Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jun  2 16:48:16 2022
| Host         : DESKTOP-T22LSJU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BlockDesign_wrapper_timing_summary_routed.rpt -pb BlockDesign_wrapper_timing_summary_routed.pb -rpx BlockDesign_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : BlockDesign_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.526        0.000                      0                 1983        0.072        0.000                      0                 1983        9.436        0.000                       0                   875  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.416}     20.833          48.001          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         11.526        0.000                      0                 1983        0.072        0.000                      0                 1983        9.436        0.000                       0                   875  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.526ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.436ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.526ns  (required time - arrival time)
  Source:                 BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_fpga_0 rise@20.833ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.609ns  (logic 3.022ns (39.716%)  route 4.587ns (60.284%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.094ns = ( 26.927 - 20.833 ) 
    Source Clock Delay      (SCD):    7.501ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.625ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=876, routed)         7.501     7.501    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ACLK
    RAMB18_X0Y2          RAMB18E1                                     r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     9.955 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[6]
                         net (fo=18, routed)          1.968    11.923    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/DOADO[6]
    SLICE_X3Y8           LUT6 (Prop_lut6_I0_O)        0.124    12.047 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state[2]_i_3/O
                         net (fo=2, routed)           0.784    12.831    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state_reg[2]
    SLICE_X2Y7           LUT5 (Prop_lut5_I0_O)        0.116    12.947 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/delay[15]_i_3/O
                         net (fo=1, routed)           0.469    13.417    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[0]_1
    SLICE_X2Y7           LUT4 (Prop_lut4_I0_O)        0.328    13.745 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_i_1/O
                         net (fo=16, routed)          1.366    15.110    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_i_1_n_0
    SLICE_X5Y5           FDRE                                         r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=876, routed)         6.094    26.927    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/ACLK
    SLICE_X5Y5           FDRE                                         r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[1]/C
                         clock pessimism              0.229    27.156    
                         clock uncertainty           -0.314    26.841    
    SLICE_X5Y5           FDRE (Setup_fdre_C_CE)      -0.205    26.636    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[1]
  -------------------------------------------------------------------
                         required time                         26.636    
                         arrival time                         -15.110    
  -------------------------------------------------------------------
                         slack                                 11.526    

Slack (MET) :             11.526ns  (required time - arrival time)
  Source:                 BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_fpga_0 rise@20.833ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.609ns  (logic 3.022ns (39.716%)  route 4.587ns (60.284%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.094ns = ( 26.927 - 20.833 ) 
    Source Clock Delay      (SCD):    7.501ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.625ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=876, routed)         7.501     7.501    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ACLK
    RAMB18_X0Y2          RAMB18E1                                     r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     9.955 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[6]
                         net (fo=18, routed)          1.968    11.923    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/DOADO[6]
    SLICE_X3Y8           LUT6 (Prop_lut6_I0_O)        0.124    12.047 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state[2]_i_3/O
                         net (fo=2, routed)           0.784    12.831    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state_reg[2]
    SLICE_X2Y7           LUT5 (Prop_lut5_I0_O)        0.116    12.947 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/delay[15]_i_3/O
                         net (fo=1, routed)           0.469    13.417    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[0]_1
    SLICE_X2Y7           LUT4 (Prop_lut4_I0_O)        0.328    13.745 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_i_1/O
                         net (fo=16, routed)          1.366    15.110    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_i_1_n_0
    SLICE_X5Y5           FDRE                                         r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=876, routed)         6.094    26.927    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/ACLK
    SLICE_X5Y5           FDRE                                         r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[2]/C
                         clock pessimism              0.229    27.156    
                         clock uncertainty           -0.314    26.841    
    SLICE_X5Y5           FDRE (Setup_fdre_C_CE)      -0.205    26.636    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[2]
  -------------------------------------------------------------------
                         required time                         26.636    
                         arrival time                         -15.110    
  -------------------------------------------------------------------
                         slack                                 11.526    

Slack (MET) :             11.526ns  (required time - arrival time)
  Source:                 BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_fpga_0 rise@20.833ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.609ns  (logic 3.022ns (39.716%)  route 4.587ns (60.284%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.094ns = ( 26.927 - 20.833 ) 
    Source Clock Delay      (SCD):    7.501ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.625ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=876, routed)         7.501     7.501    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ACLK
    RAMB18_X0Y2          RAMB18E1                                     r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     9.955 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[6]
                         net (fo=18, routed)          1.968    11.923    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/DOADO[6]
    SLICE_X3Y8           LUT6 (Prop_lut6_I0_O)        0.124    12.047 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state[2]_i_3/O
                         net (fo=2, routed)           0.784    12.831    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state_reg[2]
    SLICE_X2Y7           LUT5 (Prop_lut5_I0_O)        0.116    12.947 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/delay[15]_i_3/O
                         net (fo=1, routed)           0.469    13.417    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[0]_1
    SLICE_X2Y7           LUT4 (Prop_lut4_I0_O)        0.328    13.745 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_i_1/O
                         net (fo=16, routed)          1.366    15.110    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_i_1_n_0
    SLICE_X5Y5           FDRE                                         r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=876, routed)         6.094    26.927    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/ACLK
    SLICE_X5Y5           FDRE                                         r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[3]/C
                         clock pessimism              0.229    27.156    
                         clock uncertainty           -0.314    26.841    
    SLICE_X5Y5           FDRE (Setup_fdre_C_CE)      -0.205    26.636    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[3]
  -------------------------------------------------------------------
                         required time                         26.636    
                         arrival time                         -15.110    
  -------------------------------------------------------------------
                         slack                                 11.526    

Slack (MET) :             12.338ns  (required time - arrival time)
  Source:                 BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_fpga_0 rise@20.833ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.420ns  (logic 3.022ns (40.726%)  route 4.398ns (59.274%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.717ns = ( 27.550 - 20.833 ) 
    Source Clock Delay      (SCD):    7.501ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.625ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=876, routed)         7.501     7.501    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ACLK
    RAMB18_X0Y2          RAMB18E1                                     r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     9.955 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[6]
                         net (fo=18, routed)          1.968    11.923    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/DOADO[6]
    SLICE_X3Y8           LUT6 (Prop_lut6_I0_O)        0.124    12.047 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state[2]_i_3/O
                         net (fo=2, routed)           0.784    12.831    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state_reg[2]
    SLICE_X2Y7           LUT5 (Prop_lut5_I0_O)        0.116    12.947 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/delay[15]_i_3/O
                         net (fo=1, routed)           0.469    13.417    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[0]_1
    SLICE_X2Y7           LUT4 (Prop_lut4_I0_O)        0.328    13.745 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_i_1/O
                         net (fo=16, routed)          1.177    14.921    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_i_1_n_0
    SLICE_X3Y6           FDRE                                         r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=876, routed)         6.717    27.550    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/ACLK
    SLICE_X3Y6           FDRE                                         r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[6]/C
                         clock pessimism              0.229    27.779    
                         clock uncertainty           -0.314    27.465    
    SLICE_X3Y6           FDRE (Setup_fdre_C_CE)      -0.205    27.260    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[6]
  -------------------------------------------------------------------
                         required time                         27.260    
                         arrival time                         -14.921    
  -------------------------------------------------------------------
                         slack                                 12.338    

Slack (MET) :             12.338ns  (required time - arrival time)
  Source:                 BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_fpga_0 rise@20.833ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.420ns  (logic 3.022ns (40.726%)  route 4.398ns (59.274%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.717ns = ( 27.550 - 20.833 ) 
    Source Clock Delay      (SCD):    7.501ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.625ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=876, routed)         7.501     7.501    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ACLK
    RAMB18_X0Y2          RAMB18E1                                     r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     9.955 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[6]
                         net (fo=18, routed)          1.968    11.923    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/DOADO[6]
    SLICE_X3Y8           LUT6 (Prop_lut6_I0_O)        0.124    12.047 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state[2]_i_3/O
                         net (fo=2, routed)           0.784    12.831    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state_reg[2]
    SLICE_X2Y7           LUT5 (Prop_lut5_I0_O)        0.116    12.947 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/delay[15]_i_3/O
                         net (fo=1, routed)           0.469    13.417    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[0]_1
    SLICE_X2Y7           LUT4 (Prop_lut4_I0_O)        0.328    13.745 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_i_1/O
                         net (fo=16, routed)          1.177    14.921    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_i_1_n_0
    SLICE_X3Y6           FDRE                                         r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=876, routed)         6.717    27.550    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/ACLK
    SLICE_X3Y6           FDRE                                         r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[7]/C
                         clock pessimism              0.229    27.779    
                         clock uncertainty           -0.314    27.465    
    SLICE_X3Y6           FDRE (Setup_fdre_C_CE)      -0.205    27.260    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[7]
  -------------------------------------------------------------------
                         required time                         27.260    
                         arrival time                         -14.921    
  -------------------------------------------------------------------
                         slack                                 12.338    

Slack (MET) :             12.370ns  (required time - arrival time)
  Source:                 BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_fpga_0 rise@20.833ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.555ns  (logic 3.062ns (40.531%)  route 4.493ns (59.469%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.723ns = ( 27.556 - 20.833 ) 
    Source Clock Delay      (SCD):    7.501ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.625ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=876, routed)         7.501     7.501    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ACLK
    RAMB18_X0Y2          RAMB18E1                                     r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     9.955 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[7]
                         net (fo=16, routed)          1.922    11.877    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[7]
    SLICE_X3Y9           LUT3 (Prop_lut3_I2_O)        0.124    12.001 f  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.594    12.595    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]_0
    SLICE_X4Y9           LUT5 (Prop_lut5_I3_O)        0.153    12.748 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=8, routed)           0.992    13.741    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X6Y6           LUT5 (Prop_lut5_I4_O)        0.331    14.072 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[5]_i_1/O
                         net (fo=2, routed)           0.984    15.056    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[5]_i_1_n_0
    SLICE_X6Y6           FDRE                                         r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=876, routed)         6.723    27.556    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/ACLK
    SLICE_X6Y6           FDRE                                         r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[5]/C
                         clock pessimism              0.229    27.785    
                         clock uncertainty           -0.314    27.471    
    SLICE_X6Y6           FDRE (Setup_fdre_C_D)       -0.045    27.426    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[5]
  -------------------------------------------------------------------
                         required time                         27.426    
                         arrival time                         -15.056    
  -------------------------------------------------------------------
                         slack                                 12.370    

Slack (MET) :             12.383ns  (required time - arrival time)
  Source:                 BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_fpga_0 rise@20.833ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.259ns  (logic 3.022ns (41.632%)  route 4.237ns (58.368%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.600ns = ( 27.433 - 20.833 ) 
    Source Clock Delay      (SCD):    7.501ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.625ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=876, routed)         7.501     7.501    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ACLK
    RAMB18_X0Y2          RAMB18E1                                     r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     9.955 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[6]
                         net (fo=18, routed)          1.968    11.923    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/DOADO[6]
    SLICE_X3Y8           LUT6 (Prop_lut6_I0_O)        0.124    12.047 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state[2]_i_3/O
                         net (fo=2, routed)           0.784    12.831    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state_reg[2]
    SLICE_X2Y7           LUT5 (Prop_lut5_I0_O)        0.116    12.947 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/delay[15]_i_3/O
                         net (fo=1, routed)           0.469    13.417    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[0]_1
    SLICE_X2Y7           LUT4 (Prop_lut4_I0_O)        0.328    13.745 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_i_1/O
                         net (fo=16, routed)          1.015    14.760    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_i_1_n_0
    SLICE_X3Y7           FDRE                                         r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=876, routed)         6.600    27.433    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/ACLK
    SLICE_X3Y7           FDRE                                         r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[11]/C
                         clock pessimism              0.229    27.662    
                         clock uncertainty           -0.314    27.348    
    SLICE_X3Y7           FDRE (Setup_fdre_C_CE)      -0.205    27.143    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[11]
  -------------------------------------------------------------------
                         required time                         27.143    
                         arrival time                         -14.760    
  -------------------------------------------------------------------
                         slack                                 12.383    

Slack (MET) :             12.383ns  (required time - arrival time)
  Source:                 BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_fpga_0 rise@20.833ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.259ns  (logic 3.022ns (41.632%)  route 4.237ns (58.368%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.600ns = ( 27.433 - 20.833 ) 
    Source Clock Delay      (SCD):    7.501ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.625ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=876, routed)         7.501     7.501    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ACLK
    RAMB18_X0Y2          RAMB18E1                                     r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     9.955 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[6]
                         net (fo=18, routed)          1.968    11.923    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/DOADO[6]
    SLICE_X3Y8           LUT6 (Prop_lut6_I0_O)        0.124    12.047 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state[2]_i_3/O
                         net (fo=2, routed)           0.784    12.831    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/state_reg[2]
    SLICE_X2Y7           LUT5 (Prop_lut5_I0_O)        0.116    12.947 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/delay[15]_i_3/O
                         net (fo=1, routed)           0.469    13.417    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[0]_1
    SLICE_X2Y7           LUT4 (Prop_lut4_I0_O)        0.328    13.745 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_i_1/O
                         net (fo=16, routed)          1.015    14.760    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_i_1_n_0
    SLICE_X3Y7           FDRE                                         r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=876, routed)         6.600    27.433    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/ACLK
    SLICE_X3Y7           FDRE                                         r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[12]/C
                         clock pessimism              0.229    27.662    
                         clock uncertainty           -0.314    27.348    
    SLICE_X3Y7           FDRE (Setup_fdre_C_CE)      -0.205    27.143    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[12]
  -------------------------------------------------------------------
                         required time                         27.143    
                         arrival time                         -14.760    
  -------------------------------------------------------------------
                         slack                                 12.383    

Slack (MET) :             12.411ns  (required time - arrival time)
  Source:                 BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_fpga_0 rise@20.833ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.531ns  (logic 3.062ns (40.658%)  route 4.469ns (59.342%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.723ns = ( 27.556 - 20.833 ) 
    Source Clock Delay      (SCD):    7.501ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.625ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=876, routed)         7.501     7.501    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ACLK
    RAMB18_X0Y2          RAMB18E1                                     r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     9.955 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[7]
                         net (fo=16, routed)          1.922    11.877    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[7]
    SLICE_X3Y9           LUT3 (Prop_lut3_I2_O)        0.124    12.001 f  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.594    12.595    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]_0
    SLICE_X4Y9           LUT5 (Prop_lut5_I3_O)        0.153    12.748 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=8, routed)           0.941    13.690    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X6Y6           LUT5 (Prop_lut5_I4_O)        0.331    14.021 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[6]_i_1/O
                         net (fo=2, routed)           1.012    15.032    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[6]_i_1_n_0
    SLICE_X6Y6           FDRE                                         r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=876, routed)         6.723    27.556    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/ACLK
    SLICE_X6Y6           FDRE                                         r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[6]/C
                         clock pessimism              0.229    27.785    
                         clock uncertainty           -0.314    27.471    
    SLICE_X6Y6           FDRE (Setup_fdre_C_D)       -0.028    27.443    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[6]
  -------------------------------------------------------------------
                         required time                         27.443    
                         arrival time                         -15.032    
  -------------------------------------------------------------------
                         slack                                 12.411    

Slack (MET) :             12.441ns  (required time - arrival time)
  Source:                 BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_fpga_0 rise@20.833ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.607ns  (logic 3.062ns (40.255%)  route 4.545ns (59.745%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.868ns = ( 27.701 - 20.833 ) 
    Source Clock Delay      (SCD):    7.501ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.314ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.625ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=876, routed)         7.501     7.501    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/ACLK
    RAMB18_X0Y2          RAMB18E1                                     r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     9.955 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[7]
                         net (fo=16, routed)          1.922    11.877    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[7]
    SLICE_X3Y9           LUT3 (Prop_lut3_I2_O)        0.124    12.001 f  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.594    12.595    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]_0
    SLICE_X4Y9           LUT5 (Prop_lut5_I3_O)        0.153    12.748 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=8, routed)           0.992    13.741    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X6Y6           LUT5 (Prop_lut5_I4_O)        0.331    14.072 r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[5]_i_1/O
                         net (fo=2, routed)           1.036    15.108    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[5]_i_1_n_0
    SLICE_X7Y5           FDRE                                         r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.833    20.833 r  
    PS7_X0Y0             PS7                          0.000    20.833 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=876, routed)         6.868    27.701    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/ACLK
    SLICE_X7Y5           FDRE                                         r  BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]/C
                         clock pessimism              0.229    27.930    
                         clock uncertainty           -0.314    27.615    
    SLICE_X7Y5           FDRE (Setup_fdre_C_D)       -0.067    27.548    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         27.548    
                         arrival time                         -15.108    
  -------------------------------------------------------------------
                         slack                                 12.441    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/Inst_QPSK/Inst_fifo_gen/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/Inst_QPSK/Inst_fifo_gen/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.585ns (58.541%)  route 0.414ns (41.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.712ns
    Source Clock Delay      (SCD):    0.831ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=876, routed)         0.831     0.831    BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/Inst_QPSK/Inst_fifo_gen/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y36         RAMB18E1                                     r  BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/Inst_QPSK/Inst_fifo_gen/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[14])
                                                      0.585     1.416 r  BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/Inst_QPSK/Inst_fifo_gen/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[14]
                         net (fo=1, routed)           0.414     1.830    BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/Inst_QPSK/Inst_fifo_gen/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/doutb[30]
    SLICE_X32Y81         FDRE                                         r  BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/Inst_QPSK/Inst_fifo_gen/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=876, routed)         1.712     1.712    BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/Inst_QPSK/Inst_fifo_gen/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X32Y81         FDRE                                         r  BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/Inst_QPSK/Inst_fifo_gen/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[30]/C
                         clock pessimism             -0.013     1.699    
    SLICE_X32Y81         FDRE (Hold_fdre_C_D)         0.059     1.758    BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/Inst_QPSK/Inst_fifo_gen/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/slv_reg2_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.226ns (44.033%)  route 0.287ns (55.967%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.432ns
    Source Clock Delay      (SCD):    1.065ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=876, routed)         1.065     1.065    BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/s01_axi_aclk
    SLICE_X31Y95         FDRE                                         r  BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/slv_reg2_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.128     1.193 r  BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/slv_reg2_reg[22]/Q
                         net (fo=1, routed)           0.287     1.481    BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/slv_reg2[22]
    SLICE_X31Y92         LUT5 (Prop_lut5_I2_O)        0.098     1.579 r  BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000     1.579    BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/reg_data_out[22]
    SLICE_X31Y92         FDRE                                         r  BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=876, routed)         1.432     1.432    BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/s01_axi_aclk
    SLICE_X31Y92         FDRE                                         r  BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/axi_rdata_reg[22]/C
                         clock pessimism             -0.027     1.405    
    SLICE_X31Y92         FDRE (Hold_fdre_C_D)         0.092     1.497    BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.148ns (28.751%)  route 0.367ns (71.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=876, routed)         0.800     0.800    BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y97         FDRE                                         r  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y97         FDRE (Prop_fdre_C_Q)         0.148     0.948 r  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/Q
                         net (fo=1, routed)           0.367     1.314    BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[23]
    SLICE_X31Y97         FDRE                                         r  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=876, routed)         1.242     1.242    BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y97         FDRE                                         r  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                         clock pessimism             -0.027     1.215    
    SLICE_X31Y97         FDRE (Hold_fdre_C_D)         0.017     1.232    BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/Inst_QPSK/Inst_fifo_gen/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/Inst_QPSK/Inst_fifo_gen/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.585ns (58.273%)  route 0.419ns (41.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.712ns
    Source Clock Delay      (SCD):    0.831ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=876, routed)         0.831     0.831    BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/Inst_QPSK/Inst_fifo_gen/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y36         RAMB18E1                                     r  BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/Inst_QPSK/Inst_fifo_gen/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[15])
                                                      0.585     1.416 r  BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/Inst_QPSK/Inst_fifo_gen/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[15]
                         net (fo=1, routed)           0.419     1.835    BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/Inst_QPSK/Inst_fifo_gen/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/doutb[31]
    SLICE_X32Y81         FDRE                                         r  BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/Inst_QPSK/Inst_fifo_gen/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=876, routed)         1.712     1.712    BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/Inst_QPSK/Inst_fifo_gen/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X32Y81         FDRE                                         r  BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/Inst_QPSK/Inst_fifo_gen/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]/C
                         clock pessimism             -0.013     1.699    
    SLICE_X32Y81         FDRE (Hold_fdre_C_D)         0.052     1.751    BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/Inst_QPSK/Inst_fifo_gen/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 BlockDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/slv_reg0_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.351ns (53.645%)  route 0.303ns (46.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.494ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns
    Source Clock Delay      (SCD):    0.465ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=876, routed)         0.465     0.465    BlockDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  BlockDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[30])
                                                      0.351     0.816 r  BlockDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[30]
                         net (fo=3, routed)           0.303     1.119    BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/s01_axi_wdata[30]
    SLICE_X29Y96         FDRE                                         r  BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/slv_reg0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=876, routed)         0.986     0.986    BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/s01_axi_aclk
    SLICE_X29Y96         FDRE                                         r  BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/slv_reg0_reg[30]/C
                         clock pessimism             -0.027     0.959    
    SLICE_X29Y96         FDRE (Hold_fdre_C_D)         0.076     1.035    BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/slv_reg0_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 BlockDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/slv_reg3_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.351ns (53.645%)  route 0.303ns (46.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.494ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns
    Source Clock Delay      (SCD):    0.465ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=876, routed)         0.465     0.465    BlockDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  BlockDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[30])
                                                      0.351     0.816 r  BlockDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[30]
                         net (fo=3, routed)           0.303     1.119    BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/s01_axi_wdata[30]
    SLICE_X28Y96         FDRE                                         r  BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/slv_reg3_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=876, routed)         0.986     0.986    BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/s01_axi_aclk
    SLICE_X28Y96         FDRE                                         r  BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/slv_reg3_reg[30]/C
                         clock pessimism             -0.027     0.959    
    SLICE_X28Y96         FDRE (Hold_fdre_C_D)         0.076     1.035    BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/slv_reg3_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 BlockDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.355ns (68.051%)  route 0.167ns (31.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.465ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=876, routed)         0.465     0.465    BlockDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  BlockDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWBURST[0])
                                                      0.355     0.820 r  BlockDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0AWBURST[0]
                         net (fo=2, routed)           0.167     0.987    BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awburst[0]
    SLICE_X26Y98         FDRE                                         r  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=876, routed)         0.854     0.854    BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y98         FDRE                                         r  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[38]/C
                         clock pessimism             -0.027     0.827    
    SLICE_X26Y98         FDRE (Hold_fdre_C_D)         0.075     0.902    BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[38]
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 BlockDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/slv_reg2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.351ns (59.234%)  route 0.242ns (40.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.465ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=876, routed)         0.465     0.465    BlockDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  BlockDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[30])
                                                      0.351     0.816 r  BlockDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[30]
                         net (fo=3, routed)           0.242     1.058    BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/s01_axi_wdata[30]
    SLICE_X29Y97         FDRE                                         r  BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/slv_reg2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=876, routed)         0.922     0.922    BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/s01_axi_aclk
    SLICE_X29Y97         FDRE                                         r  BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/slv_reg2_reg[30]/C
                         clock pessimism             -0.027     0.895    
    SLICE_X29Y97         FDRE (Hold_fdre_C_D)         0.076     0.971    BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/slv_reg2_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/slv_reg2_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.817%)  route 0.333ns (64.183%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.432ns
    Source Clock Delay      (SCD):    1.065ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=876, routed)         1.065     1.065    BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/s01_axi_aclk
    SLICE_X31Y95         FDRE                                         r  BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/slv_reg2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.141     1.206 r  BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/slv_reg2_reg[18]/Q
                         net (fo=1, routed)           0.333     1.540    BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/slv_reg2[18]
    SLICE_X31Y92         LUT5 (Prop_lut5_I2_O)        0.045     1.585 r  BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     1.585    BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/reg_data_out[18]
    SLICE_X31Y92         FDRE                                         r  BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=876, routed)         1.432     1.432    BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/s01_axi_aclk
    SLICE_X31Y92         FDRE                                         r  BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism             -0.027     1.405    
    SLICE_X31Y92         FDRE (Hold_fdre_C_D)         0.092     1.497    BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.585    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/Inst_QPSK/Inst_fifo_gen/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/slv_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.164ns (31.748%)  route 0.353ns (68.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.080ns
    Source Clock Delay      (SCD):    0.708ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=876, routed)         0.708     0.708    BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/Inst_QPSK/Inst_fifo_gen/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X30Y86         FDRE                                         r  BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/Inst_QPSK/Inst_fifo_gen/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDRE (Prop_fdre_C_Q)         0.164     0.872 r  BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/Inst_QPSK/Inst_fifo_gen/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/Q
                         net (fo=2, routed)           0.353     1.225    BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/readyn
    SLICE_X31Y90         FDRE                                         r  BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/slv_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=876, routed)         1.080     1.080    BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/s01_axi_aclk
    SLICE_X31Y90         FDRE                                         r  BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/slv_reg1_reg[0]/C
                         clock pessimism             -0.013     1.067    
    SLICE_X31Y90         FDRE (Hold_fdre_C_D)         0.070     1.137    BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/slv_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { BlockDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.833      17.889     RAMB18_X2Y36  BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/Inst_QPSK/Inst_fifo_gen/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.833      17.889     RAMB18_X2Y36  BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/Inst_QPSK/Inst_fifo_gen/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.833      18.257     RAMB18_X0Y2   BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.833      18.257     RAMB18_X2Y30  BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/Inst_QPSK/Inst_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.833      18.257     RAMB18_X2Y30  BlockDesign_i/QPSKBlockIP_0/U0/QPSKBlockIP_v1_0_S01_AXI_inst/Inst_QPSK/Inst_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     FDCE/C              n/a            1.000         20.833      19.833     SLICE_X8Y7    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_5_cooolDelFlop/C
Min Period        n/a     FDCE/C              n/a            1.000         20.833      19.833     SLICE_X8Y7    BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_6_cooolDelFlop/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X4Y11   BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X4Y11   BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X3Y11   BlockDesign_i/HamsterB_0/U0/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[2]/C
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.416      9.436      SLICE_X26Y92  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.416      9.436      SLICE_X26Y92  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.416      9.436      SLICE_X26Y92  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.416      9.436      SLICE_X26Y92  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.416      9.436      SLICE_X26Y92  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.416      9.436      SLICE_X26Y92  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.416      9.436      SLICE_X26Y94  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.416      9.436      SLICE_X26Y94  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.416      9.436      SLICE_X26Y94  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.416      9.436      SLICE_X26Y94  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.416      9.436      SLICE_X30Y92  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.416      9.436      SLICE_X30Y92  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.416      9.436      SLICE_X30Y92  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.416      9.436      SLICE_X30Y92  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.416      9.436      SLICE_X30Y98  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.416      9.436      SLICE_X30Y98  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.416      9.436      SLICE_X30Y98  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.416      9.436      SLICE_X30Y98  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.416      9.436      SLICE_X30Y98  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.416      9.436      SLICE_X30Y98  BlockDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK



