// Seed: 1117671629
module module_0;
  wire id_1;
  assign module_2.id_8 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd35,
    parameter id_4 = 32'd49
) (
    id_1,
    _id_2,
    id_3,
    _id_4,
    id_5
);
  input wire id_5;
  inout wire _id_4;
  inout logic [7:0] id_3;
  inout wire _id_2;
  inout wire id_1;
  logic [id_2 : -1  >  1] id_6;
  ;
  module_0 modCall_1 ();
  wire id_7 = 1'b0;
  tri [-1  &  id_4 : id_2] id_8 = id_6 >= id_3[1], id_9 = -1;
endmodule
module module_2 (
    input  tri1  id_0,
    output uwire id_1,
    input  wor   id_2,
    output tri   id_3,
    input  wor   id_4,
    input  wire  id_5,
    input  tri1  id_6,
    input  uwire id_7,
    input  uwire id_8
);
  wire id_10;
  ;
  wire id_11;
  id_12 :
  assert property (@(posedge 1) 1)
  else $clog2(2);
  ;
  module_0 modCall_1 ();
  parameter id_13 = 1;
  assign id_1 = -1 == id_12;
endmodule
