TimeQuest Timing Analyzer report for Lab9
Mon Mar 26 21:26:26 2018
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'Clk'
 14. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Hold: 'Clk'
 16. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Recovery: 'Clk'
 18. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Removal: 'Clk'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'Clk'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Output Enable Times
 28. Minimum Output Enable Times
 29. Output Disable Times
 30. Minimum Output Disable Times
 31. Slow 1200mV 85C Model Metastability Summary
 32. Slow 1200mV 0C Model Fmax Summary
 33. Slow 1200mV 0C Model Setup Summary
 34. Slow 1200mV 0C Model Hold Summary
 35. Slow 1200mV 0C Model Recovery Summary
 36. Slow 1200mV 0C Model Removal Summary
 37. Slow 1200mV 0C Model Minimum Pulse Width Summary
 38. Slow 1200mV 0C Model Setup: 'Clk'
 39. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 40. Slow 1200mV 0C Model Hold: 'Clk'
 41. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 42. Slow 1200mV 0C Model Recovery: 'Clk'
 43. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 44. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 45. Slow 1200mV 0C Model Removal: 'Clk'
 46. Slow 1200mV 0C Model Minimum Pulse Width: 'Clk'
 47. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Output Enable Times
 53. Minimum Output Enable Times
 54. Output Disable Times
 55. Minimum Output Disable Times
 56. Slow 1200mV 0C Model Metastability Summary
 57. Fast 1200mV 0C Model Setup Summary
 58. Fast 1200mV 0C Model Hold Summary
 59. Fast 1200mV 0C Model Recovery Summary
 60. Fast 1200mV 0C Model Removal Summary
 61. Fast 1200mV 0C Model Minimum Pulse Width Summary
 62. Fast 1200mV 0C Model Setup: 'Clk'
 63. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 64. Fast 1200mV 0C Model Hold: 'Clk'
 65. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 66. Fast 1200mV 0C Model Recovery: 'Clk'
 67. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 68. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 69. Fast 1200mV 0C Model Removal: 'Clk'
 70. Fast 1200mV 0C Model Minimum Pulse Width: 'Clk'
 71. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 72. Setup Times
 73. Hold Times
 74. Clock to Output Times
 75. Minimum Clock to Output Times
 76. Output Enable Times
 77. Minimum Output Enable Times
 78. Output Disable Times
 79. Minimum Output Disable Times
 80. Fast 1200mV 0C Model Metastability Summary
 81. Multicorner Timing Analysis Summary
 82. Setup Times
 83. Hold Times
 84. Clock to Output Times
 85. Minimum Clock to Output Times
 86. Board Trace Model Assignments
 87. Input Transition Times
 88. Signal Integrity Metrics (Slow 1200mv 0c Model)
 89. Signal Integrity Metrics (Slow 1200mv 85c Model)
 90. Signal Integrity Metrics (Fast 1200mv 0c Model)
 91. Setup Transfers
 92. Hold Transfers
 93. Recovery Transfers
 94. Removal Transfers
 95. Report TCCS
 96. Report RSKM
 97. Unconstrained Paths
 98. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name      ; Lab9                                               ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------+
; SDC File List                                                                                   ;
+-------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                               ; Status ; Read at                  ;
+-------------------------------------------------------------+--------+--------------------------+
; lab9_soc/synthesis/submodules/altera_reset_controller.sdc   ; OK     ; Mon Mar 26 21:26:22 2018 ;
; lab9_soc/synthesis/submodules/lab9_soc_nios2_qsys_0_cpu.sdc ; OK     ; Mon Mar 26 21:26:22 2018 ;
; lab9.sdc                                                    ; OK     ; Mon Mar 26 21:26:22 2018 ;
+-------------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; Clk                 ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }            ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                        ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 72.2 MHz   ; 72.2 MHz        ; Clk                 ;      ;
; 151.19 MHz ; 151.19 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; Clk                 ; 6.149  ; 0.000         ;
; altera_reserved_tck ; 46.693 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; Clk                 ; 0.385 ; 0.000         ;
; altera_reserved_tck ; 0.405 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; Clk                 ; 13.660 ; 0.000         ;
; altera_reserved_tck ; 48.369 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.149 ; 0.000         ;
; Clk                 ; 4.270 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; Clk                 ; 9.556  ; 0.000              ;
; altera_reserved_tck ; 49.559 ; 0.000              ;
+---------------------+--------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Clk'                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.149 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[1]                                                      ; HEX0[5]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.035     ; 8.816      ;
; 6.158 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[1]                                                      ; HEX0[1]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.035     ; 8.807      ;
; 6.159 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[0]                                                      ; HEX0[5]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.035     ; 8.806      ;
; 6.176 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[0]                                                      ; HEX0[1]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.035     ; 8.789      ;
; 6.190 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[3]                                                      ; HEX0[5]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.035     ; 8.775      ;
; 6.194 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[3]                                                      ; HEX0[1]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.035     ; 8.771      ;
; 6.487 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[2]                                                      ; HEX0[5]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.035     ; 8.478      ;
; 6.487 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[2]                                                      ; HEX0[1]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.035     ; 8.478      ;
; 6.489 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[26]                                                     ; HEX6[5]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.004     ; 8.507      ;
; 6.547 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[25]                                                     ; HEX6[5]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.004     ; 8.449      ;
; 6.567 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[20]                                                     ; HEX5[1]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.029     ; 8.404      ;
; 6.577 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[21]                                                     ; HEX5[1]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.029     ; 8.394      ;
; 6.732 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[27]                                                     ; HEX6[5]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.004     ; 8.264      ;
; 6.732 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[24]                                                     ; HEX6[5]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.004     ; 8.264      ;
; 6.742 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[21]                                                     ; HEX5[5]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.029     ; 8.229      ;
; 6.749 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[23]                                                     ; HEX5[1]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.029     ; 8.222      ;
; 6.804 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[20]                                                     ; HEX5[5]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.029     ; 8.167      ;
; 6.899 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[23]                                                     ; HEX5[5]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.029     ; 8.072      ;
; 6.907 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[19]                                                     ; HEX4[6]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.034     ; 8.059      ;
; 6.911 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[15]                                                     ; HEX3[2]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.037     ; 8.052      ;
; 6.921 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[17]                                                     ; HEX4[6]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.034     ; 8.045      ;
; 6.937 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[23]                                                     ; HEX5[4]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.029     ; 8.034      ;
; 6.951 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[22]                                                     ; HEX5[1]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.029     ; 8.020      ;
; 7.027 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[22]                                                     ; HEX5[5]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.029     ; 7.944      ;
; 7.036 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[20]                                                     ; HEX5[4]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.029     ; 7.935      ;
; 7.058 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[13]                                                     ; HEX3[2]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.037     ; 7.905      ;
; 7.061 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[16]                                                     ; HEX4[6]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.034     ; 7.905      ;
; 7.130 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[12]                                                     ; HEX3[2]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.037     ; 7.833      ;
; 7.169 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[18]                                                     ; HEX4[6]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.034     ; 7.797      ;
; 7.246 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[21]                                                     ; HEX5[4]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.029     ; 7.725      ;
; 7.249 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[14]                                                     ; HEX3[2]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.037     ; 7.714      ;
; 7.259 ; CLOCK_50                                                                                                ; DRAM_CLK                                                                                              ; Clk          ; Clk         ; 10.000       ; 0.000      ; 0.741      ;
; 7.310 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[20]                                                     ; HEX5[3]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.029     ; 7.661      ;
; 7.312 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[23]                                                     ; HEX5[3]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.029     ; 7.659      ;
; 7.317 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[5]                                                      ; HEX1[5]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.043     ; 7.640      ;
; 7.402 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[22]                                                     ; HEX5[4]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.029     ; 7.569      ;
; 7.418 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[7]                                                      ; HEX1[5]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.043     ; 7.539      ;
; 7.495 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[6]                                                      ; HEX1[5]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.043     ; 7.462      ;
; 7.608 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[28]                                                     ; HEX7[3]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.028     ; 7.364      ;
; 7.633 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[1]                                                      ; HEX0[6]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.035     ; 7.332      ;
; 7.648 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[2]                                                      ; HEX0[6]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.035     ; 7.317      ;
; 7.652 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[22]                                                     ; HEX5[3]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.029     ; 7.319      ;
; 7.671 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[4]                                                      ; HEX1[5]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.043     ; 7.286      ;
; 7.674 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[3]                                                      ; HEX0[6]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.035     ; 7.291      ;
; 7.706 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[19]                                                     ; HEX4[2]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.034     ; 7.260      ;
; 7.745 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[5]                                                      ; HEX1[6]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.043     ; 7.212      ;
; 7.752 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[30]                                                     ; HEX7[3]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.028     ; 7.220      ;
; 7.768 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[6]                                                      ; HEX1[6]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.043     ; 7.189      ;
; 7.795 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[21]                                                     ; HEX5[3]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.029     ; 7.176      ;
; 7.805 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[27]                                                     ; HEX6[4]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.004     ; 7.191      ;
; 7.810 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[17]                                                     ; HEX4[2]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.034     ; 7.156      ;
; 7.885 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[11]                                                     ; HEX2[2]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.025     ; 7.090      ;
; 7.896 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[25]                                                     ; HEX6[4]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.004     ; 7.100      ;
; 7.922 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[19]                                                     ; HEX4[5]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.034     ; 7.044      ;
; 7.942 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[16]                                                     ; HEX4[2]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.034     ; 7.024      ;
; 7.963 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[0]                                                      ; HEX0[6]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.035     ; 7.002      ;
; 7.973 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[11]                                                     ; HEX2[5]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.025     ; 7.002      ;
; 7.979 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[31]                                                     ; HEX7[3]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.028     ; 6.993      ;
; 7.979 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[17]                                                     ; HEX4[5]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.034     ; 6.987      ;
; 8.001 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[10]                                                     ; HEX2[2]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.025     ; 6.974      ;
; 8.040 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[9]                                                      ; HEX2[2]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.025     ; 6.935      ;
; 8.053 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[18]                                                     ; HEX4[2]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.034     ; 6.913      ;
; 8.088 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[29]                                                     ; HEX7[3]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.028     ; 6.884      ;
; 8.098 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[24]                                                     ; HEX6[4]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.004     ; 6.898      ;
; 8.103 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[4]                                                      ; HEX1[6]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.043     ; 6.854      ;
; 8.108 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[20]                                                     ; HEX5[6]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.029     ; 6.863      ;
; 8.110 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[10]                                                     ; HEX2[5]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.025     ; 6.865      ;
; 8.121 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[21]                                                     ; HEX5[6]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.029     ; 6.850      ;
; 8.130 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[9]                                                      ; HEX2[5]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.025     ; 6.845      ;
; 8.177 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_alu_result[13] ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|E_valid_from_R ; Clk          ; Clk         ; 20.000       ; -0.095     ; 11.746     ;
; 8.182 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_alu_result[13] ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_valid        ; Clk          ; Clk         ; 20.000       ; -0.095     ; 11.741     ;
; 8.189 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[26]                                                     ; HEX6[2]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.004     ; 6.807      ;
; 8.193 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[7]                                                      ; HEX1[6]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.043     ; 6.764      ;
; 8.223 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[11]                                                     ; HEX2[1]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.025     ; 6.752      ;
; 8.230 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[16]                                                     ; HEX4[5]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.034     ; 6.736      ;
; 8.254 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_alu_result[14] ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|E_valid_from_R ; Clk          ; Clk         ; 20.000       ; -0.095     ; 11.669     ;
; 8.259 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_alu_result[14] ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_valid        ; Clk          ; Clk         ; 20.000       ; -0.095     ; 11.664     ;
; 8.266 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[18]                                                     ; HEX4[5]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.034     ; 6.700      ;
; 8.274 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[28]                                                     ; HEX7[5]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.028     ; 6.698      ;
; 8.275 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[11]                                                     ; HEX2[4]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.025     ; 6.700      ;
; 8.297 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[21]                                                     ; HEX5[0]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.029     ; 6.674      ;
; 8.315 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[25]                                                     ; HEX6[2]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.004     ; 6.681      ;
; 8.317 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[30]                                                     ; HEX7[5]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.028     ; 6.655      ;
; 8.323 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[15]                                                     ; HEX3[4]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.037     ; 6.640      ;
; 8.324 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[0]                                                      ; HEX0[3]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.035     ; 6.641      ;
; 8.329 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[11]                                                     ; HEX2[3]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.025     ; 6.646      ;
; 8.333 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[0]                                                      ; HEX0[4]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.035     ; 6.632      ;
; 8.335 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[8]                                                      ; HEX2[2]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.025     ; 6.640      ;
; 8.336 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[15]                                                     ; HEX3[3]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.037     ; 6.627      ;
; 8.337 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[13]                                                     ; HEX3[4]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.037     ; 6.626      ;
; 8.348 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[26]                                                     ; HEX6[4]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.004     ; 6.648      ;
; 8.354 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[20]                                                     ; HEX5[0]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.029     ; 6.617      ;
; 8.357 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[12]                                                     ; HEX3[3]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.037     ; 6.606      ;
; 8.379 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[9]                                                      ; HEX2[1]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.025     ; 6.596      ;
; 8.380 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[8]                                                      ; HEX2[4]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.025     ; 6.595      ;
; 8.385 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[24]                                                     ; HEX6[2]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.004     ; 6.611      ;
; 8.389 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[3]                                                      ; HEX0[3]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.035     ; 6.576      ;
; 8.408 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[15]                                                     ; HEX3[0]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.037     ; 6.555      ;
; 8.410 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[8]                                                      ; HEX2[1]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.025     ; 6.565      ;
; 8.411 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[22]                                                     ; HEX5[6]                                                                                               ; Clk          ; Clk         ; 20.000       ; -3.029     ; 6.560      ;
+-------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.693 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 3.467      ;
; 46.804 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 3.371      ;
; 46.810 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 3.356      ;
; 47.149 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 3.023      ;
; 47.509 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 2.663      ;
; 47.523 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 2.643      ;
; 47.565 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 2.601      ;
; 47.568 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 2.598      ;
; 47.655 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 2.511      ;
; 47.856 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 2.323      ;
; 47.897 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.161      ; 2.282      ;
; 48.035 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 2.131      ;
; 95.280 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.645      ;
; 95.280 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.645      ;
; 95.280 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.645      ;
; 95.280 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.645      ;
; 95.280 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.645      ;
; 95.280 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.645      ;
; 95.280 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.645      ;
; 95.280 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.645      ;
; 95.280 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.645      ;
; 95.280 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.645      ;
; 95.280 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.645      ;
; 95.384 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.553      ;
; 95.384 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.553      ;
; 95.384 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.553      ;
; 95.384 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.553      ;
; 95.384 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.553      ;
; 95.384 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.553      ;
; 95.384 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.553      ;
; 95.384 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.553      ;
; 95.384 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.553      ;
; 95.384 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.553      ;
; 95.384 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.553      ;
; 95.579 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                          ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.354      ;
; 95.623 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                          ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.310      ;
; 95.656 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.271      ;
; 95.656 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.271      ;
; 95.656 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.271      ;
; 95.656 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.271      ;
; 95.656 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.271      ;
; 95.656 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.271      ;
; 95.656 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.271      ;
; 95.681 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.258      ;
; 95.681 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.258      ;
; 95.681 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.258      ;
; 95.681 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.258      ;
; 95.688 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.250      ;
; 95.688 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.250      ;
; 95.688 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.250      ;
; 95.688 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.250      ;
; 95.688 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.250      ;
; 95.688 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.250      ;
; 95.688 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.250      ;
; 95.688 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.250      ;
; 95.688 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.250      ;
; 95.688 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.250      ;
; 95.688 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.250      ;
; 95.695 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.244      ;
; 95.695 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.244      ;
; 95.695 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.244      ;
; 95.695 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.244      ;
; 95.741 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.198      ;
; 95.741 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.198      ;
; 95.741 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.198      ;
; 95.741 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.198      ;
; 95.741 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.198      ;
; 95.741 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.198      ;
; 95.741 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.198      ;
; 95.765 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.172      ;
; 95.765 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.172      ;
; 95.765 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.172      ;
; 95.765 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.172      ;
; 95.765 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.172      ;
; 95.765 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.172      ;
; 95.765 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.172      ;
; 95.765 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.172      ;
; 95.765 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.172      ;
; 95.765 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.172      ;
; 95.765 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.172      ;
; 95.874 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.051      ;
; 95.901 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.024      ;
; 95.979 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.958      ;
; 95.988 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.957      ;
; 95.988 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.957      ;
; 95.988 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.957      ;
; 95.988 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.957      ;
; 95.999 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.938      ;
; 96.002 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.943      ;
; 96.002 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.943      ;
; 96.002 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.943      ;
; 96.002 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.943      ;
; 96.008 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                          ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.930      ;
; 96.045 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.895      ;
; 96.045 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.895      ;
; 96.045 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.895      ;
; 96.045 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.895      ;
; 96.045 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.895      ;
; 96.045 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.895      ;
; 96.045 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.895      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.385 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                                                                                                   ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                                                                                                                                ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.098      ; 0.669      ;
; 0.386 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|i_read                                                                                                                                                                                                                                                                           ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|i_read                                                                                                                                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.097      ; 0.669      ;
; 0.402 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                         ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                                                                ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                                                                                                            ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                                                                                            ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                                                                                                                                 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                                                                                ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                                                                                            ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                         ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                                                                                            ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                                                                            ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|d_write                                                                                                                                                                                                                                                                          ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|d_write                                                                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                           ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|d_read                                                                                                                                                                                                                                                                           ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|d_read                                                                                                                                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                              ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:lab9_qsystem|lab9_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                                                           ; lab9_soc:lab9_qsystem|lab9_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                          ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                          ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|write                                                                                                                                                                                                ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|write                                                                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                      ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                     ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                      ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                     ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                      ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                     ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                         ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                  ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                  ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                   ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|hbreak_pending                                                                                                                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug|jtag_break                                                                                                   ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug|jtag_break                                                  ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug|break_on_reset                                                                                               ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug|break_on_reset                                              ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_single_step_mode                                      ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab9_soc_nios2_qsys_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab9_soc_nios2_qsys_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                      ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug|resetlatch                                                                                                   ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug|resetlatch                                                  ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug|monitor_error                                                                                                ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug|monitor_error                                               ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                         ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                            ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[10]                                           ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                                                                                            ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                      ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                     ; Clk          ; Clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                            ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                            ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aes_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aes_s1_translator|wait_latency_counter[1]                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                      ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                     ; Clk          ; Clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                ; Clk          ; Clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                ; Clk          ; Clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                  ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab9_soc_nios2_qsys_0_cpu_nios2_ocimem|jtag_rd                                                                                                            ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab9_soc_nios2_qsys_0_cpu_nios2_ocimem|jtag_rd                                                           ; Clk          ; Clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab9_soc_nios2_qsys_0_cpu_nios2_ocimem|jtag_ram_wr                                                                                                        ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab9_soc_nios2_qsys_0_cpu_nios2_ocimem|jtag_ram_wr                                                       ; Clk          ; Clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                  ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug|monitor_go                                                                                                   ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug|monitor_go                                                  ; Clk          ; Clk         ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                    ; Clk          ; Clk         ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_count[1]                                                                                                                                                                                                                                                                                                                   ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_count[1]                                                                                                                                                                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_count[0]                                                                                                                                                                                                                                                                                                                   ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_count[0]                                                                                                                                                                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                                                                                                          ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                                                                                            ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                                                           ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entries[1]                                                                                                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entries[0]                                                                                                                                                                                                                                           ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entries[0]                                                                                                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address                                                                                                                                                                                                                                           ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address                                                                                                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|wr_address                                                                                                                                                                                                                                           ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|wr_address                                                                                                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][105]                                                                                                                                                                                                                                            ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][105]                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                    ; Clk          ; Clk         ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                    ; Clk          ; Clk         ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|refresh_request                                                                                                                                                                                                                                                                                                              ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|refresh_request                                                                                                                                                                                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|init_done                                                                                                                                                                                                                                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|init_done                                                                                                                                                                                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                    ; Clk          ; Clk         ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                                                                   ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                                                                                   ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_state.000                                                                                                                                                                                                                                                                                                                  ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_state.000                                                                                                                                                                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_state.101                                                                                                                                                                                                                                                                                                                  ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_state.101                                                                                                                                                                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_count[2]                                                                                                                                                                                                                                                                                                                   ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_count[2]                                                                                                                                                                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_next.101                                                                                                                                                                                                                                                                                                                   ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_next.101                                                                                                                                                                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_next.000                                                                                                                                                                                                                                                                                                                   ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_next.000                                                                                                                                                                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.078      ; 0.669      ;
; 0.408 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                                                                                                                                                            ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                         ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.674      ;
; 0.409 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aes_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aes_s1_translator|wait_latency_counter[0]                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.079      ; 0.674      ;
; 0.463 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|write                                                                                                                                                                                                ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab9_soc_nios2_qsys_0_cpu_nios2_ocimem|waitrequest                                                       ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.729      ;
; 0.545 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|rd_valid[0]                                                                                                                                                                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.078      ; 0.809      ;
; 0.555 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                   ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.821      ;
; 0.556 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[10]                                                                                                                                                                                                           ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|D_iw[10]                                                                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.080      ; 0.822      ;
; 0.566 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address                                                                                                                                                                                                                                           ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|active_addr[4]                                                                                                                                                                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.078      ; 0.830      ;
; 0.582 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                      ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                    ; Clk          ; Clk         ; 0.000        ; 0.098      ; 0.866      ;
; 0.582 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                  ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                ; Clk          ; Clk         ; 0.000        ; 0.097      ; 0.865      ;
; 0.585 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.079      ; 0.850      ;
; 0.590 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.097      ; 0.873      ;
; 0.593 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[17]                                                                                                                                                                                                                                          ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|active_data[17]                                                                                                                                                                                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.860      ;
; 0.593 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.860      ;
; 0.593 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_sysclk|jdo[7] ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_oci_break:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci_break|break_readreg[7]                                            ; Clk          ; Clk         ; 0.000        ; 0.081      ; 0.860      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.410 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.674      ;
; 0.417 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 0.698      ;
; 0.418 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 0.699      ;
; 0.421 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 0.702      ;
; 0.423 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.687      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.693      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.695      ;
; 0.432 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.696      ;
; 0.433 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.696      ;
; 0.434 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.697      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.702      ;
; 0.439 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.703      ;
; 0.439 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.703      ;
; 0.439 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.703      ;
; 0.440 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.704      ;
; 0.440 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.704      ;
; 0.440 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.704      ;
; 0.440 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[30]                                                       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.704      ;
; 0.445 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.709      ;
; 0.449 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.713      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[29]                                                       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.717      ;
; 0.454 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.718      ;
; 0.454 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.718      ;
; 0.455 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[4]                                                        ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.718      ;
; 0.455 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[20]                                                       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.719      ;
; 0.456 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[2]                                                        ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.719      ;
; 0.478 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.742      ;
; 0.486 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.750      ;
; 0.561 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[12]                                                       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.825      ;
; 0.562 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[10]                                                       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.826      ;
; 0.563 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.827      ;
; 0.577 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[27]                                                       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.841      ;
; 0.580 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.844      ;
; 0.591 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.855      ;
; 0.600 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.865      ;
; 0.603 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.868      ;
; 0.603 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.868      ;
; 0.603 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.868      ;
; 0.607 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[3]                                                        ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.870      ;
; 0.608 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 0.889      ;
; 0.608 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.872      ;
; 0.610 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.874      ;
; 0.610 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.874      ;
; 0.611 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.875      ;
; 0.612 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.876      ;
; 0.613 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.877      ;
; 0.613 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.877      ;
; 0.623 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.886      ;
; 0.623 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.887      ;
; 0.624 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.888      ;
; 0.625 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.889      ;
; 0.626 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.889      ;
; 0.633 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[16]                                                       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.897      ;
; 0.639 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.903      ;
; 0.640 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.904      ;
; 0.645 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.909      ;
; 0.648 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.912      ;
; 0.648 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[34]                                                       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.912      ;
; 0.648 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[21]                                                       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.912      ;
; 0.651 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[13]                                                       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.915      ;
; 0.652 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[11]                                                       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.916      ;
; 0.654 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.918      ;
; 0.654 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[23]                                                       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.918      ;
; 0.660 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.923      ;
; 0.660 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.923      ;
; 0.662 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[26]                                                       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.926      ;
; 0.663 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[18]                                                       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.927      ;
; 0.664 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.928      ;
; 0.665 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[6]                                                        ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.928      ;
; 0.665 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[5]                                                        ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.928      ;
; 0.666 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[19]                                                       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.930      ;
; 0.668 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[33]                                                       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.932      ;
; 0.669 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.933      ;
; 0.670 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.934      ;
; 0.671 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[7]                                                        ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.934      ;
; 0.674 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.938      ;
; 0.675 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.939      ;
; 0.676 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.940      ;
; 0.676 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.940      ;
; 0.676 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.940      ;
; 0.677 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.941      ;
; 0.679 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.943      ;
; 0.679 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.943      ;
; 0.683 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.947      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Clk'                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                           ; To Node                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.660 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[16]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.248     ; 5.987      ;
; 13.660 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[22]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.248     ; 5.987      ;
; 13.661 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[19]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.251     ; 5.983      ;
; 13.661 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[20]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.251     ; 5.983      ;
; 13.663 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[21]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.279     ; 5.953      ;
; 13.664 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[17]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.258     ; 5.973      ;
; 13.668 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[22]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.137     ; 6.100      ;
; 13.668 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[16]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.137     ; 6.100      ;
; 13.669 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_dqm[3]                                                                                                                               ; Clk          ; Clk         ; 20.000       ; -0.130     ; 6.106      ;
; 13.669 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[20]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.140     ; 6.096      ;
; 13.669 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[19]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.140     ; 6.096      ;
; 13.669 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_addr[3]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.130     ; 6.106      ;
; 13.671 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[21]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.168     ; 6.066      ;
; 13.672 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_dqm[2]                                                                                                                               ; Clk          ; Clk         ; 20.000       ; -0.147     ; 6.086      ;
; 13.672 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[17]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.147     ; 6.086      ;
; 13.676 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[18]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.243     ; 5.976      ;
; 13.680 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[23]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.253     ; 5.962      ;
; 13.681 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[31]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.194     ; 6.020      ;
; 13.682 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[12]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.202     ; 6.011      ;
; 13.682 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[10]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.202     ; 6.011      ;
; 13.682 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[1]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.205     ; 6.008      ;
; 13.684 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[18]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.132     ; 6.089      ;
; 13.686 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[3]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.221     ; 5.988      ;
; 13.686 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[7]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.200     ; 6.009      ;
; 13.686 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[25]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.199     ; 6.010      ;
; 13.686 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[26]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.199     ; 6.010      ;
; 13.686 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[27]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.199     ; 6.010      ;
; 13.686 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[28]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.200     ; 6.009      ;
; 13.686 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[30]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.200     ; 6.009      ;
; 13.688 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[23]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.142     ; 6.075      ;
; 13.688 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[14]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.241     ; 5.966      ;
; 13.688 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[29]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.200     ; 6.007      ;
; 13.688 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[0]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.241     ; 5.966      ;
; 13.689 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_dqm[0]                                                                                                                               ; Clk          ; Clk         ; 20.000       ; -0.083     ; 6.133      ;
; 13.689 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[31]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.083     ; 6.133      ;
; 13.690 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[12]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.091     ; 6.124      ;
; 13.690 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[10]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.091     ; 6.124      ;
; 13.690 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[1]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.094     ; 6.121      ;
; 13.690 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[13]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.229     ; 5.976      ;
; 13.691 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[11]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.253     ; 5.951      ;
; 13.694 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[30]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.089     ; 6.122      ;
; 13.694 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[28]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.089     ; 6.122      ;
; 13.694 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[27]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.088     ; 6.123      ;
; 13.694 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[26]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.088     ; 6.123      ;
; 13.694 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[25]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.088     ; 6.123      ;
; 13.694 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[7]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.089     ; 6.122      ;
; 13.694 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[3]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.110     ; 6.101      ;
; 13.694 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_addr[0]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.089     ; 6.122      ;
; 13.694 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_bank[1]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.090     ; 6.121      ;
; 13.696 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_dqm[1]                                                                                                                               ; Clk          ; Clk         ; 20.000       ; -0.136     ; 6.073      ;
; 13.696 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[29]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.089     ; 6.120      ;
; 13.696 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[14]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.130     ; 6.079      ;
; 13.696 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[0]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.130     ; 6.079      ;
; 13.696 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_addr[9]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.130     ; 6.079      ;
; 13.696 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_addr[8]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.124     ; 6.085      ;
; 13.696 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_addr[6]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.124     ; 6.085      ;
; 13.696 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_addr[10]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.089     ; 6.120      ;
; 13.697 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_addr[11]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.113     ; 6.095      ;
; 13.697 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[2]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.196     ; 6.002      ;
; 13.697 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[5]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.199     ; 5.999      ;
; 13.697 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[6]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.199     ; 5.999      ;
; 13.697 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[4]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.196     ; 6.002      ;
; 13.698 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[13]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.118     ; 6.089      ;
; 13.698 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_addr[5]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.118     ; 6.089      ;
; 13.698 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_addr[2]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.149     ; 6.058      ;
; 13.698 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_addr[12]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.118     ; 6.089      ;
; 13.698 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_bank[0]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.149     ; 6.058      ;
; 13.699 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[11]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.142     ; 6.064      ;
; 13.699 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_addr[4]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.142     ; 6.064      ;
; 13.699 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_addr[1]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.142     ; 6.064      ;
; 13.705 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[6]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.088     ; 6.112      ;
; 13.705 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[5]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.088     ; 6.112      ;
; 13.705 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[4]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.085     ; 6.115      ;
; 13.705 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[2]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.085     ; 6.115      ;
; 13.705 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[15]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.224     ; 5.966      ;
; 13.705 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[8]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.224     ; 5.966      ;
; 13.705 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[9]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.224     ; 5.966      ;
; 13.705 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[24]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.224     ; 5.966      ;
; 13.709 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_addr[7]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.110     ; 6.086      ;
; 13.713 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[24]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.113     ; 6.079      ;
; 13.713 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[15]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.113     ; 6.079      ;
; 13.713 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[9]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.113     ; 6.079      ;
; 13.713 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[8]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.113     ; 6.079      ;
; 13.753 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]  ; Clk          ; Clk         ; 20.000       ; -0.081     ; 6.184      ;
; 13.753 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]  ; Clk          ; Clk         ; 20.000       ; -0.081     ; 6.184      ;
; 13.754 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105] ; Clk          ; Clk         ; 20.000       ; -0.083     ; 6.181      ;
; 13.754 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]  ; Clk          ; Clk         ; 20.000       ; -0.083     ; 6.181      ;
; 13.754 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]  ; Clk          ; Clk         ; 20.000       ; -0.083     ; 6.181      ;
; 13.754 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]  ; Clk          ; Clk         ; 20.000       ; -0.083     ; 6.181      ;
; 13.754 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]  ; Clk          ; Clk         ; 20.000       ; -0.083     ; 6.181      ;
; 13.754 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]  ; Clk          ; Clk         ; 20.000       ; -0.083     ; 6.181      ;
; 13.754 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]  ; Clk          ; Clk         ; 20.000       ; -0.083     ; 6.181      ;
; 13.754 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]   ; Clk          ; Clk         ; 20.000       ; -0.083     ; 6.181      ;
; 13.786 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]  ; Clk          ; Clk         ; 20.000       ; -0.089     ; 6.143      ;
; 13.786 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]  ; Clk          ; Clk         ; 20.000       ; -0.089     ; 6.143      ;
; 13.786 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]  ; Clk          ; Clk         ; 20.000       ; -0.089     ; 6.143      ;
; 13.786 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]  ; Clk          ; Clk         ; 20.000       ; -0.089     ; 6.143      ;
; 13.786 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]  ; Clk          ; Clk         ; 20.000       ; -0.089     ; 6.143      ;
; 13.786 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]  ; Clk          ; Clk         ; 20.000       ; -0.089     ; 6.143      ;
; 13.786 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]  ; Clk          ; Clk         ; 20.000       ; -0.089     ; 6.143      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.369 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 1.803      ;
; 97.558 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 2.370      ;
; 97.850 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.103      ;
; 97.850 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.103      ;
; 97.850 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.103      ;
; 97.850 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.103      ;
; 97.850 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.103      ;
; 97.850 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.103      ;
; 97.850 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.103      ;
; 97.850 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.103      ;
; 97.850 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.103      ;
; 97.850 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.103      ;
; 97.850 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.103      ;
; 97.850 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.103      ;
; 98.086 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.853      ;
; 98.086 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.853      ;
; 98.086 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.853      ;
; 98.096 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.849      ;
; 98.096 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.849      ;
; 98.101 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.845      ;
; 98.101 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.845      ;
; 98.101 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.845      ;
; 98.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.535      ;
; 98.405 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.535      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.149  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.413      ;
; 1.149  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.413      ;
; 1.445  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.708      ;
; 1.445  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.708      ;
; 1.445  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.708      ;
; 1.446  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.716      ;
; 1.446  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.716      ;
; 1.448  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.718      ;
; 1.448  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.718      ;
; 1.448  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.718      ;
; 1.685  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.962      ;
; 1.685  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.962      ;
; 1.685  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.962      ;
; 1.685  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.962      ;
; 1.685  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.962      ;
; 1.685  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.962      ;
; 1.685  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.962      ;
; 1.685  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.962      ;
; 1.685  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.962      ;
; 1.685  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.962      ;
; 1.685  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.962      ;
; 1.685  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.962      ;
; 1.982  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.234      ;
; 51.177 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.313      ; 1.676      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Clk'                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                           ; To Node                                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.270 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                    ; Clk          ; Clk         ; 0.000        ; 0.543      ; 4.999      ;
; 4.270 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                    ; Clk          ; Clk         ; 0.000        ; 0.543      ; 4.999      ;
; 4.270 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                    ; Clk          ; Clk         ; 0.000        ; 0.543      ; 4.999      ;
; 4.270 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                    ; Clk          ; Clk         ; 0.000        ; 0.543      ; 4.999      ;
; 4.270 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                    ; Clk          ; Clk         ; 0.000        ; 0.543      ; 4.999      ;
; 4.270 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                    ; Clk          ; Clk         ; 0.000        ; 0.543      ; 4.999      ;
; 4.270 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                    ; Clk          ; Clk         ; 0.000        ; 0.543      ; 4.999      ;
; 4.270 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                    ; Clk          ; Clk         ; 0.000        ; 0.543      ; 4.999      ;
; 4.271 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                             ; Clk          ; Clk         ; 0.000        ; 0.524      ; 4.981      ;
; 4.271 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                   ; Clk          ; Clk         ; 0.000        ; 0.524      ; 4.981      ;
; 4.271 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                ; Clk          ; Clk         ; 0.000        ; 0.524      ; 4.981      ;
; 4.271 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                    ; Clk          ; Clk         ; 0.000        ; 0.524      ; 4.981      ;
; 4.271 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]     ; Clk          ; Clk         ; 0.000        ; 0.524      ; 4.981      ;
; 4.301 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                                                             ; Clk          ; Clk         ; 0.000        ; 0.504      ; 4.991      ;
; 4.301 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; Clk          ; Clk         ; 0.000        ; 0.504      ; 4.991      ;
; 4.301 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|D_valid                                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.504      ; 4.991      ;
; 4.301 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|i_read                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.504      ; 4.991      ;
; 4.301 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; Clk          ; Clk         ; 0.000        ; 0.504      ; 4.991      ;
; 4.301 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; Clk          ; Clk         ; 0.000        ; 0.504      ; 4.991      ;
; 4.301 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; Clk          ; Clk         ; 0.000        ; 0.504      ; 4.991      ;
; 4.301 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                     ; Clk          ; Clk         ; 0.000        ; 0.504      ; 4.991      ;
; 4.304 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aes_s1_translator|av_readdata_pre[0]                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.506      ; 4.996      ;
; 4.304 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aes_s1_translator|av_readdata_pre[21]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.506      ; 4.996      ;
; 4.304 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[21]                                                           ; Clk          ; Clk         ; 0.000        ; 0.506      ; 4.996      ;
; 4.304 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[20]                                                           ; Clk          ; Clk         ; 0.000        ; 0.506      ; 4.996      ;
; 4.304 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                    ; Clk          ; Clk         ; 0.000        ; 0.506      ; 4.996      ;
; 4.304 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                    ; Clk          ; Clk         ; 0.000        ; 0.506      ; 4.996      ;
; 4.304 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                    ; Clk          ; Clk         ; 0.000        ; 0.506      ; 4.996      ;
; 4.304 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                    ; Clk          ; Clk         ; 0.000        ; 0.506      ; 4.996      ;
; 4.304 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                    ; Clk          ; Clk         ; 0.000        ; 0.506      ; 4.996      ;
; 4.305 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                     ; Clk          ; Clk         ; 0.000        ; 0.504      ; 4.995      ;
; 4.305 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                    ; Clk          ; Clk         ; 0.000        ; 0.504      ; 4.995      ;
; 4.305 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                    ; Clk          ; Clk         ; 0.000        ; 0.504      ; 4.995      ;
; 4.305 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                    ; Clk          ; Clk         ; 0.000        ; 0.504      ; 4.995      ;
; 4.728 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                    ; Clk          ; Clk         ; 0.000        ; 0.521      ; 5.435      ;
; 4.728 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                    ; Clk          ; Clk         ; 0.000        ; 0.521      ; 5.435      ;
; 4.728 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                    ; Clk          ; Clk         ; 0.000        ; 0.521      ; 5.435      ;
; 4.728 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                    ; Clk          ; Clk         ; 0.000        ; 0.521      ; 5.435      ;
; 4.728 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]                                    ; Clk          ; Clk         ; 0.000        ; 0.521      ; 5.435      ;
; 4.728 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                    ; Clk          ; Clk         ; 0.000        ; 0.521      ; 5.435      ;
; 4.728 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                    ; Clk          ; Clk         ; 0.000        ; 0.521      ; 5.435      ;
; 4.728 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                    ; Clk          ; Clk         ; 0.000        ; 0.515      ; 5.429      ;
; 4.728 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                    ; Clk          ; Clk         ; 0.000        ; 0.521      ; 5.435      ;
; 4.728 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                    ; Clk          ; Clk         ; 0.000        ; 0.521      ; 5.435      ;
; 4.728 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                    ; Clk          ; Clk         ; 0.000        ; 0.521      ; 5.435      ;
; 4.728 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                    ; Clk          ; Clk         ; 0.000        ; 0.521      ; 5.435      ;
; 4.728 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                    ; Clk          ; Clk         ; 0.000        ; 0.521      ; 5.435      ;
; 4.728 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                    ; Clk          ; Clk         ; 0.000        ; 0.521      ; 5.435      ;
; 4.728 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                    ; Clk          ; Clk         ; 0.000        ; 0.515      ; 5.429      ;
; 4.728 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                    ; Clk          ; Clk         ; 0.000        ; 0.515      ; 5.429      ;
; 4.728 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                    ; Clk          ; Clk         ; 0.000        ; 0.515      ; 5.429      ;
; 4.728 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                    ; Clk          ; Clk         ; 0.000        ; 0.515      ; 5.429      ;
; 4.728 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                    ; Clk          ; Clk         ; 0.000        ; 0.515      ; 5.429      ;
; 4.728 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                    ; Clk          ; Clk         ; 0.000        ; 0.515      ; 5.429      ;
; 4.728 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                    ; Clk          ; Clk         ; 0.000        ; 0.515      ; 5.429      ;
; 4.730 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                    ; Clk          ; Clk         ; 0.000        ; 0.522      ; 5.438      ;
; 4.730 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|av_ld_byte1_data[2]                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.085      ; 5.001      ;
; 4.730 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|av_ld_byte1_data[4]                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.085      ; 5.001      ;
; 4.730 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|av_ld_byte1_data[6]                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.085      ; 5.001      ;
; 4.730 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|av_ld_byte2_data[6]                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.085      ; 5.001      ;
; 4.730 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|av_ld_byte3_data[7]                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.086      ; 5.002      ;
; 4.730 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|av_ld_byte2_data[7]                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.086      ; 5.002      ;
; 4.730 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|av_ld_byte0_data[7]                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.087      ; 5.003      ;
; 4.730 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|av_ld_byte1_data[5]                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.085      ; 5.001      ;
; 4.730 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|av_ld_byte1_data[3]                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.085      ; 5.001      ;
; 4.730 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|av_ld_byte1_data[1]                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.085      ; 5.001      ;
; 4.730 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|av_ld_byte0_data[1]                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.087      ; 5.003      ;
; 4.730 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[15]                                                                                                                                                                     ; Clk          ; Clk         ; 0.000        ; 0.079      ; 4.995      ;
; 4.730 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[14]                                                                                                                                                                     ; Clk          ; Clk         ; 0.000        ; 0.079      ; 4.995      ;
; 4.730 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[13]                                                                                                                                                                     ; Clk          ; Clk         ; 0.000        ; 0.079      ; 4.995      ;
; 4.730 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[12]                                                                                                                                                                     ; Clk          ; Clk         ; 0.000        ; 0.079      ; 4.995      ;
; 4.730 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aes_s1_translator|av_readdata_pre[10]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.085      ; 5.001      ;
; 4.730 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aes_s1_translator|av_readdata_pre[22]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.085      ; 5.001      ;
; 4.730 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_alu_result[13]                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.095      ; 5.011      ;
; 4.730 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_alu_result[14]                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.095      ; 5.011      ;
; 4.730 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_alu_result[16]                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.095      ; 5.011      ;
; 4.730 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_alu_result[17]                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.088      ; 5.004      ;
; 4.730 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_alu_result[18]                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.088      ; 5.004      ;
; 4.730 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_alu_result[19]                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.088      ; 5.004      ;
; 4.730 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_alu_result[20]                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.088      ; 5.004      ;
; 4.730 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_alu_result[21]                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.089      ; 5.005      ;
; 4.730 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_alu_result[22]                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.089      ; 5.005      ;
; 4.730 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_alu_result[23]                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.089      ; 5.005      ;
; 4.730 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_alu_result[24]                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.089      ; 5.005      ;
; 4.730 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_alu_result[25]                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.091      ; 5.007      ;
; 4.730 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_alu_result[26]                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.091      ; 5.007      ;
; 4.730 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_alu_result[29]                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.096      ; 5.012      ;
; 4.730 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_alu_result[1]                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.096      ; 5.012      ;
; 4.730 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_alu_result[0]                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.096      ; 5.012      ;
; 4.730 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_alu_result[4]                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.091      ; 5.007      ;
; 4.730 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_alu_result[27]                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.091      ; 5.007      ;
; 4.730 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_alu_result[28]                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.091      ; 5.007      ;
; 4.730 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_alu_result[2]                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.091      ; 5.007      ;
; 4.730 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_alu_result[31]                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.096      ; 5.012      ;
; 4.730 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_alu_result[15]                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.095      ; 5.011      ;
; 4.730 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_alu_result[3]                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.091      ; 5.007      ;
; 4.730 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|R_wr_dst_reg                                                                                                                     ; Clk          ; Clk         ; 0.000        ; 0.092      ; 5.008      ;
; 4.730 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|R_dst_regnum[4]                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.092      ; 5.008      ;
; 4.730 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|R_dst_regnum[3]                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.092      ; 5.008      ;
; 4.730 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|R_dst_regnum[2]                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.092      ; 5.008      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.556 ; 9.791        ; 0.235          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_register_bank_a_module:lab9_soc_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                           ;
; 9.557 ; 9.792        ; 0.235          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_register_bank_a_module:lab9_soc_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                           ;
; 9.557 ; 9.792        ; 0.235          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_register_bank_a_module:lab9_soc_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                 ;
; 9.557 ; 9.792        ; 0.235          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_register_bank_b_module:lab9_soc_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                           ;
; 9.557 ; 9.792        ; 0.235          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                                            ;
; 9.557 ; 9.792        ; 0.235          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                                                                                                  ;
; 9.557 ; 9.792        ; 0.235          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                                                                                                                            ;
; 9.557 ; 9.792        ; 0.235          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                                                                                                                                  ;
; 9.558 ; 9.793        ; 0.235          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_register_bank_b_module:lab9_soc_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                           ;
; 9.558 ; 9.793        ; 0.235          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_register_bank_b_module:lab9_soc_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                 ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab9_soc_nios2_qsys_0_cpu_nios2_ocimem|lab9_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab9_soc_nios2_qsys_0_cpu_nios2_ocimem|lab9_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab9_soc_nios2_qsys_0_cpu_nios2_ocimem|lab9_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab9_soc_nios2_qsys_0_cpu_nios2_ocimem|lab9_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_register_bank_a_module:lab9_soc_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                            ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                                                                                                                                             ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                             ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a8~porta_bytena_reg0                                                                                                                                                                                                                                                                             ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                                                                                                             ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_register_bank_b_module:lab9_soc_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                            ;
; 9.561 ; 9.796        ; 0.235          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab9_soc_nios2_qsys_0_cpu_nios2_ocimem|lab9_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 9.561 ; 9.796        ; 0.235          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab9_soc_nios2_qsys_0_cpu_nios2_ocimem|lab9_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.561 ; 9.796        ; 0.235          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab9_soc_nios2_qsys_0_cpu_nios2_ocimem|lab9_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_bytena_reg0  ;
; 9.561 ; 9.796        ; 0.235          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab9_soc_nios2_qsys_0_cpu_nios2_ocimem|lab9_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_datain_reg0  ;
; 9.606 ; 9.764        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                                                           ;
; 9.606 ; 9.764        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_31                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.606 ; 9.764        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                                                           ;
; 9.606 ; 9.764        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                                                           ;
; 9.606 ; 9.764        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                                                           ;
; 9.607 ; 9.765        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                           ;
; 9.607 ; 9.765        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.607 ; 9.765        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.607 ; 9.765        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[2]                                                                                                                                                                                                                                                                                                                                                                                ;
; 9.607 ; 9.765        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[31]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.607 ; 9.765        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[4]                                                                                                                                                                                                                                                                                                                                                                                ;
; 9.607 ; 9.765        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[5]                                                                                                                                                                                                                                                                                                                                                                                ;
; 9.607 ; 9.765        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[6]                                                                                                                                                                                                                                                                                                                                                                                ;
; 9.608 ; 9.766        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[10]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.608 ; 9.766        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[12]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.608 ; 9.766        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[1]                                                                                                                                                                                                                                                                                                                                                                                ;
; 9.609 ; 9.767        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_19                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.609 ; 9.767        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.609 ; 9.767        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                                                           ;
; 9.610 ; 9.768        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_16                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.610 ; 9.768        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_18                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.610 ; 9.768        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_22                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.610 ; 9.768        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_28                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.610 ; 9.768        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_30                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.610 ; 9.768        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                                                           ;
; 9.610 ; 9.768        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[19]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.610 ; 9.768        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[20]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.610 ; 9.768        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[3]                                                                                                                                                                                                                                                                                                                                                                                ;
; 9.611 ; 9.769        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                                                                                        ;
; 9.611 ; 9.769        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.611 ; 9.769        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_21                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.611 ; 9.769        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[16]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.611 ; 9.769        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[18]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.611 ; 9.769        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[22]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.611 ; 9.769        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[28]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.611 ; 9.769        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[30]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.611 ; 9.769        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[7]                                                                                                                                                                                                                                                                                                                                                                                ;
; 9.612 ; 9.770        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_25                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.612 ; 9.770        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_26                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.612 ; 9.770        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_27                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.612 ; 9.770        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[0]                                                                                                                                                                                                                                                                                                                                                                                ;
; 9.612 ; 9.770        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[14]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.612 ; 9.770        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[21]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.613 ; 9.771        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_17                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.613 ; 9.771        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_23                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.613 ; 9.771        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_29                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.613 ; 9.771        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[25]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.613 ; 9.771        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[26]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.613 ; 9.771        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[27]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.614 ; 9.772        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.614 ; 9.772        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.614 ; 9.772        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_24                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.614 ; 9.772        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                                                           ;
; 9.614 ; 9.772        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                                                           ;
; 9.614 ; 9.772        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[17]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.614 ; 9.772        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[23]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.614 ; 9.772        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[29]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.615 ; 9.773        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.615 ; 9.773        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[13]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.615 ; 9.773        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[15]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.615 ; 9.773        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[24]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.615 ; 9.773        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[8]                                                                                                                                                                                                                                                                                                                                                                                ;
; 9.615 ; 9.773        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[9]                                                                                                                                                                                                                                                                                                                                                                                ;
; 9.616 ; 9.774        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[11]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.676 ; 9.864        ; 0.188          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                               ;
; 9.676 ; 9.864        ; 0.188          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                              ;
; 9.676 ; 9.864        ; 0.188          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                      ;
; 9.676 ; 9.864        ; 0.188          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                               ;
; 9.676 ; 9.864        ; 0.188          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                              ;
; 9.676 ; 9.864        ; 0.188          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                                                                                                  ;
; 9.676 ; 9.864        ; 0.188          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                                             ;
; 9.676 ; 9.864        ; 0.188          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                                                                                                                                                                                                                                                                          ;
; 9.676 ; 9.864        ; 0.188          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|D_valid                                                                                                                                                                                                                                                                                                                                       ;
; 9.676 ; 9.864        ; 0.188          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                                                        ;
; 9.678 ; 9.836        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[2]                                                                                                                                                                                                                                                                                                                                                                                 ;
; 9.678 ; 9.836        ; 0.158          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[31]                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.559 ; 49.779       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                           ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                   ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                   ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                   ;
; 49.610 ; 49.798       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|DRsize.000                                                   ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|DRsize.010                                                   ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|DRsize.100                                                   ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[0]                                                        ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[10]                                                       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[11]                                                       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[12]                                                       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[13]                                                       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[14]                                                       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[15]                                                       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[16]                                                       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[17]                                                       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[18]                                                       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[19]                                                       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[1]                                                        ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[20]                                                       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[21]                                                       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[22]                                                       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[23]                                                       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[24]                                                       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[25]                                                       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[26]                                                       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[27]                                                       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[28]                                                       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[29]                                                       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[2]                                                        ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[30]                                                       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[31]                                                       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[32]                                                       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[33]                                                       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[34]                                                       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[35]                                                       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[36]                                                       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[37]                                                       ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[3]                                                        ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[4]                                                        ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[5]                                                        ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[6]                                                        ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[7]                                                        ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[8]                                                        ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[9]                                                        ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                            ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                            ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                            ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                            ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                               ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                               ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                                 ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                 ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                 ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                 ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                 ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                                                                                 ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                                                   ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                   ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                                ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                                ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                                ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                                ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                                ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                                ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                                                                ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                                                                                                    ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                                                                                    ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                                                                                                    ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                                                                                                    ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                    ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                            ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                           ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                           ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                            ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                          ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                          ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                          ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                           ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                           ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                           ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                                           ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                           ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                                           ;
; 49.611 ; 49.799       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                            ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|ir_out[0]                                                    ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|ir_out[1]                                                    ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                       ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                               ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                                 ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                           ;
; 49.612 ; 49.800       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                           ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; Clk        ; 3.854 ; 4.350 ; Rise       ; Clk             ;
;  DRAM_DQ[0]  ; Clk        ; 3.806 ; 4.302 ; Rise       ; Clk             ;
;  DRAM_DQ[1]  ; Clk        ; 3.790 ; 4.286 ; Rise       ; Clk             ;
;  DRAM_DQ[2]  ; Clk        ; 3.781 ; 4.277 ; Rise       ; Clk             ;
;  DRAM_DQ[3]  ; Clk        ; 3.816 ; 4.312 ; Rise       ; Clk             ;
;  DRAM_DQ[4]  ; Clk        ; 3.771 ; 4.267 ; Rise       ; Clk             ;
;  DRAM_DQ[5]  ; Clk        ; 3.794 ; 4.290 ; Rise       ; Clk             ;
;  DRAM_DQ[6]  ; Clk        ; 3.804 ; 4.300 ; Rise       ; Clk             ;
;  DRAM_DQ[7]  ; Clk        ; 3.785 ; 4.281 ; Rise       ; Clk             ;
;  DRAM_DQ[8]  ; Clk        ; 3.799 ; 4.295 ; Rise       ; Clk             ;
;  DRAM_DQ[9]  ; Clk        ; 3.809 ; 4.305 ; Rise       ; Clk             ;
;  DRAM_DQ[10] ; Clk        ; 3.817 ; 4.313 ; Rise       ; Clk             ;
;  DRAM_DQ[11] ; Clk        ; 3.828 ; 4.324 ; Rise       ; Clk             ;
;  DRAM_DQ[12] ; Clk        ; 3.797 ; 4.293 ; Rise       ; Clk             ;
;  DRAM_DQ[13] ; Clk        ; 3.854 ; 4.350 ; Rise       ; Clk             ;
;  DRAM_DQ[14] ; Clk        ; 3.836 ; 4.332 ; Rise       ; Clk             ;
;  DRAM_DQ[15] ; Clk        ; 3.829 ; 4.325 ; Rise       ; Clk             ;
;  DRAM_DQ[16] ; Clk        ; 3.778 ; 4.274 ; Rise       ; Clk             ;
;  DRAM_DQ[17] ; Clk        ; 3.788 ; 4.284 ; Rise       ; Clk             ;
;  DRAM_DQ[18] ; Clk        ; 3.793 ; 4.289 ; Rise       ; Clk             ;
;  DRAM_DQ[19] ; Clk        ; 3.801 ; 4.297 ; Rise       ; Clk             ;
;  DRAM_DQ[20] ; Clk        ; 3.791 ; 4.287 ; Rise       ; Clk             ;
;  DRAM_DQ[21] ; Clk        ; 3.819 ; 4.315 ; Rise       ; Clk             ;
;  DRAM_DQ[22] ; Clk        ; 3.788 ; 4.284 ; Rise       ; Clk             ;
;  DRAM_DQ[23] ; Clk        ; 3.773 ; 4.269 ; Rise       ; Clk             ;
;  DRAM_DQ[24] ; Clk        ; 3.769 ; 4.265 ; Rise       ; Clk             ;
;  DRAM_DQ[25] ; Clk        ; 3.744 ; 4.240 ; Rise       ; Clk             ;
;  DRAM_DQ[26] ; Clk        ; 3.774 ; 4.270 ; Rise       ; Clk             ;
;  DRAM_DQ[27] ; Clk        ; 3.774 ; 4.270 ; Rise       ; Clk             ;
;  DRAM_DQ[28] ; Clk        ; 3.755 ; 4.251 ; Rise       ; Clk             ;
;  DRAM_DQ[29] ; Clk        ; 3.755 ; 4.251 ; Rise       ; Clk             ;
;  DRAM_DQ[30] ; Clk        ; 3.785 ; 4.281 ; Rise       ; Clk             ;
;  DRAM_DQ[31] ; Clk        ; 3.789 ; 4.285 ; Rise       ; Clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; Clk        ; -3.014 ; -3.498 ; Rise       ; Clk             ;
;  DRAM_DQ[0]  ; Clk        ; -3.078 ; -3.562 ; Rise       ; Clk             ;
;  DRAM_DQ[1]  ; Clk        ; -3.061 ; -3.545 ; Rise       ; Clk             ;
;  DRAM_DQ[2]  ; Clk        ; -3.052 ; -3.536 ; Rise       ; Clk             ;
;  DRAM_DQ[3]  ; Clk        ; -3.088 ; -3.572 ; Rise       ; Clk             ;
;  DRAM_DQ[4]  ; Clk        ; -3.042 ; -3.526 ; Rise       ; Clk             ;
;  DRAM_DQ[5]  ; Clk        ; -3.065 ; -3.549 ; Rise       ; Clk             ;
;  DRAM_DQ[6]  ; Clk        ; -3.075 ; -3.559 ; Rise       ; Clk             ;
;  DRAM_DQ[7]  ; Clk        ; -3.056 ; -3.540 ; Rise       ; Clk             ;
;  DRAM_DQ[8]  ; Clk        ; -3.070 ; -3.554 ; Rise       ; Clk             ;
;  DRAM_DQ[9]  ; Clk        ; -3.080 ; -3.564 ; Rise       ; Clk             ;
;  DRAM_DQ[10] ; Clk        ; -3.088 ; -3.572 ; Rise       ; Clk             ;
;  DRAM_DQ[11] ; Clk        ; -3.100 ; -3.584 ; Rise       ; Clk             ;
;  DRAM_DQ[12] ; Clk        ; -3.068 ; -3.552 ; Rise       ; Clk             ;
;  DRAM_DQ[13] ; Clk        ; -3.125 ; -3.609 ; Rise       ; Clk             ;
;  DRAM_DQ[14] ; Clk        ; -3.108 ; -3.592 ; Rise       ; Clk             ;
;  DRAM_DQ[15] ; Clk        ; -3.100 ; -3.584 ; Rise       ; Clk             ;
;  DRAM_DQ[16] ; Clk        ; -3.049 ; -3.533 ; Rise       ; Clk             ;
;  DRAM_DQ[17] ; Clk        ; -3.060 ; -3.544 ; Rise       ; Clk             ;
;  DRAM_DQ[18] ; Clk        ; -3.065 ; -3.549 ; Rise       ; Clk             ;
;  DRAM_DQ[19] ; Clk        ; -3.073 ; -3.557 ; Rise       ; Clk             ;
;  DRAM_DQ[20] ; Clk        ; -3.063 ; -3.547 ; Rise       ; Clk             ;
;  DRAM_DQ[21] ; Clk        ; -3.092 ; -3.576 ; Rise       ; Clk             ;
;  DRAM_DQ[22] ; Clk        ; -3.059 ; -3.543 ; Rise       ; Clk             ;
;  DRAM_DQ[23] ; Clk        ; -3.045 ; -3.529 ; Rise       ; Clk             ;
;  DRAM_DQ[24] ; Clk        ; -3.040 ; -3.524 ; Rise       ; Clk             ;
;  DRAM_DQ[25] ; Clk        ; -3.014 ; -3.498 ; Rise       ; Clk             ;
;  DRAM_DQ[26] ; Clk        ; -3.044 ; -3.528 ; Rise       ; Clk             ;
;  DRAM_DQ[27] ; Clk        ; -3.044 ; -3.528 ; Rise       ; Clk             ;
;  DRAM_DQ[28] ; Clk        ; -3.026 ; -3.510 ; Rise       ; Clk             ;
;  DRAM_DQ[29] ; Clk        ; -3.026 ; -3.510 ; Rise       ; Clk             ;
;  DRAM_DQ[30] ; Clk        ; -3.056 ; -3.540 ; Rise       ; Clk             ;
;  DRAM_DQ[31] ; Clk        ; -3.060 ; -3.544 ; Rise       ; Clk             ;
+--------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; DRAM_ADDR[*]   ; Clk        ; 4.101  ; 3.870  ; Rise       ; Clk             ;
;  DRAM_ADDR[0]  ; Clk        ; 4.078  ; 3.847  ; Rise       ; Clk             ;
;  DRAM_ADDR[1]  ; Clk        ; 4.024  ; 3.793  ; Rise       ; Clk             ;
;  DRAM_ADDR[2]  ; Clk        ; 3.870  ; 3.645  ; Rise       ; Clk             ;
;  DRAM_ADDR[3]  ; Clk        ; 4.101  ; 3.870  ; Rise       ; Clk             ;
;  DRAM_ADDR[4]  ; Clk        ; 4.034  ; 3.803  ; Rise       ; Clk             ;
;  DRAM_ADDR[5]  ; Clk        ; 4.049  ; 3.818  ; Rise       ; Clk             ;
;  DRAM_ADDR[6]  ; Clk        ; 3.907  ; 3.682  ; Rise       ; Clk             ;
;  DRAM_ADDR[7]  ; Clk        ; 3.931  ; 3.706  ; Rise       ; Clk             ;
;  DRAM_ADDR[8]  ; Clk        ; 4.052  ; 3.821  ; Rise       ; Clk             ;
;  DRAM_ADDR[9]  ; Clk        ; 4.046  ; 3.815  ; Rise       ; Clk             ;
;  DRAM_ADDR[10] ; Clk        ; 3.943  ; 3.718  ; Rise       ; Clk             ;
;  DRAM_ADDR[11] ; Clk        ; 4.074  ; 3.843  ; Rise       ; Clk             ;
;  DRAM_ADDR[12] ; Clk        ; 4.059  ; 3.828  ; Rise       ; Clk             ;
; DRAM_BA[*]     ; Clk        ; 4.078  ; 3.847  ; Rise       ; Clk             ;
;  DRAM_BA[0]    ; Clk        ; 3.880  ; 3.655  ; Rise       ; Clk             ;
;  DRAM_BA[1]    ; Clk        ; 4.078  ; 3.847  ; Rise       ; Clk             ;
; DRAM_CAS_N     ; Clk        ; 4.040  ; 3.809  ; Rise       ; Clk             ;
; DRAM_CLK       ; Clk        ; 0.641  ; 0.741  ; Rise       ; Clk             ;
; DRAM_CS_N      ; Clk        ; 4.098  ; 3.867  ; Rise       ; Clk             ;
; DRAM_DQ[*]     ; Clk        ; 4.146  ; 3.915  ; Rise       ; Clk             ;
;  DRAM_DQ[0]    ; Clk        ; 4.056  ; 3.825  ; Rise       ; Clk             ;
;  DRAM_DQ[1]    ; Clk        ; 4.113  ; 3.882  ; Rise       ; Clk             ;
;  DRAM_DQ[2]    ; Clk        ; 4.122  ; 3.891  ; Rise       ; Clk             ;
;  DRAM_DQ[3]    ; Clk        ; 4.106  ; 3.875  ; Rise       ; Clk             ;
;  DRAM_DQ[4]    ; Clk        ; 4.112  ; 3.881  ; Rise       ; Clk             ;
;  DRAM_DQ[5]    ; Clk        ; 4.129  ; 3.898  ; Rise       ; Clk             ;
;  DRAM_DQ[6]    ; Clk        ; 4.139  ; 3.908  ; Rise       ; Clk             ;
;  DRAM_DQ[7]    ; Clk        ; 4.118  ; 3.887  ; Rise       ; Clk             ;
;  DRAM_DQ[8]    ; Clk        ; 4.084  ; 3.853  ; Rise       ; Clk             ;
;  DRAM_DQ[9]    ; Clk        ; 4.094  ; 3.863  ; Rise       ; Clk             ;
;  DRAM_DQ[10]   ; Clk        ; 4.146  ; 3.915  ; Rise       ; Clk             ;
;  DRAM_DQ[11]   ; Clk        ; 4.054  ; 3.823  ; Rise       ; Clk             ;
;  DRAM_DQ[12]   ; Clk        ; 4.126  ; 3.895  ; Rise       ; Clk             ;
;  DRAM_DQ[13]   ; Clk        ; 4.129  ; 3.898  ; Rise       ; Clk             ;
;  DRAM_DQ[14]   ; Clk        ; 3.941  ; 3.716  ; Rise       ; Clk             ;
;  DRAM_DQ[15]   ; Clk        ; 4.114  ; 3.883  ; Rise       ; Clk             ;
;  DRAM_DQ[16]   ; Clk        ; 4.065  ; 3.834  ; Rise       ; Clk             ;
;  DRAM_DQ[17]   ; Clk        ; 4.054  ; 3.823  ; Rise       ; Clk             ;
;  DRAM_DQ[18]   ; Clk        ; 4.089  ; 3.858  ; Rise       ; Clk             ;
;  DRAM_DQ[19]   ; Clk        ; 4.081  ; 3.850  ; Rise       ; Clk             ;
;  DRAM_DQ[20]   ; Clk        ; 4.071  ; 3.840  ; Rise       ; Clk             ;
;  DRAM_DQ[21]   ; Clk        ; 4.042  ; 3.811  ; Rise       ; Clk             ;
;  DRAM_DQ[22]   ; Clk        ; 4.075  ; 3.844  ; Rise       ; Clk             ;
;  DRAM_DQ[23]   ; Clk        ; 4.049  ; 3.818  ; Rise       ; Clk             ;
;  DRAM_DQ[24]   ; Clk        ; 4.054  ; 3.823  ; Rise       ; Clk             ;
;  DRAM_DQ[25]   ; Clk        ; 4.080  ; 3.849  ; Rise       ; Clk             ;
;  DRAM_DQ[26]   ; Clk        ; 4.110  ; 3.879  ; Rise       ; Clk             ;
;  DRAM_DQ[27]   ; Clk        ; 4.110  ; 3.879  ; Rise       ; Clk             ;
;  DRAM_DQ[28]   ; Clk        ; 4.088  ; 3.857  ; Rise       ; Clk             ;
;  DRAM_DQ[29]   ; Clk        ; 4.088  ; 3.857  ; Rise       ; Clk             ;
;  DRAM_DQ[30]   ; Clk        ; 4.118  ; 3.887  ; Rise       ; Clk             ;
;  DRAM_DQ[31]   ; Clk        ; 4.134  ; 3.903  ; Rise       ; Clk             ;
; DRAM_DQM[*]    ; Clk        ; 4.124  ; 3.893  ; Rise       ; Clk             ;
;  DRAM_DQM[0]   ; Clk        ; 4.124  ; 3.893  ; Rise       ; Clk             ;
;  DRAM_DQM[1]   ; Clk        ; 4.050  ; 3.819  ; Rise       ; Clk             ;
;  DRAM_DQM[2]   ; Clk        ; 4.074  ; 3.843  ; Rise       ; Clk             ;
;  DRAM_DQM[3]   ; Clk        ; 3.916  ; 3.691  ; Rise       ; Clk             ;
; DRAM_RAS_N     ; Clk        ; 4.056  ; 3.825  ; Rise       ; Clk             ;
; DRAM_WE_N      ; Clk        ; 4.035  ; 3.804  ; Rise       ; Clk             ;
; HEX0[*]        ; Clk        ; 11.607 ; 11.851 ; Rise       ; Clk             ;
;  HEX0[0]       ; Clk        ; 9.230  ; 9.262  ; Rise       ; Clk             ;
;  HEX0[1]       ; Clk        ; 11.590 ; 11.842 ; Rise       ; Clk             ;
;  HEX0[2]       ; Clk        ; 9.425  ; 9.445  ; Rise       ; Clk             ;
;  HEX0[3]       ; Clk        ; 9.599  ; 9.676  ; Rise       ; Clk             ;
;  HEX0[4]       ; Clk        ; 9.496  ; 9.667  ; Rise       ; Clk             ;
;  HEX0[5]       ; Clk        ; 11.607 ; 11.851 ; Rise       ; Clk             ;
;  HEX0[6]       ; Clk        ; 10.367 ; 10.191 ; Rise       ; Clk             ;
; HEX1[*]        ; Clk        ; 10.535 ; 10.683 ; Rise       ; Clk             ;
;  HEX1[0]       ; Clk        ; 9.481  ; 9.511  ; Rise       ; Clk             ;
;  HEX1[1]       ; Clk        ; 9.432  ; 9.490  ; Rise       ; Clk             ;
;  HEX1[2]       ; Clk        ; 9.193  ; 9.206  ; Rise       ; Clk             ;
;  HEX1[3]       ; Clk        ; 9.404  ; 9.394  ; Rise       ; Clk             ;
;  HEX1[4]       ; Clk        ; 9.226  ; 9.206  ; Rise       ; Clk             ;
;  HEX1[5]       ; Clk        ; 10.535 ; 10.683 ; Rise       ; Clk             ;
;  HEX1[6]       ; Clk        ; 10.255 ; 10.083 ; Rise       ; Clk             ;
; HEX2[*]        ; Clk        ; 10.115 ; 10.114 ; Rise       ; Clk             ;
;  HEX2[0]       ; Clk        ; 9.473  ; 9.574  ; Rise       ; Clk             ;
;  HEX2[1]       ; Clk        ; 9.667  ; 9.777  ; Rise       ; Clk             ;
;  HEX2[2]       ; Clk        ; 10.115 ; 10.114 ; Rise       ; Clk             ;
;  HEX2[3]       ; Clk        ; 9.637  ; 9.671  ; Rise       ; Clk             ;
;  HEX2[4]       ; Clk        ; 9.709  ; 9.725  ; Rise       ; Clk             ;
;  HEX2[5]       ; Clk        ; 10.004 ; 10.027 ; Rise       ; Clk             ;
;  HEX2[6]       ; Clk        ; 9.222  ; 9.158  ; Rise       ; Clk             ;
; HEX3[*]        ; Clk        ; 11.089 ; 10.682 ; Rise       ; Clk             ;
;  HEX3[0]       ; Clk        ; 9.592  ; 9.522  ; Rise       ; Clk             ;
;  HEX3[1]       ; Clk        ; 9.453  ; 9.524  ; Rise       ; Clk             ;
;  HEX3[2]       ; Clk        ; 11.089 ; 10.682 ; Rise       ; Clk             ;
;  HEX3[3]       ; Clk        ; 9.664  ; 9.579  ; Rise       ; Clk             ;
;  HEX3[4]       ; Clk        ; 9.677  ; 9.514  ; Rise       ; Clk             ;
;  HEX3[5]       ; Clk        ; 9.487  ; 9.439  ; Rise       ; Clk             ;
;  HEX3[6]       ; Clk        ; 9.164  ; 9.162  ; Rise       ; Clk             ;
; HEX4[*]        ; Clk        ; 10.991 ; 11.093 ; Rise       ; Clk             ;
;  HEX4[0]       ; Clk        ; 9.108  ; 9.098  ; Rise       ; Clk             ;
;  HEX4[1]       ; Clk        ; 9.435  ; 9.473  ; Rise       ; Clk             ;
;  HEX4[2]       ; Clk        ; 10.294 ; 10.190 ; Rise       ; Clk             ;
;  HEX4[3]       ; Clk        ; 9.350  ; 9.317  ; Rise       ; Clk             ;
;  HEX4[4]       ; Clk        ; 9.306  ; 9.160  ; Rise       ; Clk             ;
;  HEX4[5]       ; Clk        ; 10.078 ; 9.894  ; Rise       ; Clk             ;
;  HEX4[6]       ; Clk        ; 10.991 ; 11.093 ; Rise       ; Clk             ;
; HEX5[*]        ; Clk        ; 11.433 ; 11.097 ; Rise       ; Clk             ;
;  HEX5[0]       ; Clk        ; 9.703  ; 9.646  ; Rise       ; Clk             ;
;  HEX5[1]       ; Clk        ; 11.433 ; 11.097 ; Rise       ; Clk             ;
;  HEX5[2]       ; Clk        ; 9.124  ; 9.069  ; Rise       ; Clk             ;
;  HEX5[3]       ; Clk        ; 10.690 ; 10.552 ; Rise       ; Clk             ;
;  HEX5[4]       ; Clk        ; 11.063 ; 10.953 ; Rise       ; Clk             ;
;  HEX5[5]       ; Clk        ; 11.258 ; 11.090 ; Rise       ; Clk             ;
;  HEX5[6]       ; Clk        ; 9.761  ; 9.892  ; Rise       ; Clk             ;
; HEX6[*]        ; Clk        ; 11.511 ; 11.050 ; Rise       ; Clk             ;
;  HEX6[0]       ; Clk        ; 9.100  ; 9.073  ; Rise       ; Clk             ;
;  HEX6[1]       ; Clk        ; 9.106  ; 9.038  ; Rise       ; Clk             ;
;  HEX6[2]       ; Clk        ; 9.811  ; 9.685  ; Rise       ; Clk             ;
;  HEX6[3]       ; Clk        ; 9.048  ; 9.001  ; Rise       ; Clk             ;
;  HEX6[4]       ; Clk        ; 10.195 ; 10.051 ; Rise       ; Clk             ;
;  HEX6[5]       ; Clk        ; 11.511 ; 11.050 ; Rise       ; Clk             ;
;  HEX6[6]       ; Clk        ; 9.010  ; 9.097  ; Rise       ; Clk             ;
; HEX7[*]        ; Clk        ; 10.392 ; 10.134 ; Rise       ; Clk             ;
;  HEX7[0]       ; Clk        ; 8.905  ; 8.854  ; Rise       ; Clk             ;
;  HEX7[1]       ; Clk        ; 9.367  ; 9.302  ; Rise       ; Clk             ;
;  HEX7[2]       ; Clk        ; 9.378  ; 9.245  ; Rise       ; Clk             ;
;  HEX7[3]       ; Clk        ; 10.392 ; 10.134 ; Rise       ; Clk             ;
;  HEX7[4]       ; Clk        ; 9.503  ; 9.481  ; Rise       ; Clk             ;
;  HEX7[5]       ; Clk        ; 9.720  ; 9.726  ; Rise       ; Clk             ;
;  HEX7[6]       ; Clk        ; 8.797  ; 8.822  ; Rise       ; Clk             ;
; DRAM_CLK       ; Clk        ; 0.641  ; 0.741  ; Fall       ; Clk             ;
+----------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; DRAM_ADDR[*]   ; Clk        ; 3.355  ; 3.137  ; Rise       ; Clk             ;
;  DRAM_ADDR[0]  ; Clk        ; 3.560  ; 3.336  ; Rise       ; Clk             ;
;  DRAM_ADDR[1]  ; Clk        ; 3.507  ; 3.283  ; Rise       ; Clk             ;
;  DRAM_ADDR[2]  ; Clk        ; 3.355  ; 3.137  ; Rise       ; Clk             ;
;  DRAM_ADDR[3]  ; Clk        ; 3.584  ; 3.360  ; Rise       ; Clk             ;
;  DRAM_ADDR[4]  ; Clk        ; 3.517  ; 3.293  ; Rise       ; Clk             ;
;  DRAM_ADDR[5]  ; Clk        ; 3.531  ; 3.307  ; Rise       ; Clk             ;
;  DRAM_ADDR[6]  ; Clk        ; 3.390  ; 3.172  ; Rise       ; Clk             ;
;  DRAM_ADDR[7]  ; Clk        ; 3.414  ; 3.196  ; Rise       ; Clk             ;
;  DRAM_ADDR[8]  ; Clk        ; 3.535  ; 3.311  ; Rise       ; Clk             ;
;  DRAM_ADDR[9]  ; Clk        ; 3.529  ; 3.305  ; Rise       ; Clk             ;
;  DRAM_ADDR[10] ; Clk        ; 3.425  ; 3.207  ; Rise       ; Clk             ;
;  DRAM_ADDR[11] ; Clk        ; 3.556  ; 3.332  ; Rise       ; Clk             ;
;  DRAM_ADDR[12] ; Clk        ; 3.541  ; 3.317  ; Rise       ; Clk             ;
; DRAM_BA[*]     ; Clk        ; 3.365  ; 3.147  ; Rise       ; Clk             ;
;  DRAM_BA[0]    ; Clk        ; 3.365  ; 3.147  ; Rise       ; Clk             ;
;  DRAM_BA[1]    ; Clk        ; 3.559  ; 3.335  ; Rise       ; Clk             ;
; DRAM_CAS_N     ; Clk        ; 3.523  ; 3.299  ; Rise       ; Clk             ;
; DRAM_CLK       ; Clk        ; 0.182  ; 0.280  ; Rise       ; Clk             ;
; DRAM_CS_N      ; Clk        ; 3.579  ; 3.355  ; Rise       ; Clk             ;
; DRAM_DQ[*]     ; Clk        ; 3.424  ; 3.206  ; Rise       ; Clk             ;
;  DRAM_DQ[0]    ; Clk        ; 3.539  ; 3.315  ; Rise       ; Clk             ;
;  DRAM_DQ[1]    ; Clk        ; 3.595  ; 3.371  ; Rise       ; Clk             ;
;  DRAM_DQ[2]    ; Clk        ; 3.604  ; 3.380  ; Rise       ; Clk             ;
;  DRAM_DQ[3]    ; Clk        ; 3.589  ; 3.365  ; Rise       ; Clk             ;
;  DRAM_DQ[4]    ; Clk        ; 3.594  ; 3.370  ; Rise       ; Clk             ;
;  DRAM_DQ[5]    ; Clk        ; 3.611  ; 3.387  ; Rise       ; Clk             ;
;  DRAM_DQ[6]    ; Clk        ; 3.621  ; 3.397  ; Rise       ; Clk             ;
;  DRAM_DQ[7]    ; Clk        ; 3.600  ; 3.376  ; Rise       ; Clk             ;
;  DRAM_DQ[8]    ; Clk        ; 3.566  ; 3.342  ; Rise       ; Clk             ;
;  DRAM_DQ[9]    ; Clk        ; 3.576  ; 3.352  ; Rise       ; Clk             ;
;  DRAM_DQ[10]   ; Clk        ; 3.628  ; 3.404  ; Rise       ; Clk             ;
;  DRAM_DQ[11]   ; Clk        ; 3.537  ; 3.313  ; Rise       ; Clk             ;
;  DRAM_DQ[12]   ; Clk        ; 3.608  ; 3.384  ; Rise       ; Clk             ;
;  DRAM_DQ[13]   ; Clk        ; 3.611  ; 3.387  ; Rise       ; Clk             ;
;  DRAM_DQ[14]   ; Clk        ; 3.424  ; 3.206  ; Rise       ; Clk             ;
;  DRAM_DQ[15]   ; Clk        ; 3.596  ; 3.372  ; Rise       ; Clk             ;
;  DRAM_DQ[16]   ; Clk        ; 3.547  ; 3.323  ; Rise       ; Clk             ;
;  DRAM_DQ[17]   ; Clk        ; 3.537  ; 3.313  ; Rise       ; Clk             ;
;  DRAM_DQ[18]   ; Clk        ; 3.572  ; 3.348  ; Rise       ; Clk             ;
;  DRAM_DQ[19]   ; Clk        ; 3.564  ; 3.340  ; Rise       ; Clk             ;
;  DRAM_DQ[20]   ; Clk        ; 3.554  ; 3.330  ; Rise       ; Clk             ;
;  DRAM_DQ[21]   ; Clk        ; 3.526  ; 3.302  ; Rise       ; Clk             ;
;  DRAM_DQ[22]   ; Clk        ; 3.557  ; 3.333  ; Rise       ; Clk             ;
;  DRAM_DQ[23]   ; Clk        ; 3.532  ; 3.308  ; Rise       ; Clk             ;
;  DRAM_DQ[24]   ; Clk        ; 3.536  ; 3.312  ; Rise       ; Clk             ;
;  DRAM_DQ[25]   ; Clk        ; 3.561  ; 3.337  ; Rise       ; Clk             ;
;  DRAM_DQ[26]   ; Clk        ; 3.591  ; 3.367  ; Rise       ; Clk             ;
;  DRAM_DQ[27]   ; Clk        ; 3.591  ; 3.367  ; Rise       ; Clk             ;
;  DRAM_DQ[28]   ; Clk        ; 3.570  ; 3.346  ; Rise       ; Clk             ;
;  DRAM_DQ[29]   ; Clk        ; 3.570  ; 3.346  ; Rise       ; Clk             ;
;  DRAM_DQ[30]   ; Clk        ; 3.600  ; 3.376  ; Rise       ; Clk             ;
;  DRAM_DQ[31]   ; Clk        ; 3.616  ; 3.392  ; Rise       ; Clk             ;
; DRAM_DQM[*]    ; Clk        ; 3.399  ; 3.181  ; Rise       ; Clk             ;
;  DRAM_DQM[0]   ; Clk        ; 3.606  ; 3.382  ; Rise       ; Clk             ;
;  DRAM_DQM[1]   ; Clk        ; 3.533  ; 3.309  ; Rise       ; Clk             ;
;  DRAM_DQM[2]   ; Clk        ; 3.557  ; 3.333  ; Rise       ; Clk             ;
;  DRAM_DQM[3]   ; Clk        ; 3.399  ; 3.181  ; Rise       ; Clk             ;
; DRAM_RAS_N     ; Clk        ; 3.539  ; 3.315  ; Rise       ; Clk             ;
; DRAM_WE_N      ; Clk        ; 3.520  ; 3.296  ; Rise       ; Clk             ;
; HEX0[*]        ; Clk        ; 8.427  ; 8.474  ; Rise       ; Clk             ;
;  HEX0[0]       ; Clk        ; 8.427  ; 8.474  ; Rise       ; Clk             ;
;  HEX0[1]       ; Clk        ; 10.871 ; 11.153 ; Rise       ; Clk             ;
;  HEX0[2]       ; Clk        ; 8.678  ; 8.705  ; Rise       ; Clk             ;
;  HEX0[3]       ; Clk        ; 8.790  ; 8.869  ; Rise       ; Clk             ;
;  HEX0[4]       ; Clk        ; 8.727  ; 8.830  ; Rise       ; Clk             ;
;  HEX0[5]       ; Clk        ; 10.881 ; 11.074 ; Rise       ; Clk             ;
;  HEX0[6]       ; Clk        ; 9.594  ; 9.467  ; Rise       ; Clk             ;
; HEX1[*]        ; Clk        ; 8.382  ; 8.430  ; Rise       ; Clk             ;
;  HEX1[0]       ; Clk        ; 8.757  ; 8.804  ; Rise       ; Clk             ;
;  HEX1[1]       ; Clk        ; 8.752  ; 8.773  ; Rise       ; Clk             ;
;  HEX1[2]       ; Clk        ; 8.382  ; 8.430  ; Rise       ; Clk             ;
;  HEX1[3]       ; Clk        ; 8.582  ; 8.595  ; Rise       ; Clk             ;
;  HEX1[4]       ; Clk        ; 8.444  ; 8.521  ; Rise       ; Clk             ;
;  HEX1[5]       ; Clk        ; 9.799  ; 10.011 ; Rise       ; Clk             ;
;  HEX1[6]       ; Clk        ; 9.460  ; 9.331  ; Rise       ; Clk             ;
; HEX2[*]        ; Clk        ; 8.410  ; 8.388  ; Rise       ; Clk             ;
;  HEX2[0]       ; Clk        ; 8.616  ; 8.677  ; Rise       ; Clk             ;
;  HEX2[1]       ; Clk        ; 8.803  ; 8.953  ; Rise       ; Clk             ;
;  HEX2[2]       ; Clk        ; 9.323  ; 9.198  ; Rise       ; Clk             ;
;  HEX2[3]       ; Clk        ; 8.774  ; 8.772  ; Rise       ; Clk             ;
;  HEX2[4]       ; Clk        ; 8.848  ; 8.872  ; Rise       ; Clk             ;
;  HEX2[5]       ; Clk        ; 9.129  ; 9.195  ; Rise       ; Clk             ;
;  HEX2[6]       ; Clk        ; 8.410  ; 8.388  ; Rise       ; Clk             ;
; HEX3[*]        ; Clk        ; 8.426  ; 8.496  ; Rise       ; Clk             ;
;  HEX3[0]       ; Clk        ; 8.828  ; 8.771  ; Rise       ; Clk             ;
;  HEX3[1]       ; Clk        ; 8.706  ; 8.745  ; Rise       ; Clk             ;
;  HEX3[2]       ; Clk        ; 10.358 ; 9.990  ; Rise       ; Clk             ;
;  HEX3[3]       ; Clk        ; 8.816  ; 8.757  ; Rise       ; Clk             ;
;  HEX3[4]       ; Clk        ; 8.932  ; 8.858  ; Rise       ; Clk             ;
;  HEX3[5]       ; Clk        ; 8.735  ; 8.723  ; Rise       ; Clk             ;
;  HEX3[6]       ; Clk        ; 8.426  ; 8.496  ; Rise       ; Clk             ;
; HEX4[*]        ; Clk        ; 8.406  ; 8.367  ; Rise       ; Clk             ;
;  HEX4[0]       ; Clk        ; 8.406  ; 8.367  ; Rise       ; Clk             ;
;  HEX4[1]       ; Clk        ; 8.616  ; 8.625  ; Rise       ; Clk             ;
;  HEX4[2]       ; Clk        ; 9.510  ; 9.422  ; Rise       ; Clk             ;
;  HEX4[3]       ; Clk        ; 8.642  ; 8.558  ; Rise       ; Clk             ;
;  HEX4[4]       ; Clk        ; 8.575  ; 8.511  ; Rise       ; Clk             ;
;  HEX4[5]       ; Clk        ; 9.304  ; 9.144  ; Rise       ; Clk             ;
;  HEX4[6]       ; Clk        ; 10.185 ; 10.356 ; Rise       ; Clk             ;
; HEX5[*]        ; Clk        ; 8.381  ; 8.343  ; Rise       ; Clk             ;
;  HEX5[0]       ; Clk        ; 8.953  ; 8.893  ; Rise       ; Clk             ;
;  HEX5[1]       ; Clk        ; 10.732 ; 10.437 ; Rise       ; Clk             ;
;  HEX5[2]       ; Clk        ; 8.381  ; 8.343  ; Rise       ; Clk             ;
;  HEX5[3]       ; Clk        ; 9.821  ; 9.691  ; Rise       ; Clk             ;
;  HEX5[4]       ; Clk        ; 10.198 ; 10.056 ; Rise       ; Clk             ;
;  HEX5[5]       ; Clk        ; 10.497 ; 10.280 ; Rise       ; Clk             ;
;  HEX5[6]       ; Clk        ; 8.916  ; 9.090  ; Rise       ; Clk             ;
; HEX6[*]        ; Clk        ; 8.209  ; 8.213  ; Rise       ; Clk             ;
;  HEX6[0]       ; Clk        ; 8.314  ; 8.267  ; Rise       ; Clk             ;
;  HEX6[1]       ; Clk        ; 8.528  ; 8.400  ; Rise       ; Clk             ;
;  HEX6[2]       ; Clk        ; 9.158  ; 9.045  ; Rise       ; Clk             ;
;  HEX6[3]       ; Clk        ; 8.256  ; 8.213  ; Rise       ; Clk             ;
;  HEX6[4]       ; Clk        ; 9.287  ; 9.178  ; Rise       ; Clk             ;
;  HEX6[5]       ; Clk        ; 10.876 ; 10.427 ; Rise       ; Clk             ;
;  HEX6[6]       ; Clk        ; 8.209  ; 8.336  ; Rise       ; Clk             ;
; HEX7[*]        ; Clk        ; 7.864  ; 7.926  ; Rise       ; Clk             ;
;  HEX7[0]       ; Clk        ; 8.050  ; 8.005  ; Rise       ; Clk             ;
;  HEX7[1]       ; Clk        ; 8.506  ; 8.412  ; Rise       ; Clk             ;
;  HEX7[2]       ; Clk        ; 8.518  ; 8.523  ; Rise       ; Clk             ;
;  HEX7[3]       ; Clk        ; 9.475  ; 9.232  ; Rise       ; Clk             ;
;  HEX7[4]       ; Clk        ; 8.810  ; 8.606  ; Rise       ; Clk             ;
;  HEX7[5]       ; Clk        ; 8.938  ; 8.843  ; Rise       ; Clk             ;
;  HEX7[6]       ; Clk        ; 7.864  ; 7.926  ; Rise       ; Clk             ;
; DRAM_CLK       ; Clk        ; 0.182  ; 0.280  ; Fall       ; Clk             ;
+----------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Output Enable Times                                                      ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; Clk        ; 3.692 ; 3.440 ; Rise       ; Clk             ;
;  DRAM_DQ[0]  ; Clk        ; 3.832 ; 3.573 ; Rise       ; Clk             ;
;  DRAM_DQ[1]  ; Clk        ; 3.869 ; 3.610 ; Rise       ; Clk             ;
;  DRAM_DQ[2]  ; Clk        ; 3.878 ; 3.619 ; Rise       ; Clk             ;
;  DRAM_DQ[3]  ; Clk        ; 3.852 ; 3.593 ; Rise       ; Clk             ;
;  DRAM_DQ[4]  ; Clk        ; 3.878 ; 3.619 ; Rise       ; Clk             ;
;  DRAM_DQ[5]  ; Clk        ; 3.875 ; 3.616 ; Rise       ; Clk             ;
;  DRAM_DQ[6]  ; Clk        ; 3.875 ; 3.616 ; Rise       ; Clk             ;
;  DRAM_DQ[7]  ; Clk        ; 3.874 ; 3.615 ; Rise       ; Clk             ;
;  DRAM_DQ[8]  ; Clk        ; 3.850 ; 3.591 ; Rise       ; Clk             ;
;  DRAM_DQ[9]  ; Clk        ; 3.850 ; 3.591 ; Rise       ; Clk             ;
;  DRAM_DQ[10] ; Clk        ; 3.872 ; 3.613 ; Rise       ; Clk             ;
;  DRAM_DQ[11] ; Clk        ; 3.820 ; 3.561 ; Rise       ; Clk             ;
;  DRAM_DQ[12] ; Clk        ; 3.872 ; 3.613 ; Rise       ; Clk             ;
;  DRAM_DQ[13] ; Clk        ; 3.845 ; 3.586 ; Rise       ; Clk             ;
;  DRAM_DQ[14] ; Clk        ; 3.692 ; 3.440 ; Rise       ; Clk             ;
;  DRAM_DQ[15] ; Clk        ; 3.850 ; 3.591 ; Rise       ; Clk             ;
;  DRAM_DQ[16] ; Clk        ; 3.851 ; 3.592 ; Rise       ; Clk             ;
;  DRAM_DQ[17] ; Clk        ; 3.840 ; 3.581 ; Rise       ; Clk             ;
;  DRAM_DQ[18] ; Clk        ; 3.855 ; 3.596 ; Rise       ; Clk             ;
;  DRAM_DQ[19] ; Clk        ; 3.847 ; 3.588 ; Rise       ; Clk             ;
;  DRAM_DQ[20] ; Clk        ; 3.847 ; 3.588 ; Rise       ; Clk             ;
;  DRAM_DQ[21] ; Clk        ; 3.818 ; 3.559 ; Rise       ; Clk             ;
;  DRAM_DQ[22] ; Clk        ; 3.851 ; 3.592 ; Rise       ; Clk             ;
;  DRAM_DQ[23] ; Clk        ; 3.845 ; 3.586 ; Rise       ; Clk             ;
;  DRAM_DQ[24] ; Clk        ; 3.850 ; 3.591 ; Rise       ; Clk             ;
;  DRAM_DQ[25] ; Clk        ; 3.876 ; 3.617 ; Rise       ; Clk             ;
;  DRAM_DQ[26] ; Clk        ; 3.876 ; 3.617 ; Rise       ; Clk             ;
;  DRAM_DQ[27] ; Clk        ; 3.876 ; 3.617 ; Rise       ; Clk             ;
;  DRAM_DQ[28] ; Clk        ; 3.874 ; 3.615 ; Rise       ; Clk             ;
;  DRAM_DQ[29] ; Clk        ; 3.874 ; 3.615 ; Rise       ; Clk             ;
;  DRAM_DQ[30] ; Clk        ; 3.874 ; 3.615 ; Rise       ; Clk             ;
;  DRAM_DQ[31] ; Clk        ; 3.880 ; 3.621 ; Rise       ; Clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Output Enable Times                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; Clk        ; 3.181 ; 2.934 ; Rise       ; Clk             ;
;  DRAM_DQ[0]  ; Clk        ; 3.321 ; 3.067 ; Rise       ; Clk             ;
;  DRAM_DQ[1]  ; Clk        ; 3.357 ; 3.103 ; Rise       ; Clk             ;
;  DRAM_DQ[2]  ; Clk        ; 3.366 ; 3.112 ; Rise       ; Clk             ;
;  DRAM_DQ[3]  ; Clk        ; 3.341 ; 3.087 ; Rise       ; Clk             ;
;  DRAM_DQ[4]  ; Clk        ; 3.366 ; 3.112 ; Rise       ; Clk             ;
;  DRAM_DQ[5]  ; Clk        ; 3.363 ; 3.109 ; Rise       ; Clk             ;
;  DRAM_DQ[6]  ; Clk        ; 3.363 ; 3.109 ; Rise       ; Clk             ;
;  DRAM_DQ[7]  ; Clk        ; 3.362 ; 3.108 ; Rise       ; Clk             ;
;  DRAM_DQ[8]  ; Clk        ; 3.338 ; 3.084 ; Rise       ; Clk             ;
;  DRAM_DQ[9]  ; Clk        ; 3.338 ; 3.084 ; Rise       ; Clk             ;
;  DRAM_DQ[10] ; Clk        ; 3.360 ; 3.106 ; Rise       ; Clk             ;
;  DRAM_DQ[11] ; Clk        ; 3.309 ; 3.055 ; Rise       ; Clk             ;
;  DRAM_DQ[12] ; Clk        ; 3.360 ; 3.106 ; Rise       ; Clk             ;
;  DRAM_DQ[13] ; Clk        ; 3.333 ; 3.079 ; Rise       ; Clk             ;
;  DRAM_DQ[14] ; Clk        ; 3.181 ; 2.934 ; Rise       ; Clk             ;
;  DRAM_DQ[15] ; Clk        ; 3.338 ; 3.084 ; Rise       ; Clk             ;
;  DRAM_DQ[16] ; Clk        ; 3.339 ; 3.085 ; Rise       ; Clk             ;
;  DRAM_DQ[17] ; Clk        ; 3.329 ; 3.075 ; Rise       ; Clk             ;
;  DRAM_DQ[18] ; Clk        ; 3.344 ; 3.090 ; Rise       ; Clk             ;
;  DRAM_DQ[19] ; Clk        ; 3.336 ; 3.082 ; Rise       ; Clk             ;
;  DRAM_DQ[20] ; Clk        ; 3.336 ; 3.082 ; Rise       ; Clk             ;
;  DRAM_DQ[21] ; Clk        ; 3.308 ; 3.054 ; Rise       ; Clk             ;
;  DRAM_DQ[22] ; Clk        ; 3.339 ; 3.085 ; Rise       ; Clk             ;
;  DRAM_DQ[23] ; Clk        ; 3.334 ; 3.080 ; Rise       ; Clk             ;
;  DRAM_DQ[24] ; Clk        ; 3.338 ; 3.084 ; Rise       ; Clk             ;
;  DRAM_DQ[25] ; Clk        ; 3.363 ; 3.109 ; Rise       ; Clk             ;
;  DRAM_DQ[26] ; Clk        ; 3.363 ; 3.109 ; Rise       ; Clk             ;
;  DRAM_DQ[27] ; Clk        ; 3.363 ; 3.109 ; Rise       ; Clk             ;
;  DRAM_DQ[28] ; Clk        ; 3.362 ; 3.108 ; Rise       ; Clk             ;
;  DRAM_DQ[29] ; Clk        ; 3.362 ; 3.108 ; Rise       ; Clk             ;
;  DRAM_DQ[30] ; Clk        ; 3.362 ; 3.108 ; Rise       ; Clk             ;
;  DRAM_DQ[31] ; Clk        ; 3.368 ; 3.114 ; Rise       ; Clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; Clk        ; 3.508     ; 3.760     ; Rise       ; Clk             ;
;  DRAM_DQ[0]  ; Clk        ; 3.641     ; 3.900     ; Rise       ; Clk             ;
;  DRAM_DQ[1]  ; Clk        ; 3.678     ; 3.937     ; Rise       ; Clk             ;
;  DRAM_DQ[2]  ; Clk        ; 3.687     ; 3.946     ; Rise       ; Clk             ;
;  DRAM_DQ[3]  ; Clk        ; 3.661     ; 3.920     ; Rise       ; Clk             ;
;  DRAM_DQ[4]  ; Clk        ; 3.687     ; 3.946     ; Rise       ; Clk             ;
;  DRAM_DQ[5]  ; Clk        ; 3.684     ; 3.943     ; Rise       ; Clk             ;
;  DRAM_DQ[6]  ; Clk        ; 3.684     ; 3.943     ; Rise       ; Clk             ;
;  DRAM_DQ[7]  ; Clk        ; 3.683     ; 3.942     ; Rise       ; Clk             ;
;  DRAM_DQ[8]  ; Clk        ; 3.659     ; 3.918     ; Rise       ; Clk             ;
;  DRAM_DQ[9]  ; Clk        ; 3.659     ; 3.918     ; Rise       ; Clk             ;
;  DRAM_DQ[10] ; Clk        ; 3.681     ; 3.940     ; Rise       ; Clk             ;
;  DRAM_DQ[11] ; Clk        ; 3.629     ; 3.888     ; Rise       ; Clk             ;
;  DRAM_DQ[12] ; Clk        ; 3.681     ; 3.940     ; Rise       ; Clk             ;
;  DRAM_DQ[13] ; Clk        ; 3.654     ; 3.913     ; Rise       ; Clk             ;
;  DRAM_DQ[14] ; Clk        ; 3.508     ; 3.760     ; Rise       ; Clk             ;
;  DRAM_DQ[15] ; Clk        ; 3.659     ; 3.918     ; Rise       ; Clk             ;
;  DRAM_DQ[16] ; Clk        ; 3.660     ; 3.919     ; Rise       ; Clk             ;
;  DRAM_DQ[17] ; Clk        ; 3.649     ; 3.908     ; Rise       ; Clk             ;
;  DRAM_DQ[18] ; Clk        ; 3.664     ; 3.923     ; Rise       ; Clk             ;
;  DRAM_DQ[19] ; Clk        ; 3.656     ; 3.915     ; Rise       ; Clk             ;
;  DRAM_DQ[20] ; Clk        ; 3.656     ; 3.915     ; Rise       ; Clk             ;
;  DRAM_DQ[21] ; Clk        ; 3.627     ; 3.886     ; Rise       ; Clk             ;
;  DRAM_DQ[22] ; Clk        ; 3.660     ; 3.919     ; Rise       ; Clk             ;
;  DRAM_DQ[23] ; Clk        ; 3.654     ; 3.913     ; Rise       ; Clk             ;
;  DRAM_DQ[24] ; Clk        ; 3.659     ; 3.918     ; Rise       ; Clk             ;
;  DRAM_DQ[25] ; Clk        ; 3.685     ; 3.944     ; Rise       ; Clk             ;
;  DRAM_DQ[26] ; Clk        ; 3.685     ; 3.944     ; Rise       ; Clk             ;
;  DRAM_DQ[27] ; Clk        ; 3.685     ; 3.944     ; Rise       ; Clk             ;
;  DRAM_DQ[28] ; Clk        ; 3.683     ; 3.942     ; Rise       ; Clk             ;
;  DRAM_DQ[29] ; Clk        ; 3.683     ; 3.942     ; Rise       ; Clk             ;
;  DRAM_DQ[30] ; Clk        ; 3.683     ; 3.942     ; Rise       ; Clk             ;
;  DRAM_DQ[31] ; Clk        ; 3.689     ; 3.948     ; Rise       ; Clk             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; Clk        ; 3.000     ; 3.247     ; Rise       ; Clk             ;
;  DRAM_DQ[0]  ; Clk        ; 3.133     ; 3.387     ; Rise       ; Clk             ;
;  DRAM_DQ[1]  ; Clk        ; 3.169     ; 3.423     ; Rise       ; Clk             ;
;  DRAM_DQ[2]  ; Clk        ; 3.178     ; 3.432     ; Rise       ; Clk             ;
;  DRAM_DQ[3]  ; Clk        ; 3.153     ; 3.407     ; Rise       ; Clk             ;
;  DRAM_DQ[4]  ; Clk        ; 3.178     ; 3.432     ; Rise       ; Clk             ;
;  DRAM_DQ[5]  ; Clk        ; 3.175     ; 3.429     ; Rise       ; Clk             ;
;  DRAM_DQ[6]  ; Clk        ; 3.175     ; 3.429     ; Rise       ; Clk             ;
;  DRAM_DQ[7]  ; Clk        ; 3.174     ; 3.428     ; Rise       ; Clk             ;
;  DRAM_DQ[8]  ; Clk        ; 3.150     ; 3.404     ; Rise       ; Clk             ;
;  DRAM_DQ[9]  ; Clk        ; 3.150     ; 3.404     ; Rise       ; Clk             ;
;  DRAM_DQ[10] ; Clk        ; 3.172     ; 3.426     ; Rise       ; Clk             ;
;  DRAM_DQ[11] ; Clk        ; 3.121     ; 3.375     ; Rise       ; Clk             ;
;  DRAM_DQ[12] ; Clk        ; 3.172     ; 3.426     ; Rise       ; Clk             ;
;  DRAM_DQ[13] ; Clk        ; 3.145     ; 3.399     ; Rise       ; Clk             ;
;  DRAM_DQ[14] ; Clk        ; 3.000     ; 3.247     ; Rise       ; Clk             ;
;  DRAM_DQ[15] ; Clk        ; 3.150     ; 3.404     ; Rise       ; Clk             ;
;  DRAM_DQ[16] ; Clk        ; 3.151     ; 3.405     ; Rise       ; Clk             ;
;  DRAM_DQ[17] ; Clk        ; 3.141     ; 3.395     ; Rise       ; Clk             ;
;  DRAM_DQ[18] ; Clk        ; 3.156     ; 3.410     ; Rise       ; Clk             ;
;  DRAM_DQ[19] ; Clk        ; 3.148     ; 3.402     ; Rise       ; Clk             ;
;  DRAM_DQ[20] ; Clk        ; 3.148     ; 3.402     ; Rise       ; Clk             ;
;  DRAM_DQ[21] ; Clk        ; 3.120     ; 3.374     ; Rise       ; Clk             ;
;  DRAM_DQ[22] ; Clk        ; 3.151     ; 3.405     ; Rise       ; Clk             ;
;  DRAM_DQ[23] ; Clk        ; 3.146     ; 3.400     ; Rise       ; Clk             ;
;  DRAM_DQ[24] ; Clk        ; 3.150     ; 3.404     ; Rise       ; Clk             ;
;  DRAM_DQ[25] ; Clk        ; 3.175     ; 3.429     ; Rise       ; Clk             ;
;  DRAM_DQ[26] ; Clk        ; 3.175     ; 3.429     ; Rise       ; Clk             ;
;  DRAM_DQ[27] ; Clk        ; 3.175     ; 3.429     ; Rise       ; Clk             ;
;  DRAM_DQ[28] ; Clk        ; 3.174     ; 3.428     ; Rise       ; Clk             ;
;  DRAM_DQ[29] ; Clk        ; 3.174     ; 3.428     ; Rise       ; Clk             ;
;  DRAM_DQ[30] ; Clk        ; 3.174     ; 3.428     ; Rise       ; Clk             ;
;  DRAM_DQ[31] ; Clk        ; 3.180     ; 3.434     ; Rise       ; Clk             ;
+--------------+------------+-----------+-----------+------------+-----------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 13
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 33.964 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                         ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 79.48 MHz  ; 79.48 MHz       ; Clk                 ;      ;
; 171.06 MHz ; 171.06 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; Clk                 ; 7.164  ; 0.000         ;
; altera_reserved_tck ; 47.077 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; Clk                 ; 0.338 ; 0.000         ;
; altera_reserved_tck ; 0.354 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; Clk                 ; 14.281 ; 0.000         ;
; altera_reserved_tck ; 48.633 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.045 ; 0.000         ;
; Clk                 ; 3.838 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; Clk                 ; 9.560  ; 0.000             ;
; altera_reserved_tck ; 49.491 ; 0.000             ;
+---------------------+--------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Clk'                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.164 ; CLOCK_50                                                                                                ; DRAM_CLK                                                                                              ; Clk          ; Clk         ; 10.000       ; 0.000      ; 0.836      ;
; 7.418 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[1]                                                      ; HEX0[5]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.750     ; 7.832      ;
; 7.430 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[0]                                                      ; HEX0[5]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.750     ; 7.820      ;
; 7.438 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[1]                                                      ; HEX0[1]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.750     ; 7.812      ;
; 7.460 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[0]                                                      ; HEX0[1]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.750     ; 7.790      ;
; 7.461 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[3]                                                      ; HEX0[5]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.750     ; 7.789      ;
; 7.477 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[3]                                                      ; HEX0[1]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.750     ; 7.773      ;
; 7.604 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[26]                                                     ; HEX6[5]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.718     ; 7.678      ;
; 7.648 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[25]                                                     ; HEX6[5]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.718     ; 7.634      ;
; 7.675 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[20]                                                     ; HEX5[1]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.743     ; 7.582      ;
; 7.676 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[21]                                                     ; HEX5[1]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.743     ; 7.581      ;
; 7.698 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[21]                                                     ; HEX5[5]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.743     ; 7.559      ;
; 7.724 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[2]                                                      ; HEX0[5]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.750     ; 7.526      ;
; 7.736 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[2]                                                      ; HEX0[1]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.750     ; 7.514      ;
; 7.743 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[20]                                                     ; HEX5[5]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.743     ; 7.514      ;
; 7.795 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[24]                                                     ; HEX6[5]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.718     ; 7.487      ;
; 7.810 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[27]                                                     ; HEX6[5]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.718     ; 7.472      ;
; 7.824 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[23]                                                     ; HEX5[1]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.743     ; 7.433      ;
; 7.834 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[23]                                                     ; HEX5[5]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.743     ; 7.423      ;
; 7.856 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[19]                                                     ; HEX4[6]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.750     ; 7.394      ;
; 7.875 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[17]                                                     ; HEX4[6]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.750     ; 7.375      ;
; 7.881 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[23]                                                     ; HEX5[4]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.743     ; 7.376      ;
; 7.953 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[22]                                                     ; HEX5[5]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.743     ; 7.304      ;
; 7.956 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[20]                                                     ; HEX5[4]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.743     ; 7.301      ;
; 7.986 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[15]                                                     ; HEX3[2]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.750     ; 7.264      ;
; 7.993 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[16]                                                     ; HEX4[6]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.750     ; 7.257      ;
; 8.001 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[22]                                                     ; HEX5[1]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.743     ; 7.256      ;
; 8.093 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[18]                                                     ; HEX4[6]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.750     ; 7.157      ;
; 8.109 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[13]                                                     ; HEX3[2]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.750     ; 7.141      ;
; 8.150 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[21]                                                     ; HEX5[4]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.743     ; 7.107      ;
; 8.184 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[12]                                                     ; HEX3[2]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.750     ; 7.066      ;
; 8.244 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[20]                                                     ; HEX5[3]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.743     ; 7.013      ;
; 8.245 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[23]                                                     ; HEX5[3]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.743     ; 7.012      ;
; 8.291 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[14]                                                     ; HEX3[2]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.750     ; 6.959      ;
; 8.297 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[22]                                                     ; HEX5[4]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.743     ; 6.960      ;
; 8.469 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[5]                                                      ; HEX1[5]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.757     ; 6.774      ;
; 8.510 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[7]                                                      ; HEX1[5]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.757     ; 6.733      ;
; 8.525 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[28]                                                     ; HEX7[3]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.742     ; 6.733      ;
; 8.546 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[22]                                                     ; HEX5[3]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.743     ; 6.711      ;
; 8.602 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[19]                                                     ; HEX4[2]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.750     ; 6.648      ;
; 8.632 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[6]                                                      ; HEX1[5]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.757     ; 6.611      ;
; 8.658 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[30]                                                     ; HEX7[3]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.742     ; 6.600      ;
; 8.676 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[21]                                                     ; HEX5[3]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.743     ; 6.581      ;
; 8.701 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[1]                                                      ; HEX0[6]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.750     ; 6.549      ;
; 8.709 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[27]                                                     ; HEX6[4]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.718     ; 6.573      ;
; 8.710 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[17]                                                     ; HEX4[2]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.750     ; 6.540      ;
; 8.717 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[2]                                                      ; HEX0[6]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.750     ; 6.533      ;
; 8.743 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[3]                                                      ; HEX0[6]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.750     ; 6.507      ;
; 8.757 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[11]                                                     ; HEX2[2]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.739     ; 6.504      ;
; 8.781 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[25]                                                     ; HEX6[4]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.718     ; 6.501      ;
; 8.788 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[4]                                                      ; HEX1[5]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.757     ; 6.455      ;
; 8.801 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[19]                                                     ; HEX4[5]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.750     ; 6.449      ;
; 8.813 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[16]                                                     ; HEX4[2]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.750     ; 6.437      ;
; 8.849 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[11]                                                     ; HEX2[5]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.739     ; 6.412      ;
; 8.851 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[31]                                                     ; HEX7[3]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.742     ; 6.407      ;
; 8.857 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[5]                                                      ; HEX1[6]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.757     ; 6.386      ;
; 8.860 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[17]                                                     ; HEX4[5]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.750     ; 6.390      ;
; 8.884 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[6]                                                      ; HEX1[6]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.757     ; 6.359      ;
; 8.898 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[10]                                                     ; HEX2[2]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.739     ; 6.363      ;
; 8.915 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[18]                                                     ; HEX4[2]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.750     ; 6.335      ;
; 8.944 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[24]                                                     ; HEX6[4]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.718     ; 6.338      ;
; 8.951 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[29]                                                     ; HEX7[3]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.742     ; 6.307      ;
; 8.985 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[20]                                                     ; HEX5[6]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.743     ; 6.272      ;
; 8.986 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[10]                                                     ; HEX2[5]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.739     ; 6.275      ;
; 8.989 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[9]                                                      ; HEX2[2]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.739     ; 6.272      ;
; 8.989 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[21]                                                     ; HEX5[6]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.743     ; 6.268      ;
; 8.993 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[0]                                                      ; HEX0[6]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.750     ; 6.257      ;
; 9.024 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[9]                                                      ; HEX2[5]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.739     ; 6.237      ;
; 9.068 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[16]                                                     ; HEX4[5]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.750     ; 6.182      ;
; 9.072 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[26]                                                     ; HEX6[2]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.718     ; 6.210      ;
; 9.100 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_alu_result[13] ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|E_valid_from_R ; Clk          ; Clk         ; 20.000       ; -0.087     ; 10.832     ;
; 9.110 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_alu_result[13] ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_valid        ; Clk          ; Clk         ; 20.000       ; -0.087     ; 10.822     ;
; 9.111 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[18]                                                     ; HEX4[5]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.750     ; 6.139      ;
; 9.112 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[28]                                                     ; HEX7[5]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.742     ; 6.146      ;
; 9.155 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[21]                                                     ; HEX5[0]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.743     ; 6.102      ;
; 9.170 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[25]                                                     ; HEX6[2]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.718     ; 6.112      ;
; 9.176 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_alu_result[14] ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|E_valid_from_R ; Clk          ; Clk         ; 20.000       ; -0.087     ; 10.756     ;
; 9.180 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[15]                                                     ; HEX3[4]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.750     ; 6.070      ;
; 9.180 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[4]                                                      ; HEX1[6]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.757     ; 6.063      ;
; 9.181 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[11]                                                     ; HEX2[1]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.739     ; 6.080      ;
; 9.186 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_alu_result[14] ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_valid        ; Clk          ; Clk         ; 20.000       ; -0.087     ; 10.746     ;
; 9.189 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[30]                                                     ; HEX7[5]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.742     ; 6.069      ;
; 9.191 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[26]                                                     ; HEX6[4]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.718     ; 6.091      ;
; 9.192 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[15]                                                     ; HEX3[3]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.750     ; 6.058      ;
; 9.192 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[8]                                                      ; HEX2[2]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.739     ; 6.069      ;
; 9.193 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[11]                                                     ; HEX2[4]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.739     ; 6.068      ;
; 9.200 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[13]                                                     ; HEX3[4]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.750     ; 6.050      ;
; 9.214 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[11]                                                     ; HEX2[3]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.739     ; 6.047      ;
; 9.219 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[12]                                                     ; HEX3[3]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.750     ; 6.031      ;
; 9.223 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[20]                                                     ; HEX5[0]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.743     ; 6.034      ;
; 9.247 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[22]                                                     ; HEX5[6]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.743     ; 6.010      ;
; 9.247 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[24]                                                     ; HEX6[2]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.718     ; 6.035      ;
; 9.267 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[7]                                                      ; HEX1[6]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.757     ; 5.976      ;
; 9.279 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[27]                                                     ; HEX6[2]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.718     ; 6.003      ;
; 9.281 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[15]                                                     ; HEX3[0]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.750     ; 5.969      ;
; 9.298 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[9]                                                      ; HEX2[4]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.739     ; 5.963      ;
; 9.301 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[0]                                                      ; HEX0[3]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.750     ; 5.949      ;
; 9.306 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[28]                                                     ; HEX7[4]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.742     ; 5.952      ;
; 9.319 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[3]                                                      ; HEX0[3]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.750     ; 5.931      ;
; 9.331 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[0]                                                      ; HEX0[4]                                                                                               ; Clk          ; Clk         ; 20.000       ; -2.750     ; 5.919      ;
+-------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.077 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.219      ; 3.161      ;
; 47.141 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 3.113      ;
; 47.178 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 3.067      ;
; 47.474 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.233      ; 2.778      ;
; 47.776 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.233      ; 2.476      ;
; 47.873 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 2.372      ;
; 47.882 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 2.363      ;
; 47.920 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 2.325      ;
; 47.996 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 2.249      ;
; 48.139 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 2.120      ;
; 48.201 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 2.058      ;
; 48.323 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 1.922      ;
; 95.636 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.296      ;
; 95.636 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.296      ;
; 95.636 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.296      ;
; 95.636 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.296      ;
; 95.636 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.296      ;
; 95.636 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.296      ;
; 95.636 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.296      ;
; 95.636 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.296      ;
; 95.636 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.296      ;
; 95.636 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.296      ;
; 95.636 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.296      ;
; 95.776 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.170      ;
; 95.776 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.170      ;
; 95.776 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.170      ;
; 95.776 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.170      ;
; 95.776 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.170      ;
; 95.776 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.170      ;
; 95.776 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.170      ;
; 95.776 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.170      ;
; 95.776 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.170      ;
; 95.776 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.170      ;
; 95.776 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.170      ;
; 95.948 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.986      ;
; 95.948 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.986      ;
; 95.948 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.986      ;
; 95.948 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.986      ;
; 95.948 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.986      ;
; 95.948 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.986      ;
; 95.948 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 3.986      ;
; 95.968 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.978      ;
; 95.968 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.978      ;
; 95.968 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.978      ;
; 95.968 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.978      ;
; 95.968 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                          ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.972      ;
; 95.981 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.965      ;
; 95.981 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.965      ;
; 95.981 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.965      ;
; 95.981 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.965      ;
; 96.045 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                          ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.895      ;
; 96.052 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.894      ;
; 96.052 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.894      ;
; 96.052 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.894      ;
; 96.052 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.894      ;
; 96.052 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.894      ;
; 96.052 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.894      ;
; 96.052 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.894      ;
; 96.052 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.894      ;
; 96.052 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.894      ;
; 96.052 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.894      ;
; 96.052 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.894      ;
; 96.082 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.864      ;
; 96.082 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.864      ;
; 96.082 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.864      ;
; 96.082 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.864      ;
; 96.082 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.864      ;
; 96.082 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.864      ;
; 96.082 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.864      ;
; 96.082 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.864      ;
; 96.082 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.864      ;
; 96.082 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.864      ;
; 96.082 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.864      ;
; 96.100 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.848      ;
; 96.100 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.848      ;
; 96.100 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.848      ;
; 96.100 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.848      ;
; 96.100 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.848      ;
; 96.100 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.848      ;
; 96.100 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.848      ;
; 96.160 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.771      ;
; 96.186 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.745      ;
; 96.297 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.656      ;
; 96.297 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.656      ;
; 96.297 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.656      ;
; 96.297 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.656      ;
; 96.310 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.643      ;
; 96.310 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.643      ;
; 96.310 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.643      ;
; 96.310 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.643      ;
; 96.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.633      ;
; 96.328 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                          ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.618      ;
; 96.338 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.607      ;
; 96.364 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.584      ;
; 96.364 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.584      ;
; 96.364 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.584      ;
; 96.364 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.584      ;
; 96.364 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.584      ;
; 96.364 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.584      ;
; 96.364 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.584      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.338 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                                                 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                                                                              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                                                  ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.088      ; 0.597      ;
; 0.339 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|i_read                                                                                                                                                                                                                         ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|i_read                                                                                                                                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.087      ; 0.597      ;
; 0.352 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                       ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                                                          ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                                          ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                                                                               ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                                                                                ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                                          ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                                          ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                          ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.597      ;
; 0.353 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                       ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                                          ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_count[1]                                                                                                                                                                                                                                                                 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_count[1]                                                                                                                                                                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_count[0]                                                                                                                                                                                                                                                                 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_count[0]                                                                                                                                                                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                                          ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entries[1]                                                                                                                                                                                         ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entries[1]                                                                                                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entries[0]                                                                                                                                                                                         ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entries[0]                                                                                                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                  ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                     ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                          ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                          ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|wr_address                                                                                                                                                                                         ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|wr_address                                                                                                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][105]                                                                                                                                                                                          ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][105]                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|d_write                                                                                                                                                                                                                        ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|d_write                                                                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                         ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|d_read                                                                                                                                                                                                                         ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|d_read                                                                                                                                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                            ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                           ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                        ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                     ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                     ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                     ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|hbreak_pending                                                                                                                                                                                                                 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|hbreak_pending                                                                                                                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug|jtag_break                                                 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug|jtag_break                                                  ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug|break_on_reset                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug|break_on_reset                                              ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug|resetlatch                                                 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug|resetlatch                                                  ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                               ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                   ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                    ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                                                        ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address                                                                                                                                                                                         ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address                                                                                                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                   ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                    ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                   ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                    ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|refresh_request                                                                                                                                                                                                                                                            ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|refresh_request                                                                                                                                                                                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|init_done                                                                                                                                                                                                                                                                  ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|init_done                                                                                                                                                                                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                   ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                    ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                                 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_state.000                                                                                                                                                                                                                                                                ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_state.000                                                                                                                                                                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_state.101                                                                                                                                                                                                                                                                ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_state.101                                                                                                                                                                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_count[2]                                                                                                                                                                                                                                                                 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_count[2]                                                                                                                                                                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_next.101                                                                                                                                                                                                                                                                 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_next.101                                                                                                                                                                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_next.000                                                                                                                                                                                                                                                                 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_next.000                                                                                                                                                                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                                                  ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                                                  ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                                                  ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:lab9_qsystem|lab9_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                         ; lab9_soc:lab9_qsystem|lab9_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                        ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|write                                                                                                                                              ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|write                                                                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aes_s1_translator|wait_latency_counter[1]                                                                                                                                                                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aes_s1_translator|wait_latency_counter[1]                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                            ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                            ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                     ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                               ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                               ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                       ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                         ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_single_step_mode                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_single_step_mode                                      ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab9_soc_nios2_qsys_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab9_soc_nios2_qsys_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                      ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab9_soc_nios2_qsys_0_cpu_nios2_ocimem|jtag_rd                                                          ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab9_soc_nios2_qsys_0_cpu_nios2_ocimem|jtag_rd                                                           ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug|monitor_error                                              ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug|monitor_error                                               ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab9_soc_nios2_qsys_0_cpu_nios2_ocimem|jtag_ram_wr                                                      ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab9_soc_nios2_qsys_0_cpu_nios2_ocimem|jtag_ram_wr                                                       ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                       ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[10]                                          ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[10]                                           ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                         ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug|monitor_go                                                 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug|monitor_go                                                  ; Clk          ; Clk         ; 0.000        ; 0.070      ; 0.597      ;
; 0.363 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                                                                                                          ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.608      ;
; 0.365 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                           ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                       ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.608      ;
; 0.366 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aes_s1_translator|wait_latency_counter[0]                                                                                                                                                                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aes_s1_translator|wait_latency_counter[0]                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.608      ;
; 0.419 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|write                                                                                                                                              ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab9_soc_nios2_qsys_0_cpu_nios2_ocimem|waitrequest                                                       ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.661      ;
; 0.493 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                                                                                                                      ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|rd_valid[0]                                                                                                                                                                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.735      ;
; 0.508 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.751      ;
; 0.510 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[10]                                                                                                                                                         ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|D_iw[10]                                                                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.072      ; 0.753      ;
; 0.512 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address                                                                                                                                                                                         ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|active_addr[4]                                                                                                                                                                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.754      ;
; 0.532 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                    ; Clk          ; Clk         ; 0.000        ; 0.088      ; 0.791      ;
; 0.532 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                ; Clk          ; Clk         ; 0.000        ; 0.087      ; 0.790      ;
; 0.539 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                               ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.087      ; 0.797      ;
; 0.543 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                            ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.071      ; 0.785      ;
; 0.546 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[17]                                                                                                                                                                                        ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|active_data[17]                                                                                                                                                                                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.791      ;
; 0.547 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.792      ;
; 0.547 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                ; Clk          ; Clk         ; 0.000        ; 0.074      ; 0.792      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.365 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.623      ;
; 0.384 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.642      ;
; 0.384 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.642      ;
; 0.386 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.629      ;
; 0.387 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.645      ;
; 0.388 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.631      ;
; 0.394 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.637      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.643      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.645      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[30]                                                       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.413 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.655      ;
; 0.416 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[29]                                                       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.658      ;
; 0.417 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[4]                                                        ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.418 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[2]                                                        ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.419 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[20]                                                       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.661      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.679      ;
; 0.441 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.683      ;
; 0.512 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[12]                                                       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.755      ;
; 0.513 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[10]                                                       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.756      ;
; 0.514 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.757      ;
; 0.528 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[27]                                                       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.770      ;
; 0.531 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.773      ;
; 0.544 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.787      ;
; 0.549 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.792      ;
; 0.550 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.793      ;
; 0.550 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.793      ;
; 0.554 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.812      ;
; 0.554 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[3]                                                        ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.796      ;
; 0.555 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.798      ;
; 0.557 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.800      ;
; 0.558 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.801      ;
; 0.558 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.801      ;
; 0.558 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.801      ;
; 0.562 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.804      ;
; 0.564 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.806      ;
; 0.568 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.810      ;
; 0.569 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.812      ;
; 0.571 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.813      ;
; 0.577 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.819      ;
; 0.582 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.825      ;
; 0.582 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.824      ;
; 0.583 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.825      ;
; 0.584 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.826      ;
; 0.586 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[16]                                                       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.828      ;
; 0.589 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.831      ;
; 0.590 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[21]                                                       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.832      ;
; 0.591 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.833      ;
; 0.592 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[34]                                                       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.834      ;
; 0.593 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[11]                                                       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.836      ;
; 0.594 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[13]                                                       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.837      ;
; 0.596 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.838      ;
; 0.596 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[23]                                                       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.838      ;
; 0.603 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[26]                                                       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.845      ;
; 0.604 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[18]                                                       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.846      ;
; 0.605 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[6]                                                        ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.847      ;
; 0.606 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[5]                                                        ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.848      ;
; 0.607 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[19]                                                       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.849      ;
; 0.608 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.850      ;
; 0.609 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.851      ;
; 0.610 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[33]                                                       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.852      ;
; 0.611 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[7]                                                        ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.853      ;
; 0.612 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.855      ;
; 0.614 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.857      ;
; 0.615 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.857      ;
; 0.616 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.858      ;
; 0.618 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.861      ;
; 0.619 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.861      ;
; 0.620 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.862      ;
; 0.621 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.864      ;
; 0.622 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.864      ;
; 0.623 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.865      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Clk'                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                           ; To Node                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.281 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[19]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.230     ; 5.389      ;
; 14.281 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[20]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.230     ; 5.389      ;
; 14.282 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[16]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.226     ; 5.392      ;
; 14.282 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[17]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.237     ; 5.381      ;
; 14.282 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[22]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.226     ; 5.392      ;
; 14.283 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[21]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.258     ; 5.359      ;
; 14.297 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[18]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.221     ; 5.382      ;
; 14.297 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[23]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.233     ; 5.370      ;
; 14.300 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[12]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.187     ; 5.413      ;
; 14.300 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[10]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.187     ; 5.413      ;
; 14.300 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[7]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.183     ; 5.417      ;
; 14.300 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[28]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.183     ; 5.417      ;
; 14.300 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[30]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.183     ; 5.417      ;
; 14.300 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[31]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.180     ; 5.420      ;
; 14.301 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[13]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.214     ; 5.385      ;
; 14.301 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[25]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.182     ; 5.417      ;
; 14.301 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[26]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.182     ; 5.417      ;
; 14.301 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[27]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.182     ; 5.417      ;
; 14.301 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[29]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.185     ; 5.414      ;
; 14.301 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[1]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.191     ; 5.408      ;
; 14.302 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[14]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.226     ; 5.372      ;
; 14.302 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[3]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.204     ; 5.394      ;
; 14.302 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[11]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.239     ; 5.359      ;
; 14.302 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[0]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.226     ; 5.372      ;
; 14.314 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_dqm[3]                                                                                                                               ; Clk          ; Clk         ; 20.000       ; -0.112     ; 5.483      ;
; 14.314 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[20]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.123     ; 5.472      ;
; 14.314 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[19]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.123     ; 5.472      ;
; 14.314 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_addr[3]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.112     ; 5.483      ;
; 14.315 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_dqm[2]                                                                                                                               ; Clk          ; Clk         ; 20.000       ; -0.130     ; 5.464      ;
; 14.315 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[22]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.119     ; 5.475      ;
; 14.315 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[17]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.130     ; 5.464      ;
; 14.315 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[16]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.119     ; 5.475      ;
; 14.316 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[21]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.151     ; 5.442      ;
; 14.316 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[2]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.180     ; 5.404      ;
; 14.316 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[5]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.184     ; 5.400      ;
; 14.316 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[6]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.184     ; 5.400      ;
; 14.316 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[4]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.180     ; 5.404      ;
; 14.317 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[15]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.209     ; 5.374      ;
; 14.317 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[8]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.209     ; 5.374      ;
; 14.317 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[9]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.209     ; 5.374      ;
; 14.317 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[24]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.209     ; 5.374      ;
; 14.321 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105] ; Clk          ; Clk         ; 20.000       ; -0.075     ; 5.623      ;
; 14.321 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]  ; Clk          ; Clk         ; 20.000       ; -0.075     ; 5.623      ;
; 14.321 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]  ; Clk          ; Clk         ; 20.000       ; -0.073     ; 5.625      ;
; 14.321 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]  ; Clk          ; Clk         ; 20.000       ; -0.075     ; 5.623      ;
; 14.321 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]  ; Clk          ; Clk         ; 20.000       ; -0.075     ; 5.623      ;
; 14.321 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]  ; Clk          ; Clk         ; 20.000       ; -0.075     ; 5.623      ;
; 14.321 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]  ; Clk          ; Clk         ; 20.000       ; -0.075     ; 5.623      ;
; 14.321 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]  ; Clk          ; Clk         ; 20.000       ; -0.075     ; 5.623      ;
; 14.321 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]  ; Clk          ; Clk         ; 20.000       ; -0.073     ; 5.625      ;
; 14.321 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]   ; Clk          ; Clk         ; 20.000       ; -0.075     ; 5.623      ;
; 14.330 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[23]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.126     ; 5.453      ;
; 14.330 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[18]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.114     ; 5.465      ;
; 14.333 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_dqm[0]                                                                                                                               ; Clk          ; Clk         ; 20.000       ; -0.073     ; 5.503      ;
; 14.333 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[31]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.073     ; 5.503      ;
; 14.333 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[30]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.076     ; 5.500      ;
; 14.333 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[28]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.076     ; 5.500      ;
; 14.333 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[12]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.080     ; 5.496      ;
; 14.333 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[10]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.080     ; 5.496      ;
; 14.333 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[7]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.076     ; 5.500      ;
; 14.333 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_addr[0]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.076     ; 5.500      ;
; 14.333 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_bank[1]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.077     ; 5.499      ;
; 14.334 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[29]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.078     ; 5.497      ;
; 14.334 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[27]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.075     ; 5.500      ;
; 14.334 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[26]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.075     ; 5.500      ;
; 14.334 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[25]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.075     ; 5.500      ;
; 14.334 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[13]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.107     ; 5.468      ;
; 14.334 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[1]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.084     ; 5.491      ;
; 14.334 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_addr[5]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.107     ; 5.468      ;
; 14.334 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_addr[12]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.107     ; 5.468      ;
; 14.334 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_addr[11]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.102     ; 5.473      ;
; 14.334 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_addr[10]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.078     ; 5.497      ;
; 14.335 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_dqm[1]                                                                                                                               ; Clk          ; Clk         ; 20.000       ; -0.125     ; 5.449      ;
; 14.335 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[14]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.119     ; 5.455      ;
; 14.335 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[11]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.132     ; 5.442      ;
; 14.335 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[3]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.097     ; 5.477      ;
; 14.335 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[0]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.119     ; 5.455      ;
; 14.335 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_addr[9]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.119     ; 5.455      ;
; 14.335 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_addr[8]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.113     ; 5.461      ;
; 14.335 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_addr[6]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.113     ; 5.461      ;
; 14.335 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_addr[4]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.132     ; 5.442      ;
; 14.335 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_addr[1]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.132     ; 5.442      ;
; 14.336 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_addr[2]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.139     ; 5.434      ;
; 14.336 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_bank[0]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.139     ; 5.434      ;
; 14.349 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[6]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.077     ; 5.483      ;
; 14.349 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[5]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.077     ; 5.483      ;
; 14.349 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[4]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.073     ; 5.487      ;
; 14.349 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[2]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.073     ; 5.487      ;
; 14.350 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[24]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.102     ; 5.457      ;
; 14.350 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[15]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.102     ; 5.457      ;
; 14.350 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[9]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.102     ; 5.457      ;
; 14.350 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[8]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.102     ; 5.457      ;
; 14.350 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_addr[7]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.097     ; 5.462      ;
; 14.352 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]  ; Clk          ; Clk         ; 20.000       ; -0.081     ; 5.586      ;
; 14.352 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]  ; Clk          ; Clk         ; 20.000       ; -0.081     ; 5.586      ;
; 14.352 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]  ; Clk          ; Clk         ; 20.000       ; -0.081     ; 5.586      ;
; 14.352 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]  ; Clk          ; Clk         ; 20.000       ; -0.081     ; 5.586      ;
; 14.352 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]  ; Clk          ; Clk         ; 20.000       ; -0.081     ; 5.586      ;
; 14.352 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]  ; Clk          ; Clk         ; 20.000       ; -0.081     ; 5.586      ;
; 14.352 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]  ; Clk          ; Clk         ; 20.000       ; -0.081     ; 5.586      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.633 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.233      ; 1.619      ;
; 97.736 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.198      ;
; 98.032 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.929      ;
; 98.032 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.929      ;
; 98.032 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.929      ;
; 98.032 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.929      ;
; 98.032 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.929      ;
; 98.032 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.929      ;
; 98.032 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.929      ;
; 98.032 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.929      ;
; 98.032 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.929      ;
; 98.032 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.929      ;
; 98.032 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.929      ;
; 98.032 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.929      ;
; 98.287 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.660      ;
; 98.287 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.660      ;
; 98.287 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.660      ;
; 98.289 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.665      ;
; 98.289 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.665      ;
; 98.296 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.659      ;
; 98.296 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.659      ;
; 98.296 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.659      ;
; 98.568 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.381      ;
; 98.568 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.381      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.045  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.288      ;
; 1.045  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.288      ;
; 1.323  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.572      ;
; 1.323  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.572      ;
; 1.326  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.575      ;
; 1.326  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.575      ;
; 1.326  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.575      ;
; 1.334  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.576      ;
; 1.334  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.576      ;
; 1.334  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.576      ;
; 1.519  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.776      ;
; 1.519  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.776      ;
; 1.519  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.776      ;
; 1.519  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.776      ;
; 1.519  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.776      ;
; 1.519  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.776      ;
; 1.519  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.776      ;
; 1.519  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.776      ;
; 1.519  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.776      ;
; 1.519  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.776      ;
; 1.519  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.776      ;
; 1.519  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.776      ;
; 1.771  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.000      ;
; 50.984 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.380      ; 1.535      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Clk'                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                           ; To Node                                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.838 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                    ; Clk          ; Clk         ; 0.000        ; 0.499      ; 4.508      ;
; 3.838 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                    ; Clk          ; Clk         ; 0.000        ; 0.499      ; 4.508      ;
; 3.838 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                    ; Clk          ; Clk         ; 0.000        ; 0.499      ; 4.508      ;
; 3.838 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                    ; Clk          ; Clk         ; 0.000        ; 0.499      ; 4.508      ;
; 3.838 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                    ; Clk          ; Clk         ; 0.000        ; 0.499      ; 4.508      ;
; 3.838 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                    ; Clk          ; Clk         ; 0.000        ; 0.499      ; 4.508      ;
; 3.838 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                    ; Clk          ; Clk         ; 0.000        ; 0.499      ; 4.508      ;
; 3.838 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                    ; Clk          ; Clk         ; 0.000        ; 0.499      ; 4.508      ;
; 3.840 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                             ; Clk          ; Clk         ; 0.000        ; 0.479      ; 4.490      ;
; 3.840 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                   ; Clk          ; Clk         ; 0.000        ; 0.479      ; 4.490      ;
; 3.840 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                ; Clk          ; Clk         ; 0.000        ; 0.479      ; 4.490      ;
; 3.840 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                    ; Clk          ; Clk         ; 0.000        ; 0.479      ; 4.490      ;
; 3.840 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]     ; Clk          ; Clk         ; 0.000        ; 0.479      ; 4.490      ;
; 3.865 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                                                             ; Clk          ; Clk         ; 0.000        ; 0.463      ; 4.499      ;
; 3.865 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; Clk          ; Clk         ; 0.000        ; 0.463      ; 4.499      ;
; 3.865 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|D_valid                                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.463      ; 4.499      ;
; 3.865 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|i_read                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.463      ; 4.499      ;
; 3.865 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; Clk          ; Clk         ; 0.000        ; 0.463      ; 4.499      ;
; 3.865 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; Clk          ; Clk         ; 0.000        ; 0.463      ; 4.499      ;
; 3.865 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; Clk          ; Clk         ; 0.000        ; 0.463      ; 4.499      ;
; 3.865 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                     ; Clk          ; Clk         ; 0.000        ; 0.463      ; 4.499      ;
; 3.872 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                     ; Clk          ; Clk         ; 0.000        ; 0.460      ; 4.503      ;
; 3.872 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                    ; Clk          ; Clk         ; 0.000        ; 0.460      ; 4.503      ;
; 3.872 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                    ; Clk          ; Clk         ; 0.000        ; 0.460      ; 4.503      ;
; 3.872 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                    ; Clk          ; Clk         ; 0.000        ; 0.460      ; 4.503      ;
; 3.873 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aes_s1_translator|av_readdata_pre[0]                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.461      ; 4.505      ;
; 3.873 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aes_s1_translator|av_readdata_pre[21]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.461      ; 4.505      ;
; 3.873 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[21]                                                           ; Clk          ; Clk         ; 0.000        ; 0.461      ; 4.505      ;
; 3.873 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[20]                                                           ; Clk          ; Clk         ; 0.000        ; 0.461      ; 4.505      ;
; 3.873 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                    ; Clk          ; Clk         ; 0.000        ; 0.461      ; 4.505      ;
; 3.873 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                    ; Clk          ; Clk         ; 0.000        ; 0.461      ; 4.505      ;
; 3.873 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                    ; Clk          ; Clk         ; 0.000        ; 0.461      ; 4.505      ;
; 3.873 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                    ; Clk          ; Clk         ; 0.000        ; 0.461      ; 4.505      ;
; 3.873 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                    ; Clk          ; Clk         ; 0.000        ; 0.461      ; 4.505      ;
; 4.233 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                    ; Clk          ; Clk         ; 0.000        ; 0.476      ; 4.880      ;
; 4.233 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                    ; Clk          ; Clk         ; 0.000        ; 0.476      ; 4.880      ;
; 4.233 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                    ; Clk          ; Clk         ; 0.000        ; 0.476      ; 4.880      ;
; 4.233 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                    ; Clk          ; Clk         ; 0.000        ; 0.476      ; 4.880      ;
; 4.233 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                    ; Clk          ; Clk         ; 0.000        ; 0.476      ; 4.880      ;
; 4.233 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                    ; Clk          ; Clk         ; 0.000        ; 0.476      ; 4.880      ;
; 4.233 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                    ; Clk          ; Clk         ; 0.000        ; 0.476      ; 4.880      ;
; 4.233 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                    ; Clk          ; Clk         ; 0.000        ; 0.476      ; 4.880      ;
; 4.234 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                    ; Clk          ; Clk         ; 0.000        ; 0.483      ; 4.888      ;
; 4.234 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                    ; Clk          ; Clk         ; 0.000        ; 0.483      ; 4.888      ;
; 4.234 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                    ; Clk          ; Clk         ; 0.000        ; 0.483      ; 4.888      ;
; 4.234 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                    ; Clk          ; Clk         ; 0.000        ; 0.483      ; 4.888      ;
; 4.234 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]                                    ; Clk          ; Clk         ; 0.000        ; 0.483      ; 4.888      ;
; 4.234 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                    ; Clk          ; Clk         ; 0.000        ; 0.483      ; 4.888      ;
; 4.234 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                    ; Clk          ; Clk         ; 0.000        ; 0.483      ; 4.888      ;
; 4.234 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                    ; Clk          ; Clk         ; 0.000        ; 0.483      ; 4.888      ;
; 4.234 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                    ; Clk          ; Clk         ; 0.000        ; 0.483      ; 4.888      ;
; 4.234 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                    ; Clk          ; Clk         ; 0.000        ; 0.483      ; 4.888      ;
; 4.234 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                    ; Clk          ; Clk         ; 0.000        ; 0.483      ; 4.888      ;
; 4.234 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                    ; Clk          ; Clk         ; 0.000        ; 0.483      ; 4.888      ;
; 4.234 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                    ; Clk          ; Clk         ; 0.000        ; 0.483      ; 4.888      ;
; 4.238 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                    ; Clk          ; Clk         ; 0.000        ; 0.483      ; 4.892      ;
; 4.240 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                   ; Clk          ; Clk         ; 0.000        ; 0.451      ; 4.862      ;
; 4.240 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                    ; Clk          ; Clk         ; 0.000        ; 0.451      ; 4.862      ;
; 4.240 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                        ; Clk          ; Clk         ; 0.000        ; 0.451      ; 4.862      ;
; 4.240 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                    ; Clk          ; Clk         ; 0.000        ; 0.451      ; 4.862      ;
; 4.240 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                    ; Clk          ; Clk         ; 0.000        ; 0.451      ; 4.862      ;
; 4.261 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_alu_result[13]                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.087      ; 4.519      ;
; 4.261 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_alu_result[14]                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.087      ; 4.519      ;
; 4.261 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_alu_result[16]                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.087      ; 4.519      ;
; 4.261 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_alu_result[29]                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.089      ; 4.521      ;
; 4.261 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_alu_result[1]                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.089      ; 4.521      ;
; 4.261 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_alu_result[0]                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.089      ; 4.521      ;
; 4.261 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_alu_result[31]                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.089      ; 4.521      ;
; 4.261 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_alu_result[15]                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.087      ; 4.519      ;
; 4.261 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|d_byteenable[0]                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.089      ; 4.521      ;
; 4.261 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|d_byteenable[3]                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.089      ; 4.521      ;
; 4.261 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|d_byteenable[1]                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.089      ; 4.521      ;
; 4.261 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|d_byteenable[2]                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.089      ; 4.521      ;
; 4.261 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_cnt[4]                                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.088      ; 4.520      ;
; 4.261 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_cnt[3]                                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.088      ; 4.520      ;
; 4.261 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_cnt[2]                                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.088      ; 4.520      ;
; 4.261 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_cnt[1]                                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.088      ; 4.520      ;
; 4.261 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|E_shift_rot_cnt[0]                                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.088      ; 4.520      ;
; 4.261 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|E_src2[5]                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.087      ; 4.519      ;
; 4.262 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|av_ld_byte1_data[7]                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.079      ; 4.512      ;
; 4.262 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|av_ld_byte0_data[7]                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.078      ; 4.511      ;
; 4.262 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|av_ld_byte3_data[2]                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.080      ; 4.513      ;
; 4.262 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|av_ld_byte0_data[1]                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.078      ; 4.511      ;
; 4.262 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aes_s1_translator|av_readdata_pre[2]                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.079      ; 4.512      ;
; 4.262 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aes_s1_translator|av_readdata_pre[26]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.079      ; 4.512      ;
; 4.262 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aes_s1_translator|av_readdata_pre[31]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.079      ; 4.512      ;
; 4.262 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_alu_result[25]                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.082      ; 4.515      ;
; 4.262 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_alu_result[26]                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.082      ; 4.515      ;
; 4.262 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_alu_result[12]                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.082      ; 4.515      ;
; 4.262 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_alu_result[4]                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.082      ; 4.515      ;
; 4.262 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_alu_result[27]                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.082      ; 4.515      ;
; 4.262 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_alu_result[28]                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.082      ; 4.515      ;
; 4.262 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_alu_result[2]                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.082      ; 4.515      ;
; 4.262 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_alu_result[9]                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.082      ; 4.515      ;
; 4.262 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_alu_result[10]                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.082      ; 4.515      ;
; 4.262 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_alu_result[11]                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.082      ; 4.515      ;
; 4.262 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_alu_result[3]                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.082      ; 4.515      ;
; 4.262 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|d_writedata[8]                                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.086      ; 4.519      ;
; 4.262 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|d_writedata[9]                                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.086      ; 4.519      ;
; 4.262 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|d_writedata[10]                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.086      ; 4.519      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.560 ; 9.793        ; 0.233          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_register_bank_a_module:lab9_soc_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                           ;
; 9.560 ; 9.793        ; 0.233          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_register_bank_b_module:lab9_soc_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                           ;
; 9.561 ; 9.794        ; 0.233          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab9_soc_nios2_qsys_0_cpu_nios2_ocimem|lab9_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.561 ; 9.794        ; 0.233          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab9_soc_nios2_qsys_0_cpu_nios2_ocimem|lab9_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.561 ; 9.794        ; 0.233          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab9_soc_nios2_qsys_0_cpu_nios2_ocimem|lab9_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.561 ; 9.794        ; 0.233          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab9_soc_nios2_qsys_0_cpu_nios2_ocimem|lab9_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.561 ; 9.794        ; 0.233          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                                            ;
; 9.561 ; 9.794        ; 0.233          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                                                                                                  ;
; 9.561 ; 9.794        ; 0.233          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                                                                                                                            ;
; 9.561 ; 9.794        ; 0.233          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                                                                                                                                  ;
; 9.562 ; 9.795        ; 0.233          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab9_soc_nios2_qsys_0_cpu_nios2_ocimem|lab9_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 9.562 ; 9.795        ; 0.233          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab9_soc_nios2_qsys_0_cpu_nios2_ocimem|lab9_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.562 ; 9.795        ; 0.233          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab9_soc_nios2_qsys_0_cpu_nios2_ocimem|lab9_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_bytena_reg0  ;
; 9.562 ; 9.795        ; 0.233          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab9_soc_nios2_qsys_0_cpu_nios2_ocimem|lab9_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_datain_reg0  ;
; 9.562 ; 9.795        ; 0.233          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_register_bank_a_module:lab9_soc_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                           ;
; 9.562 ; 9.795        ; 0.233          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_register_bank_a_module:lab9_soc_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                 ;
; 9.562 ; 9.795        ; 0.233          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_register_bank_b_module:lab9_soc_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                           ;
; 9.562 ; 9.795        ; 0.233          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_register_bank_b_module:lab9_soc_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                 ;
; 9.562 ; 9.795        ; 0.233          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                                                                                                                                             ;
; 9.562 ; 9.795        ; 0.233          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                             ;
; 9.562 ; 9.795        ; 0.233          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a8~porta_bytena_reg0                                                                                                                                                                                                                                                                             ;
; 9.562 ; 9.795        ; 0.233          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                                                                                                             ;
; 9.563 ; 9.796        ; 0.233          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_register_bank_a_module:lab9_soc_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                            ;
; 9.563 ; 9.796        ; 0.233          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_register_bank_b_module:lab9_soc_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                            ;
; 9.597 ; 9.753        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[31]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.598 ; 9.754        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[16]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.598 ; 9.754        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[1]                                                                                                                                                                                                                                                                                                                                                                                ;
; 9.598 ; 9.754        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[22]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.599 ; 9.755        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_31                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.599 ; 9.755        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[17]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.599 ; 9.755        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[19]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.599 ; 9.755        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[20]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.599 ; 9.755        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[23]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.599 ; 9.755        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[2]                                                                                                                                                                                                                                                                                                                                                                                ;
; 9.599 ; 9.755        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[4]                                                                                                                                                                                                                                                                                                                                                                                ;
; 9.599 ; 9.755        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[5]                                                                                                                                                                                                                                                                                                                                                                                ;
; 9.599 ; 9.755        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[6]                                                                                                                                                                                                                                                                                                                                                                                ;
; 9.600 ; 9.756        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                           ;
; 9.600 ; 9.756        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_16                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.600 ; 9.756        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_22                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.600 ; 9.756        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[0]                                                                                                                                                                                                                                                                                                                                                                                ;
; 9.600 ; 9.756        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[11]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.600 ; 9.756        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[14]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.600 ; 9.756        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[18]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.600 ; 9.756        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[21]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.601 ; 9.757        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_17                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.601 ; 9.757        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_19                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.601 ; 9.757        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                                                           ;
; 9.601 ; 9.757        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.601 ; 9.757        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_23                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.601 ; 9.757        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                                                           ;
; 9.601 ; 9.757        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                                                           ;
; 9.601 ; 9.757        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                                                           ;
; 9.601 ; 9.757        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[13]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.601 ; 9.757        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[15]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.601 ; 9.757        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[24]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.601 ; 9.757        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[28]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.601 ; 9.757        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[30]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.601 ; 9.757        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[3]                                                                                                                                                                                                                                                                                                                                                                                ;
; 9.601 ; 9.757        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[7]                                                                                                                                                                                                                                                                                                                                                                                ;
; 9.601 ; 9.757        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[8]                                                                                                                                                                                                                                                                                                                                                                                ;
; 9.601 ; 9.757        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[9]                                                                                                                                                                                                                                                                                                                                                                                ;
; 9.602 ; 9.758        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                                                                                        ;
; 9.602 ; 9.758        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.602 ; 9.758        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.602 ; 9.758        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_18                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.602 ; 9.758        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_21                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.602 ; 9.758        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[10]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.602 ; 9.758        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[12]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.602 ; 9.758        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[25]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.602 ; 9.758        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[26]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.602 ; 9.758        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[27]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.602 ; 9.758        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[29]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.603 ; 9.759        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.603 ; 9.759        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.603 ; 9.759        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_24                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.603 ; 9.759        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_28                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.603 ; 9.759        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                                                           ;
; 9.603 ; 9.759        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_30                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.603 ; 9.759        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                                                           ;
; 9.603 ; 9.759        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                                                           ;
; 9.603 ; 9.759        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                                                           ;
; 9.604 ; 9.760        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.604 ; 9.760        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.604 ; 9.760        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_25                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.604 ; 9.760        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_26                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.604 ; 9.760        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_27                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.604 ; 9.760        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_29                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.664 ; 9.820        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[31]                                                                                                                                                                                                                                                                                                                                                                                ;
; 9.664 ; 9.820        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_dqm[0]                                                                                                                                                                                                                                                                                                                                                                                  ;
; 9.665 ; 9.821        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[16]                                                                                                                                                                                                                                                                                                                                                                                ;
; 9.665 ; 9.821        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[1]                                                                                                                                                                                                                                                                                                                                                                                 ;
; 9.665 ; 9.821        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[22]                                                                                                                                                                                                                                                                                                                                                                                ;
; 9.666 ; 9.822        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[17]                                                                                                                                                                                                                                                                                                                                                                                ;
; 9.666 ; 9.822        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[19]                                                                                                                                                                                                                                                                                                                                                                                ;
; 9.666 ; 9.822        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[20]                                                                                                                                                                                                                                                                                                                                                                                ;
; 9.666 ; 9.822        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[23]                                                                                                                                                                                                                                                                                                                                                                                ;
; 9.666 ; 9.822        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[2]                                                                                                                                                                                                                                                                                                                                                                                 ;
; 9.666 ; 9.822        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[4]                                                                                                                                                                                                                                                                                                                                                                                 ;
; 9.666 ; 9.822        ; 0.156          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[5]                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.491 ; 49.709       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                         ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                 ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                 ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                 ;
; 49.533 ; 49.719       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                              ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|DRsize.000 ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|DRsize.010 ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|DRsize.100 ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[0]      ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[10]     ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[11]     ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[12]     ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[13]     ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[15]     ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[16]     ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[17]     ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[18]     ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[19]     ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[20]     ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[21]     ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[22]     ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[23]     ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[24]     ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[25]     ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[26]     ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[27]     ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[28]     ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[29]     ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[30]     ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[32]     ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[33]     ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[34]     ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[35]     ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[8]      ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[9]      ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                          ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                          ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                          ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                          ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                        ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                        ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                        ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                        ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                               ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                               ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                               ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                               ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                 ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                 ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                              ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                              ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                              ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                              ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                              ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                              ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                              ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                              ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                              ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                              ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                                                  ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                                  ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                                                  ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                                                  ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                  ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                          ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                          ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                          ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                          ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                     ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                     ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                     ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                     ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                     ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                         ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                         ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                         ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                         ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                         ;
; 49.534 ; 49.720       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                         ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[14]     ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[1]      ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[2]      ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[31]     ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[3]      ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[4]      ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[5]      ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[6]      ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[7]      ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                     ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                             ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                             ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                             ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                               ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                         ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                         ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                         ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                         ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                          ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                          ;
; 49.535 ; 49.721       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; Clk        ; 3.281 ; 3.728 ; Rise       ; Clk             ;
;  DRAM_DQ[0]  ; Clk        ; 3.233 ; 3.680 ; Rise       ; Clk             ;
;  DRAM_DQ[1]  ; Clk        ; 3.218 ; 3.665 ; Rise       ; Clk             ;
;  DRAM_DQ[2]  ; Clk        ; 3.207 ; 3.654 ; Rise       ; Clk             ;
;  DRAM_DQ[3]  ; Clk        ; 3.241 ; 3.688 ; Rise       ; Clk             ;
;  DRAM_DQ[4]  ; Clk        ; 3.197 ; 3.644 ; Rise       ; Clk             ;
;  DRAM_DQ[5]  ; Clk        ; 3.221 ; 3.668 ; Rise       ; Clk             ;
;  DRAM_DQ[6]  ; Clk        ; 3.231 ; 3.678 ; Rise       ; Clk             ;
;  DRAM_DQ[7]  ; Clk        ; 3.210 ; 3.657 ; Rise       ; Clk             ;
;  DRAM_DQ[8]  ; Clk        ; 3.226 ; 3.673 ; Rise       ; Clk             ;
;  DRAM_DQ[9]  ; Clk        ; 3.236 ; 3.683 ; Rise       ; Clk             ;
;  DRAM_DQ[10] ; Clk        ; 3.244 ; 3.691 ; Rise       ; Clk             ;
;  DRAM_DQ[11] ; Clk        ; 3.256 ; 3.703 ; Rise       ; Clk             ;
;  DRAM_DQ[12] ; Clk        ; 3.224 ; 3.671 ; Rise       ; Clk             ;
;  DRAM_DQ[13] ; Clk        ; 3.281 ; 3.728 ; Rise       ; Clk             ;
;  DRAM_DQ[14] ; Clk        ; 3.263 ; 3.710 ; Rise       ; Clk             ;
;  DRAM_DQ[15] ; Clk        ; 3.256 ; 3.703 ; Rise       ; Clk             ;
;  DRAM_DQ[16] ; Clk        ; 3.203 ; 3.650 ; Rise       ; Clk             ;
;  DRAM_DQ[17] ; Clk        ; 3.214 ; 3.661 ; Rise       ; Clk             ;
;  DRAM_DQ[18] ; Clk        ; 3.218 ; 3.665 ; Rise       ; Clk             ;
;  DRAM_DQ[19] ; Clk        ; 3.227 ; 3.674 ; Rise       ; Clk             ;
;  DRAM_DQ[20] ; Clk        ; 3.217 ; 3.664 ; Rise       ; Clk             ;
;  DRAM_DQ[21] ; Clk        ; 3.245 ; 3.692 ; Rise       ; Clk             ;
;  DRAM_DQ[22] ; Clk        ; 3.213 ; 3.660 ; Rise       ; Clk             ;
;  DRAM_DQ[23] ; Clk        ; 3.200 ; 3.647 ; Rise       ; Clk             ;
;  DRAM_DQ[24] ; Clk        ; 3.196 ; 3.643 ; Rise       ; Clk             ;
;  DRAM_DQ[25] ; Clk        ; 3.169 ; 3.616 ; Rise       ; Clk             ;
;  DRAM_DQ[26] ; Clk        ; 3.199 ; 3.646 ; Rise       ; Clk             ;
;  DRAM_DQ[27] ; Clk        ; 3.199 ; 3.646 ; Rise       ; Clk             ;
;  DRAM_DQ[28] ; Clk        ; 3.180 ; 3.627 ; Rise       ; Clk             ;
;  DRAM_DQ[29] ; Clk        ; 3.182 ; 3.629 ; Rise       ; Clk             ;
;  DRAM_DQ[30] ; Clk        ; 3.210 ; 3.657 ; Rise       ; Clk             ;
;  DRAM_DQ[31] ; Clk        ; 3.217 ; 3.664 ; Rise       ; Clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; Clk        ; -2.521 ; -2.957 ; Rise       ; Clk             ;
;  DRAM_DQ[0]  ; Clk        ; -2.587 ; -3.023 ; Rise       ; Clk             ;
;  DRAM_DQ[1]  ; Clk        ; -2.571 ; -3.007 ; Rise       ; Clk             ;
;  DRAM_DQ[2]  ; Clk        ; -2.560 ; -2.996 ; Rise       ; Clk             ;
;  DRAM_DQ[3]  ; Clk        ; -2.595 ; -3.031 ; Rise       ; Clk             ;
;  DRAM_DQ[4]  ; Clk        ; -2.550 ; -2.986 ; Rise       ; Clk             ;
;  DRAM_DQ[5]  ; Clk        ; -2.573 ; -3.009 ; Rise       ; Clk             ;
;  DRAM_DQ[6]  ; Clk        ; -2.583 ; -3.019 ; Rise       ; Clk             ;
;  DRAM_DQ[7]  ; Clk        ; -2.562 ; -2.998 ; Rise       ; Clk             ;
;  DRAM_DQ[8]  ; Clk        ; -2.579 ; -3.015 ; Rise       ; Clk             ;
;  DRAM_DQ[9]  ; Clk        ; -2.589 ; -3.025 ; Rise       ; Clk             ;
;  DRAM_DQ[10] ; Clk        ; -2.596 ; -3.032 ; Rise       ; Clk             ;
;  DRAM_DQ[11] ; Clk        ; -2.610 ; -3.046 ; Rise       ; Clk             ;
;  DRAM_DQ[12] ; Clk        ; -2.576 ; -3.012 ; Rise       ; Clk             ;
;  DRAM_DQ[13] ; Clk        ; -2.634 ; -3.070 ; Rise       ; Clk             ;
;  DRAM_DQ[14] ; Clk        ; -2.617 ; -3.053 ; Rise       ; Clk             ;
;  DRAM_DQ[15] ; Clk        ; -2.609 ; -3.045 ; Rise       ; Clk             ;
;  DRAM_DQ[16] ; Clk        ; -2.557 ; -2.993 ; Rise       ; Clk             ;
;  DRAM_DQ[17] ; Clk        ; -2.568 ; -3.004 ; Rise       ; Clk             ;
;  DRAM_DQ[18] ; Clk        ; -2.571 ; -3.007 ; Rise       ; Clk             ;
;  DRAM_DQ[19] ; Clk        ; -2.580 ; -3.016 ; Rise       ; Clk             ;
;  DRAM_DQ[20] ; Clk        ; -2.570 ; -3.006 ; Rise       ; Clk             ;
;  DRAM_DQ[21] ; Clk        ; -2.600 ; -3.036 ; Rise       ; Clk             ;
;  DRAM_DQ[22] ; Clk        ; -2.567 ; -3.003 ; Rise       ; Clk             ;
;  DRAM_DQ[23] ; Clk        ; -2.554 ; -2.990 ; Rise       ; Clk             ;
;  DRAM_DQ[24] ; Clk        ; -2.549 ; -2.985 ; Rise       ; Clk             ;
;  DRAM_DQ[25] ; Clk        ; -2.521 ; -2.957 ; Rise       ; Clk             ;
;  DRAM_DQ[26] ; Clk        ; -2.551 ; -2.987 ; Rise       ; Clk             ;
;  DRAM_DQ[27] ; Clk        ; -2.551 ; -2.987 ; Rise       ; Clk             ;
;  DRAM_DQ[28] ; Clk        ; -2.532 ; -2.968 ; Rise       ; Clk             ;
;  DRAM_DQ[29] ; Clk        ; -2.534 ; -2.970 ; Rise       ; Clk             ;
;  DRAM_DQ[30] ; Clk        ; -2.562 ; -2.998 ; Rise       ; Clk             ;
;  DRAM_DQ[31] ; Clk        ; -2.569 ; -3.005 ; Rise       ; Clk             ;
+--------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; DRAM_ADDR[*]   ; Clk        ; 3.672  ; 3.479  ; Rise       ; Clk             ;
;  DRAM_ADDR[0]  ; Clk        ; 3.649  ; 3.456  ; Rise       ; Clk             ;
;  DRAM_ADDR[1]  ; Clk        ; 3.591  ; 3.398  ; Rise       ; Clk             ;
;  DRAM_ADDR[2]  ; Clk        ; 3.491  ; 3.329  ; Rise       ; Clk             ;
;  DRAM_ADDR[3]  ; Clk        ; 3.672  ; 3.479  ; Rise       ; Clk             ;
;  DRAM_ADDR[4]  ; Clk        ; 3.601  ; 3.408  ; Rise       ; Clk             ;
;  DRAM_ADDR[5]  ; Clk        ; 3.617  ; 3.424  ; Rise       ; Clk             ;
;  DRAM_ADDR[6]  ; Clk        ; 3.527  ; 3.365  ; Rise       ; Clk             ;
;  DRAM_ADDR[7]  ; Clk        ; 3.553  ; 3.391  ; Rise       ; Clk             ;
;  DRAM_ADDR[8]  ; Clk        ; 3.620  ; 3.427  ; Rise       ; Clk             ;
;  DRAM_ADDR[9]  ; Clk        ; 3.614  ; 3.421  ; Rise       ; Clk             ;
;  DRAM_ADDR[10] ; Clk        ; 3.564  ; 3.402  ; Rise       ; Clk             ;
;  DRAM_ADDR[11] ; Clk        ; 3.642  ; 3.449  ; Rise       ; Clk             ;
;  DRAM_ADDR[12] ; Clk        ; 3.627  ; 3.434  ; Rise       ; Clk             ;
; DRAM_BA[*]     ; Clk        ; 3.648  ; 3.455  ; Rise       ; Clk             ;
;  DRAM_BA[0]    ; Clk        ; 3.501  ; 3.339  ; Rise       ; Clk             ;
;  DRAM_BA[1]    ; Clk        ; 3.648  ; 3.455  ; Rise       ; Clk             ;
; DRAM_CAS_N     ; Clk        ; 3.608  ; 3.415  ; Rise       ; Clk             ;
; DRAM_CLK       ; Clk        ; 0.711  ; 0.836  ; Rise       ; Clk             ;
; DRAM_CS_N      ; Clk        ; 3.668  ; 3.475  ; Rise       ; Clk             ;
; DRAM_DQ[*]     ; Clk        ; 3.715  ; 3.522  ; Rise       ; Clk             ;
;  DRAM_DQ[0]    ; Clk        ; 3.624  ; 3.431  ; Rise       ; Clk             ;
;  DRAM_DQ[1]    ; Clk        ; 3.680  ; 3.487  ; Rise       ; Clk             ;
;  DRAM_DQ[2]    ; Clk        ; 3.691  ; 3.498  ; Rise       ; Clk             ;
;  DRAM_DQ[3]    ; Clk        ; 3.676  ; 3.483  ; Rise       ; Clk             ;
;  DRAM_DQ[4]    ; Clk        ; 3.681  ; 3.488  ; Rise       ; Clk             ;
;  DRAM_DQ[5]    ; Clk        ; 3.698  ; 3.505  ; Rise       ; Clk             ;
;  DRAM_DQ[6]    ; Clk        ; 3.708  ; 3.515  ; Rise       ; Clk             ;
;  DRAM_DQ[7]    ; Clk        ; 3.689  ; 3.496  ; Rise       ; Clk             ;
;  DRAM_DQ[8]    ; Clk        ; 3.652  ; 3.459  ; Rise       ; Clk             ;
;  DRAM_DQ[9]    ; Clk        ; 3.662  ; 3.469  ; Rise       ; Clk             ;
;  DRAM_DQ[10]   ; Clk        ; 3.715  ; 3.522  ; Rise       ; Clk             ;
;  DRAM_DQ[11]   ; Clk        ; 3.621  ; 3.428  ; Rise       ; Clk             ;
;  DRAM_DQ[12]   ; Clk        ; 3.695  ; 3.502  ; Rise       ; Clk             ;
;  DRAM_DQ[13]   ; Clk        ; 3.697  ; 3.504  ; Rise       ; Clk             ;
;  DRAM_DQ[14]   ; Clk        ; 3.561  ; 3.399  ; Rise       ; Clk             ;
;  DRAM_DQ[15]   ; Clk        ; 3.682  ; 3.489  ; Rise       ; Clk             ;
;  DRAM_DQ[16]   ; Clk        ; 3.634  ; 3.441  ; Rise       ; Clk             ;
;  DRAM_DQ[17]   ; Clk        ; 3.623  ; 3.430  ; Rise       ; Clk             ;
;  DRAM_DQ[18]   ; Clk        ; 3.660  ; 3.467  ; Rise       ; Clk             ;
;  DRAM_DQ[19]   ; Clk        ; 3.651  ; 3.458  ; Rise       ; Clk             ;
;  DRAM_DQ[20]   ; Clk        ; 3.641  ; 3.448  ; Rise       ; Clk             ;
;  DRAM_DQ[21]   ; Clk        ; 3.611  ; 3.418  ; Rise       ; Clk             ;
;  DRAM_DQ[22]   ; Clk        ; 3.644  ; 3.451  ; Rise       ; Clk             ;
;  DRAM_DQ[23]   ; Clk        ; 3.617  ; 3.424  ; Rise       ; Clk             ;
;  DRAM_DQ[24]   ; Clk        ; 3.622  ; 3.429  ; Rise       ; Clk             ;
;  DRAM_DQ[25]   ; Clk        ; 3.650  ; 3.457  ; Rise       ; Clk             ;
;  DRAM_DQ[26]   ; Clk        ; 3.680  ; 3.487  ; Rise       ; Clk             ;
;  DRAM_DQ[27]   ; Clk        ; 3.680  ; 3.487  ; Rise       ; Clk             ;
;  DRAM_DQ[28]   ; Clk        ; 3.659  ; 3.466  ; Rise       ; Clk             ;
;  DRAM_DQ[29]   ; Clk        ; 3.657  ; 3.464  ; Rise       ; Clk             ;
;  DRAM_DQ[30]   ; Clk        ; 3.689  ; 3.496  ; Rise       ; Clk             ;
;  DRAM_DQ[31]   ; Clk        ; 3.702  ; 3.509  ; Rise       ; Clk             ;
; DRAM_DQM[*]    ; Clk        ; 3.692  ; 3.499  ; Rise       ; Clk             ;
;  DRAM_DQM[0]   ; Clk        ; 3.692  ; 3.499  ; Rise       ; Clk             ;
;  DRAM_DQM[1]   ; Clk        ; 3.618  ; 3.425  ; Rise       ; Clk             ;
;  DRAM_DQM[2]   ; Clk        ; 3.643  ; 3.450  ; Rise       ; Clk             ;
;  DRAM_DQM[3]   ; Clk        ; 3.539  ; 3.377  ; Rise       ; Clk             ;
; DRAM_RAS_N     ; Clk        ; 3.626  ; 3.433  ; Rise       ; Clk             ;
; DRAM_WE_N      ; Clk        ; 3.604  ; 3.411  ; Rise       ; Clk             ;
; HEX0[*]        ; Clk        ; 10.501 ; 10.582 ; Rise       ; Clk             ;
;  HEX0[0]       ; Clk        ; 8.359  ; 8.314  ; Rise       ; Clk             ;
;  HEX0[1]       ; Clk        ; 10.483 ; 10.562 ; Rise       ; Clk             ;
;  HEX0[2]       ; Clk        ; 8.548  ; 8.476  ; Rise       ; Clk             ;
;  HEX0[3]       ; Clk        ; 8.699  ; 8.689  ; Rise       ; Clk             ;
;  HEX0[4]       ; Clk        ; 8.611  ; 8.669  ; Rise       ; Clk             ;
;  HEX0[5]       ; Clk        ; 10.501 ; 10.582 ; Rise       ; Clk             ;
;  HEX0[6]       ; Clk        ; 9.299  ; 9.257  ; Rise       ; Clk             ;
; HEX1[*]        ; Clk        ; 9.490  ; 9.531  ; Rise       ; Clk             ;
;  HEX1[0]       ; Clk        ; 8.601  ; 8.535  ; Rise       ; Clk             ;
;  HEX1[1]       ; Clk        ; 8.568  ; 8.521  ; Rise       ; Clk             ;
;  HEX1[2]       ; Clk        ; 8.344  ; 8.260  ; Rise       ; Clk             ;
;  HEX1[3]       ; Clk        ; 8.544  ; 8.423  ; Rise       ; Clk             ;
;  HEX1[4]       ; Clk        ; 8.382  ; 8.283  ; Rise       ; Clk             ;
;  HEX1[5]       ; Clk        ; 9.490  ; 9.531  ; Rise       ; Clk             ;
;  HEX1[6]       ; Clk        ; 9.143  ; 9.079  ; Rise       ; Clk             ;
; HEX2[*]        ; Clk        ; 9.243  ; 9.063  ; Rise       ; Clk             ;
;  HEX2[0]       ; Clk        ; 8.630  ; 8.586  ; Rise       ; Clk             ;
;  HEX2[1]       ; Clk        ; 8.819  ; 8.755  ; Rise       ; Clk             ;
;  HEX2[2]       ; Clk        ; 9.243  ; 9.063  ; Rise       ; Clk             ;
;  HEX2[3]       ; Clk        ; 8.786  ; 8.660  ; Rise       ; Clk             ;
;  HEX2[4]       ; Clk        ; 8.807  ; 8.754  ; Rise       ; Clk             ;
;  HEX2[5]       ; Clk        ; 9.151  ; 8.985  ; Rise       ; Clk             ;
;  HEX2[6]       ; Clk        ; 8.276  ; 8.320  ; Rise       ; Clk             ;
; HEX3[*]        ; Clk        ; 10.014 ; 9.488  ; Rise       ; Clk             ;
;  HEX3[0]       ; Clk        ; 8.719  ; 8.539  ; Rise       ; Clk             ;
;  HEX3[1]       ; Clk        ; 8.566  ; 8.542  ; Rise       ; Clk             ;
;  HEX3[2]       ; Clk        ; 10.014 ; 9.488  ; Rise       ; Clk             ;
;  HEX3[3]       ; Clk        ; 8.808  ; 8.616  ; Rise       ; Clk             ;
;  HEX3[4]       ; Clk        ; 8.820  ; 8.584  ; Rise       ; Clk             ;
;  HEX3[5]       ; Clk        ; 8.651  ; 8.496  ; Rise       ; Clk             ;
;  HEX3[6]       ; Clk        ; 8.245  ; 8.342  ; Rise       ; Clk             ;
; HEX4[*]        ; Clk        ; 9.911  ; 10.144 ; Rise       ; Clk             ;
;  HEX4[0]       ; Clk        ; 8.295  ; 8.191  ; Rise       ; Clk             ;
;  HEX4[1]       ; Clk        ; 8.602  ; 8.518  ; Rise       ; Clk             ;
;  HEX4[2]       ; Clk        ; 9.398  ; 9.172  ; Rise       ; Clk             ;
;  HEX4[3]       ; Clk        ; 8.528  ; 8.388  ; Rise       ; Clk             ;
;  HEX4[4]       ; Clk        ; 8.486  ; 8.253  ; Rise       ; Clk             ;
;  HEX4[5]       ; Clk        ; 9.199  ; 8.894  ; Rise       ; Clk             ;
;  HEX4[6]       ; Clk        ; 9.911  ; 10.144 ; Rise       ; Clk             ;
; HEX5[*]        ; Clk        ; 10.325 ; 9.990  ; Rise       ; Clk             ;
;  HEX5[0]       ; Clk        ; 8.845  ; 8.681  ; Rise       ; Clk             ;
;  HEX5[1]       ; Clk        ; 10.325 ; 9.872  ; Rise       ; Clk             ;
;  HEX5[2]       ; Clk        ; 8.294  ; 8.158  ; Rise       ; Clk             ;
;  HEX5[3]       ; Clk        ; 9.756  ; 9.485  ; Rise       ; Clk             ;
;  HEX5[4]       ; Clk        ; 10.119 ; 9.847  ; Rise       ; Clk             ;
;  HEX5[5]       ; Clk        ; 10.302 ; 9.990  ; Rise       ; Clk             ;
;  HEX5[6]       ; Clk        ; 8.772  ; 9.015  ; Rise       ; Clk             ;
; HEX6[*]        ; Clk        ; 10.396 ; 9.822  ; Rise       ; Clk             ;
;  HEX6[0]       ; Clk        ; 8.264  ; 8.157  ; Rise       ; Clk             ;
;  HEX6[1]       ; Clk        ; 8.283  ; 8.130  ; Rise       ; Clk             ;
;  HEX6[2]       ; Clk        ; 8.928  ; 8.712  ; Rise       ; Clk             ;
;  HEX6[3]       ; Clk        ; 8.226  ; 8.095  ; Rise       ; Clk             ;
;  HEX6[4]       ; Clk        ; 9.291  ; 9.062  ; Rise       ; Clk             ;
;  HEX6[5]       ; Clk        ; 10.396 ; 9.822  ; Rise       ; Clk             ;
;  HEX6[6]       ; Clk        ; 8.105  ; 8.277  ; Rise       ; Clk             ;
; HEX7[*]        ; Clk        ; 9.475  ; 9.130  ; Rise       ; Clk             ;
;  HEX7[0]       ; Clk        ; 8.087  ; 7.958  ; Rise       ; Clk             ;
;  HEX7[1]       ; Clk        ; 8.519  ; 8.355  ; Rise       ; Clk             ;
;  HEX7[2]       ; Clk        ; 8.539  ; 8.354  ; Rise       ; Clk             ;
;  HEX7[3]       ; Clk        ; 9.475  ; 9.130  ; Rise       ; Clk             ;
;  HEX7[4]       ; Clk        ; 8.694  ; 8.527  ; Rise       ; Clk             ;
;  HEX7[5]       ; Clk        ; 8.888  ; 8.758  ; Rise       ; Clk             ;
;  HEX7[6]       ; Clk        ; 7.912  ; 8.000  ; Rise       ; Clk             ;
; DRAM_CLK       ; Clk        ; 0.711  ; 0.836  ; Fall       ; Clk             ;
+----------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; DRAM_ADDR[*]   ; Clk        ; 3.036 ; 2.876 ; Rise       ; Clk             ;
;  DRAM_ADDR[0]  ; Clk        ; 3.192 ; 3.001 ; Rise       ; Clk             ;
;  DRAM_ADDR[1]  ; Clk        ; 3.136 ; 2.945 ; Rise       ; Clk             ;
;  DRAM_ADDR[2]  ; Clk        ; 3.036 ; 2.876 ; Rise       ; Clk             ;
;  DRAM_ADDR[3]  ; Clk        ; 3.216 ; 3.025 ; Rise       ; Clk             ;
;  DRAM_ADDR[4]  ; Clk        ; 3.146 ; 2.955 ; Rise       ; Clk             ;
;  DRAM_ADDR[5]  ; Clk        ; 3.161 ; 2.970 ; Rise       ; Clk             ;
;  DRAM_ADDR[6]  ; Clk        ; 3.072 ; 2.912 ; Rise       ; Clk             ;
;  DRAM_ADDR[7]  ; Clk        ; 3.098 ; 2.938 ; Rise       ; Clk             ;
;  DRAM_ADDR[8]  ; Clk        ; 3.165 ; 2.974 ; Rise       ; Clk             ;
;  DRAM_ADDR[9]  ; Clk        ; 3.159 ; 2.968 ; Rise       ; Clk             ;
;  DRAM_ADDR[10] ; Clk        ; 3.107 ; 2.947 ; Rise       ; Clk             ;
;  DRAM_ADDR[11] ; Clk        ; 3.186 ; 2.995 ; Rise       ; Clk             ;
;  DRAM_ADDR[12] ; Clk        ; 3.171 ; 2.980 ; Rise       ; Clk             ;
; DRAM_BA[*]     ; Clk        ; 3.046 ; 2.886 ; Rise       ; Clk             ;
;  DRAM_BA[0]    ; Clk        ; 3.046 ; 2.886 ; Rise       ; Clk             ;
;  DRAM_BA[1]    ; Clk        ; 3.191 ; 3.000 ; Rise       ; Clk             ;
; DRAM_CAS_N     ; Clk        ; 3.153 ; 2.962 ; Rise       ; Clk             ;
; DRAM_CLK       ; Clk        ; 0.286 ; 0.410 ; Rise       ; Clk             ;
; DRAM_CS_N      ; Clk        ; 3.211 ; 3.020 ; Rise       ; Clk             ;
; DRAM_DQ[*]     ; Clk        ; 3.106 ; 2.946 ; Rise       ; Clk             ;
;  DRAM_DQ[0]    ; Clk        ; 3.169 ; 2.978 ; Rise       ; Clk             ;
;  DRAM_DQ[1]    ; Clk        ; 3.224 ; 3.033 ; Rise       ; Clk             ;
;  DRAM_DQ[2]    ; Clk        ; 3.235 ; 3.044 ; Rise       ; Clk             ;
;  DRAM_DQ[3]    ; Clk        ; 3.221 ; 3.030 ; Rise       ; Clk             ;
;  DRAM_DQ[4]    ; Clk        ; 3.225 ; 3.034 ; Rise       ; Clk             ;
;  DRAM_DQ[5]    ; Clk        ; 3.241 ; 3.050 ; Rise       ; Clk             ;
;  DRAM_DQ[6]    ; Clk        ; 3.251 ; 3.060 ; Rise       ; Clk             ;
;  DRAM_DQ[7]    ; Clk        ; 3.232 ; 3.041 ; Rise       ; Clk             ;
;  DRAM_DQ[8]    ; Clk        ; 3.196 ; 3.005 ; Rise       ; Clk             ;
;  DRAM_DQ[9]    ; Clk        ; 3.206 ; 3.015 ; Rise       ; Clk             ;
;  DRAM_DQ[10]   ; Clk        ; 3.258 ; 3.067 ; Rise       ; Clk             ;
;  DRAM_DQ[11]   ; Clk        ; 3.166 ; 2.975 ; Rise       ; Clk             ;
;  DRAM_DQ[12]   ; Clk        ; 3.238 ; 3.047 ; Rise       ; Clk             ;
;  DRAM_DQ[13]   ; Clk        ; 3.241 ; 3.050 ; Rise       ; Clk             ;
;  DRAM_DQ[14]   ; Clk        ; 3.106 ; 2.946 ; Rise       ; Clk             ;
;  DRAM_DQ[15]   ; Clk        ; 3.226 ; 3.035 ; Rise       ; Clk             ;
;  DRAM_DQ[16]   ; Clk        ; 3.179 ; 2.988 ; Rise       ; Clk             ;
;  DRAM_DQ[17]   ; Clk        ; 3.168 ; 2.977 ; Rise       ; Clk             ;
;  DRAM_DQ[18]   ; Clk        ; 3.204 ; 3.013 ; Rise       ; Clk             ;
;  DRAM_DQ[19]   ; Clk        ; 3.195 ; 3.004 ; Rise       ; Clk             ;
;  DRAM_DQ[20]   ; Clk        ; 3.185 ; 2.994 ; Rise       ; Clk             ;
;  DRAM_DQ[21]   ; Clk        ; 3.157 ; 2.966 ; Rise       ; Clk             ;
;  DRAM_DQ[22]   ; Clk        ; 3.189 ; 2.998 ; Rise       ; Clk             ;
;  DRAM_DQ[23]   ; Clk        ; 3.162 ; 2.971 ; Rise       ; Clk             ;
;  DRAM_DQ[24]   ; Clk        ; 3.166 ; 2.975 ; Rise       ; Clk             ;
;  DRAM_DQ[25]   ; Clk        ; 3.193 ; 3.002 ; Rise       ; Clk             ;
;  DRAM_DQ[26]   ; Clk        ; 3.223 ; 3.032 ; Rise       ; Clk             ;
;  DRAM_DQ[27]   ; Clk        ; 3.223 ; 3.032 ; Rise       ; Clk             ;
;  DRAM_DQ[28]   ; Clk        ; 3.202 ; 3.011 ; Rise       ; Clk             ;
;  DRAM_DQ[29]   ; Clk        ; 3.200 ; 3.009 ; Rise       ; Clk             ;
;  DRAM_DQ[30]   ; Clk        ; 3.232 ; 3.041 ; Rise       ; Clk             ;
;  DRAM_DQ[31]   ; Clk        ; 3.245 ; 3.054 ; Rise       ; Clk             ;
; DRAM_DQM[*]    ; Clk        ; 3.083 ; 2.923 ; Rise       ; Clk             ;
;  DRAM_DQM[0]   ; Clk        ; 3.235 ; 3.044 ; Rise       ; Clk             ;
;  DRAM_DQM[1]   ; Clk        ; 3.163 ; 2.972 ; Rise       ; Clk             ;
;  DRAM_DQM[2]   ; Clk        ; 3.188 ; 2.997 ; Rise       ; Clk             ;
;  DRAM_DQM[3]   ; Clk        ; 3.083 ; 2.923 ; Rise       ; Clk             ;
; DRAM_RAS_N     ; Clk        ; 3.171 ; 2.980 ; Rise       ; Clk             ;
; DRAM_WE_N      ; Clk        ; 3.149 ; 2.958 ; Rise       ; Clk             ;
; HEX0[*]        ; Clk        ; 7.617 ; 7.586 ; Rise       ; Clk             ;
;  HEX0[0]       ; Clk        ; 7.617 ; 7.586 ; Rise       ; Clk             ;
;  HEX0[1]       ; Clk        ; 9.829 ; 9.925 ; Rise       ; Clk             ;
;  HEX0[2]       ; Clk        ; 7.871 ; 7.800 ; Rise       ; Clk             ;
;  HEX0[3]       ; Clk        ; 7.957 ; 7.948 ; Rise       ; Clk             ;
;  HEX0[4]       ; Clk        ; 7.900 ; 7.904 ; Rise       ; Clk             ;
;  HEX0[5]       ; Clk        ; 9.839 ; 9.876 ; Rise       ; Clk             ;
;  HEX0[6]       ; Clk        ; 8.595 ; 8.599 ; Rise       ; Clk             ;
; HEX1[*]        ; Clk        ; 7.606 ; 7.546 ; Rise       ; Clk             ;
;  HEX1[0]       ; Clk        ; 7.944 ; 7.894 ; Rise       ; Clk             ;
;  HEX1[1]       ; Clk        ; 7.950 ; 7.868 ; Rise       ; Clk             ;
;  HEX1[2]       ; Clk        ; 7.606 ; 7.546 ; Rise       ; Clk             ;
;  HEX1[3]       ; Clk        ; 7.794 ; 7.692 ; Rise       ; Clk             ;
;  HEX1[4]       ; Clk        ; 7.659 ; 7.629 ; Rise       ; Clk             ;
;  HEX1[5]       ; Clk        ; 8.831 ; 8.913 ; Rise       ; Clk             ;
;  HEX1[6]       ; Clk        ; 8.409 ; 8.385 ; Rise       ; Clk             ;
; HEX2[*]        ; Clk        ; 7.526 ; 7.609 ; Rise       ; Clk             ;
;  HEX2[0]       ; Clk        ; 7.825 ; 7.781 ; Rise       ; Clk             ;
;  HEX2[1]       ; Clk        ; 8.006 ; 8.008 ; Rise       ; Clk             ;
;  HEX2[2]       ; Clk        ; 8.483 ; 8.242 ; Rise       ; Clk             ;
;  HEX2[3]       ; Clk        ; 7.976 ; 7.854 ; Rise       ; Clk             ;
;  HEX2[4]       ; Clk        ; 8.035 ; 7.946 ; Rise       ; Clk             ;
;  HEX2[5]       ; Clk        ; 8.328 ; 8.230 ; Rise       ; Clk             ;
;  HEX2[6]       ; Clk        ; 7.526 ; 7.609 ; Rise       ; Clk             ;
; HEX3[*]        ; Clk        ; 7.572 ; 7.735 ; Rise       ; Clk             ;
;  HEX3[0]       ; Clk        ; 8.024 ; 7.855 ; Rise       ; Clk             ;
;  HEX3[1]       ; Clk        ; 7.885 ; 7.835 ; Rise       ; Clk             ;
;  HEX3[2]       ; Clk        ; 9.349 ; 8.862 ; Rise       ; Clk             ;
;  HEX3[3]       ; Clk        ; 8.024 ; 7.863 ; Rise       ; Clk             ;
;  HEX3[4]       ; Clk        ; 8.138 ; 7.967 ; Rise       ; Clk             ;
;  HEX3[5]       ; Clk        ; 7.966 ; 7.847 ; Rise       ; Clk             ;
;  HEX3[6]       ; Clk        ; 7.572 ; 7.735 ; Rise       ; Clk             ;
; HEX4[*]        ; Clk        ; 7.652 ; 7.522 ; Rise       ; Clk             ;
;  HEX4[0]       ; Clk        ; 7.652 ; 7.522 ; Rise       ; Clk             ;
;  HEX4[1]       ; Clk        ; 7.840 ; 7.734 ; Rise       ; Clk             ;
;  HEX4[2]       ; Clk        ; 8.681 ; 8.475 ; Rise       ; Clk             ;
;  HEX4[3]       ; Clk        ; 7.880 ; 7.695 ; Rise       ; Clk             ;
;  HEX4[4]       ; Clk        ; 7.816 ; 7.649 ; Rise       ; Clk             ;
;  HEX4[5]       ; Clk        ; 8.490 ; 8.214 ; Rise       ; Clk             ;
;  HEX4[6]       ; Clk        ; 9.174 ; 9.468 ; Rise       ; Clk             ;
; HEX5[*]        ; Clk        ; 7.624 ; 7.495 ; Rise       ; Clk             ;
;  HEX5[0]       ; Clk        ; 8.160 ; 7.998 ; Rise       ; Clk             ;
;  HEX5[1]       ; Clk        ; 9.695 ; 9.260 ; Rise       ; Clk             ;
;  HEX5[2]       ; Clk        ; 7.624 ; 7.495 ; Rise       ; Clk             ;
;  HEX5[3]       ; Clk        ; 8.956 ; 8.693 ; Rise       ; Clk             ;
;  HEX5[4]       ; Clk        ; 9.320 ; 9.026 ; Rise       ; Clk             ;
;  HEX5[5]       ; Clk        ; 9.606 ; 9.255 ; Rise       ; Clk             ;
;  HEX5[6]       ; Clk        ; 7.992 ; 8.280 ; Rise       ; Clk             ;
; HEX6[*]        ; Clk        ; 7.363 ; 7.368 ; Rise       ; Clk             ;
;  HEX6[0]       ; Clk        ; 7.555 ; 7.430 ; Rise       ; Clk             ;
;  HEX6[1]       ; Clk        ; 7.755 ; 7.547 ; Rise       ; Clk             ;
;  HEX6[2]       ; Clk        ; 8.339 ; 8.129 ; Rise       ; Clk             ;
;  HEX6[3]       ; Clk        ; 7.497 ; 7.368 ; Rise       ; Clk             ;
;  HEX6[4]       ; Clk        ; 8.459 ; 8.232 ; Rise       ; Clk             ;
;  HEX6[5]       ; Clk        ; 9.822 ; 9.253 ; Rise       ; Clk             ;
;  HEX6[6]       ; Clk        ; 7.363 ; 7.571 ; Rise       ; Clk             ;
; HEX7[*]        ; Clk        ; 7.057 ; 7.181 ; Rise       ; Clk             ;
;  HEX7[0]       ; Clk        ; 7.317 ; 7.191 ; Rise       ; Clk             ;
;  HEX7[1]       ; Clk        ; 7.740 ; 7.552 ; Rise       ; Clk             ;
;  HEX7[2]       ; Clk        ; 7.759 ; 7.654 ; Rise       ; Clk             ;
;  HEX7[3]       ; Clk        ; 8.647 ; 8.314 ; Rise       ; Clk             ;
;  HEX7[4]       ; Clk        ; 8.018 ; 7.737 ; Rise       ; Clk             ;
;  HEX7[5]       ; Clk        ; 8.142 ; 7.961 ; Rise       ; Clk             ;
;  HEX7[6]       ; Clk        ; 7.057 ; 7.181 ; Rise       ; Clk             ;
; DRAM_CLK       ; Clk        ; 0.286 ; 0.410 ; Fall       ; Clk             ;
+----------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Output Enable Times                                                      ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; Clk        ; 3.343 ; 3.144 ; Rise       ; Clk             ;
;  DRAM_DQ[0]  ; Clk        ; 3.435 ; 3.201 ; Rise       ; Clk             ;
;  DRAM_DQ[1]  ; Clk        ; 3.471 ; 3.237 ; Rise       ; Clk             ;
;  DRAM_DQ[2]  ; Clk        ; 3.482 ; 3.248 ; Rise       ; Clk             ;
;  DRAM_DQ[3]  ; Clk        ; 3.457 ; 3.223 ; Rise       ; Clk             ;
;  DRAM_DQ[4]  ; Clk        ; 3.482 ; 3.248 ; Rise       ; Clk             ;
;  DRAM_DQ[5]  ; Clk        ; 3.479 ; 3.245 ; Rise       ; Clk             ;
;  DRAM_DQ[6]  ; Clk        ; 3.479 ; 3.245 ; Rise       ; Clk             ;
;  DRAM_DQ[7]  ; Clk        ; 3.480 ; 3.246 ; Rise       ; Clk             ;
;  DRAM_DQ[8]  ; Clk        ; 3.453 ; 3.219 ; Rise       ; Clk             ;
;  DRAM_DQ[9]  ; Clk        ; 3.453 ; 3.219 ; Rise       ; Clk             ;
;  DRAM_DQ[10] ; Clk        ; 3.476 ; 3.242 ; Rise       ; Clk             ;
;  DRAM_DQ[11] ; Clk        ; 3.422 ; 3.188 ; Rise       ; Clk             ;
;  DRAM_DQ[12] ; Clk        ; 3.476 ; 3.242 ; Rise       ; Clk             ;
;  DRAM_DQ[13] ; Clk        ; 3.448 ; 3.214 ; Rise       ; Clk             ;
;  DRAM_DQ[14] ; Clk        ; 3.343 ; 3.144 ; Rise       ; Clk             ;
;  DRAM_DQ[15] ; Clk        ; 3.453 ; 3.219 ; Rise       ; Clk             ;
;  DRAM_DQ[16] ; Clk        ; 3.455 ; 3.221 ; Rise       ; Clk             ;
;  DRAM_DQ[17] ; Clk        ; 3.444 ; 3.210 ; Rise       ; Clk             ;
;  DRAM_DQ[18] ; Clk        ; 3.461 ; 3.227 ; Rise       ; Clk             ;
;  DRAM_DQ[19] ; Clk        ; 3.452 ; 3.218 ; Rise       ; Clk             ;
;  DRAM_DQ[20] ; Clk        ; 3.452 ; 3.218 ; Rise       ; Clk             ;
;  DRAM_DQ[21] ; Clk        ; 3.422 ; 3.188 ; Rise       ; Clk             ;
;  DRAM_DQ[22] ; Clk        ; 3.455 ; 3.221 ; Rise       ; Clk             ;
;  DRAM_DQ[23] ; Clk        ; 3.448 ; 3.214 ; Rise       ; Clk             ;
;  DRAM_DQ[24] ; Clk        ; 3.453 ; 3.219 ; Rise       ; Clk             ;
;  DRAM_DQ[25] ; Clk        ; 3.481 ; 3.247 ; Rise       ; Clk             ;
;  DRAM_DQ[26] ; Clk        ; 3.481 ; 3.247 ; Rise       ; Clk             ;
;  DRAM_DQ[27] ; Clk        ; 3.481 ; 3.247 ; Rise       ; Clk             ;
;  DRAM_DQ[28] ; Clk        ; 3.480 ; 3.246 ; Rise       ; Clk             ;
;  DRAM_DQ[29] ; Clk        ; 3.478 ; 3.244 ; Rise       ; Clk             ;
;  DRAM_DQ[30] ; Clk        ; 3.480 ; 3.246 ; Rise       ; Clk             ;
;  DRAM_DQ[31] ; Clk        ; 3.483 ; 3.249 ; Rise       ; Clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Output Enable Times                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; Clk        ; 2.894 ; 2.698 ; Rise       ; Clk             ;
;  DRAM_DQ[0]  ; Clk        ; 2.986 ; 2.755 ; Rise       ; Clk             ;
;  DRAM_DQ[1]  ; Clk        ; 3.021 ; 2.790 ; Rise       ; Clk             ;
;  DRAM_DQ[2]  ; Clk        ; 3.032 ; 2.801 ; Rise       ; Clk             ;
;  DRAM_DQ[3]  ; Clk        ; 3.008 ; 2.777 ; Rise       ; Clk             ;
;  DRAM_DQ[4]  ; Clk        ; 3.032 ; 2.801 ; Rise       ; Clk             ;
;  DRAM_DQ[5]  ; Clk        ; 3.028 ; 2.797 ; Rise       ; Clk             ;
;  DRAM_DQ[6]  ; Clk        ; 3.028 ; 2.797 ; Rise       ; Clk             ;
;  DRAM_DQ[7]  ; Clk        ; 3.029 ; 2.798 ; Rise       ; Clk             ;
;  DRAM_DQ[8]  ; Clk        ; 3.003 ; 2.772 ; Rise       ; Clk             ;
;  DRAM_DQ[9]  ; Clk        ; 3.003 ; 2.772 ; Rise       ; Clk             ;
;  DRAM_DQ[10] ; Clk        ; 3.025 ; 2.794 ; Rise       ; Clk             ;
;  DRAM_DQ[11] ; Clk        ; 2.973 ; 2.742 ; Rise       ; Clk             ;
;  DRAM_DQ[12] ; Clk        ; 3.025 ; 2.794 ; Rise       ; Clk             ;
;  DRAM_DQ[13] ; Clk        ; 2.998 ; 2.767 ; Rise       ; Clk             ;
;  DRAM_DQ[14] ; Clk        ; 2.894 ; 2.698 ; Rise       ; Clk             ;
;  DRAM_DQ[15] ; Clk        ; 3.003 ; 2.772 ; Rise       ; Clk             ;
;  DRAM_DQ[16] ; Clk        ; 3.006 ; 2.775 ; Rise       ; Clk             ;
;  DRAM_DQ[17] ; Clk        ; 2.995 ; 2.764 ; Rise       ; Clk             ;
;  DRAM_DQ[18] ; Clk        ; 3.011 ; 2.780 ; Rise       ; Clk             ;
;  DRAM_DQ[19] ; Clk        ; 3.002 ; 2.771 ; Rise       ; Clk             ;
;  DRAM_DQ[20] ; Clk        ; 3.002 ; 2.771 ; Rise       ; Clk             ;
;  DRAM_DQ[21] ; Clk        ; 2.974 ; 2.743 ; Rise       ; Clk             ;
;  DRAM_DQ[22] ; Clk        ; 3.006 ; 2.775 ; Rise       ; Clk             ;
;  DRAM_DQ[23] ; Clk        ; 2.999 ; 2.768 ; Rise       ; Clk             ;
;  DRAM_DQ[24] ; Clk        ; 3.003 ; 2.772 ; Rise       ; Clk             ;
;  DRAM_DQ[25] ; Clk        ; 3.030 ; 2.799 ; Rise       ; Clk             ;
;  DRAM_DQ[26] ; Clk        ; 3.030 ; 2.799 ; Rise       ; Clk             ;
;  DRAM_DQ[27] ; Clk        ; 3.030 ; 2.799 ; Rise       ; Clk             ;
;  DRAM_DQ[28] ; Clk        ; 3.029 ; 2.798 ; Rise       ; Clk             ;
;  DRAM_DQ[29] ; Clk        ; 3.027 ; 2.796 ; Rise       ; Clk             ;
;  DRAM_DQ[30] ; Clk        ; 3.029 ; 2.798 ; Rise       ; Clk             ;
;  DRAM_DQ[31] ; Clk        ; 3.032 ; 2.801 ; Rise       ; Clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; Clk        ; 3.211     ; 3.410     ; Rise       ; Clk             ;
;  DRAM_DQ[0]  ; Clk        ; 3.268     ; 3.502     ; Rise       ; Clk             ;
;  DRAM_DQ[1]  ; Clk        ; 3.304     ; 3.538     ; Rise       ; Clk             ;
;  DRAM_DQ[2]  ; Clk        ; 3.315     ; 3.549     ; Rise       ; Clk             ;
;  DRAM_DQ[3]  ; Clk        ; 3.290     ; 3.524     ; Rise       ; Clk             ;
;  DRAM_DQ[4]  ; Clk        ; 3.315     ; 3.549     ; Rise       ; Clk             ;
;  DRAM_DQ[5]  ; Clk        ; 3.312     ; 3.546     ; Rise       ; Clk             ;
;  DRAM_DQ[6]  ; Clk        ; 3.312     ; 3.546     ; Rise       ; Clk             ;
;  DRAM_DQ[7]  ; Clk        ; 3.313     ; 3.547     ; Rise       ; Clk             ;
;  DRAM_DQ[8]  ; Clk        ; 3.286     ; 3.520     ; Rise       ; Clk             ;
;  DRAM_DQ[9]  ; Clk        ; 3.286     ; 3.520     ; Rise       ; Clk             ;
;  DRAM_DQ[10] ; Clk        ; 3.309     ; 3.543     ; Rise       ; Clk             ;
;  DRAM_DQ[11] ; Clk        ; 3.255     ; 3.489     ; Rise       ; Clk             ;
;  DRAM_DQ[12] ; Clk        ; 3.309     ; 3.543     ; Rise       ; Clk             ;
;  DRAM_DQ[13] ; Clk        ; 3.281     ; 3.515     ; Rise       ; Clk             ;
;  DRAM_DQ[14] ; Clk        ; 3.211     ; 3.410     ; Rise       ; Clk             ;
;  DRAM_DQ[15] ; Clk        ; 3.286     ; 3.520     ; Rise       ; Clk             ;
;  DRAM_DQ[16] ; Clk        ; 3.288     ; 3.522     ; Rise       ; Clk             ;
;  DRAM_DQ[17] ; Clk        ; 3.277     ; 3.511     ; Rise       ; Clk             ;
;  DRAM_DQ[18] ; Clk        ; 3.294     ; 3.528     ; Rise       ; Clk             ;
;  DRAM_DQ[19] ; Clk        ; 3.285     ; 3.519     ; Rise       ; Clk             ;
;  DRAM_DQ[20] ; Clk        ; 3.285     ; 3.519     ; Rise       ; Clk             ;
;  DRAM_DQ[21] ; Clk        ; 3.255     ; 3.489     ; Rise       ; Clk             ;
;  DRAM_DQ[22] ; Clk        ; 3.288     ; 3.522     ; Rise       ; Clk             ;
;  DRAM_DQ[23] ; Clk        ; 3.281     ; 3.515     ; Rise       ; Clk             ;
;  DRAM_DQ[24] ; Clk        ; 3.286     ; 3.520     ; Rise       ; Clk             ;
;  DRAM_DQ[25] ; Clk        ; 3.314     ; 3.548     ; Rise       ; Clk             ;
;  DRAM_DQ[26] ; Clk        ; 3.314     ; 3.548     ; Rise       ; Clk             ;
;  DRAM_DQ[27] ; Clk        ; 3.314     ; 3.548     ; Rise       ; Clk             ;
;  DRAM_DQ[28] ; Clk        ; 3.313     ; 3.547     ; Rise       ; Clk             ;
;  DRAM_DQ[29] ; Clk        ; 3.311     ; 3.545     ; Rise       ; Clk             ;
;  DRAM_DQ[30] ; Clk        ; 3.313     ; 3.547     ; Rise       ; Clk             ;
;  DRAM_DQ[31] ; Clk        ; 3.316     ; 3.550     ; Rise       ; Clk             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; Clk        ; 2.762     ; 2.958     ; Rise       ; Clk             ;
;  DRAM_DQ[0]  ; Clk        ; 2.819     ; 3.050     ; Rise       ; Clk             ;
;  DRAM_DQ[1]  ; Clk        ; 2.854     ; 3.085     ; Rise       ; Clk             ;
;  DRAM_DQ[2]  ; Clk        ; 2.865     ; 3.096     ; Rise       ; Clk             ;
;  DRAM_DQ[3]  ; Clk        ; 2.841     ; 3.072     ; Rise       ; Clk             ;
;  DRAM_DQ[4]  ; Clk        ; 2.865     ; 3.096     ; Rise       ; Clk             ;
;  DRAM_DQ[5]  ; Clk        ; 2.861     ; 3.092     ; Rise       ; Clk             ;
;  DRAM_DQ[6]  ; Clk        ; 2.861     ; 3.092     ; Rise       ; Clk             ;
;  DRAM_DQ[7]  ; Clk        ; 2.862     ; 3.093     ; Rise       ; Clk             ;
;  DRAM_DQ[8]  ; Clk        ; 2.836     ; 3.067     ; Rise       ; Clk             ;
;  DRAM_DQ[9]  ; Clk        ; 2.836     ; 3.067     ; Rise       ; Clk             ;
;  DRAM_DQ[10] ; Clk        ; 2.858     ; 3.089     ; Rise       ; Clk             ;
;  DRAM_DQ[11] ; Clk        ; 2.806     ; 3.037     ; Rise       ; Clk             ;
;  DRAM_DQ[12] ; Clk        ; 2.858     ; 3.089     ; Rise       ; Clk             ;
;  DRAM_DQ[13] ; Clk        ; 2.831     ; 3.062     ; Rise       ; Clk             ;
;  DRAM_DQ[14] ; Clk        ; 2.762     ; 2.958     ; Rise       ; Clk             ;
;  DRAM_DQ[15] ; Clk        ; 2.836     ; 3.067     ; Rise       ; Clk             ;
;  DRAM_DQ[16] ; Clk        ; 2.839     ; 3.070     ; Rise       ; Clk             ;
;  DRAM_DQ[17] ; Clk        ; 2.828     ; 3.059     ; Rise       ; Clk             ;
;  DRAM_DQ[18] ; Clk        ; 2.844     ; 3.075     ; Rise       ; Clk             ;
;  DRAM_DQ[19] ; Clk        ; 2.835     ; 3.066     ; Rise       ; Clk             ;
;  DRAM_DQ[20] ; Clk        ; 2.835     ; 3.066     ; Rise       ; Clk             ;
;  DRAM_DQ[21] ; Clk        ; 2.807     ; 3.038     ; Rise       ; Clk             ;
;  DRAM_DQ[22] ; Clk        ; 2.839     ; 3.070     ; Rise       ; Clk             ;
;  DRAM_DQ[23] ; Clk        ; 2.832     ; 3.063     ; Rise       ; Clk             ;
;  DRAM_DQ[24] ; Clk        ; 2.836     ; 3.067     ; Rise       ; Clk             ;
;  DRAM_DQ[25] ; Clk        ; 2.863     ; 3.094     ; Rise       ; Clk             ;
;  DRAM_DQ[26] ; Clk        ; 2.863     ; 3.094     ; Rise       ; Clk             ;
;  DRAM_DQ[27] ; Clk        ; 2.863     ; 3.094     ; Rise       ; Clk             ;
;  DRAM_DQ[28] ; Clk        ; 2.862     ; 3.093     ; Rise       ; Clk             ;
;  DRAM_DQ[29] ; Clk        ; 2.860     ; 3.091     ; Rise       ; Clk             ;
;  DRAM_DQ[30] ; Clk        ; 2.862     ; 3.093     ; Rise       ; Clk             ;
;  DRAM_DQ[31] ; Clk        ; 2.865     ; 3.096     ; Rise       ; Clk             ;
+--------------+------------+-----------+-----------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 13
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 34.462 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; Clk                 ; 7.107  ; 0.000         ;
; altera_reserved_tck ; 48.744 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; Clk                 ; 0.174 ; 0.000         ;
; altera_reserved_tck ; 0.183 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; Clk                 ; 16.594 ; 0.000         ;
; altera_reserved_tck ; 49.555 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.550 ; 0.000         ;
; Clk                 ; 2.221 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; Clk                 ; 9.183  ; 0.000             ;
; altera_reserved_tck ; 49.303 ; 0.000             ;
+---------------------+--------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Clk'                                                                                                             ;
+--------+-----------------------------------------------------+----------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+----------+--------------+-------------+--------------+------------+------------+
; 7.107  ; CLOCK_50                                            ; DRAM_CLK ; Clk          ; Clk         ; 10.000       ; 0.000      ; 0.893      ;
; 11.423 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[1]  ; HEX0[5]  ; Clk          ; Clk         ; 20.000       ; -1.545     ; 5.032      ;
; 11.428 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[0]  ; HEX0[5]  ; Clk          ; Clk         ; 20.000       ; -1.545     ; 5.027      ;
; 11.439 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[3]  ; HEX0[5]  ; Clk          ; Clk         ; 20.000       ; -1.545     ; 5.016      ;
; 11.442 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[1]  ; HEX0[1]  ; Clk          ; Clk         ; 20.000       ; -1.545     ; 5.013      ;
; 11.445 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[0]  ; HEX0[1]  ; Clk          ; Clk         ; 20.000       ; -1.545     ; 5.010      ;
; 11.456 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[3]  ; HEX0[1]  ; Clk          ; Clk         ; 20.000       ; -1.545     ; 4.999      ;
; 11.554 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[20] ; HEX5[1]  ; Clk          ; Clk         ; 20.000       ; -1.537     ; 4.909      ;
; 11.555 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[21] ; HEX5[1]  ; Clk          ; Clk         ; 20.000       ; -1.537     ; 4.908      ;
; 11.567 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[26] ; HEX6[5]  ; Clk          ; Clk         ; 20.000       ; -1.514     ; 4.919      ;
; 11.585 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[2]  ; HEX0[5]  ; Clk          ; Clk         ; 20.000       ; -1.545     ; 4.870      ;
; 11.598 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[2]  ; HEX0[1]  ; Clk          ; Clk         ; 20.000       ; -1.545     ; 4.857      ;
; 11.600 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[25] ; HEX6[5]  ; Clk          ; Clk         ; 20.000       ; -1.514     ; 4.886      ;
; 11.654 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[23] ; HEX5[1]  ; Clk          ; Clk         ; 20.000       ; -1.537     ; 4.809      ;
; 11.700 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[27] ; HEX6[5]  ; Clk          ; Clk         ; 20.000       ; -1.514     ; 4.786      ;
; 11.720 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[24] ; HEX6[5]  ; Clk          ; Clk         ; 20.000       ; -1.514     ; 4.766      ;
; 11.734 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[15] ; HEX3[2]  ; Clk          ; Clk         ; 20.000       ; -1.543     ; 4.723      ;
; 11.755 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[22] ; HEX5[1]  ; Clk          ; Clk         ; 20.000       ; -1.537     ; 4.708      ;
; 11.829 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[13] ; HEX3[2]  ; Clk          ; Clk         ; 20.000       ; -1.543     ; 4.628      ;
; 11.853 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[12] ; HEX3[2]  ; Clk          ; Clk         ; 20.000       ; -1.543     ; 4.604      ;
; 11.908 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[14] ; HEX3[2]  ; Clk          ; Clk         ; 20.000       ; -1.543     ; 4.549      ;
; 11.914 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[20] ; HEX5[5]  ; Clk          ; Clk         ; 20.000       ; -1.537     ; 4.549      ;
; 11.918 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[21] ; HEX5[5]  ; Clk          ; Clk         ; 20.000       ; -1.537     ; 4.545      ;
; 11.973 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[19] ; HEX4[6]  ; Clk          ; Clk         ; 20.000       ; -1.546     ; 4.481      ;
; 11.987 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[17] ; HEX4[6]  ; Clk          ; Clk         ; 20.000       ; -1.546     ; 4.467      ;
; 11.998 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[23] ; HEX5[5]  ; Clk          ; Clk         ; 20.000       ; -1.537     ; 4.465      ;
; 12.018 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[20] ; HEX5[4]  ; Clk          ; Clk         ; 20.000       ; -1.537     ; 4.445      ;
; 12.066 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[16] ; HEX4[6]  ; Clk          ; Clk         ; 20.000       ; -1.546     ; 4.388      ;
; 12.085 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[22] ; HEX5[5]  ; Clk          ; Clk         ; 20.000       ; -1.537     ; 4.378      ;
; 12.086 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[23] ; HEX5[4]  ; Clk          ; Clk         ; 20.000       ; -1.537     ; 4.377      ;
; 12.089 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[5]  ; HEX1[5]  ; Clk          ; Clk         ; 20.000       ; -1.552     ; 4.359      ;
; 12.137 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[18] ; HEX4[6]  ; Clk          ; Clk         ; 20.000       ; -1.546     ; 4.317      ;
; 12.146 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[7]  ; HEX1[5]  ; Clk          ; Clk         ; 20.000       ; -1.552     ; 4.302      ;
; 12.182 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[6]  ; HEX1[5]  ; Clk          ; Clk         ; 20.000       ; -1.552     ; 4.266      ;
; 12.238 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[21] ; HEX5[4]  ; Clk          ; Clk         ; 20.000       ; -1.537     ; 4.225      ;
; 12.253 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[22] ; HEX5[4]  ; Clk          ; Clk         ; 20.000       ; -1.537     ; 4.210      ;
; 12.259 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[20] ; HEX5[3]  ; Clk          ; Clk         ; 20.000       ; -1.537     ; 4.204      ;
; 12.265 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[4]  ; HEX1[5]  ; Clk          ; Clk         ; 20.000       ; -1.552     ; 4.183      ;
; 12.273 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[23] ; HEX5[3]  ; Clk          ; Clk         ; 20.000       ; -1.537     ; 4.190      ;
; 12.334 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[5]  ; HEX1[6]  ; Clk          ; Clk         ; 20.000       ; -1.552     ; 4.114      ;
; 12.351 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[6]  ; HEX1[6]  ; Clk          ; Clk         ; 20.000       ; -1.552     ; 4.097      ;
; 12.430 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[17] ; HEX4[2]  ; Clk          ; Clk         ; 20.000       ; -1.546     ; 4.024      ;
; 12.430 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[22] ; HEX5[3]  ; Clk          ; Clk         ; 20.000       ; -1.537     ; 4.033      ;
; 12.445 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[1]  ; HEX0[6]  ; Clk          ; Clk         ; 20.000       ; -1.545     ; 4.010      ;
; 12.445 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[19] ; HEX4[2]  ; Clk          ; Clk         ; 20.000       ; -1.546     ; 4.009      ;
; 12.453 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[2]  ; HEX0[6]  ; Clk          ; Clk         ; 20.000       ; -1.545     ; 4.002      ;
; 12.460 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[3]  ; HEX0[6]  ; Clk          ; Clk         ; 20.000       ; -1.545     ; 3.995      ;
; 12.467 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[28] ; HEX7[3]  ; Clk          ; Clk         ; 20.000       ; -1.536     ; 3.997      ;
; 12.479 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[21] ; HEX5[3]  ; Clk          ; Clk         ; 20.000       ; -1.537     ; 3.984      ;
; 12.510 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[4]  ; HEX1[6]  ; Clk          ; Clk         ; 20.000       ; -1.552     ; 3.938      ;
; 12.538 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[11] ; HEX2[2]  ; Clk          ; Clk         ; 20.000       ; -1.535     ; 3.927      ;
; 12.554 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[30] ; HEX7[3]  ; Clk          ; Clk         ; 20.000       ; -1.536     ; 3.910      ;
; 12.559 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[7]  ; HEX1[6]  ; Clk          ; Clk         ; 20.000       ; -1.552     ; 3.889      ;
; 12.582 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[16] ; HEX4[2]  ; Clk          ; Clk         ; 20.000       ; -1.546     ; 3.872      ;
; 12.594 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[18] ; HEX4[2]  ; Clk          ; Clk         ; 20.000       ; -1.546     ; 3.860      ;
; 12.597 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[27] ; HEX6[4]  ; Clk          ; Clk         ; 20.000       ; -1.514     ; 3.889      ;
; 12.602 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[0]  ; HEX0[6]  ; Clk          ; Clk         ; 20.000       ; -1.545     ; 3.853      ;
; 12.613 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[11] ; HEX2[5]  ; Clk          ; Clk         ; 20.000       ; -1.535     ; 3.852      ;
; 12.624 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[9]  ; HEX2[2]  ; Clk          ; Clk         ; 20.000       ; -1.535     ; 3.841      ;
; 12.636 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[31] ; HEX7[3]  ; Clk          ; Clk         ; 20.000       ; -1.536     ; 3.828      ;
; 12.642 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[10] ; HEX2[2]  ; Clk          ; Clk         ; 20.000       ; -1.535     ; 3.823      ;
; 12.643 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[17] ; HEX4[5]  ; Clk          ; Clk         ; 20.000       ; -1.546     ; 3.811      ;
; 12.652 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[25] ; HEX6[4]  ; Clk          ; Clk         ; 20.000       ; -1.514     ; 3.834      ;
; 12.666 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[24] ; HEX6[4]  ; Clk          ; Clk         ; 20.000       ; -1.514     ; 3.820      ;
; 12.667 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[19] ; HEX4[5]  ; Clk          ; Clk         ; 20.000       ; -1.546     ; 3.787      ;
; 12.687 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[28] ; HEX7[5]  ; Clk          ; Clk         ; 20.000       ; -1.536     ; 3.777      ;
; 12.702 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[9]  ; HEX2[5]  ; Clk          ; Clk         ; 20.000       ; -1.535     ; 3.763      ;
; 12.710 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[29] ; HEX7[3]  ; Clk          ; Clk         ; 20.000       ; -1.536     ; 3.754      ;
; 12.721 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[21] ; HEX5[6]  ; Clk          ; Clk         ; 20.000       ; -1.537     ; 3.742      ;
; 12.725 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[16] ; HEX4[5]  ; Clk          ; Clk         ; 20.000       ; -1.546     ; 3.729      ;
; 12.749 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[25] ; HEX6[2]  ; Clk          ; Clk         ; 20.000       ; -1.514     ; 3.737      ;
; 12.749 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[26] ; HEX6[2]  ; Clk          ; Clk         ; 20.000       ; -1.514     ; 3.737      ;
; 12.751 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[10] ; HEX2[5]  ; Clk          ; Clk         ; 20.000       ; -1.535     ; 3.714      ;
; 12.756 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[11] ; HEX2[1]  ; Clk          ; Clk         ; 20.000       ; -1.535     ; 3.709      ;
; 12.762 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[20] ; HEX5[0]  ; Clk          ; Clk         ; 20.000       ; -1.537     ; 3.701      ;
; 12.768 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[21] ; HEX5[0]  ; Clk          ; Clk         ; 20.000       ; -1.537     ; 3.695      ;
; 12.774 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[30] ; HEX7[5]  ; Clk          ; Clk         ; 20.000       ; -1.536     ; 3.690      ;
; 12.774 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[20] ; HEX5[6]  ; Clk          ; Clk         ; 20.000       ; -1.537     ; 3.689      ;
; 12.796 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[18] ; HEX4[5]  ; Clk          ; Clk         ; 20.000       ; -1.546     ; 3.658      ;
; 12.804 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[26] ; HEX6[4]  ; Clk          ; Clk         ; 20.000       ; -1.514     ; 3.682      ;
; 12.809 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[0]  ; HEX0[3]  ; Clk          ; Clk         ; 20.000       ; -1.545     ; 3.646      ;
; 12.809 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[12] ; HEX3[3]  ; Clk          ; Clk         ; 20.000       ; -1.543     ; 3.648      ;
; 12.817 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[15] ; HEX3[3]  ; Clk          ; Clk         ; 20.000       ; -1.543     ; 3.640      ;
; 12.819 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[11] ; HEX2[3]  ; Clk          ; Clk         ; 20.000       ; -1.535     ; 3.646      ;
; 12.819 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[15] ; HEX3[4]  ; Clk          ; Clk         ; 20.000       ; -1.543     ; 3.638      ;
; 12.822 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[0]  ; HEX0[4]  ; Clk          ; Clk         ; 20.000       ; -1.545     ; 3.633      ;
; 12.823 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[13] ; HEX3[4]  ; Clk          ; Clk         ; 20.000       ; -1.543     ; 3.634      ;
; 12.832 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[11] ; HEX2[4]  ; Clk          ; Clk         ; 20.000       ; -1.535     ; 3.633      ;
; 12.837 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[3]  ; HEX0[3]  ; Clk          ; Clk         ; 20.000       ; -1.545     ; 3.618      ;
; 12.841 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[8]  ; HEX2[2]  ; Clk          ; Clk         ; 20.000       ; -1.535     ; 3.624      ;
; 12.843 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[27] ; HEX6[2]  ; Clk          ; Clk         ; 20.000       ; -1.514     ; 3.643      ;
; 12.843 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[9]  ; HEX2[1]  ; Clk          ; Clk         ; 20.000       ; -1.535     ; 3.622      ;
; 12.844 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[11] ; HEX2[0]  ; Clk          ; Clk         ; 20.000       ; -1.535     ; 3.621      ;
; 12.844 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[8]  ; HEX2[4]  ; Clk          ; Clk         ; 20.000       ; -1.535     ; 3.621      ;
; 12.845 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[31] ; HEX7[5]  ; Clk          ; Clk         ; 20.000       ; -1.536     ; 3.619      ;
; 12.848 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[23] ; HEX5[0]  ; Clk          ; Clk         ; 20.000       ; -1.537     ; 3.615      ;
; 12.855 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[12] ; HEX3[4]  ; Clk          ; Clk         ; 20.000       ; -1.543     ; 3.602      ;
; 12.858 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[28] ; HEX7[4]  ; Clk          ; Clk         ; 20.000       ; -1.536     ; 3.606      ;
; 12.860 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[8]  ; HEX2[1]  ; Clk          ; Clk         ; 20.000       ; -1.535     ; 3.605      ;
; 12.866 ; lab9_soc:lab9_qsystem|lab9_soc_aes:aes|data_out[13] ; HEX3[5]  ; Clk          ; Clk         ; 20.000       ; -1.543     ; 3.591      ;
+--------+-----------------------------------------------------+----------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.744 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.708      ;
; 48.773 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.673      ;
; 48.775 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 1.665      ;
; 48.920 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 1.533      ;
; 49.102 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 1.351      ;
; 49.142 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.304      ;
; 49.166 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.280      ;
; 49.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.264      ;
; 49.225 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.221      ;
; 49.308 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.453      ; 1.152      ;
; 49.340 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.453      ; 1.120      ;
; 49.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.045      ;
; 97.611 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.345      ;
; 97.611 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.345      ;
; 97.611 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.345      ;
; 97.611 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.345      ;
; 97.611 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.345      ;
; 97.611 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.345      ;
; 97.611 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.345      ;
; 97.611 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.345      ;
; 97.611 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.345      ;
; 97.611 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.345      ;
; 97.611 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.345      ;
; 97.748 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                          ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.214      ;
; 97.750 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.219      ;
; 97.750 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.219      ;
; 97.750 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.219      ;
; 97.750 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.219      ;
; 97.750 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.219      ;
; 97.750 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.219      ;
; 97.750 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.219      ;
; 97.750 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.219      ;
; 97.750 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.219      ;
; 97.750 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.219      ;
; 97.750 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.219      ;
; 97.788 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.170      ;
; 97.788 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.170      ;
; 97.788 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.170      ;
; 97.788 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.170      ;
; 97.788 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.170      ;
; 97.788 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.170      ;
; 97.788 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.170      ;
; 97.819 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.147      ;
; 97.819 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.147      ;
; 97.819 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.147      ;
; 97.819 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.147      ;
; 97.828 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.138      ;
; 97.828 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.138      ;
; 97.828 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.138      ;
; 97.828 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.138      ;
; 97.838 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                          ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.124      ;
; 97.850 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.119      ;
; 97.850 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.119      ;
; 97.850 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.119      ;
; 97.850 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.119      ;
; 97.850 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.119      ;
; 97.850 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.119      ;
; 97.850 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.119      ;
; 97.850 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.119      ;
; 97.850 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.119      ;
; 97.850 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.119      ;
; 97.850 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.119      ;
; 97.866 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.089      ;
; 97.884 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.071      ;
; 97.904 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                          ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.065      ;
; 97.913 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.056      ;
; 97.913 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.056      ;
; 97.913 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.056      ;
; 97.913 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.056      ;
; 97.913 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.056      ;
; 97.913 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.056      ;
; 97.913 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.056      ;
; 97.913 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.056      ;
; 97.913 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.056      ;
; 97.913 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.056      ;
; 97.913 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.056      ;
; 97.942 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.029      ;
; 97.942 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.029      ;
; 97.942 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.029      ;
; 97.942 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.029      ;
; 97.942 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.029      ;
; 97.942 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.029      ;
; 97.942 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.029      ;
; 97.973 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                          ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.998      ;
; 97.988 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                          ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.980      ;
; 98.042 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.929      ;
; 98.042 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.929      ;
; 98.042 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.929      ;
; 98.042 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.929      ;
; 98.042 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.929      ;
; 98.042 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.929      ;
; 98.042 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.929      ;
; 98.047 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.925      ;
; 98.047 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.925      ;
; 98.047 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.925      ;
; 98.047 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.925      ;
; 98.049 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                          ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.920      ;
; 98.050 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.918      ;
; 98.056 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.916      ;
; 98.056 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.916      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.174 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                                                                                                   ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                                                                                                                                ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|i_read                                                                                                                                                                                                                                                                           ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|i_read                                                                                                                                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.049      ; 0.307      ;
; 0.181 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                         ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                                                                ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                                                                                                            ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                                                                                            ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                                                                                                                                 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                                                                                                                ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                                                                                            ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                         ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                                                                                            ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                                                                            ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|d_write                                                                                                                                                                                                                                                                          ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|d_write                                                                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                           ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|d_read                                                                                                                                                                                                                                                                           ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|d_read                                                                                                                                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                              ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                            ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                            ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][105]                                                                                                                                                                                                                                            ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][105]                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:lab9_qsystem|lab9_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                                                           ; lab9_soc:lab9_qsystem|lab9_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                          ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                      ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                     ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                  ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                   ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|hbreak_pending                                                                                                                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug|jtag_break                                                                                                   ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug|jtag_break                                                  ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug|break_on_reset                                                                                               ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug|break_on_reset                                              ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab9_soc_nios2_qsys_0_cpu_nios2_ocimem|jtag_rd                                                                                                            ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab9_soc_nios2_qsys_0_cpu_nios2_ocimem|jtag_rd                                                           ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug|resetlatch                                                                                                   ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug|resetlatch                                                  ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab9_soc_nios2_qsys_0_cpu_nios2_ocimem|jtag_ram_wr                                                                                                        ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab9_soc_nios2_qsys_0_cpu_nios2_ocimem|jtag_ram_wr                                                       ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                            ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_ienable[10]                                           ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                           ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                                                                                            ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_state.000000001                                                                                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_count[1]                                                                                                                                                                                                                                                                                                                   ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_count[1]                                                                                                                                                                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_count[0]                                                                                                                                                                                                                                                                                                                   ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_count[0]                                                                                                                                                                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                                                                                            ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_state.000100000                                                                                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                                                           ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entries[1]                                                                                                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entries[0]                                                                                                                                                                                                                                           ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entries[0]                                                                                                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                      ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                     ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|wr_address                                                                                                                                                                                                                                           ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|wr_address                                                                                                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                          ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|write                                                                                                                                                                                                ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|write                                                                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aes_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aes_s1_translator|wait_latency_counter[1]                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                      ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                     ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                      ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                     ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                      ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|lab9_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                     ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                         ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                  ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                  ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_avalon_reg:the_lab9_soc_nios2_qsys_0_cpu_nios2_avalon_reg|oci_single_step_mode                                      ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab9_soc_nios2_qsys_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab9_soc_nios2_qsys_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                      ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug|monitor_error                                                                                                ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug|monitor_error                                               ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                         ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                  ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug|monitor_go                                                                                                   ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug|monitor_go                                                  ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                    ; Clk          ; Clk         ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                                                                                                          ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address                                                                                                                                                                                                                                           ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|rd_address                                                                                                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                    ; Clk          ; Clk         ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                    ; Clk          ; Clk         ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|refresh_request                                                                                                                                                                                                                                                                                                              ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|refresh_request                                                                                                                                                                                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|init_done                                                                                                                                                                                                                                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|init_done                                                                                                                                                                                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                                                     ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                    ; Clk          ; Clk         ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                                                                   ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                                                                                   ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_state.000                                                                                                                                                                                                                                                                                                                  ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_state.000                                                                                                                                                                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_state.101                                                                                                                                                                                                                                                                                                                  ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_state.101                                                                                                                                                                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_count[2]                                                                                                                                                                                                                                                                                                                   ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_count[2]                                                                                                                                                                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_next.101                                                                                                                                                                                                                                                                                                                   ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_next.101                                                                                                                                                                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_next.000                                                                                                                                                                                                                                                                                                                   ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_next.000                                                                                                                                                                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                                                                                                    ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.039      ; 0.307      ;
; 0.188 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                                                                                                                                                            ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.314      ;
; 0.190 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                         ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aes_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aes_s1_translator|wait_latency_counter[0]                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.314      ;
; 0.216 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|write                                                                                                                                                                                                ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab9_soc_nios2_qsys_0_cpu_nios2_ocimem|waitrequest                                                       ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.340      ;
; 0.249 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[10]                                                                                                                                                                                                           ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|D_iw[10]                                                                                                                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.374      ;
; 0.250 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                        ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|rd_valid[0]                                                                                                                                                                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.039      ; 0.373      ;
; 0.250 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                   ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; Clk          ; Clk         ; 0.000        ; 0.041      ; 0.375      ;
; 0.253 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                  ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                ; Clk          ; Clk         ; 0.000        ; 0.049      ; 0.386      ;
; 0.254 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                      ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                    ; Clk          ; Clk         ; 0.000        ; 0.049      ; 0.387      ;
; 0.255 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                                                                             ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                            ; Clk          ; Clk         ; 0.000        ; 0.043      ; 0.382      ;
; 0.256 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[17]                                                                                                                                                                                                                                          ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|active_data[17]                                                                                                                                                                                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.382      ;
; 0.256 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                              ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:aes_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.040      ; 0.380      ;
; 0.257 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_sysclk:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_sysclk|jdo[7] ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_oci_break:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci_break|break_readreg[7]                                            ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.383      ;
; 0.258 ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|lab9_soc_sdram_input_efifo_module:the_lab9_soc_sdram_input_efifo_module|entry_0[16]                                                                                                                                                                                                                                          ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|active_data[16]                                                                                                                                                                                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.042      ; 0.384      ;
; 0.258 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                 ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                               ; Clk          ; Clk         ; 0.000        ; 0.049      ; 0.391      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.183 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.316      ;
; 0.185 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.317      ;
; 0.186 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.318      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.316      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.318      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.318      ;
; 0.194 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[30]                                                       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.318      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.319      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.320      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[29]                                                       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.325      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.326      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.326      ;
; 0.202 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[4]                                                        ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.326      ;
; 0.202 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[2]                                                        ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.326      ;
; 0.203 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.327      ;
; 0.203 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[20]                                                       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.327      ;
; 0.205 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.329      ;
; 0.216 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.340      ;
; 0.222 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.347      ;
; 0.251 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[12]                                                       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.376      ;
; 0.252 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[10]                                                       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.377      ;
; 0.254 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.378      ;
; 0.257 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.381      ;
; 0.260 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[27]                                                       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.384      ;
; 0.261 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.385      ;
; 0.263 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.387      ;
; 0.263 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[3]                                                        ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.387      ;
; 0.264 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.388      ;
; 0.265 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.389      ;
; 0.265 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.389      ;
; 0.265 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.389      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.391      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.391      ;
; 0.268 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.400      ;
; 0.268 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.392      ;
; 0.269 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.394      ;
; 0.270 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.395      ;
; 0.270 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.394      ;
; 0.270 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.394      ;
; 0.272 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.396      ;
; 0.273 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.397      ;
; 0.274 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.398      ;
; 0.275 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[16]                                                       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.398      ;
; 0.275 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.399      ;
; 0.290 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.414      ;
; 0.290 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.414      ;
; 0.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[34]                                                       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.419      ;
; 0.296 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[21]                                                       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.420      ;
; 0.297 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.421      ;
; 0.297 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[13]                                                       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.422      ;
; 0.298 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[23]                                                       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.422      ;
; 0.299 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.423      ;
; 0.299 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[11]                                                       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.424      ;
; 0.300 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.423      ;
; 0.300 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.424      ;
; 0.303 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[18]                                                       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[26]                                                       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[19]                                                       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.427      ;
; 0.304 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[6]                                                        ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.428      ;
; 0.305 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[5]                                                        ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.429      ;
; 0.306 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[33]                                                       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.430      ;
; 0.307 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.431      ;
; 0.308 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.432      ;
; 0.308 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.432      ;
; 0.308 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.432      ;
; 0.308 ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[7]                                                        ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.432      ;
; 0.310 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.433      ;
; 0.310 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.434      ;
; 0.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.435      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.436      ;
; 0.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.436      ;
; 0.313 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.436      ;
; 0.313 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.436      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Clk'                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                           ; To Node                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.594 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_dqm[3]                                                                                                                               ; Clk          ; Clk         ; 20.000       ; -0.054     ; 3.312      ;
; 16.594 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_addr[3]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.054     ; 3.312      ;
; 16.595 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_dqm[2]                                                                                                                               ; Clk          ; Clk         ; 20.000       ; -0.073     ; 3.292      ;
; 16.595 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[22]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.061     ; 3.304      ;
; 16.595 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[17]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.073     ; 3.292      ;
; 16.595 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[16]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.061     ; 3.304      ;
; 16.596 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[20]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.064     ; 3.300      ;
; 16.596 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[19]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.064     ; 3.300      ;
; 16.597 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[16]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.115     ; 3.246      ;
; 16.597 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[17]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.127     ; 3.234      ;
; 16.597 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[22]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.115     ; 3.246      ;
; 16.598 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[21]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.093     ; 3.269      ;
; 16.598 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[19]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.118     ; 3.242      ;
; 16.598 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[20]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.118     ; 3.242      ;
; 16.600 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[21]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.147     ; 3.211      ;
; 16.604 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[23]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.068     ; 3.288      ;
; 16.604 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[18]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.056     ; 3.300      ;
; 16.606 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[18]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.110     ; 3.242      ;
; 16.606 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[23]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.122     ; 3.230      ;
; 16.608 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_dqm[0]                                                                                                                               ; Clk          ; Clk         ; 20.000       ; -0.026     ; 3.326      ;
; 16.608 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[31]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.026     ; 3.326      ;
; 16.608 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[12]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.035     ; 3.317      ;
; 16.608 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[10]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.035     ; 3.317      ;
; 16.608 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[1]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.038     ; 3.314      ;
; 16.609 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105] ; Clk          ; Clk         ; 20.000       ; -0.042     ; 3.356      ;
; 16.609 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]  ; Clk          ; Clk         ; 20.000       ; -0.042     ; 3.356      ;
; 16.609 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]  ; Clk          ; Clk         ; 20.000       ; -0.040     ; 3.358      ;
; 16.609 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]  ; Clk          ; Clk         ; 20.000       ; -0.042     ; 3.356      ;
; 16.609 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]  ; Clk          ; Clk         ; 20.000       ; -0.042     ; 3.356      ;
; 16.609 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]  ; Clk          ; Clk         ; 20.000       ; -0.042     ; 3.356      ;
; 16.609 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]  ; Clk          ; Clk         ; 20.000       ; -0.042     ; 3.356      ;
; 16.609 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]  ; Clk          ; Clk         ; 20.000       ; -0.042     ; 3.356      ;
; 16.609 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]  ; Clk          ; Clk         ; 20.000       ; -0.040     ; 3.358      ;
; 16.609 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]   ; Clk          ; Clk         ; 20.000       ; -0.042     ; 3.356      ;
; 16.610 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[29]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.029     ; 3.321      ;
; 16.610 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_addr[10]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.029     ; 3.321      ;
; 16.610 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[12]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.089     ; 3.259      ;
; 16.610 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[10]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.089     ; 3.259      ;
; 16.610 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[31]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.080     ; 3.268      ;
; 16.610 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[1]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.092     ; 3.256      ;
; 16.611 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[30]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.027     ; 3.322      ;
; 16.611 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[28]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.027     ; 3.322      ;
; 16.611 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[7]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.027     ; 3.322      ;
; 16.611 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[3]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.048     ; 3.301      ;
; 16.611 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_addr[11]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.054     ; 3.295      ;
; 16.611 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_addr[0]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.027     ; 3.322      ;
; 16.612 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[27]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.026     ; 3.322      ;
; 16.612 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[26]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.026     ; 3.322      ;
; 16.612 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[25]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.026     ; 3.322      ;
; 16.612 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[13]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.058     ; 3.290      ;
; 16.612 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[11]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.082     ; 3.266      ;
; 16.612 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_addr[8]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.063     ; 3.285      ;
; 16.612 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_addr[6]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.063     ; 3.285      ;
; 16.612 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_addr[5]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.058     ; 3.290      ;
; 16.612 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_addr[4]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.082     ; 3.266      ;
; 16.612 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_addr[1]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.082     ; 3.266      ;
; 16.612 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_addr[12]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.058     ; 3.290      ;
; 16.612 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_bank[1]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.027     ; 3.321      ;
; 16.612 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[29]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.083     ; 3.263      ;
; 16.613 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_dqm[1]                                                                                                                               ; Clk          ; Clk         ; 20.000       ; -0.075     ; 3.272      ;
; 16.613 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_addr[2]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.089     ; 3.258      ;
; 16.613 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_bank[0]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.089     ; 3.258      ;
; 16.613 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[3]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.102     ; 3.243      ;
; 16.613 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[7]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.081     ; 3.264      ;
; 16.613 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[28]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.081     ; 3.264      ;
; 16.613 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[30]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.081     ; 3.264      ;
; 16.614 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[14]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.068     ; 3.278      ;
; 16.614 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[0]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.068     ; 3.278      ;
; 16.614 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_addr[9]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.068     ; 3.278      ;
; 16.614 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[11]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.136     ; 3.208      ;
; 16.614 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[13]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.112     ; 3.232      ;
; 16.614 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[25]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.080     ; 3.264      ;
; 16.614 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[26]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.080     ; 3.264      ;
; 16.614 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[27]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.080     ; 3.264      ;
; 16.616 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[6]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.032     ; 3.312      ;
; 16.616 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[5]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.032     ; 3.312      ;
; 16.616 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[4]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.028     ; 3.316      ;
; 16.616 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[2]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.028     ; 3.316      ;
; 16.616 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[14]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.122     ; 3.220      ;
; 16.616 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[0]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.122     ; 3.220      ;
; 16.618 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[2]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.082     ; 3.258      ;
; 16.618 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[5]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.086     ; 3.254      ;
; 16.618 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[6]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.086     ; 3.254      ;
; 16.618 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[4]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.082     ; 3.258      ;
; 16.619 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[24]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.054     ; 3.287      ;
; 16.619 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[15]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.054     ; 3.287      ;
; 16.619 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[9]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.054     ; 3.287      ;
; 16.619 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_data[8]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.054     ; 3.287      ;
; 16.619 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|m_addr[7]                                                                                                                              ; Clk          ; Clk         ; 20.000       ; -0.048     ; 3.293      ;
; 16.621 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[15]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.108     ; 3.229      ;
; 16.621 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[8]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.108     ; 3.229      ;
; 16.621 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[9]                                                                                                                             ; Clk          ; Clk         ; 20.000       ; -0.108     ; 3.229      ;
; 16.621 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[24]                                                                                                                            ; Clk          ; Clk         ; 20.000       ; -0.108     ; 3.229      ;
; 16.623 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]  ; Clk          ; Clk         ; 20.000       ; -0.049     ; 3.335      ;
; 16.623 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]  ; Clk          ; Clk         ; 20.000       ; -0.049     ; 3.335      ;
; 16.623 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]  ; Clk          ; Clk         ; 20.000       ; -0.049     ; 3.335      ;
; 16.623 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]  ; Clk          ; Clk         ; 20.000       ; -0.049     ; 3.335      ;
; 16.623 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]  ; Clk          ; Clk         ; 20.000       ; -0.049     ; 3.335      ;
; 16.623 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]  ; Clk          ; Clk         ; 20.000       ; -0.049     ; 3.335      ;
; 16.623 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]  ; Clk          ; Clk         ; 20.000       ; -0.049     ; 3.335      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.555 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 0.898      ;
; 98.727 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.227      ;
; 98.902 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.078      ;
; 98.902 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.078      ;
; 98.902 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.078      ;
; 98.902 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.078      ;
; 98.902 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.078      ;
; 98.902 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.078      ;
; 98.902 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.078      ;
; 98.902 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.078      ;
; 98.902 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.078      ;
; 98.902 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.078      ;
; 98.902 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.078      ;
; 98.902 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.078      ;
; 99.042 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.932      ;
; 99.042 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.932      ;
; 99.043 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.931      ;
; 99.043 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.931      ;
; 99.043 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 0.931      ;
; 99.044 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.923      ;
; 99.044 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.923      ;
; 99.044 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.923      ;
; 99.212 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.756      ;
; 99.212 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.756      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.550  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.675      ;
; 0.550  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.675      ;
; 0.683  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.807      ;
; 0.683  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.807      ;
; 0.683  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.807      ;
; 0.687  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.818      ;
; 0.687  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.818      ;
; 0.690  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.821      ;
; 0.690  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.821      ;
; 0.690  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.821      ;
; 0.786  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.923      ;
; 0.786  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.923      ;
; 0.786  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.923      ;
; 0.786  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.923      ;
; 0.786  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.923      ;
; 0.786  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.923      ;
; 0.786  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.923      ;
; 0.786  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.923      ;
; 0.786  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.923      ;
; 0.786  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.923      ;
; 0.786  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.923      ;
; 0.786  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.923      ;
; 0.935  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.027      ; 1.046      ;
; 50.179 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.529      ; 0.792      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Clk'                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.221 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                    ; Clk          ; Clk         ; 0.000        ; 0.258      ; 2.563      ;
; 2.221 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                    ; Clk          ; Clk         ; 0.000        ; 0.258      ; 2.563      ;
; 2.221 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                    ; Clk          ; Clk         ; 0.000        ; 0.258      ; 2.563      ;
; 2.221 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                    ; Clk          ; Clk         ; 0.000        ; 0.258      ; 2.563      ;
; 2.221 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                    ; Clk          ; Clk         ; 0.000        ; 0.258      ; 2.563      ;
; 2.221 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                    ; Clk          ; Clk         ; 0.000        ; 0.258      ; 2.563      ;
; 2.221 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                    ; Clk          ; Clk         ; 0.000        ; 0.258      ; 2.563      ;
; 2.221 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                    ; Clk          ; Clk         ; 0.000        ; 0.258      ; 2.563      ;
; 2.222 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                             ; Clk          ; Clk         ; 0.000        ; 0.239      ; 2.545      ;
; 2.222 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                   ; Clk          ; Clk         ; 0.000        ; 0.239      ; 2.545      ;
; 2.222 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                ; Clk          ; Clk         ; 0.000        ; 0.239      ; 2.545      ;
; 2.222 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                    ; Clk          ; Clk         ; 0.000        ; 0.239      ; 2.545      ;
; 2.222 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]     ; Clk          ; Clk         ; 0.000        ; 0.239      ; 2.545      ;
; 2.232 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                                                             ; Clk          ; Clk         ; 0.000        ; 0.238      ; 2.554      ;
; 2.232 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; Clk          ; Clk         ; 0.000        ; 0.238      ; 2.554      ;
; 2.232 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|D_valid                                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.238      ; 2.554      ;
; 2.232 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|i_read                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.238      ; 2.554      ;
; 2.232 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; Clk          ; Clk         ; 0.000        ; 0.238      ; 2.554      ;
; 2.232 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; Clk          ; Clk         ; 0.000        ; 0.238      ; 2.554      ;
; 2.232 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; Clk          ; Clk         ; 0.000        ; 0.238      ; 2.554      ;
; 2.232 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                     ; Clk          ; Clk         ; 0.000        ; 0.238      ; 2.554      ;
; 2.236 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aes_s1_translator|av_readdata_pre[0]                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.240      ; 2.560      ;
; 2.236 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aes_s1_translator|av_readdata_pre[21]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.240      ; 2.560      ;
; 2.236 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[21]                                                           ; Clk          ; Clk         ; 0.000        ; 0.240      ; 2.560      ;
; 2.236 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator|av_readdata_pre[20]                                                           ; Clk          ; Clk         ; 0.000        ; 0.240      ; 2.560      ;
; 2.236 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                    ; Clk          ; Clk         ; 0.000        ; 0.240      ; 2.560      ;
; 2.236 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                    ; Clk          ; Clk         ; 0.000        ; 0.240      ; 2.560      ;
; 2.236 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                    ; Clk          ; Clk         ; 0.000        ; 0.240      ; 2.560      ;
; 2.236 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                     ; Clk          ; Clk         ; 0.000        ; 0.239      ; 2.559      ;
; 2.236 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                    ; Clk          ; Clk         ; 0.000        ; 0.239      ; 2.559      ;
; 2.236 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                    ; Clk          ; Clk         ; 0.000        ; 0.239      ; 2.559      ;
; 2.236 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                    ; Clk          ; Clk         ; 0.000        ; 0.239      ; 2.559      ;
; 2.236 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                    ; Clk          ; Clk         ; 0.000        ; 0.240      ; 2.560      ;
; 2.236 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                    ; Clk          ; Clk         ; 0.000        ; 0.240      ; 2.560      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|E_valid_from_R                                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.044      ; 2.562      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|d_write                                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.044      ; 2.562      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_valid                                                                                                                          ; Clk          ; Clk         ; 0.000        ; 0.044      ; 2.562      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|av_ld_waiting_for_data                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.044      ; 2.562      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|d_read                                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.044      ; 2.562      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|av_ld_byte2_data[1]                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.046      ; 2.564      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|av_ld_byte2_data[2]                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.046      ; 2.564      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|av_ld_aligning_data                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.044      ; 2.562      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|av_ld_align_cycle[0]                                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.045      ; 2.563      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.045      ; 2.563      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|av_ld_byte3_data[0]                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.046      ; 2.564      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|av_ld_byte2_data[5]                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.046      ; 2.564      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|av_ld_byte2_data[4]                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.046      ; 2.564      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|av_ld_byte2_data[3]                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.046      ; 2.564      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|av_ld_byte2_data[0]                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.046      ; 2.564      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|av_ld_byte0_data[0]                                                                                                              ; Clk          ; Clk         ; 0.000        ; 0.044      ; 2.562      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; Clk          ; Clk         ; 0.000        ; 0.045      ; 2.563      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; Clk          ; Clk         ; 0.000        ; 0.045      ; 2.563      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:aes_s1_translator|av_readdata_pre[19]                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.046      ; 2.564      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_alu_result[17]                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.053      ; 2.571      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_alu_result[18]                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.053      ; 2.571      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_alu_result[19]                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.053      ; 2.571      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_alu_result[20]                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.053      ; 2.571      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_alu_result[29]                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.063      ; 2.581      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_alu_result[1]                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.063      ; 2.581      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_alu_result[0]                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.063      ; 2.581      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|W_alu_result[31]                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.063      ; 2.581      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|R_ctrl_retaddr                                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.055      ; 2.573      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|R_ctrl_st                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.058      ; 2.576      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|R_wr_dst_reg                                                                                                                     ; Clk          ; Clk         ; 0.000        ; 0.058      ; 2.576      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|R_dst_regnum[4]                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.058      ; 2.576      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|R_dst_regnum[3]                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.058      ; 2.576      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|R_dst_regnum[2]                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.058      ; 2.576      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|R_dst_regnum[1]                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.058      ; 2.576      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|R_dst_regnum[0]                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.058      ; 2.576      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|d_writedata[12]                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.056      ; 2.574      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|R_ctrl_ld_signed                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.054      ; 2.572      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|R_ctrl_ld                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.054      ; 2.572      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|R_ctrl_jmp_direct                                                                                                                ; Clk          ; Clk         ; 0.000        ; 0.054      ; 2.572      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|R_ctrl_uncond_cti_non_br                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.054      ; 2.572      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|R_ctrl_force_src2_zero                                                                                                           ; Clk          ; Clk         ; 0.000        ; 0.056      ; 2.574      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|d_byteenable[0]                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.063      ; 2.581      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|d_byteenable[3]                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.063      ; 2.581      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|d_byteenable[1]                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.063      ; 2.581      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|d_byteenable[2]                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.063      ; 2.581      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|R_ctrl_unsigned_lo_imm16                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.055      ; 2.573      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|R_ctrl_hi_imm16                                                                                                                  ; Clk          ; Clk         ; 0.000        ; 0.055      ; 2.573      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|R_ctrl_br_uncond                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.055      ; 2.573      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|R_ctrl_logic                                                                                                                     ; Clk          ; Clk         ; 0.000        ; 0.055      ; 2.573      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|R_ctrl_break                                                                                                                     ; Clk          ; Clk         ; 0.000        ; 0.053      ; 2.571      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|R_src2_use_imm                                                                                                                   ; Clk          ; Clk         ; 0.000        ; 0.055      ; 2.573      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|R_ctrl_br                                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.054      ; 2.572      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|R_ctrl_shift_rot                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.053      ; 2.571      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|R_ctrl_src_imm5_shift_rot                                                                                                        ; Clk          ; Clk         ; 0.000        ; 0.053      ; 2.571      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|R_ctrl_rot_right                                                                                                                 ; Clk          ; Clk         ; 0.000        ; 0.053      ; 2.571      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|R_ctrl_shift_logical                                                                                                             ; Clk          ; Clk         ; 0.000        ; 0.053      ; 2.571      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|R_ctrl_rd_ctl_reg                                                                                                                ; Clk          ; Clk         ; 0.000        ; 0.053      ; 2.571      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|R_ctrl_wrctl_inst                                                                                                                ; Clk          ; Clk         ; 0.000        ; 0.053      ; 2.571      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|F_pc[23]                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.053      ; 2.571      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|E_src1[22]                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.058      ; 2.576      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|E_src1[21]                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.058      ; 2.576      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|F_pc[18]                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.053      ; 2.571      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|E_src1[19]                                                                                                                       ; Clk          ; Clk         ; 0.000        ; 0.058      ; 2.576      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|F_pc[17]                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.053      ; 2.571      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|F_pc[16]                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.053      ; 2.571      ;
; 2.434 ; lab9_soc:lab9_qsystem|altera_reset_controller:rst_controller|r_sync_rst ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|F_pc[15]                                                                                                                         ; Clk          ; Clk         ; 0.000        ; 0.053      ; 2.571      ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.183 ; 9.338        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                           ;
; 9.183 ; 9.338        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_10                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.183 ; 9.338        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_12                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.183 ; 9.338        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_31                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.183 ; 9.338        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_5                                                                                                                                                                                                                                                                                                                                                                           ;
; 9.183 ; 9.338        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_6                                                                                                                                                                                                                                                                                                                                                                           ;
; 9.184 ; 9.339        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_17                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.184 ; 9.339        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_2                                                                                                                                                                                                                                                                                                                                                                           ;
; 9.184 ; 9.339        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_4                                                                                                                                                                                                                                                                                                                                                                           ;
; 9.185 ; 9.340        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_15                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.185 ; 9.340        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_16                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.185 ; 9.340        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_18                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.185 ; 9.340        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_19                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.185 ; 9.340        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_20                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.185 ; 9.340        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_22                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.185 ; 9.340        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_24                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.185 ; 9.340        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_3                                                                                                                                                                                                                                                                                                                                                                           ;
; 9.185 ; 9.340        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_8                                                                                                                                                                                                                                                                                                                                                                           ;
; 9.185 ; 9.340        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_9                                                                                                                                                                                                                                                                                                                                                                           ;
; 9.186 ; 9.341        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_11                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.186 ; 9.341        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_21                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.186 ; 9.341        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_23                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.186 ; 9.341        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_28                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.186 ; 9.341        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_29                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.186 ; 9.341        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_30                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.186 ; 9.341        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_7                                                                                                                                                                                                                                                                                                                                                                           ;
; 9.187 ; 9.371        ; 0.184          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                                                                                                                                                                                                                 ;
; 9.187 ; 9.371        ; 0.184          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                                                                                                                                                                                                                 ;
; 9.187 ; 9.371        ; 0.184          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                                                                                                                                                                                                                 ;
; 9.187 ; 9.371        ; 0.184          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                                                                                                                                                                                                                                 ;
; 9.187 ; 9.371        ; 0.184          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                                                                                                                                                                                                                                 ;
; 9.187 ; 9.371        ; 0.184          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                                                                                                                                                                                                                                 ;
; 9.187 ; 9.371        ; 0.184          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                                                                                                                                                                                                                                 ;
; 9.187 ; 9.371        ; 0.184          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                                                                                                                                                                                                                                 ;
; 9.187 ; 9.371        ; 0.184          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                                                                                                                                                                                                                                 ;
; 9.187 ; 9.371        ; 0.184          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                                                                                                                                                                                                                                 ;
; 9.187 ; 9.371        ; 0.184          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                                                                                                                                                                                                                                 ;
; 9.187 ; 9.371        ; 0.184          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                                                                                                                                                                                                                                 ;
; 9.187 ; 9.371        ; 0.184          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                                                                                                                                                                                                                                 ;
; 9.187 ; 9.371        ; 0.184          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                                                                                                                                                                                                                                 ;
; 9.187 ; 9.371        ; 0.184          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                                                                                                                                                                                                                                 ;
; 9.187 ; 9.371        ; 0.184          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                                                                                                                                                                                                                                 ;
; 9.187 ; 9.371        ; 0.184          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                                                                                                                                                                                                                                 ;
; 9.187 ; 9.371        ; 0.184          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                                                                                                                                                                                                                                 ;
; 9.187 ; 9.371        ; 0.184          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]                                                                                                                                                                                                                                                 ;
; 9.187 ; 9.371        ; 0.184          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                                                                                                 ;
; 9.187 ; 9.371        ; 0.184          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                                                                                                 ;
; 9.187 ; 9.342        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe                                                                                                                                                                                                                                                                                                                                                                                        ;
; 9.187 ; 9.342        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_13                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.187 ; 9.342        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_14                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.187 ; 9.342        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_25                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.187 ; 9.342        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_26                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.187 ; 9.342        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|oe~_Duplicate_27                                                                                                                                                                                                                                                                                                                                                                          ;
; 9.188 ; 9.343        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[10]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.188 ; 9.343        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[12]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.188 ; 9.343        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[1]                                                                                                                                                                                                                                                                                                                                                                                ;
; 9.188 ; 9.343        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[31]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.188 ; 9.343        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[5]                                                                                                                                                                                                                                                                                                                                                                                ;
; 9.188 ; 9.343        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[6]                                                                                                                                                                                                                                                                                                                                                                                ;
; 9.189 ; 9.344        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[17]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.189 ; 9.344        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[2]                                                                                                                                                                                                                                                                                                                                                                                ;
; 9.189 ; 9.344        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[4]                                                                                                                                                                                                                                                                                                                                                                                ;
; 9.190 ; 9.345        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[15]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.190 ; 9.345        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[16]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.190 ; 9.345        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[18]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.190 ; 9.345        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[19]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.190 ; 9.345        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[20]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.190 ; 9.345        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[22]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.190 ; 9.345        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[24]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.190 ; 9.345        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[3]                                                                                                                                                                                                                                                                                                                                                                                ;
; 9.190 ; 9.345        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[8]                                                                                                                                                                                                                                                                                                                                                                                ;
; 9.190 ; 9.345        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[9]                                                                                                                                                                                                                                                                                                                                                                                ;
; 9.191 ; 9.375        ; 0.184          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                                                                                                                                                                                                                                 ;
; 9.191 ; 9.346        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[11]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.191 ; 9.346        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[21]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.191 ; 9.346        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[23]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.191 ; 9.346        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[28]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.191 ; 9.346        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[29]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.191 ; 9.346        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[30]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.191 ; 9.346        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[7]                                                                                                                                                                                                                                                                                                                                                                                ;
; 9.192 ; 9.376        ; 0.184          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                                                                                                                                                                                                                                ;
; 9.192 ; 9.376        ; 0.184          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                                                                                                                                                                                                                                 ;
; 9.192 ; 9.376        ; 0.184          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                                                                                                                                                                                                                 ;
; 9.192 ; 9.376        ; 0.184          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                                                                                                                                                                                                 ;
; 9.192 ; 9.376        ; 0.184          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                                                                                                                                                                                                     ;
; 9.192 ; 9.347        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[0]                                                                                                                                                                                                                                                                                                                                                                                ;
; 9.192 ; 9.347        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[13]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.192 ; 9.347        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[14]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.192 ; 9.347        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[25]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.192 ; 9.347        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[26]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.192 ; 9.347        ; 0.155          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_sdram:sdram|za_data[27]                                                                                                                                                                                                                                                                                                                                                                               ;
; 9.201 ; 9.431        ; 0.230          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                                            ;
; 9.201 ; 9.431        ; 0.230          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                                                                                                  ;
; 9.201 ; 9.431        ; 0.230          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                                                                                                                            ;
; 9.201 ; 9.431        ; 0.230          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_noc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                                                                                                                                  ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_register_bank_a_module:lab9_soc_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                           ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_register_bank_a_module:lab9_soc_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                 ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_register_bank_b_module:lab9_soc_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                           ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_register_bank_b_module:lab9_soc_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                 ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; Clk   ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_nios2_ocimem:the_lab9_soc_nios2_qsys_0_cpu_nios2_ocimem|lab9_soc_nios2_qsys_0_cpu_ociram_sp_ram_module:lab9_soc_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_address_reg0 ;
+-------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                           ;
; 49.325 ; 49.509       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.325 ; 49.509       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.325 ; 49.509       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.325 ; 49.509       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.325 ; 49.509       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|ir_out[0]                                                    ;
; 49.325 ; 49.509       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|ir_out[1]                                                    ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[10]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[11]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[12]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[13]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[14]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[1]                                                        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[2]                                                        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[31]                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[3]                                                        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[4]                                                        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[5]                                                        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[6]                                                        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[7]                                                        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[8]                                                        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[9]                                                        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                          ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                          ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                          ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                          ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                            ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                            ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                            ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                            ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                       ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                       ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[36]                                                       ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[37]                                                       ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                       ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                               ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                               ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                               ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                                 ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                 ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                 ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                 ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                 ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                                                                                 ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                                ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                                ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                                ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                                ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                                ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                                ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                                                                ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                                                                                                    ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                                                                                    ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                                                                                                    ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                                                                                                    ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                    ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                                 ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                            ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                           ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                           ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                           ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                           ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                           ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                           ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                            ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                            ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                            ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                            ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                            ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                            ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                            ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                            ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                            ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                          ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                          ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                          ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                           ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                           ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                           ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                                           ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                           ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                                           ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                            ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|DRsize.000                                                   ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|DRsize.010                                                   ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|DRsize.100                                                   ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[0]                                                        ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[15]                                                       ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[16]                                                       ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[17]                                                       ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[18]                                                       ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[19]                                                       ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[20]                                                       ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab9_soc:lab9_qsystem|lab9_soc_nios2_qsys_0:nios2_qsys_0|lab9_soc_nios2_qsys_0_cpu:cpu|lab9_soc_nios2_qsys_0_cpu_nios2_oci:the_lab9_soc_nios2_qsys_0_cpu_nios2_oci|lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_wrapper|lab9_soc_nios2_qsys_0_cpu_debug_slave_tck:the_lab9_soc_nios2_qsys_0_cpu_debug_slave_tck|sr[21]                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; Clk        ; 2.093 ; 2.808 ; Rise       ; Clk             ;
;  DRAM_DQ[0]  ; Clk        ; 2.043 ; 2.758 ; Rise       ; Clk             ;
;  DRAM_DQ[1]  ; Clk        ; 2.033 ; 2.748 ; Rise       ; Clk             ;
;  DRAM_DQ[2]  ; Clk        ; 2.023 ; 2.738 ; Rise       ; Clk             ;
;  DRAM_DQ[3]  ; Clk        ; 2.053 ; 2.768 ; Rise       ; Clk             ;
;  DRAM_DQ[4]  ; Clk        ; 2.013 ; 2.728 ; Rise       ; Clk             ;
;  DRAM_DQ[5]  ; Clk        ; 2.037 ; 2.752 ; Rise       ; Clk             ;
;  DRAM_DQ[6]  ; Clk        ; 2.047 ; 2.762 ; Rise       ; Clk             ;
;  DRAM_DQ[7]  ; Clk        ; 2.022 ; 2.737 ; Rise       ; Clk             ;
;  DRAM_DQ[8]  ; Clk        ; 2.039 ; 2.754 ; Rise       ; Clk             ;
;  DRAM_DQ[9]  ; Clk        ; 2.049 ; 2.764 ; Rise       ; Clk             ;
;  DRAM_DQ[10] ; Clk        ; 2.060 ; 2.775 ; Rise       ; Clk             ;
;  DRAM_DQ[11] ; Clk        ; 2.067 ; 2.782 ; Rise       ; Clk             ;
;  DRAM_DQ[12] ; Clk        ; 2.040 ; 2.755 ; Rise       ; Clk             ;
;  DRAM_DQ[13] ; Clk        ; 2.093 ; 2.808 ; Rise       ; Clk             ;
;  DRAM_DQ[14] ; Clk        ; 2.073 ; 2.788 ; Rise       ; Clk             ;
;  DRAM_DQ[15] ; Clk        ; 2.069 ; 2.784 ; Rise       ; Clk             ;
;  DRAM_DQ[16] ; Clk        ; 2.011 ; 2.726 ; Rise       ; Clk             ;
;  DRAM_DQ[17] ; Clk        ; 2.023 ; 2.738 ; Rise       ; Clk             ;
;  DRAM_DQ[18] ; Clk        ; 2.026 ; 2.741 ; Rise       ; Clk             ;
;  DRAM_DQ[19] ; Clk        ; 2.034 ; 2.749 ; Rise       ; Clk             ;
;  DRAM_DQ[20] ; Clk        ; 2.024 ; 2.739 ; Rise       ; Clk             ;
;  DRAM_DQ[21] ; Clk        ; 2.053 ; 2.768 ; Rise       ; Clk             ;
;  DRAM_DQ[22] ; Clk        ; 2.021 ; 2.736 ; Rise       ; Clk             ;
;  DRAM_DQ[23] ; Clk        ; 2.008 ; 2.723 ; Rise       ; Clk             ;
;  DRAM_DQ[24] ; Clk        ; 2.009 ; 2.724 ; Rise       ; Clk             ;
;  DRAM_DQ[25] ; Clk        ; 1.981 ; 2.696 ; Rise       ; Clk             ;
;  DRAM_DQ[26] ; Clk        ; 2.011 ; 2.726 ; Rise       ; Clk             ;
;  DRAM_DQ[27] ; Clk        ; 2.011 ; 2.726 ; Rise       ; Clk             ;
;  DRAM_DQ[28] ; Clk        ; 1.992 ; 2.707 ; Rise       ; Clk             ;
;  DRAM_DQ[29] ; Clk        ; 1.994 ; 2.709 ; Rise       ; Clk             ;
;  DRAM_DQ[30] ; Clk        ; 2.022 ; 2.737 ; Rise       ; Clk             ;
;  DRAM_DQ[31] ; Clk        ; 2.031 ; 2.746 ; Rise       ; Clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; Clk        ; -1.607 ; -2.316 ; Rise       ; Clk             ;
;  DRAM_DQ[0]  ; Clk        ; -1.671 ; -2.380 ; Rise       ; Clk             ;
;  DRAM_DQ[1]  ; Clk        ; -1.659 ; -2.368 ; Rise       ; Clk             ;
;  DRAM_DQ[2]  ; Clk        ; -1.649 ; -2.358 ; Rise       ; Clk             ;
;  DRAM_DQ[3]  ; Clk        ; -1.680 ; -2.389 ; Rise       ; Clk             ;
;  DRAM_DQ[4]  ; Clk        ; -1.639 ; -2.348 ; Rise       ; Clk             ;
;  DRAM_DQ[5]  ; Clk        ; -1.663 ; -2.372 ; Rise       ; Clk             ;
;  DRAM_DQ[6]  ; Clk        ; -1.673 ; -2.382 ; Rise       ; Clk             ;
;  DRAM_DQ[7]  ; Clk        ; -1.648 ; -2.357 ; Rise       ; Clk             ;
;  DRAM_DQ[8]  ; Clk        ; -1.666 ; -2.375 ; Rise       ; Clk             ;
;  DRAM_DQ[9]  ; Clk        ; -1.676 ; -2.385 ; Rise       ; Clk             ;
;  DRAM_DQ[10] ; Clk        ; -1.686 ; -2.395 ; Rise       ; Clk             ;
;  DRAM_DQ[11] ; Clk        ; -1.695 ; -2.404 ; Rise       ; Clk             ;
;  DRAM_DQ[12] ; Clk        ; -1.666 ; -2.375 ; Rise       ; Clk             ;
;  DRAM_DQ[13] ; Clk        ; -1.720 ; -2.429 ; Rise       ; Clk             ;
;  DRAM_DQ[14] ; Clk        ; -1.701 ; -2.410 ; Rise       ; Clk             ;
;  DRAM_DQ[15] ; Clk        ; -1.696 ; -2.405 ; Rise       ; Clk             ;
;  DRAM_DQ[16] ; Clk        ; -1.638 ; -2.347 ; Rise       ; Clk             ;
;  DRAM_DQ[17] ; Clk        ; -1.650 ; -2.359 ; Rise       ; Clk             ;
;  DRAM_DQ[18] ; Clk        ; -1.653 ; -2.362 ; Rise       ; Clk             ;
;  DRAM_DQ[19] ; Clk        ; -1.662 ; -2.371 ; Rise       ; Clk             ;
;  DRAM_DQ[20] ; Clk        ; -1.652 ; -2.361 ; Rise       ; Clk             ;
;  DRAM_DQ[21] ; Clk        ; -1.681 ; -2.390 ; Rise       ; Clk             ;
;  DRAM_DQ[22] ; Clk        ; -1.648 ; -2.357 ; Rise       ; Clk             ;
;  DRAM_DQ[23] ; Clk        ; -1.635 ; -2.344 ; Rise       ; Clk             ;
;  DRAM_DQ[24] ; Clk        ; -1.636 ; -2.345 ; Rise       ; Clk             ;
;  DRAM_DQ[25] ; Clk        ; -1.607 ; -2.316 ; Rise       ; Clk             ;
;  DRAM_DQ[26] ; Clk        ; -1.637 ; -2.346 ; Rise       ; Clk             ;
;  DRAM_DQ[27] ; Clk        ; -1.637 ; -2.346 ; Rise       ; Clk             ;
;  DRAM_DQ[28] ; Clk        ; -1.618 ; -2.327 ; Rise       ; Clk             ;
;  DRAM_DQ[29] ; Clk        ; -1.620 ; -2.329 ; Rise       ; Clk             ;
;  DRAM_DQ[30] ; Clk        ; -1.648 ; -2.357 ; Rise       ; Clk             ;
;  DRAM_DQ[31] ; Clk        ; -1.657 ; -2.366 ; Rise       ; Clk             ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; DRAM_ADDR[*]   ; Clk        ; 2.221 ; 2.084 ; Rise       ; Clk             ;
;  DRAM_ADDR[0]  ; Clk        ; 2.194 ; 2.057 ; Rise       ; Clk             ;
;  DRAM_ADDR[1]  ; Clk        ; 2.137 ; 2.000 ; Rise       ; Clk             ;
;  DRAM_ADDR[2]  ; Clk        ; 2.049 ; 1.933 ; Rise       ; Clk             ;
;  DRAM_ADDR[3]  ; Clk        ; 2.221 ; 2.084 ; Rise       ; Clk             ;
;  DRAM_ADDR[4]  ; Clk        ; 2.147 ; 2.010 ; Rise       ; Clk             ;
;  DRAM_ADDR[5]  ; Clk        ; 2.162 ; 2.025 ; Rise       ; Clk             ;
;  DRAM_ADDR[6]  ; Clk        ; 2.086 ; 1.970 ; Rise       ; Clk             ;
;  DRAM_ADDR[7]  ; Clk        ; 2.112 ; 1.996 ; Rise       ; Clk             ;
;  DRAM_ADDR[8]  ; Clk        ; 2.166 ; 2.029 ; Rise       ; Clk             ;
;  DRAM_ADDR[9]  ; Clk        ; 2.161 ; 2.024 ; Rise       ; Clk             ;
;  DRAM_ADDR[10] ; Clk        ; 2.122 ; 2.006 ; Rise       ; Clk             ;
;  DRAM_ADDR[11] ; Clk        ; 2.186 ; 2.049 ; Rise       ; Clk             ;
;  DRAM_ADDR[12] ; Clk        ; 2.172 ; 2.035 ; Rise       ; Clk             ;
; DRAM_BA[*]     ; Clk        ; 2.193 ; 2.056 ; Rise       ; Clk             ;
;  DRAM_BA[0]    ; Clk        ; 2.059 ; 1.943 ; Rise       ; Clk             ;
;  DRAM_BA[1]    ; Clk        ; 2.193 ; 2.056 ; Rise       ; Clk             ;
; DRAM_CAS_N     ; Clk        ; 2.154 ; 2.017 ; Rise       ; Clk             ;
; DRAM_CLK       ; Clk        ; 0.346 ; 0.893 ; Rise       ; Clk             ;
; DRAM_CS_N      ; Clk        ; 2.213 ; 2.076 ; Rise       ; Clk             ;
; DRAM_DQ[*]     ; Clk        ; 2.256 ; 2.119 ; Rise       ; Clk             ;
;  DRAM_DQ[0]    ; Clk        ; 2.171 ; 2.034 ; Rise       ; Clk             ;
;  DRAM_DQ[1]    ; Clk        ; 2.223 ; 2.086 ; Rise       ; Clk             ;
;  DRAM_DQ[2]    ; Clk        ; 2.233 ; 2.096 ; Rise       ; Clk             ;
;  DRAM_DQ[3]    ; Clk        ; 2.222 ; 2.085 ; Rise       ; Clk             ;
;  DRAM_DQ[4]    ; Clk        ; 2.223 ; 2.086 ; Rise       ; Clk             ;
;  DRAM_DQ[5]    ; Clk        ; 2.239 ; 2.102 ; Rise       ; Clk             ;
;  DRAM_DQ[6]    ; Clk        ; 2.249 ; 2.112 ; Rise       ; Clk             ;
;  DRAM_DQ[7]    ; Clk        ; 2.234 ; 2.097 ; Rise       ; Clk             ;
;  DRAM_DQ[8]    ; Clk        ; 2.196 ; 2.059 ; Rise       ; Clk             ;
;  DRAM_DQ[9]    ; Clk        ; 2.206 ; 2.069 ; Rise       ; Clk             ;
;  DRAM_DQ[10]   ; Clk        ; 2.256 ; 2.119 ; Rise       ; Clk             ;
;  DRAM_DQ[11]   ; Clk        ; 2.167 ; 2.030 ; Rise       ; Clk             ;
;  DRAM_DQ[12]   ; Clk        ; 2.236 ; 2.099 ; Rise       ; Clk             ;
;  DRAM_DQ[13]   ; Clk        ; 2.242 ; 2.105 ; Rise       ; Clk             ;
;  DRAM_DQ[14]   ; Clk        ; 2.121 ; 2.005 ; Rise       ; Clk             ;
;  DRAM_DQ[15]   ; Clk        ; 2.226 ; 2.089 ; Rise       ; Clk             ;
;  DRAM_DQ[16]   ; Clk        ; 2.184 ; 2.047 ; Rise       ; Clk             ;
;  DRAM_DQ[17]   ; Clk        ; 2.172 ; 2.035 ; Rise       ; Clk             ;
;  DRAM_DQ[18]   ; Clk        ; 2.209 ; 2.072 ; Rise       ; Clk             ;
;  DRAM_DQ[19]   ; Clk        ; 2.200 ; 2.063 ; Rise       ; Clk             ;
;  DRAM_DQ[20]   ; Clk        ; 2.190 ; 2.053 ; Rise       ; Clk             ;
;  DRAM_DQ[21]   ; Clk        ; 2.161 ; 2.024 ; Rise       ; Clk             ;
;  DRAM_DQ[22]   ; Clk        ; 2.194 ; 2.057 ; Rise       ; Clk             ;
;  DRAM_DQ[23]   ; Clk        ; 2.167 ; 2.030 ; Rise       ; Clk             ;
;  DRAM_DQ[24]   ; Clk        ; 2.166 ; 2.029 ; Rise       ; Clk             ;
;  DRAM_DQ[25]   ; Clk        ; 2.195 ; 2.058 ; Rise       ; Clk             ;
;  DRAM_DQ[26]   ; Clk        ; 2.225 ; 2.088 ; Rise       ; Clk             ;
;  DRAM_DQ[27]   ; Clk        ; 2.225 ; 2.088 ; Rise       ; Clk             ;
;  DRAM_DQ[28]   ; Clk        ; 2.204 ; 2.067 ; Rise       ; Clk             ;
;  DRAM_DQ[29]   ; Clk        ; 2.202 ; 2.065 ; Rise       ; Clk             ;
;  DRAM_DQ[30]   ; Clk        ; 2.234 ; 2.097 ; Rise       ; Clk             ;
;  DRAM_DQ[31]   ; Clk        ; 2.245 ; 2.108 ; Rise       ; Clk             ;
; DRAM_DQM[*]    ; Clk        ; 2.235 ; 2.098 ; Rise       ; Clk             ;
;  DRAM_DQM[0]   ; Clk        ; 2.235 ; 2.098 ; Rise       ; Clk             ;
;  DRAM_DQM[1]   ; Clk        ; 2.164 ; 2.027 ; Rise       ; Clk             ;
;  DRAM_DQM[2]   ; Clk        ; 2.192 ; 2.055 ; Rise       ; Clk             ;
;  DRAM_DQM[3]   ; Clk        ; 2.101 ; 1.985 ; Rise       ; Clk             ;
; DRAM_RAS_N     ; Clk        ; 2.172 ; 2.035 ; Rise       ; Clk             ;
; DRAM_WE_N      ; Clk        ; 2.149 ; 2.012 ; Rise       ; Clk             ;
; HEX0[*]        ; Clk        ; 6.243 ; 6.577 ; Rise       ; Clk             ;
;  HEX0[0]       ; Clk        ; 4.799 ; 4.956 ; Rise       ; Clk             ;
;  HEX0[1]       ; Clk        ; 6.232 ; 6.558 ; Rise       ; Clk             ;
;  HEX0[2]       ; Clk        ; 4.884 ; 5.048 ; Rise       ; Clk             ;
;  HEX0[3]       ; Clk        ; 4.989 ; 5.191 ; Rise       ; Clk             ;
;  HEX0[4]       ; Clk        ; 4.933 ; 5.178 ; Rise       ; Clk             ;
;  HEX0[5]       ; Clk        ; 6.243 ; 6.577 ; Rise       ; Clk             ;
;  HEX0[6]       ; Clk        ; 5.555 ; 5.266 ; Rise       ; Clk             ;
; HEX1[*]        ; Clk        ; 5.683 ; 5.911 ; Rise       ; Clk             ;
;  HEX1[0]       ; Clk        ; 4.913 ; 5.095 ; Rise       ; Clk             ;
;  HEX1[1]       ; Clk        ; 4.879 ; 5.100 ; Rise       ; Clk             ;
;  HEX1[2]       ; Clk        ; 4.758 ; 4.926 ; Rise       ; Clk             ;
;  HEX1[3]       ; Clk        ; 4.869 ; 5.042 ; Rise       ; Clk             ;
;  HEX1[4]       ; Clk        ; 4.797 ; 4.933 ; Rise       ; Clk             ;
;  HEX1[5]       ; Clk        ; 5.683 ; 5.911 ; Rise       ; Clk             ;
;  HEX1[6]       ; Clk        ; 5.666 ; 5.455 ; Rise       ; Clk             ;
; HEX2[*]        ; Clk        ; 5.223 ; 5.462 ; Rise       ; Clk             ;
;  HEX2[0]       ; Clk        ; 4.928 ; 5.156 ; Rise       ; Clk             ;
;  HEX2[1]       ; Clk        ; 5.007 ; 5.244 ; Rise       ; Clk             ;
;  HEX2[2]       ; Clk        ; 5.223 ; 5.462 ; Rise       ; Clk             ;
;  HEX2[3]       ; Clk        ; 4.969 ; 5.181 ; Rise       ; Clk             ;
;  HEX2[4]       ; Clk        ; 5.018 ; 5.168 ; Rise       ; Clk             ;
;  HEX2[5]       ; Clk        ; 5.147 ; 5.387 ; Rise       ; Clk             ;
;  HEX2[6]       ; Clk        ; 4.947 ; 4.759 ; Rise       ; Clk             ;
; HEX3[*]        ; Clk        ; 6.266 ; 6.082 ; Rise       ; Clk             ;
;  HEX3[0]       ; Clk        ; 4.922 ; 5.088 ; Rise       ; Clk             ;
;  HEX3[1]       ; Clk        ; 4.878 ; 5.072 ; Rise       ; Clk             ;
;  HEX3[2]       ; Clk        ; 6.266 ; 6.082 ; Rise       ; Clk             ;
;  HEX3[3]       ; Clk        ; 5.068 ; 5.191 ; Rise       ; Clk             ;
;  HEX3[4]       ; Clk        ; 5.099 ; 5.181 ; Rise       ; Clk             ;
;  HEX3[5]       ; Clk        ; 5.027 ; 5.134 ; Rise       ; Clk             ;
;  HEX3[6]       ; Clk        ; 4.945 ; 4.815 ; Rise       ; Clk             ;
; HEX4[*]        ; Clk        ; 6.027 ; 5.795 ; Rise       ; Clk             ;
;  HEX4[0]       ; Clk        ; 4.805 ; 4.922 ; Rise       ; Clk             ;
;  HEX4[1]       ; Clk        ; 4.972 ; 5.121 ; Rise       ; Clk             ;
;  HEX4[2]       ; Clk        ; 5.400 ; 5.570 ; Rise       ; Clk             ;
;  HEX4[3]       ; Clk        ; 4.938 ; 5.059 ; Rise       ; Clk             ;
;  HEX4[4]       ; Clk        ; 4.896 ; 4.949 ; Rise       ; Clk             ;
;  HEX4[5]       ; Clk        ; 5.250 ; 5.357 ; Rise       ; Clk             ;
;  HEX4[6]       ; Clk        ; 6.027 ; 5.795 ; Rise       ; Clk             ;
; HEX5[*]        ; Clk        ; 6.446 ; 6.342 ; Rise       ; Clk             ;
;  HEX5[0]       ; Clk        ; 5.101 ; 5.238 ; Rise       ; Clk             ;
;  HEX5[1]       ; Clk        ; 6.446 ; 6.342 ; Rise       ; Clk             ;
;  HEX5[2]       ; Clk        ; 4.806 ; 4.892 ; Rise       ; Clk             ;
;  HEX5[3]       ; Clk        ; 5.574 ; 5.741 ; Rise       ; Clk             ;
;  HEX5[4]       ; Clk        ; 5.766 ; 5.982 ; Rise       ; Clk             ;
;  HEX5[5]       ; Clk        ; 5.852 ; 6.086 ; Rise       ; Clk             ;
;  HEX5[6]       ; Clk        ; 5.279 ; 5.150 ; Rise       ; Clk             ;
; HEX6[*]        ; Clk        ; 6.433 ; 6.277 ; Rise       ; Clk             ;
;  HEX6[0]       ; Clk        ; 4.785 ; 4.896 ; Rise       ; Clk             ;
;  HEX6[1]       ; Clk        ; 4.764 ; 4.871 ; Rise       ; Clk             ;
;  HEX6[2]       ; Clk        ; 5.130 ; 5.251 ; Rise       ; Clk             ;
;  HEX6[3]       ; Clk        ; 4.760 ; 4.854 ; Rise       ; Clk             ;
;  HEX6[4]       ; Clk        ; 5.299 ; 5.403 ; Rise       ; Clk             ;
;  HEX6[5]       ; Clk        ; 6.433 ; 6.277 ; Rise       ; Clk             ;
;  HEX6[6]       ; Clk        ; 4.848 ; 4.746 ; Rise       ; Clk             ;
; HEX7[*]        ; Clk        ; 5.436 ; 5.533 ; Rise       ; Clk             ;
;  HEX7[0]       ; Clk        ; 4.702 ; 4.772 ; Rise       ; Clk             ;
;  HEX7[1]       ; Clk        ; 4.902 ; 5.004 ; Rise       ; Clk             ;
;  HEX7[2]       ; Clk        ; 4.943 ; 4.979 ; Rise       ; Clk             ;
;  HEX7[3]       ; Clk        ; 5.436 ; 5.533 ; Rise       ; Clk             ;
;  HEX7[4]       ; Clk        ; 4.955 ; 5.142 ; Rise       ; Clk             ;
;  HEX7[5]       ; Clk        ; 5.113 ; 5.313 ; Rise       ; Clk             ;
;  HEX7[6]       ; Clk        ; 4.748 ; 4.657 ; Rise       ; Clk             ;
; DRAM_CLK       ; Clk        ; 0.346 ; 0.893 ; Fall       ; Clk             ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; DRAM_ADDR[*]   ; Clk        ; 1.777 ; 1.665 ; Rise       ; Clk             ;
;  DRAM_ADDR[0]  ; Clk        ; 1.919 ; 1.786 ; Rise       ; Clk             ;
;  DRAM_ADDR[1]  ; Clk        ; 1.864 ; 1.731 ; Rise       ; Clk             ;
;  DRAM_ADDR[2]  ; Clk        ; 1.777 ; 1.665 ; Rise       ; Clk             ;
;  DRAM_ADDR[3]  ; Clk        ; 1.947 ; 1.814 ; Rise       ; Clk             ;
;  DRAM_ADDR[4]  ; Clk        ; 1.874 ; 1.741 ; Rise       ; Clk             ;
;  DRAM_ADDR[5]  ; Clk        ; 1.888 ; 1.755 ; Rise       ; Clk             ;
;  DRAM_ADDR[6]  ; Clk        ; 1.813 ; 1.701 ; Rise       ; Clk             ;
;  DRAM_ADDR[7]  ; Clk        ; 1.838 ; 1.726 ; Rise       ; Clk             ;
;  DRAM_ADDR[8]  ; Clk        ; 1.893 ; 1.760 ; Rise       ; Clk             ;
;  DRAM_ADDR[9]  ; Clk        ; 1.888 ; 1.755 ; Rise       ; Clk             ;
;  DRAM_ADDR[10] ; Clk        ; 1.847 ; 1.735 ; Rise       ; Clk             ;
;  DRAM_ADDR[11] ; Clk        ; 1.912 ; 1.779 ; Rise       ; Clk             ;
;  DRAM_ADDR[12] ; Clk        ; 1.898 ; 1.765 ; Rise       ; Clk             ;
; DRAM_BA[*]     ; Clk        ; 1.787 ; 1.675 ; Rise       ; Clk             ;
;  DRAM_BA[0]    ; Clk        ; 1.787 ; 1.675 ; Rise       ; Clk             ;
;  DRAM_BA[1]    ; Clk        ; 1.919 ; 1.786 ; Rise       ; Clk             ;
; DRAM_CAS_N     ; Clk        ; 1.881 ; 1.748 ; Rise       ; Clk             ;
; DRAM_CLK       ; Clk        ; 0.106 ; 0.652 ; Rise       ; Clk             ;
; DRAM_CS_N      ; Clk        ; 1.939 ; 1.806 ; Rise       ; Clk             ;
; DRAM_DQ[*]     ; Clk        ; 1.848 ; 1.736 ; Rise       ; Clk             ;
;  DRAM_DQ[0]    ; Clk        ; 1.898 ; 1.765 ; Rise       ; Clk             ;
;  DRAM_DQ[1]    ; Clk        ; 1.948 ; 1.815 ; Rise       ; Clk             ;
;  DRAM_DQ[2]    ; Clk        ; 1.958 ; 1.825 ; Rise       ; Clk             ;
;  DRAM_DQ[3]    ; Clk        ; 1.948 ; 1.815 ; Rise       ; Clk             ;
;  DRAM_DQ[4]    ; Clk        ; 1.948 ; 1.815 ; Rise       ; Clk             ;
;  DRAM_DQ[5]    ; Clk        ; 1.964 ; 1.831 ; Rise       ; Clk             ;
;  DRAM_DQ[6]    ; Clk        ; 1.974 ; 1.841 ; Rise       ; Clk             ;
;  DRAM_DQ[7]    ; Clk        ; 1.959 ; 1.826 ; Rise       ; Clk             ;
;  DRAM_DQ[8]    ; Clk        ; 1.922 ; 1.789 ; Rise       ; Clk             ;
;  DRAM_DQ[9]    ; Clk        ; 1.932 ; 1.799 ; Rise       ; Clk             ;
;  DRAM_DQ[10]   ; Clk        ; 1.981 ; 1.848 ; Rise       ; Clk             ;
;  DRAM_DQ[11]   ; Clk        ; 1.894 ; 1.761 ; Rise       ; Clk             ;
;  DRAM_DQ[12]   ; Clk        ; 1.961 ; 1.828 ; Rise       ; Clk             ;
;  DRAM_DQ[13]   ; Clk        ; 1.968 ; 1.835 ; Rise       ; Clk             ;
;  DRAM_DQ[14]   ; Clk        ; 1.848 ; 1.736 ; Rise       ; Clk             ;
;  DRAM_DQ[15]   ; Clk        ; 1.952 ; 1.819 ; Rise       ; Clk             ;
;  DRAM_DQ[16]   ; Clk        ; 1.910 ; 1.777 ; Rise       ; Clk             ;
;  DRAM_DQ[17]   ; Clk        ; 1.898 ; 1.765 ; Rise       ; Clk             ;
;  DRAM_DQ[18]   ; Clk        ; 1.935 ; 1.802 ; Rise       ; Clk             ;
;  DRAM_DQ[19]   ; Clk        ; 1.927 ; 1.794 ; Rise       ; Clk             ;
;  DRAM_DQ[20]   ; Clk        ; 1.917 ; 1.784 ; Rise       ; Clk             ;
;  DRAM_DQ[21]   ; Clk        ; 1.888 ; 1.755 ; Rise       ; Clk             ;
;  DRAM_DQ[22]   ; Clk        ; 1.920 ; 1.787 ; Rise       ; Clk             ;
;  DRAM_DQ[23]   ; Clk        ; 1.893 ; 1.760 ; Rise       ; Clk             ;
;  DRAM_DQ[24]   ; Clk        ; 1.892 ; 1.759 ; Rise       ; Clk             ;
;  DRAM_DQ[25]   ; Clk        ; 1.920 ; 1.787 ; Rise       ; Clk             ;
;  DRAM_DQ[26]   ; Clk        ; 1.950 ; 1.817 ; Rise       ; Clk             ;
;  DRAM_DQ[27]   ; Clk        ; 1.950 ; 1.817 ; Rise       ; Clk             ;
;  DRAM_DQ[28]   ; Clk        ; 1.929 ; 1.796 ; Rise       ; Clk             ;
;  DRAM_DQ[29]   ; Clk        ; 1.927 ; 1.794 ; Rise       ; Clk             ;
;  DRAM_DQ[30]   ; Clk        ; 1.959 ; 1.826 ; Rise       ; Clk             ;
;  DRAM_DQ[31]   ; Clk        ; 1.970 ; 1.837 ; Rise       ; Clk             ;
; DRAM_DQM[*]    ; Clk        ; 1.827 ; 1.715 ; Rise       ; Clk             ;
;  DRAM_DQM[0]   ; Clk        ; 1.960 ; 1.827 ; Rise       ; Clk             ;
;  DRAM_DQM[1]   ; Clk        ; 1.891 ; 1.758 ; Rise       ; Clk             ;
;  DRAM_DQM[2]   ; Clk        ; 1.918 ; 1.785 ; Rise       ; Clk             ;
;  DRAM_DQM[3]   ; Clk        ; 1.827 ; 1.715 ; Rise       ; Clk             ;
; DRAM_RAS_N     ; Clk        ; 1.898 ; 1.765 ; Rise       ; Clk             ;
; DRAM_WE_N      ; Clk        ; 1.877 ; 1.744 ; Rise       ; Clk             ;
; HEX0[*]        ; Clk        ; 4.382 ; 4.556 ; Rise       ; Clk             ;
;  HEX0[0]       ; Clk        ; 4.382 ; 4.556 ; Rise       ; Clk             ;
;  HEX0[1]       ; Clk        ; 5.855 ; 6.209 ; Rise       ; Clk             ;
;  HEX0[2]       ; Clk        ; 4.489 ; 4.667 ; Rise       ; Clk             ;
;  HEX0[3]       ; Clk        ; 4.571 ; 4.787 ; Rise       ; Clk             ;
;  HEX0[4]       ; Clk        ; 4.535 ; 4.751 ; Rise       ; Clk             ;
;  HEX0[5]       ; Clk        ; 5.864 ; 6.179 ; Rise       ; Clk             ;
;  HEX0[6]       ; Clk        ; 5.163 ; 4.893 ; Rise       ; Clk             ;
; HEX1[*]        ; Clk        ; 4.347 ; 4.528 ; Rise       ; Clk             ;
;  HEX1[0]       ; Clk        ; 4.540 ; 4.732 ; Rise       ; Clk             ;
;  HEX1[1]       ; Clk        ; 4.527 ; 4.732 ; Rise       ; Clk             ;
;  HEX1[2]       ; Clk        ; 4.347 ; 4.528 ; Rise       ; Clk             ;
;  HEX1[3]       ; Clk        ; 4.443 ; 4.638 ; Rise       ; Clk             ;
;  HEX1[4]       ; Clk        ; 4.392 ; 4.595 ; Rise       ; Clk             ;
;  HEX1[5]       ; Clk        ; 5.302 ; 5.569 ; Rise       ; Clk             ;
;  HEX1[6]       ; Clk        ; 5.266 ; 5.065 ; Rise       ; Clk             ;
; HEX2[*]        ; Clk        ; 4.481 ; 4.358 ; Rise       ; Clk             ;
;  HEX2[0]       ; Clk        ; 4.481 ; 4.687 ; Rise       ; Clk             ;
;  HEX2[1]       ; Clk        ; 4.556 ; 4.814 ; Rise       ; Clk             ;
;  HEX2[2]       ; Clk        ; 4.816 ; 4.982 ; Rise       ; Clk             ;
;  HEX2[3]       ; Clk        ; 4.519 ; 4.710 ; Rise       ; Clk             ;
;  HEX2[4]       ; Clk        ; 4.571 ; 4.777 ; Rise       ; Clk             ;
;  HEX2[5]       ; Clk        ; 4.694 ; 4.954 ; Rise       ; Clk             ;
;  HEX2[6]       ; Clk        ; 4.536 ; 4.358 ; Rise       ; Clk             ;
; HEX3[*]        ; Clk        ; 4.488 ; 4.467 ; Rise       ; Clk             ;
;  HEX3[0]       ; Clk        ; 4.526 ; 4.705 ; Rise       ; Clk             ;
;  HEX3[1]       ; Clk        ; 4.488 ; 4.674 ; Rise       ; Clk             ;
;  HEX3[2]       ; Clk        ; 5.883 ; 5.732 ; Rise       ; Clk             ;
;  HEX3[3]       ; Clk        ; 4.626 ; 4.769 ; Rise       ; Clk             ;
;  HEX3[4]       ; Clk        ; 4.706 ; 4.845 ; Rise       ; Clk             ;
;  HEX3[5]       ; Clk        ; 4.632 ; 4.774 ; Rise       ; Clk             ;
;  HEX3[6]       ; Clk        ; 4.568 ; 4.467 ; Rise       ; Clk             ;
; HEX4[*]        ; Clk        ; 4.440 ; 4.548 ; Rise       ; Clk             ;
;  HEX4[0]       ; Clk        ; 4.440 ; 4.548 ; Rise       ; Clk             ;
;  HEX4[1]       ; Clk        ; 4.545 ; 4.690 ; Rise       ; Clk             ;
;  HEX4[2]       ; Clk        ; 4.988 ; 5.173 ; Rise       ; Clk             ;
;  HEX4[3]       ; Clk        ; 4.569 ; 4.672 ; Rise       ; Clk             ;
;  HEX4[4]       ; Clk        ; 4.511 ; 4.622 ; Rise       ; Clk             ;
;  HEX4[5]       ; Clk        ; 4.846 ; 4.977 ; Rise       ; Clk             ;
;  HEX4[6]       ; Clk        ; 5.609 ; 5.412 ; Rise       ; Clk             ;
; HEX5[*]        ; Clk        ; 4.419 ; 4.520 ; Rise       ; Clk             ;
;  HEX5[0]       ; Clk        ; 4.708 ; 4.850 ; Rise       ; Clk             ;
;  HEX5[1]       ; Clk        ; 6.082 ; 6.003 ; Rise       ; Clk             ;
;  HEX5[2]       ; Clk        ; 4.419 ; 4.520 ; Rise       ; Clk             ;
;  HEX5[3]       ; Clk        ; 5.124 ; 5.304 ; Rise       ; Clk             ;
;  HEX5[4]       ; Clk        ; 5.316 ; 5.521 ; Rise       ; Clk             ;
;  HEX5[5]       ; Clk        ; 5.455 ; 5.666 ; Rise       ; Clk             ;
;  HEX5[6]       ; Clk        ; 4.849 ; 4.741 ; Rise       ; Clk             ;
; HEX6[*]        ; Clk        ; 4.346 ; 4.350 ; Rise       ; Clk             ;
;  HEX6[0]       ; Clk        ; 4.375 ; 4.477 ; Rise       ; Clk             ;
;  HEX6[1]       ; Clk        ; 4.455 ; 4.534 ; Rise       ; Clk             ;
;  HEX6[2]       ; Clk        ; 4.784 ; 4.917 ; Rise       ; Clk             ;
;  HEX6[3]       ; Clk        ; 4.346 ; 4.455 ; Rise       ; Clk             ;
;  HEX6[4]       ; Clk        ; 4.830 ; 4.988 ; Rise       ; Clk             ;
;  HEX6[5]       ; Clk        ; 6.096 ; 5.954 ; Rise       ; Clk             ;
;  HEX6[6]       ; Clk        ; 4.442 ; 4.350 ; Rise       ; Clk             ;
; HEX7[*]        ; Clk        ; 4.249 ; 4.182 ; Rise       ; Clk             ;
;  HEX7[0]       ; Clk        ; 4.249 ; 4.333 ; Rise       ; Clk             ;
;  HEX7[1]       ; Clk        ; 4.444 ; 4.540 ; Rise       ; Clk             ;
;  HEX7[2]       ; Clk        ; 4.486 ; 4.632 ; Rise       ; Clk             ;
;  HEX7[3]       ; Clk        ; 4.952 ; 5.061 ; Rise       ; Clk             ;
;  HEX7[4]       ; Clk        ; 4.623 ; 4.687 ; Rise       ; Clk             ;
;  HEX7[5]       ; Clk        ; 4.724 ; 4.854 ; Rise       ; Clk             ;
;  HEX7[6]       ; Clk        ; 4.264 ; 4.182 ; Rise       ; Clk             ;
; DRAM_CLK       ; Clk        ; 0.106 ; 0.652 ; Fall       ; Clk             ;
+----------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Output Enable Times                                                      ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; Clk        ; 1.976 ; 1.852 ; Rise       ; Clk             ;
;  DRAM_DQ[0]  ; Clk        ; 2.056 ; 1.904 ; Rise       ; Clk             ;
;  DRAM_DQ[1]  ; Clk        ; 2.088 ; 1.936 ; Rise       ; Clk             ;
;  DRAM_DQ[2]  ; Clk        ; 2.098 ; 1.946 ; Rise       ; Clk             ;
;  DRAM_DQ[3]  ; Clk        ; 2.077 ; 1.925 ; Rise       ; Clk             ;
;  DRAM_DQ[4]  ; Clk        ; 2.098 ; 1.946 ; Rise       ; Clk             ;
;  DRAM_DQ[5]  ; Clk        ; 2.094 ; 1.942 ; Rise       ; Clk             ;
;  DRAM_DQ[6]  ; Clk        ; 2.094 ; 1.942 ; Rise       ; Clk             ;
;  DRAM_DQ[7]  ; Clk        ; 2.099 ; 1.947 ; Rise       ; Clk             ;
;  DRAM_DQ[8]  ; Clk        ; 2.071 ; 1.919 ; Rise       ; Clk             ;
;  DRAM_DQ[9]  ; Clk        ; 2.071 ; 1.919 ; Rise       ; Clk             ;
;  DRAM_DQ[10] ; Clk        ; 2.091 ; 1.939 ; Rise       ; Clk             ;
;  DRAM_DQ[11] ; Clk        ; 2.042 ; 1.890 ; Rise       ; Clk             ;
;  DRAM_DQ[12] ; Clk        ; 2.091 ; 1.939 ; Rise       ; Clk             ;
;  DRAM_DQ[13] ; Clk        ; 2.067 ; 1.915 ; Rise       ; Clk             ;
;  DRAM_DQ[14] ; Clk        ; 1.976 ; 1.852 ; Rise       ; Clk             ;
;  DRAM_DQ[15] ; Clk        ; 2.071 ; 1.919 ; Rise       ; Clk             ;
;  DRAM_DQ[16] ; Clk        ; 2.079 ; 1.927 ; Rise       ; Clk             ;
;  DRAM_DQ[17] ; Clk        ; 2.067 ; 1.915 ; Rise       ; Clk             ;
;  DRAM_DQ[18] ; Clk        ; 2.084 ; 1.932 ; Rise       ; Clk             ;
;  DRAM_DQ[19] ; Clk        ; 2.075 ; 1.923 ; Rise       ; Clk             ;
;  DRAM_DQ[20] ; Clk        ; 2.075 ; 1.923 ; Rise       ; Clk             ;
;  DRAM_DQ[21] ; Clk        ; 2.046 ; 1.894 ; Rise       ; Clk             ;
;  DRAM_DQ[22] ; Clk        ; 2.079 ; 1.927 ; Rise       ; Clk             ;
;  DRAM_DQ[23] ; Clk        ; 2.072 ; 1.920 ; Rise       ; Clk             ;
;  DRAM_DQ[24] ; Clk        ; 2.071 ; 1.919 ; Rise       ; Clk             ;
;  DRAM_DQ[25] ; Clk        ; 2.100 ; 1.948 ; Rise       ; Clk             ;
;  DRAM_DQ[26] ; Clk        ; 2.100 ; 1.948 ; Rise       ; Clk             ;
;  DRAM_DQ[27] ; Clk        ; 2.100 ; 1.948 ; Rise       ; Clk             ;
;  DRAM_DQ[28] ; Clk        ; 2.099 ; 1.947 ; Rise       ; Clk             ;
;  DRAM_DQ[29] ; Clk        ; 2.097 ; 1.945 ; Rise       ; Clk             ;
;  DRAM_DQ[30] ; Clk        ; 2.099 ; 1.947 ; Rise       ; Clk             ;
;  DRAM_DQ[31] ; Clk        ; 2.100 ; 1.948 ; Rise       ; Clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Output Enable Times                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; Clk        ; 1.706 ; 1.584 ; Rise       ; Clk             ;
;  DRAM_DQ[0]  ; Clk        ; 1.786 ; 1.636 ; Rise       ; Clk             ;
;  DRAM_DQ[1]  ; Clk        ; 1.816 ; 1.666 ; Rise       ; Clk             ;
;  DRAM_DQ[2]  ; Clk        ; 1.826 ; 1.676 ; Rise       ; Clk             ;
;  DRAM_DQ[3]  ; Clk        ; 1.806 ; 1.656 ; Rise       ; Clk             ;
;  DRAM_DQ[4]  ; Clk        ; 1.826 ; 1.676 ; Rise       ; Clk             ;
;  DRAM_DQ[5]  ; Clk        ; 1.822 ; 1.672 ; Rise       ; Clk             ;
;  DRAM_DQ[6]  ; Clk        ; 1.822 ; 1.672 ; Rise       ; Clk             ;
;  DRAM_DQ[7]  ; Clk        ; 1.827 ; 1.677 ; Rise       ; Clk             ;
;  DRAM_DQ[8]  ; Clk        ; 1.800 ; 1.650 ; Rise       ; Clk             ;
;  DRAM_DQ[9]  ; Clk        ; 1.800 ; 1.650 ; Rise       ; Clk             ;
;  DRAM_DQ[10] ; Clk        ; 1.819 ; 1.669 ; Rise       ; Clk             ;
;  DRAM_DQ[11] ; Clk        ; 1.772 ; 1.622 ; Rise       ; Clk             ;
;  DRAM_DQ[12] ; Clk        ; 1.819 ; 1.669 ; Rise       ; Clk             ;
;  DRAM_DQ[13] ; Clk        ; 1.796 ; 1.646 ; Rise       ; Clk             ;
;  DRAM_DQ[14] ; Clk        ; 1.706 ; 1.584 ; Rise       ; Clk             ;
;  DRAM_DQ[15] ; Clk        ; 1.800 ; 1.650 ; Rise       ; Clk             ;
;  DRAM_DQ[16] ; Clk        ; 1.808 ; 1.658 ; Rise       ; Clk             ;
;  DRAM_DQ[17] ; Clk        ; 1.796 ; 1.646 ; Rise       ; Clk             ;
;  DRAM_DQ[18] ; Clk        ; 1.813 ; 1.663 ; Rise       ; Clk             ;
;  DRAM_DQ[19] ; Clk        ; 1.805 ; 1.655 ; Rise       ; Clk             ;
;  DRAM_DQ[20] ; Clk        ; 1.805 ; 1.655 ; Rise       ; Clk             ;
;  DRAM_DQ[21] ; Clk        ; 1.776 ; 1.626 ; Rise       ; Clk             ;
;  DRAM_DQ[22] ; Clk        ; 1.808 ; 1.658 ; Rise       ; Clk             ;
;  DRAM_DQ[23] ; Clk        ; 1.801 ; 1.651 ; Rise       ; Clk             ;
;  DRAM_DQ[24] ; Clk        ; 1.800 ; 1.650 ; Rise       ; Clk             ;
;  DRAM_DQ[25] ; Clk        ; 1.828 ; 1.678 ; Rise       ; Clk             ;
;  DRAM_DQ[26] ; Clk        ; 1.828 ; 1.678 ; Rise       ; Clk             ;
;  DRAM_DQ[27] ; Clk        ; 1.828 ; 1.678 ; Rise       ; Clk             ;
;  DRAM_DQ[28] ; Clk        ; 1.827 ; 1.677 ; Rise       ; Clk             ;
;  DRAM_DQ[29] ; Clk        ; 1.825 ; 1.675 ; Rise       ; Clk             ;
;  DRAM_DQ[30] ; Clk        ; 1.827 ; 1.677 ; Rise       ; Clk             ;
;  DRAM_DQ[31] ; Clk        ; 1.828 ; 1.678 ; Rise       ; Clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; Clk        ; 1.884     ; 2.008     ; Rise       ; Clk             ;
;  DRAM_DQ[0]  ; Clk        ; 1.936     ; 2.088     ; Rise       ; Clk             ;
;  DRAM_DQ[1]  ; Clk        ; 1.968     ; 2.120     ; Rise       ; Clk             ;
;  DRAM_DQ[2]  ; Clk        ; 1.978     ; 2.130     ; Rise       ; Clk             ;
;  DRAM_DQ[3]  ; Clk        ; 1.957     ; 2.109     ; Rise       ; Clk             ;
;  DRAM_DQ[4]  ; Clk        ; 1.978     ; 2.130     ; Rise       ; Clk             ;
;  DRAM_DQ[5]  ; Clk        ; 1.974     ; 2.126     ; Rise       ; Clk             ;
;  DRAM_DQ[6]  ; Clk        ; 1.974     ; 2.126     ; Rise       ; Clk             ;
;  DRAM_DQ[7]  ; Clk        ; 1.979     ; 2.131     ; Rise       ; Clk             ;
;  DRAM_DQ[8]  ; Clk        ; 1.951     ; 2.103     ; Rise       ; Clk             ;
;  DRAM_DQ[9]  ; Clk        ; 1.951     ; 2.103     ; Rise       ; Clk             ;
;  DRAM_DQ[10] ; Clk        ; 1.971     ; 2.123     ; Rise       ; Clk             ;
;  DRAM_DQ[11] ; Clk        ; 1.922     ; 2.074     ; Rise       ; Clk             ;
;  DRAM_DQ[12] ; Clk        ; 1.971     ; 2.123     ; Rise       ; Clk             ;
;  DRAM_DQ[13] ; Clk        ; 1.947     ; 2.099     ; Rise       ; Clk             ;
;  DRAM_DQ[14] ; Clk        ; 1.884     ; 2.008     ; Rise       ; Clk             ;
;  DRAM_DQ[15] ; Clk        ; 1.951     ; 2.103     ; Rise       ; Clk             ;
;  DRAM_DQ[16] ; Clk        ; 1.959     ; 2.111     ; Rise       ; Clk             ;
;  DRAM_DQ[17] ; Clk        ; 1.947     ; 2.099     ; Rise       ; Clk             ;
;  DRAM_DQ[18] ; Clk        ; 1.964     ; 2.116     ; Rise       ; Clk             ;
;  DRAM_DQ[19] ; Clk        ; 1.955     ; 2.107     ; Rise       ; Clk             ;
;  DRAM_DQ[20] ; Clk        ; 1.955     ; 2.107     ; Rise       ; Clk             ;
;  DRAM_DQ[21] ; Clk        ; 1.926     ; 2.078     ; Rise       ; Clk             ;
;  DRAM_DQ[22] ; Clk        ; 1.959     ; 2.111     ; Rise       ; Clk             ;
;  DRAM_DQ[23] ; Clk        ; 1.952     ; 2.104     ; Rise       ; Clk             ;
;  DRAM_DQ[24] ; Clk        ; 1.951     ; 2.103     ; Rise       ; Clk             ;
;  DRAM_DQ[25] ; Clk        ; 1.980     ; 2.132     ; Rise       ; Clk             ;
;  DRAM_DQ[26] ; Clk        ; 1.980     ; 2.132     ; Rise       ; Clk             ;
;  DRAM_DQ[27] ; Clk        ; 1.980     ; 2.132     ; Rise       ; Clk             ;
;  DRAM_DQ[28] ; Clk        ; 1.979     ; 2.131     ; Rise       ; Clk             ;
;  DRAM_DQ[29] ; Clk        ; 1.977     ; 2.129     ; Rise       ; Clk             ;
;  DRAM_DQ[30] ; Clk        ; 1.979     ; 2.131     ; Rise       ; Clk             ;
;  DRAM_DQ[31] ; Clk        ; 1.980     ; 2.132     ; Rise       ; Clk             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; Clk        ; 1.615     ; 1.737     ; Rise       ; Clk             ;
;  DRAM_DQ[0]  ; Clk        ; 1.667     ; 1.817     ; Rise       ; Clk             ;
;  DRAM_DQ[1]  ; Clk        ; 1.697     ; 1.847     ; Rise       ; Clk             ;
;  DRAM_DQ[2]  ; Clk        ; 1.707     ; 1.857     ; Rise       ; Clk             ;
;  DRAM_DQ[3]  ; Clk        ; 1.687     ; 1.837     ; Rise       ; Clk             ;
;  DRAM_DQ[4]  ; Clk        ; 1.707     ; 1.857     ; Rise       ; Clk             ;
;  DRAM_DQ[5]  ; Clk        ; 1.703     ; 1.853     ; Rise       ; Clk             ;
;  DRAM_DQ[6]  ; Clk        ; 1.703     ; 1.853     ; Rise       ; Clk             ;
;  DRAM_DQ[7]  ; Clk        ; 1.708     ; 1.858     ; Rise       ; Clk             ;
;  DRAM_DQ[8]  ; Clk        ; 1.681     ; 1.831     ; Rise       ; Clk             ;
;  DRAM_DQ[9]  ; Clk        ; 1.681     ; 1.831     ; Rise       ; Clk             ;
;  DRAM_DQ[10] ; Clk        ; 1.700     ; 1.850     ; Rise       ; Clk             ;
;  DRAM_DQ[11] ; Clk        ; 1.653     ; 1.803     ; Rise       ; Clk             ;
;  DRAM_DQ[12] ; Clk        ; 1.700     ; 1.850     ; Rise       ; Clk             ;
;  DRAM_DQ[13] ; Clk        ; 1.677     ; 1.827     ; Rise       ; Clk             ;
;  DRAM_DQ[14] ; Clk        ; 1.615     ; 1.737     ; Rise       ; Clk             ;
;  DRAM_DQ[15] ; Clk        ; 1.681     ; 1.831     ; Rise       ; Clk             ;
;  DRAM_DQ[16] ; Clk        ; 1.689     ; 1.839     ; Rise       ; Clk             ;
;  DRAM_DQ[17] ; Clk        ; 1.677     ; 1.827     ; Rise       ; Clk             ;
;  DRAM_DQ[18] ; Clk        ; 1.694     ; 1.844     ; Rise       ; Clk             ;
;  DRAM_DQ[19] ; Clk        ; 1.686     ; 1.836     ; Rise       ; Clk             ;
;  DRAM_DQ[20] ; Clk        ; 1.686     ; 1.836     ; Rise       ; Clk             ;
;  DRAM_DQ[21] ; Clk        ; 1.657     ; 1.807     ; Rise       ; Clk             ;
;  DRAM_DQ[22] ; Clk        ; 1.689     ; 1.839     ; Rise       ; Clk             ;
;  DRAM_DQ[23] ; Clk        ; 1.682     ; 1.832     ; Rise       ; Clk             ;
;  DRAM_DQ[24] ; Clk        ; 1.681     ; 1.831     ; Rise       ; Clk             ;
;  DRAM_DQ[25] ; Clk        ; 1.709     ; 1.859     ; Rise       ; Clk             ;
;  DRAM_DQ[26] ; Clk        ; 1.709     ; 1.859     ; Rise       ; Clk             ;
;  DRAM_DQ[27] ; Clk        ; 1.709     ; 1.859     ; Rise       ; Clk             ;
;  DRAM_DQ[28] ; Clk        ; 1.708     ; 1.858     ; Rise       ; Clk             ;
;  DRAM_DQ[29] ; Clk        ; 1.706     ; 1.856     ; Rise       ; Clk             ;
;  DRAM_DQ[30] ; Clk        ; 1.708     ; 1.858     ; Rise       ; Clk             ;
;  DRAM_DQ[31] ; Clk        ; 1.709     ; 1.859     ; Rise       ; Clk             ;
+--------------+------------+-----------+-----------+------------+-----------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 13
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 37.007 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 6.149  ; 0.174 ; 13.660   ; 0.550   ; 9.183               ;
;  Clk                 ; 6.149  ; 0.174 ; 13.660   ; 2.221   ; 9.183               ;
;  altera_reserved_tck ; 46.693 ; 0.183 ; 48.369   ; 0.550   ; 49.303              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  Clk                 ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; Clk        ; 3.854 ; 4.350 ; Rise       ; Clk             ;
;  DRAM_DQ[0]  ; Clk        ; 3.806 ; 4.302 ; Rise       ; Clk             ;
;  DRAM_DQ[1]  ; Clk        ; 3.790 ; 4.286 ; Rise       ; Clk             ;
;  DRAM_DQ[2]  ; Clk        ; 3.781 ; 4.277 ; Rise       ; Clk             ;
;  DRAM_DQ[3]  ; Clk        ; 3.816 ; 4.312 ; Rise       ; Clk             ;
;  DRAM_DQ[4]  ; Clk        ; 3.771 ; 4.267 ; Rise       ; Clk             ;
;  DRAM_DQ[5]  ; Clk        ; 3.794 ; 4.290 ; Rise       ; Clk             ;
;  DRAM_DQ[6]  ; Clk        ; 3.804 ; 4.300 ; Rise       ; Clk             ;
;  DRAM_DQ[7]  ; Clk        ; 3.785 ; 4.281 ; Rise       ; Clk             ;
;  DRAM_DQ[8]  ; Clk        ; 3.799 ; 4.295 ; Rise       ; Clk             ;
;  DRAM_DQ[9]  ; Clk        ; 3.809 ; 4.305 ; Rise       ; Clk             ;
;  DRAM_DQ[10] ; Clk        ; 3.817 ; 4.313 ; Rise       ; Clk             ;
;  DRAM_DQ[11] ; Clk        ; 3.828 ; 4.324 ; Rise       ; Clk             ;
;  DRAM_DQ[12] ; Clk        ; 3.797 ; 4.293 ; Rise       ; Clk             ;
;  DRAM_DQ[13] ; Clk        ; 3.854 ; 4.350 ; Rise       ; Clk             ;
;  DRAM_DQ[14] ; Clk        ; 3.836 ; 4.332 ; Rise       ; Clk             ;
;  DRAM_DQ[15] ; Clk        ; 3.829 ; 4.325 ; Rise       ; Clk             ;
;  DRAM_DQ[16] ; Clk        ; 3.778 ; 4.274 ; Rise       ; Clk             ;
;  DRAM_DQ[17] ; Clk        ; 3.788 ; 4.284 ; Rise       ; Clk             ;
;  DRAM_DQ[18] ; Clk        ; 3.793 ; 4.289 ; Rise       ; Clk             ;
;  DRAM_DQ[19] ; Clk        ; 3.801 ; 4.297 ; Rise       ; Clk             ;
;  DRAM_DQ[20] ; Clk        ; 3.791 ; 4.287 ; Rise       ; Clk             ;
;  DRAM_DQ[21] ; Clk        ; 3.819 ; 4.315 ; Rise       ; Clk             ;
;  DRAM_DQ[22] ; Clk        ; 3.788 ; 4.284 ; Rise       ; Clk             ;
;  DRAM_DQ[23] ; Clk        ; 3.773 ; 4.269 ; Rise       ; Clk             ;
;  DRAM_DQ[24] ; Clk        ; 3.769 ; 4.265 ; Rise       ; Clk             ;
;  DRAM_DQ[25] ; Clk        ; 3.744 ; 4.240 ; Rise       ; Clk             ;
;  DRAM_DQ[26] ; Clk        ; 3.774 ; 4.270 ; Rise       ; Clk             ;
;  DRAM_DQ[27] ; Clk        ; 3.774 ; 4.270 ; Rise       ; Clk             ;
;  DRAM_DQ[28] ; Clk        ; 3.755 ; 4.251 ; Rise       ; Clk             ;
;  DRAM_DQ[29] ; Clk        ; 3.755 ; 4.251 ; Rise       ; Clk             ;
;  DRAM_DQ[30] ; Clk        ; 3.785 ; 4.281 ; Rise       ; Clk             ;
;  DRAM_DQ[31] ; Clk        ; 3.789 ; 4.285 ; Rise       ; Clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; Clk        ; -1.607 ; -2.316 ; Rise       ; Clk             ;
;  DRAM_DQ[0]  ; Clk        ; -1.671 ; -2.380 ; Rise       ; Clk             ;
;  DRAM_DQ[1]  ; Clk        ; -1.659 ; -2.368 ; Rise       ; Clk             ;
;  DRAM_DQ[2]  ; Clk        ; -1.649 ; -2.358 ; Rise       ; Clk             ;
;  DRAM_DQ[3]  ; Clk        ; -1.680 ; -2.389 ; Rise       ; Clk             ;
;  DRAM_DQ[4]  ; Clk        ; -1.639 ; -2.348 ; Rise       ; Clk             ;
;  DRAM_DQ[5]  ; Clk        ; -1.663 ; -2.372 ; Rise       ; Clk             ;
;  DRAM_DQ[6]  ; Clk        ; -1.673 ; -2.382 ; Rise       ; Clk             ;
;  DRAM_DQ[7]  ; Clk        ; -1.648 ; -2.357 ; Rise       ; Clk             ;
;  DRAM_DQ[8]  ; Clk        ; -1.666 ; -2.375 ; Rise       ; Clk             ;
;  DRAM_DQ[9]  ; Clk        ; -1.676 ; -2.385 ; Rise       ; Clk             ;
;  DRAM_DQ[10] ; Clk        ; -1.686 ; -2.395 ; Rise       ; Clk             ;
;  DRAM_DQ[11] ; Clk        ; -1.695 ; -2.404 ; Rise       ; Clk             ;
;  DRAM_DQ[12] ; Clk        ; -1.666 ; -2.375 ; Rise       ; Clk             ;
;  DRAM_DQ[13] ; Clk        ; -1.720 ; -2.429 ; Rise       ; Clk             ;
;  DRAM_DQ[14] ; Clk        ; -1.701 ; -2.410 ; Rise       ; Clk             ;
;  DRAM_DQ[15] ; Clk        ; -1.696 ; -2.405 ; Rise       ; Clk             ;
;  DRAM_DQ[16] ; Clk        ; -1.638 ; -2.347 ; Rise       ; Clk             ;
;  DRAM_DQ[17] ; Clk        ; -1.650 ; -2.359 ; Rise       ; Clk             ;
;  DRAM_DQ[18] ; Clk        ; -1.653 ; -2.362 ; Rise       ; Clk             ;
;  DRAM_DQ[19] ; Clk        ; -1.662 ; -2.371 ; Rise       ; Clk             ;
;  DRAM_DQ[20] ; Clk        ; -1.652 ; -2.361 ; Rise       ; Clk             ;
;  DRAM_DQ[21] ; Clk        ; -1.681 ; -2.390 ; Rise       ; Clk             ;
;  DRAM_DQ[22] ; Clk        ; -1.648 ; -2.357 ; Rise       ; Clk             ;
;  DRAM_DQ[23] ; Clk        ; -1.635 ; -2.344 ; Rise       ; Clk             ;
;  DRAM_DQ[24] ; Clk        ; -1.636 ; -2.345 ; Rise       ; Clk             ;
;  DRAM_DQ[25] ; Clk        ; -1.607 ; -2.316 ; Rise       ; Clk             ;
;  DRAM_DQ[26] ; Clk        ; -1.637 ; -2.346 ; Rise       ; Clk             ;
;  DRAM_DQ[27] ; Clk        ; -1.637 ; -2.346 ; Rise       ; Clk             ;
;  DRAM_DQ[28] ; Clk        ; -1.618 ; -2.327 ; Rise       ; Clk             ;
;  DRAM_DQ[29] ; Clk        ; -1.620 ; -2.329 ; Rise       ; Clk             ;
;  DRAM_DQ[30] ; Clk        ; -1.648 ; -2.357 ; Rise       ; Clk             ;
;  DRAM_DQ[31] ; Clk        ; -1.657 ; -2.366 ; Rise       ; Clk             ;
+--------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; DRAM_ADDR[*]   ; Clk        ; 4.101  ; 3.870  ; Rise       ; Clk             ;
;  DRAM_ADDR[0]  ; Clk        ; 4.078  ; 3.847  ; Rise       ; Clk             ;
;  DRAM_ADDR[1]  ; Clk        ; 4.024  ; 3.793  ; Rise       ; Clk             ;
;  DRAM_ADDR[2]  ; Clk        ; 3.870  ; 3.645  ; Rise       ; Clk             ;
;  DRAM_ADDR[3]  ; Clk        ; 4.101  ; 3.870  ; Rise       ; Clk             ;
;  DRAM_ADDR[4]  ; Clk        ; 4.034  ; 3.803  ; Rise       ; Clk             ;
;  DRAM_ADDR[5]  ; Clk        ; 4.049  ; 3.818  ; Rise       ; Clk             ;
;  DRAM_ADDR[6]  ; Clk        ; 3.907  ; 3.682  ; Rise       ; Clk             ;
;  DRAM_ADDR[7]  ; Clk        ; 3.931  ; 3.706  ; Rise       ; Clk             ;
;  DRAM_ADDR[8]  ; Clk        ; 4.052  ; 3.821  ; Rise       ; Clk             ;
;  DRAM_ADDR[9]  ; Clk        ; 4.046  ; 3.815  ; Rise       ; Clk             ;
;  DRAM_ADDR[10] ; Clk        ; 3.943  ; 3.718  ; Rise       ; Clk             ;
;  DRAM_ADDR[11] ; Clk        ; 4.074  ; 3.843  ; Rise       ; Clk             ;
;  DRAM_ADDR[12] ; Clk        ; 4.059  ; 3.828  ; Rise       ; Clk             ;
; DRAM_BA[*]     ; Clk        ; 4.078  ; 3.847  ; Rise       ; Clk             ;
;  DRAM_BA[0]    ; Clk        ; 3.880  ; 3.655  ; Rise       ; Clk             ;
;  DRAM_BA[1]    ; Clk        ; 4.078  ; 3.847  ; Rise       ; Clk             ;
; DRAM_CAS_N     ; Clk        ; 4.040  ; 3.809  ; Rise       ; Clk             ;
; DRAM_CLK       ; Clk        ; 0.711  ; 0.893  ; Rise       ; Clk             ;
; DRAM_CS_N      ; Clk        ; 4.098  ; 3.867  ; Rise       ; Clk             ;
; DRAM_DQ[*]     ; Clk        ; 4.146  ; 3.915  ; Rise       ; Clk             ;
;  DRAM_DQ[0]    ; Clk        ; 4.056  ; 3.825  ; Rise       ; Clk             ;
;  DRAM_DQ[1]    ; Clk        ; 4.113  ; 3.882  ; Rise       ; Clk             ;
;  DRAM_DQ[2]    ; Clk        ; 4.122  ; 3.891  ; Rise       ; Clk             ;
;  DRAM_DQ[3]    ; Clk        ; 4.106  ; 3.875  ; Rise       ; Clk             ;
;  DRAM_DQ[4]    ; Clk        ; 4.112  ; 3.881  ; Rise       ; Clk             ;
;  DRAM_DQ[5]    ; Clk        ; 4.129  ; 3.898  ; Rise       ; Clk             ;
;  DRAM_DQ[6]    ; Clk        ; 4.139  ; 3.908  ; Rise       ; Clk             ;
;  DRAM_DQ[7]    ; Clk        ; 4.118  ; 3.887  ; Rise       ; Clk             ;
;  DRAM_DQ[8]    ; Clk        ; 4.084  ; 3.853  ; Rise       ; Clk             ;
;  DRAM_DQ[9]    ; Clk        ; 4.094  ; 3.863  ; Rise       ; Clk             ;
;  DRAM_DQ[10]   ; Clk        ; 4.146  ; 3.915  ; Rise       ; Clk             ;
;  DRAM_DQ[11]   ; Clk        ; 4.054  ; 3.823  ; Rise       ; Clk             ;
;  DRAM_DQ[12]   ; Clk        ; 4.126  ; 3.895  ; Rise       ; Clk             ;
;  DRAM_DQ[13]   ; Clk        ; 4.129  ; 3.898  ; Rise       ; Clk             ;
;  DRAM_DQ[14]   ; Clk        ; 3.941  ; 3.716  ; Rise       ; Clk             ;
;  DRAM_DQ[15]   ; Clk        ; 4.114  ; 3.883  ; Rise       ; Clk             ;
;  DRAM_DQ[16]   ; Clk        ; 4.065  ; 3.834  ; Rise       ; Clk             ;
;  DRAM_DQ[17]   ; Clk        ; 4.054  ; 3.823  ; Rise       ; Clk             ;
;  DRAM_DQ[18]   ; Clk        ; 4.089  ; 3.858  ; Rise       ; Clk             ;
;  DRAM_DQ[19]   ; Clk        ; 4.081  ; 3.850  ; Rise       ; Clk             ;
;  DRAM_DQ[20]   ; Clk        ; 4.071  ; 3.840  ; Rise       ; Clk             ;
;  DRAM_DQ[21]   ; Clk        ; 4.042  ; 3.811  ; Rise       ; Clk             ;
;  DRAM_DQ[22]   ; Clk        ; 4.075  ; 3.844  ; Rise       ; Clk             ;
;  DRAM_DQ[23]   ; Clk        ; 4.049  ; 3.818  ; Rise       ; Clk             ;
;  DRAM_DQ[24]   ; Clk        ; 4.054  ; 3.823  ; Rise       ; Clk             ;
;  DRAM_DQ[25]   ; Clk        ; 4.080  ; 3.849  ; Rise       ; Clk             ;
;  DRAM_DQ[26]   ; Clk        ; 4.110  ; 3.879  ; Rise       ; Clk             ;
;  DRAM_DQ[27]   ; Clk        ; 4.110  ; 3.879  ; Rise       ; Clk             ;
;  DRAM_DQ[28]   ; Clk        ; 4.088  ; 3.857  ; Rise       ; Clk             ;
;  DRAM_DQ[29]   ; Clk        ; 4.088  ; 3.857  ; Rise       ; Clk             ;
;  DRAM_DQ[30]   ; Clk        ; 4.118  ; 3.887  ; Rise       ; Clk             ;
;  DRAM_DQ[31]   ; Clk        ; 4.134  ; 3.903  ; Rise       ; Clk             ;
; DRAM_DQM[*]    ; Clk        ; 4.124  ; 3.893  ; Rise       ; Clk             ;
;  DRAM_DQM[0]   ; Clk        ; 4.124  ; 3.893  ; Rise       ; Clk             ;
;  DRAM_DQM[1]   ; Clk        ; 4.050  ; 3.819  ; Rise       ; Clk             ;
;  DRAM_DQM[2]   ; Clk        ; 4.074  ; 3.843  ; Rise       ; Clk             ;
;  DRAM_DQM[3]   ; Clk        ; 3.916  ; 3.691  ; Rise       ; Clk             ;
; DRAM_RAS_N     ; Clk        ; 4.056  ; 3.825  ; Rise       ; Clk             ;
; DRAM_WE_N      ; Clk        ; 4.035  ; 3.804  ; Rise       ; Clk             ;
; HEX0[*]        ; Clk        ; 11.607 ; 11.851 ; Rise       ; Clk             ;
;  HEX0[0]       ; Clk        ; 9.230  ; 9.262  ; Rise       ; Clk             ;
;  HEX0[1]       ; Clk        ; 11.590 ; 11.842 ; Rise       ; Clk             ;
;  HEX0[2]       ; Clk        ; 9.425  ; 9.445  ; Rise       ; Clk             ;
;  HEX0[3]       ; Clk        ; 9.599  ; 9.676  ; Rise       ; Clk             ;
;  HEX0[4]       ; Clk        ; 9.496  ; 9.667  ; Rise       ; Clk             ;
;  HEX0[5]       ; Clk        ; 11.607 ; 11.851 ; Rise       ; Clk             ;
;  HEX0[6]       ; Clk        ; 10.367 ; 10.191 ; Rise       ; Clk             ;
; HEX1[*]        ; Clk        ; 10.535 ; 10.683 ; Rise       ; Clk             ;
;  HEX1[0]       ; Clk        ; 9.481  ; 9.511  ; Rise       ; Clk             ;
;  HEX1[1]       ; Clk        ; 9.432  ; 9.490  ; Rise       ; Clk             ;
;  HEX1[2]       ; Clk        ; 9.193  ; 9.206  ; Rise       ; Clk             ;
;  HEX1[3]       ; Clk        ; 9.404  ; 9.394  ; Rise       ; Clk             ;
;  HEX1[4]       ; Clk        ; 9.226  ; 9.206  ; Rise       ; Clk             ;
;  HEX1[5]       ; Clk        ; 10.535 ; 10.683 ; Rise       ; Clk             ;
;  HEX1[6]       ; Clk        ; 10.255 ; 10.083 ; Rise       ; Clk             ;
; HEX2[*]        ; Clk        ; 10.115 ; 10.114 ; Rise       ; Clk             ;
;  HEX2[0]       ; Clk        ; 9.473  ; 9.574  ; Rise       ; Clk             ;
;  HEX2[1]       ; Clk        ; 9.667  ; 9.777  ; Rise       ; Clk             ;
;  HEX2[2]       ; Clk        ; 10.115 ; 10.114 ; Rise       ; Clk             ;
;  HEX2[3]       ; Clk        ; 9.637  ; 9.671  ; Rise       ; Clk             ;
;  HEX2[4]       ; Clk        ; 9.709  ; 9.725  ; Rise       ; Clk             ;
;  HEX2[5]       ; Clk        ; 10.004 ; 10.027 ; Rise       ; Clk             ;
;  HEX2[6]       ; Clk        ; 9.222  ; 9.158  ; Rise       ; Clk             ;
; HEX3[*]        ; Clk        ; 11.089 ; 10.682 ; Rise       ; Clk             ;
;  HEX3[0]       ; Clk        ; 9.592  ; 9.522  ; Rise       ; Clk             ;
;  HEX3[1]       ; Clk        ; 9.453  ; 9.524  ; Rise       ; Clk             ;
;  HEX3[2]       ; Clk        ; 11.089 ; 10.682 ; Rise       ; Clk             ;
;  HEX3[3]       ; Clk        ; 9.664  ; 9.579  ; Rise       ; Clk             ;
;  HEX3[4]       ; Clk        ; 9.677  ; 9.514  ; Rise       ; Clk             ;
;  HEX3[5]       ; Clk        ; 9.487  ; 9.439  ; Rise       ; Clk             ;
;  HEX3[6]       ; Clk        ; 9.164  ; 9.162  ; Rise       ; Clk             ;
; HEX4[*]        ; Clk        ; 10.991 ; 11.093 ; Rise       ; Clk             ;
;  HEX4[0]       ; Clk        ; 9.108  ; 9.098  ; Rise       ; Clk             ;
;  HEX4[1]       ; Clk        ; 9.435  ; 9.473  ; Rise       ; Clk             ;
;  HEX4[2]       ; Clk        ; 10.294 ; 10.190 ; Rise       ; Clk             ;
;  HEX4[3]       ; Clk        ; 9.350  ; 9.317  ; Rise       ; Clk             ;
;  HEX4[4]       ; Clk        ; 9.306  ; 9.160  ; Rise       ; Clk             ;
;  HEX4[5]       ; Clk        ; 10.078 ; 9.894  ; Rise       ; Clk             ;
;  HEX4[6]       ; Clk        ; 10.991 ; 11.093 ; Rise       ; Clk             ;
; HEX5[*]        ; Clk        ; 11.433 ; 11.097 ; Rise       ; Clk             ;
;  HEX5[0]       ; Clk        ; 9.703  ; 9.646  ; Rise       ; Clk             ;
;  HEX5[1]       ; Clk        ; 11.433 ; 11.097 ; Rise       ; Clk             ;
;  HEX5[2]       ; Clk        ; 9.124  ; 9.069  ; Rise       ; Clk             ;
;  HEX5[3]       ; Clk        ; 10.690 ; 10.552 ; Rise       ; Clk             ;
;  HEX5[4]       ; Clk        ; 11.063 ; 10.953 ; Rise       ; Clk             ;
;  HEX5[5]       ; Clk        ; 11.258 ; 11.090 ; Rise       ; Clk             ;
;  HEX5[6]       ; Clk        ; 9.761  ; 9.892  ; Rise       ; Clk             ;
; HEX6[*]        ; Clk        ; 11.511 ; 11.050 ; Rise       ; Clk             ;
;  HEX6[0]       ; Clk        ; 9.100  ; 9.073  ; Rise       ; Clk             ;
;  HEX6[1]       ; Clk        ; 9.106  ; 9.038  ; Rise       ; Clk             ;
;  HEX6[2]       ; Clk        ; 9.811  ; 9.685  ; Rise       ; Clk             ;
;  HEX6[3]       ; Clk        ; 9.048  ; 9.001  ; Rise       ; Clk             ;
;  HEX6[4]       ; Clk        ; 10.195 ; 10.051 ; Rise       ; Clk             ;
;  HEX6[5]       ; Clk        ; 11.511 ; 11.050 ; Rise       ; Clk             ;
;  HEX6[6]       ; Clk        ; 9.010  ; 9.097  ; Rise       ; Clk             ;
; HEX7[*]        ; Clk        ; 10.392 ; 10.134 ; Rise       ; Clk             ;
;  HEX7[0]       ; Clk        ; 8.905  ; 8.854  ; Rise       ; Clk             ;
;  HEX7[1]       ; Clk        ; 9.367  ; 9.302  ; Rise       ; Clk             ;
;  HEX7[2]       ; Clk        ; 9.378  ; 9.245  ; Rise       ; Clk             ;
;  HEX7[3]       ; Clk        ; 10.392 ; 10.134 ; Rise       ; Clk             ;
;  HEX7[4]       ; Clk        ; 9.503  ; 9.481  ; Rise       ; Clk             ;
;  HEX7[5]       ; Clk        ; 9.720  ; 9.726  ; Rise       ; Clk             ;
;  HEX7[6]       ; Clk        ; 8.797  ; 8.822  ; Rise       ; Clk             ;
; DRAM_CLK       ; Clk        ; 0.711  ; 0.893  ; Fall       ; Clk             ;
+----------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; DRAM_ADDR[*]   ; Clk        ; 1.777 ; 1.665 ; Rise       ; Clk             ;
;  DRAM_ADDR[0]  ; Clk        ; 1.919 ; 1.786 ; Rise       ; Clk             ;
;  DRAM_ADDR[1]  ; Clk        ; 1.864 ; 1.731 ; Rise       ; Clk             ;
;  DRAM_ADDR[2]  ; Clk        ; 1.777 ; 1.665 ; Rise       ; Clk             ;
;  DRAM_ADDR[3]  ; Clk        ; 1.947 ; 1.814 ; Rise       ; Clk             ;
;  DRAM_ADDR[4]  ; Clk        ; 1.874 ; 1.741 ; Rise       ; Clk             ;
;  DRAM_ADDR[5]  ; Clk        ; 1.888 ; 1.755 ; Rise       ; Clk             ;
;  DRAM_ADDR[6]  ; Clk        ; 1.813 ; 1.701 ; Rise       ; Clk             ;
;  DRAM_ADDR[7]  ; Clk        ; 1.838 ; 1.726 ; Rise       ; Clk             ;
;  DRAM_ADDR[8]  ; Clk        ; 1.893 ; 1.760 ; Rise       ; Clk             ;
;  DRAM_ADDR[9]  ; Clk        ; 1.888 ; 1.755 ; Rise       ; Clk             ;
;  DRAM_ADDR[10] ; Clk        ; 1.847 ; 1.735 ; Rise       ; Clk             ;
;  DRAM_ADDR[11] ; Clk        ; 1.912 ; 1.779 ; Rise       ; Clk             ;
;  DRAM_ADDR[12] ; Clk        ; 1.898 ; 1.765 ; Rise       ; Clk             ;
; DRAM_BA[*]     ; Clk        ; 1.787 ; 1.675 ; Rise       ; Clk             ;
;  DRAM_BA[0]    ; Clk        ; 1.787 ; 1.675 ; Rise       ; Clk             ;
;  DRAM_BA[1]    ; Clk        ; 1.919 ; 1.786 ; Rise       ; Clk             ;
; DRAM_CAS_N     ; Clk        ; 1.881 ; 1.748 ; Rise       ; Clk             ;
; DRAM_CLK       ; Clk        ; 0.106 ; 0.280 ; Rise       ; Clk             ;
; DRAM_CS_N      ; Clk        ; 1.939 ; 1.806 ; Rise       ; Clk             ;
; DRAM_DQ[*]     ; Clk        ; 1.848 ; 1.736 ; Rise       ; Clk             ;
;  DRAM_DQ[0]    ; Clk        ; 1.898 ; 1.765 ; Rise       ; Clk             ;
;  DRAM_DQ[1]    ; Clk        ; 1.948 ; 1.815 ; Rise       ; Clk             ;
;  DRAM_DQ[2]    ; Clk        ; 1.958 ; 1.825 ; Rise       ; Clk             ;
;  DRAM_DQ[3]    ; Clk        ; 1.948 ; 1.815 ; Rise       ; Clk             ;
;  DRAM_DQ[4]    ; Clk        ; 1.948 ; 1.815 ; Rise       ; Clk             ;
;  DRAM_DQ[5]    ; Clk        ; 1.964 ; 1.831 ; Rise       ; Clk             ;
;  DRAM_DQ[6]    ; Clk        ; 1.974 ; 1.841 ; Rise       ; Clk             ;
;  DRAM_DQ[7]    ; Clk        ; 1.959 ; 1.826 ; Rise       ; Clk             ;
;  DRAM_DQ[8]    ; Clk        ; 1.922 ; 1.789 ; Rise       ; Clk             ;
;  DRAM_DQ[9]    ; Clk        ; 1.932 ; 1.799 ; Rise       ; Clk             ;
;  DRAM_DQ[10]   ; Clk        ; 1.981 ; 1.848 ; Rise       ; Clk             ;
;  DRAM_DQ[11]   ; Clk        ; 1.894 ; 1.761 ; Rise       ; Clk             ;
;  DRAM_DQ[12]   ; Clk        ; 1.961 ; 1.828 ; Rise       ; Clk             ;
;  DRAM_DQ[13]   ; Clk        ; 1.968 ; 1.835 ; Rise       ; Clk             ;
;  DRAM_DQ[14]   ; Clk        ; 1.848 ; 1.736 ; Rise       ; Clk             ;
;  DRAM_DQ[15]   ; Clk        ; 1.952 ; 1.819 ; Rise       ; Clk             ;
;  DRAM_DQ[16]   ; Clk        ; 1.910 ; 1.777 ; Rise       ; Clk             ;
;  DRAM_DQ[17]   ; Clk        ; 1.898 ; 1.765 ; Rise       ; Clk             ;
;  DRAM_DQ[18]   ; Clk        ; 1.935 ; 1.802 ; Rise       ; Clk             ;
;  DRAM_DQ[19]   ; Clk        ; 1.927 ; 1.794 ; Rise       ; Clk             ;
;  DRAM_DQ[20]   ; Clk        ; 1.917 ; 1.784 ; Rise       ; Clk             ;
;  DRAM_DQ[21]   ; Clk        ; 1.888 ; 1.755 ; Rise       ; Clk             ;
;  DRAM_DQ[22]   ; Clk        ; 1.920 ; 1.787 ; Rise       ; Clk             ;
;  DRAM_DQ[23]   ; Clk        ; 1.893 ; 1.760 ; Rise       ; Clk             ;
;  DRAM_DQ[24]   ; Clk        ; 1.892 ; 1.759 ; Rise       ; Clk             ;
;  DRAM_DQ[25]   ; Clk        ; 1.920 ; 1.787 ; Rise       ; Clk             ;
;  DRAM_DQ[26]   ; Clk        ; 1.950 ; 1.817 ; Rise       ; Clk             ;
;  DRAM_DQ[27]   ; Clk        ; 1.950 ; 1.817 ; Rise       ; Clk             ;
;  DRAM_DQ[28]   ; Clk        ; 1.929 ; 1.796 ; Rise       ; Clk             ;
;  DRAM_DQ[29]   ; Clk        ; 1.927 ; 1.794 ; Rise       ; Clk             ;
;  DRAM_DQ[30]   ; Clk        ; 1.959 ; 1.826 ; Rise       ; Clk             ;
;  DRAM_DQ[31]   ; Clk        ; 1.970 ; 1.837 ; Rise       ; Clk             ;
; DRAM_DQM[*]    ; Clk        ; 1.827 ; 1.715 ; Rise       ; Clk             ;
;  DRAM_DQM[0]   ; Clk        ; 1.960 ; 1.827 ; Rise       ; Clk             ;
;  DRAM_DQM[1]   ; Clk        ; 1.891 ; 1.758 ; Rise       ; Clk             ;
;  DRAM_DQM[2]   ; Clk        ; 1.918 ; 1.785 ; Rise       ; Clk             ;
;  DRAM_DQM[3]   ; Clk        ; 1.827 ; 1.715 ; Rise       ; Clk             ;
; DRAM_RAS_N     ; Clk        ; 1.898 ; 1.765 ; Rise       ; Clk             ;
; DRAM_WE_N      ; Clk        ; 1.877 ; 1.744 ; Rise       ; Clk             ;
; HEX0[*]        ; Clk        ; 4.382 ; 4.556 ; Rise       ; Clk             ;
;  HEX0[0]       ; Clk        ; 4.382 ; 4.556 ; Rise       ; Clk             ;
;  HEX0[1]       ; Clk        ; 5.855 ; 6.209 ; Rise       ; Clk             ;
;  HEX0[2]       ; Clk        ; 4.489 ; 4.667 ; Rise       ; Clk             ;
;  HEX0[3]       ; Clk        ; 4.571 ; 4.787 ; Rise       ; Clk             ;
;  HEX0[4]       ; Clk        ; 4.535 ; 4.751 ; Rise       ; Clk             ;
;  HEX0[5]       ; Clk        ; 5.864 ; 6.179 ; Rise       ; Clk             ;
;  HEX0[6]       ; Clk        ; 5.163 ; 4.893 ; Rise       ; Clk             ;
; HEX1[*]        ; Clk        ; 4.347 ; 4.528 ; Rise       ; Clk             ;
;  HEX1[0]       ; Clk        ; 4.540 ; 4.732 ; Rise       ; Clk             ;
;  HEX1[1]       ; Clk        ; 4.527 ; 4.732 ; Rise       ; Clk             ;
;  HEX1[2]       ; Clk        ; 4.347 ; 4.528 ; Rise       ; Clk             ;
;  HEX1[3]       ; Clk        ; 4.443 ; 4.638 ; Rise       ; Clk             ;
;  HEX1[4]       ; Clk        ; 4.392 ; 4.595 ; Rise       ; Clk             ;
;  HEX1[5]       ; Clk        ; 5.302 ; 5.569 ; Rise       ; Clk             ;
;  HEX1[6]       ; Clk        ; 5.266 ; 5.065 ; Rise       ; Clk             ;
; HEX2[*]        ; Clk        ; 4.481 ; 4.358 ; Rise       ; Clk             ;
;  HEX2[0]       ; Clk        ; 4.481 ; 4.687 ; Rise       ; Clk             ;
;  HEX2[1]       ; Clk        ; 4.556 ; 4.814 ; Rise       ; Clk             ;
;  HEX2[2]       ; Clk        ; 4.816 ; 4.982 ; Rise       ; Clk             ;
;  HEX2[3]       ; Clk        ; 4.519 ; 4.710 ; Rise       ; Clk             ;
;  HEX2[4]       ; Clk        ; 4.571 ; 4.777 ; Rise       ; Clk             ;
;  HEX2[5]       ; Clk        ; 4.694 ; 4.954 ; Rise       ; Clk             ;
;  HEX2[6]       ; Clk        ; 4.536 ; 4.358 ; Rise       ; Clk             ;
; HEX3[*]        ; Clk        ; 4.488 ; 4.467 ; Rise       ; Clk             ;
;  HEX3[0]       ; Clk        ; 4.526 ; 4.705 ; Rise       ; Clk             ;
;  HEX3[1]       ; Clk        ; 4.488 ; 4.674 ; Rise       ; Clk             ;
;  HEX3[2]       ; Clk        ; 5.883 ; 5.732 ; Rise       ; Clk             ;
;  HEX3[3]       ; Clk        ; 4.626 ; 4.769 ; Rise       ; Clk             ;
;  HEX3[4]       ; Clk        ; 4.706 ; 4.845 ; Rise       ; Clk             ;
;  HEX3[5]       ; Clk        ; 4.632 ; 4.774 ; Rise       ; Clk             ;
;  HEX3[6]       ; Clk        ; 4.568 ; 4.467 ; Rise       ; Clk             ;
; HEX4[*]        ; Clk        ; 4.440 ; 4.548 ; Rise       ; Clk             ;
;  HEX4[0]       ; Clk        ; 4.440 ; 4.548 ; Rise       ; Clk             ;
;  HEX4[1]       ; Clk        ; 4.545 ; 4.690 ; Rise       ; Clk             ;
;  HEX4[2]       ; Clk        ; 4.988 ; 5.173 ; Rise       ; Clk             ;
;  HEX4[3]       ; Clk        ; 4.569 ; 4.672 ; Rise       ; Clk             ;
;  HEX4[4]       ; Clk        ; 4.511 ; 4.622 ; Rise       ; Clk             ;
;  HEX4[5]       ; Clk        ; 4.846 ; 4.977 ; Rise       ; Clk             ;
;  HEX4[6]       ; Clk        ; 5.609 ; 5.412 ; Rise       ; Clk             ;
; HEX5[*]        ; Clk        ; 4.419 ; 4.520 ; Rise       ; Clk             ;
;  HEX5[0]       ; Clk        ; 4.708 ; 4.850 ; Rise       ; Clk             ;
;  HEX5[1]       ; Clk        ; 6.082 ; 6.003 ; Rise       ; Clk             ;
;  HEX5[2]       ; Clk        ; 4.419 ; 4.520 ; Rise       ; Clk             ;
;  HEX5[3]       ; Clk        ; 5.124 ; 5.304 ; Rise       ; Clk             ;
;  HEX5[4]       ; Clk        ; 5.316 ; 5.521 ; Rise       ; Clk             ;
;  HEX5[5]       ; Clk        ; 5.455 ; 5.666 ; Rise       ; Clk             ;
;  HEX5[6]       ; Clk        ; 4.849 ; 4.741 ; Rise       ; Clk             ;
; HEX6[*]        ; Clk        ; 4.346 ; 4.350 ; Rise       ; Clk             ;
;  HEX6[0]       ; Clk        ; 4.375 ; 4.477 ; Rise       ; Clk             ;
;  HEX6[1]       ; Clk        ; 4.455 ; 4.534 ; Rise       ; Clk             ;
;  HEX6[2]       ; Clk        ; 4.784 ; 4.917 ; Rise       ; Clk             ;
;  HEX6[3]       ; Clk        ; 4.346 ; 4.455 ; Rise       ; Clk             ;
;  HEX6[4]       ; Clk        ; 4.830 ; 4.988 ; Rise       ; Clk             ;
;  HEX6[5]       ; Clk        ; 6.096 ; 5.954 ; Rise       ; Clk             ;
;  HEX6[6]       ; Clk        ; 4.442 ; 4.350 ; Rise       ; Clk             ;
; HEX7[*]        ; Clk        ; 4.249 ; 4.182 ; Rise       ; Clk             ;
;  HEX7[0]       ; Clk        ; 4.249 ; 4.333 ; Rise       ; Clk             ;
;  HEX7[1]       ; Clk        ; 4.444 ; 4.540 ; Rise       ; Clk             ;
;  HEX7[2]       ; Clk        ; 4.486 ; 4.632 ; Rise       ; Clk             ;
;  HEX7[3]       ; Clk        ; 4.952 ; 5.061 ; Rise       ; Clk             ;
;  HEX7[4]       ; Clk        ; 4.623 ; 4.687 ; Rise       ; Clk             ;
;  HEX7[5]       ; Clk        ; 4.724 ; 4.854 ; Rise       ; Clk             ;
;  HEX7[6]       ; Clk        ; 4.264 ; 4.182 ; Rise       ; Clk             ;
; DRAM_CLK       ; Clk        ; 0.106 ; 0.280 ; Fall       ; Clk             ;
+----------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.33e-08 V                   ; 3.11 V              ; -0.0128 V           ; 0.235 V                              ; 0.229 V                              ; 6.79e-10 s                  ; 1.6e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.33e-08 V                  ; 3.11 V             ; -0.0128 V          ; 0.235 V                             ; 0.229 V                             ; 6.79e-10 s                 ; 1.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.00287 V          ; 0.055 V                              ; 0.123 V                              ; 8.59e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.00287 V         ; 0.055 V                             ; 0.123 V                             ; 8.59e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------+
; Setup Transfers                                                                           ;
+---------------------+---------------------+------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1081       ; 0          ; 24       ; 0        ;
; Clk                 ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; Clk                 ; false path ; false path ; 0        ; 0        ;
; Clk                 ; Clk                 ; 65255      ; 1          ; 0        ; 0        ;
+---------------------+---------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------+
; Hold Transfers                                                                            ;
+---------------------+---------------------+------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1081       ; 0          ; 24       ; 0        ;
; Clk                 ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; Clk                 ; false path ; false path ; 0        ; 0        ;
; Clk                 ; Clk                 ; 65255      ; 1          ; 0        ; 0        ;
+---------------------+---------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 23       ; 0        ; 1        ; 0        ;
; Clk                 ; Clk                 ; 1125     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 23       ; 0        ; 1        ; 0        ;
; Clk                 ; Clk                 ; 1125     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Mon Mar 26 21:26:20 2018
Info: Command: quartus_sta Lab9 -c Lab9
Info: qsta_default_script.tcl version: #11
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'lab9_soc/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'lab9_soc/synthesis/submodules/lab9_soc_nios2_qsys_0_cpu.sdc'
Info (332104): Reading SDC File: 'lab9.sdc'
Warning (332174): Ignored filter at lab9.sdc(3): lab9_qsystem|altpll_0|sd1|pll|inclk[0] could not be matched with a pin
Warning (332174): Ignored filter at lab9.sdc(3): lab9_qsystem|altpll_0|sd1|pll|clk[0] could not be matched with a pin
Critical Warning (332049): Ignored create_generated_clock at lab9.sdc(3): Argument <targets> is an empty collection
    Info (332050): create_generated_clock -name {lab9_qsystem|altpll_0|sd1|pll|clk[0]} -source [get_pins {lab9_qsystem|altpll_0|sd1|pll|inclk[0]}] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock {CLOCK_50} [get_pins {lab9_qsystem|altpll_0|sd1|pll|clk[0]}] 
Warning (332049): Ignored create_generated_clock at lab9.sdc(3): Argument -source is an empty collection
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: lab9_qsystem|sdram_pll|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: lab9_qsystem|sdram_pll|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From Clk (Rise) to Clk (Rise) (setup and hold)
    Critical Warning (332169): From Clk (Fall) to Clk (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 6.149
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.149               0.000 Clk 
    Info (332119):    46.693               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.385
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.385               0.000 Clk 
    Info (332119):     0.405               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 13.660
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.660               0.000 Clk 
    Info (332119):    48.369               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.149
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.149               0.000 altera_reserved_tck 
    Info (332119):     4.270               0.000 Clk 
Info (332146): Worst-case minimum pulse width slack is 9.556
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.556               0.000 Clk 
    Info (332119):    49.559               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 13 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 13
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 33.964 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: lab9_qsystem|sdram_pll|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: lab9_qsystem|sdram_pll|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From Clk (Rise) to Clk (Rise) (setup and hold)
    Critical Warning (332169): From Clk (Fall) to Clk (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 7.164
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.164               0.000 Clk 
    Info (332119):    47.077               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.338
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.338               0.000 Clk 
    Info (332119):     0.354               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 14.281
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.281               0.000 Clk 
    Info (332119):    48.633               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.045
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.045               0.000 altera_reserved_tck 
    Info (332119):     3.838               0.000 Clk 
Info (332146): Worst-case minimum pulse width slack is 9.560
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.560               0.000 Clk 
    Info (332119):    49.491               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 13 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 13
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 34.462 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: lab9_qsystem|sdram_pll|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: lab9_qsystem|sdram_pll|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From Clk (Rise) to Clk (Rise) (setup and hold)
    Critical Warning (332169): From Clk (Fall) to Clk (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 7.107
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.107               0.000 Clk 
    Info (332119):    48.744               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.174
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.174               0.000 Clk 
    Info (332119):     0.183               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 16.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.594               0.000 Clk 
    Info (332119):    49.555               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.550
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.550               0.000 altera_reserved_tck 
    Info (332119):     2.221               0.000 Clk 
Info (332146): Worst-case minimum pulse width slack is 9.183
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.183               0.000 Clk 
    Info (332119):    49.303               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 13 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 13
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 37.007 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 860 megabytes
    Info: Processing ended: Mon Mar 26 21:26:26 2018
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


