arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	placed_wirelength_est	total_swap	accepted_swap	rejected_swap	aborted_swap	place_mem	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_num_rr_graph_nodes	crit_path_num_rr_graph_edges	crit_path_collapsed_nodes	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_create_rr_graph_time	crit_path_create_intra_cluster_rr_graph_time	crit_path_tile_lookahead_computation_time	crit_path_router_lookahead_computation_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	num_global_nets	num_routed_nets	
timing/k6_N10_40nm.xml	microbenchmarks/d_flip_flop.v	common_-start_odin_--clock_modeling_ideal_--route_chan_width_60	0.39	vpr	55.65 MiB		0.01	5304	-1	-1	1	0.02	-1	-1	29860	-1	-1	1	2	-1	-1	success	v8.0.0-11333-g6a44da44e-dirty	release VTR_ASSERT_LEVEL=2	GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	2024-09-18T21:53:04	betzgrp-wintermute.eecg.utoronto.ca	/home/singera8/vtr-verilog-to-routing/vtr_flow/tasks	56988	2	1	3	4	1	3	4	3	3	9	-1	auto	17.0 MiB	0.00	4	9	3	5	1	55.7 MiB	0.00	0.00	0.55447	-0.91031	-0.55447	0.55447	0.00	1.8112e-05	1.3932e-05	0.000106888	8.4131e-05	-1	2	4	18000	18000	14049.7	1561.07	0.00	0.00149512	0.00141287	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	1	2	
timing/k6_N10_40nm.xml	microbenchmarks/d_flip_flop.v	common_-start_odin_--clock_modeling_route_--route_chan_width_60	0.38	vpr	55.80 MiB		0.01	5568	-1	-1	1	0.02	-1	-1	29836	-1	-1	1	2	-1	-1	success	v8.0.0-11333-g6a44da44e-dirty	release VTR_ASSERT_LEVEL=2	GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	2024-09-18T21:53:04	betzgrp-wintermute.eecg.utoronto.ca	/home/singera8/vtr-verilog-to-routing/vtr_flow/tasks	57136	2	1	3	4	1	3	4	3	3	9	-1	auto	17.1 MiB	0.00	6	9	3	3	3	55.8 MiB	0.00	0.00	0.48631	-0.91031	-0.48631	0.48631	0.00	1.786e-05	1.3541e-05	0.000108501	8.4499e-05	-1	4	3	18000	18000	15707.9	1745.32	0.00	0.00125946	0.00117972	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	0	3	
timing/k6_N10_40nm.xml	verilog/mkPktMerge.v	common_-start_odin_--clock_modeling_ideal_--route_chan_width_60	4.57	odin	57.74 MiB		0.44	59128	-1	-1	2	1.00	-1	-1	50540	-1	-1	155	5	-1	-1	success	v8.0.0-11333-g6a44da44e-dirty	release VTR_ASSERT_LEVEL=2	GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	2024-09-18T21:53:04	betzgrp-wintermute.eecg.utoronto.ca	/home/singera8/vtr-verilog-to-routing/vtr_flow/tasks	59096	5	156	191	347	1	163	316	15	15	225	clb	auto	19.0 MiB	0.05	24	86316	62042	3302	20972	57.7 MiB	0.17	0.00	1.49664	-15.0848	-1.49664	1.49664	0.00	0.000746	0.000696457	0.0607321	0.0565964	-1	47	5	3.042e+06	2.79e+06	863192.	3836.41	0.01	0.0720555	0.0669855	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	154	9	
timing/k6_N10_40nm.xml	verilog/mkPktMerge.v	common_-start_odin_--clock_modeling_route_--route_chan_width_60	5.13	odin	57.83 MiB		0.45	59220	-1	-1	2	0.99	-1	-1	50572	-1	-1	155	5	-1	-1	success	v8.0.0-11333-g6a44da44e-dirty	release VTR_ASSERT_LEVEL=2	GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	2024-09-18T21:53:04	betzgrp-wintermute.eecg.utoronto.ca	/home/singera8/vtr-verilog-to-routing/vtr_flow/tasks	59132	5	156	191	347	1	163	316	15	15	225	clb	auto	19.1 MiB	0.05	25	85241	61080	3527	20634	57.7 MiB	0.17	0.00	1.47767	-14.6118	-1.47767	1.47767	0.00	0.000728861	0.000679413	0.0591504	0.0549881	-1	53	7	3.042e+06	2.79e+06	892591.	3967.07	0.02	0.0725828	0.0673116	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	153	10	
timing/k6_N10_mem32K_40nm.xml	microbenchmarks/d_flip_flop.v	common_-start_odin_--clock_modeling_ideal_--route_chan_width_60	0.43	vpr	61.20 MiB		0.02	6080	-1	-1	1	0.02	-1	-1	29764	-1	-1	1	2	0	0	success	v8.0.0-11333-g6a44da44e-dirty	release VTR_ASSERT_LEVEL=2	GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	2024-09-18T21:53:04	betzgrp-wintermute.eecg.utoronto.ca	/home/singera8/vtr-verilog-to-routing/vtr_flow/tasks	62672	2	1	3	4	1	3	4	3	3	9	-1	auto	22.7 MiB	0.00	4	9	3	5	1	61.2 MiB	0.00	0.00	0.55247	-0.90831	-0.55247	0.55247	0.00	1.7649e-05	1.3505e-05	0.000104171	8.1619e-05	-1	2	3	53894	53894	12370.0	1374.45	0.00	0.00133506	0.00125459	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	1	2	
timing/k6_N10_mem32K_40nm.xml	microbenchmarks/d_flip_flop.v	common_-start_odin_--clock_modeling_route_--route_chan_width_60	0.41	vpr	61.33 MiB		0.02	6080	-1	-1	1	0.02	-1	-1	29968	-1	-1	1	2	0	0	success	v8.0.0-11333-g6a44da44e-dirty	release VTR_ASSERT_LEVEL=2	GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	2024-09-18T21:53:04	betzgrp-wintermute.eecg.utoronto.ca	/home/singera8/vtr-verilog-to-routing/vtr_flow/tasks	62800	2	1	3	4	1	3	4	3	3	9	-1	auto	22.8 MiB	0.00	6	9	3	3	3	61.3 MiB	0.00	0.00	0.48631	-0.90831	-0.48631	0.48631	0.00	1.7971e-05	1.3339e-05	0.000105105	7.9721e-05	-1	4	2	53894	53894	14028.3	1558.70	0.00	0.00124985	0.00117578	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	0	3	
timing/k6_N10_mem32K_40nm.xml	verilog/mkPktMerge.v	common_-start_odin_--clock_modeling_ideal_--route_chan_width_60	5.57	vpr	68.89 MiB		0.19	16692	-1	-1	2	0.14	-1	-1	33648	-1	-1	32	311	15	0	success	v8.0.0-11333-g6a44da44e-dirty	release VTR_ASSERT_LEVEL=2	GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	2024-09-18T21:53:04	betzgrp-wintermute.eecg.utoronto.ca	/home/singera8/vtr-verilog-to-routing/vtr_flow/tasks	70540	311	156	972	1128	1	953	514	28	28	784	memory	auto	29.1 MiB	0.41	9073	200140	73604	116694	9842	68.9 MiB	1.48	0.02	4.11528	-4377.89	-4.11528	4.11528	0.00	0.00892116	0.00789175	0.893716	0.790022	-1	13615	17	4.25198e+07	9.94461e+06	2.96205e+06	3778.13	0.63	1.23919	1.10313	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	15	938	
timing/k6_N10_mem32K_40nm.xml	verilog/mkPktMerge.v	common_-start_odin_--clock_modeling_route_--route_chan_width_60	5.78	vpr	68.87 MiB		0.19	16732	-1	-1	2	0.13	-1	-1	33696	-1	-1	32	311	15	0	success	v8.0.0-11333-g6a44da44e-dirty	release VTR_ASSERT_LEVEL=2	GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	2024-09-18T21:53:04	betzgrp-wintermute.eecg.utoronto.ca	/home/singera8/vtr-verilog-to-routing/vtr_flow/tasks	70524	311	156	972	1128	1	953	514	28	28	784	memory	auto	29.1 MiB	0.45	8245	202198	67541	121665	12992	68.9 MiB	1.50	0.02	3.98528	-3538.17	-3.98528	3.98528	0.00	0.00892513	0.00789066	0.899827	0.793649	-1	12975	16	4.25198e+07	9.94461e+06	3.02951e+06	3864.17	0.62	1.22959	1.0924	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	14	939	
