<stg><name>subconv_1x1_16_p</name>


<trans_list>

<trans id="629" from="1" to="2">
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="2" to="5">
<condition id="438">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="2" to="3">
<condition id="441">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="3" to="4">
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="4" to="2">
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="5" to="6">
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="6" to="7">
<condition id="411">
<or_exp><and_exp><literal name="exitcond34" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="6" to="14">
<condition id="427">
<or_exp><and_exp><literal name="exitcond34" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="7" to="8">
<condition id="413">
<or_exp><and_exp><literal name="exitcond33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="7" to="6">
<condition id="425">
<or_exp><and_exp><literal name="exitcond33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="8" to="9">
<condition id="415">
<or_exp><and_exp><literal name="exitcond32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="8" to="7">
<condition id="423">
<or_exp><and_exp><literal name="exitcond32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="9" to="10">
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="10" to="11">
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="11" to="12">
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="12" to="13">
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="13" to="8">
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="14" to="18">
<condition id="442">
<or_exp><and_exp><literal name="exitcond_flatten12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="14" to="15">
<condition id="446">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="15" to="16">
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="16" to="17">
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="17" to="14">
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
.preheader46.preheader:0  br label %.preheader44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
.preheader44:0  %indvar_flatten7 = phi i13 [ 0, %.preheader46.preheader ], [ %indvar_flatten_next1, %0 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten7"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader44:1  %co = phi i5 [ 0, %.preheader46.preheader ], [ %co_cast9_mid2_v, %0 ]

]]></Node>
<StgValue><ssdm name="co"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader44:2  %indvar_flatten = phi i10 [ 0, %.preheader46.preheader ], [ %indvar_flatten_next, %0 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader44:3  %h = phi i5 [ 1, %.preheader46.preheader ], [ %h_cast8_mid2, %0 ]

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader44:4  %w = phi i5 [ 1, %.preheader46.preheader ], [ %w_31, %0 ]

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader44:5  %exitcond_flatten = icmp eq i13 %indvar_flatten7, -2048

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader44:6  %indvar_flatten_next1 = add i13 %indvar_flatten7, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader44:7  br i1 %exitcond_flatten, label %.preheader43.preheader, label %.preheader46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader46:2  %exitcond_flatten11 = icmp eq i10 %indvar_flatten, 256

]]></Node>
<StgValue><ssdm name="exitcond_flatten11"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %indvar_flatten_op = add i10 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:3  %indvar_flatten_next = select i1 %exitcond_flatten11, i10 1, i10 %indvar_flatten_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="31" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="exitcond_flatten11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader46:0  %co_22 = add i5 %co, 1

]]></Node>
<StgValue><ssdm name="co_22"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader46:3  %h_mid = select i1 %exitcond_flatten11, i5 1, i5 %h

]]></Node>
<StgValue><ssdm name="h_mid"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader46:4  %co_cast9_mid2_v = select i1 %exitcond_flatten11, i5 %co_22, i5 %co

]]></Node>
<StgValue><ssdm name="co_cast9_mid2_v"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="5">
<![CDATA[
.preheader46:5  %co_cast9_mid2 = zext i5 %co_cast9_mid2_v to i32

]]></Node>
<StgValue><ssdm name="co_cast9_mid2"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader46:6  %not_exitcond_flatten = xor i1 %exitcond_flatten11, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader46:7  %exitcond = icmp eq i5 %w, -15

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader46:8  %exitcond35_mid = and i1 %exitcond, %not_exitcond_flatten

]]></Node>
<StgValue><ssdm name="exitcond35_mid"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader46:9  %h_23 = add i5 %h_mid, 1

]]></Node>
<StgValue><ssdm name="h_23"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader46:10  %tmp_s = or i1 %exitcond35_mid, %exitcond_flatten11

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader46:11  %w_mid2 = select i1 %tmp_s, i5 1, i5 %w

]]></Node>
<StgValue><ssdm name="w_mid2"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader46:12  %h_cast8_mid2 = select i1 %exitcond35_mid, i5 %h_23, i5 %h_mid

]]></Node>
<StgValue><ssdm name="h_cast8_mid2"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader46:47  %bias_V_addr = getelementptr [24 x i8]* %bias_V, i32 0, i32 %co_cast9_mid2

]]></Node>
<StgValue><ssdm name="bias_V_addr"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="5">
<![CDATA[
.preheader46:48  %bias_V_load = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="bias_V_load"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0">
<![CDATA[
.preheader46:49  switch i5 %co_cast9_mid2_v, label %branch47 [
    i5 0, label %branch24
    i5 1, label %branch25
    i5 2, label %branch26
    i5 3, label %branch27
    i5 4, label %branch28
    i5 5, label %branch29
    i5 6, label %branch30
    i5 7, label %branch31
    i5 8, label %branch32
    i5 9, label %branch33
    i5 10, label %branch34
    i5 11, label %branch35
    i5 12, label %branch36
    i5 13, label %branch37
    i5 14, label %branch38
    i5 15, label %branch39
    i5 -16, label %branch40
    i5 -15, label %branch41
    i5 -14, label %branch42
    i5 -13, label %branch43
    i5 -12, label %branch44
    i5 -11, label %branch45
    i5 -10, label %branch46
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader46:1  %empty_116 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6144, i64 6144, i64 6144)

]]></Node>
<StgValue><ssdm name="empty_116"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader46:13  %tmp = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %h_cast8_mid2, i4 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="9">
<![CDATA[
.preheader46:14  %p_shl_cast = zext i9 %tmp to i10

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader46:15  %tmp_591 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %h_cast8_mid2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_591"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="6">
<![CDATA[
.preheader46:16  %p_shl1_cast = zext i6 %tmp_591 to i10

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader46:17  %tmp_433 = add i10 %p_shl_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="5">
<![CDATA[
.preheader46:18  %w_cast7_cast = zext i5 %w_mid2 to i10

]]></Node>
<StgValue><ssdm name="w_cast7_cast"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader46:19  %tmp_434 = add i10 %w_cast7_cast, %tmp_433

]]></Node>
<StgValue><ssdm name="tmp_434"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="10">
<![CDATA[
.preheader46:20  %tmp_504_cast = zext i10 %tmp_434 to i32

]]></Node>
<StgValue><ssdm name="tmp_504_cast"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader46:21  %buffer1_1_24_16x16_p = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_18, i32 0, i32 %tmp_504_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader46:22  %buffer1_1_24_16x16_p_72 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_7, i32 0, i32 %tmp_504_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_72"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader46:23  %buffer1_1_24_16x16_p_73 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_19, i32 0, i32 %tmp_504_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_73"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader46:24  %buffer1_1_24_16x16_p_74 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_16, i32 0, i32 %tmp_504_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_74"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader46:25  %buffer1_1_24_16x16_p_75 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_23, i32 0, i32 %tmp_504_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_75"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader46:26  %buffer1_1_24_16x16_p_76 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_22, i32 0, i32 %tmp_504_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_76"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader46:27  %buffer1_1_24_16x16_p_77 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p, i32 0, i32 %tmp_504_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_77"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader46:28  %buffer1_1_24_16x16_p_78 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_12, i32 0, i32 %tmp_504_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_78"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader46:29  %buffer1_1_24_16x16_p_79 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_5, i32 0, i32 %tmp_504_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_79"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader46:30  %buffer1_1_24_16x16_p_80 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_6, i32 0, i32 %tmp_504_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_80"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader46:31  %buffer1_1_24_16x16_p_81 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_9, i32 0, i32 %tmp_504_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_81"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader46:32  %buffer1_1_24_16x16_p_82 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_13, i32 0, i32 %tmp_504_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_82"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader46:33  %buffer1_1_24_16x16_p_83 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_21, i32 0, i32 %tmp_504_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_83"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader46:34  %buffer1_1_24_16x16_p_84 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_20, i32 0, i32 %tmp_504_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_84"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader46:35  %buffer1_1_24_16x16_p_85 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_10, i32 0, i32 %tmp_504_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_85"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader46:36  %buffer1_1_24_16x16_p_86 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_15, i32 0, i32 %tmp_504_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_86"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader46:37  %buffer1_1_24_16x16_p_87 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_17, i32 0, i32 %tmp_504_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_87"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader46:38  %buffer1_1_24_16x16_p_88 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_14, i32 0, i32 %tmp_504_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_88"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader46:39  %buffer1_1_24_16x16_p_89 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_11, i32 0, i32 %tmp_504_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_89"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader46:40  %buffer1_1_24_16x16_p_90 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_8, i32 0, i32 %tmp_504_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_90"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader46:41  %buffer1_1_24_16x16_p_91 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_4, i32 0, i32 %tmp_504_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_91"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader46:42  %buffer1_1_24_16x16_p_92 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_2, i32 0, i32 %tmp_504_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_92"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader46:43  %buffer1_1_24_16x16_p_93 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_3, i32 0, i32 %tmp_504_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_93"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader46:44  %buffer1_1_24_16x16_p_94 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_1, i32 0, i32 %tmp_504_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_94"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader46:45  %tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader46:46  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="5">
<![CDATA[
.preheader46:48  %bias_V_load = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="bias_V_load"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch46:0  store i8 %bias_V_load, i8* %buffer1_1_24_16x16_p_90, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
branch46:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch45:0  store i8 %bias_V_load, i8* %buffer1_1_24_16x16_p_81, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
branch45:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch44:0  store i8 %bias_V_load, i8* %buffer1_1_24_16x16_p_85, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
branch44:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch43:0  store i8 %bias_V_load, i8* %buffer1_1_24_16x16_p_78, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
branch43:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch42:0  store i8 %bias_V_load, i8* %buffer1_1_24_16x16_p_82, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
branch42:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch41:0  store i8 %bias_V_load, i8* %buffer1_1_24_16x16_p_88, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
branch41:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch40:0  store i8 %bias_V_load, i8* %buffer1_1_24_16x16_p_86, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
branch40:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch39:0  store i8 %bias_V_load, i8* %buffer1_1_24_16x16_p_74, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch38:0  store i8 %bias_V_load, i8* %buffer1_1_24_16x16_p_87, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch37:0  store i8 %bias_V_load, i8* %buffer1_1_24_16x16_p, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch36:0  store i8 %bias_V_load, i8* %buffer1_1_24_16x16_p_73, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch35:0  store i8 %bias_V_load, i8* %buffer1_1_24_16x16_p_84, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch34:0  store i8 %bias_V_load, i8* %buffer1_1_24_16x16_p_83, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
branch34:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch33:0  store i8 %bias_V_load, i8* %buffer1_1_24_16x16_p_77, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch32:0  store i8 %bias_V_load, i8* %buffer1_1_24_16x16_p_94, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch31:0  store i8 %bias_V_load, i8* %buffer1_1_24_16x16_p_92, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch30:0  store i8 %bias_V_load, i8* %buffer1_1_24_16x16_p_93, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch29:0  store i8 %bias_V_load, i8* %buffer1_1_24_16x16_p_91, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch28:0  store i8 %bias_V_load, i8* %buffer1_1_24_16x16_p_79, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch27:0  store i8 %bias_V_load, i8* %buffer1_1_24_16x16_p_80, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch26:0  store i8 %bias_V_load, i8* %buffer1_1_24_16x16_p_89, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch25:0  store i8 %bias_V_load, i8* %buffer1_1_24_16x16_p_76, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch24:0  store i8 %bias_V_load, i8* %buffer1_1_24_16x16_p_75, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="!0"/>
<literal name="co_cast9_mid2_v" val="!1"/>
<literal name="co_cast9_mid2_v" val="!2"/>
<literal name="co_cast9_mid2_v" val="!3"/>
<literal name="co_cast9_mid2_v" val="!4"/>
<literal name="co_cast9_mid2_v" val="!5"/>
<literal name="co_cast9_mid2_v" val="!6"/>
<literal name="co_cast9_mid2_v" val="!7"/>
<literal name="co_cast9_mid2_v" val="!8"/>
<literal name="co_cast9_mid2_v" val="!9"/>
<literal name="co_cast9_mid2_v" val="!10"/>
<literal name="co_cast9_mid2_v" val="!11"/>
<literal name="co_cast9_mid2_v" val="!12"/>
<literal name="co_cast9_mid2_v" val="!13"/>
<literal name="co_cast9_mid2_v" val="!14"/>
<literal name="co_cast9_mid2_v" val="!15"/>
<literal name="co_cast9_mid2_v" val="!16"/>
<literal name="co_cast9_mid2_v" val="!17"/>
<literal name="co_cast9_mid2_v" val="!18"/>
<literal name="co_cast9_mid2_v" val="!19"/>
<literal name="co_cast9_mid2_v" val="!20"/>
<literal name="co_cast9_mid2_v" val="!21"/>
<literal name="co_cast9_mid2_v" val="!22"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch47:0  store i8 %bias_V_load, i8* %buffer1_1_24_16x16_p_72, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp><literal name="co_cast9_mid2_v" val="!0"/>
<literal name="co_cast9_mid2_v" val="!1"/>
<literal name="co_cast9_mid2_v" val="!2"/>
<literal name="co_cast9_mid2_v" val="!3"/>
<literal name="co_cast9_mid2_v" val="!4"/>
<literal name="co_cast9_mid2_v" val="!5"/>
<literal name="co_cast9_mid2_v" val="!6"/>
<literal name="co_cast9_mid2_v" val="!7"/>
<literal name="co_cast9_mid2_v" val="!8"/>
<literal name="co_cast9_mid2_v" val="!9"/>
<literal name="co_cast9_mid2_v" val="!10"/>
<literal name="co_cast9_mid2_v" val="!11"/>
<literal name="co_cast9_mid2_v" val="!12"/>
<literal name="co_cast9_mid2_v" val="!13"/>
<literal name="co_cast9_mid2_v" val="!14"/>
<literal name="co_cast9_mid2_v" val="!15"/>
<literal name="co_cast9_mid2_v" val="!16"/>
<literal name="co_cast9_mid2_v" val="!17"/>
<literal name="co_cast9_mid2_v" val="!18"/>
<literal name="co_cast9_mid2_v" val="!19"/>
<literal name="co_cast9_mid2_v" val="!20"/>
<literal name="co_cast9_mid2_v" val="!21"/>
<literal name="co_cast9_mid2_v" val="!22"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
branch47:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_25)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %w_31 = add i5 %w_mid2, 1

]]></Node>
<StgValue><ssdm name="w_31"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
.preheader43.preheader:0  br label %.preheader43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader43:0  %h1 = phi i5 [ %h_6, %2 ], [ 1, %.preheader43.preheader ]

]]></Node>
<StgValue><ssdm name="h1"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="10" op_0_bw="5">
<![CDATA[
.preheader43:1  %h1_cast6_cast = zext i5 %h1 to i10

]]></Node>
<StgValue><ssdm name="h1_cast6_cast"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader43:2  %tmp_435 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %h1, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_435"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="10" op_0_bw="9">
<![CDATA[
.preheader43:3  %p_shl2_cast = zext i9 %tmp_435 to i10

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader43:4  %tmp_436 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %h1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="10" op_0_bw="6">
<![CDATA[
.preheader43:5  %p_shl3_cast = zext i6 %tmp_436 to i10

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader43:6  %tmp_437 = add i10 %p_shl3_cast, %p_shl2_cast

]]></Node>
<StgValue><ssdm name="tmp_437"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader43:7  %exitcond34 = icmp eq i5 %h1, -15

]]></Node>
<StgValue><ssdm name="exitcond34"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader43:8  %empty_117 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader43:9  br i1 %exitcond34, label %.preheader.preheader, label %.preheader42.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
.preheader42.preheader:0  br label %.preheader42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="exitcond34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader42:0  %w2 = phi i5 [ %w_32, %1 ], [ 1, %.preheader42.preheader ]

]]></Node>
<StgValue><ssdm name="w2"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="14" op_0_bw="5">
<![CDATA[
.preheader42:1  %w2_cast5_cast2 = zext i5 %w2 to i14

]]></Node>
<StgValue><ssdm name="w2_cast5_cast2"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="10" op_0_bw="5">
<![CDATA[
.preheader42:2  %w2_cast5_cast = zext i5 %w2 to i10

]]></Node>
<StgValue><ssdm name="w2_cast5_cast"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader42:3  %tmp_438 = add i10 %tmp_437, %w2_cast5_cast

]]></Node>
<StgValue><ssdm name="tmp_438"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="10">
<![CDATA[
.preheader42:4  %tmp_508_cast = zext i10 %tmp_438 to i32

]]></Node>
<StgValue><ssdm name="tmp_508_cast"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:5  %buffer1_1_24_16x16_p_95 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_18, i32 0, i32 %tmp_508_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_95"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:6  %buffer1_1_24_16x16_p_96 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_7, i32 0, i32 %tmp_508_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_96"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:7  %buffer1_1_24_16x16_p_97 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_19, i32 0, i32 %tmp_508_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_97"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:8  %buffer1_1_24_16x16_p_98 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_16, i32 0, i32 %tmp_508_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_98"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:9  %buffer1_1_24_16x16_p_99 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_23, i32 0, i32 %tmp_508_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_99"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:10  %buffer1_1_24_16x16_p_100 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_22, i32 0, i32 %tmp_508_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_100"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:11  %buffer1_1_24_16x16_p_101 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p, i32 0, i32 %tmp_508_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_101"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:12  %buffer1_1_24_16x16_p_102 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_12, i32 0, i32 %tmp_508_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_102"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:13  %buffer1_1_24_16x16_p_103 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_5, i32 0, i32 %tmp_508_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_103"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:14  %buffer1_1_24_16x16_p_104 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_6, i32 0, i32 %tmp_508_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_104"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:15  %buffer1_1_24_16x16_p_105 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_9, i32 0, i32 %tmp_508_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_105"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:16  %buffer1_1_24_16x16_p_106 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_13, i32 0, i32 %tmp_508_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_106"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:17  %buffer1_1_24_16x16_p_107 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_21, i32 0, i32 %tmp_508_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_107"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:18  %buffer1_1_24_16x16_p_108 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_20, i32 0, i32 %tmp_508_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_108"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:19  %buffer1_1_24_16x16_p_109 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_10, i32 0, i32 %tmp_508_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_109"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:20  %buffer1_1_24_16x16_p_110 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_15, i32 0, i32 %tmp_508_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_110"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:21  %buffer1_1_24_16x16_p_111 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_17, i32 0, i32 %tmp_508_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_111"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:22  %buffer1_1_24_16x16_p_112 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_14, i32 0, i32 %tmp_508_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_112"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:23  %buffer1_1_24_16x16_p_113 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_11, i32 0, i32 %tmp_508_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_113"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:24  %buffer1_1_24_16x16_p_114 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_8, i32 0, i32 %tmp_508_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_114"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:25  %buffer1_1_24_16x16_p_115 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_4, i32 0, i32 %tmp_508_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_115"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:26  %buffer1_1_24_16x16_p_116 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_2, i32 0, i32 %tmp_508_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_116"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:27  %buffer1_1_24_16x16_p_117 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_3, i32 0, i32 %tmp_508_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_117"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader42:28  %buffer1_1_24_16x16_p_118 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_1, i32 0, i32 %tmp_508_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_118"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader42:29  %exitcond33 = icmp eq i5 %w2, -15

]]></Node>
<StgValue><ssdm name="exitcond33"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader42:30  %empty_118 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_118"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader42:31  br i1 %exitcond33, label %2, label %.preheader41.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
.preheader41.preheader:0  br label %.preheader41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp><literal name="exitcond33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %h_6 = add i5 %h1, 1

]]></Node>
<StgValue><ssdm name="h_6"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp><literal name="exitcond33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="180" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader41:0  %ci = phi i5 [ %ci_14, %.preheader40.preheader ], [ 0, %.preheader41.preheader ]

]]></Node>
<StgValue><ssdm name="ci"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="5">
<![CDATA[
.preheader41:1  %ci_cast4 = zext i5 %ci to i32

]]></Node>
<StgValue><ssdm name="ci_cast4"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader41:2  %tmp_442 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %ci, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="10" op_0_bw="9">
<![CDATA[
.preheader41:3  %p_shl6_cast = zext i9 %tmp_442 to i10

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader41:4  %tmp_443 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %ci, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_443"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="10" op_0_bw="6">
<![CDATA[
.preheader41:5  %p_shl7_cast = zext i6 %tmp_443 to i10

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader41:6  %tmp_444 = add i10 %p_shl6_cast, %p_shl7_cast

]]></Node>
<StgValue><ssdm name="tmp_444"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader41:7  %tmp_445 = add i10 %h1_cast6_cast, %tmp_444

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
.preheader41:8  %p_shl4_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_445, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
.preheader41:9  %tmp_595 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_445, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_595"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="14" op_0_bw="11">
<![CDATA[
.preheader41:10  %p_shl5_cast = zext i11 %tmp_595 to i14

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader41:11  %tmp_446 = add i14 %p_shl4_cast, %p_shl5_cast

]]></Node>
<StgValue><ssdm name="tmp_446"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader41:12  %tmp_447 = add i14 %w2_cast5_cast2, %tmp_446

]]></Node>
<StgValue><ssdm name="tmp_447"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="14">
<![CDATA[
.preheader41:13  %tmp_521_cast = zext i14 %tmp_447 to i32

]]></Node>
<StgValue><ssdm name="tmp_521_cast"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="13" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:14  %input_V_addr = getelementptr [7776 x i8]* %input_V, i32 0, i32 %tmp_521_cast

]]></Node>
<StgValue><ssdm name="input_V_addr"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:15  %weight_0_V_addr = getelementptr [24 x i8]* %weight_0_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_0_V_addr"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:16  %weight_1_V_addr = getelementptr [24 x i8]* %weight_1_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_1_V_addr"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:17  %weight_2_V_addr = getelementptr [24 x i8]* %weight_2_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_2_V_addr"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:18  %weight_3_V_addr = getelementptr [24 x i8]* %weight_3_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_3_V_addr"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:19  %weight_4_V_addr = getelementptr [24 x i8]* %weight_4_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_4_V_addr"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:20  %weight_5_V_addr = getelementptr [24 x i8]* %weight_5_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_5_V_addr"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:21  %weight_6_V_addr = getelementptr [24 x i8]* %weight_6_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_6_V_addr"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:22  %weight_7_V_addr = getelementptr [24 x i8]* %weight_7_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_7_V_addr"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:23  %weight_8_V_addr = getelementptr [24 x i8]* %weight_8_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_8_V_addr"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:24  %weight_9_V_addr = getelementptr [24 x i8]* %weight_9_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_9_V_addr"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:25  %weight_10_V_addr = getelementptr [24 x i8]* %weight_10_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_10_V_addr"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:26  %weight_11_V_addr = getelementptr [24 x i8]* %weight_11_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_11_V_addr"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:27  %weight_12_V_addr = getelementptr [24 x i8]* %weight_12_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_12_V_addr"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:28  %weight_13_V_addr = getelementptr [24 x i8]* %weight_13_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_13_V_addr"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:29  %weight_14_V_addr = getelementptr [24 x i8]* %weight_14_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_14_V_addr"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:30  %weight_15_V_addr = getelementptr [24 x i8]* %weight_15_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_15_V_addr"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:31  %weight_16_V_addr = getelementptr [24 x i8]* %weight_16_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_16_V_addr"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:32  %weight_17_V_addr = getelementptr [24 x i8]* %weight_17_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_17_V_addr"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:33  %weight_18_V_addr = getelementptr [24 x i8]* %weight_18_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_18_V_addr"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:34  %weight_19_V_addr = getelementptr [24 x i8]* %weight_19_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_19_V_addr"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:35  %weight_20_V_addr = getelementptr [24 x i8]* %weight_20_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_20_V_addr"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:36  %weight_21_V_addr = getelementptr [24 x i8]* %weight_21_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_21_V_addr"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:37  %weight_22_V_addr = getelementptr [24 x i8]* %weight_22_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_22_V_addr"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader41:38  %weight_23_V_addr = getelementptr [24 x i8]* %weight_23_V, i32 0, i32 %ci_cast4

]]></Node>
<StgValue><ssdm name="weight_23_V_addr"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader41:39  %exitcond32 = icmp eq i5 %ci, -8

]]></Node>
<StgValue><ssdm name="exitcond32"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader41:40  %empty_119 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

]]></Node>
<StgValue><ssdm name="empty_119"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader41:41  %ci_14 = add i5 %ci, 1

]]></Node>
<StgValue><ssdm name="ci_14"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader41:42  br i1 %exitcond32, label %1, label %.preheader40.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %w_32 = add i5 %w2, 1

]]></Node>
<StgValue><ssdm name="w_32"/></StgValue>
</operation>

<operation id="224" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="225" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="5">
<![CDATA[
.preheader40.preheader:0  %weight_0_V_load = load i8* %weight_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load"/></StgValue>
</operation>

<operation id="226" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="5">
<![CDATA[
.preheader40.preheader:1  %weight_12_V_load = load i8* %weight_12_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_12_V_load"/></StgValue>
</operation>

<operation id="227" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="13">
<![CDATA[
.preheader40.preheader:2  %input_V_load = load i8* %input_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>

<operation id="228" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="5">
<![CDATA[
.preheader40.preheader:14  %weight_1_V_load = load i8* %weight_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load"/></StgValue>
</operation>

<operation id="229" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="5">
<![CDATA[
.preheader40.preheader:15  %weight_13_V_load = load i8* %weight_13_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_13_V_load"/></StgValue>
</operation>

<operation id="230" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="5">
<![CDATA[
.preheader40.preheader:27  %weight_2_V_load = load i8* %weight_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load"/></StgValue>
</operation>

<operation id="231" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="5">
<![CDATA[
.preheader40.preheader:28  %weight_14_V_load = load i8* %weight_14_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_14_V_load"/></StgValue>
</operation>

<operation id="232" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="5">
<![CDATA[
.preheader40.preheader:40  %weight_3_V_load = load i8* %weight_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load"/></StgValue>
</operation>

<operation id="233" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="5">
<![CDATA[
.preheader40.preheader:41  %weight_15_V_load = load i8* %weight_15_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_15_V_load"/></StgValue>
</operation>

<operation id="234" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="5">
<![CDATA[
.preheader40.preheader:53  %weight_4_V_load = load i8* %weight_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load"/></StgValue>
</operation>

<operation id="235" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="5">
<![CDATA[
.preheader40.preheader:54  %weight_16_V_load = load i8* %weight_16_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_16_V_load"/></StgValue>
</operation>

<operation id="236" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="5">
<![CDATA[
.preheader40.preheader:66  %weight_5_V_load = load i8* %weight_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load"/></StgValue>
</operation>

<operation id="237" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="5">
<![CDATA[
.preheader40.preheader:67  %weight_17_V_load = load i8* %weight_17_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_17_V_load"/></StgValue>
</operation>

<operation id="238" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="8" op_0_bw="5">
<![CDATA[
.preheader40.preheader:79  %weight_6_V_load = load i8* %weight_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load"/></StgValue>
</operation>

<operation id="239" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="5">
<![CDATA[
.preheader40.preheader:80  %weight_18_V_load = load i8* %weight_18_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_18_V_load"/></StgValue>
</operation>

<operation id="240" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="8" op_0_bw="5">
<![CDATA[
.preheader40.preheader:92  %weight_7_V_load = load i8* %weight_7_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load"/></StgValue>
</operation>

<operation id="241" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="5">
<![CDATA[
.preheader40.preheader:93  %weight_19_V_load = load i8* %weight_19_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_19_V_load"/></StgValue>
</operation>

<operation id="242" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="8" op_0_bw="5">
<![CDATA[
.preheader40.preheader:105  %weight_8_V_load = load i8* %weight_8_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load"/></StgValue>
</operation>

<operation id="243" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="8" op_0_bw="5">
<![CDATA[
.preheader40.preheader:106  %weight_20_V_load = load i8* %weight_20_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_20_V_load"/></StgValue>
</operation>

<operation id="244" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="8" op_0_bw="5">
<![CDATA[
.preheader40.preheader:118  %weight_9_V_load = load i8* %weight_9_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load"/></StgValue>
</operation>

<operation id="245" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="8" op_0_bw="5">
<![CDATA[
.preheader40.preheader:119  %weight_21_V_load = load i8* %weight_21_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_21_V_load"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="5">
<![CDATA[
.preheader40.preheader:131  %weight_10_V_load = load i8* %weight_10_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load"/></StgValue>
</operation>

<operation id="247" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="5">
<![CDATA[
.preheader40.preheader:132  %weight_22_V_load = load i8* %weight_22_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_22_V_load"/></StgValue>
</operation>

<operation id="248" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="8" op_0_bw="5">
<![CDATA[
.preheader40.preheader:144  %weight_11_V_load = load i8* %weight_11_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load"/></StgValue>
</operation>

<operation id="249" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="8" op_0_bw="5">
<![CDATA[
.preheader40.preheader:145  %weight_23_V_load = load i8* %weight_23_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_23_V_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="250" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="5">
<![CDATA[
.preheader40.preheader:0  %weight_0_V_load = load i8* %weight_0_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_0_V_load"/></StgValue>
</operation>

<operation id="251" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="5">
<![CDATA[
.preheader40.preheader:1  %weight_12_V_load = load i8* %weight_12_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_12_V_load"/></StgValue>
</operation>

<operation id="252" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="13">
<![CDATA[
.preheader40.preheader:2  %input_V_load = load i8* %input_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>

<operation id="253" st_id="10" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:3  %MUL_DP_ret75 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_12_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret75"/></StgValue>
</operation>

<operation id="254" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="5">
<![CDATA[
.preheader40.preheader:14  %weight_1_V_load = load i8* %weight_1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_1_V_load"/></StgValue>
</operation>

<operation id="255" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="5">
<![CDATA[
.preheader40.preheader:15  %weight_13_V_load = load i8* %weight_13_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_13_V_load"/></StgValue>
</operation>

<operation id="256" st_id="10" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:16  %MUL_DP_ret76 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_13_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret76"/></StgValue>
</operation>

<operation id="257" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="5">
<![CDATA[
.preheader40.preheader:27  %weight_2_V_load = load i8* %weight_2_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_2_V_load"/></StgValue>
</operation>

<operation id="258" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="5">
<![CDATA[
.preheader40.preheader:28  %weight_14_V_load = load i8* %weight_14_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_14_V_load"/></StgValue>
</operation>

<operation id="259" st_id="10" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:29  %MUL_DP_ret77 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_14_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret77"/></StgValue>
</operation>

<operation id="260" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="5">
<![CDATA[
.preheader40.preheader:40  %weight_3_V_load = load i8* %weight_3_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_3_V_load"/></StgValue>
</operation>

<operation id="261" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="5">
<![CDATA[
.preheader40.preheader:41  %weight_15_V_load = load i8* %weight_15_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_15_V_load"/></StgValue>
</operation>

<operation id="262" st_id="10" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:42  %MUL_DP_ret78 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_15_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret78"/></StgValue>
</operation>

<operation id="263" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="5">
<![CDATA[
.preheader40.preheader:53  %weight_4_V_load = load i8* %weight_4_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_4_V_load"/></StgValue>
</operation>

<operation id="264" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="5">
<![CDATA[
.preheader40.preheader:54  %weight_16_V_load = load i8* %weight_16_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_16_V_load"/></StgValue>
</operation>

<operation id="265" st_id="10" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:55  %MUL_DP_ret79 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_16_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret79"/></StgValue>
</operation>

<operation id="266" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="5">
<![CDATA[
.preheader40.preheader:66  %weight_5_V_load = load i8* %weight_5_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_5_V_load"/></StgValue>
</operation>

<operation id="267" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="5">
<![CDATA[
.preheader40.preheader:67  %weight_17_V_load = load i8* %weight_17_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_17_V_load"/></StgValue>
</operation>

<operation id="268" st_id="10" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:68  %MUL_DP_ret80 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_17_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret80"/></StgValue>
</operation>

<operation id="269" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="8" op_0_bw="5">
<![CDATA[
.preheader40.preheader:79  %weight_6_V_load = load i8* %weight_6_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_6_V_load"/></StgValue>
</operation>

<operation id="270" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="5">
<![CDATA[
.preheader40.preheader:80  %weight_18_V_load = load i8* %weight_18_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_18_V_load"/></StgValue>
</operation>

<operation id="271" st_id="10" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:81  %MUL_DP_ret81 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_18_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret81"/></StgValue>
</operation>

<operation id="272" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="8" op_0_bw="5">
<![CDATA[
.preheader40.preheader:92  %weight_7_V_load = load i8* %weight_7_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_7_V_load"/></StgValue>
</operation>

<operation id="273" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="8" op_0_bw="5">
<![CDATA[
.preheader40.preheader:93  %weight_19_V_load = load i8* %weight_19_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_19_V_load"/></StgValue>
</operation>

<operation id="274" st_id="10" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:94  %MUL_DP_ret82 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_19_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret82"/></StgValue>
</operation>

<operation id="275" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="8" op_0_bw="5">
<![CDATA[
.preheader40.preheader:105  %weight_8_V_load = load i8* %weight_8_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_8_V_load"/></StgValue>
</operation>

<operation id="276" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="8" op_0_bw="5">
<![CDATA[
.preheader40.preheader:106  %weight_20_V_load = load i8* %weight_20_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_20_V_load"/></StgValue>
</operation>

<operation id="277" st_id="10" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:107  %MUL_DP_ret83 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_20_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret83"/></StgValue>
</operation>

<operation id="278" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="8" op_0_bw="5">
<![CDATA[
.preheader40.preheader:118  %weight_9_V_load = load i8* %weight_9_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_9_V_load"/></StgValue>
</operation>

<operation id="279" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="8" op_0_bw="5">
<![CDATA[
.preheader40.preheader:119  %weight_21_V_load = load i8* %weight_21_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_21_V_load"/></StgValue>
</operation>

<operation id="280" st_id="10" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:120  %MUL_DP_ret84 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_21_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret84"/></StgValue>
</operation>

<operation id="281" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="5">
<![CDATA[
.preheader40.preheader:131  %weight_10_V_load = load i8* %weight_10_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_10_V_load"/></StgValue>
</operation>

<operation id="282" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="5">
<![CDATA[
.preheader40.preheader:132  %weight_22_V_load = load i8* %weight_22_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_22_V_load"/></StgValue>
</operation>

<operation id="283" st_id="10" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:133  %MUL_DP_ret85 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_22_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret85"/></StgValue>
</operation>

<operation id="284" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="8" op_0_bw="5">
<![CDATA[
.preheader40.preheader:144  %weight_11_V_load = load i8* %weight_11_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_11_V_load"/></StgValue>
</operation>

<operation id="285" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="8" op_0_bw="5">
<![CDATA[
.preheader40.preheader:145  %weight_23_V_load = load i8* %weight_23_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weight_23_V_load"/></StgValue>
</operation>

<operation id="286" st_id="10" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:146  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_23_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="287" st_id="11" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:3  %MUL_DP_ret75 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_12_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret75"/></StgValue>
</operation>

<operation id="288" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="9">
<![CDATA[
.preheader40.preheader:7  %buffer1_1_24_16x16_p_119 = load i8* %buffer1_1_24_16x16_p_99, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_119"/></StgValue>
</operation>

<operation id="289" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="9">
<![CDATA[
.preheader40.preheader:11  %buffer1_1_24_16x16_p_120 = load i8* %buffer1_1_24_16x16_p_97, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_120"/></StgValue>
</operation>

<operation id="290" st_id="11" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:16  %MUL_DP_ret76 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_13_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret76"/></StgValue>
</operation>

<operation id="291" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="9">
<![CDATA[
.preheader40.preheader:20  %buffer1_1_24_16x16_p_121 = load i8* %buffer1_1_24_16x16_p_100, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_121"/></StgValue>
</operation>

<operation id="292" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="9">
<![CDATA[
.preheader40.preheader:24  %buffer1_1_24_16x16_p_122 = load i8* %buffer1_1_24_16x16_p_95, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_122"/></StgValue>
</operation>

<operation id="293" st_id="11" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:29  %MUL_DP_ret77 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_14_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret77"/></StgValue>
</operation>

<operation id="294" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="9">
<![CDATA[
.preheader40.preheader:33  %buffer1_1_24_16x16_p_123 = load i8* %buffer1_1_24_16x16_p_113, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_123"/></StgValue>
</operation>

<operation id="295" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="9">
<![CDATA[
.preheader40.preheader:37  %buffer1_1_24_16x16_p_124 = load i8* %buffer1_1_24_16x16_p_111, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_124"/></StgValue>
</operation>

<operation id="296" st_id="11" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:42  %MUL_DP_ret78 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_15_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret78"/></StgValue>
</operation>

<operation id="297" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="9">
<![CDATA[
.preheader40.preheader:46  %buffer1_1_24_16x16_p_125 = load i8* %buffer1_1_24_16x16_p_104, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_125"/></StgValue>
</operation>

<operation id="298" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="9">
<![CDATA[
.preheader40.preheader:50  %buffer1_1_24_16x16_p_126 = load i8* %buffer1_1_24_16x16_p_98, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_126"/></StgValue>
</operation>

<operation id="299" st_id="11" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:55  %MUL_DP_ret79 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_16_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret79"/></StgValue>
</operation>

<operation id="300" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="9">
<![CDATA[
.preheader40.preheader:59  %buffer1_1_24_16x16_p_127 = load i8* %buffer1_1_24_16x16_p_103, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_127"/></StgValue>
</operation>

<operation id="301" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="9">
<![CDATA[
.preheader40.preheader:63  %buffer1_1_24_16x16_p_128 = load i8* %buffer1_1_24_16x16_p_110, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_128"/></StgValue>
</operation>

<operation id="302" st_id="11" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:68  %MUL_DP_ret80 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_17_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret80"/></StgValue>
</operation>

<operation id="303" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="9">
<![CDATA[
.preheader40.preheader:72  %buffer1_1_24_16x16_p_129 = load i8* %buffer1_1_24_16x16_p_115, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_129"/></StgValue>
</operation>

<operation id="304" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="9">
<![CDATA[
.preheader40.preheader:76  %buffer1_1_24_16x16_p_130 = load i8* %buffer1_1_24_16x16_p_112, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_130"/></StgValue>
</operation>

<operation id="305" st_id="11" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:81  %MUL_DP_ret81 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_18_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret81"/></StgValue>
</operation>

<operation id="306" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="9">
<![CDATA[
.preheader40.preheader:85  %buffer1_1_24_16x16_p_131 = load i8* %buffer1_1_24_16x16_p_117, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_131"/></StgValue>
</operation>

<operation id="307" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="9">
<![CDATA[
.preheader40.preheader:89  %buffer1_1_24_16x16_p_132 = load i8* %buffer1_1_24_16x16_p_106, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_132"/></StgValue>
</operation>

<operation id="308" st_id="11" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:94  %MUL_DP_ret82 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_19_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret82"/></StgValue>
</operation>

<operation id="309" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="8" op_0_bw="9">
<![CDATA[
.preheader40.preheader:98  %buffer1_1_24_16x16_p_133 = load i8* %buffer1_1_24_16x16_p_116, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_133"/></StgValue>
</operation>

<operation id="310" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="8" op_0_bw="9">
<![CDATA[
.preheader40.preheader:102  %buffer1_1_24_16x16_p_134 = load i8* %buffer1_1_24_16x16_p_102, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_134"/></StgValue>
</operation>

<operation id="311" st_id="11" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:107  %MUL_DP_ret83 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_20_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret83"/></StgValue>
</operation>

<operation id="312" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="9">
<![CDATA[
.preheader40.preheader:111  %buffer1_1_24_16x16_p_135 = load i8* %buffer1_1_24_16x16_p_118, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_135"/></StgValue>
</operation>

<operation id="313" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="8" op_0_bw="9">
<![CDATA[
.preheader40.preheader:115  %buffer1_1_24_16x16_p_136 = load i8* %buffer1_1_24_16x16_p_109, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_136"/></StgValue>
</operation>

<operation id="314" st_id="11" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:120  %MUL_DP_ret84 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_21_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret84"/></StgValue>
</operation>

<operation id="315" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="9">
<![CDATA[
.preheader40.preheader:124  %buffer1_1_24_16x16_p_137 = load i8* %buffer1_1_24_16x16_p_101, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_137"/></StgValue>
</operation>

<operation id="316" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="9">
<![CDATA[
.preheader40.preheader:128  %buffer1_1_24_16x16_p_138 = load i8* %buffer1_1_24_16x16_p_105, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_138"/></StgValue>
</operation>

<operation id="317" st_id="11" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:133  %MUL_DP_ret85 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_22_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret85"/></StgValue>
</operation>

<operation id="318" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="8" op_0_bw="9">
<![CDATA[
.preheader40.preheader:137  %buffer1_1_24_16x16_p_139 = load i8* %buffer1_1_24_16x16_p_107, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_139"/></StgValue>
</operation>

<operation id="319" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="9">
<![CDATA[
.preheader40.preheader:141  %buffer1_1_24_16x16_p_140 = load i8* %buffer1_1_24_16x16_p_114, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_140"/></StgValue>
</operation>

<operation id="320" st_id="11" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:146  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_23_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>

<operation id="321" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="8" op_0_bw="9">
<![CDATA[
.preheader40.preheader:150  %buffer1_1_24_16x16_p_141 = load i8* %buffer1_1_24_16x16_p_108, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_141"/></StgValue>
</operation>

<operation id="322" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="8" op_0_bw="9">
<![CDATA[
.preheader40.preheader:154  %buffer1_1_24_16x16_p_142 = load i8* %buffer1_1_24_16x16_p_96, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_142"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="323" st_id="12" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:3  %MUL_DP_ret75 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_12_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret75"/></StgValue>
</operation>

<operation id="324" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="9">
<![CDATA[
.preheader40.preheader:7  %buffer1_1_24_16x16_p_119 = load i8* %buffer1_1_24_16x16_p_99, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_119"/></StgValue>
</operation>

<operation id="325" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="9">
<![CDATA[
.preheader40.preheader:11  %buffer1_1_24_16x16_p_120 = load i8* %buffer1_1_24_16x16_p_97, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_120"/></StgValue>
</operation>

<operation id="326" st_id="12" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:16  %MUL_DP_ret76 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_13_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret76"/></StgValue>
</operation>

<operation id="327" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="9">
<![CDATA[
.preheader40.preheader:20  %buffer1_1_24_16x16_p_121 = load i8* %buffer1_1_24_16x16_p_100, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_121"/></StgValue>
</operation>

<operation id="328" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="9">
<![CDATA[
.preheader40.preheader:24  %buffer1_1_24_16x16_p_122 = load i8* %buffer1_1_24_16x16_p_95, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_122"/></StgValue>
</operation>

<operation id="329" st_id="12" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:29  %MUL_DP_ret77 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_14_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret77"/></StgValue>
</operation>

<operation id="330" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="9">
<![CDATA[
.preheader40.preheader:33  %buffer1_1_24_16x16_p_123 = load i8* %buffer1_1_24_16x16_p_113, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_123"/></StgValue>
</operation>

<operation id="331" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="9">
<![CDATA[
.preheader40.preheader:37  %buffer1_1_24_16x16_p_124 = load i8* %buffer1_1_24_16x16_p_111, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_124"/></StgValue>
</operation>

<operation id="332" st_id="12" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:42  %MUL_DP_ret78 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_15_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret78"/></StgValue>
</operation>

<operation id="333" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="9">
<![CDATA[
.preheader40.preheader:46  %buffer1_1_24_16x16_p_125 = load i8* %buffer1_1_24_16x16_p_104, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_125"/></StgValue>
</operation>

<operation id="334" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="9">
<![CDATA[
.preheader40.preheader:50  %buffer1_1_24_16x16_p_126 = load i8* %buffer1_1_24_16x16_p_98, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_126"/></StgValue>
</operation>

<operation id="335" st_id="12" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:55  %MUL_DP_ret79 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_16_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret79"/></StgValue>
</operation>

<operation id="336" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="9">
<![CDATA[
.preheader40.preheader:59  %buffer1_1_24_16x16_p_127 = load i8* %buffer1_1_24_16x16_p_103, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_127"/></StgValue>
</operation>

<operation id="337" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="9">
<![CDATA[
.preheader40.preheader:63  %buffer1_1_24_16x16_p_128 = load i8* %buffer1_1_24_16x16_p_110, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_128"/></StgValue>
</operation>

<operation id="338" st_id="12" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:68  %MUL_DP_ret80 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_17_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret80"/></StgValue>
</operation>

<operation id="339" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="9">
<![CDATA[
.preheader40.preheader:72  %buffer1_1_24_16x16_p_129 = load i8* %buffer1_1_24_16x16_p_115, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_129"/></StgValue>
</operation>

<operation id="340" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="9">
<![CDATA[
.preheader40.preheader:76  %buffer1_1_24_16x16_p_130 = load i8* %buffer1_1_24_16x16_p_112, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_130"/></StgValue>
</operation>

<operation id="341" st_id="12" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:81  %MUL_DP_ret81 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_18_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret81"/></StgValue>
</operation>

<operation id="342" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="9">
<![CDATA[
.preheader40.preheader:85  %buffer1_1_24_16x16_p_131 = load i8* %buffer1_1_24_16x16_p_117, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_131"/></StgValue>
</operation>

<operation id="343" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="9">
<![CDATA[
.preheader40.preheader:89  %buffer1_1_24_16x16_p_132 = load i8* %buffer1_1_24_16x16_p_106, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_132"/></StgValue>
</operation>

<operation id="344" st_id="12" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:94  %MUL_DP_ret82 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_19_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret82"/></StgValue>
</operation>

<operation id="345" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="8" op_0_bw="9">
<![CDATA[
.preheader40.preheader:98  %buffer1_1_24_16x16_p_133 = load i8* %buffer1_1_24_16x16_p_116, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_133"/></StgValue>
</operation>

<operation id="346" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="8" op_0_bw="9">
<![CDATA[
.preheader40.preheader:102  %buffer1_1_24_16x16_p_134 = load i8* %buffer1_1_24_16x16_p_102, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_134"/></StgValue>
</operation>

<operation id="347" st_id="12" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:107  %MUL_DP_ret83 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_20_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret83"/></StgValue>
</operation>

<operation id="348" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="9">
<![CDATA[
.preheader40.preheader:111  %buffer1_1_24_16x16_p_135 = load i8* %buffer1_1_24_16x16_p_118, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_135"/></StgValue>
</operation>

<operation id="349" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="8" op_0_bw="9">
<![CDATA[
.preheader40.preheader:115  %buffer1_1_24_16x16_p_136 = load i8* %buffer1_1_24_16x16_p_109, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_136"/></StgValue>
</operation>

<operation id="350" st_id="12" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:120  %MUL_DP_ret84 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_21_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret84"/></StgValue>
</operation>

<operation id="351" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="9">
<![CDATA[
.preheader40.preheader:124  %buffer1_1_24_16x16_p_137 = load i8* %buffer1_1_24_16x16_p_101, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_137"/></StgValue>
</operation>

<operation id="352" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="9">
<![CDATA[
.preheader40.preheader:128  %buffer1_1_24_16x16_p_138 = load i8* %buffer1_1_24_16x16_p_105, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_138"/></StgValue>
</operation>

<operation id="353" st_id="12" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:133  %MUL_DP_ret85 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_22_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret85"/></StgValue>
</operation>

<operation id="354" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="8" op_0_bw="9">
<![CDATA[
.preheader40.preheader:137  %buffer1_1_24_16x16_p_139 = load i8* %buffer1_1_24_16x16_p_107, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_139"/></StgValue>
</operation>

<operation id="355" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="9">
<![CDATA[
.preheader40.preheader:141  %buffer1_1_24_16x16_p_140 = load i8* %buffer1_1_24_16x16_p_114, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_140"/></StgValue>
</operation>

<operation id="356" st_id="12" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:146  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_23_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>

<operation id="357" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="8" op_0_bw="9">
<![CDATA[
.preheader40.preheader:150  %buffer1_1_24_16x16_p_141 = load i8* %buffer1_1_24_16x16_p_108, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_141"/></StgValue>
</operation>

<operation id="358" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="8" op_0_bw="9">
<![CDATA[
.preheader40.preheader:154  %buffer1_1_24_16x16_p_142 = load i8* %buffer1_1_24_16x16_p_96, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_142"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="359" st_id="13" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:3  %MUL_DP_ret75 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_0_V_load, i8 %weight_12_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret75"/></StgValue>
</operation>

<operation id="360" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:4  %rr_0_V = extractvalue { i16, i16 } %MUL_DP_ret75, 0

]]></Node>
<StgValue><ssdm name="rr_0_V"/></StgValue>
</operation>

<operation id="361" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:5  %rr_1_V = extractvalue { i16, i16 } %MUL_DP_ret75, 1

]]></Node>
<StgValue><ssdm name="rr_1_V"/></StgValue>
</operation>

<operation id="362" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:6  %tmp_596 = trunc i16 %rr_0_V to i8

]]></Node>
<StgValue><ssdm name="tmp_596"/></StgValue>
</operation>

<operation id="363" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:8  %tmp_48 = add i8 %buffer1_1_24_16x16_p_119, %tmp_596

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="364" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader40.preheader:9  store i8 %tmp_48, i8* %buffer1_1_24_16x16_p_99, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="365" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:10  %tmp_597 = trunc i16 %rr_1_V to i8

]]></Node>
<StgValue><ssdm name="tmp_597"/></StgValue>
</operation>

<operation id="366" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:12  %tmp_50 = add i8 %buffer1_1_24_16x16_p_120, %tmp_597

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="367" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader40.preheader:13  store i8 %tmp_50, i8* %buffer1_1_24_16x16_p_97, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="368" st_id="13" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:16  %MUL_DP_ret76 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_1_V_load, i8 %weight_13_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret76"/></StgValue>
</operation>

<operation id="369" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:17  %rr_0_V_152 = extractvalue { i16, i16 } %MUL_DP_ret76, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_152"/></StgValue>
</operation>

<operation id="370" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:18  %rr_1_V_152 = extractvalue { i16, i16 } %MUL_DP_ret76, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_152"/></StgValue>
</operation>

<operation id="371" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:19  %tmp_598 = trunc i16 %rr_0_V_152 to i8

]]></Node>
<StgValue><ssdm name="tmp_598"/></StgValue>
</operation>

<operation id="372" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:21  %tmp_76_1 = add i8 %buffer1_1_24_16x16_p_121, %tmp_598

]]></Node>
<StgValue><ssdm name="tmp_76_1"/></StgValue>
</operation>

<operation id="373" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader40.preheader:22  store i8 %tmp_76_1, i8* %buffer1_1_24_16x16_p_100, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="374" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:23  %tmp_599 = trunc i16 %rr_1_V_152 to i8

]]></Node>
<StgValue><ssdm name="tmp_599"/></StgValue>
</operation>

<operation id="375" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:25  %tmp_78_1 = add i8 %buffer1_1_24_16x16_p_122, %tmp_599

]]></Node>
<StgValue><ssdm name="tmp_78_1"/></StgValue>
</operation>

<operation id="376" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader40.preheader:26  store i8 %tmp_78_1, i8* %buffer1_1_24_16x16_p_95, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="377" st_id="13" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:29  %MUL_DP_ret77 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_2_V_load, i8 %weight_14_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret77"/></StgValue>
</operation>

<operation id="378" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:30  %rr_0_V_153 = extractvalue { i16, i16 } %MUL_DP_ret77, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_153"/></StgValue>
</operation>

<operation id="379" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:31  %rr_1_V_153 = extractvalue { i16, i16 } %MUL_DP_ret77, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_153"/></StgValue>
</operation>

<operation id="380" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:32  %tmp_600 = trunc i16 %rr_0_V_153 to i8

]]></Node>
<StgValue><ssdm name="tmp_600"/></StgValue>
</operation>

<operation id="381" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:34  %tmp_76_2 = add i8 %buffer1_1_24_16x16_p_123, %tmp_600

]]></Node>
<StgValue><ssdm name="tmp_76_2"/></StgValue>
</operation>

<operation id="382" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader40.preheader:35  store i8 %tmp_76_2, i8* %buffer1_1_24_16x16_p_113, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="383" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:36  %tmp_601 = trunc i16 %rr_1_V_153 to i8

]]></Node>
<StgValue><ssdm name="tmp_601"/></StgValue>
</operation>

<operation id="384" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:38  %tmp_78_2 = add i8 %buffer1_1_24_16x16_p_124, %tmp_601

]]></Node>
<StgValue><ssdm name="tmp_78_2"/></StgValue>
</operation>

<operation id="385" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader40.preheader:39  store i8 %tmp_78_2, i8* %buffer1_1_24_16x16_p_111, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="386" st_id="13" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:42  %MUL_DP_ret78 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_3_V_load, i8 %weight_15_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret78"/></StgValue>
</operation>

<operation id="387" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:43  %rr_0_V_154 = extractvalue { i16, i16 } %MUL_DP_ret78, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_154"/></StgValue>
</operation>

<operation id="388" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:44  %rr_1_V_154 = extractvalue { i16, i16 } %MUL_DP_ret78, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_154"/></StgValue>
</operation>

<operation id="389" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:45  %tmp_602 = trunc i16 %rr_0_V_154 to i8

]]></Node>
<StgValue><ssdm name="tmp_602"/></StgValue>
</operation>

<operation id="390" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:47  %tmp_76_3 = add i8 %buffer1_1_24_16x16_p_125, %tmp_602

]]></Node>
<StgValue><ssdm name="tmp_76_3"/></StgValue>
</operation>

<operation id="391" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader40.preheader:48  store i8 %tmp_76_3, i8* %buffer1_1_24_16x16_p_104, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="392" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:49  %tmp_603 = trunc i16 %rr_1_V_154 to i8

]]></Node>
<StgValue><ssdm name="tmp_603"/></StgValue>
</operation>

<operation id="393" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:51  %tmp_78_3 = add i8 %buffer1_1_24_16x16_p_126, %tmp_603

]]></Node>
<StgValue><ssdm name="tmp_78_3"/></StgValue>
</operation>

<operation id="394" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader40.preheader:52  store i8 %tmp_78_3, i8* %buffer1_1_24_16x16_p_98, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="395" st_id="13" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:55  %MUL_DP_ret79 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_4_V_load, i8 %weight_16_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret79"/></StgValue>
</operation>

<operation id="396" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:56  %rr_0_V_155 = extractvalue { i16, i16 } %MUL_DP_ret79, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_155"/></StgValue>
</operation>

<operation id="397" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:57  %rr_1_V_155 = extractvalue { i16, i16 } %MUL_DP_ret79, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_155"/></StgValue>
</operation>

<operation id="398" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:58  %tmp_604 = trunc i16 %rr_0_V_155 to i8

]]></Node>
<StgValue><ssdm name="tmp_604"/></StgValue>
</operation>

<operation id="399" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:60  %tmp_76_4 = add i8 %buffer1_1_24_16x16_p_127, %tmp_604

]]></Node>
<StgValue><ssdm name="tmp_76_4"/></StgValue>
</operation>

<operation id="400" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader40.preheader:61  store i8 %tmp_76_4, i8* %buffer1_1_24_16x16_p_103, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="401" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:62  %tmp_605 = trunc i16 %rr_1_V_155 to i8

]]></Node>
<StgValue><ssdm name="tmp_605"/></StgValue>
</operation>

<operation id="402" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:64  %tmp_78_4 = add i8 %buffer1_1_24_16x16_p_128, %tmp_605

]]></Node>
<StgValue><ssdm name="tmp_78_4"/></StgValue>
</operation>

<operation id="403" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader40.preheader:65  store i8 %tmp_78_4, i8* %buffer1_1_24_16x16_p_110, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="404" st_id="13" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:68  %MUL_DP_ret80 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_5_V_load, i8 %weight_17_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret80"/></StgValue>
</operation>

<operation id="405" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:69  %rr_0_V_156 = extractvalue { i16, i16 } %MUL_DP_ret80, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_156"/></StgValue>
</operation>

<operation id="406" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:70  %rr_1_V_156 = extractvalue { i16, i16 } %MUL_DP_ret80, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_156"/></StgValue>
</operation>

<operation id="407" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:71  %tmp_606 = trunc i16 %rr_0_V_156 to i8

]]></Node>
<StgValue><ssdm name="tmp_606"/></StgValue>
</operation>

<operation id="408" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:73  %tmp_76_5 = add i8 %buffer1_1_24_16x16_p_129, %tmp_606

]]></Node>
<StgValue><ssdm name="tmp_76_5"/></StgValue>
</operation>

<operation id="409" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader40.preheader:74  store i8 %tmp_76_5, i8* %buffer1_1_24_16x16_p_115, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="410" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:75  %tmp_607 = trunc i16 %rr_1_V_156 to i8

]]></Node>
<StgValue><ssdm name="tmp_607"/></StgValue>
</operation>

<operation id="411" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:77  %tmp_78_5 = add i8 %buffer1_1_24_16x16_p_130, %tmp_607

]]></Node>
<StgValue><ssdm name="tmp_78_5"/></StgValue>
</operation>

<operation id="412" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader40.preheader:78  store i8 %tmp_78_5, i8* %buffer1_1_24_16x16_p_112, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="413" st_id="13" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:81  %MUL_DP_ret81 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_6_V_load, i8 %weight_18_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret81"/></StgValue>
</operation>

<operation id="414" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:82  %rr_0_V_157 = extractvalue { i16, i16 } %MUL_DP_ret81, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_157"/></StgValue>
</operation>

<operation id="415" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:83  %rr_1_V_157 = extractvalue { i16, i16 } %MUL_DP_ret81, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_157"/></StgValue>
</operation>

<operation id="416" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:84  %tmp_608 = trunc i16 %rr_0_V_157 to i8

]]></Node>
<StgValue><ssdm name="tmp_608"/></StgValue>
</operation>

<operation id="417" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:86  %tmp_76_6 = add i8 %buffer1_1_24_16x16_p_131, %tmp_608

]]></Node>
<StgValue><ssdm name="tmp_76_6"/></StgValue>
</operation>

<operation id="418" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader40.preheader:87  store i8 %tmp_76_6, i8* %buffer1_1_24_16x16_p_117, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="419" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:88  %tmp_609 = trunc i16 %rr_1_V_157 to i8

]]></Node>
<StgValue><ssdm name="tmp_609"/></StgValue>
</operation>

<operation id="420" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:90  %tmp_78_6 = add i8 %buffer1_1_24_16x16_p_132, %tmp_609

]]></Node>
<StgValue><ssdm name="tmp_78_6"/></StgValue>
</operation>

<operation id="421" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader40.preheader:91  store i8 %tmp_78_6, i8* %buffer1_1_24_16x16_p_106, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="422" st_id="13" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:94  %MUL_DP_ret82 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_7_V_load, i8 %weight_19_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret82"/></StgValue>
</operation>

<operation id="423" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:95  %rr_0_V_158 = extractvalue { i16, i16 } %MUL_DP_ret82, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_158"/></StgValue>
</operation>

<operation id="424" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:96  %rr_1_V_158 = extractvalue { i16, i16 } %MUL_DP_ret82, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_158"/></StgValue>
</operation>

<operation id="425" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:97  %tmp_610 = trunc i16 %rr_0_V_158 to i8

]]></Node>
<StgValue><ssdm name="tmp_610"/></StgValue>
</operation>

<operation id="426" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:99  %tmp_76_7 = add i8 %buffer1_1_24_16x16_p_133, %tmp_610

]]></Node>
<StgValue><ssdm name="tmp_76_7"/></StgValue>
</operation>

<operation id="427" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader40.preheader:100  store i8 %tmp_76_7, i8* %buffer1_1_24_16x16_p_116, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="428" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:101  %tmp_611 = trunc i16 %rr_1_V_158 to i8

]]></Node>
<StgValue><ssdm name="tmp_611"/></StgValue>
</operation>

<operation id="429" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:103  %tmp_78_7 = add i8 %buffer1_1_24_16x16_p_134, %tmp_611

]]></Node>
<StgValue><ssdm name="tmp_78_7"/></StgValue>
</operation>

<operation id="430" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader40.preheader:104  store i8 %tmp_78_7, i8* %buffer1_1_24_16x16_p_102, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="431" st_id="13" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:107  %MUL_DP_ret83 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_8_V_load, i8 %weight_20_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret83"/></StgValue>
</operation>

<operation id="432" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:108  %rr_0_V_159 = extractvalue { i16, i16 } %MUL_DP_ret83, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_159"/></StgValue>
</operation>

<operation id="433" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:109  %rr_1_V_159 = extractvalue { i16, i16 } %MUL_DP_ret83, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_159"/></StgValue>
</operation>

<operation id="434" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:110  %tmp_612 = trunc i16 %rr_0_V_159 to i8

]]></Node>
<StgValue><ssdm name="tmp_612"/></StgValue>
</operation>

<operation id="435" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:112  %tmp_76_8 = add i8 %buffer1_1_24_16x16_p_135, %tmp_612

]]></Node>
<StgValue><ssdm name="tmp_76_8"/></StgValue>
</operation>

<operation id="436" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader40.preheader:113  store i8 %tmp_76_8, i8* %buffer1_1_24_16x16_p_118, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="437" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:114  %tmp_613 = trunc i16 %rr_1_V_159 to i8

]]></Node>
<StgValue><ssdm name="tmp_613"/></StgValue>
</operation>

<operation id="438" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:116  %tmp_78_8 = add i8 %buffer1_1_24_16x16_p_136, %tmp_613

]]></Node>
<StgValue><ssdm name="tmp_78_8"/></StgValue>
</operation>

<operation id="439" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader40.preheader:117  store i8 %tmp_78_8, i8* %buffer1_1_24_16x16_p_109, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="440" st_id="13" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:120  %MUL_DP_ret84 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_9_V_load, i8 %weight_21_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret84"/></StgValue>
</operation>

<operation id="441" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:121  %rr_0_V_160 = extractvalue { i16, i16 } %MUL_DP_ret84, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_160"/></StgValue>
</operation>

<operation id="442" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:122  %rr_1_V_160 = extractvalue { i16, i16 } %MUL_DP_ret84, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_160"/></StgValue>
</operation>

<operation id="443" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:123  %tmp_614 = trunc i16 %rr_0_V_160 to i8

]]></Node>
<StgValue><ssdm name="tmp_614"/></StgValue>
</operation>

<operation id="444" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:125  %tmp_76_9 = add i8 %buffer1_1_24_16x16_p_137, %tmp_614

]]></Node>
<StgValue><ssdm name="tmp_76_9"/></StgValue>
</operation>

<operation id="445" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader40.preheader:126  store i8 %tmp_76_9, i8* %buffer1_1_24_16x16_p_101, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="446" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:127  %tmp_615 = trunc i16 %rr_1_V_160 to i8

]]></Node>
<StgValue><ssdm name="tmp_615"/></StgValue>
</operation>

<operation id="447" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:129  %tmp_78_9 = add i8 %buffer1_1_24_16x16_p_138, %tmp_615

]]></Node>
<StgValue><ssdm name="tmp_78_9"/></StgValue>
</operation>

<operation id="448" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader40.preheader:130  store i8 %tmp_78_9, i8* %buffer1_1_24_16x16_p_105, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="449" st_id="13" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:133  %MUL_DP_ret85 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_10_V_load, i8 %weight_22_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret85"/></StgValue>
</operation>

<operation id="450" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:134  %rr_0_V_161 = extractvalue { i16, i16 } %MUL_DP_ret85, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_161"/></StgValue>
</operation>

<operation id="451" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:135  %rr_1_V_161 = extractvalue { i16, i16 } %MUL_DP_ret85, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_161"/></StgValue>
</operation>

<operation id="452" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:136  %tmp_616 = trunc i16 %rr_0_V_161 to i8

]]></Node>
<StgValue><ssdm name="tmp_616"/></StgValue>
</operation>

<operation id="453" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:138  %tmp_76_s = add i8 %buffer1_1_24_16x16_p_139, %tmp_616

]]></Node>
<StgValue><ssdm name="tmp_76_s"/></StgValue>
</operation>

<operation id="454" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader40.preheader:139  store i8 %tmp_76_s, i8* %buffer1_1_24_16x16_p_107, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="455" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:140  %tmp_617 = trunc i16 %rr_1_V_161 to i8

]]></Node>
<StgValue><ssdm name="tmp_617"/></StgValue>
</operation>

<operation id="456" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:142  %tmp_78_s = add i8 %buffer1_1_24_16x16_p_140, %tmp_617

]]></Node>
<StgValue><ssdm name="tmp_78_s"/></StgValue>
</operation>

<operation id="457" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader40.preheader:143  store i8 %tmp_78_s, i8* %buffer1_1_24_16x16_p_114, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="458" st_id="13" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader40.preheader:146  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_11_V_load, i8 %weight_23_V_load, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>

<operation id="459" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:147  %rr_0_V_162 = extractvalue { i16, i16 } %MUL_DP_ret, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_162"/></StgValue>
</operation>

<operation id="460" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="32">
<![CDATA[
.preheader40.preheader:148  %rr_1_V_162 = extractvalue { i16, i16 } %MUL_DP_ret, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_162"/></StgValue>
</operation>

<operation id="461" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:149  %tmp_618 = trunc i16 %rr_0_V_162 to i8

]]></Node>
<StgValue><ssdm name="tmp_618"/></StgValue>
</operation>

<operation id="462" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:151  %tmp_76_10 = add i8 %buffer1_1_24_16x16_p_141, %tmp_618

]]></Node>
<StgValue><ssdm name="tmp_76_10"/></StgValue>
</operation>

<operation id="463" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader40.preheader:152  store i8 %tmp_76_10, i8* %buffer1_1_24_16x16_p_108, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="464" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="8" op_0_bw="16">
<![CDATA[
.preheader40.preheader:153  %tmp_619 = trunc i16 %rr_1_V_162 to i8

]]></Node>
<StgValue><ssdm name="tmp_619"/></StgValue>
</operation>

<operation id="465" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader40.preheader:155  %tmp_78_10 = add i8 %buffer1_1_24_16x16_p_142, %tmp_619

]]></Node>
<StgValue><ssdm name="tmp_78_10"/></StgValue>
</operation>

<operation id="466" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
.preheader40.preheader:156  store i8 %tmp_78_10, i8* %buffer1_1_24_16x16_p_96, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="467" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0">
<![CDATA[
.preheader40.preheader:157  br label %.preheader41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="468" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten8 = phi i13 [ %indvar_flatten_next1_6, %._crit_edge47 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten8"/></StgValue>
</operation>

<operation id="469" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:1  %co4 = phi i5 [ %co4_mid2, %._crit_edge47 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="co4"/></StgValue>
</operation>

<operation id="470" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader:2  %indvar_flatten9 = phi i10 [ %indvar_flatten_next1_5, %._crit_edge47 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten9"/></StgValue>
</operation>

<operation id="471" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:3  %h5 = phi i5 [ %h5_cast2_mid2, %._crit_edge47 ], [ 1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="h5"/></StgValue>
</operation>

<operation id="472" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:4  %w6 = phi i5 [ %w_33, %._crit_edge47 ], [ 1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="w6"/></StgValue>
</operation>

<operation id="473" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:5  %exitcond_flatten12 = icmp eq i13 %indvar_flatten8, -2048

]]></Node>
<StgValue><ssdm name="exitcond_flatten12"/></StgValue>
</operation>

<operation id="474" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:6  %indvar_flatten_next1_6 = add i13 %indvar_flatten8, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1_6"/></StgValue>
</operation>

<operation id="475" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:7  br i1 %exitcond_flatten12, label %5, label %.preheader39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="476" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader39:2  %exitcond_flatten13 = icmp eq i10 %indvar_flatten9, 256

]]></Node>
<StgValue><ssdm name="exitcond_flatten13"/></StgValue>
</operation>

<operation id="477" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge47:2  %indvar_flatten21_op = add i10 %indvar_flatten9, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten21_op"/></StgValue>
</operation>

<operation id="478" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
._crit_edge47:3  %indvar_flatten_next1_5 = select i1 %exitcond_flatten13, i10 1, i10 %indvar_flatten21_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1_5"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="479" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
<literal name="exitcond_flatten13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader39:0  %co_23 = add i5 %co4, 1

]]></Node>
<StgValue><ssdm name="co_23"/></StgValue>
</operation>

<operation id="480" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader39:3  %h5_mid = select i1 %exitcond_flatten13, i5 1, i5 %h5

]]></Node>
<StgValue><ssdm name="h5_mid"/></StgValue>
</operation>

<operation id="481" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader39:4  %not_exitcond_flatten_2 = xor i1 %exitcond_flatten13, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten_2"/></StgValue>
</operation>

<operation id="482" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader39:5  %exitcond25 = icmp eq i5 %w6, -15

]]></Node>
<StgValue><ssdm name="exitcond25"/></StgValue>
</operation>

<operation id="483" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader39:6  %exitcond_mid = and i1 %exitcond25, %not_exitcond_flatten_2

]]></Node>
<StgValue><ssdm name="exitcond_mid"/></StgValue>
</operation>

<operation id="484" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader39:7  %co4_mid2 = select i1 %exitcond_flatten13, i5 %co_23, i5 %co4

]]></Node>
<StgValue><ssdm name="co4_mid2"/></StgValue>
</operation>

<operation id="485" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader39:8  %h_5 = add i5 %h5_mid, 1

]]></Node>
<StgValue><ssdm name="h_5"/></StgValue>
</operation>

<operation id="486" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader39:9  %tmp_439 = or i1 %exitcond_mid, %exitcond_flatten13

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="487" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader39:10  %w6_mid2 = select i1 %tmp_439, i5 1, i5 %w6

]]></Node>
<StgValue><ssdm name="w6_mid2"/></StgValue>
</operation>

<operation id="488" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader39:11  %h5_cast2_mid2 = select i1 %exitcond_mid, i5 %h_5, i5 %h5_mid

]]></Node>
<StgValue><ssdm name="h5_cast2_mid2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="489" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader39:12  %tmp_592 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %h5_cast2_mid2, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_592"/></StgValue>
</operation>

<operation id="490" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="10" op_0_bw="9">
<![CDATA[
.preheader39:13  %p_shl8_cast = zext i9 %tmp_592 to i10

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="491" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader39:14  %tmp_593 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %h5_cast2_mid2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_593"/></StgValue>
</operation>

<operation id="492" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="10" op_0_bw="6">
<![CDATA[
.preheader39:15  %p_shl9_cast = zext i6 %tmp_593 to i10

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="493" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader39:16  %tmp_440 = add i10 %p_shl8_cast, %p_shl9_cast

]]></Node>
<StgValue><ssdm name="tmp_440"/></StgValue>
</operation>

<operation id="494" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="10" op_0_bw="5">
<![CDATA[
.preheader39:17  %w6_cast1_cast = zext i5 %w6_mid2 to i10

]]></Node>
<StgValue><ssdm name="w6_cast1_cast"/></StgValue>
</operation>

<operation id="495" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader39:18  %tmp_441 = add i10 %w6_cast1_cast, %tmp_440

]]></Node>
<StgValue><ssdm name="tmp_441"/></StgValue>
</operation>

<operation id="496" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="10">
<![CDATA[
.preheader39:19  %tmp_513_cast = zext i10 %tmp_441 to i32

]]></Node>
<StgValue><ssdm name="tmp_513_cast"/></StgValue>
</operation>

<operation id="497" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:20  %buffer1_1_24_16x16_p_143 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_18, i32 0, i32 %tmp_513_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_143"/></StgValue>
</operation>

<operation id="498" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:21  %buffer1_1_24_16x16_p_144 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_7, i32 0, i32 %tmp_513_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_144"/></StgValue>
</operation>

<operation id="499" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:22  %buffer1_1_24_16x16_p_145 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_19, i32 0, i32 %tmp_513_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_145"/></StgValue>
</operation>

<operation id="500" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:23  %buffer1_1_24_16x16_p_146 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_16, i32 0, i32 %tmp_513_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_146"/></StgValue>
</operation>

<operation id="501" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:24  %buffer1_1_24_16x16_p_147 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_23, i32 0, i32 %tmp_513_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_147"/></StgValue>
</operation>

<operation id="502" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:25  %buffer1_1_24_16x16_p_148 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_22, i32 0, i32 %tmp_513_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_148"/></StgValue>
</operation>

<operation id="503" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:26  %buffer1_1_24_16x16_p_149 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p, i32 0, i32 %tmp_513_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_149"/></StgValue>
</operation>

<operation id="504" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:27  %buffer1_1_24_16x16_p_150 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_12, i32 0, i32 %tmp_513_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_150"/></StgValue>
</operation>

<operation id="505" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:28  %buffer1_1_24_16x16_p_151 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_5, i32 0, i32 %tmp_513_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_151"/></StgValue>
</operation>

<operation id="506" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:29  %buffer1_1_24_16x16_p_152 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_6, i32 0, i32 %tmp_513_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_152"/></StgValue>
</operation>

<operation id="507" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:30  %buffer1_1_24_16x16_p_153 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_9, i32 0, i32 %tmp_513_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_153"/></StgValue>
</operation>

<operation id="508" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:31  %buffer1_1_24_16x16_p_154 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_13, i32 0, i32 %tmp_513_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_154"/></StgValue>
</operation>

<operation id="509" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:32  %buffer1_1_24_16x16_p_155 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_21, i32 0, i32 %tmp_513_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_155"/></StgValue>
</operation>

<operation id="510" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:33  %buffer1_1_24_16x16_p_156 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_20, i32 0, i32 %tmp_513_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_156"/></StgValue>
</operation>

<operation id="511" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:34  %buffer1_1_24_16x16_p_157 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_10, i32 0, i32 %tmp_513_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_157"/></StgValue>
</operation>

<operation id="512" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:35  %buffer1_1_24_16x16_p_158 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_15, i32 0, i32 %tmp_513_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_158"/></StgValue>
</operation>

<operation id="513" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:36  %buffer1_1_24_16x16_p_159 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_17, i32 0, i32 %tmp_513_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_159"/></StgValue>
</operation>

<operation id="514" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:37  %buffer1_1_24_16x16_p_160 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_14, i32 0, i32 %tmp_513_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_160"/></StgValue>
</operation>

<operation id="515" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:38  %buffer1_1_24_16x16_p_161 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_11, i32 0, i32 %tmp_513_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_161"/></StgValue>
</operation>

<operation id="516" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:39  %buffer1_1_24_16x16_p_162 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_8, i32 0, i32 %tmp_513_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_162"/></StgValue>
</operation>

<operation id="517" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:40  %buffer1_1_24_16x16_p_163 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_4, i32 0, i32 %tmp_513_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_163"/></StgValue>
</operation>

<operation id="518" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:41  %buffer1_1_24_16x16_p_164 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_2, i32 0, i32 %tmp_513_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_164"/></StgValue>
</operation>

<operation id="519" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:42  %buffer1_1_24_16x16_p_165 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_3, i32 0, i32 %tmp_513_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_165"/></StgValue>
</operation>

<operation id="520" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="9" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader39:43  %buffer1_1_24_16x16_p_166 = getelementptr [324 x i8]* @buffer1_1_24_16x16_p_1, i32 0, i32 %tmp_513_cast

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_166"/></StgValue>
</operation>

<operation id="521" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader39:44  %tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="522" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="8" op_0_bw="9">
<![CDATA[
.preheader39:46  %buffer1_1_24_16x16_p_167 = load i8* %buffer1_1_24_16x16_p_147, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_167"/></StgValue>
</operation>

<operation id="523" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="8" op_0_bw="9">
<![CDATA[
.preheader39:47  %buffer1_1_24_16x16_p_168 = load i8* %buffer1_1_24_16x16_p_148, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_168"/></StgValue>
</operation>

<operation id="524" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="8" op_0_bw="9">
<![CDATA[
.preheader39:48  %buffer1_1_24_16x16_p_169 = load i8* %buffer1_1_24_16x16_p_161, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_169"/></StgValue>
</operation>

<operation id="525" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="8" op_0_bw="9">
<![CDATA[
.preheader39:49  %buffer1_1_24_16x16_p_170 = load i8* %buffer1_1_24_16x16_p_152, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_170"/></StgValue>
</operation>

<operation id="526" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="8" op_0_bw="9">
<![CDATA[
.preheader39:50  %buffer1_1_24_16x16_p_171 = load i8* %buffer1_1_24_16x16_p_151, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_171"/></StgValue>
</operation>

<operation id="527" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="8" op_0_bw="9">
<![CDATA[
.preheader39:51  %buffer1_1_24_16x16_p_172 = load i8* %buffer1_1_24_16x16_p_163, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_172"/></StgValue>
</operation>

<operation id="528" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="8" op_0_bw="9">
<![CDATA[
.preheader39:52  %buffer1_1_24_16x16_p_173 = load i8* %buffer1_1_24_16x16_p_165, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_173"/></StgValue>
</operation>

<operation id="529" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="8" op_0_bw="9">
<![CDATA[
.preheader39:53  %buffer1_1_24_16x16_p_174 = load i8* %buffer1_1_24_16x16_p_164, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_174"/></StgValue>
</operation>

<operation id="530" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="8" op_0_bw="9">
<![CDATA[
.preheader39:54  %buffer1_1_24_16x16_p_175 = load i8* %buffer1_1_24_16x16_p_166, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_175"/></StgValue>
</operation>

<operation id="531" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="8" op_0_bw="9">
<![CDATA[
.preheader39:55  %buffer1_1_24_16x16_p_176 = load i8* %buffer1_1_24_16x16_p_149, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_176"/></StgValue>
</operation>

<operation id="532" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="8" op_0_bw="9">
<![CDATA[
.preheader39:56  %buffer1_1_24_16x16_p_177 = load i8* %buffer1_1_24_16x16_p_155, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_177"/></StgValue>
</operation>

<operation id="533" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="8" op_0_bw="9">
<![CDATA[
.preheader39:57  %buffer1_1_24_16x16_p_178 = load i8* %buffer1_1_24_16x16_p_156, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_178"/></StgValue>
</operation>

<operation id="534" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="8" op_0_bw="9">
<![CDATA[
.preheader39:58  %buffer1_1_24_16x16_p_179 = load i8* %buffer1_1_24_16x16_p_145, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_179"/></StgValue>
</operation>

<operation id="535" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="8" op_0_bw="9">
<![CDATA[
.preheader39:59  %buffer1_1_24_16x16_p_180 = load i8* %buffer1_1_24_16x16_p_143, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_180"/></StgValue>
</operation>

<operation id="536" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="8" op_0_bw="9">
<![CDATA[
.preheader39:60  %buffer1_1_24_16x16_p_181 = load i8* %buffer1_1_24_16x16_p_159, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_181"/></StgValue>
</operation>

<operation id="537" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="8" op_0_bw="9">
<![CDATA[
.preheader39:61  %buffer1_1_24_16x16_p_182 = load i8* %buffer1_1_24_16x16_p_146, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_182"/></StgValue>
</operation>

<operation id="538" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="8" op_0_bw="9">
<![CDATA[
.preheader39:62  %buffer1_1_24_16x16_p_183 = load i8* %buffer1_1_24_16x16_p_158, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_183"/></StgValue>
</operation>

<operation id="539" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="8" op_0_bw="9">
<![CDATA[
.preheader39:63  %buffer1_1_24_16x16_p_184 = load i8* %buffer1_1_24_16x16_p_160, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_184"/></StgValue>
</operation>

<operation id="540" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="8" op_0_bw="9">
<![CDATA[
.preheader39:64  %buffer1_1_24_16x16_p_185 = load i8* %buffer1_1_24_16x16_p_154, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_185"/></StgValue>
</operation>

<operation id="541" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="8" op_0_bw="9">
<![CDATA[
.preheader39:65  %buffer1_1_24_16x16_p_186 = load i8* %buffer1_1_24_16x16_p_150, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_186"/></StgValue>
</operation>

<operation id="542" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="8" op_0_bw="9">
<![CDATA[
.preheader39:66  %buffer1_1_24_16x16_p_187 = load i8* %buffer1_1_24_16x16_p_157, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_187"/></StgValue>
</operation>

<operation id="543" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="8" op_0_bw="9">
<![CDATA[
.preheader39:67  %buffer1_1_24_16x16_p_188 = load i8* %buffer1_1_24_16x16_p_153, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_188"/></StgValue>
</operation>

<operation id="544" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="8" op_0_bw="9">
<![CDATA[
.preheader39:68  %buffer1_1_24_16x16_p_189 = load i8* %buffer1_1_24_16x16_p_162, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_189"/></StgValue>
</operation>

<operation id="545" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="8" op_0_bw="9">
<![CDATA[
.preheader39:69  %buffer1_1_24_16x16_p_190 = load i8* %buffer1_1_24_16x16_p_144, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_190"/></StgValue>
</operation>

<operation id="546" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge47:0  %empty_120 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_26)

]]></Node>
<StgValue><ssdm name="empty_120"/></StgValue>
</operation>

<operation id="547" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge47:1  %w_33 = add i5 %w6_mid2, 1

]]></Node>
<StgValue><ssdm name="w_33"/></StgValue>
</operation>

<operation id="548" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge47:4  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="549" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader39:1  %empty_121 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6144, i64 6144, i64 6144)

]]></Node>
<StgValue><ssdm name="empty_121"/></StgValue>
</operation>

<operation id="550" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader39:45  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="551" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="8" op_0_bw="9">
<![CDATA[
.preheader39:46  %buffer1_1_24_16x16_p_167 = load i8* %buffer1_1_24_16x16_p_147, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_167"/></StgValue>
</operation>

<operation id="552" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="8" op_0_bw="9">
<![CDATA[
.preheader39:47  %buffer1_1_24_16x16_p_168 = load i8* %buffer1_1_24_16x16_p_148, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_168"/></StgValue>
</operation>

<operation id="553" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="8" op_0_bw="9">
<![CDATA[
.preheader39:48  %buffer1_1_24_16x16_p_169 = load i8* %buffer1_1_24_16x16_p_161, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_169"/></StgValue>
</operation>

<operation id="554" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="8" op_0_bw="9">
<![CDATA[
.preheader39:49  %buffer1_1_24_16x16_p_170 = load i8* %buffer1_1_24_16x16_p_152, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_170"/></StgValue>
</operation>

<operation id="555" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="8" op_0_bw="9">
<![CDATA[
.preheader39:50  %buffer1_1_24_16x16_p_171 = load i8* %buffer1_1_24_16x16_p_151, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_171"/></StgValue>
</operation>

<operation id="556" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="8" op_0_bw="9">
<![CDATA[
.preheader39:51  %buffer1_1_24_16x16_p_172 = load i8* %buffer1_1_24_16x16_p_163, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_172"/></StgValue>
</operation>

<operation id="557" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="8" op_0_bw="9">
<![CDATA[
.preheader39:52  %buffer1_1_24_16x16_p_173 = load i8* %buffer1_1_24_16x16_p_165, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_173"/></StgValue>
</operation>

<operation id="558" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="8" op_0_bw="9">
<![CDATA[
.preheader39:53  %buffer1_1_24_16x16_p_174 = load i8* %buffer1_1_24_16x16_p_164, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_174"/></StgValue>
</operation>

<operation id="559" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="8" op_0_bw="9">
<![CDATA[
.preheader39:54  %buffer1_1_24_16x16_p_175 = load i8* %buffer1_1_24_16x16_p_166, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_175"/></StgValue>
</operation>

<operation id="560" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="8" op_0_bw="9">
<![CDATA[
.preheader39:55  %buffer1_1_24_16x16_p_176 = load i8* %buffer1_1_24_16x16_p_149, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_176"/></StgValue>
</operation>

<operation id="561" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="8" op_0_bw="9">
<![CDATA[
.preheader39:56  %buffer1_1_24_16x16_p_177 = load i8* %buffer1_1_24_16x16_p_155, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_177"/></StgValue>
</operation>

<operation id="562" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="8" op_0_bw="9">
<![CDATA[
.preheader39:57  %buffer1_1_24_16x16_p_178 = load i8* %buffer1_1_24_16x16_p_156, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_178"/></StgValue>
</operation>

<operation id="563" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="8" op_0_bw="9">
<![CDATA[
.preheader39:58  %buffer1_1_24_16x16_p_179 = load i8* %buffer1_1_24_16x16_p_145, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_179"/></StgValue>
</operation>

<operation id="564" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="8" op_0_bw="9">
<![CDATA[
.preheader39:59  %buffer1_1_24_16x16_p_180 = load i8* %buffer1_1_24_16x16_p_143, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_180"/></StgValue>
</operation>

<operation id="565" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="8" op_0_bw="9">
<![CDATA[
.preheader39:60  %buffer1_1_24_16x16_p_181 = load i8* %buffer1_1_24_16x16_p_159, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_181"/></StgValue>
</operation>

<operation id="566" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="8" op_0_bw="9">
<![CDATA[
.preheader39:61  %buffer1_1_24_16x16_p_182 = load i8* %buffer1_1_24_16x16_p_146, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_182"/></StgValue>
</operation>

<operation id="567" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="8" op_0_bw="9">
<![CDATA[
.preheader39:62  %buffer1_1_24_16x16_p_183 = load i8* %buffer1_1_24_16x16_p_158, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_183"/></StgValue>
</operation>

<operation id="568" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="8" op_0_bw="9">
<![CDATA[
.preheader39:63  %buffer1_1_24_16x16_p_184 = load i8* %buffer1_1_24_16x16_p_160, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_184"/></StgValue>
</operation>

<operation id="569" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="8" op_0_bw="9">
<![CDATA[
.preheader39:64  %buffer1_1_24_16x16_p_185 = load i8* %buffer1_1_24_16x16_p_154, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_185"/></StgValue>
</operation>

<operation id="570" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="8" op_0_bw="9">
<![CDATA[
.preheader39:65  %buffer1_1_24_16x16_p_186 = load i8* %buffer1_1_24_16x16_p_150, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_186"/></StgValue>
</operation>

<operation id="571" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="8" op_0_bw="9">
<![CDATA[
.preheader39:66  %buffer1_1_24_16x16_p_187 = load i8* %buffer1_1_24_16x16_p_157, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_187"/></StgValue>
</operation>

<operation id="572" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="8" op_0_bw="9">
<![CDATA[
.preheader39:67  %buffer1_1_24_16x16_p_188 = load i8* %buffer1_1_24_16x16_p_153, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_188"/></StgValue>
</operation>

<operation id="573" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="8" op_0_bw="9">
<![CDATA[
.preheader39:68  %buffer1_1_24_16x16_p_189 = load i8* %buffer1_1_24_16x16_p_162, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_189"/></StgValue>
</operation>

<operation id="574" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="8" op_0_bw="9">
<![CDATA[
.preheader39:69  %buffer1_1_24_16x16_p_190 = load i8* %buffer1_1_24_16x16_p_144, align 1

]]></Node>
<StgValue><ssdm name="buffer1_1_24_16x16_p_190"/></StgValue>
</operation>

<operation id="575" st_id="17" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="5">
<![CDATA[
.preheader39:70  %tmp_51 = call i8 @_ssdm_op_Mux.ap_auto.24i8.i5(i8 %buffer1_1_24_16x16_p_167, i8 %buffer1_1_24_16x16_p_168, i8 %buffer1_1_24_16x16_p_169, i8 %buffer1_1_24_16x16_p_170, i8 %buffer1_1_24_16x16_p_171, i8 %buffer1_1_24_16x16_p_172, i8 %buffer1_1_24_16x16_p_173, i8 %buffer1_1_24_16x16_p_174, i8 %buffer1_1_24_16x16_p_175, i8 %buffer1_1_24_16x16_p_176, i8 %buffer1_1_24_16x16_p_177, i8 %buffer1_1_24_16x16_p_178, i8 %buffer1_1_24_16x16_p_179, i8 %buffer1_1_24_16x16_p_180, i8 %buffer1_1_24_16x16_p_181, i8 %buffer1_1_24_16x16_p_182, i8 %buffer1_1_24_16x16_p_183, i8 %buffer1_1_24_16x16_p_184, i8 %buffer1_1_24_16x16_p_185, i8 %buffer1_1_24_16x16_p_186, i8 %buffer1_1_24_16x16_p_187, i8 %buffer1_1_24_16x16_p_188, i8 %buffer1_1_24_16x16_p_189, i8 %buffer1_1_24_16x16_p_190, i5 %co4_mid2)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="576" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader39:71  %tmp_594 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %tmp_51, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_594"/></StgValue>
</operation>

<operation id="577" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader39:72  br i1 %tmp_594, label %3, label %._crit_edge47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="578" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="tmp_594" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0">
<![CDATA[
:0  switch i5 %co4_mid2, label %branch23 [
    i5 0, label %branch0
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
    i5 11, label %branch11
    i5 12, label %branch12
    i5 13, label %branch13
    i5 14, label %branch14
    i5 15, label %branch15
    i5 -16, label %branch16
    i5 -15, label %branch17
    i5 -14, label %branch18
    i5 -13, label %branch19
    i5 -12, label %branch20
    i5 -11, label %branch21
    i5 -10, label %branch22
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="579" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp><literal name="tmp_594" val="1"/>
<literal name="co4_mid2" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch22:0  store i8 0, i8* %buffer1_1_24_16x16_p_162, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="580" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp><literal name="tmp_594" val="1"/>
<literal name="co4_mid2" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="581" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp><literal name="tmp_594" val="1"/>
<literal name="co4_mid2" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch21:0  store i8 0, i8* %buffer1_1_24_16x16_p_153, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="582" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp><literal name="tmp_594" val="1"/>
<literal name="co4_mid2" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="583" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp><literal name="tmp_594" val="1"/>
<literal name="co4_mid2" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch20:0  store i8 0, i8* %buffer1_1_24_16x16_p_157, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="584" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp><literal name="tmp_594" val="1"/>
<literal name="co4_mid2" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="585" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp><literal name="tmp_594" val="1"/>
<literal name="co4_mid2" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch19:0  store i8 0, i8* %buffer1_1_24_16x16_p_150, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="586" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp><literal name="tmp_594" val="1"/>
<literal name="co4_mid2" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="587" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp><literal name="tmp_594" val="1"/>
<literal name="co4_mid2" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch18:0  store i8 0, i8* %buffer1_1_24_16x16_p_154, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="588" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp><literal name="tmp_594" val="1"/>
<literal name="co4_mid2" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="589" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp><literal name="tmp_594" val="1"/>
<literal name="co4_mid2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch17:0  store i8 0, i8* %buffer1_1_24_16x16_p_160, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="590" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp><literal name="tmp_594" val="1"/>
<literal name="co4_mid2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="591" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp><literal name="tmp_594" val="1"/>
<literal name="co4_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch16:0  store i8 0, i8* %buffer1_1_24_16x16_p_158, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="592" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp><literal name="tmp_594" val="1"/>
<literal name="co4_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="593" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="tmp_594" val="1"/>
<literal name="co4_mid2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch15:0  store i8 0, i8* %buffer1_1_24_16x16_p_146, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="594" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="tmp_594" val="1"/>
<literal name="co4_mid2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="595" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp><literal name="tmp_594" val="1"/>
<literal name="co4_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch14:0  store i8 0, i8* %buffer1_1_24_16x16_p_159, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="596" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp><literal name="tmp_594" val="1"/>
<literal name="co4_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="597" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp><literal name="tmp_594" val="1"/>
<literal name="co4_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch13:0  store i8 0, i8* %buffer1_1_24_16x16_p_143, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="598" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp><literal name="tmp_594" val="1"/>
<literal name="co4_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="599" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp><literal name="tmp_594" val="1"/>
<literal name="co4_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch12:0  store i8 0, i8* %buffer1_1_24_16x16_p_145, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="600" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp><literal name="tmp_594" val="1"/>
<literal name="co4_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="601" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp><literal name="tmp_594" val="1"/>
<literal name="co4_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch11:0  store i8 0, i8* %buffer1_1_24_16x16_p_156, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="602" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp><literal name="tmp_594" val="1"/>
<literal name="co4_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="603" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="tmp_594" val="1"/>
<literal name="co4_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch10:0  store i8 0, i8* %buffer1_1_24_16x16_p_155, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="604" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="tmp_594" val="1"/>
<literal name="co4_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="605" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="tmp_594" val="1"/>
<literal name="co4_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch9:0  store i8 0, i8* %buffer1_1_24_16x16_p_149, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="606" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="tmp_594" val="1"/>
<literal name="co4_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="607" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp><literal name="tmp_594" val="1"/>
<literal name="co4_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch8:0  store i8 0, i8* %buffer1_1_24_16x16_p_166, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="608" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp><literal name="tmp_594" val="1"/>
<literal name="co4_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="609" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp><literal name="tmp_594" val="1"/>
<literal name="co4_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch7:0  store i8 0, i8* %buffer1_1_24_16x16_p_164, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="610" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp><literal name="tmp_594" val="1"/>
<literal name="co4_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="611" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp><literal name="tmp_594" val="1"/>
<literal name="co4_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch6:0  store i8 0, i8* %buffer1_1_24_16x16_p_165, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="612" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp><literal name="tmp_594" val="1"/>
<literal name="co4_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="613" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp><literal name="tmp_594" val="1"/>
<literal name="co4_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch5:0  store i8 0, i8* %buffer1_1_24_16x16_p_163, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="614" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp><literal name="tmp_594" val="1"/>
<literal name="co4_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="615" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp><literal name="tmp_594" val="1"/>
<literal name="co4_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch4:0  store i8 0, i8* %buffer1_1_24_16x16_p_151, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="616" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp><literal name="tmp_594" val="1"/>
<literal name="co4_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="617" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp><literal name="tmp_594" val="1"/>
<literal name="co4_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch3:0  store i8 0, i8* %buffer1_1_24_16x16_p_152, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="618" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp><literal name="tmp_594" val="1"/>
<literal name="co4_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="619" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp><literal name="tmp_594" val="1"/>
<literal name="co4_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch2:0  store i8 0, i8* %buffer1_1_24_16x16_p_161, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="620" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp><literal name="tmp_594" val="1"/>
<literal name="co4_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="621" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp><literal name="tmp_594" val="1"/>
<literal name="co4_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1:0  store i8 0, i8* %buffer1_1_24_16x16_p_148, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="622" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp><literal name="tmp_594" val="1"/>
<literal name="co4_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="623" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="tmp_594" val="1"/>
<literal name="co4_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch0:0  store i8 0, i8* %buffer1_1_24_16x16_p_147, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="624" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="tmp_594" val="1"/>
<literal name="co4_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="625" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp><literal name="tmp_594" val="1"/>
<literal name="co4_mid2" val="!0"/>
<literal name="co4_mid2" val="!1"/>
<literal name="co4_mid2" val="!2"/>
<literal name="co4_mid2" val="!3"/>
<literal name="co4_mid2" val="!4"/>
<literal name="co4_mid2" val="!5"/>
<literal name="co4_mid2" val="!6"/>
<literal name="co4_mid2" val="!7"/>
<literal name="co4_mid2" val="!8"/>
<literal name="co4_mid2" val="!9"/>
<literal name="co4_mid2" val="!10"/>
<literal name="co4_mid2" val="!11"/>
<literal name="co4_mid2" val="!12"/>
<literal name="co4_mid2" val="!13"/>
<literal name="co4_mid2" val="!14"/>
<literal name="co4_mid2" val="!15"/>
<literal name="co4_mid2" val="!16"/>
<literal name="co4_mid2" val="!17"/>
<literal name="co4_mid2" val="!18"/>
<literal name="co4_mid2" val="!19"/>
<literal name="co4_mid2" val="!20"/>
<literal name="co4_mid2" val="!21"/>
<literal name="co4_mid2" val="!22"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch23:0  store i8 0, i8* %buffer1_1_24_16x16_p_144, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="626" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp><literal name="tmp_594" val="1"/>
<literal name="co4_mid2" val="!0"/>
<literal name="co4_mid2" val="!1"/>
<literal name="co4_mid2" val="!2"/>
<literal name="co4_mid2" val="!3"/>
<literal name="co4_mid2" val="!4"/>
<literal name="co4_mid2" val="!5"/>
<literal name="co4_mid2" val="!6"/>
<literal name="co4_mid2" val="!7"/>
<literal name="co4_mid2" val="!8"/>
<literal name="co4_mid2" val="!9"/>
<literal name="co4_mid2" val="!10"/>
<literal name="co4_mid2" val="!11"/>
<literal name="co4_mid2" val="!12"/>
<literal name="co4_mid2" val="!13"/>
<literal name="co4_mid2" val="!14"/>
<literal name="co4_mid2" val="!15"/>
<literal name="co4_mid2" val="!16"/>
<literal name="co4_mid2" val="!17"/>
<literal name="co4_mid2" val="!18"/>
<literal name="co4_mid2" val="!19"/>
<literal name="co4_mid2" val="!20"/>
<literal name="co4_mid2" val="!21"/>
<literal name="co4_mid2" val="!22"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="627" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="tmp_594" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="628" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
