# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do project_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is root@popbook-pro.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Modifying /intelFPGA/questa_fse/linux_x86_64/../modelsim.ini
# 
# vlog -sv -work work +incdir+/media/alphadelta1803/3763-141A/CADD_project {/media/alphadelta1803/3763-141A/CADD_project/comp2w.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:46:28 on Dec 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/media/alphadelta1803/3763-141A/CADD_project" /media/alphadelta1803/3763-141A/CADD_project/comp2w.sv 
# -- Compiling module comp2w
# 
# Top level modules:
# 	comp2w
# End time: 05:46:30 on Dec 02,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/media/alphadelta1803/3763-141A/CADD_project {/media/alphadelta1803/3763-141A/CADD_project/comp2_tb.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:46:30 on Dec 02,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/media/alphadelta1803/3763-141A/CADD_project" /media/alphadelta1803/3763-141A/CADD_project/comp2_tb.sv 
# -- Compiling module comp2_tb
# 
# Top level modules:
# 	comp2_tb
# End time: 05:46:31 on Dec 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  comp2_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" comp2_tb 
# Start time: 05:46:31 on Dec 02,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.comp2_tb(fast)
# Loading work.comp2w(fast)
# 
# add wave *
# Unable to lock WLF file "vsim.wlf". Retrying 1 times, errno 11
# Unable to lock WLF file "vsim.wlf". Retrying 2 times, errno 11
# Unable to lock WLF file "vsim.wlf". Retrying 3 times, errno 11
# Cannot lock WLF file: "vsim.wlf"
#           errno 11: Resource temporarily unavailable.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: alphadelta1803  Hostname: popbook-pro  ProcessID: 23820
#           Attempting to use alternate WLF file "./wlftpr9qWX".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftpr9qWX
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# a !> b for 00, 00
# a !> b for 00, 01
# a !> b for 00, 10
# a !> b for 00, 11
# a > b for 11, 00
# a > b for 11, 01
# a > b for 11, 10
# a !> b for 11, 11
