Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "D:/GitHub/VHDL_Modules/Nokia5110_display/Nokia5110_tbench_isim_beh.exe" -prj "D:/GitHub/VHDL_Modules/Nokia5110_display/Nokia5110_tbench_beh.prj" "work.Nokia5110_tbench" 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/GitHub/VHDL_Modules/Nokia5110_display/../SPI/Library/SPI/SPI_MASTER_TX.vhd" into library SPI
Parsing VHDL file "D:/GitHub/VHDL_Modules/Nokia5110_display/../SPI/Library/SPI/SCLK_CE_GEN.vhd" into library SPI
Parsing VHDL file "D:/GitHub/VHDL_Modules/Nokia5110_display/../SPI/Library/SPI/mod_m_counter.vhd" into library SPI
Parsing VHDL file "D:/GitHub/VHDL_Modules/Nokia5110_display/../SPI/Library/SPI/FIFO.vhd" into library SPI
Parsing VHDL file "D:/GitHub/VHDL_Modules/Nokia5110_display/../SPI/Library/SPI/SPI_MASTER_MODULE_TX.vhd" into library SPI
Parsing VHDL file "D:/GitHub/VHDL_Modules/Nokia5110_display/Nokia5110_types.vhd" into library work
Parsing VHDL file "D:/GitHub/VHDL_Modules/Nokia5110_display/Nokia5110_display_controller.vhd" into library work
Parsing VHDL file "D:/GitHub/VHDL_Modules/Nokia5110_display/Nokia5110_tbench.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package nokia5110_types
Compiling architecture behavioral of entity SCLK_CE_GEN [\SCLK_CE_GEN('1',8)\]
Compiling architecture behavioral of entity SPI_MASTER_TX [\SPI_MASTER_TX(8,'1','1')\]
Compiling architecture behavioral of entity FIFO [\FIFO(8,2)\]
Compiling architecture behavioral of entity mod_m_counter [\mod_m_counter(4,16)\]
Compiling architecture behavioral of entity SPI_MASTER_MODULE_TX [spi_master_module_tx_default]
Compiling architecture behavioral of entity Nokia5110_display_controller [nokia5110_display_controller_def...]
Compiling architecture behavior of entity nokia5110_tbench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 17 VHDL Units
Built simulation executable D:/GitHub/VHDL_Modules/Nokia5110_display/Nokia5110_tbench_isim_beh.exe
Fuse Memory Usage: 38360 KB
Fuse CPU Usage: 670 ms
