
*** Running vivado
    with args -log fft_8point_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fft_8point_top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source fft_8point_top.tcl -notrace
Command: synth_design -top fft_8point_top -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 77025 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1817.777 ; gain = 154.676 ; free physical = 3464 ; free virtual = 15578
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fft_8point_top' [/home/ICer/spy/fft_8point_top.v:1]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter Q_inputs bound to: 6 - type: integer 
	Parameter Q_outputs bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fft_FirstStage' [/home/ICer/spy/fft_FirstStage.v:1]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter Q bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fft_FirstStage' (1#1) [/home/ICer/spy/fft_FirstStage.v:1]
INFO: [Synth 8-6157] synthesizing module 'fft_SecondStage' [/home/ICer/spy/fft_SecondStage.v:1]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter Q_IN bound to: 6 - type: integer 
	Parameter Q_OUT bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fft_SecondStage' (2#1) [/home/ICer/spy/fft_SecondStage.v:1]
INFO: [Synth 8-6157] synthesizing module 'fft_ThirdStage' [/home/ICer/spy/fft_ThirdStage.v:1]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter Q bound to: 5 - type: integer 
	Parameter w1_8_real bound to: 8'sb10101001 
	Parameter w1_8_imag bound to: 8'sb01010111 
	Parameter w2_8_real bound to: 8'sb00000000 
	Parameter w2_8_imag bound to: 8'sb11100000 
	Parameter w3_8_real bound to: 8'sb01010111 
	Parameter w3_8_imag bound to: 8'sb01010111 
INFO: [Synth 8-6155] done synthesizing module 'fft_ThirdStage' (3#1) [/home/ICer/spy/fft_ThirdStage.v:1]
INFO: [Synth 8-6155] done synthesizing module 'fft_8point_top' (4#1) [/home/ICer/spy/fft_8point_top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1870.531 ; gain = 207.430 ; free physical = 3491 ; free virtual = 15605
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1876.465 ; gain = 213.363 ; free physical = 3488 ; free virtual = 15602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1876.465 ; gain = 213.363 ; free physical = 3488 ; free virtual = 15602
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ICer/viv/fft_8.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [/home/ICer/viv/fft_8.srcs/constrs_1/new/cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ICer/viv/fft_8.srcs/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fft_8point_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fft_8point_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2024.105 ; gain = 0.000 ; free physical = 3381 ; free virtual = 15496
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2024.105 ; gain = 0.000 ; free physical = 3381 ; free virtual = 15496
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 2024.105 ; gain = 361.004 ; free physical = 3465 ; free virtual = 15579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 2024.105 ; gain = 361.004 ; free physical = 3465 ; free virtual = 15579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 2024.105 ; gain = 361.004 ; free physical = 3465 ; free virtual = 15579
---------------------------------------------------------------------------------
DSP Debug: swapped A/B pins for adder 0x2e4749b0
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 2024.109 ; gain = 361.008 ; free physical = 3457 ; free virtual = 15572
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 16    
	   2 Input      8 Bit       Adders := 16    
	   3 Input      8 Bit       Adders := 16    
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 48    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fft_8point_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module fft_FirstStage 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 8     
	   3 Input      8 Bit       Adders := 8     
+---Registers : 
	                8 Bit    Registers := 16    
Module fft_SecondStage 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 16    
+---Registers : 
	                8 Bit    Registers := 16    
Module fft_ThirdStage 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 8     
	   3 Input      8 Bit       Adders := 8     
+---Registers : 
	                8 Bit    Registers := 16    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:43 . Memory (MB): peak = 2024.109 ; gain = 361.008 ; free physical = 3445 ; free virtual = 15562
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:57 . Memory (MB): peak = 2024.109 ; gain = 361.008 ; free physical = 3324 ; free virtual = 15442
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:58 . Memory (MB): peak = 2024.109 ; gain = 361.008 ; free physical = 3322 ; free virtual = 15439
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'done_reg' (FDCE) to 'valid_out_reg'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:01:00 . Memory (MB): peak = 2024.109 ; gain = 361.008 ; free physical = 3318 ; free virtual = 15436
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:01:04 . Memory (MB): peak = 2024.109 ; gain = 361.008 ; free physical = 3318 ; free virtual = 15436
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:01:04 . Memory (MB): peak = 2024.109 ; gain = 361.008 ; free physical = 3318 ; free virtual = 15436
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:01:04 . Memory (MB): peak = 2024.109 ; gain = 361.008 ; free physical = 3318 ; free virtual = 15436
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:01:04 . Memory (MB): peak = 2024.109 ; gain = 361.008 ; free physical = 3318 ; free virtual = 15436
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:01:04 . Memory (MB): peak = 2024.109 ; gain = 361.008 ; free physical = 3318 ; free virtual = 15436
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:01:04 . Memory (MB): peak = 2024.109 ; gain = 361.008 ; free physical = 3318 ; free virtual = 15436
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   170|
|3     |LUT1   |    63|
|4     |LUT2   |   489|
|5     |LUT3   |    33|
|6     |LUT4   |    55|
|7     |LUT5   |    22|
|8     |LUT6   |    18|
|9     |FDCE   |   389|
|10    |IBUF   |   131|
|11    |OBUF   |   130|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------------+------+
|      |Instance |Module          |Cells |
+------+---------+----------------+------+
|1     |top      |                |  1501|
|2     |  stage1 |fft_FirstStage  |   480|
|3     |  stage2 |fft_SecondStage |   414|
|4     |  stage3 |fft_ThirdStage  |   335|
+------+---------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:01:04 . Memory (MB): peak = 2024.109 ; gain = 361.008 ; free physical = 3318 ; free virtual = 15436
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:00:55 . Memory (MB): peak = 2024.109 ; gain = 213.367 ; free physical = 3370 ; free virtual = 15487
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:01:04 . Memory (MB): peak = 2024.109 ; gain = 361.008 ; free physical = 3383 ; free virtual = 15501
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 170 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2024.109 ; gain = 0.000 ; free physical = 3317 ; free virtual = 15435
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:18 . Memory (MB): peak = 2024.109 ; gain = 557.840 ; free physical = 3415 ; free virtual = 15533
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2024.109 ; gain = 0.000 ; free physical = 3415 ; free virtual = 15533
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/ICer/viv/fft_8.runs/synth_1/fft_8point_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fft_8point_top_utilization_synth.rpt -pb fft_8point_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Aug 26 01:30:43 2025...
