// Seed: 1949952576
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output tri0 id_2;
  input wire id_1;
  assign id_2 = 1;
endmodule
module module_1 #(
    parameter id_1  = 32'd80,
    parameter id_15 = 32'd56,
    parameter id_18 = 32'd73,
    parameter id_6  = 32'd62,
    parameter id_7  = 32'd70
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5[(1) : id_18],
    _id_6,
    _id_7,
    id_8,
    id_9[id_15 : id_1],
    id_10[id_15 :-1],
    id_11,
    id_12,
    id_13[id_7 : id_6],
    id_14,
    _id_15,
    id_16,
    id_17,
    _id_18,
    id_19
);
  output wire id_19;
  inout wire _id_18;
  output wire id_17;
  input wire id_16;
  inout wire _id_15;
  inout wire id_14;
  inout logic [7:0] id_13;
  output wire id_12;
  output wire id_11;
  output logic [7:0] id_10;
  output logic [7:0] id_9;
  inout wire id_8;
  input wire _id_7;
  inout wire _id_6;
  inout logic [7:0] id_5;
  inout wire id_4;
  output wire id_3;
  module_0 modCall_1 (
      id_8,
      id_12,
      id_4,
      id_14
  );
  assign modCall_1.id_2 = 0;
  inout wire id_2;
  inout wire _id_1;
endmodule
