$date
	Sat Aug  5 16:59:03 2023
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module testbench $end
$var wire 1 ! shift_0 $end
$var wire 2 " next_queue_sub_0 [1:0] $end
$var reg 2 # next_queue_add_0 [1:0] $end
$var reg 2 $ next_queue_add_1 [1:0] $end
$var reg 2 % next_queue_sub_0_expected [1:0] $end
$var reg 3 & next_tail_add [2:0] $end
$var reg 2 ' pos_lvl [1:0] $end
$var reg 1 ( shift_0_expected $end
$scope module uut $end
$var wire 2 ) next_queue_add_0 [1:0] $end
$var wire 2 * next_queue_add_1 [1:0] $end
$var wire 3 + next_tail_add [2:0] $end
$var wire 2 , pos_lvl [1:0] $end
$var wire 1 ! shift_0 $end
$var wire 2 - next_queue_sub_0 [1:0] $end
$upscope $end
$scope task check_ans $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11 -
b10 ,
b1 +
b10 *
b11 )
0(
b10 '
b1 &
b11 %
b10 $
b11 #
b11 "
0!
$end
#1000
b10 "
b10 -
1!
1(
b10 %
b11 '
b11 ,
#2000
0!
0(
b0 &
b0 +
b10 '
b10 ,
b1 $
b1 *
b10 #
b10 )
#1000000
