|processor
selecter <= LED:inst21.selecter
clock => control_unit:inst3.clock
clock => SZCV:inst17.clock
clock => instruction_register:inst6.clock
clock => memory_RAM:inst7.clock
clock => DR:inst16.clock
clock => MDR:inst19.clock
clock => BR:inst11.clock
clock => phase_counter:inst2.clock
clock => AR:inst10.clock
reset => control_unit:inst3.reset
reset => SZCV:inst17.reset
reset => instruction_register:inst6.reset
reset => DR:inst16.reset
reset => program_counter:inst4.reset
reset => MDR:inst19.reset
reset => BR:inst11.reset
reset => phase_counter:inst2.reset
reset => AR:inst10.reset
exec => control_unit:inst3.exec
in[0] => data_selecter:inst20.data1[0]
in[1] => data_selecter:inst20.data1[1]
in[2] => data_selecter:inst20.data1[2]
in[3] => data_selecter:inst20.data1[3]
in[4] => data_selecter:inst20.data1[4]
in[5] => data_selecter:inst20.data1[5]
in[6] => data_selecter:inst20.data1[6]
in[7] => data_selecter:inst20.data1[7]
in[8] => data_selecter:inst20.data1[8]
in[9] => data_selecter:inst20.data1[9]
in[10] => data_selecter:inst20.data1[10]
in[11] => data_selecter:inst20.data1[11]
in[12] => data_selecter:inst20.data1[12]
in[13] => data_selecter:inst20.data1[13]
in[14] => data_selecter:inst20.data1[14]
in[15] => data_selecter:inst20.data1[15]
LED[0] <= LED:inst21.out[0]
LED[1] <= LED:inst21.out[1]
LED[2] <= LED:inst21.out[2]
LED[3] <= LED:inst21.out[3]
LED[4] <= LED:inst21.out[4]
LED[5] <= LED:inst21.out[5]
LED[6] <= LED:inst21.out[6]
LED[7] <= LED:inst21.out[7]
LED[8] <= LED:inst21.out[8]
LED[9] <= LED:inst21.out[9]
LED[10] <= LED:inst21.out[10]
LED[11] <= LED:inst21.out[11]
LED[12] <= LED:inst21.out[12]
LED[13] <= LED:inst21.out[13]
LED[14] <= LED:inst21.out[14]
LED[15] <= LED:inst21.out[15]
LED[16] <= LED:inst21.out[16]
LED[17] <= LED:inst21.out[17]
LED[18] <= LED:inst21.out[18]
LED[19] <= LED:inst21.out[19]
LED[20] <= LED:inst21.out[20]
LED[21] <= LED:inst21.out[21]
LED[22] <= LED:inst21.out[22]
LED[23] <= LED:inst21.out[23]
LED[24] <= LED:inst21.out[24]
LED[25] <= LED:inst21.out[25]
LED[26] <= LED:inst21.out[26]
LED[27] <= LED:inst21.out[27]
LED[28] <= LED:inst21.out[28]
LED[29] <= LED:inst21.out[29]
LED[30] <= LED:inst21.out[30]
LED[31] <= LED:inst21.out[31]


|processor|LED:inst21
in[0] => Decoder3.IN3
in[1] => Decoder3.IN2
in[2] => Decoder3.IN1
in[3] => Decoder3.IN0
in[4] => Decoder2.IN3
in[5] => Decoder2.IN2
in[6] => Decoder2.IN1
in[7] => Decoder2.IN0
in[8] => Decoder1.IN3
in[9] => Decoder1.IN2
in[10] => Decoder1.IN1
in[11] => Decoder1.IN0
in[12] => Decoder0.IN3
in[13] => Decoder0.IN2
in[14] => Decoder0.IN1
in[15] => Decoder0.IN0
op1[0] => Equal0.IN1
op1[1] => Equal0.IN0
op3[0] => Equal1.IN3
op3[1] => Equal1.IN0
op3[2] => Equal1.IN2
op3[3] => Equal1.IN1
out[0] <= <GND>
out[1] <= decode4_8.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= decode4_8.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= decode4_8.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= decode4_8.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= decode4_8.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= decode4_8.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= decode4_8.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= <GND>
out[9] <= decode4_8.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= decode4_8.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= decode4_8.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= decode4_8.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= decode4_8.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= decode4_8.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= decode4_8.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= <GND>
out[17] <= decode4_8.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= decode4_8.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= decode4_8.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= decode4_8.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= decode4_8.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= decode4_8.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= decode4_8.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= <GND>
out[25] <= decode4_8.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= decode4_8.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= decode4_8.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= decode4_8.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= decode4_8.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= decode4_8.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= decode4_8.DB_MAX_OUTPUT_PORT_TYPE
selecter <= <VCC>


|processor|AR:inst10
p3 => data_to_ALU[0]~reg0.ENA
p3 => data_to_ALU[15]~reg0.ENA
p3 => data_to_ALU[14]~reg0.ENA
p3 => data_to_ALU[13]~reg0.ENA
p3 => data_to_ALU[12]~reg0.ENA
p3 => data_to_ALU[11]~reg0.ENA
p3 => data_to_ALU[10]~reg0.ENA
p3 => data_to_ALU[9]~reg0.ENA
p3 => data_to_ALU[8]~reg0.ENA
p3 => data_to_ALU[7]~reg0.ENA
p3 => data_to_ALU[6]~reg0.ENA
p3 => data_to_ALU[5]~reg0.ENA
p3 => data_to_ALU[4]~reg0.ENA
p3 => data_to_ALU[3]~reg0.ENA
p3 => data_to_ALU[2]~reg0.ENA
p3 => data_to_ALU[1]~reg0.ENA
reset => data_to_ALU[0]~reg0.ACLR
reset => data_to_ALU[1]~reg0.ACLR
reset => data_to_ALU[2]~reg0.ACLR
reset => data_to_ALU[3]~reg0.ACLR
reset => data_to_ALU[4]~reg0.ACLR
reset => data_to_ALU[5]~reg0.ACLR
reset => data_to_ALU[6]~reg0.ACLR
reset => data_to_ALU[7]~reg0.ACLR
reset => data_to_ALU[8]~reg0.ACLR
reset => data_to_ALU[9]~reg0.ACLR
reset => data_to_ALU[10]~reg0.ACLR
reset => data_to_ALU[11]~reg0.ACLR
reset => data_to_ALU[12]~reg0.ACLR
reset => data_to_ALU[13]~reg0.ACLR
reset => data_to_ALU[14]~reg0.ACLR
reset => data_to_ALU[15]~reg0.ACLR
clock => data_to_ALU[0]~reg0.CLK
clock => data_to_ALU[1]~reg0.CLK
clock => data_to_ALU[2]~reg0.CLK
clock => data_to_ALU[3]~reg0.CLK
clock => data_to_ALU[4]~reg0.CLK
clock => data_to_ALU[5]~reg0.CLK
clock => data_to_ALU[6]~reg0.CLK
clock => data_to_ALU[7]~reg0.CLK
clock => data_to_ALU[8]~reg0.CLK
clock => data_to_ALU[9]~reg0.CLK
clock => data_to_ALU[10]~reg0.CLK
clock => data_to_ALU[11]~reg0.CLK
clock => data_to_ALU[12]~reg0.CLK
clock => data_to_ALU[13]~reg0.CLK
clock => data_to_ALU[14]~reg0.CLK
clock => data_to_ALU[15]~reg0.CLK
data_from_regfile[0] => data_to_ALU[0]~reg0.DATAIN
data_from_regfile[1] => data_to_ALU[1]~reg0.DATAIN
data_from_regfile[2] => data_to_ALU[2]~reg0.DATAIN
data_from_regfile[3] => data_to_ALU[3]~reg0.DATAIN
data_from_regfile[4] => data_to_ALU[4]~reg0.DATAIN
data_from_regfile[5] => data_to_ALU[5]~reg0.DATAIN
data_from_regfile[6] => data_to_ALU[6]~reg0.DATAIN
data_from_regfile[7] => data_to_ALU[7]~reg0.DATAIN
data_from_regfile[8] => data_to_ALU[8]~reg0.DATAIN
data_from_regfile[9] => data_to_ALU[9]~reg0.DATAIN
data_from_regfile[10] => data_to_ALU[10]~reg0.DATAIN
data_from_regfile[11] => data_to_ALU[11]~reg0.DATAIN
data_from_regfile[12] => data_to_ALU[12]~reg0.DATAIN
data_from_regfile[13] => data_to_ALU[13]~reg0.DATAIN
data_from_regfile[14] => data_to_ALU[14]~reg0.DATAIN
data_from_regfile[15] => data_to_ALU[15]~reg0.DATAIN
data_to_ALU[0] <= data_to_ALU[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_ALU[1] <= data_to_ALU[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_ALU[2] <= data_to_ALU[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_ALU[3] <= data_to_ALU[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_ALU[4] <= data_to_ALU[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_ALU[5] <= data_to_ALU[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_ALU[6] <= data_to_ALU[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_ALU[7] <= data_to_ALU[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_ALU[8] <= data_to_ALU[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_ALU[9] <= data_to_ALU[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_ALU[10] <= data_to_ALU[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_ALU[11] <= data_to_ALU[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_ALU[12] <= data_to_ALU[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_ALU[13] <= data_to_ALU[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_ALU[14] <= data_to_ALU[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_ALU[15] <= data_to_ALU[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|control_unit:inst3
clock => ~NO_FANOUT~
reset => register_reset.DATAIN
reset => running.CLK
exec => running.ALOAD
phase[0] => Decoder0.IN2
phase[1] => Decoder0.IN1
phase[2] => Decoder0.IN0
halt => running.ENA
register_reset <= reset.DB_MAX_OUTPUT_PORT_TYPE
p1 <= p1.DB_MAX_OUTPUT_PORT_TYPE
p2 <= p2.DB_MAX_OUTPUT_PORT_TYPE
p3 <= p3.DB_MAX_OUTPUT_PORT_TYPE
p4 <= p4.DB_MAX_OUTPUT_PORT_TYPE
p5 <= p5.DB_MAX_OUTPUT_PORT_TYPE


|processor|ALU:inst15
in1[0] => Add0.IN17
in1[0] => Add1.IN34
in1[0] => Add2.IN32
in1[0] => out_value.IN0
in1[0] => out_value.IN0
in1[0] => out_value.IN0
in1[0] => Add6.IN16
in1[0] => Equal6.IN15
in1[1] => Add0.IN16
in1[1] => Add1.IN33
in1[1] => Add2.IN31
in1[1] => out_value.IN0
in1[1] => out_value.IN0
in1[1] => out_value.IN0
in1[1] => Add6.IN15
in1[1] => Equal6.IN14
in1[2] => Add0.IN15
in1[2] => Add1.IN32
in1[2] => Add2.IN30
in1[2] => out_value.IN0
in1[2] => out_value.IN0
in1[2] => out_value.IN0
in1[2] => Add6.IN14
in1[2] => Equal6.IN13
in1[3] => Add0.IN14
in1[3] => Add1.IN31
in1[3] => Add2.IN29
in1[3] => out_value.IN0
in1[3] => out_value.IN0
in1[3] => out_value.IN0
in1[3] => Add6.IN13
in1[3] => Equal6.IN12
in1[4] => Add0.IN13
in1[4] => Add1.IN30
in1[4] => Add2.IN28
in1[4] => out_value.IN0
in1[4] => out_value.IN0
in1[4] => out_value.IN0
in1[4] => Add6.IN12
in1[4] => Equal6.IN11
in1[5] => Add0.IN12
in1[5] => Add1.IN29
in1[5] => Add2.IN27
in1[5] => out_value.IN0
in1[5] => out_value.IN0
in1[5] => out_value.IN0
in1[5] => Add6.IN11
in1[5] => Equal6.IN10
in1[6] => Add0.IN11
in1[6] => Add1.IN28
in1[6] => Add2.IN26
in1[6] => out_value.IN0
in1[6] => out_value.IN0
in1[6] => out_value.IN0
in1[6] => Add6.IN10
in1[6] => Equal6.IN9
in1[7] => Add0.IN10
in1[7] => Add1.IN27
in1[7] => Add2.IN25
in1[7] => out_value.IN0
in1[7] => out_value.IN0
in1[7] => out_value.IN0
in1[7] => Add6.IN9
in1[7] => Equal6.IN8
in1[8] => Add0.IN9
in1[8] => Add1.IN26
in1[8] => Add2.IN24
in1[8] => out_value.IN0
in1[8] => out_value.IN0
in1[8] => out_value.IN0
in1[8] => Add6.IN8
in1[8] => Equal6.IN7
in1[9] => Add0.IN8
in1[9] => Add1.IN25
in1[9] => Add2.IN23
in1[9] => out_value.IN0
in1[9] => out_value.IN0
in1[9] => out_value.IN0
in1[9] => Add6.IN7
in1[9] => Equal6.IN6
in1[10] => Add0.IN7
in1[10] => Add1.IN24
in1[10] => Add2.IN22
in1[10] => out_value.IN0
in1[10] => out_value.IN0
in1[10] => out_value.IN0
in1[10] => Add6.IN6
in1[10] => Equal6.IN5
in1[11] => Add0.IN6
in1[11] => Add1.IN23
in1[11] => Add2.IN21
in1[11] => out_value.IN0
in1[11] => out_value.IN0
in1[11] => out_value.IN0
in1[11] => Add6.IN5
in1[11] => Equal6.IN4
in1[12] => Add0.IN5
in1[12] => Add1.IN22
in1[12] => Add2.IN20
in1[12] => out_value.IN0
in1[12] => out_value.IN0
in1[12] => out_value.IN0
in1[12] => Add6.IN4
in1[12] => Equal6.IN3
in1[13] => Add0.IN4
in1[13] => Add1.IN21
in1[13] => Add2.IN19
in1[13] => out_value.IN0
in1[13] => out_value.IN0
in1[13] => out_value.IN0
in1[13] => Add6.IN3
in1[13] => Equal6.IN2
in1[14] => Add0.IN3
in1[14] => Add1.IN20
in1[14] => Add2.IN18
in1[14] => out_value.IN0
in1[14] => out_value.IN0
in1[14] => out_value.IN0
in1[14] => Add6.IN2
in1[14] => Equal6.IN1
in1[15] => Add0.IN1
in1[15] => Add0.IN2
in1[15] => Add1.IN18
in1[15] => Add1.IN19
in1[15] => Add2.IN17
in1[15] => out_value.IN0
in1[15] => out_value.IN0
in1[15] => out_value.IN0
in1[15] => Mux16.IN3
in1[15] => Add6.IN1
in1[15] => Equal6.IN0
in2[0] => Add0.IN34
in2[0] => out_value.IN1
in2[0] => out_value.IN1
in2[0] => out_value.IN1
in2[0] => ShiftLeft0.IN16
in2[0] => ShiftRight0.IN21
in2[0] => ShiftRight1.IN16
in2[0] => SRR.DATAA
in2[0] => Mux15.IN15
in2[0] => Mux19.IN19
in2[0] => Mux20.IN19
in2[0] => out.DATAA
in2[0] => Add6.IN32
in2[0] => Add2.IN16
in2[0] => Add1.IN17
in2[1] => Add0.IN33
in2[1] => out_value.IN1
in2[1] => out_value.IN1
in2[1] => out_value.IN1
in2[1] => ShiftLeft0.IN15
in2[1] => ShiftRight0.IN20
in2[1] => ShiftRight1.IN15
in2[1] => SRR.DATAA
in2[1] => SRR.DATAB
in2[1] => Mux14.IN15
in2[1] => Mux19.IN18
in2[1] => Mux20.IN18
in2[1] => out.DATAA
in2[1] => Add6.IN31
in2[1] => Add2.IN15
in2[1] => Add1.IN16
in2[2] => Add0.IN32
in2[2] => out_value.IN1
in2[2] => out_value.IN1
in2[2] => out_value.IN1
in2[2] => ShiftLeft0.IN14
in2[2] => ShiftRight0.IN19
in2[2] => ShiftRight1.IN14
in2[2] => SRR.DATAA
in2[2] => SRR.DATAB
in2[2] => Mux13.IN15
in2[2] => Mux19.IN17
in2[2] => Mux20.IN17
in2[2] => out.DATAA
in2[2] => Add6.IN30
in2[2] => Add2.IN14
in2[2] => Add1.IN15
in2[3] => Add0.IN31
in2[3] => out_value.IN1
in2[3] => out_value.IN1
in2[3] => out_value.IN1
in2[3] => ShiftLeft0.IN13
in2[3] => ShiftRight0.IN18
in2[3] => ShiftRight1.IN13
in2[3] => SRR.DATAA
in2[3] => SRR.DATAB
in2[3] => Mux12.IN15
in2[3] => Mux19.IN16
in2[3] => Mux20.IN16
in2[3] => out.DATAA
in2[3] => Add6.IN29
in2[3] => Add2.IN13
in2[3] => Add1.IN14
in2[4] => Add0.IN30
in2[4] => out_value.IN1
in2[4] => out_value.IN1
in2[4] => out_value.IN1
in2[4] => ShiftLeft0.IN12
in2[4] => ShiftRight0.IN17
in2[4] => ShiftRight1.IN12
in2[4] => SRR.DATAA
in2[4] => SRR.DATAB
in2[4] => Mux11.IN15
in2[4] => Mux19.IN15
in2[4] => Mux20.IN15
in2[4] => out.DATAA
in2[4] => Add6.IN28
in2[4] => Add2.IN12
in2[4] => Add1.IN13
in2[5] => Add0.IN29
in2[5] => out_value.IN1
in2[5] => out_value.IN1
in2[5] => out_value.IN1
in2[5] => ShiftLeft0.IN11
in2[5] => ShiftRight0.IN16
in2[5] => ShiftRight1.IN11
in2[5] => SRR.DATAA
in2[5] => SRR.DATAB
in2[5] => Mux10.IN15
in2[5] => Mux19.IN14
in2[5] => Mux20.IN14
in2[5] => out.DATAA
in2[5] => Add6.IN27
in2[5] => Add2.IN11
in2[5] => Add1.IN12
in2[6] => Add0.IN28
in2[6] => out_value.IN1
in2[6] => out_value.IN1
in2[6] => out_value.IN1
in2[6] => ShiftLeft0.IN10
in2[6] => ShiftRight0.IN15
in2[6] => ShiftRight1.IN10
in2[6] => SRR.DATAA
in2[6] => SRR.DATAB
in2[6] => Mux9.IN15
in2[6] => Mux19.IN13
in2[6] => Mux20.IN13
in2[6] => out.DATAA
in2[6] => Add6.IN26
in2[6] => Add2.IN10
in2[6] => Add1.IN11
in2[7] => Add0.IN27
in2[7] => out_value.IN1
in2[7] => out_value.IN1
in2[7] => out_value.IN1
in2[7] => ShiftLeft0.IN9
in2[7] => ShiftRight0.IN14
in2[7] => ShiftRight1.IN9
in2[7] => SRR.DATAA
in2[7] => SRR.DATAB
in2[7] => Mux8.IN15
in2[7] => Mux19.IN12
in2[7] => Mux20.IN12
in2[7] => out.DATAA
in2[7] => Add6.IN25
in2[7] => Add2.IN9
in2[7] => Add1.IN10
in2[8] => Add0.IN26
in2[8] => out_value.IN1
in2[8] => out_value.IN1
in2[8] => out_value.IN1
in2[8] => ShiftLeft0.IN8
in2[8] => ShiftRight0.IN13
in2[8] => ShiftRight1.IN8
in2[8] => SRR.DATAA
in2[8] => SRR.DATAB
in2[8] => Mux7.IN15
in2[8] => Mux19.IN11
in2[8] => Mux20.IN11
in2[8] => out.DATAA
in2[8] => Add6.IN24
in2[8] => Add2.IN8
in2[8] => Add1.IN9
in2[9] => Add0.IN25
in2[9] => out_value.IN1
in2[9] => out_value.IN1
in2[9] => out_value.IN1
in2[9] => ShiftLeft0.IN7
in2[9] => ShiftRight0.IN12
in2[9] => ShiftRight1.IN7
in2[9] => SRR.DATAA
in2[9] => SRR.DATAB
in2[9] => Mux6.IN15
in2[9] => Mux19.IN10
in2[9] => Mux20.IN10
in2[9] => out.DATAA
in2[9] => Add6.IN23
in2[9] => Add2.IN7
in2[9] => Add1.IN8
in2[10] => Add0.IN24
in2[10] => out_value.IN1
in2[10] => out_value.IN1
in2[10] => out_value.IN1
in2[10] => ShiftLeft0.IN6
in2[10] => ShiftRight0.IN11
in2[10] => ShiftRight1.IN6
in2[10] => SRR.DATAA
in2[10] => SRR.DATAB
in2[10] => Mux5.IN15
in2[10] => Mux19.IN9
in2[10] => Mux20.IN9
in2[10] => out.DATAA
in2[10] => Add6.IN22
in2[10] => Add2.IN6
in2[10] => Add1.IN7
in2[11] => Add0.IN23
in2[11] => out_value.IN1
in2[11] => out_value.IN1
in2[11] => out_value.IN1
in2[11] => ShiftLeft0.IN5
in2[11] => ShiftRight0.IN10
in2[11] => ShiftRight1.IN5
in2[11] => SRR.DATAA
in2[11] => SRR.DATAB
in2[11] => Mux4.IN15
in2[11] => Mux19.IN8
in2[11] => Mux20.IN8
in2[11] => out.DATAA
in2[11] => Add6.IN21
in2[11] => Add2.IN5
in2[11] => Add1.IN6
in2[12] => Add0.IN22
in2[12] => out_value.IN1
in2[12] => out_value.IN1
in2[12] => out_value.IN1
in2[12] => ShiftLeft0.IN4
in2[12] => ShiftRight0.IN9
in2[12] => ShiftRight1.IN4
in2[12] => SRR.DATAA
in2[12] => SRR.DATAB
in2[12] => Mux3.IN15
in2[12] => Mux19.IN7
in2[12] => Mux20.IN7
in2[12] => out.DATAA
in2[12] => Add6.IN20
in2[12] => Add2.IN4
in2[12] => Add1.IN5
in2[13] => Add0.IN21
in2[13] => out_value.IN1
in2[13] => out_value.IN1
in2[13] => out_value.IN1
in2[13] => ShiftLeft0.IN3
in2[13] => ShiftRight0.IN8
in2[13] => ShiftRight1.IN3
in2[13] => SRR.DATAA
in2[13] => SRR.DATAB
in2[13] => Mux2.IN15
in2[13] => Mux19.IN6
in2[13] => Mux20.IN6
in2[13] => out.DATAA
in2[13] => Add6.IN19
in2[13] => Add2.IN3
in2[13] => Add1.IN4
in2[14] => Add0.IN20
in2[14] => out_value.IN1
in2[14] => out_value.IN1
in2[14] => out_value.IN1
in2[14] => ShiftLeft0.IN2
in2[14] => ShiftRight0.IN7
in2[14] => ShiftRight1.IN2
in2[14] => SRR.DATAA
in2[14] => SRR.DATAB
in2[14] => Mux1.IN15
in2[14] => Mux19.IN5
in2[14] => Mux20.IN5
in2[14] => out.DATAA
in2[14] => Add6.IN18
in2[14] => Add2.IN2
in2[14] => Add1.IN3
in2[15] => Add0.IN18
in2[15] => Add0.IN19
in2[15] => out_value.IN1
in2[15] => out_value.IN1
in2[15] => out_value.IN1
in2[15] => ShiftLeft0.IN1
in2[15] => ShiftRight0.IN6
in2[15] => ShiftRight1.IN1
in2[15] => SRR.DATAB
in2[15] => SRR.DATAB
in2[15] => SRR.DATAB
in2[15] => SRR.DATAB
in2[15] => SRR.DATAB
in2[15] => SRR.DATAB
in2[15] => SRR.DATAB
in2[15] => SRR.DATAB
in2[15] => SRR.DATAB
in2[15] => SRR.DATAB
in2[15] => SRR.DATAB
in2[15] => SRR.DATAB
in2[15] => SRR.DATAB
in2[15] => SRR.DATAB
in2[15] => SRR.DATAB
in2[15] => Mux0.IN11
in2[15] => Mux0.IN12
in2[15] => Mux19.IN4
in2[15] => Mux20.IN4
in2[15] => out.DATAA
in2[15] => Add6.IN17
in2[15] => Mux16.IN4
in2[15] => Add2.IN1
in2[15] => Add1.IN1
in2[15] => Add1.IN2
opcode[0] => Mux0.IN16
opcode[0] => Mux1.IN19
opcode[0] => Mux2.IN19
opcode[0] => Mux3.IN19
opcode[0] => Mux4.IN19
opcode[0] => Mux5.IN19
opcode[0] => Mux6.IN19
opcode[0] => Mux7.IN19
opcode[0] => Mux8.IN19
opcode[0] => Mux9.IN19
opcode[0] => Mux10.IN19
opcode[0] => Mux11.IN19
opcode[0] => Mux12.IN19
opcode[0] => Mux13.IN19
opcode[0] => Mux14.IN19
opcode[0] => Mux15.IN19
opcode[0] => Mux16.IN8
opcode[0] => Mux17.IN14
opcode[0] => Mux18.IN14
opcode[0] => Mux21.IN14
opcode[0] => Mux22.IN14
opcode[0] => Equal11.IN3
opcode[1] => Mux0.IN15
opcode[1] => Mux1.IN18
opcode[1] => Mux2.IN18
opcode[1] => Mux3.IN18
opcode[1] => Mux4.IN18
opcode[1] => Mux5.IN18
opcode[1] => Mux6.IN18
opcode[1] => Mux7.IN18
opcode[1] => Mux8.IN18
opcode[1] => Mux9.IN18
opcode[1] => Mux10.IN18
opcode[1] => Mux11.IN18
opcode[1] => Mux12.IN18
opcode[1] => Mux13.IN18
opcode[1] => Mux14.IN18
opcode[1] => Mux15.IN18
opcode[1] => Mux16.IN7
opcode[1] => Mux17.IN13
opcode[1] => Mux18.IN13
opcode[1] => Mux21.IN13
opcode[1] => Mux22.IN13
opcode[1] => Equal11.IN2
opcode[2] => Mux0.IN14
opcode[2] => Mux1.IN17
opcode[2] => Mux2.IN17
opcode[2] => Mux3.IN17
opcode[2] => Mux4.IN17
opcode[2] => Mux5.IN17
opcode[2] => Mux6.IN17
opcode[2] => Mux7.IN17
opcode[2] => Mux8.IN17
opcode[2] => Mux9.IN17
opcode[2] => Mux10.IN17
opcode[2] => Mux11.IN17
opcode[2] => Mux12.IN17
opcode[2] => Mux13.IN17
opcode[2] => Mux14.IN17
opcode[2] => Mux15.IN17
opcode[2] => Mux16.IN6
opcode[2] => Mux17.IN12
opcode[2] => Mux18.IN12
opcode[2] => Mux21.IN12
opcode[2] => Mux22.IN12
opcode[2] => Equal11.IN1
opcode[3] => Mux0.IN13
opcode[3] => Mux1.IN16
opcode[3] => Mux2.IN16
opcode[3] => Mux3.IN16
opcode[3] => Mux4.IN16
opcode[3] => Mux5.IN16
opcode[3] => Mux6.IN16
opcode[3] => Mux7.IN16
opcode[3] => Mux8.IN16
opcode[3] => Mux9.IN16
opcode[3] => Mux10.IN16
opcode[3] => Mux11.IN16
opcode[3] => Mux12.IN16
opcode[3] => Mux13.IN16
opcode[3] => Mux14.IN16
opcode[3] => Mux15.IN16
opcode[3] => Mux16.IN5
opcode[3] => Mux17.IN11
opcode[3] => Mux18.IN11
opcode[3] => Mux21.IN11
opcode[3] => Mux22.IN11
opcode[3] => Equal11.IN0
d[0] => ShiftLeft0.IN20
d[0] => ShiftRight1.IN20
d[0] => SRR.OUTPUTSELECT
d[0] => SRR.OUTPUTSELECT
d[0] => SRR.OUTPUTSELECT
d[0] => SRR.OUTPUTSELECT
d[0] => SRR.OUTPUTSELECT
d[0] => SRR.OUTPUTSELECT
d[0] => SRR.OUTPUTSELECT
d[0] => SRR.OUTPUTSELECT
d[0] => SRR.OUTPUTSELECT
d[0] => SRR.OUTPUTSELECT
d[0] => SRR.OUTPUTSELECT
d[0] => SRR.OUTPUTSELECT
d[0] => SRR.OUTPUTSELECT
d[0] => SRR.OUTPUTSELECT
d[0] => SRR.OUTPUTSELECT
d[0] => Add5.IN8
d[0] => Add4.IN8
d[0] => Add3.IN4
d[0] => Equal10.IN3
d[1] => ShiftLeft0.IN19
d[1] => ShiftRight1.IN19
d[1] => SRR.OUTPUTSELECT
d[1] => SRR.OUTPUTSELECT
d[1] => SRR.OUTPUTSELECT
d[1] => SRR.OUTPUTSELECT
d[1] => SRR.OUTPUTSELECT
d[1] => SRR.OUTPUTSELECT
d[1] => SRR.OUTPUTSELECT
d[1] => SRR.OUTPUTSELECT
d[1] => SRR.OUTPUTSELECT
d[1] => SRR.OUTPUTSELECT
d[1] => SRR.OUTPUTSELECT
d[1] => SRR.OUTPUTSELECT
d[1] => SRR.OUTPUTSELECT
d[1] => SRR.OUTPUTSELECT
d[1] => SRR.OUTPUTSELECT
d[1] => Add5.IN7
d[1] => Add4.IN7
d[1] => Add3.IN3
d[1] => Equal10.IN2
d[2] => ShiftLeft0.IN18
d[2] => ShiftRight1.IN18
d[2] => SRR.OUTPUTSELECT
d[2] => SRR.OUTPUTSELECT
d[2] => SRR.OUTPUTSELECT
d[2] => SRR.OUTPUTSELECT
d[2] => SRR.OUTPUTSELECT
d[2] => SRR.OUTPUTSELECT
d[2] => SRR.OUTPUTSELECT
d[2] => SRR.OUTPUTSELECT
d[2] => SRR.OUTPUTSELECT
d[2] => SRR.OUTPUTSELECT
d[2] => SRR.OUTPUTSELECT
d[2] => SRR.OUTPUTSELECT
d[2] => SRR.OUTPUTSELECT
d[2] => SRR.OUTPUTSELECT
d[2] => SRR.OUTPUTSELECT
d[2] => Add5.IN6
d[2] => Add4.IN6
d[2] => Add3.IN2
d[2] => Equal10.IN1
d[3] => ShiftLeft0.IN17
d[3] => ShiftRight1.IN17
d[3] => SRR.OUTPUTSELECT
d[3] => SRR.OUTPUTSELECT
d[3] => SRR.OUTPUTSELECT
d[3] => SRR.OUTPUTSELECT
d[3] => SRR.OUTPUTSELECT
d[3] => SRR.OUTPUTSELECT
d[3] => SRR.OUTPUTSELECT
d[3] => SRR.OUTPUTSELECT
d[3] => SRR.OUTPUTSELECT
d[3] => SRR.OUTPUTSELECT
d[3] => SRR.OUTPUTSELECT
d[3] => SRR.OUTPUTSELECT
d[3] => SRR.OUTPUTSELECT
d[3] => SRR.OUTPUTSELECT
d[3] => SRR.OUTPUTSELECT
d[3] => Add5.IN5
d[3] => Add4.IN5
d[3] => Add3.IN1
d[3] => Equal10.IN0
op1[0] => Equal0.IN1
op1[0] => Equal12.IN1
op1[1] => Equal0.IN0
op1[1] => Equal12.IN0
op2[0] => Equal13.IN2
op2[0] => Equal14.IN2
op2[1] => Equal13.IN1
op2[1] => Equal14.IN1
op2[2] => Equal13.IN0
op2[2] => Equal14.IN0
cond[0] => Equal15.IN2
cond[0] => Equal16.IN0
cond[0] => Equal17.IN2
cond[1] => Equal15.IN1
cond[1] => Equal16.IN2
cond[1] => Equal17.IN0
cond[2] => Equal15.IN0
cond[2] => Equal16.IN1
cond[2] => Equal17.IN1
S_in => Mux16.IN9
S_in => Mux16.IN10
S_in => Mux16.IN11
S_in => Mux16.IN12
S_in => Mux16.IN13
S_in => always0.IN0
S_in => always0.IN0
S_in => S.DATAA
Z_in => Mux17.IN15
Z_in => Mux17.IN16
Z_in => Mux17.IN17
Z_in => Mux17.IN18
Z_in => Mux17.IN19
Z_in => out.OUTPUTSELECT
Z_in => out.OUTPUTSELECT
Z_in => out.OUTPUTSELECT
Z_in => out.OUTPUTSELECT
Z_in => out.OUTPUTSELECT
Z_in => out.OUTPUTSELECT
Z_in => out.OUTPUTSELECT
Z_in => out.OUTPUTSELECT
Z_in => out.OUTPUTSELECT
Z_in => out.OUTPUTSELECT
Z_in => out.OUTPUTSELECT
Z_in => out.OUTPUTSELECT
Z_in => out.OUTPUTSELECT
Z_in => out.OUTPUTSELECT
Z_in => out.OUTPUTSELECT
Z_in => out.OUTPUTSELECT
Z_in => always0.IN1
Z_in => always0.IN1
Z_in => Z.DATAA
Z_in => out.OUTPUTSELECT
Z_in => out.OUTPUTSELECT
Z_in => out.OUTPUTSELECT
Z_in => out.OUTPUTSELECT
Z_in => out.OUTPUTSELECT
Z_in => out.OUTPUTSELECT
Z_in => out.OUTPUTSELECT
Z_in => out.OUTPUTSELECT
Z_in => out.OUTPUTSELECT
Z_in => out.OUTPUTSELECT
Z_in => out.OUTPUTSELECT
Z_in => out.OUTPUTSELECT
Z_in => out.OUTPUTSELECT
Z_in => out.OUTPUTSELECT
Z_in => out.OUTPUTSELECT
Z_in => out.OUTPUTSELECT
C_in => Mux18.IN15
C_in => Mux18.IN16
C_in => Mux18.IN17
C_in => Mux18.IN18
C_in => Mux18.IN19
C_in => Mux21.IN15
C_in => Mux21.IN16
C_in => Mux21.IN17
C_in => Mux21.IN18
C_in => Mux21.IN19
C_in => C.DATAA
V_in => Mux22.IN15
V_in => Mux22.IN16
V_in => Mux22.IN17
V_in => Mux22.IN18
V_in => Mux22.IN19
V_in => always0.IN1
V_in => V.DATAA
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Z <= Z.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE
V <= V.DB_MAX_OUTPUT_PORT_TYPE
HLT <= HLT.DB_MAX_OUTPUT_PORT_TYPE


|processor|SZCV:inst17
p4 => V_out~reg0.ENA
p4 => S_out~reg0.ENA
p4 => Z_out~reg0.ENA
p4 => C_out~reg0.ENA
reset => V_out~reg0.ACLR
reset => C_out~reg0.ACLR
reset => Z_out~reg0.ACLR
reset => S_out~reg0.ACLR
clock => V_out~reg0.CLK
clock => C_out~reg0.CLK
clock => Z_out~reg0.CLK
clock => S_out~reg0.CLK
S_in => S_out~reg0.DATAIN
Z_in => Z_out~reg0.DATAIN
C_in => C_out~reg0.DATAIN
V_in => V_out~reg0.DATAIN
S_out <= S_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z_out <= Z_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
C_out <= C_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
V_out <= V_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|decoder:inst8
in[0] => dBack[0].DATAIN
in[1] => dBack[1].DATAIN
in[2] => dBack[2].DATAIN
in[3] => dBack[3].DATAIN
in[4] => op3_dFront[0].DATAIN
in[5] => op3_dFront[1].DATAIN
in[6] => op3_dFront[2].DATAIN
in[7] => op3_dFront[3].DATAIN
in[8] => Rd_Rb_cond[0].DATAIN
in[9] => Rd_Rb_cond[1].DATAIN
in[10] => Rd_Rb_cond[2].DATAIN
in[11] => Rs_Ra_op2[0].DATAIN
in[12] => Rs_Ra_op2[1].DATAIN
in[13] => Rs_Ra_op2[2].DATAIN
in[14] => op1[0].DATAIN
in[15] => op1[1].DATAIN
op1[0] <= in[14].DB_MAX_OUTPUT_PORT_TYPE
op1[1] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
Rs_Ra_op2[0] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
Rs_Ra_op2[1] <= in[12].DB_MAX_OUTPUT_PORT_TYPE
Rs_Ra_op2[2] <= in[13].DB_MAX_OUTPUT_PORT_TYPE
Rd_Rb_cond[0] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
Rd_Rb_cond[1] <= in[9].DB_MAX_OUTPUT_PORT_TYPE
Rd_Rb_cond[2] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
op3_dFront[0] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
op3_dFront[1] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
op3_dFront[2] <= in[6].DB_MAX_OUTPUT_PORT_TYPE
op3_dFront[3] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
dBack[0] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
dBack[1] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
dBack[2] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
dBack[3] <= in[3].DB_MAX_OUTPUT_PORT_TYPE


|processor|instruction_register:inst6
p2 => inst_to_decoder[0]~reg0.ENA
p2 => inst_to_decoder[15]~reg0.ENA
p2 => inst_to_decoder[14]~reg0.ENA
p2 => inst_to_decoder[13]~reg0.ENA
p2 => inst_to_decoder[12]~reg0.ENA
p2 => inst_to_decoder[11]~reg0.ENA
p2 => inst_to_decoder[10]~reg0.ENA
p2 => inst_to_decoder[9]~reg0.ENA
p2 => inst_to_decoder[8]~reg0.ENA
p2 => inst_to_decoder[7]~reg0.ENA
p2 => inst_to_decoder[6]~reg0.ENA
p2 => inst_to_decoder[5]~reg0.ENA
p2 => inst_to_decoder[4]~reg0.ENA
p2 => inst_to_decoder[3]~reg0.ENA
p2 => inst_to_decoder[2]~reg0.ENA
p2 => inst_to_decoder[1]~reg0.ENA
reset => inst_to_decoder[0]~reg0.ACLR
reset => inst_to_decoder[1]~reg0.ACLR
reset => inst_to_decoder[2]~reg0.ACLR
reset => inst_to_decoder[3]~reg0.ACLR
reset => inst_to_decoder[4]~reg0.ACLR
reset => inst_to_decoder[5]~reg0.ACLR
reset => inst_to_decoder[6]~reg0.ACLR
reset => inst_to_decoder[7]~reg0.ACLR
reset => inst_to_decoder[8]~reg0.ACLR
reset => inst_to_decoder[9]~reg0.ACLR
reset => inst_to_decoder[10]~reg0.ACLR
reset => inst_to_decoder[11]~reg0.ACLR
reset => inst_to_decoder[12]~reg0.ACLR
reset => inst_to_decoder[13]~reg0.ACLR
reset => inst_to_decoder[14]~reg0.ACLR
reset => inst_to_decoder[15]~reg0.ACLR
clock => inst_to_decoder[0]~reg0.CLK
clock => inst_to_decoder[1]~reg0.CLK
clock => inst_to_decoder[2]~reg0.CLK
clock => inst_to_decoder[3]~reg0.CLK
clock => inst_to_decoder[4]~reg0.CLK
clock => inst_to_decoder[5]~reg0.CLK
clock => inst_to_decoder[6]~reg0.CLK
clock => inst_to_decoder[7]~reg0.CLK
clock => inst_to_decoder[8]~reg0.CLK
clock => inst_to_decoder[9]~reg0.CLK
clock => inst_to_decoder[10]~reg0.CLK
clock => inst_to_decoder[11]~reg0.CLK
clock => inst_to_decoder[12]~reg0.CLK
clock => inst_to_decoder[13]~reg0.CLK
clock => inst_to_decoder[14]~reg0.CLK
clock => inst_to_decoder[15]~reg0.CLK
inst_from_memory[0] => inst_to_decoder[0]~reg0.DATAIN
inst_from_memory[1] => inst_to_decoder[1]~reg0.DATAIN
inst_from_memory[2] => inst_to_decoder[2]~reg0.DATAIN
inst_from_memory[3] => inst_to_decoder[3]~reg0.DATAIN
inst_from_memory[4] => inst_to_decoder[4]~reg0.DATAIN
inst_from_memory[5] => inst_to_decoder[5]~reg0.DATAIN
inst_from_memory[6] => inst_to_decoder[6]~reg0.DATAIN
inst_from_memory[7] => inst_to_decoder[7]~reg0.DATAIN
inst_from_memory[8] => inst_to_decoder[8]~reg0.DATAIN
inst_from_memory[9] => inst_to_decoder[9]~reg0.DATAIN
inst_from_memory[10] => inst_to_decoder[10]~reg0.DATAIN
inst_from_memory[11] => inst_to_decoder[11]~reg0.DATAIN
inst_from_memory[12] => inst_to_decoder[12]~reg0.DATAIN
inst_from_memory[13] => inst_to_decoder[13]~reg0.DATAIN
inst_from_memory[14] => inst_to_decoder[14]~reg0.DATAIN
inst_from_memory[15] => inst_to_decoder[15]~reg0.DATAIN
inst_to_decoder[0] <= inst_to_decoder[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_to_decoder[1] <= inst_to_decoder[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_to_decoder[2] <= inst_to_decoder[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_to_decoder[3] <= inst_to_decoder[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_to_decoder[4] <= inst_to_decoder[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_to_decoder[5] <= inst_to_decoder[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_to_decoder[6] <= inst_to_decoder[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_to_decoder[7] <= inst_to_decoder[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_to_decoder[8] <= inst_to_decoder[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_to_decoder[9] <= inst_to_decoder[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_to_decoder[10] <= inst_to_decoder[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_to_decoder[11] <= inst_to_decoder[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_to_decoder[12] <= inst_to_decoder[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_to_decoder[13] <= inst_to_decoder[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_to_decoder[14] <= inst_to_decoder[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_to_decoder[15] <= inst_to_decoder[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|memory_RAM:inst7
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|processor|memory_RAM:inst7|altsyncram:altsyncram_component
wren_a => altsyncram_hai1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_hai1:auto_generated.data_a[0]
data_a[1] => altsyncram_hai1:auto_generated.data_a[1]
data_a[2] => altsyncram_hai1:auto_generated.data_a[2]
data_a[3] => altsyncram_hai1:auto_generated.data_a[3]
data_a[4] => altsyncram_hai1:auto_generated.data_a[4]
data_a[5] => altsyncram_hai1:auto_generated.data_a[5]
data_a[6] => altsyncram_hai1:auto_generated.data_a[6]
data_a[7] => altsyncram_hai1:auto_generated.data_a[7]
data_a[8] => altsyncram_hai1:auto_generated.data_a[8]
data_a[9] => altsyncram_hai1:auto_generated.data_a[9]
data_a[10] => altsyncram_hai1:auto_generated.data_a[10]
data_a[11] => altsyncram_hai1:auto_generated.data_a[11]
data_a[12] => altsyncram_hai1:auto_generated.data_a[12]
data_a[13] => altsyncram_hai1:auto_generated.data_a[13]
data_a[14] => altsyncram_hai1:auto_generated.data_a[14]
data_a[15] => altsyncram_hai1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_hai1:auto_generated.address_a[0]
address_a[1] => altsyncram_hai1:auto_generated.address_a[1]
address_a[2] => altsyncram_hai1:auto_generated.address_a[2]
address_a[3] => altsyncram_hai1:auto_generated.address_a[3]
address_a[4] => altsyncram_hai1:auto_generated.address_a[4]
address_a[5] => altsyncram_hai1:auto_generated.address_a[5]
address_a[6] => altsyncram_hai1:auto_generated.address_a[6]
address_a[7] => altsyncram_hai1:auto_generated.address_a[7]
address_a[8] => altsyncram_hai1:auto_generated.address_a[8]
address_a[9] => altsyncram_hai1:auto_generated.address_a[9]
address_a[10] => altsyncram_hai1:auto_generated.address_a[10]
address_a[11] => altsyncram_hai1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_hai1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_hai1:auto_generated.q_a[0]
q_a[1] <= altsyncram_hai1:auto_generated.q_a[1]
q_a[2] <= altsyncram_hai1:auto_generated.q_a[2]
q_a[3] <= altsyncram_hai1:auto_generated.q_a[3]
q_a[4] <= altsyncram_hai1:auto_generated.q_a[4]
q_a[5] <= altsyncram_hai1:auto_generated.q_a[5]
q_a[6] <= altsyncram_hai1:auto_generated.q_a[6]
q_a[7] <= altsyncram_hai1:auto_generated.q_a[7]
q_a[8] <= altsyncram_hai1:auto_generated.q_a[8]
q_a[9] <= altsyncram_hai1:auto_generated.q_a[9]
q_a[10] <= altsyncram_hai1:auto_generated.q_a[10]
q_a[11] <= altsyncram_hai1:auto_generated.q_a[11]
q_a[12] <= altsyncram_hai1:auto_generated.q_a[12]
q_a[13] <= altsyncram_hai1:auto_generated.q_a[13]
q_a[14] <= altsyncram_hai1:auto_generated.q_a[14]
q_a[15] <= altsyncram_hai1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|processor|memory_RAM:inst7|altsyncram:altsyncram_component|altsyncram_hai1:auto_generated
address_a[0] => altsyncram_fk82:altsyncram1.address_a[0]
address_a[1] => altsyncram_fk82:altsyncram1.address_a[1]
address_a[2] => altsyncram_fk82:altsyncram1.address_a[2]
address_a[3] => altsyncram_fk82:altsyncram1.address_a[3]
address_a[4] => altsyncram_fk82:altsyncram1.address_a[4]
address_a[5] => altsyncram_fk82:altsyncram1.address_a[5]
address_a[6] => altsyncram_fk82:altsyncram1.address_a[6]
address_a[7] => altsyncram_fk82:altsyncram1.address_a[7]
address_a[8] => altsyncram_fk82:altsyncram1.address_a[8]
address_a[9] => altsyncram_fk82:altsyncram1.address_a[9]
address_a[10] => altsyncram_fk82:altsyncram1.address_a[10]
address_a[11] => altsyncram_fk82:altsyncram1.address_a[11]
clock0 => altsyncram_fk82:altsyncram1.clock0
data_a[0] => altsyncram_fk82:altsyncram1.data_a[0]
data_a[1] => altsyncram_fk82:altsyncram1.data_a[1]
data_a[2] => altsyncram_fk82:altsyncram1.data_a[2]
data_a[3] => altsyncram_fk82:altsyncram1.data_a[3]
data_a[4] => altsyncram_fk82:altsyncram1.data_a[4]
data_a[5] => altsyncram_fk82:altsyncram1.data_a[5]
data_a[6] => altsyncram_fk82:altsyncram1.data_a[6]
data_a[7] => altsyncram_fk82:altsyncram1.data_a[7]
data_a[8] => altsyncram_fk82:altsyncram1.data_a[8]
data_a[9] => altsyncram_fk82:altsyncram1.data_a[9]
data_a[10] => altsyncram_fk82:altsyncram1.data_a[10]
data_a[11] => altsyncram_fk82:altsyncram1.data_a[11]
data_a[12] => altsyncram_fk82:altsyncram1.data_a[12]
data_a[13] => altsyncram_fk82:altsyncram1.data_a[13]
data_a[14] => altsyncram_fk82:altsyncram1.data_a[14]
data_a[15] => altsyncram_fk82:altsyncram1.data_a[15]
q_a[0] <= altsyncram_fk82:altsyncram1.q_a[0]
q_a[1] <= altsyncram_fk82:altsyncram1.q_a[1]
q_a[2] <= altsyncram_fk82:altsyncram1.q_a[2]
q_a[3] <= altsyncram_fk82:altsyncram1.q_a[3]
q_a[4] <= altsyncram_fk82:altsyncram1.q_a[4]
q_a[5] <= altsyncram_fk82:altsyncram1.q_a[5]
q_a[6] <= altsyncram_fk82:altsyncram1.q_a[6]
q_a[7] <= altsyncram_fk82:altsyncram1.q_a[7]
q_a[8] <= altsyncram_fk82:altsyncram1.q_a[8]
q_a[9] <= altsyncram_fk82:altsyncram1.q_a[9]
q_a[10] <= altsyncram_fk82:altsyncram1.q_a[10]
q_a[11] <= altsyncram_fk82:altsyncram1.q_a[11]
q_a[12] <= altsyncram_fk82:altsyncram1.q_a[12]
q_a[13] <= altsyncram_fk82:altsyncram1.q_a[13]
q_a[14] <= altsyncram_fk82:altsyncram1.q_a[14]
q_a[15] <= altsyncram_fk82:altsyncram1.q_a[15]
wren_a => altsyncram_fk82:altsyncram1.wren_a


|processor|memory_RAM:inst7|altsyncram:altsyncram_component|altsyncram_hai1:auto_generated|altsyncram_fk82:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_a[11] => ram_block3a8.PORTAADDR11
address_a[11] => ram_block3a9.PORTAADDR11
address_a[11] => ram_block3a10.PORTAADDR11
address_a[11] => ram_block3a11.PORTAADDR11
address_a[11] => ram_block3a12.PORTAADDR11
address_a[11] => ram_block3a13.PORTAADDR11
address_a[11] => ram_block3a14.PORTAADDR11
address_a[11] => ram_block3a15.PORTAADDR11
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
address_b[11] => ram_block3a8.PORTBADDR11
address_b[11] => ram_block3a9.PORTBADDR11
address_b[11] => ram_block3a10.PORTBADDR11
address_b[11] => ram_block3a11.PORTBADDR11
address_b[11] => ram_block3a12.PORTBADDR11
address_b[11] => ram_block3a13.PORTBADDR11
address_b[11] => ram_block3a14.PORTBADDR11
address_b[11] => ram_block3a15.PORTBADDR11
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE


|processor|memory_RAM:inst7|altsyncram:altsyncram_component|altsyncram_hai1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|processor|memory_RAM:inst7|altsyncram:altsyncram_component|altsyncram_hai1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|processor|memory_RAM:inst7|altsyncram:altsyncram_component|altsyncram_hai1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|processor|memory_RAM:inst7|altsyncram:altsyncram_component|altsyncram_hai1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
ROM_DATA[48] => Mux3.IN18
ROM_DATA[49] => Mux2.IN18
ROM_DATA[50] => Mux1.IN18
ROM_DATA[51] => Mux0.IN18
ROM_DATA[52] => Mux3.IN14
ROM_DATA[53] => Mux2.IN14
ROM_DATA[54] => Mux1.IN14
ROM_DATA[55] => Mux0.IN14
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|processor|data_selecter_controller:inst1
op[0] => ~NO_FANOUT~
op[1] => ~NO_FANOUT~
op[2] => ~NO_FANOUT~
op[3] => ~NO_FANOUT~
op[4] => Equal1.IN3
op[5] => Equal1.IN2
op[6] => Equal1.IN1
op[7] => Equal1.IN0
op[8] => ~NO_FANOUT~
op[9] => ~NO_FANOUT~
op[10] => ~NO_FANOUT~
op[11] => ~NO_FANOUT~
op[12] => ~NO_FANOUT~
op[13] => ~NO_FANOUT~
op[14] => Equal0.IN1
op[14] => Equal2.IN1
op[14] => Equal3.IN1
op[14] => Equal4.IN0
op[15] => Equal0.IN0
op[15] => Equal2.IN0
op[15] => Equal3.IN0
op[15] => Equal4.IN1
switch1 <= switch1.DB_MAX_OUTPUT_PORT_TYPE
switch2 <= switch2.DB_MAX_OUTPUT_PORT_TYPE
switch3 <= switch3.DB_MAX_OUTPUT_PORT_TYPE
switch4 <= switch4.DB_MAX_OUTPUT_PORT_TYPE
switch5 <= switch5.DB_MAX_OUTPUT_PORT_TYPE
switch6 <= switch6.DB_MAX_OUTPUT_PORT_TYPE


|processor|sixteen_to_twelve:inst22
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => ~NO_FANOUT~
in[13] => ~NO_FANOUT~
in[14] => ~NO_FANOUT~
in[15] => ~NO_FANOUT~
out[0] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= in[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= in[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= in[11].DB_MAX_OUTPUT_PORT_TYPE


|processor|data_selecter:inst24
data0[0] => out.DATAB
data0[1] => out.DATAB
data0[2] => out.DATAB
data0[3] => out.DATAB
data0[4] => out.DATAB
data0[5] => out.DATAB
data0[6] => out.DATAB
data0[7] => out.DATAB
data0[8] => out.DATAB
data0[9] => out.DATAB
data0[10] => out.DATAB
data0[11] => out.DATAB
data0[12] => out.DATAB
data0[13] => out.DATAB
data0[14] => out.DATAB
data0[15] => out.DATAB
data1[0] => out.DATAA
data1[1] => out.DATAA
data1[2] => out.DATAA
data1[3] => out.DATAA
data1[4] => out.DATAA
data1[5] => out.DATAA
data1[6] => out.DATAA
data1[7] => out.DATAA
data1[8] => out.DATAA
data1[9] => out.DATAA
data1[10] => out.DATAA
data1[11] => out.DATAA
data1[12] => out.DATAA
data1[13] => out.DATAA
data1[14] => out.DATAA
data1[15] => out.DATAA
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|DR:inst16
p4 => data_to_memory[0]~reg0.ENA
p4 => data_to_memory[15]~reg0.ENA
p4 => data_to_memory[14]~reg0.ENA
p4 => data_to_memory[13]~reg0.ENA
p4 => data_to_memory[12]~reg0.ENA
p4 => data_to_memory[11]~reg0.ENA
p4 => data_to_memory[10]~reg0.ENA
p4 => data_to_memory[9]~reg0.ENA
p4 => data_to_memory[8]~reg0.ENA
p4 => data_to_memory[7]~reg0.ENA
p4 => data_to_memory[6]~reg0.ENA
p4 => data_to_memory[5]~reg0.ENA
p4 => data_to_memory[4]~reg0.ENA
p4 => data_to_memory[3]~reg0.ENA
p4 => data_to_memory[2]~reg0.ENA
p4 => data_to_memory[1]~reg0.ENA
reset => data_to_memory[0]~reg0.ACLR
reset => data_to_memory[1]~reg0.ACLR
reset => data_to_memory[2]~reg0.ACLR
reset => data_to_memory[3]~reg0.ACLR
reset => data_to_memory[4]~reg0.ACLR
reset => data_to_memory[5]~reg0.ACLR
reset => data_to_memory[6]~reg0.ACLR
reset => data_to_memory[7]~reg0.ACLR
reset => data_to_memory[8]~reg0.ACLR
reset => data_to_memory[9]~reg0.ACLR
reset => data_to_memory[10]~reg0.ACLR
reset => data_to_memory[11]~reg0.ACLR
reset => data_to_memory[12]~reg0.ACLR
reset => data_to_memory[13]~reg0.ACLR
reset => data_to_memory[14]~reg0.ACLR
reset => data_to_memory[15]~reg0.ACLR
clock => data_to_memory[0]~reg0.CLK
clock => data_to_memory[1]~reg0.CLK
clock => data_to_memory[2]~reg0.CLK
clock => data_to_memory[3]~reg0.CLK
clock => data_to_memory[4]~reg0.CLK
clock => data_to_memory[5]~reg0.CLK
clock => data_to_memory[6]~reg0.CLK
clock => data_to_memory[7]~reg0.CLK
clock => data_to_memory[8]~reg0.CLK
clock => data_to_memory[9]~reg0.CLK
clock => data_to_memory[10]~reg0.CLK
clock => data_to_memory[11]~reg0.CLK
clock => data_to_memory[12]~reg0.CLK
clock => data_to_memory[13]~reg0.CLK
clock => data_to_memory[14]~reg0.CLK
clock => data_to_memory[15]~reg0.CLK
data_from_ALU[0] => data_to_memory[0]~reg0.DATAIN
data_from_ALU[1] => data_to_memory[1]~reg0.DATAIN
data_from_ALU[2] => data_to_memory[2]~reg0.DATAIN
data_from_ALU[3] => data_to_memory[3]~reg0.DATAIN
data_from_ALU[4] => data_to_memory[4]~reg0.DATAIN
data_from_ALU[5] => data_to_memory[5]~reg0.DATAIN
data_from_ALU[6] => data_to_memory[6]~reg0.DATAIN
data_from_ALU[7] => data_to_memory[7]~reg0.DATAIN
data_from_ALU[8] => data_to_memory[8]~reg0.DATAIN
data_from_ALU[9] => data_to_memory[9]~reg0.DATAIN
data_from_ALU[10] => data_to_memory[10]~reg0.DATAIN
data_from_ALU[11] => data_to_memory[11]~reg0.DATAIN
data_from_ALU[12] => data_to_memory[12]~reg0.DATAIN
data_from_ALU[13] => data_to_memory[13]~reg0.DATAIN
data_from_ALU[14] => data_to_memory[14]~reg0.DATAIN
data_from_ALU[15] => data_to_memory[15]~reg0.DATAIN
data_to_memory[0] <= data_to_memory[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_memory[1] <= data_to_memory[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_memory[2] <= data_to_memory[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_memory[3] <= data_to_memory[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_memory[4] <= data_to_memory[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_memory[5] <= data_to_memory[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_memory[6] <= data_to_memory[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_memory[7] <= data_to_memory[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_memory[8] <= data_to_memory[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_memory[9] <= data_to_memory[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_memory[10] <= data_to_memory[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_memory[11] <= data_to_memory[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_memory[12] <= data_to_memory[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_memory[13] <= data_to_memory[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_memory[14] <= data_to_memory[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_memory[15] <= data_to_memory[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|program_counter:inst4
p1 => out[0]~reg0.CLK
p1 => out[1]~reg0.CLK
p1 => out[2]~reg0.CLK
p1 => out[3]~reg0.CLK
p1 => out[4]~reg0.CLK
p1 => out[5]~reg0.CLK
p1 => out[6]~reg0.CLK
p1 => out[7]~reg0.CLK
p1 => out[8]~reg0.CLK
p1 => out[9]~reg0.CLK
p1 => out[10]~reg0.CLK
p1 => out[11]~reg0.CLK
p1 => out[12]~reg0.CLK
p1 => out[13]~reg0.CLK
p1 => out[14]~reg0.CLK
p1 => out[15]~reg0.CLK
reset => out[0]~reg0.ACLR
reset => out[1]~reg0.ACLR
reset => out[2]~reg0.ACLR
reset => out[3]~reg0.ACLR
reset => out[4]~reg0.ACLR
reset => out[5]~reg0.ACLR
reset => out[6]~reg0.ACLR
reset => out[7]~reg0.ACLR
reset => out[8]~reg0.ACLR
reset => out[9]~reg0.ACLR
reset => out[10]~reg0.ACLR
reset => out[11]~reg0.ACLR
reset => out[12]~reg0.ACLR
reset => out[13]~reg0.ACLR
reset => out[14]~reg0.ACLR
reset => out[15]~reg0.ACLR
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
in[8] => out[8]~reg0.DATAIN
in[9] => out[9]~reg0.DATAIN
in[10] => out[10]~reg0.DATAIN
in[11] => out[11]~reg0.DATAIN
in[12] => out[12]~reg0.DATAIN
in[13] => out[13]~reg0.DATAIN
in[14] => out[14]~reg0.DATAIN
in[15] => out[15]~reg0.DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|data_selecter:inst
data0[0] => out.DATAB
data0[1] => out.DATAB
data0[2] => out.DATAB
data0[3] => out.DATAB
data0[4] => out.DATAB
data0[5] => out.DATAB
data0[6] => out.DATAB
data0[7] => out.DATAB
data0[8] => out.DATAB
data0[9] => out.DATAB
data0[10] => out.DATAB
data0[11] => out.DATAB
data0[12] => out.DATAB
data0[13] => out.DATAB
data0[14] => out.DATAB
data0[15] => out.DATAB
data1[0] => out.DATAA
data1[1] => out.DATAA
data1[2] => out.DATAA
data1[3] => out.DATAA
data1[4] => out.DATAA
data1[5] => out.DATAA
data1[6] => out.DATAA
data1[7] => out.DATAA
data1[8] => out.DATAA
data1[9] => out.DATAA
data1[10] => out.DATAA
data1[11] => out.DATAA
data1[12] => out.DATAA
data1[13] => out.DATAA
data1[14] => out.DATAA
data1[15] => out.DATAA
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|adder_for_program_counter:inst5
in[0] => Add0.IN32
in[1] => Add0.IN31
in[2] => Add0.IN30
in[3] => Add0.IN29
in[4] => Add0.IN28
in[5] => Add0.IN27
in[6] => Add0.IN26
in[7] => Add0.IN25
in[8] => Add0.IN24
in[9] => Add0.IN23
in[10] => Add0.IN22
in[11] => Add0.IN21
in[12] => Add0.IN20
in[13] => Add0.IN19
in[14] => Add0.IN18
in[15] => Add0.IN17
out[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|processor|data_selecter:inst18
data0[0] => out.DATAB
data0[1] => out.DATAB
data0[2] => out.DATAB
data0[3] => out.DATAB
data0[4] => out.DATAB
data0[5] => out.DATAB
data0[6] => out.DATAB
data0[7] => out.DATAB
data0[8] => out.DATAB
data0[9] => out.DATAB
data0[10] => out.DATAB
data0[11] => out.DATAB
data0[12] => out.DATAB
data0[13] => out.DATAB
data0[14] => out.DATAB
data0[15] => out.DATAB
data1[0] => out.DATAA
data1[1] => out.DATAA
data1[2] => out.DATAA
data1[3] => out.DATAA
data1[4] => out.DATAA
data1[5] => out.DATAA
data1[6] => out.DATAA
data1[7] => out.DATAA
data1[8] => out.DATAA
data1[9] => out.DATAA
data1[10] => out.DATAA
data1[11] => out.DATAA
data1[12] => out.DATAA
data1[13] => out.DATAA
data1[14] => out.DATAA
data1[15] => out.DATAA
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|MDR:inst19
p5 => data_to_regfile[0]~reg0.ENA
p5 => data_to_regfile[15]~reg0.ENA
p5 => data_to_regfile[14]~reg0.ENA
p5 => data_to_regfile[13]~reg0.ENA
p5 => data_to_regfile[12]~reg0.ENA
p5 => data_to_regfile[11]~reg0.ENA
p5 => data_to_regfile[10]~reg0.ENA
p5 => data_to_regfile[9]~reg0.ENA
p5 => data_to_regfile[8]~reg0.ENA
p5 => data_to_regfile[7]~reg0.ENA
p5 => data_to_regfile[6]~reg0.ENA
p5 => data_to_regfile[5]~reg0.ENA
p5 => data_to_regfile[4]~reg0.ENA
p5 => data_to_regfile[3]~reg0.ENA
p5 => data_to_regfile[2]~reg0.ENA
p5 => data_to_regfile[1]~reg0.ENA
clock => data_to_regfile[0]~reg0.CLK
clock => data_to_regfile[1]~reg0.CLK
clock => data_to_regfile[2]~reg0.CLK
clock => data_to_regfile[3]~reg0.CLK
clock => data_to_regfile[4]~reg0.CLK
clock => data_to_regfile[5]~reg0.CLK
clock => data_to_regfile[6]~reg0.CLK
clock => data_to_regfile[7]~reg0.CLK
clock => data_to_regfile[8]~reg0.CLK
clock => data_to_regfile[9]~reg0.CLK
clock => data_to_regfile[10]~reg0.CLK
clock => data_to_regfile[11]~reg0.CLK
clock => data_to_regfile[12]~reg0.CLK
clock => data_to_regfile[13]~reg0.CLK
clock => data_to_regfile[14]~reg0.CLK
clock => data_to_regfile[15]~reg0.CLK
reset => data_to_regfile[0]~reg0.ACLR
reset => data_to_regfile[1]~reg0.ACLR
reset => data_to_regfile[2]~reg0.ACLR
reset => data_to_regfile[3]~reg0.ACLR
reset => data_to_regfile[4]~reg0.ACLR
reset => data_to_regfile[5]~reg0.ACLR
reset => data_to_regfile[6]~reg0.ACLR
reset => data_to_regfile[7]~reg0.ACLR
reset => data_to_regfile[8]~reg0.ACLR
reset => data_to_regfile[9]~reg0.ACLR
reset => data_to_regfile[10]~reg0.ACLR
reset => data_to_regfile[11]~reg0.ACLR
reset => data_to_regfile[12]~reg0.ACLR
reset => data_to_regfile[13]~reg0.ACLR
reset => data_to_regfile[14]~reg0.ACLR
reset => data_to_regfile[15]~reg0.ACLR
data_from_memory[0] => data_to_regfile[0]~reg0.DATAIN
data_from_memory[1] => data_to_regfile[1]~reg0.DATAIN
data_from_memory[2] => data_to_regfile[2]~reg0.DATAIN
data_from_memory[3] => data_to_regfile[3]~reg0.DATAIN
data_from_memory[4] => data_to_regfile[4]~reg0.DATAIN
data_from_memory[5] => data_to_regfile[5]~reg0.DATAIN
data_from_memory[6] => data_to_regfile[6]~reg0.DATAIN
data_from_memory[7] => data_to_regfile[7]~reg0.DATAIN
data_from_memory[8] => data_to_regfile[8]~reg0.DATAIN
data_from_memory[9] => data_to_regfile[9]~reg0.DATAIN
data_from_memory[10] => data_to_regfile[10]~reg0.DATAIN
data_from_memory[11] => data_to_regfile[11]~reg0.DATAIN
data_from_memory[12] => data_to_regfile[12]~reg0.DATAIN
data_from_memory[13] => data_to_regfile[13]~reg0.DATAIN
data_from_memory[14] => data_to_regfile[14]~reg0.DATAIN
data_from_memory[15] => data_to_regfile[15]~reg0.DATAIN
data_to_regfile[0] <= data_to_regfile[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_regfile[1] <= data_to_regfile[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_regfile[2] <= data_to_regfile[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_regfile[3] <= data_to_regfile[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_regfile[4] <= data_to_regfile[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_regfile[5] <= data_to_regfile[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_regfile[6] <= data_to_regfile[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_regfile[7] <= data_to_regfile[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_regfile[8] <= data_to_regfile[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_regfile[9] <= data_to_regfile[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_regfile[10] <= data_to_regfile[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_regfile[11] <= data_to_regfile[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_regfile[12] <= data_to_regfile[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_regfile[13] <= data_to_regfile[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_regfile[14] <= data_to_regfile[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_regfile[15] <= data_to_regfile[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|data_selecter:inst20
data0[0] => out.DATAB
data0[1] => out.DATAB
data0[2] => out.DATAB
data0[3] => out.DATAB
data0[4] => out.DATAB
data0[5] => out.DATAB
data0[6] => out.DATAB
data0[7] => out.DATAB
data0[8] => out.DATAB
data0[9] => out.DATAB
data0[10] => out.DATAB
data0[11] => out.DATAB
data0[12] => out.DATAB
data0[13] => out.DATAB
data0[14] => out.DATAB
data0[15] => out.DATAB
data1[0] => out.DATAA
data1[1] => out.DATAA
data1[2] => out.DATAA
data1[3] => out.DATAA
data1[4] => out.DATAA
data1[5] => out.DATAA
data1[6] => out.DATAA
data1[7] => out.DATAA
data1[8] => out.DATAA
data1[9] => out.DATAA
data1[10] => out.DATAA
data1[11] => out.DATAA
data1[12] => out.DATAA
data1[13] => out.DATAA
data1[14] => out.DATAA
data1[15] => out.DATAA
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|regfile:inst9
writeOrder => r.WE
readAddr1[0] => r.RADDR
readAddr1[1] => r.RADDR1
readAddr1[2] => r.RADDR2
readAddr2[0] => r.PORTBRADDR
readAddr2[1] => r.PORTBRADDR1
readAddr2[2] => r.PORTBRADDR2
writeAddr[0] => r.WADDR
writeAddr[1] => r.WADDR1
writeAddr[2] => r.WADDR2
writeData[0] => r.DATAIN
writeData[1] => r.DATAIN1
writeData[2] => r.DATAIN2
writeData[3] => r.DATAIN3
writeData[4] => r.DATAIN4
writeData[5] => r.DATAIN5
writeData[6] => r.DATAIN6
writeData[7] => r.DATAIN7
writeData[8] => r.DATAIN8
writeData[9] => r.DATAIN9
writeData[10] => r.DATAIN10
writeData[11] => r.DATAIN11
writeData[12] => r.DATAIN12
writeData[13] => r.DATAIN13
writeData[14] => r.DATAIN14
writeData[15] => r.DATAIN15
readData1[0] <= r.DATAOUT
readData1[1] <= r.DATAOUT1
readData1[2] <= r.DATAOUT2
readData1[3] <= r.DATAOUT3
readData1[4] <= r.DATAOUT4
readData1[5] <= r.DATAOUT5
readData1[6] <= r.DATAOUT6
readData1[7] <= r.DATAOUT7
readData1[8] <= r.DATAOUT8
readData1[9] <= r.DATAOUT9
readData1[10] <= r.DATAOUT10
readData1[11] <= r.DATAOUT11
readData1[12] <= r.DATAOUT12
readData1[13] <= r.DATAOUT13
readData1[14] <= r.DATAOUT14
readData1[15] <= r.DATAOUT15
readData2[0] <= r.PORTBDATAOUT
readData2[1] <= r.PORTBDATAOUT1
readData2[2] <= r.PORTBDATAOUT2
readData2[3] <= r.PORTBDATAOUT3
readData2[4] <= r.PORTBDATAOUT4
readData2[5] <= r.PORTBDATAOUT5
readData2[6] <= r.PORTBDATAOUT6
readData2[7] <= r.PORTBDATAOUT7
readData2[8] <= r.PORTBDATAOUT8
readData2[9] <= r.PORTBDATAOUT9
readData2[10] <= r.PORTBDATAOUT10
readData2[11] <= r.PORTBDATAOUT11
readData2[12] <= r.PORTBDATAOUT12
readData2[13] <= r.PORTBDATAOUT13
readData2[14] <= r.PORTBDATAOUT14
readData2[15] <= r.PORTBDATAOUT15


|processor|write_address:inst23
op1[0] => Decoder0.IN1
op1[0] => Equal0.IN1
op1[0] => Equal1.IN1
op1[1] => Decoder0.IN0
op1[1] => Equal0.IN0
op1[1] => Equal1.IN0
Rd_Rb[0] => write_add.DATAA
Rd_Rb[1] => write_add.DATAA
Rd_Rb[2] => write_add.DATAA
Ra_op2[0] => write_add.DATAB
Ra_op2[0] => Equal2.IN2
Ra_op2[1] => write_add.DATAB
Ra_op2[1] => Equal2.IN1
Ra_op2[2] => write_add.DATAB
Ra_op2[2] => Equal2.IN0
op3[0] => Decoder1.IN3
op3[1] => Decoder1.IN2
op3[2] => Decoder1.IN1
op3[3] => Decoder1.IN0
write_add[0] <= write_add.DB_MAX_OUTPUT_PORT_TYPE
write_add[1] <= write_add.DB_MAX_OUTPUT_PORT_TYPE
write_add[2] <= write_add.DB_MAX_OUTPUT_PORT_TYPE
writeOrder <= writeOrder.DB_MAX_OUTPUT_PORT_TYPE


|processor|data_selecter:inst13
data0[0] => out.DATAB
data0[1] => out.DATAB
data0[2] => out.DATAB
data0[3] => out.DATAB
data0[4] => out.DATAB
data0[5] => out.DATAB
data0[6] => out.DATAB
data0[7] => out.DATAB
data0[8] => out.DATAB
data0[9] => out.DATAB
data0[10] => out.DATAB
data0[11] => out.DATAB
data0[12] => out.DATAB
data0[13] => out.DATAB
data0[14] => out.DATAB
data0[15] => out.DATAB
data1[0] => out.DATAA
data1[1] => out.DATAA
data1[2] => out.DATAA
data1[3] => out.DATAA
data1[4] => out.DATAA
data1[5] => out.DATAA
data1[6] => out.DATAA
data1[7] => out.DATAA
data1[8] => out.DATAA
data1[9] => out.DATAA
data1[10] => out.DATAA
data1[11] => out.DATAA
data1[12] => out.DATAA
data1[13] => out.DATAA
data1[14] => out.DATAA
data1[15] => out.DATAA
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|BR:inst11
p3 => data_to_ALU[0]~reg0.ENA
p3 => data_to_ALU[15]~reg0.ENA
p3 => data_to_ALU[14]~reg0.ENA
p3 => data_to_ALU[13]~reg0.ENA
p3 => data_to_ALU[12]~reg0.ENA
p3 => data_to_ALU[11]~reg0.ENA
p3 => data_to_ALU[10]~reg0.ENA
p3 => data_to_ALU[9]~reg0.ENA
p3 => data_to_ALU[8]~reg0.ENA
p3 => data_to_ALU[7]~reg0.ENA
p3 => data_to_ALU[6]~reg0.ENA
p3 => data_to_ALU[5]~reg0.ENA
p3 => data_to_ALU[4]~reg0.ENA
p3 => data_to_ALU[3]~reg0.ENA
p3 => data_to_ALU[2]~reg0.ENA
p3 => data_to_ALU[1]~reg0.ENA
reset => data_to_ALU[0]~reg0.ACLR
reset => data_to_ALU[1]~reg0.ACLR
reset => data_to_ALU[2]~reg0.ACLR
reset => data_to_ALU[3]~reg0.ACLR
reset => data_to_ALU[4]~reg0.ACLR
reset => data_to_ALU[5]~reg0.ACLR
reset => data_to_ALU[6]~reg0.ACLR
reset => data_to_ALU[7]~reg0.ACLR
reset => data_to_ALU[8]~reg0.ACLR
reset => data_to_ALU[9]~reg0.ACLR
reset => data_to_ALU[10]~reg0.ACLR
reset => data_to_ALU[11]~reg0.ACLR
reset => data_to_ALU[12]~reg0.ACLR
reset => data_to_ALU[13]~reg0.ACLR
reset => data_to_ALU[14]~reg0.ACLR
reset => data_to_ALU[15]~reg0.ACLR
clock => data_to_ALU[0]~reg0.CLK
clock => data_to_ALU[1]~reg0.CLK
clock => data_to_ALU[2]~reg0.CLK
clock => data_to_ALU[3]~reg0.CLK
clock => data_to_ALU[4]~reg0.CLK
clock => data_to_ALU[5]~reg0.CLK
clock => data_to_ALU[6]~reg0.CLK
clock => data_to_ALU[7]~reg0.CLK
clock => data_to_ALU[8]~reg0.CLK
clock => data_to_ALU[9]~reg0.CLK
clock => data_to_ALU[10]~reg0.CLK
clock => data_to_ALU[11]~reg0.CLK
clock => data_to_ALU[12]~reg0.CLK
clock => data_to_ALU[13]~reg0.CLK
clock => data_to_ALU[14]~reg0.CLK
clock => data_to_ALU[15]~reg0.CLK
data_from_regfile[0] => data_to_ALU[0]~reg0.DATAIN
data_from_regfile[1] => data_to_ALU[1]~reg0.DATAIN
data_from_regfile[2] => data_to_ALU[2]~reg0.DATAIN
data_from_regfile[3] => data_to_ALU[3]~reg0.DATAIN
data_from_regfile[4] => data_to_ALU[4]~reg0.DATAIN
data_from_regfile[5] => data_to_ALU[5]~reg0.DATAIN
data_from_regfile[6] => data_to_ALU[6]~reg0.DATAIN
data_from_regfile[7] => data_to_ALU[7]~reg0.DATAIN
data_from_regfile[8] => data_to_ALU[8]~reg0.DATAIN
data_from_regfile[9] => data_to_ALU[9]~reg0.DATAIN
data_from_regfile[10] => data_to_ALU[10]~reg0.DATAIN
data_from_regfile[11] => data_to_ALU[11]~reg0.DATAIN
data_from_regfile[12] => data_to_ALU[12]~reg0.DATAIN
data_from_regfile[13] => data_to_ALU[13]~reg0.DATAIN
data_from_regfile[14] => data_to_ALU[14]~reg0.DATAIN
data_from_regfile[15] => data_to_ALU[15]~reg0.DATAIN
data_to_ALU[0] <= data_to_ALU[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_ALU[1] <= data_to_ALU[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_ALU[2] <= data_to_ALU[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_ALU[3] <= data_to_ALU[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_ALU[4] <= data_to_ALU[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_ALU[5] <= data_to_ALU[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_ALU[6] <= data_to_ALU[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_ALU[7] <= data_to_ALU[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_ALU[8] <= data_to_ALU[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_ALU[9] <= data_to_ALU[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_ALU[10] <= data_to_ALU[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_ALU[11] <= data_to_ALU[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_ALU[12] <= data_to_ALU[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_ALU[13] <= data_to_ALU[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_ALU[14] <= data_to_ALU[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_ALU[15] <= data_to_ALU[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|data_selecter:inst12
data0[0] => out.DATAB
data0[1] => out.DATAB
data0[2] => out.DATAB
data0[3] => out.DATAB
data0[4] => out.DATAB
data0[5] => out.DATAB
data0[6] => out.DATAB
data0[7] => out.DATAB
data0[8] => out.DATAB
data0[9] => out.DATAB
data0[10] => out.DATAB
data0[11] => out.DATAB
data0[12] => out.DATAB
data0[13] => out.DATAB
data0[14] => out.DATAB
data0[15] => out.DATAB
data1[0] => out.DATAA
data1[1] => out.DATAA
data1[2] => out.DATAA
data1[3] => out.DATAA
data1[4] => out.DATAA
data1[5] => out.DATAA
data1[6] => out.DATAA
data1[7] => out.DATAA
data1[8] => out.DATAA
data1[9] => out.DATAA
data1[10] => out.DATAA
data1[11] => out.DATAA
data1[12] => out.DATAA
data1[13] => out.DATAA
data1[14] => out.DATAA
data1[15] => out.DATAA
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
order => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|eight_to_sixteen:inst14
dFront[0] => sixteen[4].DATAIN
dFront[1] => sixteen[5].DATAIN
dFront[2] => sixteen[6].DATAIN
dFront[3] => sixteen[7].DATAIN
dFront[3] => sixteen[15].DATAIN
dFront[3] => sixteen[14].DATAIN
dFront[3] => sixteen[13].DATAIN
dFront[3] => sixteen[12].DATAIN
dFront[3] => sixteen[11].DATAIN
dFront[3] => sixteen[10].DATAIN
dFront[3] => sixteen[9].DATAIN
dFront[3] => sixteen[8].DATAIN
dBack[0] => sixteen[0].DATAIN
dBack[1] => sixteen[1].DATAIN
dBack[2] => sixteen[2].DATAIN
dBack[3] => sixteen[3].DATAIN
sixteen[0] <= dBack[0].DB_MAX_OUTPUT_PORT_TYPE
sixteen[1] <= dBack[1].DB_MAX_OUTPUT_PORT_TYPE
sixteen[2] <= dBack[2].DB_MAX_OUTPUT_PORT_TYPE
sixteen[3] <= dBack[3].DB_MAX_OUTPUT_PORT_TYPE
sixteen[4] <= dFront[0].DB_MAX_OUTPUT_PORT_TYPE
sixteen[5] <= dFront[1].DB_MAX_OUTPUT_PORT_TYPE
sixteen[6] <= dFront[2].DB_MAX_OUTPUT_PORT_TYPE
sixteen[7] <= dFront[3].DB_MAX_OUTPUT_PORT_TYPE
sixteen[8] <= dFront[3].DB_MAX_OUTPUT_PORT_TYPE
sixteen[9] <= dFront[3].DB_MAX_OUTPUT_PORT_TYPE
sixteen[10] <= dFront[3].DB_MAX_OUTPUT_PORT_TYPE
sixteen[11] <= dFront[3].DB_MAX_OUTPUT_PORT_TYPE
sixteen[12] <= dFront[3].DB_MAX_OUTPUT_PORT_TYPE
sixteen[13] <= dFront[3].DB_MAX_OUTPUT_PORT_TYPE
sixteen[14] <= dFront[3].DB_MAX_OUTPUT_PORT_TYPE
sixteen[15] <= dFront[3].DB_MAX_OUTPUT_PORT_TYPE


|processor|phase_counter:inst2
clock => phase[0]~reg0.CLK
clock => phase[1]~reg0.CLK
clock => phase[2]~reg0.CLK
reset => phase[0]~reg0.ACLR
reset => phase[1]~reg0.ACLR
reset => phase[2]~reg0.ACLR
phase[0] <= phase[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase[1] <= phase[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase[2] <= phase[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


