
![Screenshot from 2024-03-08 19-34-50](https://github.com/zakirhussaingit/vlsiriscv/assets/159747370/0dc5868e-be5d-49d2-922d-d91965716fdf)
<br>Fig. 1 All Instructions are harddcoded and through MEM[NPC] they been sent to IF_ID_IR Register, then PC is incremented  IF_ID_NPC <=NPC+32'd1<br>
<br>
![Screenshot from 2024-03-08 19-43-07](https://github.com/zakirhussaingit/vlsiriscv/assets/159747370/fcaf7983-c110-4b57-a3cf-e9b90a16e0f9)
<br> Fig. 2a This is instruction decode stage<br>
<br>
![Screenshot from 2024-03-08 19-52-57](https://github.com/zakirhussaingit/vlsiriscv/assets/159747370/a7d6025f-b7e9-4735-b676-546690600233)
<br> Fig. 2b Here we can see General Registers, Instruction Memory and Data memory<br>
<br>
![Screenshot from 2024-03-08 20-06-33](https://github.com/zakirhussaingit/vlsiriscv/assets/159747370/bdd6ad7a-e8be-4a19-a6ee-142948e86485)
<br> Fig. 3 After git clone the given RV32 Github repository<br>
<br>
![Screenshot from 2024-03-08 20-08-40](https://github.com/zakirhussaingit/vlsiriscv/assets/159747370/586db636-263b-4cf6-8e9a-e0ce1415bdc1)
<br> Fig. 4 To compile verilog files using iverilog simulator<br>
<br>





