open_project knn_syn

set_top md_kernel

open_solution solution
cosim_design -rtl verilog -trace_level all

exit
