// Seed: 2363297369
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_5 = id_9;
  parameter id_12 = {-1, -1};
  wor id_13 = -1;
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    output wand id_2,
    input supply0 id_3,
    input wor id_4,
    input wire id_5,
    output wand id_6,
    input wand id_7
);
  integer id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
  generate
    if (1) assign id_2 = -1;
  endgenerate
endmodule
