

================================================================
== Vitis HLS Report for 'aes256_encrypt_ecb_Pipeline_addkey'
================================================================
* Date:           Fri Apr  4 01:45:06 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.777 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       19|       19|  95.000 ns|  95.000 ns|   19|   19|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- addkey  |       17|       17|         2|          1|          1|    16|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     2202|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|       16|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       16|     2238|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+------+------------+------------+
    |    Variable Name    | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+------+------------+------------+
    |add_ln71_fu_80_p2    |         +|   0|  0|    12|           4|           2|
    |icmp_ln71_fu_86_p2   |      icmp|   0|  0|     9|           4|           1|
    |lshr_ln71_fu_108_p2  |      lshr|   0|  0|  2171|         768|         768|
    |ap_enable_pp0        |       xor|   0|  0|     2|           1|           2|
    |buf_r_d0             |       xor|   0|  0|     8|           8|           8|
    +---------------------+----------+----+---+------+------------+------------+
    |Total                |          |   0|  0|  2202|         785|         781|
    +---------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_10             |   9|          2|    4|          8|
    |i_fu_40                           |   9|          2|    4|          8|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  36|          8|   10|         20|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |buf_r_addr_reg_141                |  4|   0|    4|          0|
    |i_10_reg_136                      |  4|   0|    4|          0|
    |i_fu_40                           |  4|   0|    4|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 16|   0|   16|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+----------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  aes256_encrypt_ecb_Pipeline_addkey|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  aes256_encrypt_ecb_Pipeline_addkey|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  aes256_encrypt_ecb_Pipeline_addkey|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  aes256_encrypt_ecb_Pipeline_addkey|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  aes256_encrypt_ecb_Pipeline_addkey|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  aes256_encrypt_ecb_Pipeline_addkey|  return value|
|ctx_ret         |   in|  768|     ap_none|                             ctx_ret|        scalar|
|buf_r_address0  |  out|    4|   ap_memory|                               buf_r|         array|
|buf_r_ce0       |  out|    1|   ap_memory|                               buf_r|         array|
|buf_r_we0       |  out|    1|   ap_memory|                               buf_r|         array|
|buf_r_d0        |  out|    8|   ap_memory|                               buf_r|         array|
|buf_r_address1  |  out|    4|   ap_memory|                               buf_r|         array|
|buf_r_ce1       |  out|    1|   ap_memory|                               buf_r|         array|
|buf_r_q1        |   in|    8|   ap_memory|                               buf_r|         array|
+----------------+-----+-----+------------+------------------------------------+--------------+

