cocci_test_suite() {
	struct platform_device *cocci_id/* drivers/clk/hisilicon/reset.c 90 */;
	const struct reset_control_ops cocci_id/* drivers/clk/hisilicon/reset.c 85 */;
	u8 cocci_id/* drivers/clk/hisilicon/reset.c 49 */;
	u32 cocci_id/* drivers/clk/hisilicon/reset.c 48 */;
	struct hisi_reset_controller *cocci_id/* drivers/clk/hisilicon/reset.c 46 */;
	unsigned long cocci_id/* drivers/clk/hisilicon/reset.c 44 */;
	struct reset_controller_dev *cocci_id/* drivers/clk/hisilicon/reset.c 43 */;
	int cocci_id/* drivers/clk/hisilicon/reset.c 43 */;
	const struct of_phandle_args *cocci_id/* drivers/clk/hisilicon/reset.c 31 */;
	struct hisi_reset_controller cocci_id/* drivers/clk/hisilicon/reset.c 28 */;
	struct hisi_reset_controller {
		spinlock_t lock;
		void __iomem *membase;
		struct reset_controller_dev rcdev;
	} cocci_id/* drivers/clk/hisilicon/reset.c 20 */;
	void cocci_id/* drivers/clk/hisilicon/reset.c 114 */;
}
