{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1561825654273 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561825654273 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 29 13:27:34 2019 " "Processing started: Sat Jun 29 13:27:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561825654273 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1561825654273 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MEU_DISPLAY -c MEU_DISPLAY " "Command: quartus_map --read_settings_files=on --write_settings_files=off MEU_DISPLAY -c MEU_DISPLAY" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1561825654273 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1561825655623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "un_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file un_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 un_ctrl-a_un_ctrl " "Found design unit 1: un_ctrl-a_un_ctrl" {  } { { "un_ctrl.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/un_ctrl.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561825656609 ""} { "Info" "ISGN_ENTITY_NAME" "1 un_ctrl " "Found entity 1: un_ctrl" {  } { { "un_ctrl.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/un_ctrl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561825656609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561825656609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-a_ula " "Found design unit 1: ula-a_ula" {  } { { "ula.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/ula.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561825656612 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561825656612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561825656612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uctrl_regbk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uctrl_regbk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uctrl_regbk-a_uctrl_regbk " "Found design unit 1: uctrl_regbk-a_uctrl_regbk" {  } { { "uctrl_regbk.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/uctrl_regbk.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561825656616 ""} { "Info" "ISGN_ENTITY_NAME" "1 uctrl_regbk " "Found entity 1: uctrl_regbk" {  } { { "uctrl_regbk.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/uctrl_regbk.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561825656616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561825656616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-a_rom " "Found design unit 1: rom-a_rom" {  } { { "rom.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/rom.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561825656619 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/rom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561825656619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561825656619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regbk_ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regbk_ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regbk_ula-a_regbk_ula " "Found design unit 1: regbk_ula-a_regbk_ula" {  } { { "regbk_ula.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/regbk_ula.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561825656622 ""} { "Info" "ISGN_ENTITY_NAME" "1 regbk_ula " "Found entity 1: regbk_ula" {  } { { "regbk_ula.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/regbk_ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561825656622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561825656622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg16b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16b-a_reg16b " "Found design unit 1: reg16b-a_reg16b" {  } { { "reg16b.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/reg16b.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561825656624 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16b " "Found entity 1: reg16b" {  } { { "reg16b.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/reg16b.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561825656624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561825656624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_bank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_bank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_bank-a_reg_bank " "Found design unit 1: reg_bank-a_reg_bank" {  } { { "reg_bank.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/reg_bank.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561825656627 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_bank " "Found entity 1: reg_bank" {  } { { "reg_bank.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/reg_bank.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561825656627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561825656627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-a_ram " "Found design unit 1: ram-a_ram" {  } { { "ram.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/ram.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561825656630 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561825656630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561825656630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prog_count.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prog_count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prog_count-a_prog_count " "Found design unit 1: prog_count-a_prog_count" {  } { { "prog_count.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/prog_count.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561825656633 ""} { "Info" "ISGN_ENTITY_NAME" "1 prog_count " "Found entity 1: prog_count" {  } { { "prog_count.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/prog_count.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561825656633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561825656633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mikrop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mikrop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MikroP-LogicFunction " "Found design unit 1: MikroP-LogicFunction" {  } { { "MikroP.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/MikroP.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561825656639 ""} { "Info" "ISGN_ENTITY_NAME" "1 MikroP " "Found entity 1: MikroP" {  } { { "MikroP.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/MikroP.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561825656639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561825656639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maq_est.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maq_est.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maq_est-a_maq_est " "Found design unit 1: maq_est-a_maq_est" {  } { { "maq_est.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/maq_est.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561825656642 ""} { "Info" "ISGN_ENTITY_NAME" "1 maq_est " "Found entity 1: maq_est" {  } { { "maq_est.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/maq_est.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561825656642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561825656642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_7seg-Behavior " "Found design unit 1: char_7seg-Behavior" {  } { { "Hex.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/Hex.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561825656644 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_7seg " "Found entity 1: char_7seg" {  } { { "Hex.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/Hex.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561825656644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561825656644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file disp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 disp-a_disp " "Found design unit 1: disp-a_disp" {  } { { "disp.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/disp.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561825656647 ""} { "Info" "ISGN_ENTITY_NAME" "1 disp " "Found entity 1: disp" {  } { { "disp.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/disp.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561825656647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561825656647 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MikroP " "Elaborating entity \"MikroP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1561825656746 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "estado MikroP.vhd(62) " "Verilog HDL or VHDL warning at MikroP.vhd(62): object \"estado\" assigned a value but never read" {  } { { "MikroP.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/MikroP.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1561825656754 "|MikroP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flags MikroP.vhd(63) " "Verilog HDL or VHDL warning at MikroP.vhd(63): object \"flags\" assigned a value but never read" {  } { { "MikroP.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/MikroP.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1561825656754 "|MikroP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_en_flags MikroP.vhd(63) " "Verilog HDL or VHDL warning at MikroP.vhd(63): object \"wr_en_flags\" assigned a value but never read" {  } { { "MikroP.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/MikroP.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1561825656754 "|MikroP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "end_mem MikroP.vhd(64) " "Verilog HDL or VHDL warning at MikroP.vhd(64): object \"end_mem\" assigned a value but never read" {  } { { "MikroP.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/MikroP.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1561825656754 "|MikroP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instr MikroP.vhd(65) " "Verilog HDL or VHDL warning at MikroP.vhd(65): object \"instr\" assigned a value but never read" {  } { { "MikroP.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/MikroP.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1561825656754 "|MikroP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_reg0 MikroP.vhd(66) " "Verilog HDL or VHDL warning at MikroP.vhd(66): object \"data_reg0\" assigned a value but never read" {  } { { "MikroP.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/MikroP.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1561825656754 "|MikroP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_reg1 MikroP.vhd(66) " "Verilog HDL or VHDL warning at MikroP.vhd(66): object \"data_reg1\" assigned a value but never read" {  } { { "MikroP.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/MikroP.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1561825656754 "|MikroP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saida_ula MikroP.vhd(66) " "Verilog HDL or VHDL warning at MikroP.vhd(66): object \"saida_ula\" assigned a value but never read" {  } { { "MikroP.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/MikroP.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1561825656754 "|MikroP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disp disp:disp_top " "Elaborating entity \"disp\" for hierarchy \"disp:disp_top\"" {  } { { "MikroP.vhd" "disp_top" { Text "F:/VHDL/csw30-microproc/src/FPGA/MikroP.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561825656756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_7seg disp:disp_top\|char_7seg:H0 " "Elaborating entity \"char_7seg\" for hierarchy \"disp:disp_top\|char_7seg:H0\"" {  } { { "disp.vhd" "H0" { Text "F:/VHDL/csw30-microproc/src/FPGA/disp.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561825656779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uctrl_regbk uctrl_regbk:ctrb " "Elaborating entity \"uctrl_regbk\" for hierarchy \"uctrl_regbk:ctrb\"" {  } { { "MikroP.vhd" "ctrb" { Text "F:/VHDL/csw30-microproc/src/FPGA/MikroP.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561825656790 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flags_s\[2\] uctrl_regbk.vhd(190) " "Inferred latch for \"flags_s\[2\]\" at uctrl_regbk.vhd(190)" {  } { { "uctrl_regbk.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/uctrl_regbk.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561825656800 "|MikroP|uctrl_regbk:ctrb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flags_s\[1\] uctrl_regbk.vhd(187) " "Inferred latch for \"flags_s\[1\]\" at uctrl_regbk.vhd(187)" {  } { { "uctrl_regbk.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/uctrl_regbk.vhd" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561825656800 "|MikroP|uctrl_regbk:ctrb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flags_s\[0\] uctrl_regbk.vhd(184) " "Inferred latch for \"flags_s\[0\]\" at uctrl_regbk.vhd(184)" {  } { { "uctrl_regbk.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/uctrl_regbk.vhd" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561825656800 "|MikroP|uctrl_regbk:ctrb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "un_ctrl uctrl_regbk:ctrb\|un_ctrl:ctrl " "Elaborating entity \"un_ctrl\" for hierarchy \"uctrl_regbk:ctrb\|un_ctrl:ctrl\"" {  } { { "uctrl_regbk.vhd" "ctrl" { Text "F:/VHDL/csw30-microproc/src/FPGA/uctrl_regbk.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561825656801 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jump_abs_en un_ctrl.vhd(49) " "Verilog HDL or VHDL warning at un_ctrl.vhd(49): object \"jump_abs_en\" assigned a value but never read" {  } { { "un_ctrl.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/un_ctrl.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1561825656817 "|MikroP|uctrl_regbk:ctrb|un_ctrl:ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prog_count uctrl_regbk:ctrb\|un_ctrl:ctrl\|prog_count:PC " "Elaborating entity \"prog_count\" for hierarchy \"uctrl_regbk:ctrb\|un_ctrl:ctrl\|prog_count:PC\"" {  } { { "un_ctrl.vhd" "PC" { Text "F:/VHDL/csw30-microproc/src/FPGA/un_ctrl.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561825656819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom uctrl_regbk:ctrb\|un_ctrl:ctrl\|rom:mem_rom " "Elaborating entity \"rom\" for hierarchy \"uctrl_regbk:ctrb\|un_ctrl:ctrl\|rom:mem_rom\"" {  } { { "un_ctrl.vhd" "mem_rom" { Text "F:/VHDL/csw30-microproc/src/FPGA/un_ctrl.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561825656827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maq_est uctrl_regbk:ctrb\|un_ctrl:ctrl\|maq_est:mq_est " "Elaborating entity \"maq_est\" for hierarchy \"uctrl_regbk:ctrb\|un_ctrl:ctrl\|maq_est:mq_est\"" {  } { { "un_ctrl.vhd" "mq_est" { Text "F:/VHDL/csw30-microproc/src/FPGA/un_ctrl.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561825656837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regbk_ula uctrl_regbk:ctrb\|regbk_ula:rg_ula " "Elaborating entity \"regbk_ula\" for hierarchy \"uctrl_regbk:ctrb\|regbk_ula:rg_ula\"" {  } { { "uctrl_regbk.vhd" "rg_ula" { Text "F:/VHDL/csw30-microproc/src/FPGA/uctrl_regbk.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561825656846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_bank uctrl_regbk:ctrb\|regbk_ula:rg_ula\|reg_bank:regb " "Elaborating entity \"reg_bank\" for hierarchy \"uctrl_regbk:ctrb\|regbk_ula:rg_ula\|reg_bank:regb\"" {  } { { "regbk_ula.vhd" "regb" { Text "F:/VHDL/csw30-microproc/src/FPGA/regbk_ula.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561825656855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16b uctrl_regbk:ctrb\|regbk_ula:rg_ula\|reg_bank:regb\|reg16b:reg0 " "Elaborating entity \"reg16b\" for hierarchy \"uctrl_regbk:ctrb\|regbk_ula:rg_ula\|reg_bank:regb\|reg16b:reg0\"" {  } { { "reg_bank.vhd" "reg0" { Text "F:/VHDL/csw30-microproc/src/FPGA/reg_bank.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561825656865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula uctrl_regbk:ctrb\|regbk_ula:rg_ula\|ula:ulab " "Elaborating entity \"ula\" for hierarchy \"uctrl_regbk:ctrb\|regbk_ula:rg_ula\|ula:ulab\"" {  } { { "regbk_ula.vhd" "ulab" { Text "F:/VHDL/csw30-microproc/src/FPGA/regbk_ula.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561825656895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram uctrl_regbk:ctrb\|regbk_ula:rg_ula\|ram:ramb " "Elaborating entity \"ram\" for hierarchy \"uctrl_regbk:ctrb\|regbk_ula:rg_ula\|ram:ramb\"" {  } { { "regbk_ula.vhd" "ramb" { Text "F:/VHDL/csw30-microproc/src/FPGA/regbk_ula.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561825656905 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "uctrl_regbk:ctrb\|un_ctrl:ctrl\|rom:mem_rom\|Mux17_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"uctrl_regbk:ctrb\|un_ctrl:ctrl\|rom:mem_rom\|Mux17_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1561825659440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 18 " "Parameter WIDTH_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1561825659440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1561825659440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1561825659440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1561825659440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1561825659440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE MEU_DISPLAY.MikroP0.rtl.mif " "Parameter INIT_FILE set to MEU_DISPLAY.MikroP0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1561825659440 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561825659440 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1561825659440 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uctrl_regbk:ctrb\|un_ctrl:ctrl\|rom:mem_rom\|altsyncram:Mux17_rtl_0 " "Elaborated megafunction instantiation \"uctrl_regbk:ctrb\|un_ctrl:ctrl\|rom:mem_rom\|altsyncram:Mux17_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561825659841 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uctrl_regbk:ctrb\|un_ctrl:ctrl\|rom:mem_rom\|altsyncram:Mux17_rtl_0 " "Instantiated megafunction \"uctrl_regbk:ctrb\|un_ctrl:ctrl\|rom:mem_rom\|altsyncram:Mux17_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561825659841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 18 " "Parameter \"WIDTH_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561825659841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561825659841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561825659841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561825659841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561825659841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE MEU_DISPLAY.MikroP0.rtl.mif " "Parameter \"INIT_FILE\" = \"MEU_DISPLAY.MikroP0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561825659841 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1561825659841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1rv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1rv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1rv " "Found entity 1: altsyncram_1rv" {  } { { "db/altsyncram_1rv.tdf" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/db/altsyncram_1rv.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561825659913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561825659913 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uctrl_regbk:ctrb\|flags_s\[1\] " "Latch uctrl_regbk:ctrb\|flags_s\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uctrl_regbk:ctrb\|un_ctrl:ctrl\|rom:mem_rom\|altsyncram:Mux17_rtl_0\|altsyncram_1rv:auto_generated\|ram_block1a16 " "Ports D and ENA on the latch are fed by the same signal uctrl_regbk:ctrb\|un_ctrl:ctrl\|rom:mem_rom\|altsyncram:Mux17_rtl_0\|altsyncram_1rv:auto_generated\|ram_block1a16" {  } { { "db/altsyncram_1rv.tdf" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/db/altsyncram_1rv.tdf" 354 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561825660571 ""}  } { { "uctrl_regbk.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/uctrl_regbk.vhd" 187 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561825660571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uctrl_regbk:ctrb\|flags_s\[0\] " "Latch uctrl_regbk:ctrb\|flags_s\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uctrl_regbk:ctrb\|un_ctrl:ctrl\|rom:mem_rom\|altsyncram:Mux17_rtl_0\|altsyncram_1rv:auto_generated\|ram_block1a16 " "Ports D and ENA on the latch are fed by the same signal uctrl_regbk:ctrb\|un_ctrl:ctrl\|rom:mem_rom\|altsyncram:Mux17_rtl_0\|altsyncram_1rv:auto_generated\|ram_block1a16" {  } { { "db/altsyncram_1rv.tdf" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/db/altsyncram_1rv.tdf" 354 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561825660571 ""}  } { { "uctrl_regbk.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/uctrl_regbk.vhd" 184 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561825660571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uctrl_regbk:ctrb\|flags_s\[2\] " "Latch uctrl_regbk:ctrb\|flags_s\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uctrl_regbk:ctrb\|un_ctrl:ctrl\|rom:mem_rom\|altsyncram:Mux17_rtl_0\|altsyncram_1rv:auto_generated\|ram_block1a16 " "Ports D and ENA on the latch are fed by the same signal uctrl_regbk:ctrb\|un_ctrl:ctrl\|rom:mem_rom\|altsyncram:Mux17_rtl_0\|altsyncram_1rv:auto_generated\|ram_block1a16" {  } { { "db/altsyncram_1rv.tdf" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/db/altsyncram_1rv.tdf" 354 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1561825660571 ""}  } { { "uctrl_regbk.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/uctrl_regbk.vhd" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1561825660571 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uctrl_regbk.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/uctrl_regbk.vhd" 79 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1561825660585 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1561825660585 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "MikroP.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/MikroP.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561825661804 "|MikroP|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "MikroP.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/MikroP.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561825661804 "|MikroP|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "MikroP.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/MikroP.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561825661804 "|MikroP|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "MikroP.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/MikroP.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561825661804 "|MikroP|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "MikroP.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/MikroP.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561825661804 "|MikroP|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "MikroP.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/MikroP.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561825661804 "|MikroP|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "MikroP.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/MikroP.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561825661804 "|MikroP|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "MikroP.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/MikroP.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561825661804 "|MikroP|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "MikroP.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/MikroP.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561825661804 "|MikroP|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "MikroP.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/MikroP.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561825661804 "|MikroP|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "MikroP.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/MikroP.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561825661804 "|MikroP|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "MikroP.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/MikroP.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561825661804 "|MikroP|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "MikroP.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/MikroP.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561825661804 "|MikroP|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "MikroP.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/MikroP.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561825661804 "|MikroP|HEX3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1561825661804 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1561825666179 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561825666179 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4172 " "Implemented 4172 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1561825667304 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1561825667304 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4116 " "Implemented 4116 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1561825667304 ""} { "Info" "ICUT_CUT_TM_RAMS" "18 " "Implemented 18 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1561825667304 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1561825667304 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4676 " "Peak virtual memory: 4676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561825667342 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 29 13:27:47 2019 " "Processing ended: Sat Jun 29 13:27:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561825667342 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561825667342 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561825667342 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1561825667342 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1561825670650 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561825670651 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 29 13:27:50 2019 " "Processing started: Sat Jun 29 13:27:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561825670651 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1561825670651 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MEU_DISPLAY -c MEU_DISPLAY " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MEU_DISPLAY -c MEU_DISPLAY" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1561825670651 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1561825671458 ""}
{ "Info" "0" "" "Project  = MEU_DISPLAY" {  } {  } 0 0 "Project  = MEU_DISPLAY" 0 0 "Fitter" 0 0 1561825671458 ""}
{ "Info" "0" "" "Revision = MEU_DISPLAY" {  } {  } 0 0 "Revision = MEU_DISPLAY" 0 0 "Fitter" 0 0 1561825671458 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1561825671798 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MEU_DISPLAY EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"MEU_DISPLAY\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1561825671824 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1561825671850 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1561825671850 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1561825672478 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1561825673248 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1561825673248 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1561825673248 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1561825673248 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VHDL/csw30-microproc/src/FPGA/" { { 0 { 0 ""} 0 4759 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1561825673255 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VHDL/csw30-microproc/src/FPGA/" { { 0 { 0 ""} 0 4760 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1561825673255 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VHDL/csw30-microproc/src/FPGA/" { { 0 { 0 ""} 0 4761 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1561825673255 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1561825673255 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1561825673269 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1561825673683 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MEU_DISPLAY.sdc " "Synopsys Design Constraints File file not found: 'MEU_DISPLAY.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1561825673687 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1561825673687 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1561825673726 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_H (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLK_H (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1561825673911 ""}  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { CLK_H } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_H" } } } } { "MikroP.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/MikroP.vhd" 15 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_H } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VHDL/csw30-microproc/src/FPGA/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561825673911 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "disp:disp_top\|clk_div  " "Automatically promoted node disp:disp_top\|clk_div " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1561825673912 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uctrl_regbk:ctrb\|un_ctrl:ctrl\|rom:mem_rom\|altsyncram:Mux17_rtl_0\|altsyncram_1rv:auto_generated\|ram_block1a16 " "Destination node uctrl_regbk:ctrb\|un_ctrl:ctrl\|rom:mem_rom\|altsyncram:Mux17_rtl_0\|altsyncram_1rv:auto_generated\|ram_block1a16" {  } { { "db/altsyncram_1rv.tdf" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/db/altsyncram_1rv.tdf" 354 2 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uctrl_regbk:ctrb|un_ctrl:ctrl|rom:mem_rom|altsyncram:Mux17_rtl_0|altsyncram_1rv:auto_generated|ram_block1a16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VHDL/csw30-microproc/src/FPGA/" { { 0 { 0 ""} 0 2543 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1561825673912 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uctrl_regbk:ctrb\|un_ctrl:ctrl\|rom:mem_rom\|altsyncram:Mux17_rtl_0\|altsyncram_1rv:auto_generated\|ram_block1a17 " "Destination node uctrl_regbk:ctrb\|un_ctrl:ctrl\|rom:mem_rom\|altsyncram:Mux17_rtl_0\|altsyncram_1rv:auto_generated\|ram_block1a17" {  } { { "db/altsyncram_1rv.tdf" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/db/altsyncram_1rv.tdf" 374 2 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uctrl_regbk:ctrb|un_ctrl:ctrl|rom:mem_rom|altsyncram:Mux17_rtl_0|altsyncram_1rv:auto_generated|ram_block1a17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VHDL/csw30-microproc/src/FPGA/" { { 0 { 0 ""} 0 2544 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1561825673912 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1561825673912 ""}  } { { "disp.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/disp.vhd" 27 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { disp:disp_top|clk_div } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VHDL/csw30-microproc/src/FPGA/" { { 0 { 0 ""} 0 2392 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561825673912 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uctrl_regbk:ctrb\|wr_en_flags\[0\]~0  " "Automatically promoted node uctrl_regbk:ctrb\|wr_en_flags\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1561825673912 ""}  } { { "uctrl_regbk.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/uctrl_regbk.vhd" 18 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uctrl_regbk:ctrb|wr_en_flags[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VHDL/csw30-microproc/src/FPGA/" { { 0 { 0 ""} 0 4505 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561825673912 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST (placed in PIN L22 (CLK4, LVDSCLK2p, Input)) " "Automatically promoted node RST (placed in PIN L22 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1561825673912 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uctrl_regbk:ctrb\|flags_s\[2\] " "Destination node uctrl_regbk:ctrb\|flags_s\[2\]" {  } { { "uctrl_regbk.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/uctrl_regbk.vhd" 190 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uctrl_regbk:ctrb|flags_s[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VHDL/csw30-microproc/src/FPGA/" { { 0 { 0 ""} 0 2347 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1561825673912 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uctrl_regbk:ctrb\|flags_s\[1\] " "Destination node uctrl_regbk:ctrb\|flags_s\[1\]" {  } { { "uctrl_regbk.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/uctrl_regbk.vhd" 187 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uctrl_regbk:ctrb|flags_s[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VHDL/csw30-microproc/src/FPGA/" { { 0 { 0 ""} 0 2346 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1561825673912 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uctrl_regbk:ctrb\|flags_s\[0\] " "Destination node uctrl_regbk:ctrb\|flags_s\[0\]" {  } { { "uctrl_regbk.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/uctrl_regbk.vhd" 184 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uctrl_regbk:ctrb|flags_s[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VHDL/csw30-microproc/src/FPGA/" { { 0 { 0 ""} 0 2348 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1561825673912 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1561825673912 ""}  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { RST } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RST" } } } } { "MikroP.vhd" "" { Text "F:/VHDL/csw30-microproc/src/FPGA/MikroP.vhd" 14 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/VHDL/csw30-microproc/src/FPGA/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561825673912 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1561825674289 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1561825674295 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1561825674295 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1561825674302 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1561825674311 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1561825674317 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1561825674317 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1561825674323 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1561825674360 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1561825674367 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1561825674367 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561825674419 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1561825675182 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561825676330 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1561825676351 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1561825681793 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561825681794 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1561825682263 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X12_Y0 X24_Y13 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13" {  } { { "loc" "" { Generic "F:/VHDL/csw30-microproc/src/FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13"} 12 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1561825687411 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1561825687411 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:14 " "Fitter routing operations ending: elapsed time is 00:00:14" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561825696630 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1561825696632 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1561825696632 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "4.36 " "Total time spent on timing analysis during the Fitter is 4.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1561825696875 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1561825696898 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "34 " "Found 34 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[4\] 0 " "Pin \"LED\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561825696991 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[5\] 0 " "Pin \"LED\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561825696991 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[6\] 0 " "Pin \"LED\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561825696991 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[7\] 0 " "Pin \"LED\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561825696991 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[8\] 0 " "Pin \"LED\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561825696991 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[9\] 0 " "Pin \"LED\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561825696991 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561825696991 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561825696991 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561825696991 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561825696991 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561825696991 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561825696991 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561825696991 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561825696991 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561825696991 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561825696991 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561825696991 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561825696991 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561825696991 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561825696991 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561825696991 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561825696991 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561825696991 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561825696991 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561825696991 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561825696991 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561825696991 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561825696991 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561825696991 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561825696991 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561825696991 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561825696991 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561825696991 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1561825696991 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1561825696991 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1561825697520 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1561825697731 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1561825698223 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561825698583 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1561825698642 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1561825698807 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/VHDL/csw30-microproc/src/FPGA/output_files/MEU_DISPLAY.fit.smsg " "Generated suppressed messages file F:/VHDL/csw30-microproc/src/FPGA/output_files/MEU_DISPLAY.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1561825699507 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5214 " "Peak virtual memory: 5214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561825700441 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 29 13:28:20 2019 " "Processing ended: Sat Jun 29 13:28:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561825700441 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561825700441 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561825700441 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1561825700441 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1561825702481 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561825702481 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 29 13:28:22 2019 " "Processing started: Sat Jun 29 13:28:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561825702481 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1561825702481 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MEU_DISPLAY -c MEU_DISPLAY " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MEU_DISPLAY -c MEU_DISPLAY" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1561825702481 ""}
{ "Warning" "WCPT_ASSEMBLER_DISABLED_IN_EVAL_MODE" "" "Can't generate programming files because you are currently using the Quartus II software in Evaluation Mode" {  } {  } 0 292011 "Can't generate programming files because you are currently using the Quartus II software in Evaluation Mode" 0 0 "Assembler" 0 -1 1561825702681 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4551 " "Peak virtual memory: 4551 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561825702834 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 29 13:28:22 2019 " "Processing ended: Sat Jun 29 13:28:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561825702834 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561825702834 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561825702834 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1561825702834 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1561825703458 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1561825704461 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561825704461 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 29 13:28:24 2019 " "Processing started: Sat Jun 29 13:28:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561825704461 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1561825704461 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MEU_DISPLAY -c MEU_DISPLAY " "Command: quartus_sta MEU_DISPLAY -c MEU_DISPLAY" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1561825704461 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1561825704569 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1561825704752 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1561825704791 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1561825704791 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1561825705040 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MEU_DISPLAY.sdc " "Synopsys Design Constraints File file not found: 'MEU_DISPLAY.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1561825705090 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1561825705090 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name disp:disp_top\|clk_div disp:disp_top\|clk_div " "create_clock -period 1.000 -name disp:disp_top\|clk_div disp:disp_top\|clk_div" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1561825705106 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_H CLK_H " "create_clock -period 1.000 -name CLK_H CLK_H" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1561825705106 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name uctrl_regbk:ctrb\|aux_wr_en2 uctrl_regbk:ctrb\|aux_wr_en2 " "create_clock -period 1.000 -name uctrl_regbk:ctrb\|aux_wr_en2 uctrl_regbk:ctrb\|aux_wr_en2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1561825705106 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name uctrl_regbk:ctrb\|un_ctrl:ctrl\|maq_est:mq_est\|est_atual uctrl_regbk:ctrb\|un_ctrl:ctrl\|maq_est:mq_est\|est_atual " "create_clock -period 1.000 -name uctrl_regbk:ctrb\|un_ctrl:ctrl\|maq_est:mq_est\|est_atual uctrl_regbk:ctrb\|un_ctrl:ctrl\|maq_est:mq_est\|est_atual" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1561825705106 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1561825705106 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1561825705127 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1561825705186 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1561825705237 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -23.155 " "Worst-case setup slack is -23.155" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561825705244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561825705244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.155       -65.015 uctrl_regbk:ctrb\|aux_wr_en2  " "  -23.155       -65.015 uctrl_regbk:ctrb\|aux_wr_en2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561825705244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.745    -28554.447 disp:disp_top\|clk_div  " "  -20.745    -28554.447 disp:disp_top\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561825705244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.322       -80.502 CLK_H  " "   -4.322       -80.502 CLK_H " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561825705244 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1561825705244 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.617 " "Worst-case hold slack is -3.617" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561825705270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561825705270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.617      -399.663 disp:disp_top\|clk_div  " "   -3.617      -399.663 disp:disp_top\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561825705270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.629         0.000 CLK_H  " "    0.629         0.000 CLK_H " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561825705270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.362         0.000 uctrl_regbk:ctrb\|aux_wr_en2  " "    4.362         0.000 uctrl_regbk:ctrb\|aux_wr_en2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561825705270 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1561825705270 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1561825705303 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1561825705309 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.814 " "Worst-case minimum pulse width slack is -1.814" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561825705315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561825705315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.814     -2700.088 disp:disp_top\|clk_div  " "   -1.814     -2700.088 disp:disp_top\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561825705315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631       -30.959 CLK_H  " "   -1.631       -30.959 CLK_H " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561825705315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611        -1.222 uctrl_regbk:ctrb\|un_ctrl:ctrl\|maq_est:mq_est\|est_atual  " "   -0.611        -1.222 uctrl_regbk:ctrb\|un_ctrl:ctrl\|maq_est:mq_est\|est_atual " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561825705315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 uctrl_regbk:ctrb\|aux_wr_en2  " "    0.500         0.000 uctrl_regbk:ctrb\|aux_wr_en2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561825705315 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1561825705315 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1561825705997 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1561825705999 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1561825706113 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.107 " "Worst-case setup slack is -9.107" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561825706121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561825706121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.107       -25.756 uctrl_regbk:ctrb\|aux_wr_en2  " "   -9.107       -25.756 uctrl_regbk:ctrb\|aux_wr_en2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561825706121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.851    -11206.880 disp:disp_top\|clk_div  " "   -7.851    -11206.880 disp:disp_top\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561825706121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.172       -16.543 CLK_H  " "   -1.172       -16.543 CLK_H " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561825706121 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1561825706121 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.976 " "Worst-case hold slack is -1.976" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561825706149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561825706149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.976     -1192.145 disp:disp_top\|clk_div  " "   -1.976     -1192.145 disp:disp_top\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561825706149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243         0.000 CLK_H  " "    0.243         0.000 CLK_H " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561825706149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.022         0.000 uctrl_regbk:ctrb\|aux_wr_en2  " "    2.022         0.000 uctrl_regbk:ctrb\|aux_wr_en2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561825706149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1561825706149 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1561825706158 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1561825706168 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.423 " "Worst-case minimum pulse width slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561825706177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561825706177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423     -2207.844 disp:disp_top\|clk_div  " "   -1.423     -2207.844 disp:disp_top\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561825706177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -25.380 CLK_H  " "   -1.380       -25.380 CLK_H " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561825706177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -1.000 uctrl_regbk:ctrb\|un_ctrl:ctrl\|maq_est:mq_est\|est_atual  " "   -0.500        -1.000 uctrl_regbk:ctrb\|un_ctrl:ctrl\|maq_est:mq_est\|est_atual " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561825706177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 uctrl_regbk:ctrb\|aux_wr_en2  " "    0.500         0.000 uctrl_regbk:ctrb\|aux_wr_en2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561825706177 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1561825706177 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1561825706613 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1561825706659 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1561825706660 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561825706910 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 29 13:28:26 2019 " "Processing ended: Sat Jun 29 13:28:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561825706910 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561825706910 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561825706910 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1561825706910 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1561825707983 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561825707983 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 29 13:28:27 2019 " "Processing started: Sat Jun 29 13:28:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561825707983 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1561825707983 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MEU_DISPLAY -c MEU_DISPLAY " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MEU_DISPLAY -c MEU_DISPLAY" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1561825707983 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "MEU_DISPLAY.vho\", \"MEU_DISPLAY_fast.vho MEU_DISPLAY_vhd.sdo MEU_DISPLAY_vhd_fast.sdo F:/VHDL/csw30-microproc/src/FPGA/simulation/modelsim/ simulation " "Generated files \"MEU_DISPLAY.vho\", \"MEU_DISPLAY_fast.vho\", \"MEU_DISPLAY_vhd.sdo\" and \"MEU_DISPLAY_vhd_fast.sdo\" in directory \"F:/VHDL/csw30-microproc/src/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1561825710983 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4574 " "Peak virtual memory: 4574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561825711072 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 29 13:28:31 2019 " "Processing ended: Sat Jun 29 13:28:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561825711072 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561825711072 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561825711072 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1561825711072 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1561825712456 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus II 64-Bit " "Running Quartus II 64-Bit Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561825712456 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 29 13:28:32 2019 " "Processing started: Sat Jun 29 13:28:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561825712456 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1561825712456 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/altera/13.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui MEU_DISPLAY MEU_DISPLAY " "Command: quartus_sh -t c:/altera/13.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui MEU_DISPLAY MEU_DISPLAY" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1561825712457 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui MEU_DISPLAY MEU_DISPLAY " "Quartus(args): --block_on_gui MEU_DISPLAY MEU_DISPLAY" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Quartus II" 0 -1 1561825712457 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Quartus II" 0 0 1561825712565 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Quartus II" 0 0 1561825712653 ""}
{ "Error" "0" "" "Error: Can't launch the ModelSim-Altera software -- the path to the location of the executables for the ModelSim-Altera software were not specified or the executables were not found at specified path." {  } {  } 0 0 "Error: Can't launch the ModelSim-Altera software -- the path to the location of the executables for the ModelSim-Altera software were not specified or the executables were not found at specified path." 0 0 "Quartus II" 0 0 1561825712673 ""}
{ "Error" "0" "" "Error: You can specify the path in the EDA Tool Options page of the Options dialog box or using the Tcl command set_user_option." {  } {  } 0 0 "Error: You can specify the path in the EDA Tool Options page of the Options dialog box or using the Tcl command set_user_option." 0 0 "Quartus II" 0 0 1561825712673 ""}
{ "Error" "0" "" "Can't launch the ModelSim-Altera software -- the path to the location of the executables for the ModelSim-Altera software were not specified or the executables were not found at specified path." {  } {  } 0 0 "Can't launch the ModelSim-Altera software -- the path to the location of the executables for the ModelSim-Altera software were not specified or the executables were not found at specified path." 0 0 "Quartus II" 0 0 1561825712674 ""}
{ "Error" "0" "" "Error: NativeLink simulation flow was NOT successful" {  } {  } 0 0 "Error: NativeLink simulation flow was NOT successful" 0 0 "Quartus II" 0 0 1561825712674 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file F:/VHDL/csw30-microproc/src/FPGA/MEU_DISPLAY_nativelink_simulation.rpt" {  } { { "F:/VHDL/csw30-microproc/src/FPGA/MEU_DISPLAY_nativelink_simulation.rpt" "0" { Text "F:/VHDL/csw30-microproc/src/FPGA/MEU_DISPLAY_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file F:/VHDL/csw30-microproc/src/FPGA/MEU_DISPLAY_nativelink_simulation.rpt" 0 0 "Quartus II" 0 0 1561825712674 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 1  39 s " "Quartus II Full Compilation was unsuccessful. 1 error, 39 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1561825713211 ""}
