Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: Main_ctrlr.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Main_ctrlr.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Main_ctrlr"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : Main_ctrlr
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/f3nr1r/Documents/Workspace/Xilinx/ELE680/ELE680_TOP/Main_ctrlr.vhd" into library work
Parsing entity <Main_ctrlr>.
Parsing architecture <Behavioral> of entity <main_ctrlr>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Main_ctrlr> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/f3nr1r/Documents/Workspace/Xilinx/ELE680/ELE680_TOP/Main_ctrlr.vhd" Line 168: Assignment to fdiv_s ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Main_ctrlr>.
    Related source file is "/home/f3nr1r/Documents/Workspace/Xilinx/ELE680/ELE680_TOP/Main_ctrlr.vhd".
    Found 3-bit register for signal <Sub_State>.
    Found 16-bit register for signal <temp_buf_2_bytes>.
    Found 4-bit register for signal <Top_State>.
    Found 1-bit register for signal <start_byte_read>.
    Found 1-bit register for signal <last_ft_rd_done_i>.
    Found 1-bit register for signal <ft_wr_en_o>.
    Found 8-bit register for signal <D_io_s>.
    Found 8-bit register for signal <nb_byte>.
    Found 1-bit register for signal <smp_rdy_o>.
    Found 14-bit register for signal <D_mem_o>.
    Found 15-bit register for signal <wr_addr_o>.
    Found 15-bit register for signal <max_rd_addr_o>.
    Found 1-bit register for signal <GEN_RUN_o>.
    Found 4-bit register for signal <att_o>.
    Found 14-bit register for signal <inc_rd_addr_o>.
    Found finite state machine <FSM_0> for signal <Sub_State>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 24                                             |
    | Inputs             | 11                                             |
    | Outputs            | 6                                              |
    | Clock              | CLK_i (rising_edge)                            |
    | Reset              | RST_i (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
INFO:Xst:1799 - State error is never reached in FSM <Top_State>.
    Found finite state machine <FSM_1> for signal <Top_State>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 43                                             |
    | Inputs             | 12                                             |
    | Outputs            | 7                                              |
    | Clock              | CLK_i (rising_edge)                            |
    | Reset              | RST_i (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle_top                                       |
    | Power Up State     | idle_top                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <D_io[7]_GND_5_o_add_40_OUT> created at line 184.
    Found 15-bit adder for signal <wr_addr_s[14]_GND_5_o_add_49_OUT> created at line 212.
    Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_49_OUT<7:0>> created at line 211.
    Found 1-bit tristate buffer for signal <D_io<7>> created at line 260
    Found 1-bit tristate buffer for signal <D_io<6>> created at line 260
    Found 1-bit tristate buffer for signal <D_io<5>> created at line 260
    Found 1-bit tristate buffer for signal <D_io<4>> created at line 260
    Found 1-bit tristate buffer for signal <D_io<3>> created at line 260
    Found 1-bit tristate buffer for signal <D_io<2>> created at line 260
    Found 1-bit tristate buffer for signal <D_io<1>> created at line 260
    Found 1-bit tristate buffer for signal <D_io<0>> created at line 260
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  99 D-type flip-flop(s).
	inferred  24 Multiplexer(s).
	inferred   8 Tristate(s).
	inferred   2 Finite State Machine(s).
Unit <Main_ctrlr> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 15-bit adder                                          : 1
 8-bit addsub                                          : 1
# Registers                                            : 13
 1-bit register                                        : 5
 14-bit register                                       : 2
 15-bit register                                       : 2
 16-bit register                                       : 1
 4-bit register                                        : 1
 8-bit register                                        : 2
# Multiplexers                                         : 24
 1-bit 2-to-1 multiplexer                              : 16
 15-bit 2-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 5
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8
# FSMs                                                 : 2

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <temp_buf_2_bytes_15> of sequential type is unconnected in block <Main_ctrlr>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 15-bit adder                                          : 1
 8-bit addsub                                          : 1
# Registers                                            : 98
 Flip-Flops                                            : 98
# Multiplexers                                         : 44
 1-bit 2-to-1 multiplexer                              : 38
 15-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <Top_State[1:4]> with user encoding.
------------------------------
 State            | Encoding
------------------------------
 idle_top         | 0000
 start            | 0001
 read_start       | 0010
 read_conf        | 0011
 wr_addr_top      | 0100
 data_load_top    | 0101
 max_rd_addr_top  | 0110
 gen_stop_top     | 0111
 gen_start_top    | 1000
 sig_att_top      | 1001
 jump_rd_addr_top | 1010
 f_div_top        | 1011
 error            | unreached
------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <Sub_State[1:3]> with user encoding.
-------------------------
 State       | Encoding
-------------------------
 idle        | 000
 read_qty    | 001
 read_byte1  | 010
 read_byte2  | 011
 wr_confirm  | 100
 mem_write   | 101
 inc_wr_addr | 110
 error       | 111
-------------------------

Optimizing unit <Main_ctrlr> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Main_ctrlr, actual ratio is 3.
FlipFlop Sub_State_FSM_FFd1 has been replicated 2 time(s)
FlipFlop Sub_State_FSM_FFd2 has been replicated 2 time(s)
FlipFlop Sub_State_FSM_FFd3 has been replicated 2 time(s)
FlipFlop Top_State_FSM_FFd2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 112
 Flip-Flops                                            : 112

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Main_ctrlr.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 183
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 14
#      LUT2                        : 3
#      LUT3                        : 38
#      LUT4                        : 8
#      LUT5                        : 31
#      LUT6                        : 48
#      MUXCY                       : 14
#      MUXF7                       : 6
#      VCC                         : 1
#      XORCY                       : 15
# FlipFlops/Latches                : 112
#      FD                          : 5
#      FDC                         : 14
#      FDCE                        : 15
#      FDE                         : 78
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 77
#      IBUF                        : 4
#      IOBUF                       : 8
#      OBUF                        : 65

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:             112  out of  11440     0%  
 Number of Slice LUTs:                  146  out of   5720     2%  
    Number used as Logic:               146  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    177
   Number with an unused Flip Flop:      65  out of    177    36%  
   Number with an unused LUT:            31  out of    177    17%  
   Number of fully used LUT-FF pairs:    81  out of    177    45%  
   Number of unique control sets:        11

IO Utilization: 
 Number of IOs:                          79
 Number of bonded IOBs:                  78  out of    102    76%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK_i                              | BUFGP                  | 112   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.597ns (Maximum Frequency: 217.531MHz)
   Minimum input arrival time before clock: 4.761ns
   Maximum output required time after clock: 5.590ns
   Maximum combinational path delay: 5.883ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_i'
  Clock period: 4.597ns (frequency: 217.531MHz)
  Total number of paths / destination ports: 1239 / 205
-------------------------------------------------------------------------
Delay:               4.597ns (Levels of Logic = 3)
  Source:            Top_State_FSM_FFd3 (FF)
  Destination:       wr_addr_s_0 (FF)
  Source Clock:      CLK_i rising
  Destination Clock: CLK_i rising

  Data Path: Top_State_FSM_FFd3 to wr_addr_s_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             17   0.447   1.132  Top_State_FSM_FFd3 (Top_State_FSM_FFd3)
     LUT3:I1->O           17   0.203   1.028  _n0531_inv21 (_n0531_inv2)
     LUT5:I4->O           13   0.205   1.277  _n0531_inv1_rstpot (_n0531_inv1_rstpot)
     LUT5:I0->O            1   0.203   0.000  wr_addr_s_0_dpot (wr_addr_s_0_dpot)
     FDE:D                     0.102          wr_addr_s_0
    ----------------------------------------
    Total                      4.597ns (1.160ns logic, 3.437ns route)
                                       (25.2% logic, 74.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_i'
  Total number of paths / destination ports: 280 / 157
-------------------------------------------------------------------------
Offset:              4.761ns (Levels of Logic = 4)
  Source:            ft_rd_done_i (PAD)
  Destination:       Top_State_FSM_FFd4 (FF)
  Destination Clock: CLK_i rising

  Data Path: ft_rd_done_i to Top_State_FSM_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            25   1.222   1.297  ft_rd_done_i_IBUF (ft_rd_done_i_IBUF)
     LUT6:I4->O            2   0.203   0.845  Top_State_FSM_FFd3-In211 (Top_State_FSM_FFd3-In21)
     LUT6:I3->O            1   0.205   0.684  Top_State_FSM_FFd4-In5_SW0 (N65)
     LUT6:I4->O            1   0.203   0.000  Top_State_FSM_FFd4-In5 (Top_State_FSM_FFd4-In)
     FDC:D                     0.102          Top_State_FSM_FFd4
    ----------------------------------------
    Total                      4.761ns (1.935ns logic, 2.826ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_i'
  Total number of paths / destination ports: 97 / 73
-------------------------------------------------------------------------
Offset:              5.590ns (Levels of Logic = 2)
  Source:            Sub_State_FSM_FFd3 (FF)
  Destination:       D_io<7> (PAD)
  Source Clock:      CLK_i rising

  Data Path: Sub_State_FSM_FFd3 to D_io<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             34   0.447   1.568  Sub_State_FSM_FFd3 (Sub_State_FSM_FFd3)
     LUT4:I0->O            8   0.203   0.802  PWR_5_o_RST_i_AND_16_o_inv1 (PWR_5_o_RST_i_AND_16_o_inv)
     IOBUF:T->IO               2.571          D_io_7_IOBUF (D_io<7>)
    ----------------------------------------
    Total                      5.590ns (3.221ns logic, 2.369ns route)
                                       (57.6% logic, 42.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               5.883ns (Levels of Logic = 3)
  Source:            RST_i (PAD)
  Destination:       D_io<7> (PAD)

  Data Path: RST_i to D_io<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   1.222   1.086  RST_i_IBUF (RST_i_IBUF)
     LUT4:I2->O            8   0.203   0.802  PWR_5_o_RST_i_AND_16_o_inv1 (PWR_5_o_RST_i_AND_16_o_inv)
     IOBUF:T->IO               2.571          D_io_7_IOBUF (D_io<7>)
    ----------------------------------------
    Total                      5.883ns (3.996ns logic, 1.887ns route)
                                       (67.9% logic, 32.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_i          |    4.597|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.04 secs
 
--> 


Total memory usage is 389324 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    2 (   0 filtered)

