.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* ISR */
.set ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ISR__INTC_MASK, 0x08
.set ISR__INTC_NUMBER, 3
.set ISR__INTC_PRIOR_NUM, 7
.set ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* LCD_LCDPort */
.set LCD_LCDPort__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set LCD_LCDPort__0__MASK, 0x01
.set LCD_LCDPort__0__PC, CYREG_PRT2_PC0
.set LCD_LCDPort__0__PORT, 2
.set LCD_LCDPort__0__SHIFT, 0
.set LCD_LCDPort__1__INTTYPE, CYREG_PICU2_INTTYPE1
.set LCD_LCDPort__1__MASK, 0x02
.set LCD_LCDPort__1__PC, CYREG_PRT2_PC1
.set LCD_LCDPort__1__PORT, 2
.set LCD_LCDPort__1__SHIFT, 1
.set LCD_LCDPort__2__INTTYPE, CYREG_PICU2_INTTYPE2
.set LCD_LCDPort__2__MASK, 0x04
.set LCD_LCDPort__2__PC, CYREG_PRT2_PC2
.set LCD_LCDPort__2__PORT, 2
.set LCD_LCDPort__2__SHIFT, 2
.set LCD_LCDPort__3__INTTYPE, CYREG_PICU2_INTTYPE3
.set LCD_LCDPort__3__MASK, 0x08
.set LCD_LCDPort__3__PC, CYREG_PRT2_PC3
.set LCD_LCDPort__3__PORT, 2
.set LCD_LCDPort__3__SHIFT, 3
.set LCD_LCDPort__4__INTTYPE, CYREG_PICU2_INTTYPE4
.set LCD_LCDPort__4__MASK, 0x10
.set LCD_LCDPort__4__PC, CYREG_PRT2_PC4
.set LCD_LCDPort__4__PORT, 2
.set LCD_LCDPort__4__SHIFT, 4
.set LCD_LCDPort__5__INTTYPE, CYREG_PICU2_INTTYPE5
.set LCD_LCDPort__5__MASK, 0x20
.set LCD_LCDPort__5__PC, CYREG_PRT2_PC5
.set LCD_LCDPort__5__PORT, 2
.set LCD_LCDPort__5__SHIFT, 5
.set LCD_LCDPort__6__INTTYPE, CYREG_PICU2_INTTYPE6
.set LCD_LCDPort__6__MASK, 0x40
.set LCD_LCDPort__6__PC, CYREG_PRT2_PC6
.set LCD_LCDPort__6__PORT, 2
.set LCD_LCDPort__6__SHIFT, 6
.set LCD_LCDPort__AG, CYREG_PRT2_AG
.set LCD_LCDPort__AMUX, CYREG_PRT2_AMUX
.set LCD_LCDPort__BIE, CYREG_PRT2_BIE
.set LCD_LCDPort__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LCD_LCDPort__BYP, CYREG_PRT2_BYP
.set LCD_LCDPort__CTL, CYREG_PRT2_CTL
.set LCD_LCDPort__DM0, CYREG_PRT2_DM0
.set LCD_LCDPort__DM1, CYREG_PRT2_DM1
.set LCD_LCDPort__DM2, CYREG_PRT2_DM2
.set LCD_LCDPort__DR, CYREG_PRT2_DR
.set LCD_LCDPort__INP_DIS, CYREG_PRT2_INP_DIS
.set LCD_LCDPort__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LCD_LCDPort__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LCD_LCDPort__LCD_EN, CYREG_PRT2_LCD_EN
.set LCD_LCDPort__MASK, 0x7F
.set LCD_LCDPort__PORT, 2
.set LCD_LCDPort__PRT, CYREG_PRT2_PRT
.set LCD_LCDPort__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LCD_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LCD_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LCD_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LCD_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LCD_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LCD_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LCD_LCDPort__PS, CYREG_PRT2_PS
.set LCD_LCDPort__SHIFT, 0
.set LCD_LCDPort__SLW, CYREG_PRT2_SLW

/* LED_1 */
.set LED_1__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set LED_1__0__MASK, 0x01
.set LED_1__0__PC, CYREG_PRT0_PC0
.set LED_1__0__PORT, 0
.set LED_1__0__SHIFT, 0
.set LED_1__AG, CYREG_PRT0_AG
.set LED_1__AMUX, CYREG_PRT0_AMUX
.set LED_1__BIE, CYREG_PRT0_BIE
.set LED_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set LED_1__BYP, CYREG_PRT0_BYP
.set LED_1__CTL, CYREG_PRT0_CTL
.set LED_1__DM0, CYREG_PRT0_DM0
.set LED_1__DM1, CYREG_PRT0_DM1
.set LED_1__DM2, CYREG_PRT0_DM2
.set LED_1__DR, CYREG_PRT0_DR
.set LED_1__INP_DIS, CYREG_PRT0_INP_DIS
.set LED_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set LED_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set LED_1__LCD_EN, CYREG_PRT0_LCD_EN
.set LED_1__MASK, 0x01
.set LED_1__PORT, 0
.set LED_1__PRT, CYREG_PRT0_PRT
.set LED_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set LED_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set LED_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set LED_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set LED_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set LED_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set LED_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set LED_1__PS, CYREG_PRT0_PS
.set LED_1__SHIFT, 0
.set LED_1__SLW, CYREG_PRT0_SLW

/* LED_2 */
.set LED_2__0__INTTYPE, CYREG_PICU6_INTTYPE3
.set LED_2__0__MASK, 0x08
.set LED_2__0__PC, CYREG_PRT6_PC3
.set LED_2__0__PORT, 6
.set LED_2__0__SHIFT, 3
.set LED_2__AG, CYREG_PRT6_AG
.set LED_2__AMUX, CYREG_PRT6_AMUX
.set LED_2__BIE, CYREG_PRT6_BIE
.set LED_2__BIT_MASK, CYREG_PRT6_BIT_MASK
.set LED_2__BYP, CYREG_PRT6_BYP
.set LED_2__CTL, CYREG_PRT6_CTL
.set LED_2__DM0, CYREG_PRT6_DM0
.set LED_2__DM1, CYREG_PRT6_DM1
.set LED_2__DM2, CYREG_PRT6_DM2
.set LED_2__DR, CYREG_PRT6_DR
.set LED_2__INP_DIS, CYREG_PRT6_INP_DIS
.set LED_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set LED_2__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set LED_2__LCD_EN, CYREG_PRT6_LCD_EN
.set LED_2__MASK, 0x08
.set LED_2__PORT, 6
.set LED_2__PRT, CYREG_PRT6_PRT
.set LED_2__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set LED_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set LED_2__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set LED_2__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set LED_2__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set LED_2__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set LED_2__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set LED_2__PS, CYREG_PRT6_PS
.set LED_2__SHIFT, 3
.set LED_2__SLW, CYREG_PRT6_SLW

/* LED_3 */
.set LED_3__0__INTTYPE, CYREG_PICU6_INTTYPE2
.set LED_3__0__MASK, 0x04
.set LED_3__0__PC, CYREG_PRT6_PC2
.set LED_3__0__PORT, 6
.set LED_3__0__SHIFT, 2
.set LED_3__AG, CYREG_PRT6_AG
.set LED_3__AMUX, CYREG_PRT6_AMUX
.set LED_3__BIE, CYREG_PRT6_BIE
.set LED_3__BIT_MASK, CYREG_PRT6_BIT_MASK
.set LED_3__BYP, CYREG_PRT6_BYP
.set LED_3__CTL, CYREG_PRT6_CTL
.set LED_3__DM0, CYREG_PRT6_DM0
.set LED_3__DM1, CYREG_PRT6_DM1
.set LED_3__DM2, CYREG_PRT6_DM2
.set LED_3__DR, CYREG_PRT6_DR
.set LED_3__INP_DIS, CYREG_PRT6_INP_DIS
.set LED_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set LED_3__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set LED_3__LCD_EN, CYREG_PRT6_LCD_EN
.set LED_3__MASK, 0x04
.set LED_3__PORT, 6
.set LED_3__PRT, CYREG_PRT6_PRT
.set LED_3__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set LED_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set LED_3__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set LED_3__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set LED_3__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set LED_3__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set LED_3__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set LED_3__PS, CYREG_PRT6_PS
.set LED_3__SHIFT, 2
.set LED_3__SLW, CYREG_PRT6_SLW

/* MDC_M */
.set MDC_M__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set MDC_M__0__MASK, 0x02
.set MDC_M__0__PC, CYREG_PRT12_PC1
.set MDC_M__0__PORT, 12
.set MDC_M__0__SHIFT, 1
.set MDC_M__AG, CYREG_PRT12_AG
.set MDC_M__BIE, CYREG_PRT12_BIE
.set MDC_M__BIT_MASK, CYREG_PRT12_BIT_MASK
.set MDC_M__BYP, CYREG_PRT12_BYP
.set MDC_M__DM0, CYREG_PRT12_DM0
.set MDC_M__DM1, CYREG_PRT12_DM1
.set MDC_M__DM2, CYREG_PRT12_DM2
.set MDC_M__DR, CYREG_PRT12_DR
.set MDC_M__INP_DIS, CYREG_PRT12_INP_DIS
.set MDC_M__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set MDC_M__MASK, 0x02
.set MDC_M__PORT, 12
.set MDC_M__PRT, CYREG_PRT12_PRT
.set MDC_M__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set MDC_M__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set MDC_M__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set MDC_M__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set MDC_M__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set MDC_M__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set MDC_M__PS, CYREG_PRT12_PS
.set MDC_M__SHIFT, 1
.set MDC_M__SIO_CFG, CYREG_PRT12_SIO_CFG
.set MDC_M__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set MDC_M__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set MDC_M__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set MDC_M__SLW, CYREG_PRT12_SLW

/* MDC_S */
.set MDC_S__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set MDC_S__0__MASK, 0x08
.set MDC_S__0__PC, CYREG_PRT12_PC3
.set MDC_S__0__PORT, 12
.set MDC_S__0__SHIFT, 3
.set MDC_S__AG, CYREG_PRT12_AG
.set MDC_S__BIE, CYREG_PRT12_BIE
.set MDC_S__BIT_MASK, CYREG_PRT12_BIT_MASK
.set MDC_S__BYP, CYREG_PRT12_BYP
.set MDC_S__DM0, CYREG_PRT12_DM0
.set MDC_S__DM1, CYREG_PRT12_DM1
.set MDC_S__DM2, CYREG_PRT12_DM2
.set MDC_S__DR, CYREG_PRT12_DR
.set MDC_S__INP_DIS, CYREG_PRT12_INP_DIS
.set MDC_S__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set MDC_S__MASK, 0x08
.set MDC_S__PORT, 12
.set MDC_S__PRT, CYREG_PRT12_PRT
.set MDC_S__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set MDC_S__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set MDC_S__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set MDC_S__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set MDC_S__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set MDC_S__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set MDC_S__PS, CYREG_PRT12_PS
.set MDC_S__SHIFT, 3
.set MDC_S__SIO_CFG, CYREG_PRT12_SIO_CFG
.set MDC_S__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set MDC_S__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set MDC_S__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set MDC_S__SLW, CYREG_PRT12_SLW

/* PWM_1_PWMUDB */
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB11_A0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB11_A1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB11_D0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB11_D1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB11_F0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB11_F1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set PWM_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL

/* PWM_2_PWMUDB */
.set PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set PWM_2_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set PWM_2_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB06_A0
.set PWM_2_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB06_A1
.set PWM_2_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set PWM_2_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB06_D0
.set PWM_2_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB06_D1
.set PWM_2_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set PWM_2_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set PWM_2_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB06_F0
.set PWM_2_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB06_F1

/* MDIO_M */
.set MDIO_M__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set MDIO_M__0__MASK, 0x01
.set MDIO_M__0__PC, CYREG_PRT12_PC0
.set MDIO_M__0__PORT, 12
.set MDIO_M__0__SHIFT, 0
.set MDIO_M__AG, CYREG_PRT12_AG
.set MDIO_M__BIE, CYREG_PRT12_BIE
.set MDIO_M__BIT_MASK, CYREG_PRT12_BIT_MASK
.set MDIO_M__BYP, CYREG_PRT12_BYP
.set MDIO_M__DM0, CYREG_PRT12_DM0
.set MDIO_M__DM1, CYREG_PRT12_DM1
.set MDIO_M__DM2, CYREG_PRT12_DM2
.set MDIO_M__DR, CYREG_PRT12_DR
.set MDIO_M__INP_DIS, CYREG_PRT12_INP_DIS
.set MDIO_M__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set MDIO_M__MASK, 0x01
.set MDIO_M__PORT, 12
.set MDIO_M__PRT, CYREG_PRT12_PRT
.set MDIO_M__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set MDIO_M__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set MDIO_M__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set MDIO_M__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set MDIO_M__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set MDIO_M__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set MDIO_M__PS, CYREG_PRT12_PS
.set MDIO_M__SHIFT, 0
.set MDIO_M__SIO_CFG, CYREG_PRT12_SIO_CFG
.set MDIO_M__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set MDIO_M__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set MDIO_M__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set MDIO_M__SLW, CYREG_PRT12_SLW

/* MDIO_S */
.set MDIO_S__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set MDIO_S__0__MASK, 0x04
.set MDIO_S__0__PC, CYREG_PRT12_PC2
.set MDIO_S__0__PORT, 12
.set MDIO_S__0__SHIFT, 2
.set MDIO_S__AG, CYREG_PRT12_AG
.set MDIO_S__BIE, CYREG_PRT12_BIE
.set MDIO_S__BIT_MASK, CYREG_PRT12_BIT_MASK
.set MDIO_S__BYP, CYREG_PRT12_BYP
.set MDIO_S__DM0, CYREG_PRT12_DM0
.set MDIO_S__DM1, CYREG_PRT12_DM1
.set MDIO_S__DM2, CYREG_PRT12_DM2
.set MDIO_S__DR, CYREG_PRT12_DR
.set MDIO_S__INP_DIS, CYREG_PRT12_INP_DIS
.set MDIO_S__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set MDIO_S__MASK, 0x04
.set MDIO_S__PORT, 12
.set MDIO_S__PRT, CYREG_PRT12_PRT
.set MDIO_S__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set MDIO_S__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set MDIO_S__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set MDIO_S__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set MDIO_S__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set MDIO_S__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set MDIO_S__PS, CYREG_PRT12_PS
.set MDIO_S__SHIFT, 2
.set MDIO_S__SIO_CFG, CYREG_PRT12_SIO_CFG
.set MDIO_S__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set MDIO_S__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set MDIO_S__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set MDIO_S__SLW, CYREG_PRT12_SLW

/* COR_ISR */
.set COR_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set COR_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set COR_ISR__INTC_MASK, 0x02
.set COR_ISR__INTC_NUMBER, 1
.set COR_ISR__INTC_PRIOR_NUM, 7
.set COR_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set COR_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set COR_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x01
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x02
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x02

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x02
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x04
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x04

/* Clock_3 */
.set Clock_3__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_3__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_3__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_3__CFG2_SRC_SEL_MASK, 0x07
.set Clock_3__INDEX, 0x00
.set Clock_3__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_3__PM_ACT_MSK, 0x01
.set Clock_3__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_3__PM_STBY_MSK, 0x01

/* DAT_ISR */
.set DAT_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set DAT_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set DAT_ISR__INTC_MASK, 0x04
.set DAT_ISR__INTC_NUMBER, 2
.set DAT_ISR__INTC_PRIOR_NUM, 7
.set DAT_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set DAT_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set DAT_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Opamp_1_ABuf */
.set Opamp_1_ABuf__CR, CYREG_OPAMP3_CR
.set Opamp_1_ABuf__MX, CYREG_OPAMP3_MX
.set Opamp_1_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set Opamp_1_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set Opamp_1_ABuf__PM_ACT_MSK, 0x08
.set Opamp_1_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set Opamp_1_ABuf__PM_STBY_MSK, 0x08
.set Opamp_1_ABuf__RSVD, CYREG_OPAMP3_RSVD
.set Opamp_1_ABuf__SW, CYREG_OPAMP3_SW
.set Opamp_1_ABuf__TR0, CYREG_OPAMP3_TR0
.set Opamp_1_ABuf__TR1, CYREG_OPAMP3_TR1

/* VDAC8_1_viDAC8 */
.set VDAC8_1_viDAC8__CR0, CYREG_DAC3_CR0
.set VDAC8_1_viDAC8__CR1, CYREG_DAC3_CR1
.set VDAC8_1_viDAC8__D, CYREG_DAC3_D
.set VDAC8_1_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDAC8_1_viDAC8__PM_ACT_MSK, 0x08
.set VDAC8_1_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDAC8_1_viDAC8__PM_STBY_MSK, 0x08
.set VDAC8_1_viDAC8__STROBE, CYREG_DAC3_STROBE
.set VDAC8_1_viDAC8__SW0, CYREG_DAC3_SW0
.set VDAC8_1_viDAC8__SW2, CYREG_DAC3_SW2
.set VDAC8_1_viDAC8__SW3, CYREG_DAC3_SW3
.set VDAC8_1_viDAC8__SW4, CYREG_DAC3_SW4
.set VDAC8_1_viDAC8__TR, CYREG_DAC3_TR
.set VDAC8_1_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC3_M1
.set VDAC8_1_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC3_M2
.set VDAC8_1_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC3_M3
.set VDAC8_1_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC3_M4
.set VDAC8_1_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC3_M5
.set VDAC8_1_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC3_M6
.set VDAC8_1_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC3_M7
.set VDAC8_1_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC3_M8
.set VDAC8_1_viDAC8__TST, CYREG_DAC3_TST

/* ADDR_ISR */
.set ADDR_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADDR_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADDR_ISR__INTC_MASK, 0x01
.set ADDR_ISR__INTC_NUMBER, 0
.set ADDR_ISR__INTC_PRIOR_NUM, 7
.set ADDR_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ADDR_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADDR_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* VRef_1V2 */
.set VRef_1V2__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set VRef_1V2__0__MASK, 0x01
.set VRef_1V2__0__PC, CYREG_PRT3_PC0
.set VRef_1V2__0__PORT, 3
.set VRef_1V2__0__SHIFT, 0
.set VRef_1V2__AG, CYREG_PRT3_AG
.set VRef_1V2__AMUX, CYREG_PRT3_AMUX
.set VRef_1V2__BIE, CYREG_PRT3_BIE
.set VRef_1V2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set VRef_1V2__BYP, CYREG_PRT3_BYP
.set VRef_1V2__CTL, CYREG_PRT3_CTL
.set VRef_1V2__DM0, CYREG_PRT3_DM0
.set VRef_1V2__DM1, CYREG_PRT3_DM1
.set VRef_1V2__DM2, CYREG_PRT3_DM2
.set VRef_1V2__DR, CYREG_PRT3_DR
.set VRef_1V2__INP_DIS, CYREG_PRT3_INP_DIS
.set VRef_1V2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set VRef_1V2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set VRef_1V2__LCD_EN, CYREG_PRT3_LCD_EN
.set VRef_1V2__MASK, 0x01
.set VRef_1V2__PORT, 3
.set VRef_1V2__PRT, CYREG_PRT3_PRT
.set VRef_1V2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set VRef_1V2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set VRef_1V2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set VRef_1V2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set VRef_1V2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set VRef_1V2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set VRef_1V2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set VRef_1V2__PS, CYREG_PRT3_PS
.set VRef_1V2__SHIFT, 0
.set VRef_1V2__SLW, CYREG_PRT3_SLW

/* USBUART_1_arb_int */
.set USBUART_1_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_arb_int__INTC_MASK, 0x400000
.set USBUART_1_arb_int__INTC_NUMBER, 22
.set USBUART_1_arb_int__INTC_PRIOR_NUM, 7
.set USBUART_1_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set USBUART_1_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_bus_reset */
.set USBUART_1_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_bus_reset__INTC_MASK, 0x800000
.set USBUART_1_bus_reset__INTC_NUMBER, 23
.set USBUART_1_bus_reset__INTC_PRIOR_NUM, 7
.set USBUART_1_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_23
.set USBUART_1_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_Dm */
.set USBUART_1_Dm__0__INTTYPE, CYREG_PICU15_INTTYPE7
.set USBUART_1_Dm__0__MASK, 0x80
.set USBUART_1_Dm__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set USBUART_1_Dm__0__PORT, 15
.set USBUART_1_Dm__0__SHIFT, 7
.set USBUART_1_Dm__AG, CYREG_PRT15_AG
.set USBUART_1_Dm__AMUX, CYREG_PRT15_AMUX
.set USBUART_1_Dm__BIE, CYREG_PRT15_BIE
.set USBUART_1_Dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_1_Dm__BYP, CYREG_PRT15_BYP
.set USBUART_1_Dm__CTL, CYREG_PRT15_CTL
.set USBUART_1_Dm__DM0, CYREG_PRT15_DM0
.set USBUART_1_Dm__DM1, CYREG_PRT15_DM1
.set USBUART_1_Dm__DM2, CYREG_PRT15_DM2
.set USBUART_1_Dm__DR, CYREG_PRT15_DR
.set USBUART_1_Dm__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_1_Dm__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_1_Dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_1_Dm__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_1_Dm__MASK, 0x80
.set USBUART_1_Dm__PORT, 15
.set USBUART_1_Dm__PRT, CYREG_PRT15_PRT
.set USBUART_1_Dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_1_Dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_1_Dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_1_Dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_1_Dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_1_Dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_1_Dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_1_Dm__PS, CYREG_PRT15_PS
.set USBUART_1_Dm__SHIFT, 7
.set USBUART_1_Dm__SLW, CYREG_PRT15_SLW

/* USBUART_1_Dp */
.set USBUART_1_Dp__0__INTTYPE, CYREG_PICU15_INTTYPE6
.set USBUART_1_Dp__0__MASK, 0x40
.set USBUART_1_Dp__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set USBUART_1_Dp__0__PORT, 15
.set USBUART_1_Dp__0__SHIFT, 6
.set USBUART_1_Dp__AG, CYREG_PRT15_AG
.set USBUART_1_Dp__AMUX, CYREG_PRT15_AMUX
.set USBUART_1_Dp__BIE, CYREG_PRT15_BIE
.set USBUART_1_Dp__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_1_Dp__BYP, CYREG_PRT15_BYP
.set USBUART_1_Dp__CTL, CYREG_PRT15_CTL
.set USBUART_1_Dp__DM0, CYREG_PRT15_DM0
.set USBUART_1_Dp__DM1, CYREG_PRT15_DM1
.set USBUART_1_Dp__DM2, CYREG_PRT15_DM2
.set USBUART_1_Dp__DR, CYREG_PRT15_DR
.set USBUART_1_Dp__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_1_Dp__INTSTAT, CYREG_PICU15_INTSTAT
.set USBUART_1_Dp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_1_Dp__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_1_Dp__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_1_Dp__MASK, 0x40
.set USBUART_1_Dp__PORT, 15
.set USBUART_1_Dp__PRT, CYREG_PRT15_PRT
.set USBUART_1_Dp__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_1_Dp__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_1_Dp__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_1_Dp__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_1_Dp__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_1_Dp__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_1_Dp__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_1_Dp__PS, CYREG_PRT15_PS
.set USBUART_1_Dp__SHIFT, 6
.set USBUART_1_Dp__SLW, CYREG_PRT15_SLW
.set USBUART_1_Dp__SNAP, CYREG_PICU_15_SNAP_15

/* USBUART_1_dp_int */
.set USBUART_1_dp_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_dp_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_dp_int__INTC_MASK, 0x1000
.set USBUART_1_dp_int__INTC_NUMBER, 12
.set USBUART_1_dp_int__INTC_PRIOR_NUM, 7
.set USBUART_1_dp_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set USBUART_1_dp_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_dp_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_ep_0 */
.set USBUART_1_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ep_0__INTC_MASK, 0x1000000
.set USBUART_1_ep_0__INTC_NUMBER, 24
.set USBUART_1_ep_0__INTC_PRIOR_NUM, 7
.set USBUART_1_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_24
.set USBUART_1_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_ep_1 */
.set USBUART_1_ep_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ep_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ep_1__INTC_MASK, 0x10
.set USBUART_1_ep_1__INTC_NUMBER, 4
.set USBUART_1_ep_1__INTC_PRIOR_NUM, 7
.set USBUART_1_ep_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set USBUART_1_ep_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ep_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_ep_2 */
.set USBUART_1_ep_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ep_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ep_2__INTC_MASK, 0x20
.set USBUART_1_ep_2__INTC_NUMBER, 5
.set USBUART_1_ep_2__INTC_PRIOR_NUM, 7
.set USBUART_1_ep_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set USBUART_1_ep_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ep_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_ep_3 */
.set USBUART_1_ep_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_ep_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_ep_3__INTC_MASK, 0x40
.set USBUART_1_ep_3__INTC_NUMBER, 6
.set USBUART_1_ep_3__INTC_PRIOR_NUM, 7
.set USBUART_1_ep_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set USBUART_1_ep_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_ep_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_sof_int */
.set USBUART_1_sof_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_1_sof_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_1_sof_int__INTC_MASK, 0x200000
.set USBUART_1_sof_int__INTC_NUMBER, 21
.set USBUART_1_sof_int__INTC_PRIOR_NUM, 7
.set USBUART_1_sof_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_21
.set USBUART_1_sof_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_1_sof_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USBUART_1_USB */
.set USBUART_1_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set USBUART_1_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set USBUART_1_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set USBUART_1_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set USBUART_1_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set USBUART_1_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set USBUART_1_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set USBUART_1_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set USBUART_1_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set USBUART_1_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set USBUART_1_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set USBUART_1_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set USBUART_1_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set USBUART_1_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set USBUART_1_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set USBUART_1_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set USBUART_1_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set USBUART_1_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set USBUART_1_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set USBUART_1_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set USBUART_1_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set USBUART_1_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set USBUART_1_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set USBUART_1_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set USBUART_1_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set USBUART_1_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set USBUART_1_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set USBUART_1_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set USBUART_1_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set USBUART_1_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set USBUART_1_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set USBUART_1_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set USBUART_1_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set USBUART_1_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set USBUART_1_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set USBUART_1_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set USBUART_1_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set USBUART_1_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set USBUART_1_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set USBUART_1_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set USBUART_1_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set USBUART_1_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set USBUART_1_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set USBUART_1_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set USBUART_1_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set USBUART_1_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set USBUART_1_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set USBUART_1_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set USBUART_1_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set USBUART_1_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set USBUART_1_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set USBUART_1_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set USBUART_1_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set USBUART_1_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set USBUART_1_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set USBUART_1_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set USBUART_1_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set USBUART_1_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set USBUART_1_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set USBUART_1_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set USBUART_1_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set USBUART_1_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set USBUART_1_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set USBUART_1_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set USBUART_1_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set USBUART_1_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set USBUART_1_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set USBUART_1_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set USBUART_1_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set USBUART_1_USB__CR0, CYREG_USB_CR0
.set USBUART_1_USB__CR1, CYREG_USB_CR1
.set USBUART_1_USB__CWA, CYREG_USB_CWA
.set USBUART_1_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set USBUART_1_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set USBUART_1_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set USBUART_1_USB__DYN_RECONFIG, CYREG_USB_DYN_RECONFIG
.set USBUART_1_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set USBUART_1_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set USBUART_1_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set USBUART_1_USB__EP0_CR, CYREG_USB_EP0_CR
.set USBUART_1_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set USBUART_1_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set USBUART_1_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set USBUART_1_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set USBUART_1_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set USBUART_1_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set USBUART_1_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set USBUART_1_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set USBUART_1_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set USBUART_1_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set USBUART_1_USB__PM_ACT_MSK, 0x01
.set USBUART_1_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set USBUART_1_USB__PM_STBY_MSK, 0x01
.set USBUART_1_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set USBUART_1_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set USBUART_1_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set USBUART_1_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set USBUART_1_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set USBUART_1_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set USBUART_1_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set USBUART_1_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set USBUART_1_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set USBUART_1_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set USBUART_1_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set USBUART_1_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set USBUART_1_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set USBUART_1_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set USBUART_1_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set USBUART_1_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set USBUART_1_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set USBUART_1_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set USBUART_1_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set USBUART_1_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set USBUART_1_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set USBUART_1_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set USBUART_1_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set USBUART_1_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set USBUART_1_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set USBUART_1_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set USBUART_1_USB__SOF0, CYREG_USB_SOF0
.set USBUART_1_USB__SOF1, CYREG_USB_SOF1
.set USBUART_1_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN
.set USBUART_1_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set USBUART_1_USB__USBIO_CR1, CYREG_USB_USBIO_CR1

/* Debug_MDIO */
.set Debug_MDIO__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set Debug_MDIO__0__MASK, 0x80
.set Debug_MDIO__0__PC, CYREG_PRT0_PC7
.set Debug_MDIO__0__PORT, 0
.set Debug_MDIO__0__SHIFT, 7
.set Debug_MDIO__AG, CYREG_PRT0_AG
.set Debug_MDIO__AMUX, CYREG_PRT0_AMUX
.set Debug_MDIO__BIE, CYREG_PRT0_BIE
.set Debug_MDIO__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Debug_MDIO__BYP, CYREG_PRT0_BYP
.set Debug_MDIO__CTL, CYREG_PRT0_CTL
.set Debug_MDIO__DM0, CYREG_PRT0_DM0
.set Debug_MDIO__DM1, CYREG_PRT0_DM1
.set Debug_MDIO__DM2, CYREG_PRT0_DM2
.set Debug_MDIO__DR, CYREG_PRT0_DR
.set Debug_MDIO__INP_DIS, CYREG_PRT0_INP_DIS
.set Debug_MDIO__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Debug_MDIO__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Debug_MDIO__LCD_EN, CYREG_PRT0_LCD_EN
.set Debug_MDIO__MASK, 0x80
.set Debug_MDIO__PORT, 0
.set Debug_MDIO__PRT, CYREG_PRT0_PRT
.set Debug_MDIO__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Debug_MDIO__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Debug_MDIO__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Debug_MDIO__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Debug_MDIO__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Debug_MDIO__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Debug_MDIO__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Debug_MDIO__PS, CYREG_PRT0_PS
.set Debug_MDIO__SHIFT, 7
.set Debug_MDIO__SLW, CYREG_PRT0_SLW

/* Debug_MDIO_1 */
.set Debug_MDIO_1__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set Debug_MDIO_1__0__MASK, 0x40
.set Debug_MDIO_1__0__PC, CYREG_PRT0_PC6
.set Debug_MDIO_1__0__PORT, 0
.set Debug_MDIO_1__0__SHIFT, 6
.set Debug_MDIO_1__AG, CYREG_PRT0_AG
.set Debug_MDIO_1__AMUX, CYREG_PRT0_AMUX
.set Debug_MDIO_1__BIE, CYREG_PRT0_BIE
.set Debug_MDIO_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Debug_MDIO_1__BYP, CYREG_PRT0_BYP
.set Debug_MDIO_1__CTL, CYREG_PRT0_CTL
.set Debug_MDIO_1__DM0, CYREG_PRT0_DM0
.set Debug_MDIO_1__DM1, CYREG_PRT0_DM1
.set Debug_MDIO_1__DM2, CYREG_PRT0_DM2
.set Debug_MDIO_1__DR, CYREG_PRT0_DR
.set Debug_MDIO_1__INP_DIS, CYREG_PRT0_INP_DIS
.set Debug_MDIO_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Debug_MDIO_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Debug_MDIO_1__LCD_EN, CYREG_PRT0_LCD_EN
.set Debug_MDIO_1__MASK, 0x40
.set Debug_MDIO_1__PORT, 0
.set Debug_MDIO_1__PRT, CYREG_PRT0_PRT
.set Debug_MDIO_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Debug_MDIO_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Debug_MDIO_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Debug_MDIO_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Debug_MDIO_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Debug_MDIO_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Debug_MDIO_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Debug_MDIO_1__PS, CYREG_PRT0_PS
.set Debug_MDIO_1__SHIFT, 6
.set Debug_MDIO_1__SLW, CYREG_PRT0_SLW

/* MDIO_host_2 */
.set MDIO_host_2_cntrl16_u0__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set MDIO_host_2_cntrl16_u0__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set MDIO_host_2_cntrl16_u0__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set MDIO_host_2_cntrl16_u0__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set MDIO_host_2_cntrl16_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set MDIO_host_2_cntrl16_u0__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set MDIO_host_2_cntrl16_u0__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set MDIO_host_2_cntrl16_u0__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set MDIO_host_2_cntrl16_u0__A0_REG, CYREG_B1_UDB06_A0
.set MDIO_host_2_cntrl16_u0__A1_REG, CYREG_B1_UDB06_A1
.set MDIO_host_2_cntrl16_u0__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set MDIO_host_2_cntrl16_u0__D0_REG, CYREG_B1_UDB06_D0
.set MDIO_host_2_cntrl16_u0__D1_REG, CYREG_B1_UDB06_D1
.set MDIO_host_2_cntrl16_u0__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set MDIO_host_2_cntrl16_u0__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set MDIO_host_2_cntrl16_u0__F0_REG, CYREG_B1_UDB06_F0
.set MDIO_host_2_cntrl16_u0__F1_REG, CYREG_B1_UDB06_F1
.set MDIO_host_2_cntrl16_u1__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set MDIO_host_2_cntrl16_u1__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set MDIO_host_2_cntrl16_u1__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set MDIO_host_2_cntrl16_u1__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set MDIO_host_2_cntrl16_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set MDIO_host_2_cntrl16_u1__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set MDIO_host_2_cntrl16_u1__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set MDIO_host_2_cntrl16_u1__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set MDIO_host_2_cntrl16_u1__A0_REG, CYREG_B1_UDB07_A0
.set MDIO_host_2_cntrl16_u1__A1_REG, CYREG_B1_UDB07_A1
.set MDIO_host_2_cntrl16_u1__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set MDIO_host_2_cntrl16_u1__D0_REG, CYREG_B1_UDB07_D0
.set MDIO_host_2_cntrl16_u1__D1_REG, CYREG_B1_UDB07_D1
.set MDIO_host_2_cntrl16_u1__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set MDIO_host_2_cntrl16_u1__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set MDIO_host_2_cntrl16_u1__F0_REG, CYREG_B1_UDB07_F0
.set MDIO_host_2_cntrl16_u1__F1_REG, CYREG_B1_UDB07_F1
.set MDIO_host_2_MdioControlReg__0__MASK, 0x01
.set MDIO_host_2_MdioControlReg__0__POS, 0
.set MDIO_host_2_MdioControlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set MDIO_host_2_MdioControlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set MDIO_host_2_MdioControlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set MDIO_host_2_MdioControlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set MDIO_host_2_MdioControlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set MDIO_host_2_MdioControlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set MDIO_host_2_MdioControlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set MDIO_host_2_MdioControlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set MDIO_host_2_MdioControlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set MDIO_host_2_MdioControlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set MDIO_host_2_MdioControlReg__CONTROL_REG, CYREG_B0_UDB05_CTL
.set MDIO_host_2_MdioControlReg__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set MDIO_host_2_MdioControlReg__COUNT_REG, CYREG_B0_UDB05_CTL
.set MDIO_host_2_MdioControlReg__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set MDIO_host_2_MdioControlReg__MASK, 0x01
.set MDIO_host_2_MdioControlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set MDIO_host_2_MdioControlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set MDIO_host_2_MdioControlReg__PERIOD_REG, CYREG_B0_UDB05_MSK
.set MDIO_host_2_MdioCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set MDIO_host_2_MdioCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set MDIO_host_2_MdioCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set MDIO_host_2_MdioCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set MDIO_host_2_MdioCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set MDIO_host_2_MdioCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set MDIO_host_2_MdioCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set MDIO_host_2_MdioCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set MDIO_host_2_MdioCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set MDIO_host_2_MdioCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set MDIO_host_2_MdioCounter__CONTROL_REG, CYREG_B0_UDB02_CTL
.set MDIO_host_2_MdioCounter__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set MDIO_host_2_MdioCounter__COUNT_REG, CYREG_B0_UDB02_CTL
.set MDIO_host_2_MdioCounter__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set MDIO_host_2_MdioCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set MDIO_host_2_MdioCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set MDIO_host_2_MdioCounter__PERIOD_REG, CYREG_B0_UDB02_MSK
.set MDIO_host_2_MdioCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set MDIO_host_2_MdioCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set MDIO_host_2_MdioCounter_ST__MASK_REG, CYREG_B0_UDB02_MSK
.set MDIO_host_2_MdioCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set MDIO_host_2_MdioCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set MDIO_host_2_MdioCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set MDIO_host_2_MdioCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB02_ST_CTL
.set MDIO_host_2_MdioCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB02_ST_CTL
.set MDIO_host_2_MdioCounter_ST__STATUS_REG, CYREG_B0_UDB02_ST
.set MDIO_host_2_MdioStatusReg__0__MASK, 0x01
.set MDIO_host_2_MdioStatusReg__0__POS, 0
.set MDIO_host_2_MdioStatusReg__1__MASK, 0x02
.set MDIO_host_2_MdioStatusReg__1__POS, 1
.set MDIO_host_2_MdioStatusReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set MDIO_host_2_MdioStatusReg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set MDIO_host_2_MdioStatusReg__2__MASK, 0x04
.set MDIO_host_2_MdioStatusReg__2__POS, 2
.set MDIO_host_2_MdioStatusReg__3__MASK, 0x08
.set MDIO_host_2_MdioStatusReg__3__POS, 3
.set MDIO_host_2_MdioStatusReg__MASK, 0x0F
.set MDIO_host_2_MdioStatusReg__MASK_REG, CYREG_B1_UDB07_MSK
.set MDIO_host_2_MdioStatusReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set MDIO_host_2_MdioStatusReg__STATUS_REG, CYREG_B1_UDB07_ST

/* MDIO_Interface_AddrDMA */
.set MDIO_Interface_AddrDMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set MDIO_Interface_AddrDMA__DRQ_NUMBER, 0
.set MDIO_Interface_AddrDMA__NUMBEROF_TDS, 0
.set MDIO_Interface_AddrDMA__PRIORITY, 2
.set MDIO_Interface_AddrDMA__TERMIN_EN, 0
.set MDIO_Interface_AddrDMA__TERMIN_SEL, 0
.set MDIO_Interface_AddrDMA__TERMOUT0_EN, 1
.set MDIO_Interface_AddrDMA__TERMOUT0_SEL, 0
.set MDIO_Interface_AddrDMA__TERMOUT1_EN, 0
.set MDIO_Interface_AddrDMA__TERMOUT1_SEL, 0

/* MDIO_Interface_bMDIO */
.set MDIO_Interface_bMDIO_Advanced_AddrCalc_u0__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set MDIO_Interface_bMDIO_Advanced_AddrCalc_u0__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set MDIO_Interface_bMDIO_Advanced_AddrCalc_u0__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set MDIO_Interface_bMDIO_Advanced_AddrCalc_u0__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set MDIO_Interface_bMDIO_Advanced_AddrCalc_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set MDIO_Interface_bMDIO_Advanced_AddrCalc_u0__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set MDIO_Interface_bMDIO_Advanced_AddrCalc_u0__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set MDIO_Interface_bMDIO_Advanced_AddrCalc_u0__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set MDIO_Interface_bMDIO_Advanced_AddrCalc_u0__A0_REG, CYREG_B0_UDB09_A0
.set MDIO_Interface_bMDIO_Advanced_AddrCalc_u0__A1_REG, CYREG_B0_UDB09_A1
.set MDIO_Interface_bMDIO_Advanced_AddrCalc_u0__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set MDIO_Interface_bMDIO_Advanced_AddrCalc_u0__D0_REG, CYREG_B0_UDB09_D0
.set MDIO_Interface_bMDIO_Advanced_AddrCalc_u0__D1_REG, CYREG_B0_UDB09_D1
.set MDIO_Interface_bMDIO_Advanced_AddrCalc_u0__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set MDIO_Interface_bMDIO_Advanced_AddrCalc_u0__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set MDIO_Interface_bMDIO_Advanced_AddrCalc_u0__F0_REG, CYREG_B0_UDB09_F0
.set MDIO_Interface_bMDIO_Advanced_AddrCalc_u0__F1_REG, CYREG_B0_UDB09_F1
.set MDIO_Interface_bMDIO_Advanced_AddrCalc_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set MDIO_Interface_bMDIO_Advanced_AddrCalc_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set MDIO_Interface_bMDIO_Advanced_AddrCalc_u1__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set MDIO_Interface_bMDIO_Advanced_AddrCalc_u1__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set MDIO_Interface_bMDIO_Advanced_AddrCalc_u1__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set MDIO_Interface_bMDIO_Advanced_AddrCalc_u1__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set MDIO_Interface_bMDIO_Advanced_AddrCalc_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set MDIO_Interface_bMDIO_Advanced_AddrCalc_u1__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set MDIO_Interface_bMDIO_Advanced_AddrCalc_u1__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set MDIO_Interface_bMDIO_Advanced_AddrCalc_u1__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set MDIO_Interface_bMDIO_Advanced_AddrCalc_u1__A0_REG, CYREG_B0_UDB10_A0
.set MDIO_Interface_bMDIO_Advanced_AddrCalc_u1__A1_REG, CYREG_B0_UDB10_A1
.set MDIO_Interface_bMDIO_Advanced_AddrCalc_u1__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set MDIO_Interface_bMDIO_Advanced_AddrCalc_u1__D0_REG, CYREG_B0_UDB10_D0
.set MDIO_Interface_bMDIO_Advanced_AddrCalc_u1__D1_REG, CYREG_B0_UDB10_D1
.set MDIO_Interface_bMDIO_Advanced_AddrCalc_u1__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set MDIO_Interface_bMDIO_Advanced_AddrCalc_u1__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set MDIO_Interface_bMDIO_Advanced_AddrCalc_u1__F0_REG, CYREG_B0_UDB10_F0
.set MDIO_Interface_bMDIO_Advanced_AddrCalc_u1__F1_REG, CYREG_B0_UDB10_F1
.set MDIO_Interface_bMDIO_Advanced_AddrComp_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set MDIO_Interface_bMDIO_Advanced_AddrComp_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set MDIO_Interface_bMDIO_Advanced_AddrComp_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set MDIO_Interface_bMDIO_Advanced_AddrComp_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set MDIO_Interface_bMDIO_Advanced_AddrComp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set MDIO_Interface_bMDIO_Advanced_AddrComp_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set MDIO_Interface_bMDIO_Advanced_AddrComp_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set MDIO_Interface_bMDIO_Advanced_AddrComp_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set MDIO_Interface_bMDIO_Advanced_AddrComp_u0__A0_REG, CYREG_B0_UDB04_A0
.set MDIO_Interface_bMDIO_Advanced_AddrComp_u0__A1_REG, CYREG_B0_UDB04_A1
.set MDIO_Interface_bMDIO_Advanced_AddrComp_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set MDIO_Interface_bMDIO_Advanced_AddrComp_u0__D0_REG, CYREG_B0_UDB04_D0
.set MDIO_Interface_bMDIO_Advanced_AddrComp_u0__D1_REG, CYREG_B0_UDB04_D1
.set MDIO_Interface_bMDIO_Advanced_AddrComp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set MDIO_Interface_bMDIO_Advanced_AddrComp_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set MDIO_Interface_bMDIO_Advanced_AddrComp_u0__F0_REG, CYREG_B0_UDB04_F0
.set MDIO_Interface_bMDIO_Advanced_AddrComp_u0__F1_REG, CYREG_B0_UDB04_F1
.set MDIO_Interface_bMDIO_Advanced_AddrComp_u1__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set MDIO_Interface_bMDIO_Advanced_AddrComp_u1__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set MDIO_Interface_bMDIO_Advanced_AddrComp_u1__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set MDIO_Interface_bMDIO_Advanced_AddrComp_u1__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set MDIO_Interface_bMDIO_Advanced_AddrComp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set MDIO_Interface_bMDIO_Advanced_AddrComp_u1__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set MDIO_Interface_bMDIO_Advanced_AddrComp_u1__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set MDIO_Interface_bMDIO_Advanced_AddrComp_u1__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set MDIO_Interface_bMDIO_Advanced_AddrComp_u1__A0_REG, CYREG_B0_UDB05_A0
.set MDIO_Interface_bMDIO_Advanced_AddrComp_u1__A1_REG, CYREG_B0_UDB05_A1
.set MDIO_Interface_bMDIO_Advanced_AddrComp_u1__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set MDIO_Interface_bMDIO_Advanced_AddrComp_u1__D0_REG, CYREG_B0_UDB05_D0
.set MDIO_Interface_bMDIO_Advanced_AddrComp_u1__D1_REG, CYREG_B0_UDB05_D1
.set MDIO_Interface_bMDIO_Advanced_AddrComp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set MDIO_Interface_bMDIO_Advanced_AddrComp_u1__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set MDIO_Interface_bMDIO_Advanced_AddrComp_u1__F0_REG, CYREG_B0_UDB05_F0
.set MDIO_Interface_bMDIO_Advanced_AddrComp_u1__F1_REG, CYREG_B0_UDB05_F1
.set MDIO_Interface_bMDIO_Advanced_AddrComp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set MDIO_Interface_bMDIO_Advanced_AddrComp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set MDIO_Interface_bMDIO_Advanced_CfgReg__1__MASK, 0x02
.set MDIO_Interface_bMDIO_Advanced_CfgReg__1__POS, 1
.set MDIO_Interface_bMDIO_Advanced_CfgReg__2__MASK, 0x04
.set MDIO_Interface_bMDIO_Advanced_CfgReg__2__POS, 2
.set MDIO_Interface_bMDIO_Advanced_CfgReg__3__MASK, 0x08
.set MDIO_Interface_bMDIO_Advanced_CfgReg__3__POS, 3
.set MDIO_Interface_bMDIO_Advanced_CfgReg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set MDIO_Interface_bMDIO_Advanced_CfgReg__CONTROL_REG, CYREG_B1_UDB11_CTL
.set MDIO_Interface_bMDIO_Advanced_CfgReg__CONTROL_ST_REG, CYREG_B1_UDB11_ST_CTL
.set MDIO_Interface_bMDIO_Advanced_CfgReg__COUNT_REG, CYREG_B1_UDB11_CTL
.set MDIO_Interface_bMDIO_Advanced_CfgReg__COUNT_ST_REG, CYREG_B1_UDB11_ST_CTL
.set MDIO_Interface_bMDIO_Advanced_CfgReg__MASK, 0x0E
.set MDIO_Interface_bMDIO_Advanced_CfgReg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set MDIO_Interface_bMDIO_Advanced_CfgReg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set MDIO_Interface_bMDIO_Advanced_CfgReg__PERIOD_REG, CYREG_B1_UDB11_MSK
.set MDIO_Interface_bMDIO_Advanced_DataWidthCfg__0__MASK, 0x01
.set MDIO_Interface_bMDIO_Advanced_DataWidthCfg__0__POS, 0
.set MDIO_Interface_bMDIO_Advanced_DataWidthCfg__1__MASK, 0x02
.set MDIO_Interface_bMDIO_Advanced_DataWidthCfg__1__POS, 1
.set MDIO_Interface_bMDIO_Advanced_DataWidthCfg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set MDIO_Interface_bMDIO_Advanced_DataWidthCfg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set MDIO_Interface_bMDIO_Advanced_DataWidthCfg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set MDIO_Interface_bMDIO_Advanced_DataWidthCfg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set MDIO_Interface_bMDIO_Advanced_DataWidthCfg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set MDIO_Interface_bMDIO_Advanced_DataWidthCfg__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set MDIO_Interface_bMDIO_Advanced_DataWidthCfg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set MDIO_Interface_bMDIO_Advanced_DataWidthCfg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set MDIO_Interface_bMDIO_Advanced_DataWidthCfg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set MDIO_Interface_bMDIO_Advanced_DataWidthCfg__2__MASK, 0x04
.set MDIO_Interface_bMDIO_Advanced_DataWidthCfg__2__POS, 2
.set MDIO_Interface_bMDIO_Advanced_DataWidthCfg__3__MASK, 0x08
.set MDIO_Interface_bMDIO_Advanced_DataWidthCfg__3__POS, 3
.set MDIO_Interface_bMDIO_Advanced_DataWidthCfg__4__MASK, 0x10
.set MDIO_Interface_bMDIO_Advanced_DataWidthCfg__4__POS, 4
.set MDIO_Interface_bMDIO_Advanced_DataWidthCfg__5__MASK, 0x20
.set MDIO_Interface_bMDIO_Advanced_DataWidthCfg__5__POS, 5
.set MDIO_Interface_bMDIO_Advanced_DataWidthCfg__6__MASK, 0x40
.set MDIO_Interface_bMDIO_Advanced_DataWidthCfg__6__POS, 6
.set MDIO_Interface_bMDIO_Advanced_DataWidthCfg__7__MASK, 0x80
.set MDIO_Interface_bMDIO_Advanced_DataWidthCfg__7__POS, 7
.set MDIO_Interface_bMDIO_Advanced_DataWidthCfg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set MDIO_Interface_bMDIO_Advanced_DataWidthCfg__CONTROL_REG, CYREG_B0_UDB08_CTL
.set MDIO_Interface_bMDIO_Advanced_DataWidthCfg__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set MDIO_Interface_bMDIO_Advanced_DataWidthCfg__COUNT_REG, CYREG_B0_UDB08_CTL
.set MDIO_Interface_bMDIO_Advanced_DataWidthCfg__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set MDIO_Interface_bMDIO_Advanced_DataWidthCfg__MASK, 0xFF
.set MDIO_Interface_bMDIO_Advanced_DataWidthCfg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set MDIO_Interface_bMDIO_Advanced_DataWidthCfg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set MDIO_Interface_bMDIO_Advanced_DataWidthCfg__PERIOD_REG, CYREG_B0_UDB08_MSK
.set MDIO_Interface_bMDIO_Advanced_FwAlu_u0__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set MDIO_Interface_bMDIO_Advanced_FwAlu_u0__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set MDIO_Interface_bMDIO_Advanced_FwAlu_u0__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set MDIO_Interface_bMDIO_Advanced_FwAlu_u0__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set MDIO_Interface_bMDIO_Advanced_FwAlu_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set MDIO_Interface_bMDIO_Advanced_FwAlu_u0__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set MDIO_Interface_bMDIO_Advanced_FwAlu_u0__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set MDIO_Interface_bMDIO_Advanced_FwAlu_u0__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set MDIO_Interface_bMDIO_Advanced_FwAlu_u0__A0_REG, CYREG_B0_UDB07_A0
.set MDIO_Interface_bMDIO_Advanced_FwAlu_u0__A1_REG, CYREG_B0_UDB07_A1
.set MDIO_Interface_bMDIO_Advanced_FwAlu_u0__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set MDIO_Interface_bMDIO_Advanced_FwAlu_u0__D0_REG, CYREG_B0_UDB07_D0
.set MDIO_Interface_bMDIO_Advanced_FwAlu_u0__D1_REG, CYREG_B0_UDB07_D1
.set MDIO_Interface_bMDIO_Advanced_FwAlu_u0__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set MDIO_Interface_bMDIO_Advanced_FwAlu_u0__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set MDIO_Interface_bMDIO_Advanced_FwAlu_u0__F0_REG, CYREG_B0_UDB07_F0
.set MDIO_Interface_bMDIO_Advanced_FwAlu_u0__F1_REG, CYREG_B0_UDB07_F1
.set MDIO_Interface_bMDIO_Advanced_FwAlu_u1__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set MDIO_Interface_bMDIO_Advanced_FwAlu_u1__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set MDIO_Interface_bMDIO_Advanced_FwAlu_u1__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set MDIO_Interface_bMDIO_Advanced_FwAlu_u1__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set MDIO_Interface_bMDIO_Advanced_FwAlu_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set MDIO_Interface_bMDIO_Advanced_FwAlu_u1__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set MDIO_Interface_bMDIO_Advanced_FwAlu_u1__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set MDIO_Interface_bMDIO_Advanced_FwAlu_u1__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set MDIO_Interface_bMDIO_Advanced_FwAlu_u1__A0_REG, CYREG_B0_UDB08_A0
.set MDIO_Interface_bMDIO_Advanced_FwAlu_u1__A1_REG, CYREG_B0_UDB08_A1
.set MDIO_Interface_bMDIO_Advanced_FwAlu_u1__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set MDIO_Interface_bMDIO_Advanced_FwAlu_u1__D0_REG, CYREG_B0_UDB08_D0
.set MDIO_Interface_bMDIO_Advanced_FwAlu_u1__D1_REG, CYREG_B0_UDB08_D1
.set MDIO_Interface_bMDIO_Advanced_FwAlu_u1__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set MDIO_Interface_bMDIO_Advanced_FwAlu_u1__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set MDIO_Interface_bMDIO_Advanced_FwAlu_u1__F0_REG, CYREG_B0_UDB08_F0
.set MDIO_Interface_bMDIO_Advanced_FwAlu_u1__F1_REG, CYREG_B0_UDB08_F1
.set MDIO_Interface_bMDIO_Advanced_FwAlu_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set MDIO_Interface_bMDIO_Advanced_FwAlu_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set MDIO_Interface_bMDIO_Advanced_FwDmaStatus__0__MASK, 0x01
.set MDIO_Interface_bMDIO_Advanced_FwDmaStatus__0__POS, 0
.set MDIO_Interface_bMDIO_Advanced_FwDmaStatus__1__MASK, 0x02
.set MDIO_Interface_bMDIO_Advanced_FwDmaStatus__1__POS, 1
.set MDIO_Interface_bMDIO_Advanced_FwDmaStatus__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set MDIO_Interface_bMDIO_Advanced_FwDmaStatus__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set MDIO_Interface_bMDIO_Advanced_FwDmaStatus__MASK, 0x03
.set MDIO_Interface_bMDIO_Advanced_FwDmaStatus__MASK_REG, CYREG_B0_UDB07_MSK
.set MDIO_Interface_bMDIO_Advanced_FwDmaStatus__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set MDIO_Interface_bMDIO_Advanced_FwDmaStatus__STATUS_REG, CYREG_B0_UDB07_ST
.set MDIO_Interface_bMDIO_Advanced_MemTypeCfg__0__MASK, 0x01
.set MDIO_Interface_bMDIO_Advanced_MemTypeCfg__0__POS, 0
.set MDIO_Interface_bMDIO_Advanced_MemTypeCfg__1__MASK, 0x02
.set MDIO_Interface_bMDIO_Advanced_MemTypeCfg__1__POS, 1
.set MDIO_Interface_bMDIO_Advanced_MemTypeCfg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set MDIO_Interface_bMDIO_Advanced_MemTypeCfg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set MDIO_Interface_bMDIO_Advanced_MemTypeCfg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set MDIO_Interface_bMDIO_Advanced_MemTypeCfg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set MDIO_Interface_bMDIO_Advanced_MemTypeCfg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set MDIO_Interface_bMDIO_Advanced_MemTypeCfg__16BIT_MASK_MASK_REG, CYREG_B0_UDB01_02_MSK
.set MDIO_Interface_bMDIO_Advanced_MemTypeCfg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set MDIO_Interface_bMDIO_Advanced_MemTypeCfg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB01_02_MSK
.set MDIO_Interface_bMDIO_Advanced_MemTypeCfg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set MDIO_Interface_bMDIO_Advanced_MemTypeCfg__2__MASK, 0x04
.set MDIO_Interface_bMDIO_Advanced_MemTypeCfg__2__POS, 2
.set MDIO_Interface_bMDIO_Advanced_MemTypeCfg__3__MASK, 0x08
.set MDIO_Interface_bMDIO_Advanced_MemTypeCfg__3__POS, 3
.set MDIO_Interface_bMDIO_Advanced_MemTypeCfg__4__MASK, 0x10
.set MDIO_Interface_bMDIO_Advanced_MemTypeCfg__4__POS, 4
.set MDIO_Interface_bMDIO_Advanced_MemTypeCfg__5__MASK, 0x20
.set MDIO_Interface_bMDIO_Advanced_MemTypeCfg__5__POS, 5
.set MDIO_Interface_bMDIO_Advanced_MemTypeCfg__6__MASK, 0x40
.set MDIO_Interface_bMDIO_Advanced_MemTypeCfg__6__POS, 6
.set MDIO_Interface_bMDIO_Advanced_MemTypeCfg__7__MASK, 0x80
.set MDIO_Interface_bMDIO_Advanced_MemTypeCfg__7__POS, 7
.set MDIO_Interface_bMDIO_Advanced_MemTypeCfg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set MDIO_Interface_bMDIO_Advanced_MemTypeCfg__CONTROL_REG, CYREG_B0_UDB01_CTL
.set MDIO_Interface_bMDIO_Advanced_MemTypeCfg__CONTROL_ST_REG, CYREG_B0_UDB01_ST_CTL
.set MDIO_Interface_bMDIO_Advanced_MemTypeCfg__COUNT_REG, CYREG_B0_UDB01_CTL
.set MDIO_Interface_bMDIO_Advanced_MemTypeCfg__COUNT_ST_REG, CYREG_B0_UDB01_ST_CTL
.set MDIO_Interface_bMDIO_Advanced_MemTypeCfg__MASK, 0xFF
.set MDIO_Interface_bMDIO_Advanced_MemTypeCfg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set MDIO_Interface_bMDIO_Advanced_MemTypeCfg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set MDIO_Interface_bMDIO_Advanced_MemTypeCfg__PERIOD_REG, CYREG_B0_UDB01_MSK
.set MDIO_Interface_bMDIO_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set MDIO_Interface_bMDIO_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set MDIO_Interface_bMDIO_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set MDIO_Interface_bMDIO_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set MDIO_Interface_bMDIO_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set MDIO_Interface_bMDIO_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set MDIO_Interface_bMDIO_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set MDIO_Interface_bMDIO_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set MDIO_Interface_bMDIO_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set MDIO_Interface_bMDIO_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set MDIO_Interface_bMDIO_BitCounter__CONTROL_REG, CYREG_B0_UDB11_CTL
.set MDIO_Interface_bMDIO_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set MDIO_Interface_bMDIO_BitCounter__COUNT_REG, CYREG_B0_UDB11_CTL
.set MDIO_Interface_bMDIO_BitCounter__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set MDIO_Interface_bMDIO_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set MDIO_Interface_bMDIO_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set MDIO_Interface_bMDIO_BitCounter__PERIOD_REG, CYREG_B0_UDB11_MSK
.set MDIO_Interface_bMDIO_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set MDIO_Interface_bMDIO_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set MDIO_Interface_bMDIO_BitCounter_ST__MASK_REG, CYREG_B0_UDB11_MSK
.set MDIO_Interface_bMDIO_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set MDIO_Interface_bMDIO_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set MDIO_Interface_bMDIO_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set MDIO_Interface_bMDIO_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB11_ST_CTL
.set MDIO_Interface_bMDIO_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB11_ST_CTL
.set MDIO_Interface_bMDIO_BitCounter_ST__STATUS_REG, CYREG_B0_UDB11_ST
.set MDIO_Interface_bMDIO_CtlReg__0__MASK, 0x01
.set MDIO_Interface_bMDIO_CtlReg__0__POS, 0
.set MDIO_Interface_bMDIO_CtlReg__1__MASK, 0x02
.set MDIO_Interface_bMDIO_CtlReg__1__POS, 1
.set MDIO_Interface_bMDIO_CtlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set MDIO_Interface_bMDIO_CtlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set MDIO_Interface_bMDIO_CtlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set MDIO_Interface_bMDIO_CtlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set MDIO_Interface_bMDIO_CtlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set MDIO_Interface_bMDIO_CtlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set MDIO_Interface_bMDIO_CtlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set MDIO_Interface_bMDIO_CtlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set MDIO_Interface_bMDIO_CtlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set MDIO_Interface_bMDIO_CtlReg__2__MASK, 0x04
.set MDIO_Interface_bMDIO_CtlReg__2__POS, 2
.set MDIO_Interface_bMDIO_CtlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set MDIO_Interface_bMDIO_CtlReg__CONTROL_REG, CYREG_B0_UDB09_CTL
.set MDIO_Interface_bMDIO_CtlReg__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set MDIO_Interface_bMDIO_CtlReg__COUNT_REG, CYREG_B0_UDB09_CTL
.set MDIO_Interface_bMDIO_CtlReg__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set MDIO_Interface_bMDIO_CtlReg__MASK, 0x07
.set MDIO_Interface_bMDIO_CtlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set MDIO_Interface_bMDIO_CtlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set MDIO_Interface_bMDIO_CtlReg__PERIOD_REG, CYREG_B0_UDB09_MSK
.set MDIO_Interface_bMDIO_MdioDp_u0__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set MDIO_Interface_bMDIO_MdioDp_u0__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set MDIO_Interface_bMDIO_MdioDp_u0__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set MDIO_Interface_bMDIO_MdioDp_u0__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set MDIO_Interface_bMDIO_MdioDp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set MDIO_Interface_bMDIO_MdioDp_u0__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set MDIO_Interface_bMDIO_MdioDp_u0__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set MDIO_Interface_bMDIO_MdioDp_u0__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set MDIO_Interface_bMDIO_MdioDp_u0__A0_REG, CYREG_B1_UDB10_A0
.set MDIO_Interface_bMDIO_MdioDp_u0__A1_REG, CYREG_B1_UDB10_A1
.set MDIO_Interface_bMDIO_MdioDp_u0__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set MDIO_Interface_bMDIO_MdioDp_u0__D0_REG, CYREG_B1_UDB10_D0
.set MDIO_Interface_bMDIO_MdioDp_u0__D1_REG, CYREG_B1_UDB10_D1
.set MDIO_Interface_bMDIO_MdioDp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set MDIO_Interface_bMDIO_MdioDp_u0__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set MDIO_Interface_bMDIO_MdioDp_u0__F0_REG, CYREG_B1_UDB10_F0
.set MDIO_Interface_bMDIO_MdioDp_u0__F1_REG, CYREG_B1_UDB10_F1
.set MDIO_Interface_bMDIO_MdioDp_u1__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set MDIO_Interface_bMDIO_MdioDp_u1__A0_REG, CYREG_B1_UDB11_A0
.set MDIO_Interface_bMDIO_MdioDp_u1__A1_REG, CYREG_B1_UDB11_A1
.set MDIO_Interface_bMDIO_MdioDp_u1__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set MDIO_Interface_bMDIO_MdioDp_u1__D0_REG, CYREG_B1_UDB11_D0
.set MDIO_Interface_bMDIO_MdioDp_u1__D1_REG, CYREG_B1_UDB11_D1
.set MDIO_Interface_bMDIO_MdioDp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set MDIO_Interface_bMDIO_MdioDp_u1__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set MDIO_Interface_bMDIO_MdioDp_u1__F0_REG, CYREG_B1_UDB11_F0
.set MDIO_Interface_bMDIO_MdioDp_u1__F1_REG, CYREG_B1_UDB11_F1
.set MDIO_Interface_bMDIO_MdioDp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set MDIO_Interface_bMDIO_MdioDp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL

/* MDIO_Interface_CfgDMA1 */
.set MDIO_Interface_CfgDMA1__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set MDIO_Interface_CfgDMA1__DRQ_NUMBER, 1
.set MDIO_Interface_CfgDMA1__NUMBEROF_TDS, 0
.set MDIO_Interface_CfgDMA1__PRIORITY, 2
.set MDIO_Interface_CfgDMA1__TERMIN_EN, 0
.set MDIO_Interface_CfgDMA1__TERMIN_SEL, 0
.set MDIO_Interface_CfgDMA1__TERMOUT0_EN, 1
.set MDIO_Interface_CfgDMA1__TERMOUT0_SEL, 1
.set MDIO_Interface_CfgDMA1__TERMOUT1_EN, 0
.set MDIO_Interface_CfgDMA1__TERMOUT1_SEL, 0

/* MDIO_Interface_CfgDMA2 */
.set MDIO_Interface_CfgDMA2__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set MDIO_Interface_CfgDMA2__DRQ_NUMBER, 2
.set MDIO_Interface_CfgDMA2__NUMBEROF_TDS, 0
.set MDIO_Interface_CfgDMA2__PRIORITY, 2
.set MDIO_Interface_CfgDMA2__TERMIN_EN, 0
.set MDIO_Interface_CfgDMA2__TERMIN_SEL, 0
.set MDIO_Interface_CfgDMA2__TERMOUT0_EN, 0
.set MDIO_Interface_CfgDMA2__TERMOUT0_SEL, 0
.set MDIO_Interface_CfgDMA2__TERMOUT1_EN, 0
.set MDIO_Interface_CfgDMA2__TERMOUT1_SEL, 0

/* MDIO_Interface_EndAddrDMA */
.set MDIO_Interface_EndAddrDMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set MDIO_Interface_EndAddrDMA__DRQ_NUMBER, 3
.set MDIO_Interface_EndAddrDMA__NUMBEROF_TDS, 0
.set MDIO_Interface_EndAddrDMA__PRIORITY, 2
.set MDIO_Interface_EndAddrDMA__TERMIN_EN, 0
.set MDIO_Interface_EndAddrDMA__TERMIN_SEL, 0
.set MDIO_Interface_EndAddrDMA__TERMOUT0_EN, 0
.set MDIO_Interface_EndAddrDMA__TERMOUT0_SEL, 0
.set MDIO_Interface_EndAddrDMA__TERMOUT1_EN, 0
.set MDIO_Interface_EndAddrDMA__TERMOUT1_SEL, 0

/* MDIO_Interface_FwDMA1 */
.set MDIO_Interface_FwDMA1__DRQ_CTL, CYREG_IDMUX_DRQ_CTL1
.set MDIO_Interface_FwDMA1__DRQ_NUMBER, 4
.set MDIO_Interface_FwDMA1__NUMBEROF_TDS, 0
.set MDIO_Interface_FwDMA1__PRIORITY, 2
.set MDIO_Interface_FwDMA1__TERMIN_EN, 0
.set MDIO_Interface_FwDMA1__TERMIN_SEL, 0
.set MDIO_Interface_FwDMA1__TERMOUT0_EN, 1
.set MDIO_Interface_FwDMA1__TERMOUT0_SEL, 4
.set MDIO_Interface_FwDMA1__TERMOUT1_EN, 0
.set MDIO_Interface_FwDMA1__TERMOUT1_SEL, 0

/* MDIO_Interface_FwDMA2 */
.set MDIO_Interface_FwDMA2__DRQ_CTL, CYREG_IDMUX_DRQ_CTL1
.set MDIO_Interface_FwDMA2__DRQ_NUMBER, 5
.set MDIO_Interface_FwDMA2__NUMBEROF_TDS, 0
.set MDIO_Interface_FwDMA2__PRIORITY, 2
.set MDIO_Interface_FwDMA2__TERMIN_EN, 0
.set MDIO_Interface_FwDMA2__TERMIN_SEL, 0
.set MDIO_Interface_FwDMA2__TERMOUT0_EN, 1
.set MDIO_Interface_FwDMA2__TERMOUT0_SEL, 5
.set MDIO_Interface_FwDMA2__TERMOUT1_EN, 0
.set MDIO_Interface_FwDMA2__TERMOUT1_SEL, 0

/* MDIO_Interface_InfoDMA */
.set MDIO_Interface_InfoDMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL1
.set MDIO_Interface_InfoDMA__DRQ_NUMBER, 6
.set MDIO_Interface_InfoDMA__NUMBEROF_TDS, 0
.set MDIO_Interface_InfoDMA__PRIORITY, 2
.set MDIO_Interface_InfoDMA__TERMIN_EN, 0
.set MDIO_Interface_InfoDMA__TERMIN_SEL, 0
.set MDIO_Interface_InfoDMA__TERMOUT0_EN, 1
.set MDIO_Interface_InfoDMA__TERMOUT0_SEL, 6
.set MDIO_Interface_InfoDMA__TERMOUT1_EN, 0
.set MDIO_Interface_InfoDMA__TERMOUT1_SEL, 0

/* MDIO_Interface_RdDMA */
.set MDIO_Interface_RdDMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL1
.set MDIO_Interface_RdDMA__DRQ_NUMBER, 7
.set MDIO_Interface_RdDMA__NUMBEROF_TDS, 0
.set MDIO_Interface_RdDMA__PRIORITY, 2
.set MDIO_Interface_RdDMA__TERMIN_EN, 0
.set MDIO_Interface_RdDMA__TERMIN_SEL, 0
.set MDIO_Interface_RdDMA__TERMOUT0_EN, 0
.set MDIO_Interface_RdDMA__TERMOUT0_SEL, 0
.set MDIO_Interface_RdDMA__TERMOUT1_EN, 0
.set MDIO_Interface_RdDMA__TERMOUT1_SEL, 0

/* MDIO_Interface_StartAddrDMA */
.set MDIO_Interface_StartAddrDMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL2
.set MDIO_Interface_StartAddrDMA__DRQ_NUMBER, 8
.set MDIO_Interface_StartAddrDMA__NUMBEROF_TDS, 0
.set MDIO_Interface_StartAddrDMA__PRIORITY, 2
.set MDIO_Interface_StartAddrDMA__TERMIN_EN, 0
.set MDIO_Interface_StartAddrDMA__TERMIN_SEL, 0
.set MDIO_Interface_StartAddrDMA__TERMOUT0_EN, 0
.set MDIO_Interface_StartAddrDMA__TERMOUT0_SEL, 0
.set MDIO_Interface_StartAddrDMA__TERMOUT1_EN, 0
.set MDIO_Interface_StartAddrDMA__TERMOUT1_SEL, 0

/* MDIO_Interface_WrDMA */
.set MDIO_Interface_WrDMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL2
.set MDIO_Interface_WrDMA__DRQ_NUMBER, 9
.set MDIO_Interface_WrDMA__NUMBEROF_TDS, 0
.set MDIO_Interface_WrDMA__PRIORITY, 2
.set MDIO_Interface_WrDMA__TERMIN_EN, 0
.set MDIO_Interface_WrDMA__TERMIN_SEL, 0
.set MDIO_Interface_WrDMA__TERMOUT0_EN, 1
.set MDIO_Interface_WrDMA__TERMOUT0_SEL, 9
.set MDIO_Interface_WrDMA__TERMOUT1_EN, 0
.set MDIO_Interface_WrDMA__TERMOUT1_SEL, 0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 12
.set CYDEV_CHIP_DIE_PSOC5LP, 19
.set CYDEV_CHIP_DIE_PSOC5TM, 20
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 4
.set CYDEV_CHIP_FAMILY_FM3, 5
.set CYDEV_CHIP_FAMILY_FM4, 6
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 12
.set CYDEV_CHIP_MEMBER_4C, 18
.set CYDEV_CHIP_MEMBER_4D, 8
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 13
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 11
.set CYDEV_CHIP_MEMBER_4I, 17
.set CYDEV_CHIP_MEMBER_4J, 9
.set CYDEV_CHIP_MEMBER_4K, 10
.set CYDEV_CHIP_MEMBER_4L, 16
.set CYDEV_CHIP_MEMBER_4M, 15
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4P, 14
.set CYDEV_CHIP_MEMBER_4Q, 7
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 20
.set CYDEV_CHIP_MEMBER_5B, 19
.set CYDEV_CHIP_MEMBER_FM3, 24
.set CYDEV_CHIP_MEMBER_FM4, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 21
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 22
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 23
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000000F
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDIO0_MV, 3300
.set CYDEV_VDDIO1_MV, 3300
.set CYDEV_VDDIO2_MV, 3300
.set CYDEV_VDDIO3_MV, 3300
.set CYDEV_VIO0_MV, 3300
.set CYDEV_VIO1_MV, 3300
.set CYDEV_VIO2_MV, 3300
.set CYDEV_VIO3_MV, 3300
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set Dedicated_Output__INTTYPE, CYREG_PICU3_INTTYPE7
.set Dedicated_Output__MASK, 0x80
.set Dedicated_Output__PC, CYREG_PRT3_PC7
.set Dedicated_Output__PORT, 3
.set Dedicated_Output__SHIFT, 7
.set DMA_CHANNELS_USED__MASK0, 0x000003FF
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
