// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition"

// DATE "12/07/2018 08:20:47"

// 
// Device: Altera EPM1270T144C5 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ns/ 1 ps

module selecting_machine_test (
	clk,
	rst,
	BTN,
	row,
	col,
	digit_scan,
	digit_cath);
input 	clk;
input 	rst;
input 	[6:0] BTN;
output 	[7:0] row;
output 	[7:0] col;
output 	[7:0] digit_scan;
output 	[7:0] digit_cath;

// Design Ports Information
// row[0]	=>  Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
// row[1]	=>  Location: PIN_7,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
// row[2]	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
// row[3]	=>  Location: PIN_5,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
// row[4]	=>  Location: PIN_4,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
// row[5]	=>  Location: PIN_3,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
// row[6]	=>  Location: PIN_2,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
// row[7]	=>  Location: PIN_1,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
// col[0]	=>  Location: PIN_38,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
// col[1]	=>  Location: PIN_39,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
// col[2]	=>  Location: PIN_40,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
// col[3]	=>  Location: PIN_41,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
// col[4]	=>  Location: PIN_42,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
// col[5]	=>  Location: PIN_43,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
// col[6]	=>  Location: PIN_44,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
// col[7]	=>  Location: PIN_45,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
// digit_scan[0]	=>  Location: PIN_51,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
// digit_scan[1]	=>  Location: PIN_52,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
// digit_scan[2]	=>  Location: PIN_53,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
// digit_scan[3]	=>  Location: PIN_55,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
// digit_scan[4]	=>  Location: PIN_57,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
// digit_scan[5]	=>  Location: PIN_58,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
// digit_scan[6]	=>  Location: PIN_59,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
// digit_scan[7]	=>  Location: PIN_62,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
// digit_cath[0]	=>  Location: PIN_63,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
// digit_cath[1]	=>  Location: PIN_66,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
// digit_cath[2]	=>  Location: PIN_67,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
// digit_cath[3]	=>  Location: PIN_68,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
// digit_cath[4]	=>  Location: PIN_69,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
// digit_cath[5]	=>  Location: PIN_70,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
// digit_cath[6]	=>  Location: PIN_30,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
// digit_cath[7]	=>  Location: PIN_31,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
// rst	=>  Location: PIN_124,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BTN[6]	=>  Location: PIN_123,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BTN[5]	=>  Location: PIN_122,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BTN[4]	=>  Location: PIN_121,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BTN[3]	=>  Location: PIN_91,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BTN[2]	=>  Location: PIN_89,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BTN[1]	=>  Location: PIN_20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BTN[0]	=>  Location: PIN_61,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("selecting_machine_test_v.sdo");
// synopsys translate_on

wire \clk~combout ;
wire \u_clk_500|Add0~30_combout ;
wire \u_clk_500|Add0~0_combout ;
wire \u_clk_500|Add0~2 ;
wire \u_clk_500|Add0~2COUT1_144 ;
wire \u_clk_500|Add0~5_combout ;
wire \u_clk_500|Add0~7 ;
wire \u_clk_500|Add0~7COUT1_145 ;
wire \u_clk_500|Add0~20_combout ;
wire \u_clk_500|Add0~32 ;
wire \u_clk_500|Add0~32COUT1_141 ;
wire \u_clk_500|Add0~25_combout ;
wire \u_clk_500|Add0~22 ;
wire \u_clk_500|Add0~22COUT1_146 ;
wire \u_clk_500|Add0~35_combout ;
wire \u_clk_500|Add0~27 ;
wire \u_clk_500|Add0~27COUT1_142 ;
wire \u_clk_500|Add0~15_combout ;
wire \u_clk_500|Add0~17 ;
wire \u_clk_500|Add0~17COUT1_143 ;
wire \u_clk_500|Add0~10_combout ;
wire \u_clk_500|Add0~12 ;
wire \u_clk_500|Add0~37 ;
wire \u_clk_500|Add0~37COUT1_147 ;
wire \u_clk_500|Add0~40_combout ;
wire \u_clk_500|Add0~42 ;
wire \u_clk_500|Add0~60_combout ;
wire \u_clk_500|Add0~45_combout ;
wire \u_clk_500|Add0~47 ;
wire \u_clk_500|Add0~47COUT1_148 ;
wire \u_clk_500|Add0~50_combout ;
wire \u_clk_500|Add0~52 ;
wire \u_clk_500|Add0~52COUT1_149 ;
wire \u_clk_500|Add0~55_combout ;
wire \u_clk_500|Add0~57 ;
wire \u_clk_500|Add0~57COUT1_150 ;
wire \u_clk_500|Add0~70_combout ;
wire \u_clk_500|Add0~62 ;
wire \u_clk_500|Add0~62COUT1_152 ;
wire \u_clk_500|Add0~65_combout ;
wire \u_clk_500|Add0~72 ;
wire \u_clk_500|Add0~72COUT1_151 ;
wire \u_clk_500|Add0~75_combout ;
wire \u_clk_500|Add0~77 ;
wire \u_clk_500|Add0~67 ;
wire \u_clk_500|Add0~67COUT1_153 ;
wire \u_clk_500|Add0~80_combout ;
wire \u_clk_500|Add0~95_combout ;
wire \u_clk_500|Add0~82 ;
wire \u_clk_500|Add0~82COUT1_154 ;
wire \u_clk_500|Add0~85_combout ;
wire \u_clk_500|Add0~87 ;
wire \u_clk_500|Add0~87COUT1_155 ;
wire \u_clk_500|Add0~90_combout ;
wire \u_clk_500|Add0~92 ;
wire \u_clk_500|Add0~97 ;
wire \u_clk_500|Add0~97COUT1_156 ;
wire \u_clk_500|Add0~100_combout ;
wire \u_clk_500|Add0~102 ;
wire \u_clk_500|Add0~102COUT1_157 ;
wire \u_clk_500|Add0~105_combout ;
wire \u_clk_500|Add0~107 ;
wire \u_clk_500|Add0~107COUT1_158 ;
wire \u_clk_500|Add0~110_combout ;
wire \u_clk_500|Add0~112 ;
wire \u_clk_500|Add0~112COUT1_159 ;
wire \u_clk_500|Add0~115_combout ;
wire \u_clk_500|Add0~117 ;
wire \u_clk_500|Add0~122COUT1_160 ;
wire \u_clk_500|Add0~127 ;
wire \u_clk_500|Add0~127COUT1_161 ;
wire \u_clk_500|Add0~130_combout ;
wire \u_clk_500|Add0~132 ;
wire \u_clk_500|Add0~132COUT1_162 ;
wire \u_clk_500|Add0~135_combout ;
wire \u_clk_500|Add0~120_combout ;
wire \u_clk_500|Add0~122 ;
wire \u_clk_500|Add0~125_combout ;
wire \u_clk_500|Equal0~7 ;
wire \u_clk_500|Equal0~5 ;
wire \u_clk_500|Equal0~6 ;
wire \u_clk_500|Equal0~1 ;
wire \u_clk_500|Equal0~0 ;
wire \u_clk_500|Equal0~2 ;
wire \u_clk_500|Equal0~3 ;
wire \u_clk_500|Equal0~4_combout ;
wire \u_clk_500|Equal0~8_combout ;
wire \u_clk_500|clkout~regout ;
wire \rst~combout ;
wire \u_clk_6|Add0~55_combout ;
wire \u_clk_6|Add0~57 ;
wire \u_clk_6|Add0~57COUT1_141 ;
wire \u_clk_6|Add0~50_combout ;
wire \u_clk_6|Add0~52 ;
wire \u_clk_6|Add0~52COUT1_142 ;
wire \u_clk_6|Add0~45_combout ;
wire \u_clk_6|Add0~47 ;
wire \u_clk_6|Add0~47COUT1_143 ;
wire \u_clk_6|Add0~40_combout ;
wire \u_clk_6|Add0~42 ;
wire \u_clk_6|Add0~35_combout ;
wire \u_clk_6|Add0~37 ;
wire \u_clk_6|Add0~37COUT1_144 ;
wire \u_clk_6|Add0~20_combout ;
wire \u_clk_6|Add0~22 ;
wire \u_clk_6|Add0~22COUT1_145 ;
wire \u_clk_6|Add0~30_combout ;
wire \u_clk_6|Add0~32 ;
wire \u_clk_6|Add0~32COUT1_146 ;
wire \u_clk_6|Add0~25_combout ;
wire \u_clk_6|Add0~27 ;
wire \u_clk_6|Add0~27COUT1_147 ;
wire \u_clk_6|Add0~15_combout ;
wire \u_clk_6|Add0~17 ;
wire \u_clk_6|Add0~10_combout ;
wire \u_clk_6|Add0~12 ;
wire \u_clk_6|Add0~12COUT1_148 ;
wire \u_clk_6|Add0~5_combout ;
wire \u_clk_6|Add0~7 ;
wire \u_clk_6|Add0~7COUT1_149 ;
wire \u_clk_6|Add0~0_combout ;
wire \u_clk_6|Add0~2 ;
wire \u_clk_6|Add0~2COUT1_150 ;
wire \u_clk_6|Add0~60_combout ;
wire \u_clk_6|Add0~62 ;
wire \u_clk_6|Add0~62COUT1_151 ;
wire \u_clk_6|Add0~65_combout ;
wire \u_clk_6|Add0~67 ;
wire \u_clk_6|Add0~90_combout ;
wire \u_clk_6|Add0~75_combout ;
wire \u_clk_6|Add0~77 ;
wire \u_clk_6|Add0~77COUT1_152 ;
wire \u_clk_6|Add0~70_combout ;
wire \u_clk_6|Add0~72 ;
wire \u_clk_6|Add0~72COUT1_153 ;
wire \u_clk_6|Add0~95_combout ;
wire \u_clk_6|Add0~97 ;
wire \u_clk_6|Add0~97COUT1_154 ;
wire \u_clk_6|Add0~80_combout ;
wire \u_clk_6|Add0~82 ;
wire \u_clk_6|Add0~82COUT1_155 ;
wire \u_clk_6|Add0~85_combout ;
wire \u_clk_6|Add0~87 ;
wire \u_clk_6|Add0~92 ;
wire \u_clk_6|Add0~92COUT1_156 ;
wire \u_clk_6|Add0~100_combout ;
wire \u_clk_6|Add0~102 ;
wire \u_clk_6|Add0~102COUT1_157 ;
wire \u_clk_6|Add0~105_combout ;
wire \u_clk_6|Add0~107 ;
wire \u_clk_6|Add0~107COUT1_158 ;
wire \u_clk_6|Add0~115_combout ;
wire \u_clk_6|Add0~117 ;
wire \u_clk_6|Add0~117COUT1_159 ;
wire \u_clk_6|Add0~110_combout ;
wire \u_clk_6|Add0~112 ;
wire \u_clk_6|Add0~120_combout ;
wire \u_clk_6|Add0~122 ;
wire \u_clk_6|Add0~122COUT1_160 ;
wire \u_clk_6|Add0~125_combout ;
wire \u_clk_6|Add0~127 ;
wire \u_clk_6|Add0~127COUT1_161 ;
wire \u_clk_6|Add0~130_combout ;
wire \u_clk_6|Add0~132 ;
wire \u_clk_6|Add0~132COUT1_162 ;
wire \u_clk_6|Add0~135_combout ;
wire \u_clk_6|Equal0~7 ;
wire \u_clk_6|Equal0~5 ;
wire \u_clk_6|Equal0~6 ;
wire \u_clk_6|Equal0~2 ;
wire \u_clk_6|Equal0~1 ;
wire \u_clk_6|Equal0~0 ;
wire \u_clk_6|Equal0~3 ;
wire \u_clk_6|Equal0~4_combout ;
wire \u_clk_6|Equal0~8_combout ;
wire \u_clk_6|clkout~regout ;
wire \u_debounce|WideOr0~0 ;
wire \u_debounce|WideOr0~2 ;
wire \u_debounce|WideOr0~1 ;
wire \u_debounce|WideOr0~3_combout ;
wire \u_debounce|cnt[0]~5 ;
wire \u_debounce|cnt[0]~5COUT1_37 ;
wire \u_debounce|cnt[1]~7 ;
wire \u_debounce|cnt[1]~7COUT1_38 ;
wire \u_debounce|cnt[2]~9 ;
wire \u_debounce|cnt[2]~9COUT1_39 ;
wire \u_debounce|cnt[3]~11 ;
wire \u_debounce|cnt[4]~13 ;
wire \u_debounce|cnt[4]~13COUT1_40 ;
wire \u_debounce|cnt[5]~15 ;
wire \u_debounce|cnt[5]~15COUT1_41 ;
wire \u_debounce|cnt[6]~17 ;
wire \u_debounce|cnt[6]~17COUT1_42 ;
wire \u_debounce|cnt[7]~19 ;
wire \u_debounce|cnt[7]~19COUT1_43 ;
wire \u_debounce|cnt[8]~21 ;
wire \u_debounce|cnt[9]~23 ;
wire \u_debounce|cnt[9]~23COUT1_44 ;
wire \u_debounce|cnt[10]~25 ;
wire \u_debounce|cnt[10]~25COUT1_45 ;
wire \u_debounce|cnt[11]~27 ;
wire \u_debounce|cnt[11]~27COUT1_46 ;
wire \u_debounce|cnt[12]~29 ;
wire \u_debounce|cnt[12]~29COUT1_47 ;
wire \u_debounce|cnt[13]~31 ;
wire \u_debounce|cnt[14]~33 ;
wire \u_debounce|cnt[14]~33COUT1_48 ;
wire \u_debounce|cnt[15]~35 ;
wire \u_debounce|cnt[15]~35COUT1_49 ;
wire \u_debounce|cnt[16]~1 ;
wire \u_debounce|cnt[16]~1COUT1_50 ;
wire \u_debounce|Equal0~0_combout ;
wire \u_debounce|Equal0~1_combout ;
wire \u_debounce|Equal0~2_combout ;
wire \u_debounce|Equal0~3_combout ;
wire \u_debounce|Equal0~4_combout ;
wire \u_debounce|Equal0~5_combout ;
wire \u_flag|always0~0 ;
wire \u_sequencer_chi|Add0~0_combout ;
wire \u2|col_temp[27]~0_combout ;
wire \u2|Mux7~0_combout ;
wire \u2|Mux7~1_combout ;
wire \u2|Mux6~2_combout ;
wire \u2|Mux6~0_combout ;
wire \u2|Mux6~1_combout ;
wire \u2|Mux7~3_combout ;
wire \u2|Mux7~6_combout ;
wire \u2|Mux7~4_combout ;
wire \u2|Mux7~5_combout ;
wire \u2|Mux5~0_combout ;
wire \u2|Mux7~7 ;
wire \u2|Mux7~8_combout ;
wire \u2|Mux4~1_combout ;
wire \u2|Mux4~2_combout ;
wire \u2|Mux7~11_combout ;
wire \u2|Mux7~9_combout ;
wire \u2|Mux7~10_combout ;
wire \u2|Mux3~0_combout ;
wire \u2|Mux2~0_combout ;
wire \u2|Mux2~1_combout ;
wire \u2|Mux2~2_combout ;
wire \u2|Mux7~13_combout ;
wire \u2|Mux7~12_combout ;
wire \u2|Mux1~0_combout ;
wire \u2|Mux1~1_combout ;
wire \u2|Mux0~0_combout ;
wire \u2|Mux0~1_combout ;
wire \u2|Mux0~2_combout ;
wire \u_clk_2|Add0~35_combout ;
wire \u_clk_2|Add0~37 ;
wire \u_clk_2|Add0~37COUT1_141 ;
wire \u_clk_2|Add0~30_combout ;
wire \u_clk_2|Add0~32 ;
wire \u_clk_2|Add0~32COUT1_142 ;
wire \u_clk_2|Add0~25_combout ;
wire \u_clk_2|Add0~27 ;
wire \u_clk_2|Add0~27COUT1_143 ;
wire \u_clk_2|Add0~20_combout ;
wire \u_clk_2|Add0~22 ;
wire \u_clk_2|Add0~15_combout ;
wire \u_clk_2|Add0~17 ;
wire \u_clk_2|Add0~17COUT1_144 ;
wire \u_clk_2|Add0~5_combout ;
wire \u_clk_2|Add0~7 ;
wire \u_clk_2|Add0~7COUT1_145 ;
wire \u_clk_2|Add0~10_combout ;
wire \u_clk_2|Add0~12 ;
wire \u_clk_2|Add0~12COUT1_146 ;
wire \u_clk_2|Add0~0_combout ;
wire \u_clk_2|Add0~2 ;
wire \u_clk_2|Add0~2COUT1_147 ;
wire \u_clk_2|Add0~40_combout ;
wire \u_clk_2|Add0~42 ;
wire \u_clk_2|Add0~70_combout ;
wire \u_clk_2|Add0~72 ;
wire \u_clk_2|Add0~72COUT1_152 ;
wire \u_clk_2|Add0~75_combout ;
wire \u_clk_2|Add0~50_combout ;
wire \u_clk_2|Add0~52 ;
wire \u_clk_2|Add0~52COUT1_148 ;
wire \u_clk_2|Add0~45_combout ;
wire \u_clk_2|Add0~47 ;
wire \u_clk_2|Add0~47COUT1_149 ;
wire \u_clk_2|Add0~55_combout ;
wire \u_clk_2|Add0~57 ;
wire \u_clk_2|Add0~57COUT1_150 ;
wire \u_clk_2|Add0~65_combout ;
wire \u_clk_2|Add0~67 ;
wire \u_clk_2|Add0~67COUT1_151 ;
wire \u_clk_2|Add0~60_combout ;
wire \u_clk_2|Add0~62 ;
wire \u_clk_2|Add0~77 ;
wire \u_clk_2|Add0~77COUT1_153 ;
wire \u_clk_2|Add0~90_combout ;
wire \u_clk_2|Add0~92 ;
wire \u_clk_2|Add0~92COUT1_154 ;
wire \u_clk_2|Add0~80_combout ;
wire \u_clk_2|Add0~82 ;
wire \u_clk_2|Add0~82COUT1_155 ;
wire \u_clk_2|Add0~85_combout ;
wire \u_clk_2|Add0~87 ;
wire \u_clk_2|Add0~95_combout ;
wire \u_clk_2|Equal0~5 ;
wire \u_clk_2|Add0~97 ;
wire \u_clk_2|Add0~97COUT1_156 ;
wire \u_clk_2|Add0~105_combout ;
wire \u_clk_2|Add0~107 ;
wire \u_clk_2|Add0~107COUT1_157 ;
wire \u_clk_2|Add0~100_combout ;
wire \u_clk_2|Add0~102 ;
wire \u_clk_2|Add0~102COUT1_158 ;
wire \u_clk_2|Add0~110_combout ;
wire \u_clk_2|Add0~112 ;
wire \u_clk_2|Add0~112COUT1_159 ;
wire \u_clk_2|Add0~115_combout ;
wire \u_clk_2|Equal0~6 ;
wire \u_clk_2|Add0~117 ;
wire \u_clk_2|Add0~122COUT1_160 ;
wire \u_clk_2|Add0~127 ;
wire \u_clk_2|Add0~127COUT1_161 ;
wire \u_clk_2|Add0~130_combout ;
wire \u_clk_2|Add0~132 ;
wire \u_clk_2|Add0~132COUT1_162 ;
wire \u_clk_2|Add0~135_combout ;
wire \u_clk_2|Add0~120_combout ;
wire \u_clk_2|Add0~122 ;
wire \u_clk_2|Add0~125_combout ;
wire \u_clk_2|Equal0~7 ;
wire \u_clk_2|Equal0~3 ;
wire \u_clk_2|Equal0~1 ;
wire \u_clk_2|Equal0~0 ;
wire \u_clk_2|Equal0~2 ;
wire \u_clk_2|Equal0~4_combout ;
wire \u_clk_2|Equal0~8_combout ;
wire \u_clk_2|clkout~regout ;
wire \u_flag|always0~1 ;
wire \u_flag|flag[4]~0 ;
wire \u_flag|always0~2 ;
wire \u_flag|always0~3 ;
wire \u_flag|flag[0]~3_combout ;
wire \u_clk_3|Add0~35_combout ;
wire \u_clk_3|Add0~37 ;
wire \u_clk_3|Add0~37COUT1_141 ;
wire \u_clk_3|Add0~30_combout ;
wire \u_clk_3|Add0~32 ;
wire \u_clk_3|Add0~32COUT1_142 ;
wire \u_clk_3|Add0~25_combout ;
wire \u_clk_3|Add0~27 ;
wire \u_clk_3|Add0~27COUT1_143 ;
wire \u_clk_3|Add0~20_combout ;
wire \u_clk_3|Add0~22 ;
wire \u_clk_3|Add0~15_combout ;
wire \u_clk_3|Add0~17 ;
wire \u_clk_3|Add0~17COUT1_144 ;
wire \u_clk_3|Add0~10_combout ;
wire \u_clk_3|Add0~12 ;
wire \u_clk_3|Add0~12COUT1_145 ;
wire \u_clk_3|Add0~0_combout ;
wire \u_clk_3|Add0~2 ;
wire \u_clk_3|Add0~2COUT1_146 ;
wire \u_clk_3|Add0~5_combout ;
wire \u_clk_3|Add0~7 ;
wire \u_clk_3|Add0~7COUT1_147 ;
wire \u_clk_3|Add0~40_combout ;
wire \u_clk_3|Add0~42 ;
wire \u_clk_3|Add0~60_combout ;
wire \u_clk_3|Add0~62 ;
wire \u_clk_3|Add0~62COUT1_152 ;
wire \u_clk_3|Add0~75_combout ;
wire \u_clk_3|Add0~45_combout ;
wire \u_clk_3|Add0~47 ;
wire \u_clk_3|Add0~47COUT1_148 ;
wire \u_clk_3|Add0~55_combout ;
wire \u_clk_3|Add0~57 ;
wire \u_clk_3|Add0~57COUT1_149 ;
wire \u_clk_3|Add0~50_combout ;
wire \u_clk_3|Add0~52 ;
wire \u_clk_3|Add0~52COUT1_150 ;
wire \u_clk_3|Add0~65_combout ;
wire \u_clk_3|Add0~67 ;
wire \u_clk_3|Add0~67COUT1_151 ;
wire \u_clk_3|Add0~70_combout ;
wire \u_clk_3|Add0~72 ;
wire \u_clk_3|Add0~77 ;
wire \u_clk_3|Add0~77COUT1_153 ;
wire \u_clk_3|Add0~92COUT1_154 ;
wire \u_clk_3|Add0~97COUT1_155 ;
wire \u_clk_3|Add0~82 ;
wire \u_clk_3|Add0~85_combout ;
wire \u_clk_3|Add0~90_combout ;
wire \u_clk_3|Add0~92 ;
wire \u_clk_3|Add0~95_combout ;
wire \u_clk_3|Add0~97 ;
wire \u_clk_3|Add0~80_combout ;
wire \u_clk_3|Equal0~5 ;
wire \u_clk_3|Add0~87 ;
wire \u_clk_3|Add0~87COUT1_156 ;
wire \u_clk_3|Add0~105_combout ;
wire \u_clk_3|Add0~107 ;
wire \u_clk_3|Add0~107COUT1_157 ;
wire \u_clk_3|Add0~110_combout ;
wire \u_clk_3|Add0~112 ;
wire \u_clk_3|Add0~112COUT1_158 ;
wire \u_clk_3|Add0~100_combout ;
wire \u_clk_3|Add0~102 ;
wire \u_clk_3|Add0~102COUT1_159 ;
wire \u_clk_3|Add0~115_combout ;
wire \u_clk_3|Add0~117 ;
wire \u_clk_3|Add0~120_combout ;
wire \u_clk_3|Add0~122 ;
wire \u_clk_3|Add0~122COUT1_160 ;
wire \u_clk_3|Add0~125_combout ;
wire \u_clk_3|Add0~127 ;
wire \u_clk_3|Add0~127COUT1_161 ;
wire \u_clk_3|Add0~130_combout ;
wire \u_clk_3|Add0~132 ;
wire \u_clk_3|Add0~132COUT1_162 ;
wire \u_clk_3|Add0~135_combout ;
wire \u_clk_3|Equal0~7 ;
wire \u_clk_3|Equal0~2 ;
wire \u_clk_3|Equal0~0 ;
wire \u_clk_3|Equal0~3 ;
wire \u_clk_3|Equal0~1 ;
wire \u_clk_3|Equal0~4_combout ;
wire \u_clk_3|Equal0~6 ;
wire \u_clk_3|Equal0~8_combout ;
wire \u_clk_3|clkout~regout ;
wire \u_clk_1|Add0~50_combout ;
wire \u_clk_1|Add0~52 ;
wire \u_clk_1|Add0~52COUT1_148 ;
wire \u_clk_1|Add0~40_combout ;
wire \u_clk_1|Add0~35_combout ;
wire \u_clk_1|Add0~10_combout ;
wire \u_clk_1|Add0~12 ;
wire \u_clk_1|Add0~12COUT1_144 ;
wire \u_clk_1|Add0~5_combout ;
wire \u_clk_1|Add0~7 ;
wire \u_clk_1|Add0~7COUT1_145 ;
wire \u_clk_1|Add0~0_combout ;
wire \u_clk_1|Add0~2 ;
wire \u_clk_1|Add0~2COUT1_146 ;
wire \u_clk_1|Add0~20_combout ;
wire \u_clk_1|Add0~37 ;
wire \u_clk_1|Add0~37COUT1_141 ;
wire \u_clk_1|Add0~30_combout ;
wire \u_clk_1|Add0~32 ;
wire \u_clk_1|Add0~32COUT1_142 ;
wire \u_clk_1|Add0~25_combout ;
wire \u_clk_1|Add0~27 ;
wire \u_clk_1|Add0~27COUT1_143 ;
wire \u_clk_1|Add0~15_combout ;
wire \u_clk_1|Add0~17 ;
wire \u_clk_1|Add0~22 ;
wire \u_clk_1|Add0~22COUT1_147 ;
wire \u_clk_1|Add0~45_combout ;
wire \u_clk_1|Add0~42 ;
wire \u_clk_1|Add0~42COUT1_149 ;
wire \u_clk_1|Add0~55_combout ;
wire \u_clk_1|Add0~47 ;
wire \u_clk_1|Add0~75_combout ;
wire \u_clk_1|Add0~77 ;
wire \u_clk_1|Add0~77COUT1_152 ;
wire \u_clk_1|Add0~60_combout ;
wire \u_clk_1|Add0~57 ;
wire \u_clk_1|Add0~57COUT1_150 ;
wire \u_clk_1|Add0~65_combout ;
wire \u_clk_1|Add0~67 ;
wire \u_clk_1|Add0~67COUT1_151 ;
wire \u_clk_1|Add0~70_combout ;
wire \u_clk_1|Add0~72 ;
wire \u_clk_1|Add0~62 ;
wire \u_clk_1|Add0~62COUT1_153 ;
wire \u_clk_1|Add0~95_combout ;
wire \u_clk_1|Add0~90_combout ;
wire \u_clk_1|Add0~97 ;
wire \u_clk_1|Add0~97COUT1_154 ;
wire \u_clk_1|Add0~80_combout ;
wire \u_clk_1|Add0~82 ;
wire \u_clk_1|Add0~82COUT1_155 ;
wire \u_clk_1|Add0~85_combout ;
wire \u_clk_1|Add0~87 ;
wire \u_clk_1|Add0~92 ;
wire \u_clk_1|Add0~92COUT1_156 ;
wire \u_clk_1|Add0~100_combout ;
wire \u_clk_1|Add0~102 ;
wire \u_clk_1|Add0~102COUT1_157 ;
wire \u_clk_1|Add0~105_combout ;
wire \u_clk_1|Add0~107 ;
wire \u_clk_1|Add0~107COUT1_158 ;
wire \u_clk_1|Add0~110_combout ;
wire \u_clk_1|Add0~112 ;
wire \u_clk_1|Add0~112COUT1_159 ;
wire \u_clk_1|Add0~115_combout ;
wire \u_clk_1|Equal0~6 ;
wire \u_clk_1|Add0~117 ;
wire \u_clk_1|Add0~122COUT1_160 ;
wire \u_clk_1|Add0~127 ;
wire \u_clk_1|Add0~127COUT1_161 ;
wire \u_clk_1|Add0~130_combout ;
wire \u_clk_1|Add0~120_combout ;
wire \u_clk_1|Add0~132 ;
wire \u_clk_1|Add0~132COUT1_162 ;
wire \u_clk_1|Add0~135_combout ;
wire \u_clk_1|Add0~122 ;
wire \u_clk_1|Add0~125_combout ;
wire \u_clk_1|Equal0~7 ;
wire \u_clk_1|Equal0~5 ;
wire \u_clk_1|Equal0~0 ;
wire \u_clk_1|Equal0~2 ;
wire \u_clk_1|Equal0~3 ;
wire \u_clk_1|Equal0~1 ;
wire \u_clk_1|Equal0~4_combout ;
wire \u_clk_1|Equal0~8_combout ;
wire \u_clk_1|clkout~regout ;
wire \u_flag|always0~4 ;
wire \u_clk_0|Add0~40_combout ;
wire \u_clk_0|Add0~42 ;
wire \u_clk_0|Add0~42COUT1_148 ;
wire \u_clk_0|Add0~50_combout ;
wire \u_clk_0|Add0~52 ;
wire \u_clk_0|Add0~52COUT1_149 ;
wire \u_clk_0|Add0~55_combout ;
wire \u_clk_0|Add0~35_combout ;
wire \u_clk_0|Add0~37 ;
wire \u_clk_0|Add0~37COUT1_141 ;
wire \u_clk_0|Add0~30_combout ;
wire \u_clk_0|Add0~32 ;
wire \u_clk_0|Add0~32COUT1_142 ;
wire \u_clk_0|Add0~25_combout ;
wire \u_clk_0|Add0~27 ;
wire \u_clk_0|Add0~27COUT1_143 ;
wire \u_clk_0|Add0~20_combout ;
wire \u_clk_0|Add0~22 ;
wire \u_clk_0|Add0~10_combout ;
wire \u_clk_0|Add0~12 ;
wire \u_clk_0|Add0~12COUT1_144 ;
wire \u_clk_0|Add0~15_combout ;
wire \u_clk_0|Add0~17 ;
wire \u_clk_0|Add0~17COUT1_145 ;
wire \u_clk_0|Add0~5_combout ;
wire \u_clk_0|Add0~7 ;
wire \u_clk_0|Add0~7COUT1_146 ;
wire \u_clk_0|Add0~0_combout ;
wire \u_clk_0|Add0~2 ;
wire \u_clk_0|Add0~2COUT1_147 ;
wire \u_clk_0|Add0~45_combout ;
wire \u_clk_0|Add0~47 ;
wire \u_clk_0|Add0~57 ;
wire \u_clk_0|Add0~57COUT1_150 ;
wire \u_clk_0|Add0~60_combout ;
wire \u_clk_0|Add0~70_combout ;
wire \u_clk_0|Add0~72 ;
wire \u_clk_0|Add0~72COUT1_152 ;
wire \u_clk_0|Add0~75_combout ;
wire \u_clk_0|Add0~62 ;
wire \u_clk_0|Add0~62COUT1_151 ;
wire \u_clk_0|Add0~65_combout ;
wire \u_clk_0|Add0~67 ;
wire \u_clk_0|Add0~77 ;
wire \u_clk_0|Add0~77COUT1_153 ;
wire \u_clk_0|Add0~80_combout ;
wire \u_clk_0|Add0~82 ;
wire \u_clk_0|Add0~82COUT1_154 ;
wire \u_clk_0|Add0~85_combout ;
wire \u_clk_0|Add0~87 ;
wire \u_clk_0|Add0~87COUT1_155 ;
wire \u_clk_0|Add0~90_combout ;
wire \u_clk_0|Add0~95_combout ;
wire \u_clk_0|Add0~92 ;
wire \u_clk_0|Add0~97 ;
wire \u_clk_0|Add0~97COUT1_156 ;
wire \u_clk_0|Add0~100_combout ;
wire \u_clk_0|Add0~102 ;
wire \u_clk_0|Add0~102COUT1_157 ;
wire \u_clk_0|Add0~105_combout ;
wire \u_clk_0|Add0~107 ;
wire \u_clk_0|Add0~107COUT1_158 ;
wire \u_clk_0|Add0~110_combout ;
wire \u_clk_0|Add0~112 ;
wire \u_clk_0|Add0~112COUT1_159 ;
wire \u_clk_0|Add0~115_combout ;
wire \u_clk_0|Add0~117 ;
wire \u_clk_0|Add0~122COUT1_160 ;
wire \u_clk_0|Add0~127 ;
wire \u_clk_0|Add0~127COUT1_161 ;
wire \u_clk_0|Add0~130_combout ;
wire \u_clk_0|Add0~132 ;
wire \u_clk_0|Add0~132COUT1_162 ;
wire \u_clk_0|Add0~135_combout ;
wire \u_clk_0|Add0~120_combout ;
wire \u_clk_0|Add0~122 ;
wire \u_clk_0|Add0~125_combout ;
wire \u_clk_0|Equal0~7 ;
wire \u_clk_0|Equal0~6 ;
wire \u_clk_0|Equal0~5 ;
wire \u_clk_0|Equal0~2 ;
wire \u_clk_0|Equal0~1 ;
wire \u_clk_0|Equal0~0 ;
wire \u_clk_0|Equal0~3 ;
wire \u_clk_0|Equal0~4_combout ;
wire \u_clk_0|Equal0~8_combout ;
wire \u_clk_0|clkout~regout ;
wire \u_flag|flag[0]~6 ;
wire \u_decode_seg|Mux6~0_combout ;
wire \u_decode_seg|Mux6~1_combout ;
wire \u_clk_4|Add0~45_combout ;
wire \u_clk_4|Add0~25_combout ;
wire \u_clk_4|Add0~27 ;
wire \u_clk_4|Add0~27COUT1_144 ;
wire \u_clk_4|Add0~20_combout ;
wire \u_clk_4|Add0~22 ;
wire \u_clk_4|Add0~22COUT1_145 ;
wire \u_clk_4|Add0~5_combout ;
wire \u_clk_4|Add0~7 ;
wire \u_clk_4|Add0~7COUT1_146 ;
wire \u_clk_4|Add0~0_combout ;
wire \u_clk_4|Add0~10_combout ;
wire \u_clk_4|Add0~12 ;
wire \u_clk_4|Add0~12COUT1_148 ;
wire \u_clk_4|Add0~50_combout ;
wire \u_clk_4|Add0~52 ;
wire \u_clk_4|Add0~52COUT1_149 ;
wire \u_clk_4|Add0~55_combout ;
wire \u_clk_4|Add0~47 ;
wire \u_clk_4|Add0~47COUT1_141 ;
wire \u_clk_4|Add0~40_combout ;
wire \u_clk_4|Add0~42 ;
wire \u_clk_4|Add0~42COUT1_142 ;
wire \u_clk_4|Add0~35_combout ;
wire \u_clk_4|Add0~37 ;
wire \u_clk_4|Add0~37COUT1_143 ;
wire \u_clk_4|Add0~30_combout ;
wire \u_clk_4|Add0~32 ;
wire \u_clk_4|Add0~2 ;
wire \u_clk_4|Add0~2COUT1_147 ;
wire \u_clk_4|Add0~15_combout ;
wire \u_clk_4|Add0~17 ;
wire \u_clk_4|Add0~57 ;
wire \u_clk_4|Add0~57COUT1_150 ;
wire \u_clk_4|Add0~60_combout ;
wire \u_clk_4|Add0~62 ;
wire \u_clk_4|Add0~62COUT1_151 ;
wire \u_clk_4|Add0~65_combout ;
wire \u_clk_4|Add0~67 ;
wire \u_clk_4|Add0~95_combout ;
wire \u_clk_4|Add0~70_combout ;
wire \u_clk_4|Add0~72 ;
wire \u_clk_4|Add0~72COUT1_152 ;
wire \u_clk_4|Add0~75_combout ;
wire \u_clk_4|Add0~77 ;
wire \u_clk_4|Add0~77COUT1_153 ;
wire \u_clk_4|Add0~85_combout ;
wire \u_clk_4|Add0~87 ;
wire \u_clk_4|Add0~87COUT1_154 ;
wire \u_clk_4|Add0~80_combout ;
wire \u_clk_4|Add0~82 ;
wire \u_clk_4|Add0~82COUT1_155 ;
wire \u_clk_4|Add0~90_combout ;
wire \u_clk_4|Add0~92 ;
wire \u_clk_4|Add0~97 ;
wire \u_clk_4|Add0~97COUT1_156 ;
wire \u_clk_4|Add0~100_combout ;
wire \u_clk_4|Add0~102 ;
wire \u_clk_4|Add0~102COUT1_157 ;
wire \u_clk_4|Add0~105_combout ;
wire \u_clk_4|Add0~107 ;
wire \u_clk_4|Add0~107COUT1_158 ;
wire \u_clk_4|Add0~110_combout ;
wire \u_clk_4|Add0~112 ;
wire \u_clk_4|Add0~112COUT1_159 ;
wire \u_clk_4|Add0~115_combout ;
wire \u_clk_4|Equal0~6 ;
wire \u_clk_4|Add0~117 ;
wire \u_clk_4|Add0~122COUT1_160 ;
wire \u_clk_4|Add0~127COUT1_161 ;
wire \u_clk_4|Add0~132 ;
wire \u_clk_4|Add0~132COUT1_162 ;
wire \u_clk_4|Add0~135_combout ;
wire \u_clk_4|Add0~120_combout ;
wire \u_clk_4|Add0~122 ;
wire \u_clk_4|Add0~125_combout ;
wire \u_clk_4|Add0~127 ;
wire \u_clk_4|Add0~130_combout ;
wire \u_clk_4|Equal0~7 ;
wire \u_clk_4|Equal0~5 ;
wire \u_clk_4|Equal0~3 ;
wire \u_clk_4|Equal0~0 ;
wire \u_clk_4|Equal0~1 ;
wire \u_clk_4|Equal0~2 ;
wire \u_clk_4|Equal0~4_combout ;
wire \u_clk_4|Equal0~8_combout ;
wire \u_clk_4|clkout~regout ;
wire \u_decode_seg|digit[2]~0_combout ;
wire \u_decode_seg|Mux7~0_combout ;
wire \u_decode_seg|Mux7~1_combout ;
wire \u_clk_5|Add0~40_combout ;
wire \u_clk_5|Add0~42 ;
wire \u_clk_5|Add0~42COUT1_148 ;
wire \u_clk_5|Add0~45_combout ;
wire \u_clk_5|Add0~47 ;
wire \u_clk_5|Add0~47COUT1_149 ;
wire \u_clk_5|Add0~55_combout ;
wire \u_clk_5|Add0~35_combout ;
wire \u_clk_5|Add0~37 ;
wire \u_clk_5|Add0~37COUT1_141 ;
wire \u_clk_5|Add0~30_combout ;
wire \u_clk_5|Add0~32 ;
wire \u_clk_5|Add0~32COUT1_142 ;
wire \u_clk_5|Add0~25_combout ;
wire \u_clk_5|Add0~27 ;
wire \u_clk_5|Add0~27COUT1_143 ;
wire \u_clk_5|Add0~20_combout ;
wire \u_clk_5|Add0~22 ;
wire \u_clk_5|Add0~15_combout ;
wire \u_clk_5|Add0~17 ;
wire \u_clk_5|Add0~17COUT1_144 ;
wire \u_clk_5|Add0~10_combout ;
wire \u_clk_5|Add0~12 ;
wire \u_clk_5|Add0~12COUT1_145 ;
wire \u_clk_5|Add0~5_combout ;
wire \u_clk_5|Add0~7 ;
wire \u_clk_5|Add0~7COUT1_146 ;
wire \u_clk_5|Add0~0_combout ;
wire \u_clk_5|Add0~2 ;
wire \u_clk_5|Add0~2COUT1_147 ;
wire \u_clk_5|Add0~50_combout ;
wire \u_clk_5|Add0~52 ;
wire \u_clk_5|Add0~57 ;
wire \u_clk_5|Add0~57COUT1_150 ;
wire \u_clk_5|Add0~60_combout ;
wire \u_clk_5|Add0~75_combout ;
wire \u_clk_5|Add0~77 ;
wire \u_clk_5|Add0~77COUT1_152 ;
wire \u_clk_5|Add0~65_combout ;
wire \u_clk_5|Add0~62 ;
wire \u_clk_5|Add0~62COUT1_151 ;
wire \u_clk_5|Add0~70_combout ;
wire \u_clk_5|Add0~72 ;
wire \u_clk_5|Add0~67 ;
wire \u_clk_5|Add0~67COUT1_153 ;
wire \u_clk_5|Add0~85_combout ;
wire \u_clk_5|Add0~87 ;
wire \u_clk_5|Add0~87COUT1_154 ;
wire \u_clk_5|Add0~90_combout ;
wire \u_clk_5|Add0~92 ;
wire \u_clk_5|Add0~92COUT1_155 ;
wire \u_clk_5|Add0~95_combout ;
wire \u_clk_5|Add0~97 ;
wire \u_clk_5|Add0~80_combout ;
wire \u_clk_5|Equal0~5 ;
wire \u_clk_5|Add0~82 ;
wire \u_clk_5|Add0~82COUT1_156 ;
wire \u_clk_5|Add0~100_combout ;
wire \u_clk_5|Add0~102 ;
wire \u_clk_5|Add0~102COUT1_157 ;
wire \u_clk_5|Add0~110_combout ;
wire \u_clk_5|Add0~112 ;
wire \u_clk_5|Add0~112COUT1_158 ;
wire \u_clk_5|Add0~115_combout ;
wire \u_clk_5|Add0~117 ;
wire \u_clk_5|Add0~117COUT1_159 ;
wire \u_clk_5|Add0~105_combout ;
wire \u_clk_5|Add0~107 ;
wire \u_clk_5|Add0~120_combout ;
wire \u_clk_5|Add0~122 ;
wire \u_clk_5|Add0~122COUT1_160 ;
wire \u_clk_5|Add0~125_combout ;
wire \u_clk_5|Add0~127 ;
wire \u_clk_5|Add0~127COUT1_161 ;
wire \u_clk_5|Add0~130_combout ;
wire \u_clk_5|Add0~132 ;
wire \u_clk_5|Add0~132COUT1_162 ;
wire \u_clk_5|Add0~135_combout ;
wire \u_clk_5|Equal0~7 ;
wire \u_clk_5|Equal0~6 ;
wire \u_clk_5|Equal0~3 ;
wire \u_clk_5|Equal0~0 ;
wire \u_clk_5|Equal0~1 ;
wire \u_clk_5|Equal0~2 ;
wire \u_clk_5|Equal0~4_combout ;
wire \u_clk_5|Equal0~8_combout ;
wire \u_clk_5|clkout~regout ;
wire \u_decode_seg|Mux8~0_combout ;
wire \u_decode_seg|Mux8~1_combout ;
wire \u_decode_seg|Mux9~0_combout ;
wire \u_decode_seg|Mux9~1_combout ;
wire \u_decode_seg|WideOr6~0_combout ;
wire \u_decode_seg|WideOr5~0_combout ;
wire \u_decode_seg|WideOr4~0_combout ;
wire \u_decode_seg|WideOr3~0_combout ;
wire \u_decode_seg|WideOr2~0_combout ;
wire \u_decode_seg|WideOr1~0_combout ;
wire \u_decode_seg|WideOr0~0_combout ;
wire [6:0] \u_debounce|key_edge ;
wire [7:0] \u2|row ;
wire [17:0] \u_debounce|cnt ;
wire [7:0] \u2|col ;
wire [3:0] \u_decode_seg|digit ;
wire [6:0] \u_debounce|key_sec ;
wire [3:0] \u_sequencer_num_4|code ;
wire [2:0] \u2|cnt ;
wire [7:0] \u_decode_seg|digit_cath ;
wire [63:0] \u2|col_temp ;
wire [3:0] \u_sequencer_eng|code ;
wire [3:0] \u_sequencer_num_2|code ;
wire [2:0] \u_decode_seg|cath_control ;
wire [3:0] \u_sequencer_num_1|code ;
wire [3:0] \u_sequencer_num_0|code ;
wire [3:0] \u_sequencer_num_3|code ;
wire [27:0] \u_clk_500|cnt ;
wire [3:0] \u_sequencer_chi|code ;
wire [6:0] \u_flag|flag ;
wire [27:0] \u_clk_4|cnt ;
wire [6:0] \u_debounce|key_sec_pre ;
wire [27:0] \u_clk_5|cnt ;
wire [27:0] \u_clk_2|cnt ;
wire [27:0] \u_clk_1|cnt ;
wire [27:0] \u_clk_0|cnt ;
wire [27:0] \u_clk_3|cnt ;
wire [27:0] \u_clk_6|cnt ;
wire [6:0] \BTN~combout ;
wire [6:0] \u_debounce|key_rst ;
wire [6:0] \u_debounce|key_rst_pre ;


// Location: PIN_18,	 I/O Standard: 2.5 V,	 Current Strength: Default
maxii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X8_Y5_N1
maxii_lcell \u_clk_500|Add0~30 (
// Equation(s):
// \u_clk_500|Add0~30_combout  = ((!\u_clk_500|cnt [0]))
// \u_clk_500|Add0~32  = CARRY(((\u_clk_500|cnt [0])))
// \u_clk_500|Add0~32COUT1_141  = CARRY(((\u_clk_500|cnt [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_500|cnt [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_500|Add0~32 ),
	.cout1(\u_clk_500|Add0~32COUT1_141 ));
// synopsys translate_off
defparam \u_clk_500|Add0~30 .lut_mask = "33cc";
defparam \u_clk_500|Add0~30 .operation_mode = "arithmetic";
defparam \u_clk_500|Add0~30 .output_mode = "comb_only";
defparam \u_clk_500|Add0~30 .register_cascade_mode = "off";
defparam \u_clk_500|Add0~30 .sum_lutc_input = "datac";
defparam \u_clk_500|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N4
maxii_lcell \u_clk_500|cnt[0] (
// Equation(s):
// \u_clk_500|cnt [0] = DFFEAS((\u_clk_500|Add0~30_combout  & (((!\u_clk_500|Equal0~8_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u_clk_500|Add0~30_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_500|Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_500|cnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|cnt[0] .lut_mask = "00aa";
defparam \u_clk_500|cnt[0] .operation_mode = "normal";
defparam \u_clk_500|cnt[0] .output_mode = "reg_only";
defparam \u_clk_500|cnt[0] .register_cascade_mode = "off";
defparam \u_clk_500|cnt[0] .sum_lutc_input = "datac";
defparam \u_clk_500|cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N5
maxii_lcell \u_clk_500|Add0~0 (
// Equation(s):
// \u_clk_500|Add0~0_combout  = \u_clk_500|cnt [4] $ ((((!\u_clk_500|Add0~12 ))))
// \u_clk_500|Add0~2  = CARRY((\u_clk_500|cnt [4] & ((!\u_clk_500|Add0~12 ))))
// \u_clk_500|Add0~2COUT1_144  = CARRY((\u_clk_500|cnt [4] & ((!\u_clk_500|Add0~12 ))))

	.clk(gnd),
	.dataa(\u_clk_500|cnt [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_500|Add0~12 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_500|Add0~2 ),
	.cout1(\u_clk_500|Add0~2COUT1_144 ));
// synopsys translate_off
defparam \u_clk_500|Add0~0 .cin_used = "true";
defparam \u_clk_500|Add0~0 .lut_mask = "a50a";
defparam \u_clk_500|Add0~0 .operation_mode = "arithmetic";
defparam \u_clk_500|Add0~0 .output_mode = "comb_only";
defparam \u_clk_500|Add0~0 .register_cascade_mode = "off";
defparam \u_clk_500|Add0~0 .sum_lutc_input = "cin";
defparam \u_clk_500|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N9
maxii_lcell \u_clk_500|cnt[4] (
// Equation(s):
// \u_clk_500|cnt [4] = DFFEAS((!\u_clk_500|Equal0~8_combout  & (((\u_clk_500|Add0~0_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u_clk_500|Equal0~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_500|Add0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_500|cnt [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|cnt[4] .lut_mask = "5500";
defparam \u_clk_500|cnt[4] .operation_mode = "normal";
defparam \u_clk_500|cnt[4] .output_mode = "reg_only";
defparam \u_clk_500|cnt[4] .register_cascade_mode = "off";
defparam \u_clk_500|cnt[4] .sum_lutc_input = "datac";
defparam \u_clk_500|cnt[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N6
maxii_lcell \u_clk_500|Add0~5 (
// Equation(s):
// \u_clk_500|Add0~5_combout  = (\u_clk_500|cnt [5] $ (((!\u_clk_500|Add0~12  & \u_clk_500|Add0~2 ) # (\u_clk_500|Add0~12  & \u_clk_500|Add0~2COUT1_144 ))))
// \u_clk_500|Add0~7  = CARRY(((!\u_clk_500|Add0~2 ) # (!\u_clk_500|cnt [5])))
// \u_clk_500|Add0~7COUT1_145  = CARRY(((!\u_clk_500|Add0~2COUT1_144 ) # (!\u_clk_500|cnt [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_500|cnt [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_500|Add0~12 ),
	.cin0(\u_clk_500|Add0~2 ),
	.cin1(\u_clk_500|Add0~2COUT1_144 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_500|Add0~7 ),
	.cout1(\u_clk_500|Add0~7COUT1_145 ));
// synopsys translate_off
defparam \u_clk_500|Add0~5 .cin0_used = "true";
defparam \u_clk_500|Add0~5 .cin1_used = "true";
defparam \u_clk_500|Add0~5 .cin_used = "true";
defparam \u_clk_500|Add0~5 .lut_mask = "3c3f";
defparam \u_clk_500|Add0~5 .operation_mode = "arithmetic";
defparam \u_clk_500|Add0~5 .output_mode = "comb_only";
defparam \u_clk_500|Add0~5 .register_cascade_mode = "off";
defparam \u_clk_500|Add0~5 .sum_lutc_input = "cin";
defparam \u_clk_500|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N2
maxii_lcell \u_clk_500|cnt[5] (
// Equation(s):
// \u_clk_500|Equal0~0  = (!\u_clk_500|cnt [2] & (!\u_clk_500|cnt [3] & (!C1_cnt[5] & \u_clk_500|cnt [4])))
// \u_clk_500|cnt [5] = DFFEAS(\u_clk_500|Equal0~0 , GLOBAL(\clk~combout ), VCC, , , \u_clk_500|Add0~5_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_500|cnt [2]),
	.datab(\u_clk_500|cnt [3]),
	.datac(\u_clk_500|Add0~5_combout ),
	.datad(\u_clk_500|cnt [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Equal0~0 ),
	.regout(\u_clk_500|cnt [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|cnt[5] .lut_mask = "0100";
defparam \u_clk_500|cnt[5] .operation_mode = "normal";
defparam \u_clk_500|cnt[5] .output_mode = "reg_and_comb";
defparam \u_clk_500|cnt[5] .register_cascade_mode = "off";
defparam \u_clk_500|cnt[5] .sum_lutc_input = "qfbk";
defparam \u_clk_500|cnt[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N7
maxii_lcell \u_clk_500|Add0~20 (
// Equation(s):
// \u_clk_500|Add0~20_combout  = (\u_clk_500|cnt [6] $ ((!(!\u_clk_500|Add0~12  & \u_clk_500|Add0~7 ) # (\u_clk_500|Add0~12  & \u_clk_500|Add0~7COUT1_145 ))))
// \u_clk_500|Add0~22  = CARRY(((\u_clk_500|cnt [6] & !\u_clk_500|Add0~7 )))
// \u_clk_500|Add0~22COUT1_146  = CARRY(((\u_clk_500|cnt [6] & !\u_clk_500|Add0~7COUT1_145 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_500|cnt [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_500|Add0~12 ),
	.cin0(\u_clk_500|Add0~7 ),
	.cin1(\u_clk_500|Add0~7COUT1_145 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Add0~20_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_500|Add0~22 ),
	.cout1(\u_clk_500|Add0~22COUT1_146 ));
// synopsys translate_off
defparam \u_clk_500|Add0~20 .cin0_used = "true";
defparam \u_clk_500|Add0~20 .cin1_used = "true";
defparam \u_clk_500|Add0~20 .cin_used = "true";
defparam \u_clk_500|Add0~20 .lut_mask = "c30c";
defparam \u_clk_500|Add0~20 .operation_mode = "arithmetic";
defparam \u_clk_500|Add0~20 .output_mode = "comb_only";
defparam \u_clk_500|Add0~20 .register_cascade_mode = "off";
defparam \u_clk_500|Add0~20 .sum_lutc_input = "cin";
defparam \u_clk_500|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N6
maxii_lcell \u_clk_500|cnt[6] (
// Equation(s):
// \u_clk_500|cnt [6] = DFFEAS((!\u_clk_500|Equal0~8_combout  & (((\u_clk_500|Add0~20_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u_clk_500|Equal0~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_500|Add0~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_500|cnt [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|cnt[6] .lut_mask = "5500";
defparam \u_clk_500|cnt[6] .operation_mode = "normal";
defparam \u_clk_500|cnt[6] .output_mode = "reg_only";
defparam \u_clk_500|cnt[6] .register_cascade_mode = "off";
defparam \u_clk_500|cnt[6] .sum_lutc_input = "datac";
defparam \u_clk_500|cnt[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N2
maxii_lcell \u_clk_500|Add0~25 (
// Equation(s):
// \u_clk_500|Add0~25_combout  = \u_clk_500|cnt [1] $ ((((\u_clk_500|Add0~32 ))))
// \u_clk_500|Add0~27  = CARRY(((!\u_clk_500|Add0~32 )) # (!\u_clk_500|cnt [1]))
// \u_clk_500|Add0~27COUT1_142  = CARRY(((!\u_clk_500|Add0~32COUT1_141 )) # (!\u_clk_500|cnt [1]))

	.clk(gnd),
	.dataa(\u_clk_500|cnt [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u_clk_500|Add0~32 ),
	.cin1(\u_clk_500|Add0~32COUT1_141 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_500|Add0~27 ),
	.cout1(\u_clk_500|Add0~27COUT1_142 ));
// synopsys translate_off
defparam \u_clk_500|Add0~25 .cin0_used = "true";
defparam \u_clk_500|Add0~25 .cin1_used = "true";
defparam \u_clk_500|Add0~25 .lut_mask = "5a5f";
defparam \u_clk_500|Add0~25 .operation_mode = "arithmetic";
defparam \u_clk_500|Add0~25 .output_mode = "comb_only";
defparam \u_clk_500|Add0~25 .register_cascade_mode = "off";
defparam \u_clk_500|Add0~25 .sum_lutc_input = "cin";
defparam \u_clk_500|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N8
maxii_lcell \u_clk_500|Add0~35 (
// Equation(s):
// \u_clk_500|Add0~35_combout  = \u_clk_500|cnt [7] $ (((((!\u_clk_500|Add0~12  & \u_clk_500|Add0~22 ) # (\u_clk_500|Add0~12  & \u_clk_500|Add0~22COUT1_146 )))))
// \u_clk_500|Add0~37  = CARRY(((!\u_clk_500|Add0~22 )) # (!\u_clk_500|cnt [7]))
// \u_clk_500|Add0~37COUT1_147  = CARRY(((!\u_clk_500|Add0~22COUT1_146 )) # (!\u_clk_500|cnt [7]))

	.clk(gnd),
	.dataa(\u_clk_500|cnt [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_500|Add0~12 ),
	.cin0(\u_clk_500|Add0~22 ),
	.cin1(\u_clk_500|Add0~22COUT1_146 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Add0~35_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_500|Add0~37 ),
	.cout1(\u_clk_500|Add0~37COUT1_147 ));
// synopsys translate_off
defparam \u_clk_500|Add0~35 .cin0_used = "true";
defparam \u_clk_500|Add0~35 .cin1_used = "true";
defparam \u_clk_500|Add0~35 .cin_used = "true";
defparam \u_clk_500|Add0~35 .lut_mask = "5a5f";
defparam \u_clk_500|Add0~35 .operation_mode = "arithmetic";
defparam \u_clk_500|Add0~35 .output_mode = "comb_only";
defparam \u_clk_500|Add0~35 .register_cascade_mode = "off";
defparam \u_clk_500|Add0~35 .sum_lutc_input = "cin";
defparam \u_clk_500|Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N1
maxii_lcell \u_clk_500|cnt[7] (
// Equation(s):
// \u_clk_500|cnt [7] = DFFEAS((((\u_clk_500|Add0~35_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_500|Add0~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_500|cnt [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|cnt[7] .lut_mask = "ff00";
defparam \u_clk_500|cnt[7] .operation_mode = "normal";
defparam \u_clk_500|cnt[7] .output_mode = "reg_only";
defparam \u_clk_500|cnt[7] .register_cascade_mode = "off";
defparam \u_clk_500|cnt[7] .sum_lutc_input = "datac";
defparam \u_clk_500|cnt[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N5
maxii_lcell \u_clk_500|cnt[1] (
// Equation(s):
// \u_clk_500|Equal0~1  = (!\u_clk_500|cnt [0] & (\u_clk_500|cnt [6] & (!C1_cnt[1] & !\u_clk_500|cnt [7])))
// \u_clk_500|cnt [1] = DFFEAS(\u_clk_500|Equal0~1 , GLOBAL(\clk~combout ), VCC, , , \u_clk_500|Add0~25_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_500|cnt [0]),
	.datab(\u_clk_500|cnt [6]),
	.datac(\u_clk_500|Add0~25_combout ),
	.datad(\u_clk_500|cnt [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Equal0~1 ),
	.regout(\u_clk_500|cnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|cnt[1] .lut_mask = "0004";
defparam \u_clk_500|cnt[1] .operation_mode = "normal";
defparam \u_clk_500|cnt[1] .output_mode = "reg_and_comb";
defparam \u_clk_500|cnt[1] .register_cascade_mode = "off";
defparam \u_clk_500|cnt[1] .sum_lutc_input = "qfbk";
defparam \u_clk_500|cnt[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N3
maxii_lcell \u_clk_500|Add0~15 (
// Equation(s):
// \u_clk_500|Add0~15_combout  = (\u_clk_500|cnt [2] $ ((!\u_clk_500|Add0~27 )))
// \u_clk_500|Add0~17  = CARRY(((\u_clk_500|cnt [2] & !\u_clk_500|Add0~27 )))
// \u_clk_500|Add0~17COUT1_143  = CARRY(((\u_clk_500|cnt [2] & !\u_clk_500|Add0~27COUT1_142 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_500|cnt [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u_clk_500|Add0~27 ),
	.cin1(\u_clk_500|Add0~27COUT1_142 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_500|Add0~17 ),
	.cout1(\u_clk_500|Add0~17COUT1_143 ));
// synopsys translate_off
defparam \u_clk_500|Add0~15 .cin0_used = "true";
defparam \u_clk_500|Add0~15 .cin1_used = "true";
defparam \u_clk_500|Add0~15 .lut_mask = "c30c";
defparam \u_clk_500|Add0~15 .operation_mode = "arithmetic";
defparam \u_clk_500|Add0~15 .output_mode = "comb_only";
defparam \u_clk_500|Add0~15 .register_cascade_mode = "off";
defparam \u_clk_500|Add0~15 .sum_lutc_input = "cin";
defparam \u_clk_500|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N7
maxii_lcell \u_clk_500|cnt[2] (
// Equation(s):
// \u_clk_500|cnt [2] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_500|Add0~15_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_500|Add0~15_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_500|cnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|cnt[2] .lut_mask = "0000";
defparam \u_clk_500|cnt[2] .operation_mode = "normal";
defparam \u_clk_500|cnt[2] .output_mode = "reg_only";
defparam \u_clk_500|cnt[2] .register_cascade_mode = "off";
defparam \u_clk_500|cnt[2] .sum_lutc_input = "datac";
defparam \u_clk_500|cnt[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N4
maxii_lcell \u_clk_500|Add0~10 (
// Equation(s):
// \u_clk_500|Add0~10_combout  = (\u_clk_500|cnt [3] $ ((\u_clk_500|Add0~17 )))
// \u_clk_500|Add0~12  = CARRY(((!\u_clk_500|Add0~17COUT1_143 ) # (!\u_clk_500|cnt [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_500|cnt [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u_clk_500|Add0~17 ),
	.cin1(\u_clk_500|Add0~17COUT1_143 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Add0~10_combout ),
	.regout(),
	.cout(\u_clk_500|Add0~12 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|Add0~10 .cin0_used = "true";
defparam \u_clk_500|Add0~10 .cin1_used = "true";
defparam \u_clk_500|Add0~10 .lut_mask = "3c3f";
defparam \u_clk_500|Add0~10 .operation_mode = "arithmetic";
defparam \u_clk_500|Add0~10 .output_mode = "comb_only";
defparam \u_clk_500|Add0~10 .register_cascade_mode = "off";
defparam \u_clk_500|Add0~10 .sum_lutc_input = "cin";
defparam \u_clk_500|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N6
maxii_lcell \u_clk_500|cnt[3] (
// Equation(s):
// \u_clk_500|cnt [3] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_500|Add0~10_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_500|Add0~10_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_500|cnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|cnt[3] .lut_mask = "0000";
defparam \u_clk_500|cnt[3] .operation_mode = "normal";
defparam \u_clk_500|cnt[3] .output_mode = "reg_only";
defparam \u_clk_500|cnt[3] .register_cascade_mode = "off";
defparam \u_clk_500|cnt[3] .sum_lutc_input = "datac";
defparam \u_clk_500|cnt[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N9
maxii_lcell \u_clk_500|Add0~40 (
// Equation(s):
// \u_clk_500|Add0~40_combout  = \u_clk_500|cnt [8] $ ((((!(!\u_clk_500|Add0~12  & \u_clk_500|Add0~37 ) # (\u_clk_500|Add0~12  & \u_clk_500|Add0~37COUT1_147 )))))
// \u_clk_500|Add0~42  = CARRY((\u_clk_500|cnt [8] & ((!\u_clk_500|Add0~37COUT1_147 ))))

	.clk(gnd),
	.dataa(\u_clk_500|cnt [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_500|Add0~12 ),
	.cin0(\u_clk_500|Add0~37 ),
	.cin1(\u_clk_500|Add0~37COUT1_147 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Add0~40_combout ),
	.regout(),
	.cout(\u_clk_500|Add0~42 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|Add0~40 .cin0_used = "true";
defparam \u_clk_500|Add0~40 .cin1_used = "true";
defparam \u_clk_500|Add0~40 .cin_used = "true";
defparam \u_clk_500|Add0~40 .lut_mask = "a50a";
defparam \u_clk_500|Add0~40 .operation_mode = "arithmetic";
defparam \u_clk_500|Add0~40 .output_mode = "comb_only";
defparam \u_clk_500|Add0~40 .register_cascade_mode = "off";
defparam \u_clk_500|Add0~40 .sum_lutc_input = "cin";
defparam \u_clk_500|Add0~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N0
maxii_lcell \u_clk_500|cnt[8] (
// Equation(s):
// \u_clk_500|cnt [8] = DFFEAS((((\u_clk_500|Add0~40_combout  & !\u_clk_500|Equal0~8_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_500|Add0~40_combout ),
	.datad(\u_clk_500|Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_500|cnt [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|cnt[8] .lut_mask = "00f0";
defparam \u_clk_500|cnt[8] .operation_mode = "normal";
defparam \u_clk_500|cnt[8] .output_mode = "reg_only";
defparam \u_clk_500|cnt[8] .register_cascade_mode = "off";
defparam \u_clk_500|cnt[8] .sum_lutc_input = "datac";
defparam \u_clk_500|cnt[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N5
maxii_lcell \u_clk_500|Add0~60 (
// Equation(s):
// \u_clk_500|Add0~60_combout  = (\u_clk_500|cnt [14] $ ((!\u_clk_500|Add0~77 )))
// \u_clk_500|Add0~62  = CARRY(((\u_clk_500|cnt [14] & !\u_clk_500|Add0~77 )))
// \u_clk_500|Add0~62COUT1_152  = CARRY(((\u_clk_500|cnt [14] & !\u_clk_500|Add0~77 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_500|cnt [14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_500|Add0~77 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Add0~60_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_500|Add0~62 ),
	.cout1(\u_clk_500|Add0~62COUT1_152 ));
// synopsys translate_off
defparam \u_clk_500|Add0~60 .cin_used = "true";
defparam \u_clk_500|Add0~60 .lut_mask = "c30c";
defparam \u_clk_500|Add0~60 .operation_mode = "arithmetic";
defparam \u_clk_500|Add0~60 .output_mode = "comb_only";
defparam \u_clk_500|Add0~60 .register_cascade_mode = "off";
defparam \u_clk_500|Add0~60 .sum_lutc_input = "cin";
defparam \u_clk_500|Add0~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N2
maxii_lcell \u_clk_500|cnt[14] (
// Equation(s):
// \u_clk_500|cnt [14] = DFFEAS((((!\u_clk_500|Equal0~8_combout  & \u_clk_500|Add0~60_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_500|Equal0~8_combout ),
	.datad(\u_clk_500|Add0~60_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_500|cnt [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|cnt[14] .lut_mask = "0f00";
defparam \u_clk_500|cnt[14] .operation_mode = "normal";
defparam \u_clk_500|cnt[14] .output_mode = "reg_only";
defparam \u_clk_500|cnt[14] .register_cascade_mode = "off";
defparam \u_clk_500|cnt[14] .sum_lutc_input = "datac";
defparam \u_clk_500|cnt[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N0
maxii_lcell \u_clk_500|Add0~45 (
// Equation(s):
// \u_clk_500|Add0~45_combout  = \u_clk_500|cnt [9] $ ((((\u_clk_500|Add0~42 ))))
// \u_clk_500|Add0~47  = CARRY(((!\u_clk_500|Add0~42 )) # (!\u_clk_500|cnt [9]))
// \u_clk_500|Add0~47COUT1_148  = CARRY(((!\u_clk_500|Add0~42 )) # (!\u_clk_500|cnt [9]))

	.clk(gnd),
	.dataa(\u_clk_500|cnt [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_500|Add0~42 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Add0~45_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_500|Add0~47 ),
	.cout1(\u_clk_500|Add0~47COUT1_148 ));
// synopsys translate_off
defparam \u_clk_500|Add0~45 .cin_used = "true";
defparam \u_clk_500|Add0~45 .lut_mask = "5a5f";
defparam \u_clk_500|Add0~45 .operation_mode = "arithmetic";
defparam \u_clk_500|Add0~45 .output_mode = "comb_only";
defparam \u_clk_500|Add0~45 .register_cascade_mode = "off";
defparam \u_clk_500|Add0~45 .sum_lutc_input = "cin";
defparam \u_clk_500|Add0~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N0
maxii_lcell \u_clk_500|cnt[9] (
// Equation(s):
// \u_clk_500|cnt [9] = DFFEAS((((\u_clk_500|Add0~45_combout  & !\u_clk_500|Equal0~8_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_500|Add0~45_combout ),
	.datad(\u_clk_500|Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_500|cnt [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|cnt[9] .lut_mask = "00f0";
defparam \u_clk_500|cnt[9] .operation_mode = "normal";
defparam \u_clk_500|cnt[9] .output_mode = "reg_only";
defparam \u_clk_500|cnt[9] .register_cascade_mode = "off";
defparam \u_clk_500|cnt[9] .sum_lutc_input = "datac";
defparam \u_clk_500|cnt[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N1
maxii_lcell \u_clk_500|Add0~50 (
// Equation(s):
// \u_clk_500|Add0~50_combout  = (\u_clk_500|cnt [10] $ ((!(!\u_clk_500|Add0~42  & \u_clk_500|Add0~47 ) # (\u_clk_500|Add0~42  & \u_clk_500|Add0~47COUT1_148 ))))
// \u_clk_500|Add0~52  = CARRY(((\u_clk_500|cnt [10] & !\u_clk_500|Add0~47 )))
// \u_clk_500|Add0~52COUT1_149  = CARRY(((\u_clk_500|cnt [10] & !\u_clk_500|Add0~47COUT1_148 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_500|cnt [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_500|Add0~42 ),
	.cin0(\u_clk_500|Add0~47 ),
	.cin1(\u_clk_500|Add0~47COUT1_148 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Add0~50_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_500|Add0~52 ),
	.cout1(\u_clk_500|Add0~52COUT1_149 ));
// synopsys translate_off
defparam \u_clk_500|Add0~50 .cin0_used = "true";
defparam \u_clk_500|Add0~50 .cin1_used = "true";
defparam \u_clk_500|Add0~50 .cin_used = "true";
defparam \u_clk_500|Add0~50 .lut_mask = "c30c";
defparam \u_clk_500|Add0~50 .operation_mode = "arithmetic";
defparam \u_clk_500|Add0~50 .output_mode = "comb_only";
defparam \u_clk_500|Add0~50 .register_cascade_mode = "off";
defparam \u_clk_500|Add0~50 .sum_lutc_input = "cin";
defparam \u_clk_500|Add0~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N8
maxii_lcell \u_clk_500|cnt[10] (
// Equation(s):
// \u_clk_500|Equal0~2  = (\u_clk_500|cnt [8] & (\u_clk_500|cnt [9] & (!C1_cnt[10] & !\u_clk_500|cnt [11])))
// \u_clk_500|cnt [10] = DFFEAS(\u_clk_500|Equal0~2 , GLOBAL(\clk~combout ), VCC, , , \u_clk_500|Add0~50_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_500|cnt [8]),
	.datab(\u_clk_500|cnt [9]),
	.datac(\u_clk_500|Add0~50_combout ),
	.datad(\u_clk_500|cnt [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Equal0~2 ),
	.regout(\u_clk_500|cnt [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|cnt[10] .lut_mask = "0008";
defparam \u_clk_500|cnt[10] .operation_mode = "normal";
defparam \u_clk_500|cnt[10] .output_mode = "reg_and_comb";
defparam \u_clk_500|cnt[10] .register_cascade_mode = "off";
defparam \u_clk_500|cnt[10] .sum_lutc_input = "qfbk";
defparam \u_clk_500|cnt[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N2
maxii_lcell \u_clk_500|Add0~55 (
// Equation(s):
// \u_clk_500|Add0~55_combout  = (\u_clk_500|cnt [11] $ (((!\u_clk_500|Add0~42  & \u_clk_500|Add0~52 ) # (\u_clk_500|Add0~42  & \u_clk_500|Add0~52COUT1_149 ))))
// \u_clk_500|Add0~57  = CARRY(((!\u_clk_500|Add0~52 ) # (!\u_clk_500|cnt [11])))
// \u_clk_500|Add0~57COUT1_150  = CARRY(((!\u_clk_500|Add0~52COUT1_149 ) # (!\u_clk_500|cnt [11])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_500|cnt [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_500|Add0~42 ),
	.cin0(\u_clk_500|Add0~52 ),
	.cin1(\u_clk_500|Add0~52COUT1_149 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Add0~55_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_500|Add0~57 ),
	.cout1(\u_clk_500|Add0~57COUT1_150 ));
// synopsys translate_off
defparam \u_clk_500|Add0~55 .cin0_used = "true";
defparam \u_clk_500|Add0~55 .cin1_used = "true";
defparam \u_clk_500|Add0~55 .cin_used = "true";
defparam \u_clk_500|Add0~55 .lut_mask = "3c3f";
defparam \u_clk_500|Add0~55 .operation_mode = "arithmetic";
defparam \u_clk_500|Add0~55 .output_mode = "comb_only";
defparam \u_clk_500|Add0~55 .register_cascade_mode = "off";
defparam \u_clk_500|Add0~55 .sum_lutc_input = "cin";
defparam \u_clk_500|Add0~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N9
maxii_lcell \u_clk_500|cnt[11] (
// Equation(s):
// \u_clk_500|cnt [11] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_500|Add0~55_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_500|Add0~55_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_500|cnt [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|cnt[11] .lut_mask = "0000";
defparam \u_clk_500|cnt[11] .operation_mode = "normal";
defparam \u_clk_500|cnt[11] .output_mode = "reg_only";
defparam \u_clk_500|cnt[11] .register_cascade_mode = "off";
defparam \u_clk_500|cnt[11] .sum_lutc_input = "datac";
defparam \u_clk_500|cnt[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N3
maxii_lcell \u_clk_500|Add0~70 (
// Equation(s):
// \u_clk_500|Add0~70_combout  = \u_clk_500|cnt [12] $ ((((!(!\u_clk_500|Add0~42  & \u_clk_500|Add0~57 ) # (\u_clk_500|Add0~42  & \u_clk_500|Add0~57COUT1_150 )))))
// \u_clk_500|Add0~72  = CARRY((\u_clk_500|cnt [12] & ((!\u_clk_500|Add0~57 ))))
// \u_clk_500|Add0~72COUT1_151  = CARRY((\u_clk_500|cnt [12] & ((!\u_clk_500|Add0~57COUT1_150 ))))

	.clk(gnd),
	.dataa(\u_clk_500|cnt [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_500|Add0~42 ),
	.cin0(\u_clk_500|Add0~57 ),
	.cin1(\u_clk_500|Add0~57COUT1_150 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Add0~70_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_500|Add0~72 ),
	.cout1(\u_clk_500|Add0~72COUT1_151 ));
// synopsys translate_off
defparam \u_clk_500|Add0~70 .cin0_used = "true";
defparam \u_clk_500|Add0~70 .cin1_used = "true";
defparam \u_clk_500|Add0~70 .cin_used = "true";
defparam \u_clk_500|Add0~70 .lut_mask = "a50a";
defparam \u_clk_500|Add0~70 .operation_mode = "arithmetic";
defparam \u_clk_500|Add0~70 .output_mode = "comb_only";
defparam \u_clk_500|Add0~70 .register_cascade_mode = "off";
defparam \u_clk_500|Add0~70 .sum_lutc_input = "cin";
defparam \u_clk_500|Add0~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N6
maxii_lcell \u_clk_500|Add0~65 (
// Equation(s):
// \u_clk_500|Add0~65_combout  = (\u_clk_500|cnt [15] $ (((!\u_clk_500|Add0~77  & \u_clk_500|Add0~62 ) # (\u_clk_500|Add0~77  & \u_clk_500|Add0~62COUT1_152 ))))
// \u_clk_500|Add0~67  = CARRY(((!\u_clk_500|Add0~62 ) # (!\u_clk_500|cnt [15])))
// \u_clk_500|Add0~67COUT1_153  = CARRY(((!\u_clk_500|Add0~62COUT1_152 ) # (!\u_clk_500|cnt [15])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_500|cnt [15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_500|Add0~77 ),
	.cin0(\u_clk_500|Add0~62 ),
	.cin1(\u_clk_500|Add0~62COUT1_152 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Add0~65_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_500|Add0~67 ),
	.cout1(\u_clk_500|Add0~67COUT1_153 ));
// synopsys translate_off
defparam \u_clk_500|Add0~65 .cin0_used = "true";
defparam \u_clk_500|Add0~65 .cin1_used = "true";
defparam \u_clk_500|Add0~65 .cin_used = "true";
defparam \u_clk_500|Add0~65 .lut_mask = "3c3f";
defparam \u_clk_500|Add0~65 .operation_mode = "arithmetic";
defparam \u_clk_500|Add0~65 .output_mode = "comb_only";
defparam \u_clk_500|Add0~65 .register_cascade_mode = "off";
defparam \u_clk_500|Add0~65 .sum_lutc_input = "cin";
defparam \u_clk_500|Add0~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N1
maxii_lcell \u_clk_500|cnt[15] (
// Equation(s):
// \u_clk_500|cnt [15] = DFFEAS((((!\u_clk_500|Equal0~8_combout  & \u_clk_500|Add0~65_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_500|Equal0~8_combout ),
	.datad(\u_clk_500|Add0~65_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_500|cnt [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|cnt[15] .lut_mask = "0f00";
defparam \u_clk_500|cnt[15] .operation_mode = "normal";
defparam \u_clk_500|cnt[15] .output_mode = "reg_only";
defparam \u_clk_500|cnt[15] .register_cascade_mode = "off";
defparam \u_clk_500|cnt[15] .sum_lutc_input = "datac";
defparam \u_clk_500|cnt[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N4
maxii_lcell \u_clk_500|cnt[12] (
// Equation(s):
// \u_clk_500|Equal0~3  = (!\u_clk_500|cnt [13] & (\u_clk_500|cnt [14] & (!C1_cnt[12] & \u_clk_500|cnt [15])))
// \u_clk_500|cnt [12] = DFFEAS(\u_clk_500|Equal0~3 , GLOBAL(\clk~combout ), VCC, , , \u_clk_500|Add0~70_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_500|cnt [13]),
	.datab(\u_clk_500|cnt [14]),
	.datac(\u_clk_500|Add0~70_combout ),
	.datad(\u_clk_500|cnt [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Equal0~3 ),
	.regout(\u_clk_500|cnt [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|cnt[12] .lut_mask = "0400";
defparam \u_clk_500|cnt[12] .operation_mode = "normal";
defparam \u_clk_500|cnt[12] .output_mode = "reg_and_comb";
defparam \u_clk_500|cnt[12] .register_cascade_mode = "off";
defparam \u_clk_500|cnt[12] .sum_lutc_input = "qfbk";
defparam \u_clk_500|cnt[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N4
maxii_lcell \u_clk_500|Add0~75 (
// Equation(s):
// \u_clk_500|Add0~75_combout  = (\u_clk_500|cnt [13] $ (((!\u_clk_500|Add0~42  & \u_clk_500|Add0~72 ) # (\u_clk_500|Add0~42  & \u_clk_500|Add0~72COUT1_151 ))))
// \u_clk_500|Add0~77  = CARRY(((!\u_clk_500|Add0~72COUT1_151 ) # (!\u_clk_500|cnt [13])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_500|cnt [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_500|Add0~42 ),
	.cin0(\u_clk_500|Add0~72 ),
	.cin1(\u_clk_500|Add0~72COUT1_151 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Add0~75_combout ),
	.regout(),
	.cout(\u_clk_500|Add0~77 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|Add0~75 .cin0_used = "true";
defparam \u_clk_500|Add0~75 .cin1_used = "true";
defparam \u_clk_500|Add0~75 .cin_used = "true";
defparam \u_clk_500|Add0~75 .lut_mask = "3c3f";
defparam \u_clk_500|Add0~75 .operation_mode = "arithmetic";
defparam \u_clk_500|Add0~75 .output_mode = "comb_only";
defparam \u_clk_500|Add0~75 .register_cascade_mode = "off";
defparam \u_clk_500|Add0~75 .sum_lutc_input = "cin";
defparam \u_clk_500|Add0~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N5
maxii_lcell \u_clk_500|cnt[13] (
// Equation(s):
// \u_clk_500|cnt [13] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_500|Add0~75_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_500|Add0~75_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_500|cnt [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|cnt[13] .lut_mask = "0000";
defparam \u_clk_500|cnt[13] .operation_mode = "normal";
defparam \u_clk_500|cnt[13] .output_mode = "reg_only";
defparam \u_clk_500|cnt[13] .register_cascade_mode = "off";
defparam \u_clk_500|cnt[13] .sum_lutc_input = "datac";
defparam \u_clk_500|cnt[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N7
maxii_lcell \u_clk_500|Add0~80 (
// Equation(s):
// \u_clk_500|Add0~80_combout  = \u_clk_500|cnt [16] $ ((((!(!\u_clk_500|Add0~77  & \u_clk_500|Add0~67 ) # (\u_clk_500|Add0~77  & \u_clk_500|Add0~67COUT1_153 )))))
// \u_clk_500|Add0~82  = CARRY((\u_clk_500|cnt [16] & ((!\u_clk_500|Add0~67 ))))
// \u_clk_500|Add0~82COUT1_154  = CARRY((\u_clk_500|cnt [16] & ((!\u_clk_500|Add0~67COUT1_153 ))))

	.clk(gnd),
	.dataa(\u_clk_500|cnt [16]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_500|Add0~77 ),
	.cin0(\u_clk_500|Add0~67 ),
	.cin1(\u_clk_500|Add0~67COUT1_153 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Add0~80_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_500|Add0~82 ),
	.cout1(\u_clk_500|Add0~82COUT1_154 ));
// synopsys translate_off
defparam \u_clk_500|Add0~80 .cin0_used = "true";
defparam \u_clk_500|Add0~80 .cin1_used = "true";
defparam \u_clk_500|Add0~80 .cin_used = "true";
defparam \u_clk_500|Add0~80 .lut_mask = "a50a";
defparam \u_clk_500|Add0~80 .operation_mode = "arithmetic";
defparam \u_clk_500|Add0~80 .output_mode = "comb_only";
defparam \u_clk_500|Add0~80 .register_cascade_mode = "off";
defparam \u_clk_500|Add0~80 .sum_lutc_input = "cin";
defparam \u_clk_500|Add0~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N0
maxii_lcell \u_clk_500|Add0~95 (
// Equation(s):
// \u_clk_500|Add0~95_combout  = (\u_clk_500|cnt [19] $ ((\u_clk_500|Add0~92 )))
// \u_clk_500|Add0~97  = CARRY(((!\u_clk_500|Add0~92 ) # (!\u_clk_500|cnt [19])))
// \u_clk_500|Add0~97COUT1_156  = CARRY(((!\u_clk_500|Add0~92 ) # (!\u_clk_500|cnt [19])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_500|cnt [19]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_500|Add0~92 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Add0~95_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_500|Add0~97 ),
	.cout1(\u_clk_500|Add0~97COUT1_156 ));
// synopsys translate_off
defparam \u_clk_500|Add0~95 .cin_used = "true";
defparam \u_clk_500|Add0~95 .lut_mask = "3c3f";
defparam \u_clk_500|Add0~95 .operation_mode = "arithmetic";
defparam \u_clk_500|Add0~95 .output_mode = "comb_only";
defparam \u_clk_500|Add0~95 .register_cascade_mode = "off";
defparam \u_clk_500|Add0~95 .sum_lutc_input = "cin";
defparam \u_clk_500|Add0~95 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N8
maxii_lcell \u_clk_500|cnt[19] (
// Equation(s):
// \u_clk_500|cnt [19] = DFFEAS((((\u_clk_500|Add0~95_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_500|Add0~95_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_500|cnt [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|cnt[19] .lut_mask = "ff00";
defparam \u_clk_500|cnt[19] .operation_mode = "normal";
defparam \u_clk_500|cnt[19] .output_mode = "reg_only";
defparam \u_clk_500|cnt[19] .register_cascade_mode = "off";
defparam \u_clk_500|cnt[19] .sum_lutc_input = "datac";
defparam \u_clk_500|cnt[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N7
maxii_lcell \u_clk_500|cnt[16] (
// Equation(s):
// \u_clk_500|Equal0~5  = (!\u_clk_500|cnt [18] & (!\u_clk_500|cnt [17] & (!C1_cnt[16] & !\u_clk_500|cnt [19])))
// \u_clk_500|cnt [16] = DFFEAS(\u_clk_500|Equal0~5 , GLOBAL(\clk~combout ), VCC, , , \u_clk_500|Add0~80_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_500|cnt [18]),
	.datab(\u_clk_500|cnt [17]),
	.datac(\u_clk_500|Add0~80_combout ),
	.datad(\u_clk_500|cnt [19]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Equal0~5 ),
	.regout(\u_clk_500|cnt [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|cnt[16] .lut_mask = "0001";
defparam \u_clk_500|cnt[16] .operation_mode = "normal";
defparam \u_clk_500|cnt[16] .output_mode = "reg_and_comb";
defparam \u_clk_500|cnt[16] .register_cascade_mode = "off";
defparam \u_clk_500|cnt[16] .sum_lutc_input = "qfbk";
defparam \u_clk_500|cnt[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N8
maxii_lcell \u_clk_500|Add0~85 (
// Equation(s):
// \u_clk_500|Add0~85_combout  = (\u_clk_500|cnt [17] $ (((!\u_clk_500|Add0~77  & \u_clk_500|Add0~82 ) # (\u_clk_500|Add0~77  & \u_clk_500|Add0~82COUT1_154 ))))
// \u_clk_500|Add0~87  = CARRY(((!\u_clk_500|Add0~82 ) # (!\u_clk_500|cnt [17])))
// \u_clk_500|Add0~87COUT1_155  = CARRY(((!\u_clk_500|Add0~82COUT1_154 ) # (!\u_clk_500|cnt [17])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_500|cnt [17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_500|Add0~77 ),
	.cin0(\u_clk_500|Add0~82 ),
	.cin1(\u_clk_500|Add0~82COUT1_154 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Add0~85_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_500|Add0~87 ),
	.cout1(\u_clk_500|Add0~87COUT1_155 ));
// synopsys translate_off
defparam \u_clk_500|Add0~85 .cin0_used = "true";
defparam \u_clk_500|Add0~85 .cin1_used = "true";
defparam \u_clk_500|Add0~85 .cin_used = "true";
defparam \u_clk_500|Add0~85 .lut_mask = "3c3f";
defparam \u_clk_500|Add0~85 .operation_mode = "arithmetic";
defparam \u_clk_500|Add0~85 .output_mode = "comb_only";
defparam \u_clk_500|Add0~85 .register_cascade_mode = "off";
defparam \u_clk_500|Add0~85 .sum_lutc_input = "cin";
defparam \u_clk_500|Add0~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N0
maxii_lcell \u_clk_500|cnt[17] (
// Equation(s):
// \u_clk_500|cnt [17] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_500|Add0~85_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_500|Add0~85_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_500|cnt [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|cnt[17] .lut_mask = "0000";
defparam \u_clk_500|cnt[17] .operation_mode = "normal";
defparam \u_clk_500|cnt[17] .output_mode = "reg_only";
defparam \u_clk_500|cnt[17] .register_cascade_mode = "off";
defparam \u_clk_500|cnt[17] .sum_lutc_input = "datac";
defparam \u_clk_500|cnt[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y5_N9
maxii_lcell \u_clk_500|Add0~90 (
// Equation(s):
// \u_clk_500|Add0~90_combout  = (\u_clk_500|cnt [18] $ ((!(!\u_clk_500|Add0~77  & \u_clk_500|Add0~87 ) # (\u_clk_500|Add0~77  & \u_clk_500|Add0~87COUT1_155 ))))
// \u_clk_500|Add0~92  = CARRY(((\u_clk_500|cnt [18] & !\u_clk_500|Add0~87COUT1_155 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_500|cnt [18]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_500|Add0~77 ),
	.cin0(\u_clk_500|Add0~87 ),
	.cin1(\u_clk_500|Add0~87COUT1_155 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Add0~90_combout ),
	.regout(),
	.cout(\u_clk_500|Add0~92 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|Add0~90 .cin0_used = "true";
defparam \u_clk_500|Add0~90 .cin1_used = "true";
defparam \u_clk_500|Add0~90 .cin_used = "true";
defparam \u_clk_500|Add0~90 .lut_mask = "c30c";
defparam \u_clk_500|Add0~90 .operation_mode = "arithmetic";
defparam \u_clk_500|Add0~90 .output_mode = "comb_only";
defparam \u_clk_500|Add0~90 .register_cascade_mode = "off";
defparam \u_clk_500|Add0~90 .sum_lutc_input = "cin";
defparam \u_clk_500|Add0~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N9
maxii_lcell \u_clk_500|cnt[18] (
// Equation(s):
// \u_clk_500|cnt [18] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_500|Add0~90_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_500|Add0~90_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_500|cnt [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|cnt[18] .lut_mask = "0000";
defparam \u_clk_500|cnt[18] .operation_mode = "normal";
defparam \u_clk_500|cnt[18] .output_mode = "reg_only";
defparam \u_clk_500|cnt[18] .register_cascade_mode = "off";
defparam \u_clk_500|cnt[18] .sum_lutc_input = "datac";
defparam \u_clk_500|cnt[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N1
maxii_lcell \u_clk_500|Add0~100 (
// Equation(s):
// \u_clk_500|Add0~100_combout  = \u_clk_500|cnt [20] $ ((((!(!\u_clk_500|Add0~92  & \u_clk_500|Add0~97 ) # (\u_clk_500|Add0~92  & \u_clk_500|Add0~97COUT1_156 )))))
// \u_clk_500|Add0~102  = CARRY((\u_clk_500|cnt [20] & ((!\u_clk_500|Add0~97 ))))
// \u_clk_500|Add0~102COUT1_157  = CARRY((\u_clk_500|cnt [20] & ((!\u_clk_500|Add0~97COUT1_156 ))))

	.clk(gnd),
	.dataa(\u_clk_500|cnt [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_500|Add0~92 ),
	.cin0(\u_clk_500|Add0~97 ),
	.cin1(\u_clk_500|Add0~97COUT1_156 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Add0~100_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_500|Add0~102 ),
	.cout1(\u_clk_500|Add0~102COUT1_157 ));
// synopsys translate_off
defparam \u_clk_500|Add0~100 .cin0_used = "true";
defparam \u_clk_500|Add0~100 .cin1_used = "true";
defparam \u_clk_500|Add0~100 .cin_used = "true";
defparam \u_clk_500|Add0~100 .lut_mask = "a50a";
defparam \u_clk_500|Add0~100 .operation_mode = "arithmetic";
defparam \u_clk_500|Add0~100 .output_mode = "comb_only";
defparam \u_clk_500|Add0~100 .register_cascade_mode = "off";
defparam \u_clk_500|Add0~100 .sum_lutc_input = "cin";
defparam \u_clk_500|Add0~100 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N3
maxii_lcell \u_clk_500|cnt[20] (
// Equation(s):
// \u_clk_500|Equal0~6  = (!\u_clk_500|cnt [21] & (!\u_clk_500|cnt [23] & (!C1_cnt[20] & !\u_clk_500|cnt [22])))
// \u_clk_500|cnt [20] = DFFEAS(\u_clk_500|Equal0~6 , GLOBAL(\clk~combout ), VCC, , , \u_clk_500|Add0~100_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_500|cnt [21]),
	.datab(\u_clk_500|cnt [23]),
	.datac(\u_clk_500|Add0~100_combout ),
	.datad(\u_clk_500|cnt [22]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Equal0~6 ),
	.regout(\u_clk_500|cnt [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|cnt[20] .lut_mask = "0001";
defparam \u_clk_500|cnt[20] .operation_mode = "normal";
defparam \u_clk_500|cnt[20] .output_mode = "reg_and_comb";
defparam \u_clk_500|cnt[20] .register_cascade_mode = "off";
defparam \u_clk_500|cnt[20] .sum_lutc_input = "qfbk";
defparam \u_clk_500|cnt[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N2
maxii_lcell \u_clk_500|Add0~105 (
// Equation(s):
// \u_clk_500|Add0~105_combout  = (\u_clk_500|cnt [21] $ (((!\u_clk_500|Add0~92  & \u_clk_500|Add0~102 ) # (\u_clk_500|Add0~92  & \u_clk_500|Add0~102COUT1_157 ))))
// \u_clk_500|Add0~107  = CARRY(((!\u_clk_500|Add0~102 ) # (!\u_clk_500|cnt [21])))
// \u_clk_500|Add0~107COUT1_158  = CARRY(((!\u_clk_500|Add0~102COUT1_157 ) # (!\u_clk_500|cnt [21])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_500|cnt [21]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_500|Add0~92 ),
	.cin0(\u_clk_500|Add0~102 ),
	.cin1(\u_clk_500|Add0~102COUT1_157 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Add0~105_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_500|Add0~107 ),
	.cout1(\u_clk_500|Add0~107COUT1_158 ));
// synopsys translate_off
defparam \u_clk_500|Add0~105 .cin0_used = "true";
defparam \u_clk_500|Add0~105 .cin1_used = "true";
defparam \u_clk_500|Add0~105 .cin_used = "true";
defparam \u_clk_500|Add0~105 .lut_mask = "3c3f";
defparam \u_clk_500|Add0~105 .operation_mode = "arithmetic";
defparam \u_clk_500|Add0~105 .output_mode = "comb_only";
defparam \u_clk_500|Add0~105 .register_cascade_mode = "off";
defparam \u_clk_500|Add0~105 .sum_lutc_input = "cin";
defparam \u_clk_500|Add0~105 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N4
maxii_lcell \u_clk_500|cnt[21] (
// Equation(s):
// \u_clk_500|cnt [21] = DFFEAS((((\u_clk_500|Add0~105_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_500|Add0~105_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_500|cnt [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|cnt[21] .lut_mask = "ff00";
defparam \u_clk_500|cnt[21] .operation_mode = "normal";
defparam \u_clk_500|cnt[21] .output_mode = "reg_only";
defparam \u_clk_500|cnt[21] .register_cascade_mode = "off";
defparam \u_clk_500|cnt[21] .sum_lutc_input = "datac";
defparam \u_clk_500|cnt[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N3
maxii_lcell \u_clk_500|Add0~110 (
// Equation(s):
// \u_clk_500|Add0~110_combout  = (\u_clk_500|cnt [22] $ ((!(!\u_clk_500|Add0~92  & \u_clk_500|Add0~107 ) # (\u_clk_500|Add0~92  & \u_clk_500|Add0~107COUT1_158 ))))
// \u_clk_500|Add0~112  = CARRY(((\u_clk_500|cnt [22] & !\u_clk_500|Add0~107 )))
// \u_clk_500|Add0~112COUT1_159  = CARRY(((\u_clk_500|cnt [22] & !\u_clk_500|Add0~107COUT1_158 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_500|cnt [22]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_500|Add0~92 ),
	.cin0(\u_clk_500|Add0~107 ),
	.cin1(\u_clk_500|Add0~107COUT1_158 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Add0~110_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_500|Add0~112 ),
	.cout1(\u_clk_500|Add0~112COUT1_159 ));
// synopsys translate_off
defparam \u_clk_500|Add0~110 .cin0_used = "true";
defparam \u_clk_500|Add0~110 .cin1_used = "true";
defparam \u_clk_500|Add0~110 .cin_used = "true";
defparam \u_clk_500|Add0~110 .lut_mask = "c30c";
defparam \u_clk_500|Add0~110 .operation_mode = "arithmetic";
defparam \u_clk_500|Add0~110 .output_mode = "comb_only";
defparam \u_clk_500|Add0~110 .register_cascade_mode = "off";
defparam \u_clk_500|Add0~110 .sum_lutc_input = "cin";
defparam \u_clk_500|Add0~110 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N2
maxii_lcell \u_clk_500|cnt[22] (
// Equation(s):
// \u_clk_500|cnt [22] = DFFEAS((((\u_clk_500|Add0~110_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_500|Add0~110_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_500|cnt [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|cnt[22] .lut_mask = "ff00";
defparam \u_clk_500|cnt[22] .operation_mode = "normal";
defparam \u_clk_500|cnt[22] .output_mode = "reg_only";
defparam \u_clk_500|cnt[22] .register_cascade_mode = "off";
defparam \u_clk_500|cnt[22] .sum_lutc_input = "datac";
defparam \u_clk_500|cnt[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N4
maxii_lcell \u_clk_500|Add0~115 (
// Equation(s):
// \u_clk_500|Add0~115_combout  = \u_clk_500|cnt [23] $ (((((!\u_clk_500|Add0~92  & \u_clk_500|Add0~112 ) # (\u_clk_500|Add0~92  & \u_clk_500|Add0~112COUT1_159 )))))
// \u_clk_500|Add0~117  = CARRY(((!\u_clk_500|Add0~112COUT1_159 )) # (!\u_clk_500|cnt [23]))

	.clk(gnd),
	.dataa(\u_clk_500|cnt [23]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_500|Add0~92 ),
	.cin0(\u_clk_500|Add0~112 ),
	.cin1(\u_clk_500|Add0~112COUT1_159 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Add0~115_combout ),
	.regout(),
	.cout(\u_clk_500|Add0~117 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|Add0~115 .cin0_used = "true";
defparam \u_clk_500|Add0~115 .cin1_used = "true";
defparam \u_clk_500|Add0~115 .cin_used = "true";
defparam \u_clk_500|Add0~115 .lut_mask = "5a5f";
defparam \u_clk_500|Add0~115 .operation_mode = "arithmetic";
defparam \u_clk_500|Add0~115 .output_mode = "comb_only";
defparam \u_clk_500|Add0~115 .register_cascade_mode = "off";
defparam \u_clk_500|Add0~115 .sum_lutc_input = "cin";
defparam \u_clk_500|Add0~115 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N0
maxii_lcell \u_clk_500|cnt[23] (
// Equation(s):
// \u_clk_500|cnt [23] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_500|Add0~115_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_500|Add0~115_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_500|cnt [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|cnt[23] .lut_mask = "0000";
defparam \u_clk_500|cnt[23] .operation_mode = "normal";
defparam \u_clk_500|cnt[23] .output_mode = "reg_only";
defparam \u_clk_500|cnt[23] .register_cascade_mode = "off";
defparam \u_clk_500|cnt[23] .sum_lutc_input = "datac";
defparam \u_clk_500|cnt[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y5_N5
maxii_lcell \u_clk_500|Add0~120 (
// Equation(s):
// \u_clk_500|Add0~120_combout  = \u_clk_500|cnt [24] $ ((((!\u_clk_500|Add0~117 ))))
// \u_clk_500|Add0~122  = CARRY((\u_clk_500|cnt [24] & ((!\u_clk_500|Add0~117 ))))
// \u_clk_500|Add0~122COUT1_160  = CARRY((\u_clk_500|cnt [24] & ((!\u_clk_500|Add0~117 ))))

	.clk(gnd),
	.dataa(\u_clk_500|cnt [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_500|Add0~117 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Add0~120_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_500|Add0~122 ),
	.cout1(\u_clk_500|Add0~122COUT1_160 ));
// synopsys translate_off
defparam \u_clk_500|Add0~120 .cin_used = "true";
defparam \u_clk_500|Add0~120 .lut_mask = "a50a";
defparam \u_clk_500|Add0~120 .operation_mode = "arithmetic";
defparam \u_clk_500|Add0~120 .output_mode = "comb_only";
defparam \u_clk_500|Add0~120 .register_cascade_mode = "off";
defparam \u_clk_500|Add0~120 .sum_lutc_input = "cin";
defparam \u_clk_500|Add0~120 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N6
maxii_lcell \u_clk_500|Add0~125 (
// Equation(s):
// \u_clk_500|Add0~125_combout  = \u_clk_500|cnt [25] $ (((((!\u_clk_500|Add0~117  & \u_clk_500|Add0~122 ) # (\u_clk_500|Add0~117  & \u_clk_500|Add0~122COUT1_160 )))))
// \u_clk_500|Add0~127  = CARRY(((!\u_clk_500|Add0~122 )) # (!\u_clk_500|cnt [25]))
// \u_clk_500|Add0~127COUT1_161  = CARRY(((!\u_clk_500|Add0~122COUT1_160 )) # (!\u_clk_500|cnt [25]))

	.clk(gnd),
	.dataa(\u_clk_500|cnt [25]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_500|Add0~117 ),
	.cin0(\u_clk_500|Add0~122 ),
	.cin1(\u_clk_500|Add0~122COUT1_160 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Add0~125_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_500|Add0~127 ),
	.cout1(\u_clk_500|Add0~127COUT1_161 ));
// synopsys translate_off
defparam \u_clk_500|Add0~125 .cin0_used = "true";
defparam \u_clk_500|Add0~125 .cin1_used = "true";
defparam \u_clk_500|Add0~125 .cin_used = "true";
defparam \u_clk_500|Add0~125 .lut_mask = "5a5f";
defparam \u_clk_500|Add0~125 .operation_mode = "arithmetic";
defparam \u_clk_500|Add0~125 .output_mode = "comb_only";
defparam \u_clk_500|Add0~125 .register_cascade_mode = "off";
defparam \u_clk_500|Add0~125 .sum_lutc_input = "cin";
defparam \u_clk_500|Add0~125 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N7
maxii_lcell \u_clk_500|Add0~130 (
// Equation(s):
// \u_clk_500|Add0~130_combout  = (\u_clk_500|cnt [26] $ ((!(!\u_clk_500|Add0~117  & \u_clk_500|Add0~127 ) # (\u_clk_500|Add0~117  & \u_clk_500|Add0~127COUT1_161 ))))
// \u_clk_500|Add0~132  = CARRY(((\u_clk_500|cnt [26] & !\u_clk_500|Add0~127 )))
// \u_clk_500|Add0~132COUT1_162  = CARRY(((\u_clk_500|cnt [26] & !\u_clk_500|Add0~127COUT1_161 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_500|cnt [26]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_500|Add0~117 ),
	.cin0(\u_clk_500|Add0~127 ),
	.cin1(\u_clk_500|Add0~127COUT1_161 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Add0~130_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_500|Add0~132 ),
	.cout1(\u_clk_500|Add0~132COUT1_162 ));
// synopsys translate_off
defparam \u_clk_500|Add0~130 .cin0_used = "true";
defparam \u_clk_500|Add0~130 .cin1_used = "true";
defparam \u_clk_500|Add0~130 .cin_used = "true";
defparam \u_clk_500|Add0~130 .lut_mask = "c30c";
defparam \u_clk_500|Add0~130 .operation_mode = "arithmetic";
defparam \u_clk_500|Add0~130 .output_mode = "comb_only";
defparam \u_clk_500|Add0~130 .register_cascade_mode = "off";
defparam \u_clk_500|Add0~130 .sum_lutc_input = "cin";
defparam \u_clk_500|Add0~130 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N9
maxii_lcell \u_clk_500|cnt[26] (
// Equation(s):
// \u_clk_500|cnt [26] = DFFEAS((((\u_clk_500|Add0~130_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_500|Add0~130_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_500|cnt [26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|cnt[26] .lut_mask = "ff00";
defparam \u_clk_500|cnt[26] .operation_mode = "normal";
defparam \u_clk_500|cnt[26] .output_mode = "reg_only";
defparam \u_clk_500|cnt[26] .register_cascade_mode = "off";
defparam \u_clk_500|cnt[26] .sum_lutc_input = "datac";
defparam \u_clk_500|cnt[26] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N8
maxii_lcell \u_clk_500|Add0~135 (
// Equation(s):
// \u_clk_500|Add0~135_combout  = (((!\u_clk_500|Add0~117  & \u_clk_500|Add0~132 ) # (\u_clk_500|Add0~117  & \u_clk_500|Add0~132COUT1_162 ) $ (\u_clk_500|cnt [27])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_500|cnt [27]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_500|Add0~117 ),
	.cin0(\u_clk_500|Add0~132 ),
	.cin1(\u_clk_500|Add0~132COUT1_162 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Add0~135_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|Add0~135 .cin0_used = "true";
defparam \u_clk_500|Add0~135 .cin1_used = "true";
defparam \u_clk_500|Add0~135 .cin_used = "true";
defparam \u_clk_500|Add0~135 .lut_mask = "0ff0";
defparam \u_clk_500|Add0~135 .operation_mode = "normal";
defparam \u_clk_500|Add0~135 .output_mode = "comb_only";
defparam \u_clk_500|Add0~135 .register_cascade_mode = "off";
defparam \u_clk_500|Add0~135 .sum_lutc_input = "cin";
defparam \u_clk_500|Add0~135 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N1
maxii_lcell \u_clk_500|cnt[27] (
// Equation(s):
// \u_clk_500|cnt [27] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_500|Add0~135_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_500|Add0~135_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_500|cnt [27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|cnt[27] .lut_mask = "0000";
defparam \u_clk_500|cnt[27] .operation_mode = "normal";
defparam \u_clk_500|cnt[27] .output_mode = "reg_only";
defparam \u_clk_500|cnt[27] .register_cascade_mode = "off";
defparam \u_clk_500|cnt[27] .sum_lutc_input = "datac";
defparam \u_clk_500|cnt[27] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N7
maxii_lcell \u_clk_500|cnt[24] (
// Equation(s):
// \u_clk_500|Equal0~7  = (!\u_clk_500|cnt [25] & (!\u_clk_500|cnt [27] & (!C1_cnt[24] & !\u_clk_500|cnt [26])))
// \u_clk_500|cnt [24] = DFFEAS(\u_clk_500|Equal0~7 , GLOBAL(\clk~combout ), VCC, , , \u_clk_500|Add0~120_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_500|cnt [25]),
	.datab(\u_clk_500|cnt [27]),
	.datac(\u_clk_500|Add0~120_combout ),
	.datad(\u_clk_500|cnt [26]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Equal0~7 ),
	.regout(\u_clk_500|cnt [24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|cnt[24] .lut_mask = "0001";
defparam \u_clk_500|cnt[24] .operation_mode = "normal";
defparam \u_clk_500|cnt[24] .output_mode = "reg_and_comb";
defparam \u_clk_500|cnt[24] .register_cascade_mode = "off";
defparam \u_clk_500|cnt[24] .sum_lutc_input = "qfbk";
defparam \u_clk_500|cnt[24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y5_N6
maxii_lcell \u_clk_500|cnt[25] (
// Equation(s):
// \u_clk_500|cnt [25] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_500|Add0~125_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_500|Add0~125_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_500|cnt [25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|cnt[25] .lut_mask = "0000";
defparam \u_clk_500|cnt[25] .operation_mode = "normal";
defparam \u_clk_500|cnt[25] .output_mode = "reg_only";
defparam \u_clk_500|cnt[25] .register_cascade_mode = "off";
defparam \u_clk_500|cnt[25] .sum_lutc_input = "datac";
defparam \u_clk_500|cnt[25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N8
maxii_lcell \u_clk_500|Equal0~4 (
// Equation(s):
// \u_clk_500|Equal0~4_combout  = (\u_clk_500|Equal0~1  & (\u_clk_500|Equal0~0  & (\u_clk_500|Equal0~2  & \u_clk_500|Equal0~3 )))

	.clk(gnd),
	.dataa(\u_clk_500|Equal0~1 ),
	.datab(\u_clk_500|Equal0~0 ),
	.datac(\u_clk_500|Equal0~2 ),
	.datad(\u_clk_500|Equal0~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Equal0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|Equal0~4 .lut_mask = "8000";
defparam \u_clk_500|Equal0~4 .operation_mode = "normal";
defparam \u_clk_500|Equal0~4 .output_mode = "comb_only";
defparam \u_clk_500|Equal0~4 .register_cascade_mode = "off";
defparam \u_clk_500|Equal0~4 .sum_lutc_input = "datac";
defparam \u_clk_500|Equal0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N3
maxii_lcell \u_clk_500|Equal0~8 (
// Equation(s):
// \u_clk_500|Equal0~8_combout  = (\u_clk_500|Equal0~7  & (\u_clk_500|Equal0~5  & (\u_clk_500|Equal0~6  & \u_clk_500|Equal0~4_combout )))

	.clk(gnd),
	.dataa(\u_clk_500|Equal0~7 ),
	.datab(\u_clk_500|Equal0~5 ),
	.datac(\u_clk_500|Equal0~6 ),
	.datad(\u_clk_500|Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_500|Equal0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|Equal0~8 .lut_mask = "8000";
defparam \u_clk_500|Equal0~8 .operation_mode = "normal";
defparam \u_clk_500|Equal0~8 .output_mode = "comb_only";
defparam \u_clk_500|Equal0~8 .register_cascade_mode = "off";
defparam \u_clk_500|Equal0~8 .sum_lutc_input = "datac";
defparam \u_clk_500|Equal0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N3
maxii_lcell \u_clk_500|clkout (
// Equation(s):
// \u_clk_500|clkout~regout  = DFFEAS(((\u_clk_500|Equal0~8_combout  $ (\u_clk_500|clkout~regout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_500|Equal0~8_combout ),
	.datad(\u_clk_500|clkout~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_500|clkout~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_500|clkout .lut_mask = "0ff0";
defparam \u_clk_500|clkout .operation_mode = "normal";
defparam \u_clk_500|clkout .output_mode = "reg_only";
defparam \u_clk_500|clkout .register_cascade_mode = "off";
defparam \u_clk_500|clkout .sum_lutc_input = "datac";
defparam \u_clk_500|clkout .synch_mode = "off";
// synopsys translate_on

// Location: PIN_124,	 I/O Standard: 2.5 V,	 Current Strength: Default
maxii_io \rst~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\rst~combout ),
	.padio(rst));
// synopsys translate_off
defparam \rst~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y7_N5
maxii_lcell \u2|cnt[0] (
// Equation(s):
// \u2|cnt [0] = DFFEAS((((!\u2|cnt [0] & !\rst~combout ))), GLOBAL(\u_clk_500|clkout~regout ), VCC, , , , , , )

	.clk(\u_clk_500|clkout~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u2|cnt [0]),
	.datad(\rst~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|cnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|cnt[0] .lut_mask = "000f";
defparam \u2|cnt[0] .operation_mode = "normal";
defparam \u2|cnt[0] .output_mode = "reg_only";
defparam \u2|cnt[0] .register_cascade_mode = "off";
defparam \u2|cnt[0] .sum_lutc_input = "datac";
defparam \u2|cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N8
maxii_lcell \u2|cnt[1] (
// Equation(s):
// \u2|cnt [1] = DFFEAS(((\u2|cnt [0] $ (\u2|cnt [1]))), GLOBAL(\u_clk_500|clkout~regout ), VCC, , , , , \rst~combout , )

	.clk(\u_clk_500|clkout~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u2|cnt [0]),
	.datad(\u2|cnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|cnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|cnt[1] .lut_mask = "0ff0";
defparam \u2|cnt[1] .operation_mode = "normal";
defparam \u2|cnt[1] .output_mode = "reg_only";
defparam \u2|cnt[1] .register_cascade_mode = "off";
defparam \u2|cnt[1] .sum_lutc_input = "datac";
defparam \u2|cnt[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N0
maxii_lcell \u2|cnt[2] (
// Equation(s):
// \u2|cnt [2] = DFFEAS(\u2|cnt [2] $ (((\u2|cnt [1] & (\u2|cnt [0])))), GLOBAL(\u_clk_500|clkout~regout ), VCC, , , , , \rst~combout , )

	.clk(\u_clk_500|clkout~regout ),
	.dataa(\u2|cnt [1]),
	.datab(\u2|cnt [2]),
	.datac(\u2|cnt [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|cnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|cnt[2] .lut_mask = "6c6c";
defparam \u2|cnt[2] .operation_mode = "normal";
defparam \u2|cnt[2] .output_mode = "reg_only";
defparam \u2|cnt[2] .register_cascade_mode = "off";
defparam \u2|cnt[2] .sum_lutc_input = "datac";
defparam \u2|cnt[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y8_N3
maxii_lcell \u2|row[0] (
// Equation(s):
// \u2|row [0] = DFFEAS((\u2|cnt [0]) # (((\u2|cnt [1]) # (\u2|cnt [2]))), GLOBAL(\u_clk_500|clkout~regout ), VCC, , , , , , )

	.clk(\u_clk_500|clkout~regout ),
	.dataa(\u2|cnt [0]),
	.datab(vcc),
	.datac(\u2|cnt [1]),
	.datad(\u2|cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|row [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|row[0] .lut_mask = "fffa";
defparam \u2|row[0] .operation_mode = "normal";
defparam \u2|row[0] .output_mode = "reg_only";
defparam \u2|row[0] .register_cascade_mode = "off";
defparam \u2|row[0] .sum_lutc_input = "datac";
defparam \u2|row[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N7
maxii_lcell \u2|row[1] (
// Equation(s):
// \u2|row [1] = DFFEAS((\u2|cnt [1]) # ((\u2|cnt [2]) # ((!\u2|cnt [0]))), GLOBAL(\u_clk_500|clkout~regout ), VCC, , , , , , )

	.clk(\u_clk_500|clkout~regout ),
	.dataa(\u2|cnt [1]),
	.datab(\u2|cnt [2]),
	.datac(\u2|cnt [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|row [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|row[1] .lut_mask = "efef";
defparam \u2|row[1] .operation_mode = "normal";
defparam \u2|row[1] .output_mode = "reg_only";
defparam \u2|row[1] .register_cascade_mode = "off";
defparam \u2|row[1] .sum_lutc_input = "datac";
defparam \u2|row[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N1
maxii_lcell \u2|row[2] (
// Equation(s):
// \u2|row [2] = DFFEAS((((\u2|cnt [2]) # (\u2|cnt [0]))) # (!\u2|cnt [1]), GLOBAL(\u_clk_500|clkout~regout ), VCC, , , , , , )

	.clk(\u_clk_500|clkout~regout ),
	.dataa(\u2|cnt [1]),
	.datab(vcc),
	.datac(\u2|cnt [2]),
	.datad(\u2|cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|row [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|row[2] .lut_mask = "fff5";
defparam \u2|row[2] .operation_mode = "normal";
defparam \u2|row[2] .output_mode = "reg_only";
defparam \u2|row[2] .register_cascade_mode = "off";
defparam \u2|row[2] .sum_lutc_input = "datac";
defparam \u2|row[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N8
maxii_lcell \u2|row[3] (
// Equation(s):
// \u2|row [3] = DFFEAS((((\u2|cnt [2]) # (!\u2|cnt [1]))) # (!\u2|cnt [0]), GLOBAL(\u_clk_500|clkout~regout ), VCC, , , , , , )

	.clk(\u_clk_500|clkout~regout ),
	.dataa(\u2|cnt [0]),
	.datab(vcc),
	.datac(\u2|cnt [1]),
	.datad(\u2|cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|row [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|row[3] .lut_mask = "ff5f";
defparam \u2|row[3] .operation_mode = "normal";
defparam \u2|row[3] .output_mode = "reg_only";
defparam \u2|row[3] .register_cascade_mode = "off";
defparam \u2|row[3] .sum_lutc_input = "datac";
defparam \u2|row[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N1
maxii_lcell \u2|row[4] (
// Equation(s):
// \u2|row [4] = DFFEAS((((\u2|cnt [1]) # (\u2|cnt [0])) # (!\u2|cnt [2])), GLOBAL(\u_clk_500|clkout~regout ), VCC, , , , , , )

	.clk(\u_clk_500|clkout~regout ),
	.dataa(vcc),
	.datab(\u2|cnt [2]),
	.datac(\u2|cnt [1]),
	.datad(\u2|cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|row [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|row[4] .lut_mask = "fff3";
defparam \u2|row[4] .operation_mode = "normal";
defparam \u2|row[4] .output_mode = "reg_only";
defparam \u2|row[4] .register_cascade_mode = "off";
defparam \u2|row[4] .sum_lutc_input = "datac";
defparam \u2|row[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N9
maxii_lcell \u2|row[5] (
// Equation(s):
// \u2|row [5] = DFFEAS((\u2|cnt [1]) # (((!\u2|cnt [0])) # (!\u2|cnt [2])), GLOBAL(\u_clk_500|clkout~regout ), VCC, , , , , , )

	.clk(\u_clk_500|clkout~regout ),
	.dataa(\u2|cnt [1]),
	.datab(\u2|cnt [2]),
	.datac(\u2|cnt [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|row [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|row[5] .lut_mask = "bfbf";
defparam \u2|row[5] .operation_mode = "normal";
defparam \u2|row[5] .output_mode = "reg_only";
defparam \u2|row[5] .register_cascade_mode = "off";
defparam \u2|row[5] .sum_lutc_input = "datac";
defparam \u2|row[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N4
maxii_lcell \u2|row[6] (
// Equation(s):
// \u2|row [6] = DFFEAS((\u2|cnt [0]) # (((!\u2|cnt [2]) # (!\u2|cnt [1]))), GLOBAL(\u_clk_500|clkout~regout ), VCC, , , , , , )

	.clk(\u_clk_500|clkout~regout ),
	.dataa(\u2|cnt [0]),
	.datab(vcc),
	.datac(\u2|cnt [1]),
	.datad(\u2|cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|row [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|row[6] .lut_mask = "afff";
defparam \u2|row[6] .operation_mode = "normal";
defparam \u2|row[6] .output_mode = "reg_only";
defparam \u2|row[6] .register_cascade_mode = "off";
defparam \u2|row[6] .sum_lutc_input = "datac";
defparam \u2|row[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N5
maxii_lcell \u2|row[7] (
// Equation(s):
// \u2|row [7] = DFFEAS((((!\u2|cnt [2]) # (!\u2|cnt [1]))) # (!\u2|cnt [0]), GLOBAL(\u_clk_500|clkout~regout ), VCC, , , , , , )

	.clk(\u_clk_500|clkout~regout ),
	.dataa(\u2|cnt [0]),
	.datab(vcc),
	.datac(\u2|cnt [1]),
	.datad(\u2|cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|row [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|row[7] .lut_mask = "5fff";
defparam \u2|row[7] .operation_mode = "normal";
defparam \u2|row[7] .output_mode = "reg_only";
defparam \u2|row[7] .register_cascade_mode = "off";
defparam \u2|row[7] .sum_lutc_input = "datac";
defparam \u2|row[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N1
maxii_lcell \u_clk_6|Add0~55 (
// Equation(s):
// \u_clk_6|Add0~55_combout  = ((!\u_clk_6|cnt [0]))
// \u_clk_6|Add0~57  = CARRY(((\u_clk_6|cnt [0])))
// \u_clk_6|Add0~57COUT1_141  = CARRY(((\u_clk_6|cnt [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_6|cnt [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Add0~55_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_6|Add0~57 ),
	.cout1(\u_clk_6|Add0~57COUT1_141 ));
// synopsys translate_off
defparam \u_clk_6|Add0~55 .lut_mask = "33cc";
defparam \u_clk_6|Add0~55 .operation_mode = "arithmetic";
defparam \u_clk_6|Add0~55 .output_mode = "comb_only";
defparam \u_clk_6|Add0~55 .register_cascade_mode = "off";
defparam \u_clk_6|Add0~55 .sum_lutc_input = "datac";
defparam \u_clk_6|Add0~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N6
maxii_lcell \u_clk_6|cnt[0] (
// Equation(s):
// \u_clk_6|cnt [0] = DFFEAS((((\u_clk_6|Add0~55_combout  & !\u_clk_6|Equal0~8_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_6|Add0~55_combout ),
	.datad(\u_clk_6|Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_6|cnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|cnt[0] .lut_mask = "00f0";
defparam \u_clk_6|cnt[0] .operation_mode = "normal";
defparam \u_clk_6|cnt[0] .output_mode = "reg_only";
defparam \u_clk_6|cnt[0] .register_cascade_mode = "off";
defparam \u_clk_6|cnt[0] .sum_lutc_input = "datac";
defparam \u_clk_6|cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N2
maxii_lcell \u_clk_6|Add0~50 (
// Equation(s):
// \u_clk_6|Add0~50_combout  = (\u_clk_6|cnt [1] $ ((\u_clk_6|Add0~57 )))
// \u_clk_6|Add0~52  = CARRY(((!\u_clk_6|Add0~57 ) # (!\u_clk_6|cnt [1])))
// \u_clk_6|Add0~52COUT1_142  = CARRY(((!\u_clk_6|Add0~57COUT1_141 ) # (!\u_clk_6|cnt [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_6|cnt [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u_clk_6|Add0~57 ),
	.cin1(\u_clk_6|Add0~57COUT1_141 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Add0~50_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_6|Add0~52 ),
	.cout1(\u_clk_6|Add0~52COUT1_142 ));
// synopsys translate_off
defparam \u_clk_6|Add0~50 .cin0_used = "true";
defparam \u_clk_6|Add0~50 .cin1_used = "true";
defparam \u_clk_6|Add0~50 .lut_mask = "3c3f";
defparam \u_clk_6|Add0~50 .operation_mode = "arithmetic";
defparam \u_clk_6|Add0~50 .output_mode = "comb_only";
defparam \u_clk_6|Add0~50 .register_cascade_mode = "off";
defparam \u_clk_6|Add0~50 .sum_lutc_input = "cin";
defparam \u_clk_6|Add0~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N7
maxii_lcell \u_clk_6|cnt[1] (
// Equation(s):
// \u_clk_6|cnt [1] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_6|Add0~50_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_6|Add0~50_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_6|cnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|cnt[1] .lut_mask = "0000";
defparam \u_clk_6|cnt[1] .operation_mode = "normal";
defparam \u_clk_6|cnt[1] .output_mode = "reg_only";
defparam \u_clk_6|cnt[1] .register_cascade_mode = "off";
defparam \u_clk_6|cnt[1] .sum_lutc_input = "datac";
defparam \u_clk_6|cnt[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N3
maxii_lcell \u_clk_6|Add0~45 (
// Equation(s):
// \u_clk_6|Add0~45_combout  = \u_clk_6|cnt [2] $ ((((!\u_clk_6|Add0~52 ))))
// \u_clk_6|Add0~47  = CARRY((\u_clk_6|cnt [2] & ((!\u_clk_6|Add0~52 ))))
// \u_clk_6|Add0~47COUT1_143  = CARRY((\u_clk_6|cnt [2] & ((!\u_clk_6|Add0~52COUT1_142 ))))

	.clk(gnd),
	.dataa(\u_clk_6|cnt [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u_clk_6|Add0~52 ),
	.cin1(\u_clk_6|Add0~52COUT1_142 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Add0~45_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_6|Add0~47 ),
	.cout1(\u_clk_6|Add0~47COUT1_143 ));
// synopsys translate_off
defparam \u_clk_6|Add0~45 .cin0_used = "true";
defparam \u_clk_6|Add0~45 .cin1_used = "true";
defparam \u_clk_6|Add0~45 .lut_mask = "a50a";
defparam \u_clk_6|Add0~45 .operation_mode = "arithmetic";
defparam \u_clk_6|Add0~45 .output_mode = "comb_only";
defparam \u_clk_6|Add0~45 .register_cascade_mode = "off";
defparam \u_clk_6|Add0~45 .sum_lutc_input = "cin";
defparam \u_clk_6|Add0~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N1
maxii_lcell \u_clk_6|cnt[2] (
// Equation(s):
// \u_clk_6|cnt [2] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_6|Add0~45_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_6|Add0~45_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_6|cnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|cnt[2] .lut_mask = "0000";
defparam \u_clk_6|cnt[2] .operation_mode = "normal";
defparam \u_clk_6|cnt[2] .output_mode = "reg_only";
defparam \u_clk_6|cnt[2] .register_cascade_mode = "off";
defparam \u_clk_6|cnt[2] .sum_lutc_input = "datac";
defparam \u_clk_6|cnt[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N4
maxii_lcell \u_clk_6|Add0~40 (
// Equation(s):
// \u_clk_6|Add0~40_combout  = (\u_clk_6|cnt [3] $ ((\u_clk_6|Add0~47 )))
// \u_clk_6|Add0~42  = CARRY(((!\u_clk_6|Add0~47COUT1_143 ) # (!\u_clk_6|cnt [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_6|cnt [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u_clk_6|Add0~47 ),
	.cin1(\u_clk_6|Add0~47COUT1_143 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Add0~40_combout ),
	.regout(),
	.cout(\u_clk_6|Add0~42 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|Add0~40 .cin0_used = "true";
defparam \u_clk_6|Add0~40 .cin1_used = "true";
defparam \u_clk_6|Add0~40 .lut_mask = "3c3f";
defparam \u_clk_6|Add0~40 .operation_mode = "arithmetic";
defparam \u_clk_6|Add0~40 .output_mode = "comb_only";
defparam \u_clk_6|Add0~40 .register_cascade_mode = "off";
defparam \u_clk_6|Add0~40 .sum_lutc_input = "cin";
defparam \u_clk_6|Add0~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N6
maxii_lcell \u_clk_6|cnt[3] (
// Equation(s):
// \u_clk_6|Equal0~2  = (!\u_clk_6|cnt [1] & (!\u_clk_6|cnt [0] & (!C2_cnt[3] & !\u_clk_6|cnt [2])))
// \u_clk_6|cnt [3] = DFFEAS(\u_clk_6|Equal0~2 , GLOBAL(\clk~combout ), VCC, , , \u_clk_6|Add0~40_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_6|cnt [1]),
	.datab(\u_clk_6|cnt [0]),
	.datac(\u_clk_6|Add0~40_combout ),
	.datad(\u_clk_6|cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Equal0~2 ),
	.regout(\u_clk_6|cnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|cnt[3] .lut_mask = "0001";
defparam \u_clk_6|cnt[3] .operation_mode = "normal";
defparam \u_clk_6|cnt[3] .output_mode = "reg_and_comb";
defparam \u_clk_6|cnt[3] .register_cascade_mode = "off";
defparam \u_clk_6|cnt[3] .sum_lutc_input = "qfbk";
defparam \u_clk_6|cnt[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N5
maxii_lcell \u_clk_6|Add0~35 (
// Equation(s):
// \u_clk_6|Add0~35_combout  = \u_clk_6|cnt [4] $ ((((!\u_clk_6|Add0~42 ))))
// \u_clk_6|Add0~37  = CARRY((\u_clk_6|cnt [4] & ((!\u_clk_6|Add0~42 ))))
// \u_clk_6|Add0~37COUT1_144  = CARRY((\u_clk_6|cnt [4] & ((!\u_clk_6|Add0~42 ))))

	.clk(gnd),
	.dataa(\u_clk_6|cnt [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_6|Add0~42 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Add0~35_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_6|Add0~37 ),
	.cout1(\u_clk_6|Add0~37COUT1_144 ));
// synopsys translate_off
defparam \u_clk_6|Add0~35 .cin_used = "true";
defparam \u_clk_6|Add0~35 .lut_mask = "a50a";
defparam \u_clk_6|Add0~35 .operation_mode = "arithmetic";
defparam \u_clk_6|Add0~35 .output_mode = "comb_only";
defparam \u_clk_6|Add0~35 .register_cascade_mode = "off";
defparam \u_clk_6|Add0~35 .sum_lutc_input = "cin";
defparam \u_clk_6|Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N0
maxii_lcell \u_clk_6|cnt[4] (
// Equation(s):
// \u_clk_6|cnt [4] = DFFEAS((((\u_clk_6|Add0~35_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_6|Add0~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_6|cnt [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|cnt[4] .lut_mask = "ff00";
defparam \u_clk_6|cnt[4] .operation_mode = "normal";
defparam \u_clk_6|cnt[4] .output_mode = "reg_only";
defparam \u_clk_6|cnt[4] .register_cascade_mode = "off";
defparam \u_clk_6|cnt[4] .sum_lutc_input = "datac";
defparam \u_clk_6|cnt[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N6
maxii_lcell \u_clk_6|Add0~20 (
// Equation(s):
// \u_clk_6|Add0~20_combout  = (\u_clk_6|cnt [5] $ (((!\u_clk_6|Add0~42  & \u_clk_6|Add0~37 ) # (\u_clk_6|Add0~42  & \u_clk_6|Add0~37COUT1_144 ))))
// \u_clk_6|Add0~22  = CARRY(((!\u_clk_6|Add0~37 ) # (!\u_clk_6|cnt [5])))
// \u_clk_6|Add0~22COUT1_145  = CARRY(((!\u_clk_6|Add0~37COUT1_144 ) # (!\u_clk_6|cnt [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_6|cnt [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_6|Add0~42 ),
	.cin0(\u_clk_6|Add0~37 ),
	.cin1(\u_clk_6|Add0~37COUT1_144 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Add0~20_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_6|Add0~22 ),
	.cout1(\u_clk_6|Add0~22COUT1_145 ));
// synopsys translate_off
defparam \u_clk_6|Add0~20 .cin0_used = "true";
defparam \u_clk_6|Add0~20 .cin1_used = "true";
defparam \u_clk_6|Add0~20 .cin_used = "true";
defparam \u_clk_6|Add0~20 .lut_mask = "3c3f";
defparam \u_clk_6|Add0~20 .operation_mode = "arithmetic";
defparam \u_clk_6|Add0~20 .output_mode = "comb_only";
defparam \u_clk_6|Add0~20 .register_cascade_mode = "off";
defparam \u_clk_6|Add0~20 .sum_lutc_input = "cin";
defparam \u_clk_6|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N2
maxii_lcell \u_clk_6|cnt[5] (
// Equation(s):
// \u_clk_6|cnt [5] = DFFEAS((((!\u_clk_6|Equal0~8_combout  & \u_clk_6|Add0~20_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_6|Equal0~8_combout ),
	.datad(\u_clk_6|Add0~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_6|cnt [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|cnt[5] .lut_mask = "0f00";
defparam \u_clk_6|cnt[5] .operation_mode = "normal";
defparam \u_clk_6|cnt[5] .output_mode = "reg_only";
defparam \u_clk_6|cnt[5] .register_cascade_mode = "off";
defparam \u_clk_6|cnt[5] .sum_lutc_input = "datac";
defparam \u_clk_6|cnt[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N7
maxii_lcell \u_clk_6|Add0~30 (
// Equation(s):
// \u_clk_6|Add0~30_combout  = \u_clk_6|cnt [6] $ ((((!(!\u_clk_6|Add0~42  & \u_clk_6|Add0~22 ) # (\u_clk_6|Add0~42  & \u_clk_6|Add0~22COUT1_145 )))))
// \u_clk_6|Add0~32  = CARRY((\u_clk_6|cnt [6] & ((!\u_clk_6|Add0~22 ))))
// \u_clk_6|Add0~32COUT1_146  = CARRY((\u_clk_6|cnt [6] & ((!\u_clk_6|Add0~22COUT1_145 ))))

	.clk(gnd),
	.dataa(\u_clk_6|cnt [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_6|Add0~42 ),
	.cin0(\u_clk_6|Add0~22 ),
	.cin1(\u_clk_6|Add0~22COUT1_145 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_6|Add0~32 ),
	.cout1(\u_clk_6|Add0~32COUT1_146 ));
// synopsys translate_off
defparam \u_clk_6|Add0~30 .cin0_used = "true";
defparam \u_clk_6|Add0~30 .cin1_used = "true";
defparam \u_clk_6|Add0~30 .cin_used = "true";
defparam \u_clk_6|Add0~30 .lut_mask = "a50a";
defparam \u_clk_6|Add0~30 .operation_mode = "arithmetic";
defparam \u_clk_6|Add0~30 .output_mode = "comb_only";
defparam \u_clk_6|Add0~30 .register_cascade_mode = "off";
defparam \u_clk_6|Add0~30 .sum_lutc_input = "cin";
defparam \u_clk_6|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N5
maxii_lcell \u_clk_6|cnt[6] (
// Equation(s):
// \u_clk_6|cnt [6] = DFFEAS((((\u_clk_6|Add0~30_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_6|Add0~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_6|cnt [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|cnt[6] .lut_mask = "ff00";
defparam \u_clk_6|cnt[6] .operation_mode = "normal";
defparam \u_clk_6|cnt[6] .output_mode = "reg_only";
defparam \u_clk_6|cnt[6] .register_cascade_mode = "off";
defparam \u_clk_6|cnt[6] .sum_lutc_input = "datac";
defparam \u_clk_6|cnt[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N8
maxii_lcell \u_clk_6|Add0~25 (
// Equation(s):
// \u_clk_6|Add0~25_combout  = \u_clk_6|cnt [7] $ (((((!\u_clk_6|Add0~42  & \u_clk_6|Add0~32 ) # (\u_clk_6|Add0~42  & \u_clk_6|Add0~32COUT1_146 )))))
// \u_clk_6|Add0~27  = CARRY(((!\u_clk_6|Add0~32 )) # (!\u_clk_6|cnt [7]))
// \u_clk_6|Add0~27COUT1_147  = CARRY(((!\u_clk_6|Add0~32COUT1_146 )) # (!\u_clk_6|cnt [7]))

	.clk(gnd),
	.dataa(\u_clk_6|cnt [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_6|Add0~42 ),
	.cin0(\u_clk_6|Add0~32 ),
	.cin1(\u_clk_6|Add0~32COUT1_146 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_6|Add0~27 ),
	.cout1(\u_clk_6|Add0~27COUT1_147 ));
// synopsys translate_off
defparam \u_clk_6|Add0~25 .cin0_used = "true";
defparam \u_clk_6|Add0~25 .cin1_used = "true";
defparam \u_clk_6|Add0~25 .cin_used = "true";
defparam \u_clk_6|Add0~25 .lut_mask = "5a5f";
defparam \u_clk_6|Add0~25 .operation_mode = "arithmetic";
defparam \u_clk_6|Add0~25 .output_mode = "comb_only";
defparam \u_clk_6|Add0~25 .register_cascade_mode = "off";
defparam \u_clk_6|Add0~25 .sum_lutc_input = "cin";
defparam \u_clk_6|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N8
maxii_lcell \u_clk_6|cnt[7] (
// Equation(s):
// \u_clk_6|Equal0~1  = (!\u_clk_6|cnt [6] & (!\u_clk_6|cnt [4] & (!C2_cnt[7] & \u_clk_6|cnt [5])))
// \u_clk_6|cnt [7] = DFFEAS(\u_clk_6|Equal0~1 , GLOBAL(\clk~combout ), VCC, , , \u_clk_6|Add0~25_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_6|cnt [6]),
	.datab(\u_clk_6|cnt [4]),
	.datac(\u_clk_6|Add0~25_combout ),
	.datad(\u_clk_6|cnt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Equal0~1 ),
	.regout(\u_clk_6|cnt [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|cnt[7] .lut_mask = "0100";
defparam \u_clk_6|cnt[7] .operation_mode = "normal";
defparam \u_clk_6|cnt[7] .output_mode = "reg_and_comb";
defparam \u_clk_6|cnt[7] .register_cascade_mode = "off";
defparam \u_clk_6|cnt[7] .sum_lutc_input = "qfbk";
defparam \u_clk_6|cnt[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y4_N9
maxii_lcell \u_clk_6|Add0~15 (
// Equation(s):
// \u_clk_6|Add0~15_combout  = (\u_clk_6|cnt [8] $ ((!(!\u_clk_6|Add0~42  & \u_clk_6|Add0~27 ) # (\u_clk_6|Add0~42  & \u_clk_6|Add0~27COUT1_147 ))))
// \u_clk_6|Add0~17  = CARRY(((\u_clk_6|cnt [8] & !\u_clk_6|Add0~27COUT1_147 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_6|cnt [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_6|Add0~42 ),
	.cin0(\u_clk_6|Add0~27 ),
	.cin1(\u_clk_6|Add0~27COUT1_147 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Add0~15_combout ),
	.regout(),
	.cout(\u_clk_6|Add0~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|Add0~15 .cin0_used = "true";
defparam \u_clk_6|Add0~15 .cin1_used = "true";
defparam \u_clk_6|Add0~15 .cin_used = "true";
defparam \u_clk_6|Add0~15 .lut_mask = "c30c";
defparam \u_clk_6|Add0~15 .operation_mode = "arithmetic";
defparam \u_clk_6|Add0~15 .output_mode = "comb_only";
defparam \u_clk_6|Add0~15 .register_cascade_mode = "off";
defparam \u_clk_6|Add0~15 .sum_lutc_input = "cin";
defparam \u_clk_6|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N7
maxii_lcell \u_clk_6|cnt[8] (
// Equation(s):
// \u_clk_6|cnt [8] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_6|Add0~15_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_6|Add0~15_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_6|cnt [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|cnt[8] .lut_mask = "0000";
defparam \u_clk_6|cnt[8] .operation_mode = "normal";
defparam \u_clk_6|cnt[8] .output_mode = "reg_only";
defparam \u_clk_6|cnt[8] .register_cascade_mode = "off";
defparam \u_clk_6|cnt[8] .sum_lutc_input = "datac";
defparam \u_clk_6|cnt[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N0
maxii_lcell \u_clk_6|Add0~10 (
// Equation(s):
// \u_clk_6|Add0~10_combout  = (\u_clk_6|cnt [9] $ ((\u_clk_6|Add0~17 )))
// \u_clk_6|Add0~12  = CARRY(((!\u_clk_6|Add0~17 ) # (!\u_clk_6|cnt [9])))
// \u_clk_6|Add0~12COUT1_148  = CARRY(((!\u_clk_6|Add0~17 ) # (!\u_clk_6|cnt [9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_6|cnt [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_6|Add0~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_6|Add0~12 ),
	.cout1(\u_clk_6|Add0~12COUT1_148 ));
// synopsys translate_off
defparam \u_clk_6|Add0~10 .cin_used = "true";
defparam \u_clk_6|Add0~10 .lut_mask = "3c3f";
defparam \u_clk_6|Add0~10 .operation_mode = "arithmetic";
defparam \u_clk_6|Add0~10 .output_mode = "comb_only";
defparam \u_clk_6|Add0~10 .register_cascade_mode = "off";
defparam \u_clk_6|Add0~10 .sum_lutc_input = "cin";
defparam \u_clk_6|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N3
maxii_lcell \u_clk_6|cnt[9] (
// Equation(s):
// \u_clk_6|Equal0~0  = (\u_clk_6|cnt [10] & (!\u_clk_6|cnt [8] & (!C2_cnt[9] & \u_clk_6|cnt [11])))
// \u_clk_6|cnt [9] = DFFEAS(\u_clk_6|Equal0~0 , GLOBAL(\clk~combout ), VCC, , , \u_clk_6|Add0~10_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_6|cnt [10]),
	.datab(\u_clk_6|cnt [8]),
	.datac(\u_clk_6|Add0~10_combout ),
	.datad(\u_clk_6|cnt [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Equal0~0 ),
	.regout(\u_clk_6|cnt [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|cnt[9] .lut_mask = "0200";
defparam \u_clk_6|cnt[9] .operation_mode = "normal";
defparam \u_clk_6|cnt[9] .output_mode = "reg_and_comb";
defparam \u_clk_6|cnt[9] .register_cascade_mode = "off";
defparam \u_clk_6|cnt[9] .sum_lutc_input = "qfbk";
defparam \u_clk_6|cnt[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N1
maxii_lcell \u_clk_6|Add0~5 (
// Equation(s):
// \u_clk_6|Add0~5_combout  = (\u_clk_6|cnt [10] $ ((!(!\u_clk_6|Add0~17  & \u_clk_6|Add0~12 ) # (\u_clk_6|Add0~17  & \u_clk_6|Add0~12COUT1_148 ))))
// \u_clk_6|Add0~7  = CARRY(((\u_clk_6|cnt [10] & !\u_clk_6|Add0~12 )))
// \u_clk_6|Add0~7COUT1_149  = CARRY(((\u_clk_6|cnt [10] & !\u_clk_6|Add0~12COUT1_148 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_6|cnt [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_6|Add0~17 ),
	.cin0(\u_clk_6|Add0~12 ),
	.cin1(\u_clk_6|Add0~12COUT1_148 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_6|Add0~7 ),
	.cout1(\u_clk_6|Add0~7COUT1_149 ));
// synopsys translate_off
defparam \u_clk_6|Add0~5 .cin0_used = "true";
defparam \u_clk_6|Add0~5 .cin1_used = "true";
defparam \u_clk_6|Add0~5 .cin_used = "true";
defparam \u_clk_6|Add0~5 .lut_mask = "c30c";
defparam \u_clk_6|Add0~5 .operation_mode = "arithmetic";
defparam \u_clk_6|Add0~5 .output_mode = "comb_only";
defparam \u_clk_6|Add0~5 .register_cascade_mode = "off";
defparam \u_clk_6|Add0~5 .sum_lutc_input = "cin";
defparam \u_clk_6|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N6
maxii_lcell \u_clk_6|cnt[10] (
// Equation(s):
// \u_clk_6|cnt [10] = DFFEAS((((!\u_clk_6|Equal0~8_combout  & \u_clk_6|Add0~5_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_6|Equal0~8_combout ),
	.datad(\u_clk_6|Add0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_6|cnt [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|cnt[10] .lut_mask = "0f00";
defparam \u_clk_6|cnt[10] .operation_mode = "normal";
defparam \u_clk_6|cnt[10] .output_mode = "reg_only";
defparam \u_clk_6|cnt[10] .register_cascade_mode = "off";
defparam \u_clk_6|cnt[10] .sum_lutc_input = "datac";
defparam \u_clk_6|cnt[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N2
maxii_lcell \u_clk_6|Add0~0 (
// Equation(s):
// \u_clk_6|Add0~0_combout  = (\u_clk_6|cnt [11] $ (((!\u_clk_6|Add0~17  & \u_clk_6|Add0~7 ) # (\u_clk_6|Add0~17  & \u_clk_6|Add0~7COUT1_149 ))))
// \u_clk_6|Add0~2  = CARRY(((!\u_clk_6|Add0~7 ) # (!\u_clk_6|cnt [11])))
// \u_clk_6|Add0~2COUT1_150  = CARRY(((!\u_clk_6|Add0~7COUT1_149 ) # (!\u_clk_6|cnt [11])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_6|cnt [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_6|Add0~17 ),
	.cin0(\u_clk_6|Add0~7 ),
	.cin1(\u_clk_6|Add0~7COUT1_149 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_6|Add0~2 ),
	.cout1(\u_clk_6|Add0~2COUT1_150 ));
// synopsys translate_off
defparam \u_clk_6|Add0~0 .cin0_used = "true";
defparam \u_clk_6|Add0~0 .cin1_used = "true";
defparam \u_clk_6|Add0~0 .cin_used = "true";
defparam \u_clk_6|Add0~0 .lut_mask = "3c3f";
defparam \u_clk_6|Add0~0 .operation_mode = "arithmetic";
defparam \u_clk_6|Add0~0 .output_mode = "comb_only";
defparam \u_clk_6|Add0~0 .register_cascade_mode = "off";
defparam \u_clk_6|Add0~0 .sum_lutc_input = "cin";
defparam \u_clk_6|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N8
maxii_lcell \u_clk_6|cnt[11] (
// Equation(s):
// \u_clk_6|cnt [11] = DFFEAS((((!\u_clk_6|Equal0~8_combout  & \u_clk_6|Add0~0_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_6|Equal0~8_combout ),
	.datad(\u_clk_6|Add0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_6|cnt [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|cnt[11] .lut_mask = "0f00";
defparam \u_clk_6|cnt[11] .operation_mode = "normal";
defparam \u_clk_6|cnt[11] .output_mode = "reg_only";
defparam \u_clk_6|cnt[11] .register_cascade_mode = "off";
defparam \u_clk_6|cnt[11] .sum_lutc_input = "datac";
defparam \u_clk_6|cnt[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N3
maxii_lcell \u_clk_6|Add0~60 (
// Equation(s):
// \u_clk_6|Add0~60_combout  = \u_clk_6|cnt [12] $ ((((!(!\u_clk_6|Add0~17  & \u_clk_6|Add0~2 ) # (\u_clk_6|Add0~17  & \u_clk_6|Add0~2COUT1_150 )))))
// \u_clk_6|Add0~62  = CARRY((\u_clk_6|cnt [12] & ((!\u_clk_6|Add0~2 ))))
// \u_clk_6|Add0~62COUT1_151  = CARRY((\u_clk_6|cnt [12] & ((!\u_clk_6|Add0~2COUT1_150 ))))

	.clk(gnd),
	.dataa(\u_clk_6|cnt [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_6|Add0~17 ),
	.cin0(\u_clk_6|Add0~2 ),
	.cin1(\u_clk_6|Add0~2COUT1_150 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Add0~60_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_6|Add0~62 ),
	.cout1(\u_clk_6|Add0~62COUT1_151 ));
// synopsys translate_off
defparam \u_clk_6|Add0~60 .cin0_used = "true";
defparam \u_clk_6|Add0~60 .cin1_used = "true";
defparam \u_clk_6|Add0~60 .cin_used = "true";
defparam \u_clk_6|Add0~60 .lut_mask = "a50a";
defparam \u_clk_6|Add0~60 .operation_mode = "arithmetic";
defparam \u_clk_6|Add0~60 .output_mode = "comb_only";
defparam \u_clk_6|Add0~60 .register_cascade_mode = "off";
defparam \u_clk_6|Add0~60 .sum_lutc_input = "cin";
defparam \u_clk_6|Add0~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N0
maxii_lcell \u_clk_6|cnt[12] (
// Equation(s):
// \u_clk_6|cnt [12] = DFFEAS((((\u_clk_6|Add0~60_combout  & !\u_clk_6|Equal0~8_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_6|Add0~60_combout ),
	.datad(\u_clk_6|Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_6|cnt [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|cnt[12] .lut_mask = "00f0";
defparam \u_clk_6|cnt[12] .operation_mode = "normal";
defparam \u_clk_6|cnt[12] .output_mode = "reg_only";
defparam \u_clk_6|cnt[12] .register_cascade_mode = "off";
defparam \u_clk_6|cnt[12] .sum_lutc_input = "datac";
defparam \u_clk_6|cnt[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N4
maxii_lcell \u_clk_6|Add0~65 (
// Equation(s):
// \u_clk_6|Add0~65_combout  = (\u_clk_6|cnt [13] $ (((!\u_clk_6|Add0~17  & \u_clk_6|Add0~62 ) # (\u_clk_6|Add0~17  & \u_clk_6|Add0~62COUT1_151 ))))
// \u_clk_6|Add0~67  = CARRY(((!\u_clk_6|Add0~62COUT1_151 ) # (!\u_clk_6|cnt [13])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_6|cnt [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_6|Add0~17 ),
	.cin0(\u_clk_6|Add0~62 ),
	.cin1(\u_clk_6|Add0~62COUT1_151 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Add0~65_combout ),
	.regout(),
	.cout(\u_clk_6|Add0~67 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|Add0~65 .cin0_used = "true";
defparam \u_clk_6|Add0~65 .cin1_used = "true";
defparam \u_clk_6|Add0~65 .cin_used = "true";
defparam \u_clk_6|Add0~65 .lut_mask = "3c3f";
defparam \u_clk_6|Add0~65 .operation_mode = "arithmetic";
defparam \u_clk_6|Add0~65 .output_mode = "comb_only";
defparam \u_clk_6|Add0~65 .register_cascade_mode = "off";
defparam \u_clk_6|Add0~65 .sum_lutc_input = "cin";
defparam \u_clk_6|Add0~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N4
maxii_lcell \u_clk_6|cnt[13] (
// Equation(s):
// \u_clk_6|cnt [13] = DFFEAS((((\u_clk_6|Add0~65_combout  & !\u_clk_6|Equal0~8_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_6|Add0~65_combout ),
	.datad(\u_clk_6|Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_6|cnt [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|cnt[13] .lut_mask = "00f0";
defparam \u_clk_6|cnt[13] .operation_mode = "normal";
defparam \u_clk_6|cnt[13] .output_mode = "reg_only";
defparam \u_clk_6|cnt[13] .register_cascade_mode = "off";
defparam \u_clk_6|cnt[13] .sum_lutc_input = "datac";
defparam \u_clk_6|cnt[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N0
maxii_lcell \u_clk_6|Add0~90 (
// Equation(s):
// \u_clk_6|Add0~90_combout  = (\u_clk_6|cnt [19] $ ((\u_clk_6|Add0~87 )))
// \u_clk_6|Add0~92  = CARRY(((!\u_clk_6|Add0~87 ) # (!\u_clk_6|cnt [19])))
// \u_clk_6|Add0~92COUT1_156  = CARRY(((!\u_clk_6|Add0~87 ) # (!\u_clk_6|cnt [19])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_6|cnt [19]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_6|Add0~87 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Add0~90_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_6|Add0~92 ),
	.cout1(\u_clk_6|Add0~92COUT1_156 ));
// synopsys translate_off
defparam \u_clk_6|Add0~90 .cin_used = "true";
defparam \u_clk_6|Add0~90 .lut_mask = "3c3f";
defparam \u_clk_6|Add0~90 .operation_mode = "arithmetic";
defparam \u_clk_6|Add0~90 .output_mode = "comb_only";
defparam \u_clk_6|Add0~90 .register_cascade_mode = "off";
defparam \u_clk_6|Add0~90 .sum_lutc_input = "cin";
defparam \u_clk_6|Add0~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N3
maxii_lcell \u_clk_6|cnt[19] (
// Equation(s):
// \u_clk_6|cnt [19] = DFFEAS(((!\u_clk_6|Equal0~8_combout  & ((\u_clk_6|Add0~90_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u_clk_6|Equal0~8_combout ),
	.datac(vcc),
	.datad(\u_clk_6|Add0~90_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_6|cnt [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|cnt[19] .lut_mask = "3300";
defparam \u_clk_6|cnt[19] .operation_mode = "normal";
defparam \u_clk_6|cnt[19] .output_mode = "reg_only";
defparam \u_clk_6|cnt[19] .register_cascade_mode = "off";
defparam \u_clk_6|cnt[19] .sum_lutc_input = "datac";
defparam \u_clk_6|cnt[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N5
maxii_lcell \u_clk_6|Add0~75 (
// Equation(s):
// \u_clk_6|Add0~75_combout  = (\u_clk_6|cnt [14] $ ((!\u_clk_6|Add0~67 )))
// \u_clk_6|Add0~77  = CARRY(((\u_clk_6|cnt [14] & !\u_clk_6|Add0~67 )))
// \u_clk_6|Add0~77COUT1_152  = CARRY(((\u_clk_6|cnt [14] & !\u_clk_6|Add0~67 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_6|cnt [14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_6|Add0~67 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Add0~75_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_6|Add0~77 ),
	.cout1(\u_clk_6|Add0~77COUT1_152 ));
// synopsys translate_off
defparam \u_clk_6|Add0~75 .cin_used = "true";
defparam \u_clk_6|Add0~75 .lut_mask = "c30c";
defparam \u_clk_6|Add0~75 .operation_mode = "arithmetic";
defparam \u_clk_6|Add0~75 .output_mode = "comb_only";
defparam \u_clk_6|Add0~75 .register_cascade_mode = "off";
defparam \u_clk_6|Add0~75 .sum_lutc_input = "cin";
defparam \u_clk_6|Add0~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N9
maxii_lcell \u_clk_6|cnt[14] (
// Equation(s):
// \u_clk_6|Equal0~3  = (\u_clk_6|cnt [13] & (\u_clk_6|cnt [15] & (!C2_cnt[14] & \u_clk_6|cnt [12])))
// \u_clk_6|cnt [14] = DFFEAS(\u_clk_6|Equal0~3 , GLOBAL(\clk~combout ), VCC, , , \u_clk_6|Add0~75_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_6|cnt [13]),
	.datab(\u_clk_6|cnt [15]),
	.datac(\u_clk_6|Add0~75_combout ),
	.datad(\u_clk_6|cnt [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Equal0~3 ),
	.regout(\u_clk_6|cnt [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|cnt[14] .lut_mask = "0800";
defparam \u_clk_6|cnt[14] .operation_mode = "normal";
defparam \u_clk_6|cnt[14] .output_mode = "reg_and_comb";
defparam \u_clk_6|cnt[14] .register_cascade_mode = "off";
defparam \u_clk_6|cnt[14] .sum_lutc_input = "qfbk";
defparam \u_clk_6|cnt[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N6
maxii_lcell \u_clk_6|Add0~70 (
// Equation(s):
// \u_clk_6|Add0~70_combout  = (\u_clk_6|cnt [15] $ (((!\u_clk_6|Add0~67  & \u_clk_6|Add0~77 ) # (\u_clk_6|Add0~67  & \u_clk_6|Add0~77COUT1_152 ))))
// \u_clk_6|Add0~72  = CARRY(((!\u_clk_6|Add0~77 ) # (!\u_clk_6|cnt [15])))
// \u_clk_6|Add0~72COUT1_153  = CARRY(((!\u_clk_6|Add0~77COUT1_152 ) # (!\u_clk_6|cnt [15])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_6|cnt [15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_6|Add0~67 ),
	.cin0(\u_clk_6|Add0~77 ),
	.cin1(\u_clk_6|Add0~77COUT1_152 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Add0~70_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_6|Add0~72 ),
	.cout1(\u_clk_6|Add0~72COUT1_153 ));
// synopsys translate_off
defparam \u_clk_6|Add0~70 .cin0_used = "true";
defparam \u_clk_6|Add0~70 .cin1_used = "true";
defparam \u_clk_6|Add0~70 .cin_used = "true";
defparam \u_clk_6|Add0~70 .lut_mask = "3c3f";
defparam \u_clk_6|Add0~70 .operation_mode = "arithmetic";
defparam \u_clk_6|Add0~70 .output_mode = "comb_only";
defparam \u_clk_6|Add0~70 .register_cascade_mode = "off";
defparam \u_clk_6|Add0~70 .sum_lutc_input = "cin";
defparam \u_clk_6|Add0~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N8
maxii_lcell \u_clk_6|cnt[15] (
// Equation(s):
// \u_clk_6|cnt [15] = DFFEAS((((\u_clk_6|Add0~70_combout  & !\u_clk_6|Equal0~8_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_6|Add0~70_combout ),
	.datad(\u_clk_6|Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_6|cnt [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|cnt[15] .lut_mask = "00f0";
defparam \u_clk_6|cnt[15] .operation_mode = "normal";
defparam \u_clk_6|cnt[15] .output_mode = "reg_only";
defparam \u_clk_6|cnt[15] .register_cascade_mode = "off";
defparam \u_clk_6|cnt[15] .sum_lutc_input = "datac";
defparam \u_clk_6|cnt[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N7
maxii_lcell \u_clk_6|Add0~95 (
// Equation(s):
// \u_clk_6|Add0~95_combout  = (\u_clk_6|cnt [16] $ ((!(!\u_clk_6|Add0~67  & \u_clk_6|Add0~72 ) # (\u_clk_6|Add0~67  & \u_clk_6|Add0~72COUT1_153 ))))
// \u_clk_6|Add0~97  = CARRY(((\u_clk_6|cnt [16] & !\u_clk_6|Add0~72 )))
// \u_clk_6|Add0~97COUT1_154  = CARRY(((\u_clk_6|cnt [16] & !\u_clk_6|Add0~72COUT1_153 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_6|cnt [16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_6|Add0~67 ),
	.cin0(\u_clk_6|Add0~72 ),
	.cin1(\u_clk_6|Add0~72COUT1_153 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Add0~95_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_6|Add0~97 ),
	.cout1(\u_clk_6|Add0~97COUT1_154 ));
// synopsys translate_off
defparam \u_clk_6|Add0~95 .cin0_used = "true";
defparam \u_clk_6|Add0~95 .cin1_used = "true";
defparam \u_clk_6|Add0~95 .cin_used = "true";
defparam \u_clk_6|Add0~95 .lut_mask = "c30c";
defparam \u_clk_6|Add0~95 .operation_mode = "arithmetic";
defparam \u_clk_6|Add0~95 .output_mode = "comb_only";
defparam \u_clk_6|Add0~95 .register_cascade_mode = "off";
defparam \u_clk_6|Add0~95 .sum_lutc_input = "cin";
defparam \u_clk_6|Add0~95 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N7
maxii_lcell \u_clk_6|cnt[16] (
// Equation(s):
// \u_clk_6|Equal0~5  = (\u_clk_6|cnt [19] & (\u_clk_6|cnt [18] & (!C2_cnt[16] & \u_clk_6|cnt [17])))
// \u_clk_6|cnt [16] = DFFEAS(\u_clk_6|Equal0~5 , GLOBAL(\clk~combout ), VCC, , , \u_clk_6|Add0~95_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_6|cnt [19]),
	.datab(\u_clk_6|cnt [18]),
	.datac(\u_clk_6|Add0~95_combout ),
	.datad(\u_clk_6|cnt [17]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Equal0~5 ),
	.regout(\u_clk_6|cnt [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|cnt[16] .lut_mask = "0800";
defparam \u_clk_6|cnt[16] .operation_mode = "normal";
defparam \u_clk_6|cnt[16] .output_mode = "reg_and_comb";
defparam \u_clk_6|cnt[16] .register_cascade_mode = "off";
defparam \u_clk_6|cnt[16] .sum_lutc_input = "qfbk";
defparam \u_clk_6|cnt[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N8
maxii_lcell \u_clk_6|Add0~80 (
// Equation(s):
// \u_clk_6|Add0~80_combout  = \u_clk_6|cnt [17] $ (((((!\u_clk_6|Add0~67  & \u_clk_6|Add0~97 ) # (\u_clk_6|Add0~67  & \u_clk_6|Add0~97COUT1_154 )))))
// \u_clk_6|Add0~82  = CARRY(((!\u_clk_6|Add0~97 )) # (!\u_clk_6|cnt [17]))
// \u_clk_6|Add0~82COUT1_155  = CARRY(((!\u_clk_6|Add0~97COUT1_154 )) # (!\u_clk_6|cnt [17]))

	.clk(gnd),
	.dataa(\u_clk_6|cnt [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_6|Add0~67 ),
	.cin0(\u_clk_6|Add0~97 ),
	.cin1(\u_clk_6|Add0~97COUT1_154 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Add0~80_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_6|Add0~82 ),
	.cout1(\u_clk_6|Add0~82COUT1_155 ));
// synopsys translate_off
defparam \u_clk_6|Add0~80 .cin0_used = "true";
defparam \u_clk_6|Add0~80 .cin1_used = "true";
defparam \u_clk_6|Add0~80 .cin_used = "true";
defparam \u_clk_6|Add0~80 .lut_mask = "5a5f";
defparam \u_clk_6|Add0~80 .operation_mode = "arithmetic";
defparam \u_clk_6|Add0~80 .output_mode = "comb_only";
defparam \u_clk_6|Add0~80 .register_cascade_mode = "off";
defparam \u_clk_6|Add0~80 .sum_lutc_input = "cin";
defparam \u_clk_6|Add0~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N9
maxii_lcell \u_clk_6|cnt[17] (
// Equation(s):
// \u_clk_6|cnt [17] = DFFEAS(((!\u_clk_6|Equal0~8_combout  & ((\u_clk_6|Add0~80_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u_clk_6|Equal0~8_combout ),
	.datac(vcc),
	.datad(\u_clk_6|Add0~80_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_6|cnt [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|cnt[17] .lut_mask = "3300";
defparam \u_clk_6|cnt[17] .operation_mode = "normal";
defparam \u_clk_6|cnt[17] .output_mode = "reg_only";
defparam \u_clk_6|cnt[17] .register_cascade_mode = "off";
defparam \u_clk_6|cnt[17] .sum_lutc_input = "datac";
defparam \u_clk_6|cnt[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N9
maxii_lcell \u_clk_6|Add0~85 (
// Equation(s):
// \u_clk_6|Add0~85_combout  = (\u_clk_6|cnt [18] $ ((!(!\u_clk_6|Add0~67  & \u_clk_6|Add0~82 ) # (\u_clk_6|Add0~67  & \u_clk_6|Add0~82COUT1_155 ))))
// \u_clk_6|Add0~87  = CARRY(((\u_clk_6|cnt [18] & !\u_clk_6|Add0~82COUT1_155 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_6|cnt [18]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_6|Add0~67 ),
	.cin0(\u_clk_6|Add0~82 ),
	.cin1(\u_clk_6|Add0~82COUT1_155 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Add0~85_combout ),
	.regout(),
	.cout(\u_clk_6|Add0~87 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|Add0~85 .cin0_used = "true";
defparam \u_clk_6|Add0~85 .cin1_used = "true";
defparam \u_clk_6|Add0~85 .cin_used = "true";
defparam \u_clk_6|Add0~85 .lut_mask = "c30c";
defparam \u_clk_6|Add0~85 .operation_mode = "arithmetic";
defparam \u_clk_6|Add0~85 .output_mode = "comb_only";
defparam \u_clk_6|Add0~85 .register_cascade_mode = "off";
defparam \u_clk_6|Add0~85 .sum_lutc_input = "cin";
defparam \u_clk_6|Add0~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N0
maxii_lcell \u_clk_6|cnt[18] (
// Equation(s):
// \u_clk_6|cnt [18] = DFFEAS((((\u_clk_6|Add0~85_combout  & !\u_clk_6|Equal0~8_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_6|Add0~85_combout ),
	.datad(\u_clk_6|Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_6|cnt [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|cnt[18] .lut_mask = "00f0";
defparam \u_clk_6|cnt[18] .operation_mode = "normal";
defparam \u_clk_6|cnt[18] .output_mode = "reg_only";
defparam \u_clk_6|cnt[18] .register_cascade_mode = "off";
defparam \u_clk_6|cnt[18] .sum_lutc_input = "datac";
defparam \u_clk_6|cnt[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N1
maxii_lcell \u_clk_6|Add0~100 (
// Equation(s):
// \u_clk_6|Add0~100_combout  = \u_clk_6|cnt [20] $ ((((!(!\u_clk_6|Add0~87  & \u_clk_6|Add0~92 ) # (\u_clk_6|Add0~87  & \u_clk_6|Add0~92COUT1_156 )))))
// \u_clk_6|Add0~102  = CARRY((\u_clk_6|cnt [20] & ((!\u_clk_6|Add0~92 ))))
// \u_clk_6|Add0~102COUT1_157  = CARRY((\u_clk_6|cnt [20] & ((!\u_clk_6|Add0~92COUT1_156 ))))

	.clk(gnd),
	.dataa(\u_clk_6|cnt [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_6|Add0~87 ),
	.cin0(\u_clk_6|Add0~92 ),
	.cin1(\u_clk_6|Add0~92COUT1_156 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Add0~100_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_6|Add0~102 ),
	.cout1(\u_clk_6|Add0~102COUT1_157 ));
// synopsys translate_off
defparam \u_clk_6|Add0~100 .cin0_used = "true";
defparam \u_clk_6|Add0~100 .cin1_used = "true";
defparam \u_clk_6|Add0~100 .cin_used = "true";
defparam \u_clk_6|Add0~100 .lut_mask = "a50a";
defparam \u_clk_6|Add0~100 .operation_mode = "arithmetic";
defparam \u_clk_6|Add0~100 .output_mode = "comb_only";
defparam \u_clk_6|Add0~100 .register_cascade_mode = "off";
defparam \u_clk_6|Add0~100 .sum_lutc_input = "cin";
defparam \u_clk_6|Add0~100 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N0
maxii_lcell \u_clk_6|cnt[20] (
// Equation(s):
// \u_clk_6|cnt [20] = DFFEAS((((\u_clk_6|Add0~100_combout  & !\u_clk_6|Equal0~8_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_6|Add0~100_combout ),
	.datad(\u_clk_6|Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_6|cnt [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|cnt[20] .lut_mask = "00f0";
defparam \u_clk_6|cnt[20] .operation_mode = "normal";
defparam \u_clk_6|cnt[20] .output_mode = "reg_only";
defparam \u_clk_6|cnt[20] .register_cascade_mode = "off";
defparam \u_clk_6|cnt[20] .sum_lutc_input = "datac";
defparam \u_clk_6|cnt[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N2
maxii_lcell \u_clk_6|Add0~105 (
// Equation(s):
// \u_clk_6|Add0~105_combout  = (\u_clk_6|cnt [21] $ (((!\u_clk_6|Add0~87  & \u_clk_6|Add0~102 ) # (\u_clk_6|Add0~87  & \u_clk_6|Add0~102COUT1_157 ))))
// \u_clk_6|Add0~107  = CARRY(((!\u_clk_6|Add0~102 ) # (!\u_clk_6|cnt [21])))
// \u_clk_6|Add0~107COUT1_158  = CARRY(((!\u_clk_6|Add0~102COUT1_157 ) # (!\u_clk_6|cnt [21])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_6|cnt [21]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_6|Add0~87 ),
	.cin0(\u_clk_6|Add0~102 ),
	.cin1(\u_clk_6|Add0~102COUT1_157 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Add0~105_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_6|Add0~107 ),
	.cout1(\u_clk_6|Add0~107COUT1_158 ));
// synopsys translate_off
defparam \u_clk_6|Add0~105 .cin0_used = "true";
defparam \u_clk_6|Add0~105 .cin1_used = "true";
defparam \u_clk_6|Add0~105 .cin_used = "true";
defparam \u_clk_6|Add0~105 .lut_mask = "3c3f";
defparam \u_clk_6|Add0~105 .operation_mode = "arithmetic";
defparam \u_clk_6|Add0~105 .output_mode = "comb_only";
defparam \u_clk_6|Add0~105 .register_cascade_mode = "off";
defparam \u_clk_6|Add0~105 .sum_lutc_input = "cin";
defparam \u_clk_6|Add0~105 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxii_lcell \u_clk_6|cnt[21] (
// Equation(s):
// \u_clk_6|cnt [21] = DFFEAS((((!\u_clk_6|Equal0~8_combout  & \u_clk_6|Add0~105_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_6|Equal0~8_combout ),
	.datad(\u_clk_6|Add0~105_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_6|cnt [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|cnt[21] .lut_mask = "0f00";
defparam \u_clk_6|cnt[21] .operation_mode = "normal";
defparam \u_clk_6|cnt[21] .output_mode = "reg_only";
defparam \u_clk_6|cnt[21] .register_cascade_mode = "off";
defparam \u_clk_6|cnt[21] .sum_lutc_input = "datac";
defparam \u_clk_6|cnt[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N3
maxii_lcell \u_clk_6|Add0~115 (
// Equation(s):
// \u_clk_6|Add0~115_combout  = (\u_clk_6|cnt [22] $ ((!(!\u_clk_6|Add0~87  & \u_clk_6|Add0~107 ) # (\u_clk_6|Add0~87  & \u_clk_6|Add0~107COUT1_158 ))))
// \u_clk_6|Add0~117  = CARRY(((\u_clk_6|cnt [22] & !\u_clk_6|Add0~107 )))
// \u_clk_6|Add0~117COUT1_159  = CARRY(((\u_clk_6|cnt [22] & !\u_clk_6|Add0~107COUT1_158 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_6|cnt [22]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_6|Add0~87 ),
	.cin0(\u_clk_6|Add0~107 ),
	.cin1(\u_clk_6|Add0~107COUT1_158 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Add0~115_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_6|Add0~117 ),
	.cout1(\u_clk_6|Add0~117COUT1_159 ));
// synopsys translate_off
defparam \u_clk_6|Add0~115 .cin0_used = "true";
defparam \u_clk_6|Add0~115 .cin1_used = "true";
defparam \u_clk_6|Add0~115 .cin_used = "true";
defparam \u_clk_6|Add0~115 .lut_mask = "c30c";
defparam \u_clk_6|Add0~115 .operation_mode = "arithmetic";
defparam \u_clk_6|Add0~115 .output_mode = "comb_only";
defparam \u_clk_6|Add0~115 .register_cascade_mode = "off";
defparam \u_clk_6|Add0~115 .sum_lutc_input = "cin";
defparam \u_clk_6|Add0~115 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N1
maxii_lcell \u_clk_6|cnt[22] (
// Equation(s):
// \u_clk_6|Equal0~6  = (\u_clk_6|cnt [21] & (\u_clk_6|cnt [20] & (!C2_cnt[22] & \u_clk_6|cnt [23])))
// \u_clk_6|cnt [22] = DFFEAS(\u_clk_6|Equal0~6 , GLOBAL(\clk~combout ), VCC, , , \u_clk_6|Add0~115_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_6|cnt [21]),
	.datab(\u_clk_6|cnt [20]),
	.datac(\u_clk_6|Add0~115_combout ),
	.datad(\u_clk_6|cnt [23]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Equal0~6 ),
	.regout(\u_clk_6|cnt [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|cnt[22] .lut_mask = "0800";
defparam \u_clk_6|cnt[22] .operation_mode = "normal";
defparam \u_clk_6|cnt[22] .output_mode = "reg_and_comb";
defparam \u_clk_6|cnt[22] .register_cascade_mode = "off";
defparam \u_clk_6|cnt[22] .sum_lutc_input = "qfbk";
defparam \u_clk_6|cnt[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N4
maxii_lcell \u_clk_6|Add0~110 (
// Equation(s):
// \u_clk_6|Add0~110_combout  = \u_clk_6|cnt [23] $ (((((!\u_clk_6|Add0~87  & \u_clk_6|Add0~117 ) # (\u_clk_6|Add0~87  & \u_clk_6|Add0~117COUT1_159 )))))
// \u_clk_6|Add0~112  = CARRY(((!\u_clk_6|Add0~117COUT1_159 )) # (!\u_clk_6|cnt [23]))

	.clk(gnd),
	.dataa(\u_clk_6|cnt [23]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_6|Add0~87 ),
	.cin0(\u_clk_6|Add0~117 ),
	.cin1(\u_clk_6|Add0~117COUT1_159 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Add0~110_combout ),
	.regout(),
	.cout(\u_clk_6|Add0~112 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|Add0~110 .cin0_used = "true";
defparam \u_clk_6|Add0~110 .cin1_used = "true";
defparam \u_clk_6|Add0~110 .cin_used = "true";
defparam \u_clk_6|Add0~110 .lut_mask = "5a5f";
defparam \u_clk_6|Add0~110 .operation_mode = "arithmetic";
defparam \u_clk_6|Add0~110 .output_mode = "comb_only";
defparam \u_clk_6|Add0~110 .register_cascade_mode = "off";
defparam \u_clk_6|Add0~110 .sum_lutc_input = "cin";
defparam \u_clk_6|Add0~110 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N5
maxii_lcell \u_clk_6|cnt[23] (
// Equation(s):
// \u_clk_6|cnt [23] = DFFEAS(((!\u_clk_6|Equal0~8_combout  & ((\u_clk_6|Add0~110_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u_clk_6|Equal0~8_combout ),
	.datac(vcc),
	.datad(\u_clk_6|Add0~110_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_6|cnt [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|cnt[23] .lut_mask = "3300";
defparam \u_clk_6|cnt[23] .operation_mode = "normal";
defparam \u_clk_6|cnt[23] .output_mode = "reg_only";
defparam \u_clk_6|cnt[23] .register_cascade_mode = "off";
defparam \u_clk_6|cnt[23] .sum_lutc_input = "datac";
defparam \u_clk_6|cnt[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N5
maxii_lcell \u_clk_6|Add0~120 (
// Equation(s):
// \u_clk_6|Add0~120_combout  = (\u_clk_6|cnt [24] $ ((!\u_clk_6|Add0~112 )))
// \u_clk_6|Add0~122  = CARRY(((\u_clk_6|cnt [24] & !\u_clk_6|Add0~112 )))
// \u_clk_6|Add0~122COUT1_160  = CARRY(((\u_clk_6|cnt [24] & !\u_clk_6|Add0~112 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_6|cnt [24]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_6|Add0~112 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Add0~120_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_6|Add0~122 ),
	.cout1(\u_clk_6|Add0~122COUT1_160 ));
// synopsys translate_off
defparam \u_clk_6|Add0~120 .cin_used = "true";
defparam \u_clk_6|Add0~120 .lut_mask = "c30c";
defparam \u_clk_6|Add0~120 .operation_mode = "arithmetic";
defparam \u_clk_6|Add0~120 .output_mode = "comb_only";
defparam \u_clk_6|Add0~120 .register_cascade_mode = "off";
defparam \u_clk_6|Add0~120 .sum_lutc_input = "cin";
defparam \u_clk_6|Add0~120 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N2
maxii_lcell \u_clk_6|cnt[24] (
// Equation(s):
// \u_clk_6|Equal0~7  = (!\u_clk_6|cnt [27] & (!\u_clk_6|cnt [25] & (!C2_cnt[24] & !\u_clk_6|cnt [26])))
// \u_clk_6|cnt [24] = DFFEAS(\u_clk_6|Equal0~7 , GLOBAL(\clk~combout ), VCC, , , \u_clk_6|Add0~120_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_6|cnt [27]),
	.datab(\u_clk_6|cnt [25]),
	.datac(\u_clk_6|Add0~120_combout ),
	.datad(\u_clk_6|cnt [26]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Equal0~7 ),
	.regout(\u_clk_6|cnt [24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|cnt[24] .lut_mask = "0001";
defparam \u_clk_6|cnt[24] .operation_mode = "normal";
defparam \u_clk_6|cnt[24] .output_mode = "reg_and_comb";
defparam \u_clk_6|cnt[24] .register_cascade_mode = "off";
defparam \u_clk_6|cnt[24] .sum_lutc_input = "qfbk";
defparam \u_clk_6|cnt[24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N6
maxii_lcell \u_clk_6|Add0~125 (
// Equation(s):
// \u_clk_6|Add0~125_combout  = (\u_clk_6|cnt [25] $ (((!\u_clk_6|Add0~112  & \u_clk_6|Add0~122 ) # (\u_clk_6|Add0~112  & \u_clk_6|Add0~122COUT1_160 ))))
// \u_clk_6|Add0~127  = CARRY(((!\u_clk_6|Add0~122 ) # (!\u_clk_6|cnt [25])))
// \u_clk_6|Add0~127COUT1_161  = CARRY(((!\u_clk_6|Add0~122COUT1_160 ) # (!\u_clk_6|cnt [25])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_6|cnt [25]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_6|Add0~112 ),
	.cin0(\u_clk_6|Add0~122 ),
	.cin1(\u_clk_6|Add0~122COUT1_160 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Add0~125_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_6|Add0~127 ),
	.cout1(\u_clk_6|Add0~127COUT1_161 ));
// synopsys translate_off
defparam \u_clk_6|Add0~125 .cin0_used = "true";
defparam \u_clk_6|Add0~125 .cin1_used = "true";
defparam \u_clk_6|Add0~125 .cin_used = "true";
defparam \u_clk_6|Add0~125 .lut_mask = "3c3f";
defparam \u_clk_6|Add0~125 .operation_mode = "arithmetic";
defparam \u_clk_6|Add0~125 .output_mode = "comb_only";
defparam \u_clk_6|Add0~125 .register_cascade_mode = "off";
defparam \u_clk_6|Add0~125 .sum_lutc_input = "cin";
defparam \u_clk_6|Add0~125 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N9
maxii_lcell \u_clk_6|cnt[25] (
// Equation(s):
// \u_clk_6|cnt [25] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_6|Add0~125_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_6|Add0~125_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_6|cnt [25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|cnt[25] .lut_mask = "0000";
defparam \u_clk_6|cnt[25] .operation_mode = "normal";
defparam \u_clk_6|cnt[25] .output_mode = "reg_only";
defparam \u_clk_6|cnt[25] .register_cascade_mode = "off";
defparam \u_clk_6|cnt[25] .sum_lutc_input = "datac";
defparam \u_clk_6|cnt[25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N7
maxii_lcell \u_clk_6|Add0~130 (
// Equation(s):
// \u_clk_6|Add0~130_combout  = (\u_clk_6|cnt [26] $ ((!(!\u_clk_6|Add0~112  & \u_clk_6|Add0~127 ) # (\u_clk_6|Add0~112  & \u_clk_6|Add0~127COUT1_161 ))))
// \u_clk_6|Add0~132  = CARRY(((\u_clk_6|cnt [26] & !\u_clk_6|Add0~127 )))
// \u_clk_6|Add0~132COUT1_162  = CARRY(((\u_clk_6|cnt [26] & !\u_clk_6|Add0~127COUT1_161 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_6|cnt [26]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_6|Add0~112 ),
	.cin0(\u_clk_6|Add0~127 ),
	.cin1(\u_clk_6|Add0~127COUT1_161 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Add0~130_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_6|Add0~132 ),
	.cout1(\u_clk_6|Add0~132COUT1_162 ));
// synopsys translate_off
defparam \u_clk_6|Add0~130 .cin0_used = "true";
defparam \u_clk_6|Add0~130 .cin1_used = "true";
defparam \u_clk_6|Add0~130 .cin_used = "true";
defparam \u_clk_6|Add0~130 .lut_mask = "c30c";
defparam \u_clk_6|Add0~130 .operation_mode = "arithmetic";
defparam \u_clk_6|Add0~130 .output_mode = "comb_only";
defparam \u_clk_6|Add0~130 .register_cascade_mode = "off";
defparam \u_clk_6|Add0~130 .sum_lutc_input = "cin";
defparam \u_clk_6|Add0~130 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N9
maxii_lcell \u_clk_6|cnt[26] (
// Equation(s):
// \u_clk_6|cnt [26] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_6|Add0~130_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_6|Add0~130_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_6|cnt [26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|cnt[26] .lut_mask = "0000";
defparam \u_clk_6|cnt[26] .operation_mode = "normal";
defparam \u_clk_6|cnt[26] .output_mode = "reg_only";
defparam \u_clk_6|cnt[26] .register_cascade_mode = "off";
defparam \u_clk_6|cnt[26] .sum_lutc_input = "datac";
defparam \u_clk_6|cnt[26] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N8
maxii_lcell \u_clk_6|Add0~135 (
// Equation(s):
// \u_clk_6|Add0~135_combout  = (((!\u_clk_6|Add0~112  & \u_clk_6|Add0~132 ) # (\u_clk_6|Add0~112  & \u_clk_6|Add0~132COUT1_162 ) $ (\u_clk_6|cnt [27])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_6|cnt [27]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_6|Add0~112 ),
	.cin0(\u_clk_6|Add0~132 ),
	.cin1(\u_clk_6|Add0~132COUT1_162 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Add0~135_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|Add0~135 .cin0_used = "true";
defparam \u_clk_6|Add0~135 .cin1_used = "true";
defparam \u_clk_6|Add0~135 .cin_used = "true";
defparam \u_clk_6|Add0~135 .lut_mask = "0ff0";
defparam \u_clk_6|Add0~135 .operation_mode = "normal";
defparam \u_clk_6|Add0~135 .output_mode = "comb_only";
defparam \u_clk_6|Add0~135 .register_cascade_mode = "off";
defparam \u_clk_6|Add0~135 .sum_lutc_input = "cin";
defparam \u_clk_6|Add0~135 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N5
maxii_lcell \u_clk_6|cnt[27] (
// Equation(s):
// \u_clk_6|cnt [27] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_6|Add0~135_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_6|Add0~135_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_6|cnt [27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|cnt[27] .lut_mask = "0000";
defparam \u_clk_6|cnt[27] .operation_mode = "normal";
defparam \u_clk_6|cnt[27] .output_mode = "reg_only";
defparam \u_clk_6|cnt[27] .register_cascade_mode = "off";
defparam \u_clk_6|cnt[27] .sum_lutc_input = "datac";
defparam \u_clk_6|cnt[27] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y4_N3
maxii_lcell \u_clk_6|Equal0~4 (
// Equation(s):
// \u_clk_6|Equal0~4_combout  = (\u_clk_6|Equal0~2  & (\u_clk_6|Equal0~1  & (\u_clk_6|Equal0~0  & \u_clk_6|Equal0~3 )))

	.clk(gnd),
	.dataa(\u_clk_6|Equal0~2 ),
	.datab(\u_clk_6|Equal0~1 ),
	.datac(\u_clk_6|Equal0~0 ),
	.datad(\u_clk_6|Equal0~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Equal0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|Equal0~4 .lut_mask = "8000";
defparam \u_clk_6|Equal0~4 .operation_mode = "normal";
defparam \u_clk_6|Equal0~4 .output_mode = "comb_only";
defparam \u_clk_6|Equal0~4 .register_cascade_mode = "off";
defparam \u_clk_6|Equal0~4 .sum_lutc_input = "datac";
defparam \u_clk_6|Equal0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N4
maxii_lcell \u_clk_6|Equal0~8 (
// Equation(s):
// \u_clk_6|Equal0~8_combout  = (\u_clk_6|Equal0~7  & (\u_clk_6|Equal0~5  & (\u_clk_6|Equal0~6  & \u_clk_6|Equal0~4_combout )))

	.clk(gnd),
	.dataa(\u_clk_6|Equal0~7 ),
	.datab(\u_clk_6|Equal0~5 ),
	.datac(\u_clk_6|Equal0~6 ),
	.datad(\u_clk_6|Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Equal0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|Equal0~8 .lut_mask = "8000";
defparam \u_clk_6|Equal0~8 .operation_mode = "normal";
defparam \u_clk_6|Equal0~8 .output_mode = "comb_only";
defparam \u_clk_6|Equal0~8 .register_cascade_mode = "off";
defparam \u_clk_6|Equal0~8 .sum_lutc_input = "datac";
defparam \u_clk_6|Equal0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N2
maxii_lcell \u_clk_6|clkout (
// Equation(s):
// \u_clk_6|clkout~regout  = DFFEAS((\u_clk_6|clkout~regout  $ (((\u_clk_6|Equal0~8_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u_clk_6|clkout~regout ),
	.datac(vcc),
	.datad(\u_clk_6|Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_6|clkout~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|clkout .lut_mask = "33cc";
defparam \u_clk_6|clkout .operation_mode = "normal";
defparam \u_clk_6|clkout .output_mode = "reg_only";
defparam \u_clk_6|clkout .register_cascade_mode = "off";
defparam \u_clk_6|clkout .sum_lutc_input = "datac";
defparam \u_clk_6|clkout .synch_mode = "off";
// synopsys translate_on

// Location: PIN_123,	 I/O Standard: 2.5 V,	 Current Strength: Default
maxii_io \BTN[6]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\BTN~combout [6]),
	.padio(BTN[6]));
// synopsys translate_off
defparam \BTN[6]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_20,	 I/O Standard: 2.5 V,	 Current Strength: Default
maxii_io \BTN[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\BTN~combout [1]),
	.padio(BTN[1]));
// synopsys translate_off
defparam \BTN[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X11_Y9_N1
maxii_lcell \u_debounce|key_rst[1] (
// Equation(s):
// \u_debounce|key_rst [1] = DFFEAS((((\BTN~combout [1]))), GLOBAL(\clk~combout ), !\rst~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\BTN~combout [1]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_debounce|key_rst [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_debounce|key_rst[1] .lut_mask = "ff00";
defparam \u_debounce|key_rst[1] .operation_mode = "normal";
defparam \u_debounce|key_rst[1] .output_mode = "reg_only";
defparam \u_debounce|key_rst[1] .register_cascade_mode = "off";
defparam \u_debounce|key_rst[1] .sum_lutc_input = "datac";
defparam \u_debounce|key_rst[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N6
maxii_lcell \u_debounce|key_rst_pre[1] (
// Equation(s):
// \u_debounce|key_rst_pre [1] = DFFEAS((((\u_debounce|key_rst [1]))), GLOBAL(\clk~combout ), !\rst~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_debounce|key_rst [1]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_debounce|key_rst_pre [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_debounce|key_rst_pre[1] .lut_mask = "ff00";
defparam \u_debounce|key_rst_pre[1] .operation_mode = "normal";
defparam \u_debounce|key_rst_pre[1] .output_mode = "reg_only";
defparam \u_debounce|key_rst_pre[1] .register_cascade_mode = "off";
defparam \u_debounce|key_rst_pre[1] .sum_lutc_input = "datac";
defparam \u_debounce|key_rst_pre[1] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_61,	 I/O Standard: 2.5 V,	 Current Strength: Default
maxii_io \BTN[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\BTN~combout [0]),
	.padio(BTN[0]));
// synopsys translate_off
defparam \BTN[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X10_Y9_N2
maxii_lcell \u_debounce|key_rst[0] (
// Equation(s):
// \u_debounce|key_rst [0] = DFFEAS((\BTN~combout [0]), GLOBAL(\clk~combout ), !\rst~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\BTN~combout [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_debounce|key_rst [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_debounce|key_rst[0] .lut_mask = "aaaa";
defparam \u_debounce|key_rst[0] .operation_mode = "normal";
defparam \u_debounce|key_rst[0] .output_mode = "reg_only";
defparam \u_debounce|key_rst[0] .register_cascade_mode = "off";
defparam \u_debounce|key_rst[0] .sum_lutc_input = "datac";
defparam \u_debounce|key_rst[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N4
maxii_lcell \u_debounce|key_rst_pre[0] (
// Equation(s):
// \u_debounce|WideOr0~0  = (\u_debounce|key_rst_pre [1] & (((!D1_key_rst_pre[0] & \u_debounce|key_rst [0])))) # (!\u_debounce|key_rst_pre [1] & ((\u_debounce|key_rst [1]) # ((!D1_key_rst_pre[0] & \u_debounce|key_rst [0]))))

	.clk(\clk~combout ),
	.dataa(\u_debounce|key_rst_pre [1]),
	.datab(\u_debounce|key_rst [1]),
	.datac(\u_debounce|key_rst [0]),
	.datad(\u_debounce|key_rst [0]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_debounce|WideOr0~0 ),
	.regout(\u_debounce|key_rst_pre [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_debounce|key_rst_pre[0] .lut_mask = "4f44";
defparam \u_debounce|key_rst_pre[0] .operation_mode = "normal";
defparam \u_debounce|key_rst_pre[0] .output_mode = "comb_only";
defparam \u_debounce|key_rst_pre[0] .register_cascade_mode = "off";
defparam \u_debounce|key_rst_pre[0] .sum_lutc_input = "qfbk";
defparam \u_debounce|key_rst_pre[0] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_122,	 I/O Standard: 2.5 V,	 Current Strength: Default
maxii_io \BTN[5]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\BTN~combout [5]),
	.padio(BTN[5]));
// synopsys translate_off
defparam \BTN[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X11_Y9_N3
maxii_lcell \u_debounce|key_rst[5] (
// Equation(s):
// \u_debounce|key_rst [5] = DFFEAS((\BTN~combout [5]), GLOBAL(\clk~combout ), !\rst~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\BTN~combout [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_debounce|key_rst [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_debounce|key_rst[5] .lut_mask = "aaaa";
defparam \u_debounce|key_rst[5] .operation_mode = "normal";
defparam \u_debounce|key_rst[5] .output_mode = "reg_only";
defparam \u_debounce|key_rst[5] .register_cascade_mode = "off";
defparam \u_debounce|key_rst[5] .sum_lutc_input = "datac";
defparam \u_debounce|key_rst[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N8
maxii_lcell \u_debounce|key_rst_pre[5] (
// Equation(s):
// \u_debounce|key_rst_pre [5] = DFFEAS((((\u_debounce|key_rst [5]))), GLOBAL(\clk~combout ), !\rst~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_debounce|key_rst [5]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_debounce|key_rst_pre [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_debounce|key_rst_pre[5] .lut_mask = "ff00";
defparam \u_debounce|key_rst_pre[5] .operation_mode = "normal";
defparam \u_debounce|key_rst_pre[5] .output_mode = "reg_only";
defparam \u_debounce|key_rst_pre[5] .register_cascade_mode = "off";
defparam \u_debounce|key_rst_pre[5] .sum_lutc_input = "datac";
defparam \u_debounce|key_rst_pre[5] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_121,	 I/O Standard: 2.5 V,	 Current Strength: Default
maxii_io \BTN[4]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\BTN~combout [4]),
	.padio(BTN[4]));
// synopsys translate_off
defparam \BTN[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X11_Y9_N0
maxii_lcell \u_debounce|key_rst[4] (
// Equation(s):
// \u_debounce|key_rst [4] = DFFEAS(GND, GLOBAL(\clk~combout ), !\rst~combout , , , \BTN~combout [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\BTN~combout [4]),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_debounce|key_rst [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_debounce|key_rst[4] .lut_mask = "0000";
defparam \u_debounce|key_rst[4] .operation_mode = "normal";
defparam \u_debounce|key_rst[4] .output_mode = "reg_only";
defparam \u_debounce|key_rst[4] .register_cascade_mode = "off";
defparam \u_debounce|key_rst[4] .sum_lutc_input = "datac";
defparam \u_debounce|key_rst[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N9
maxii_lcell \u_debounce|key_rst_pre[4] (
// Equation(s):
// \u_debounce|WideOr0~2  = (\u_debounce|key_rst_pre [5] & (\u_debounce|key_rst [4] & (!D1_key_rst_pre[4]))) # (!\u_debounce|key_rst_pre [5] & ((\u_debounce|key_rst [5]) # ((\u_debounce|key_rst [4] & !D1_key_rst_pre[4]))))

	.clk(\clk~combout ),
	.dataa(\u_debounce|key_rst_pre [5]),
	.datab(\u_debounce|key_rst [4]),
	.datac(\u_debounce|key_rst [4]),
	.datad(\u_debounce|key_rst [5]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_debounce|WideOr0~2 ),
	.regout(\u_debounce|key_rst_pre [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_debounce|key_rst_pre[4] .lut_mask = "5d0c";
defparam \u_debounce|key_rst_pre[4] .operation_mode = "normal";
defparam \u_debounce|key_rst_pre[4] .output_mode = "comb_only";
defparam \u_debounce|key_rst_pre[4] .register_cascade_mode = "off";
defparam \u_debounce|key_rst_pre[4] .sum_lutc_input = "qfbk";
defparam \u_debounce|key_rst_pre[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N2
maxii_lcell \u_debounce|key_rst[6] (
// Equation(s):
// \u_debounce|key_rst [6] = DFFEAS(((\BTN~combout [6])), GLOBAL(\clk~combout ), !\rst~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\BTN~combout [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_debounce|key_rst [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_debounce|key_rst[6] .lut_mask = "cccc";
defparam \u_debounce|key_rst[6] .operation_mode = "normal";
defparam \u_debounce|key_rst[6] .output_mode = "reg_only";
defparam \u_debounce|key_rst[6] .register_cascade_mode = "off";
defparam \u_debounce|key_rst[6] .sum_lutc_input = "datac";
defparam \u_debounce|key_rst[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N7
maxii_lcell \u_debounce|key_rst_pre[6] (
// Equation(s):
// \u_debounce|key_edge [6] = (((!D1_key_rst_pre[6] & \u_debounce|key_rst [6])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_debounce|key_rst [6]),
	.datad(\u_debounce|key_rst [6]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_debounce|key_edge [6]),
	.regout(\u_debounce|key_rst_pre [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_debounce|key_rst_pre[6] .lut_mask = "0f00";
defparam \u_debounce|key_rst_pre[6] .operation_mode = "normal";
defparam \u_debounce|key_rst_pre[6] .output_mode = "comb_only";
defparam \u_debounce|key_rst_pre[6] .register_cascade_mode = "off";
defparam \u_debounce|key_rst_pre[6] .sum_lutc_input = "qfbk";
defparam \u_debounce|key_rst_pre[6] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_89,	 I/O Standard: 2.5 V,	 Current Strength: Default
maxii_io \BTN[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\BTN~combout [2]),
	.padio(BTN[2]));
// synopsys translate_off
defparam \BTN[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X12_Y9_N6
maxii_lcell \u_debounce|key_rst[2] (
// Equation(s):
// \u_debounce|key_rst [2] = DFFEAS(((\BTN~combout [2])), GLOBAL(\clk~combout ), !\rst~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\BTN~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_debounce|key_rst [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_debounce|key_rst[2] .lut_mask = "cccc";
defparam \u_debounce|key_rst[2] .operation_mode = "normal";
defparam \u_debounce|key_rst[2] .output_mode = "reg_only";
defparam \u_debounce|key_rst[2] .register_cascade_mode = "off";
defparam \u_debounce|key_rst[2] .sum_lutc_input = "datac";
defparam \u_debounce|key_rst[2] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_91,	 I/O Standard: 2.5 V,	 Current Strength: Default
maxii_io \BTN[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\BTN~combout [3]),
	.padio(BTN[3]));
// synopsys translate_off
defparam \BTN[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X12_Y9_N9
maxii_lcell \u_debounce|key_rst[3] (
// Equation(s):
// \u_debounce|key_rst [3] = DFFEAS(((\BTN~combout [3])), GLOBAL(\clk~combout ), !\rst~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\BTN~combout [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_debounce|key_rst [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_debounce|key_rst[3] .lut_mask = "cccc";
defparam \u_debounce|key_rst[3] .operation_mode = "normal";
defparam \u_debounce|key_rst[3] .output_mode = "reg_only";
defparam \u_debounce|key_rst[3] .register_cascade_mode = "off";
defparam \u_debounce|key_rst[3] .sum_lutc_input = "datac";
defparam \u_debounce|key_rst[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N7
maxii_lcell \u_debounce|key_rst_pre[3] (
// Equation(s):
// \u_debounce|key_rst_pre [3] = DFFEAS(GND, GLOBAL(\clk~combout ), !\rst~combout , , , \u_debounce|key_rst [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_debounce|key_rst [3]),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_debounce|key_rst_pre [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_debounce|key_rst_pre[3] .lut_mask = "0000";
defparam \u_debounce|key_rst_pre[3] .operation_mode = "normal";
defparam \u_debounce|key_rst_pre[3] .output_mode = "reg_only";
defparam \u_debounce|key_rst_pre[3] .register_cascade_mode = "off";
defparam \u_debounce|key_rst_pre[3] .sum_lutc_input = "datac";
defparam \u_debounce|key_rst_pre[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y9_N8
maxii_lcell \u_debounce|key_rst_pre[2] (
// Equation(s):
// \u_debounce|WideOr0~1  = (\u_debounce|key_rst [2] & (((!\u_debounce|key_rst_pre [3] & \u_debounce|key_rst [3])) # (!D1_key_rst_pre[2]))) # (!\u_debounce|key_rst [2] & (!\u_debounce|key_rst_pre [3] & ((\u_debounce|key_rst [3]))))

	.clk(\clk~combout ),
	.dataa(\u_debounce|key_rst [2]),
	.datab(\u_debounce|key_rst_pre [3]),
	.datac(\u_debounce|key_rst [2]),
	.datad(\u_debounce|key_rst [3]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_debounce|WideOr0~1 ),
	.regout(\u_debounce|key_rst_pre [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_debounce|key_rst_pre[2] .lut_mask = "3b0a";
defparam \u_debounce|key_rst_pre[2] .operation_mode = "normal";
defparam \u_debounce|key_rst_pre[2] .output_mode = "comb_only";
defparam \u_debounce|key_rst_pre[2] .register_cascade_mode = "off";
defparam \u_debounce|key_rst_pre[2] .sum_lutc_input = "qfbk";
defparam \u_debounce|key_rst_pre[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N5
maxii_lcell \u_debounce|WideOr0~3 (
// Equation(s):
// \u_debounce|WideOr0~3_combout  = (\u_debounce|WideOr0~0 ) # ((\u_debounce|WideOr0~2 ) # ((\u_debounce|key_edge [6]) # (\u_debounce|WideOr0~1 )))

	.clk(gnd),
	.dataa(\u_debounce|WideOr0~0 ),
	.datab(\u_debounce|WideOr0~2 ),
	.datac(\u_debounce|key_edge [6]),
	.datad(\u_debounce|WideOr0~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_debounce|WideOr0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_debounce|WideOr0~3 .lut_mask = "fffe";
defparam \u_debounce|WideOr0~3 .operation_mode = "normal";
defparam \u_debounce|WideOr0~3 .output_mode = "comb_only";
defparam \u_debounce|WideOr0~3 .register_cascade_mode = "off";
defparam \u_debounce|WideOr0~3 .sum_lutc_input = "datac";
defparam \u_debounce|WideOr0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N1
maxii_lcell \u_debounce|cnt[0] (
// Equation(s):
// \u_debounce|cnt [0] = DFFEAS(((!\u_debounce|cnt [0])), GLOBAL(\clk~combout ), !\rst~combout , , , , , \u_debounce|WideOr0~3_combout , )
// \u_debounce|cnt[0]~5  = CARRY(((\u_debounce|cnt [0])))
// \u_debounce|cnt[0]~5COUT1_37  = CARRY(((\u_debounce|cnt [0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u_debounce|cnt [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(\u_debounce|WideOr0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_debounce|cnt [0]),
	.cout(),
	.cout0(\u_debounce|cnt[0]~5 ),
	.cout1(\u_debounce|cnt[0]~5COUT1_37 ));
// synopsys translate_off
defparam \u_debounce|cnt[0] .lut_mask = "33cc";
defparam \u_debounce|cnt[0] .operation_mode = "arithmetic";
defparam \u_debounce|cnt[0] .output_mode = "reg_only";
defparam \u_debounce|cnt[0] .register_cascade_mode = "off";
defparam \u_debounce|cnt[0] .sum_lutc_input = "datac";
defparam \u_debounce|cnt[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N2
maxii_lcell \u_debounce|cnt[1] (
// Equation(s):
// \u_debounce|cnt [1] = DFFEAS((\u_debounce|cnt [1] $ ((\u_debounce|cnt[0]~5 ))), GLOBAL(\clk~combout ), !\rst~combout , , , , , \u_debounce|WideOr0~3_combout , )
// \u_debounce|cnt[1]~7  = CARRY(((!\u_debounce|cnt[0]~5 ) # (!\u_debounce|cnt [1])))
// \u_debounce|cnt[1]~7COUT1_38  = CARRY(((!\u_debounce|cnt[0]~5COUT1_37 ) # (!\u_debounce|cnt [1])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u_debounce|cnt [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(\u_debounce|WideOr0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u_debounce|cnt[0]~5 ),
	.cin1(\u_debounce|cnt[0]~5COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_debounce|cnt [1]),
	.cout(),
	.cout0(\u_debounce|cnt[1]~7 ),
	.cout1(\u_debounce|cnt[1]~7COUT1_38 ));
// synopsys translate_off
defparam \u_debounce|cnt[1] .cin0_used = "true";
defparam \u_debounce|cnt[1] .cin1_used = "true";
defparam \u_debounce|cnt[1] .lut_mask = "3c3f";
defparam \u_debounce|cnt[1] .operation_mode = "arithmetic";
defparam \u_debounce|cnt[1] .output_mode = "reg_only";
defparam \u_debounce|cnt[1] .register_cascade_mode = "off";
defparam \u_debounce|cnt[1] .sum_lutc_input = "cin";
defparam \u_debounce|cnt[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N3
maxii_lcell \u_debounce|cnt[2] (
// Equation(s):
// \u_debounce|cnt [2] = DFFEAS(\u_debounce|cnt [2] $ ((((!\u_debounce|cnt[1]~7 )))), GLOBAL(\clk~combout ), !\rst~combout , , , , , \u_debounce|WideOr0~3_combout , )
// \u_debounce|cnt[2]~9  = CARRY((\u_debounce|cnt [2] & ((!\u_debounce|cnt[1]~7 ))))
// \u_debounce|cnt[2]~9COUT1_39  = CARRY((\u_debounce|cnt [2] & ((!\u_debounce|cnt[1]~7COUT1_38 ))))

	.clk(\clk~combout ),
	.dataa(\u_debounce|cnt [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(\u_debounce|WideOr0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u_debounce|cnt[1]~7 ),
	.cin1(\u_debounce|cnt[1]~7COUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_debounce|cnt [2]),
	.cout(),
	.cout0(\u_debounce|cnt[2]~9 ),
	.cout1(\u_debounce|cnt[2]~9COUT1_39 ));
// synopsys translate_off
defparam \u_debounce|cnt[2] .cin0_used = "true";
defparam \u_debounce|cnt[2] .cin1_used = "true";
defparam \u_debounce|cnt[2] .lut_mask = "a50a";
defparam \u_debounce|cnt[2] .operation_mode = "arithmetic";
defparam \u_debounce|cnt[2] .output_mode = "reg_only";
defparam \u_debounce|cnt[2] .register_cascade_mode = "off";
defparam \u_debounce|cnt[2] .sum_lutc_input = "cin";
defparam \u_debounce|cnt[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N4
maxii_lcell \u_debounce|cnt[3] (
// Equation(s):
// \u_debounce|cnt [3] = DFFEAS(\u_debounce|cnt [3] $ ((((\u_debounce|cnt[2]~9 )))), GLOBAL(\clk~combout ), !\rst~combout , , , , , \u_debounce|WideOr0~3_combout , )
// \u_debounce|cnt[3]~11  = CARRY(((!\u_debounce|cnt[2]~9COUT1_39 )) # (!\u_debounce|cnt [3]))

	.clk(\clk~combout ),
	.dataa(\u_debounce|cnt [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(\u_debounce|WideOr0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u_debounce|cnt[2]~9 ),
	.cin1(\u_debounce|cnt[2]~9COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_debounce|cnt [3]),
	.cout(\u_debounce|cnt[3]~11 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_debounce|cnt[3] .cin0_used = "true";
defparam \u_debounce|cnt[3] .cin1_used = "true";
defparam \u_debounce|cnt[3] .lut_mask = "5a5f";
defparam \u_debounce|cnt[3] .operation_mode = "arithmetic";
defparam \u_debounce|cnt[3] .output_mode = "reg_only";
defparam \u_debounce|cnt[3] .register_cascade_mode = "off";
defparam \u_debounce|cnt[3] .sum_lutc_input = "cin";
defparam \u_debounce|cnt[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N5
maxii_lcell \u_debounce|cnt[4] (
// Equation(s):
// \u_debounce|cnt [4] = DFFEAS(\u_debounce|cnt [4] $ ((((!\u_debounce|cnt[3]~11 )))), GLOBAL(\clk~combout ), !\rst~combout , , , , , \u_debounce|WideOr0~3_combout , )
// \u_debounce|cnt[4]~13  = CARRY((\u_debounce|cnt [4] & ((!\u_debounce|cnt[3]~11 ))))
// \u_debounce|cnt[4]~13COUT1_40  = CARRY((\u_debounce|cnt [4] & ((!\u_debounce|cnt[3]~11 ))))

	.clk(\clk~combout ),
	.dataa(\u_debounce|cnt [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(\u_debounce|WideOr0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_debounce|cnt[3]~11 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_debounce|cnt [4]),
	.cout(),
	.cout0(\u_debounce|cnt[4]~13 ),
	.cout1(\u_debounce|cnt[4]~13COUT1_40 ));
// synopsys translate_off
defparam \u_debounce|cnt[4] .cin_used = "true";
defparam \u_debounce|cnt[4] .lut_mask = "a50a";
defparam \u_debounce|cnt[4] .operation_mode = "arithmetic";
defparam \u_debounce|cnt[4] .output_mode = "reg_only";
defparam \u_debounce|cnt[4] .register_cascade_mode = "off";
defparam \u_debounce|cnt[4] .sum_lutc_input = "cin";
defparam \u_debounce|cnt[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N6
maxii_lcell \u_debounce|cnt[5] (
// Equation(s):
// \u_debounce|cnt [5] = DFFEAS(\u_debounce|cnt [5] $ (((((!\u_debounce|cnt[3]~11  & \u_debounce|cnt[4]~13 ) # (\u_debounce|cnt[3]~11  & \u_debounce|cnt[4]~13COUT1_40 ))))), GLOBAL(\clk~combout ), !\rst~combout , , , , , \u_debounce|WideOr0~3_combout , )
// \u_debounce|cnt[5]~15  = CARRY(((!\u_debounce|cnt[4]~13 )) # (!\u_debounce|cnt [5]))
// \u_debounce|cnt[5]~15COUT1_41  = CARRY(((!\u_debounce|cnt[4]~13COUT1_40 )) # (!\u_debounce|cnt [5]))

	.clk(\clk~combout ),
	.dataa(\u_debounce|cnt [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(\u_debounce|WideOr0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_debounce|cnt[3]~11 ),
	.cin0(\u_debounce|cnt[4]~13 ),
	.cin1(\u_debounce|cnt[4]~13COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_debounce|cnt [5]),
	.cout(),
	.cout0(\u_debounce|cnt[5]~15 ),
	.cout1(\u_debounce|cnt[5]~15COUT1_41 ));
// synopsys translate_off
defparam \u_debounce|cnt[5] .cin0_used = "true";
defparam \u_debounce|cnt[5] .cin1_used = "true";
defparam \u_debounce|cnt[5] .cin_used = "true";
defparam \u_debounce|cnt[5] .lut_mask = "5a5f";
defparam \u_debounce|cnt[5] .operation_mode = "arithmetic";
defparam \u_debounce|cnt[5] .output_mode = "reg_only";
defparam \u_debounce|cnt[5] .register_cascade_mode = "off";
defparam \u_debounce|cnt[5] .sum_lutc_input = "cin";
defparam \u_debounce|cnt[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N7
maxii_lcell \u_debounce|cnt[6] (
// Equation(s):
// \u_debounce|cnt [6] = DFFEAS((\u_debounce|cnt [6] $ ((!(!\u_debounce|cnt[3]~11  & \u_debounce|cnt[5]~15 ) # (\u_debounce|cnt[3]~11  & \u_debounce|cnt[5]~15COUT1_41 )))), GLOBAL(\clk~combout ), !\rst~combout , , , , , \u_debounce|WideOr0~3_combout , )
// \u_debounce|cnt[6]~17  = CARRY(((\u_debounce|cnt [6] & !\u_debounce|cnt[5]~15 )))
// \u_debounce|cnt[6]~17COUT1_42  = CARRY(((\u_debounce|cnt [6] & !\u_debounce|cnt[5]~15COUT1_41 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u_debounce|cnt [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(\u_debounce|WideOr0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_debounce|cnt[3]~11 ),
	.cin0(\u_debounce|cnt[5]~15 ),
	.cin1(\u_debounce|cnt[5]~15COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_debounce|cnt [6]),
	.cout(),
	.cout0(\u_debounce|cnt[6]~17 ),
	.cout1(\u_debounce|cnt[6]~17COUT1_42 ));
// synopsys translate_off
defparam \u_debounce|cnt[6] .cin0_used = "true";
defparam \u_debounce|cnt[6] .cin1_used = "true";
defparam \u_debounce|cnt[6] .cin_used = "true";
defparam \u_debounce|cnt[6] .lut_mask = "c30c";
defparam \u_debounce|cnt[6] .operation_mode = "arithmetic";
defparam \u_debounce|cnt[6] .output_mode = "reg_only";
defparam \u_debounce|cnt[6] .register_cascade_mode = "off";
defparam \u_debounce|cnt[6] .sum_lutc_input = "cin";
defparam \u_debounce|cnt[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N8
maxii_lcell \u_debounce|cnt[7] (
// Equation(s):
// \u_debounce|cnt [7] = DFFEAS(\u_debounce|cnt [7] $ (((((!\u_debounce|cnt[3]~11  & \u_debounce|cnt[6]~17 ) # (\u_debounce|cnt[3]~11  & \u_debounce|cnt[6]~17COUT1_42 ))))), GLOBAL(\clk~combout ), !\rst~combout , , , , , \u_debounce|WideOr0~3_combout , )
// \u_debounce|cnt[7]~19  = CARRY(((!\u_debounce|cnt[6]~17 )) # (!\u_debounce|cnt [7]))
// \u_debounce|cnt[7]~19COUT1_43  = CARRY(((!\u_debounce|cnt[6]~17COUT1_42 )) # (!\u_debounce|cnt [7]))

	.clk(\clk~combout ),
	.dataa(\u_debounce|cnt [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(\u_debounce|WideOr0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_debounce|cnt[3]~11 ),
	.cin0(\u_debounce|cnt[6]~17 ),
	.cin1(\u_debounce|cnt[6]~17COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_debounce|cnt [7]),
	.cout(),
	.cout0(\u_debounce|cnt[7]~19 ),
	.cout1(\u_debounce|cnt[7]~19COUT1_43 ));
// synopsys translate_off
defparam \u_debounce|cnt[7] .cin0_used = "true";
defparam \u_debounce|cnt[7] .cin1_used = "true";
defparam \u_debounce|cnt[7] .cin_used = "true";
defparam \u_debounce|cnt[7] .lut_mask = "5a5f";
defparam \u_debounce|cnt[7] .operation_mode = "arithmetic";
defparam \u_debounce|cnt[7] .output_mode = "reg_only";
defparam \u_debounce|cnt[7] .register_cascade_mode = "off";
defparam \u_debounce|cnt[7] .sum_lutc_input = "cin";
defparam \u_debounce|cnt[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y8_N9
maxii_lcell \u_debounce|cnt[8] (
// Equation(s):
// \u_debounce|cnt [8] = DFFEAS((\u_debounce|cnt [8] $ ((!(!\u_debounce|cnt[3]~11  & \u_debounce|cnt[7]~19 ) # (\u_debounce|cnt[3]~11  & \u_debounce|cnt[7]~19COUT1_43 )))), GLOBAL(\clk~combout ), !\rst~combout , , , , , \u_debounce|WideOr0~3_combout , )
// \u_debounce|cnt[8]~21  = CARRY(((\u_debounce|cnt [8] & !\u_debounce|cnt[7]~19COUT1_43 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u_debounce|cnt [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(\u_debounce|WideOr0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_debounce|cnt[3]~11 ),
	.cin0(\u_debounce|cnt[7]~19 ),
	.cin1(\u_debounce|cnt[7]~19COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_debounce|cnt [8]),
	.cout(\u_debounce|cnt[8]~21 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_debounce|cnt[8] .cin0_used = "true";
defparam \u_debounce|cnt[8] .cin1_used = "true";
defparam \u_debounce|cnt[8] .cin_used = "true";
defparam \u_debounce|cnt[8] .lut_mask = "c30c";
defparam \u_debounce|cnt[8] .operation_mode = "arithmetic";
defparam \u_debounce|cnt[8] .output_mode = "reg_only";
defparam \u_debounce|cnt[8] .register_cascade_mode = "off";
defparam \u_debounce|cnt[8] .sum_lutc_input = "cin";
defparam \u_debounce|cnt[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y8_N0
maxii_lcell \u_debounce|cnt[9] (
// Equation(s):
// \u_debounce|cnt [9] = DFFEAS((\u_debounce|cnt [9] $ ((\u_debounce|cnt[8]~21 ))), GLOBAL(\clk~combout ), !\rst~combout , , , , , \u_debounce|WideOr0~3_combout , )
// \u_debounce|cnt[9]~23  = CARRY(((!\u_debounce|cnt[8]~21 ) # (!\u_debounce|cnt [9])))
// \u_debounce|cnt[9]~23COUT1_44  = CARRY(((!\u_debounce|cnt[8]~21 ) # (!\u_debounce|cnt [9])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u_debounce|cnt [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(\u_debounce|WideOr0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_debounce|cnt[8]~21 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_debounce|cnt [9]),
	.cout(),
	.cout0(\u_debounce|cnt[9]~23 ),
	.cout1(\u_debounce|cnt[9]~23COUT1_44 ));
// synopsys translate_off
defparam \u_debounce|cnt[9] .cin_used = "true";
defparam \u_debounce|cnt[9] .lut_mask = "3c3f";
defparam \u_debounce|cnt[9] .operation_mode = "arithmetic";
defparam \u_debounce|cnt[9] .output_mode = "reg_only";
defparam \u_debounce|cnt[9] .register_cascade_mode = "off";
defparam \u_debounce|cnt[9] .sum_lutc_input = "cin";
defparam \u_debounce|cnt[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y8_N1
maxii_lcell \u_debounce|cnt[10] (
// Equation(s):
// \u_debounce|cnt [10] = DFFEAS((\u_debounce|cnt [10] $ ((!(!\u_debounce|cnt[8]~21  & \u_debounce|cnt[9]~23 ) # (\u_debounce|cnt[8]~21  & \u_debounce|cnt[9]~23COUT1_44 )))), GLOBAL(\clk~combout ), !\rst~combout , , , , , \u_debounce|WideOr0~3_combout , )
// \u_debounce|cnt[10]~25  = CARRY(((\u_debounce|cnt [10] & !\u_debounce|cnt[9]~23 )))
// \u_debounce|cnt[10]~25COUT1_45  = CARRY(((\u_debounce|cnt [10] & !\u_debounce|cnt[9]~23COUT1_44 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u_debounce|cnt [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(\u_debounce|WideOr0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_debounce|cnt[8]~21 ),
	.cin0(\u_debounce|cnt[9]~23 ),
	.cin1(\u_debounce|cnt[9]~23COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_debounce|cnt [10]),
	.cout(),
	.cout0(\u_debounce|cnt[10]~25 ),
	.cout1(\u_debounce|cnt[10]~25COUT1_45 ));
// synopsys translate_off
defparam \u_debounce|cnt[10] .cin0_used = "true";
defparam \u_debounce|cnt[10] .cin1_used = "true";
defparam \u_debounce|cnt[10] .cin_used = "true";
defparam \u_debounce|cnt[10] .lut_mask = "c30c";
defparam \u_debounce|cnt[10] .operation_mode = "arithmetic";
defparam \u_debounce|cnt[10] .output_mode = "reg_only";
defparam \u_debounce|cnt[10] .register_cascade_mode = "off";
defparam \u_debounce|cnt[10] .sum_lutc_input = "cin";
defparam \u_debounce|cnt[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y8_N2
maxii_lcell \u_debounce|cnt[11] (
// Equation(s):
// \u_debounce|cnt [11] = DFFEAS((\u_debounce|cnt [11] $ (((!\u_debounce|cnt[8]~21  & \u_debounce|cnt[10]~25 ) # (\u_debounce|cnt[8]~21  & \u_debounce|cnt[10]~25COUT1_45 )))), GLOBAL(\clk~combout ), !\rst~combout , , , , , \u_debounce|WideOr0~3_combout , )
// \u_debounce|cnt[11]~27  = CARRY(((!\u_debounce|cnt[10]~25 ) # (!\u_debounce|cnt [11])))
// \u_debounce|cnt[11]~27COUT1_46  = CARRY(((!\u_debounce|cnt[10]~25COUT1_45 ) # (!\u_debounce|cnt [11])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u_debounce|cnt [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(\u_debounce|WideOr0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_debounce|cnt[8]~21 ),
	.cin0(\u_debounce|cnt[10]~25 ),
	.cin1(\u_debounce|cnt[10]~25COUT1_45 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_debounce|cnt [11]),
	.cout(),
	.cout0(\u_debounce|cnt[11]~27 ),
	.cout1(\u_debounce|cnt[11]~27COUT1_46 ));
// synopsys translate_off
defparam \u_debounce|cnt[11] .cin0_used = "true";
defparam \u_debounce|cnt[11] .cin1_used = "true";
defparam \u_debounce|cnt[11] .cin_used = "true";
defparam \u_debounce|cnt[11] .lut_mask = "3c3f";
defparam \u_debounce|cnt[11] .operation_mode = "arithmetic";
defparam \u_debounce|cnt[11] .output_mode = "reg_only";
defparam \u_debounce|cnt[11] .register_cascade_mode = "off";
defparam \u_debounce|cnt[11] .sum_lutc_input = "cin";
defparam \u_debounce|cnt[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y8_N3
maxii_lcell \u_debounce|cnt[12] (
// Equation(s):
// \u_debounce|cnt [12] = DFFEAS(\u_debounce|cnt [12] $ ((((!(!\u_debounce|cnt[8]~21  & \u_debounce|cnt[11]~27 ) # (\u_debounce|cnt[8]~21  & \u_debounce|cnt[11]~27COUT1_46 ))))), GLOBAL(\clk~combout ), !\rst~combout , , , , , \u_debounce|WideOr0~3_combout , 
// )
// \u_debounce|cnt[12]~29  = CARRY((\u_debounce|cnt [12] & ((!\u_debounce|cnt[11]~27 ))))
// \u_debounce|cnt[12]~29COUT1_47  = CARRY((\u_debounce|cnt [12] & ((!\u_debounce|cnt[11]~27COUT1_46 ))))

	.clk(\clk~combout ),
	.dataa(\u_debounce|cnt [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(\u_debounce|WideOr0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_debounce|cnt[8]~21 ),
	.cin0(\u_debounce|cnt[11]~27 ),
	.cin1(\u_debounce|cnt[11]~27COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_debounce|cnt [12]),
	.cout(),
	.cout0(\u_debounce|cnt[12]~29 ),
	.cout1(\u_debounce|cnt[12]~29COUT1_47 ));
// synopsys translate_off
defparam \u_debounce|cnt[12] .cin0_used = "true";
defparam \u_debounce|cnt[12] .cin1_used = "true";
defparam \u_debounce|cnt[12] .cin_used = "true";
defparam \u_debounce|cnt[12] .lut_mask = "a50a";
defparam \u_debounce|cnt[12] .operation_mode = "arithmetic";
defparam \u_debounce|cnt[12] .output_mode = "reg_only";
defparam \u_debounce|cnt[12] .register_cascade_mode = "off";
defparam \u_debounce|cnt[12] .sum_lutc_input = "cin";
defparam \u_debounce|cnt[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y8_N4
maxii_lcell \u_debounce|cnt[13] (
// Equation(s):
// \u_debounce|cnt [13] = DFFEAS((\u_debounce|cnt [13] $ (((!\u_debounce|cnt[8]~21  & \u_debounce|cnt[12]~29 ) # (\u_debounce|cnt[8]~21  & \u_debounce|cnt[12]~29COUT1_47 )))), GLOBAL(\clk~combout ), !\rst~combout , , , , , \u_debounce|WideOr0~3_combout , )
// \u_debounce|cnt[13]~31  = CARRY(((!\u_debounce|cnt[12]~29COUT1_47 ) # (!\u_debounce|cnt [13])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u_debounce|cnt [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(\u_debounce|WideOr0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_debounce|cnt[8]~21 ),
	.cin0(\u_debounce|cnt[12]~29 ),
	.cin1(\u_debounce|cnt[12]~29COUT1_47 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_debounce|cnt [13]),
	.cout(\u_debounce|cnt[13]~31 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_debounce|cnt[13] .cin0_used = "true";
defparam \u_debounce|cnt[13] .cin1_used = "true";
defparam \u_debounce|cnt[13] .cin_used = "true";
defparam \u_debounce|cnt[13] .lut_mask = "3c3f";
defparam \u_debounce|cnt[13] .operation_mode = "arithmetic";
defparam \u_debounce|cnt[13] .output_mode = "reg_only";
defparam \u_debounce|cnt[13] .register_cascade_mode = "off";
defparam \u_debounce|cnt[13] .sum_lutc_input = "cin";
defparam \u_debounce|cnt[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y8_N5
maxii_lcell \u_debounce|cnt[14] (
// Equation(s):
// \u_debounce|cnt [14] = DFFEAS(\u_debounce|cnt [14] $ ((((!\u_debounce|cnt[13]~31 )))), GLOBAL(\clk~combout ), !\rst~combout , , , , , \u_debounce|WideOr0~3_combout , )
// \u_debounce|cnt[14]~33  = CARRY((\u_debounce|cnt [14] & ((!\u_debounce|cnt[13]~31 ))))
// \u_debounce|cnt[14]~33COUT1_48  = CARRY((\u_debounce|cnt [14] & ((!\u_debounce|cnt[13]~31 ))))

	.clk(\clk~combout ),
	.dataa(\u_debounce|cnt [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(\u_debounce|WideOr0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_debounce|cnt[13]~31 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_debounce|cnt [14]),
	.cout(),
	.cout0(\u_debounce|cnt[14]~33 ),
	.cout1(\u_debounce|cnt[14]~33COUT1_48 ));
// synopsys translate_off
defparam \u_debounce|cnt[14] .cin_used = "true";
defparam \u_debounce|cnt[14] .lut_mask = "a50a";
defparam \u_debounce|cnt[14] .operation_mode = "arithmetic";
defparam \u_debounce|cnt[14] .output_mode = "reg_only";
defparam \u_debounce|cnt[14] .register_cascade_mode = "off";
defparam \u_debounce|cnt[14] .sum_lutc_input = "cin";
defparam \u_debounce|cnt[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y8_N6
maxii_lcell \u_debounce|cnt[15] (
// Equation(s):
// \u_debounce|cnt [15] = DFFEAS(\u_debounce|cnt [15] $ (((((!\u_debounce|cnt[13]~31  & \u_debounce|cnt[14]~33 ) # (\u_debounce|cnt[13]~31  & \u_debounce|cnt[14]~33COUT1_48 ))))), GLOBAL(\clk~combout ), !\rst~combout , , , , , \u_debounce|WideOr0~3_combout , 
// )
// \u_debounce|cnt[15]~35  = CARRY(((!\u_debounce|cnt[14]~33 )) # (!\u_debounce|cnt [15]))
// \u_debounce|cnt[15]~35COUT1_49  = CARRY(((!\u_debounce|cnt[14]~33COUT1_48 )) # (!\u_debounce|cnt [15]))

	.clk(\clk~combout ),
	.dataa(\u_debounce|cnt [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(\u_debounce|WideOr0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_debounce|cnt[13]~31 ),
	.cin0(\u_debounce|cnt[14]~33 ),
	.cin1(\u_debounce|cnt[14]~33COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_debounce|cnt [15]),
	.cout(),
	.cout0(\u_debounce|cnt[15]~35 ),
	.cout1(\u_debounce|cnt[15]~35COUT1_49 ));
// synopsys translate_off
defparam \u_debounce|cnt[15] .cin0_used = "true";
defparam \u_debounce|cnt[15] .cin1_used = "true";
defparam \u_debounce|cnt[15] .cin_used = "true";
defparam \u_debounce|cnt[15] .lut_mask = "5a5f";
defparam \u_debounce|cnt[15] .operation_mode = "arithmetic";
defparam \u_debounce|cnt[15] .output_mode = "reg_only";
defparam \u_debounce|cnt[15] .register_cascade_mode = "off";
defparam \u_debounce|cnt[15] .sum_lutc_input = "cin";
defparam \u_debounce|cnt[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y8_N7
maxii_lcell \u_debounce|cnt[16] (
// Equation(s):
// \u_debounce|cnt [16] = DFFEAS((\u_debounce|cnt [16] $ ((!(!\u_debounce|cnt[13]~31  & \u_debounce|cnt[15]~35 ) # (\u_debounce|cnt[13]~31  & \u_debounce|cnt[15]~35COUT1_49 )))), GLOBAL(\clk~combout ), !\rst~combout , , , , , \u_debounce|WideOr0~3_combout , 
// )
// \u_debounce|cnt[16]~1  = CARRY(((\u_debounce|cnt [16] & !\u_debounce|cnt[15]~35 )))
// \u_debounce|cnt[16]~1COUT1_50  = CARRY(((\u_debounce|cnt [16] & !\u_debounce|cnt[15]~35COUT1_49 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u_debounce|cnt [16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(\u_debounce|WideOr0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_debounce|cnt[13]~31 ),
	.cin0(\u_debounce|cnt[15]~35 ),
	.cin1(\u_debounce|cnt[15]~35COUT1_49 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_debounce|cnt [16]),
	.cout(),
	.cout0(\u_debounce|cnt[16]~1 ),
	.cout1(\u_debounce|cnt[16]~1COUT1_50 ));
// synopsys translate_off
defparam \u_debounce|cnt[16] .cin0_used = "true";
defparam \u_debounce|cnt[16] .cin1_used = "true";
defparam \u_debounce|cnt[16] .cin_used = "true";
defparam \u_debounce|cnt[16] .lut_mask = "c30c";
defparam \u_debounce|cnt[16] .operation_mode = "arithmetic";
defparam \u_debounce|cnt[16] .output_mode = "reg_only";
defparam \u_debounce|cnt[16] .register_cascade_mode = "off";
defparam \u_debounce|cnt[16] .sum_lutc_input = "cin";
defparam \u_debounce|cnt[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y8_N8
maxii_lcell \u_debounce|cnt[17] (
// Equation(s):
// \u_debounce|cnt [17] = DFFEAS((((!\u_debounce|cnt[13]~31  & \u_debounce|cnt[16]~1 ) # (\u_debounce|cnt[13]~31  & \u_debounce|cnt[16]~1COUT1_50 ) $ (\u_debounce|cnt [17]))), GLOBAL(\clk~combout ), !\rst~combout , , , , , \u_debounce|WideOr0~3_combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_debounce|cnt [17]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(\u_debounce|WideOr0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_debounce|cnt[13]~31 ),
	.cin0(\u_debounce|cnt[16]~1 ),
	.cin1(\u_debounce|cnt[16]~1COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_debounce|cnt [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_debounce|cnt[17] .cin0_used = "true";
defparam \u_debounce|cnt[17] .cin1_used = "true";
defparam \u_debounce|cnt[17] .cin_used = "true";
defparam \u_debounce|cnt[17] .lut_mask = "0ff0";
defparam \u_debounce|cnt[17] .operation_mode = "normal";
defparam \u_debounce|cnt[17] .output_mode = "reg_only";
defparam \u_debounce|cnt[17] .register_cascade_mode = "off";
defparam \u_debounce|cnt[17] .sum_lutc_input = "cin";
defparam \u_debounce|cnt[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N6
maxii_lcell \u_debounce|Equal0~0 (
// Equation(s):
// \u_debounce|Equal0~0_combout  = (\u_debounce|cnt [0] & (\u_debounce|cnt [1] & (\u_debounce|cnt [2] & \u_debounce|cnt [3])))

	.clk(gnd),
	.dataa(\u_debounce|cnt [0]),
	.datab(\u_debounce|cnt [1]),
	.datac(\u_debounce|cnt [2]),
	.datad(\u_debounce|cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_debounce|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_debounce|Equal0~0 .lut_mask = "8000";
defparam \u_debounce|Equal0~0 .operation_mode = "normal";
defparam \u_debounce|Equal0~0 .output_mode = "comb_only";
defparam \u_debounce|Equal0~0 .register_cascade_mode = "off";
defparam \u_debounce|Equal0~0 .sum_lutc_input = "datac";
defparam \u_debounce|Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N2
maxii_lcell \u_debounce|Equal0~1 (
// Equation(s):
// \u_debounce|Equal0~1_combout  = (\u_debounce|cnt [6] & (\u_debounce|cnt [7] & (\u_debounce|cnt [5] & \u_debounce|cnt [4])))

	.clk(gnd),
	.dataa(\u_debounce|cnt [6]),
	.datab(\u_debounce|cnt [7]),
	.datac(\u_debounce|cnt [5]),
	.datad(\u_debounce|cnt [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_debounce|Equal0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_debounce|Equal0~1 .lut_mask = "8000";
defparam \u_debounce|Equal0~1 .operation_mode = "normal";
defparam \u_debounce|Equal0~1 .output_mode = "comb_only";
defparam \u_debounce|Equal0~1 .register_cascade_mode = "off";
defparam \u_debounce|Equal0~1 .sum_lutc_input = "datac";
defparam \u_debounce|Equal0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N0
maxii_lcell \u_debounce|Equal0~2 (
// Equation(s):
// \u_debounce|Equal0~2_combout  = (\u_debounce|cnt [9] & (\u_debounce|cnt [8] & (\u_debounce|cnt [11] & \u_debounce|cnt [10])))

	.clk(gnd),
	.dataa(\u_debounce|cnt [9]),
	.datab(\u_debounce|cnt [8]),
	.datac(\u_debounce|cnt [11]),
	.datad(\u_debounce|cnt [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_debounce|Equal0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_debounce|Equal0~2 .lut_mask = "8000";
defparam \u_debounce|Equal0~2 .operation_mode = "normal";
defparam \u_debounce|Equal0~2 .output_mode = "comb_only";
defparam \u_debounce|Equal0~2 .register_cascade_mode = "off";
defparam \u_debounce|Equal0~2 .sum_lutc_input = "datac";
defparam \u_debounce|Equal0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N9
maxii_lcell \u_debounce|Equal0~3 (
// Equation(s):
// \u_debounce|Equal0~3_combout  = (\u_debounce|cnt [14] & (\u_debounce|cnt [13] & (\u_debounce|cnt [15] & \u_debounce|cnt [12])))

	.clk(gnd),
	.dataa(\u_debounce|cnt [14]),
	.datab(\u_debounce|cnt [13]),
	.datac(\u_debounce|cnt [15]),
	.datad(\u_debounce|cnt [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_debounce|Equal0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_debounce|Equal0~3 .lut_mask = "8000";
defparam \u_debounce|Equal0~3 .operation_mode = "normal";
defparam \u_debounce|Equal0~3 .output_mode = "comb_only";
defparam \u_debounce|Equal0~3 .register_cascade_mode = "off";
defparam \u_debounce|Equal0~3 .sum_lutc_input = "datac";
defparam \u_debounce|Equal0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N0
maxii_lcell \u_debounce|Equal0~4 (
// Equation(s):
// \u_debounce|Equal0~4_combout  = (\u_debounce|Equal0~0_combout  & (\u_debounce|Equal0~1_combout  & (\u_debounce|Equal0~2_combout  & \u_debounce|Equal0~3_combout )))

	.clk(gnd),
	.dataa(\u_debounce|Equal0~0_combout ),
	.datab(\u_debounce|Equal0~1_combout ),
	.datac(\u_debounce|Equal0~2_combout ),
	.datad(\u_debounce|Equal0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_debounce|Equal0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_debounce|Equal0~4 .lut_mask = "8000";
defparam \u_debounce|Equal0~4 .operation_mode = "normal";
defparam \u_debounce|Equal0~4 .output_mode = "comb_only";
defparam \u_debounce|Equal0~4 .register_cascade_mode = "off";
defparam \u_debounce|Equal0~4 .sum_lutc_input = "datac";
defparam \u_debounce|Equal0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N1
maxii_lcell \u_debounce|Equal0~5 (
// Equation(s):
// \u_debounce|Equal0~5_combout  = ((\u_debounce|cnt [16] & (\u_debounce|cnt [17] & \u_debounce|Equal0~4_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_debounce|cnt [16]),
	.datac(\u_debounce|cnt [17]),
	.datad(\u_debounce|Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_debounce|Equal0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_debounce|Equal0~5 .lut_mask = "c000";
defparam \u_debounce|Equal0~5 .operation_mode = "normal";
defparam \u_debounce|Equal0~5 .output_mode = "comb_only";
defparam \u_debounce|Equal0~5 .register_cascade_mode = "off";
defparam \u_debounce|Equal0~5 .sum_lutc_input = "datac";
defparam \u_debounce|Equal0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N5
maxii_lcell \u_debounce|key_sec[6] (
// Equation(s):
// \u_debounce|key_sec [6] = DFFEAS((((\BTN~combout [6]))), GLOBAL(\clk~combout ), !\rst~combout , , \u_debounce|Equal0~5_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\BTN~combout [6]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_debounce|Equal0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_debounce|key_sec [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_debounce|key_sec[6] .lut_mask = "ff00";
defparam \u_debounce|key_sec[6] .operation_mode = "normal";
defparam \u_debounce|key_sec[6] .output_mode = "reg_only";
defparam \u_debounce|key_sec[6] .register_cascade_mode = "off";
defparam \u_debounce|key_sec[6] .sum_lutc_input = "datac";
defparam \u_debounce|key_sec[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N9
maxii_lcell \u_debounce|key_sec[5] (
// Equation(s):
// \u_debounce|key_sec [5] = DFFEAS((\BTN~combout [5]), GLOBAL(\clk~combout ), !\rst~combout , , \u_debounce|Equal0~5_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\BTN~combout [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_debounce|Equal0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_debounce|key_sec [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_debounce|key_sec[5] .lut_mask = "aaaa";
defparam \u_debounce|key_sec[5] .operation_mode = "normal";
defparam \u_debounce|key_sec[5] .output_mode = "reg_only";
defparam \u_debounce|key_sec[5] .register_cascade_mode = "off";
defparam \u_debounce|key_sec[5] .sum_lutc_input = "datac";
defparam \u_debounce|key_sec[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N6
maxii_lcell \u_debounce|key_sec_pre[5] (
// Equation(s):
// \u_flag|always0~0  = (\u_flag|flag [6] & (((!D1_key_sec_pre[5] & \u_debounce|key_sec [5]))))

	.clk(\clk~combout ),
	.dataa(\u_flag|flag [6]),
	.datab(vcc),
	.datac(\u_debounce|key_sec [5]),
	.datad(\u_debounce|key_sec [5]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_flag|always0~0 ),
	.regout(\u_debounce|key_sec_pre [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_debounce|key_sec_pre[5] .lut_mask = "0a00";
defparam \u_debounce|key_sec_pre[5] .operation_mode = "normal";
defparam \u_debounce|key_sec_pre[5] .output_mode = "comb_only";
defparam \u_debounce|key_sec_pre[5] .register_cascade_mode = "off";
defparam \u_debounce|key_sec_pre[5] .sum_lutc_input = "qfbk";
defparam \u_debounce|key_sec_pre[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N7
maxii_lcell \u_debounce|key_sec_pre[6] (
// Equation(s):
// \u_flag|flag[4]~0  = ((!\u_flag|always0~0  & ((D1_key_sec_pre[6]) # (!\u_debounce|key_sec [6]))))
// \u_debounce|key_sec_pre [6] = DFFEAS(\u_flag|flag[4]~0 , GLOBAL(\clk~combout ), !\rst~combout , , , \u_debounce|key_sec [6], , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_debounce|key_sec [6]),
	.datab(vcc),
	.datac(\u_debounce|key_sec [6]),
	.datad(\u_flag|always0~0 ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_flag|flag[4]~0 ),
	.regout(\u_debounce|key_sec_pre [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_debounce|key_sec_pre[6] .lut_mask = "00f5";
defparam \u_debounce|key_sec_pre[6] .operation_mode = "normal";
defparam \u_debounce|key_sec_pre[6] .output_mode = "reg_and_comb";
defparam \u_debounce|key_sec_pre[6] .register_cascade_mode = "off";
defparam \u_debounce|key_sec_pre[6] .sum_lutc_input = "qfbk";
defparam \u_debounce|key_sec_pre[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N3
maxii_lcell \u_flag|flag[6] (
// Equation(s):
// \u_flag|flag [6] = DFFEAS(((\u_flag|flag [6]) # ((!\u_debounce|key_sec_pre [6] & \u_debounce|key_sec [6]))), GLOBAL(\clk~combout ), !\rst~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u_debounce|key_sec_pre [6]),
	.datac(\u_debounce|key_sec [6]),
	.datad(\u_flag|flag [6]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_flag|flag [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_flag|flag[6] .lut_mask = "ff30";
defparam \u_flag|flag[6] .operation_mode = "normal";
defparam \u_flag|flag[6] .output_mode = "reg_only";
defparam \u_flag|flag[6] .register_cascade_mode = "off";
defparam \u_flag|flag[6] .sum_lutc_input = "datac";
defparam \u_flag|flag[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N6
maxii_lcell \u_sequencer_chi|Add0~0 (
// Equation(s):
// \u_sequencer_chi|Add0~0_combout  = (\u_sequencer_chi|code [0] & (((\u_sequencer_chi|code [1]))))

	.clk(gnd),
	.dataa(\u_sequencer_chi|code [0]),
	.datab(vcc),
	.datac(\u_sequencer_chi|code [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_sequencer_chi|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_sequencer_chi|Add0~0 .lut_mask = "a0a0";
defparam \u_sequencer_chi|Add0~0 .operation_mode = "normal";
defparam \u_sequencer_chi|Add0~0 .output_mode = "comb_only";
defparam \u_sequencer_chi|Add0~0 .register_cascade_mode = "off";
defparam \u_sequencer_chi|Add0~0 .sum_lutc_input = "datac";
defparam \u_sequencer_chi|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N7
maxii_lcell \u_sequencer_chi|code[3] (
// Equation(s):
// \u_sequencer_chi|code [3] = DFFEAS(\u_sequencer_chi|code [3] $ (((\u_sequencer_chi|code [2] & (!\u_flag|flag [6] & \u_sequencer_chi|Add0~0_combout )))), \u_clk_6|clkout~regout , !\rst~combout , , , , , , )

	.clk(\u_clk_6|clkout~regout ),
	.dataa(\u_sequencer_chi|code [2]),
	.datab(\u_sequencer_chi|code [3]),
	.datac(\u_flag|flag [6]),
	.datad(\u_sequencer_chi|Add0~0_combout ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_sequencer_chi|code [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_sequencer_chi|code[3] .lut_mask = "c6cc";
defparam \u_sequencer_chi|code[3] .operation_mode = "normal";
defparam \u_sequencer_chi|code[3] .output_mode = "reg_only";
defparam \u_sequencer_chi|code[3] .register_cascade_mode = "off";
defparam \u_sequencer_chi|code[3] .sum_lutc_input = "datac";
defparam \u_sequencer_chi|code[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N3
maxii_lcell \u_sequencer_chi|code[2] (
// Equation(s):
// \u_sequencer_chi|code [2] = DFFEAS((\u_sequencer_chi|code [0] & ((\u_sequencer_chi|code [1] $ (\u_sequencer_chi|code [2])))) # (!\u_sequencer_chi|code [0] & (\u_sequencer_chi|code [2] & ((\u_sequencer_chi|code [3]) # (\u_sequencer_chi|code [1])))), 
// \u_clk_6|clkout~regout , !\rst~combout , , !\u_flag|flag [6], , , , )

	.clk(\u_clk_6|clkout~regout ),
	.dataa(\u_sequencer_chi|code [0]),
	.datab(\u_sequencer_chi|code [3]),
	.datac(\u_sequencer_chi|code [1]),
	.datad(\u_sequencer_chi|code [2]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u_flag|flag [6]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_sequencer_chi|code [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_sequencer_chi|code[2] .lut_mask = "5ea0";
defparam \u_sequencer_chi|code[2] .operation_mode = "normal";
defparam \u_sequencer_chi|code[2] .output_mode = "reg_only";
defparam \u_sequencer_chi|code[2] .register_cascade_mode = "off";
defparam \u_sequencer_chi|code[2] .sum_lutc_input = "datac";
defparam \u_sequencer_chi|code[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N4
maxii_lcell \u_sequencer_chi|code[0] (
// Equation(s):
// \u_sequencer_chi|code [0] = DFFEAS((!\u_sequencer_chi|code [0] & (((\u_sequencer_chi|code [3]) # (\u_sequencer_chi|code [1])) # (!\u_sequencer_chi|code [2]))), \u_clk_6|clkout~regout , !\rst~combout , , !\u_flag|flag [6], , , , )

	.clk(\u_clk_6|clkout~regout ),
	.dataa(\u_sequencer_chi|code [2]),
	.datab(\u_sequencer_chi|code [3]),
	.datac(\u_sequencer_chi|code [0]),
	.datad(\u_sequencer_chi|code [1]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u_flag|flag [6]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_sequencer_chi|code [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_sequencer_chi|code[0] .lut_mask = "0f0d";
defparam \u_sequencer_chi|code[0] .operation_mode = "normal";
defparam \u_sequencer_chi|code[0] .output_mode = "reg_only";
defparam \u_sequencer_chi|code[0] .register_cascade_mode = "off";
defparam \u_sequencer_chi|code[0] .sum_lutc_input = "datac";
defparam \u_sequencer_chi|code[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N5
maxii_lcell \u_sequencer_chi|code[1] (
// Equation(s):
// \u_sequencer_chi|code [1] = DFFEAS((\u_sequencer_chi|code [1] $ (((\u_sequencer_chi|code [0] & !\u_flag|flag [6])))), \u_clk_6|clkout~regout , !\rst~combout , , , , , , )

	.clk(\u_clk_6|clkout~regout ),
	.dataa(\u_sequencer_chi|code [0]),
	.datab(vcc),
	.datac(\u_sequencer_chi|code [1]),
	.datad(\u_flag|flag [6]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_sequencer_chi|code [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_sequencer_chi|code[1] .lut_mask = "f05a";
defparam \u_sequencer_chi|code[1] .operation_mode = "normal";
defparam \u_sequencer_chi|code[1] .output_mode = "reg_only";
defparam \u_sequencer_chi|code[1] .register_cascade_mode = "off";
defparam \u_sequencer_chi|code[1] .sum_lutc_input = "datac";
defparam \u_sequencer_chi|code[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N2
maxii_lcell \u2|col_temp[27]~0 (
// Equation(s):
// \u2|col_temp[27]~0_combout  = (!\u_sequencer_chi|code [3] & (((!\u_sequencer_chi|code [1] & !\u_sequencer_chi|code [0])) # (!\u_sequencer_chi|code [2])))

	.clk(gnd),
	.dataa(\u_sequencer_chi|code [1]),
	.datab(\u_sequencer_chi|code [3]),
	.datac(\u_sequencer_chi|code [0]),
	.datad(\u_sequencer_chi|code [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|col_temp[27]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|col_temp[27]~0 .lut_mask = "0133";
defparam \u2|col_temp[27]~0 .operation_mode = "normal";
defparam \u2|col_temp[27]~0 .output_mode = "comb_only";
defparam \u2|col_temp[27]~0 .register_cascade_mode = "off";
defparam \u2|col_temp[27]~0 .sum_lutc_input = "datac";
defparam \u2|col_temp[27]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N6
maxii_lcell \u2|col_temp[24] (
// Equation(s):
// \u2|col_temp [24] = DFFEAS(((!\u_sequencer_chi|code [1] & ((\u_sequencer_chi|code [0])))), GLOBAL(\u_clk_500|clkout~regout ), VCC, , \u2|col_temp[27]~0_combout , VCC, , , \u_sequencer_chi|code [2])

	.clk(\u_clk_500|clkout~regout ),
	.dataa(vcc),
	.datab(\u_sequencer_chi|code [1]),
	.datac(vcc),
	.datad(\u_sequencer_chi|code [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_sequencer_chi|code [2]),
	.ena(\u2|col_temp[27]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|col_temp [24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|col_temp[24] .lut_mask = "3300";
defparam \u2|col_temp[24] .operation_mode = "normal";
defparam \u2|col_temp[24] .output_mode = "reg_only";
defparam \u2|col_temp[24] .register_cascade_mode = "off";
defparam \u2|col_temp[24] .sum_lutc_input = "datac";
defparam \u2|col_temp[24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y8_N5
maxii_lcell \u2|col_temp[27] (
// Equation(s):
// \u2|col_temp [27] = DFFEAS((!\u_sequencer_chi|code [0] & (!\u_sequencer_chi|code [1])), GLOBAL(\u_clk_500|clkout~regout ), VCC, , \u2|col_temp[27]~0_combout , VCC, , , \u_sequencer_chi|code [2])

	.clk(\u_clk_500|clkout~regout ),
	.dataa(\u_sequencer_chi|code [0]),
	.datab(\u_sequencer_chi|code [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_sequencer_chi|code [2]),
	.ena(\u2|col_temp[27]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|col_temp [27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|col_temp[27] .lut_mask = "1111";
defparam \u2|col_temp[27] .operation_mode = "normal";
defparam \u2|col_temp[27] .output_mode = "reg_only";
defparam \u2|col_temp[27] .register_cascade_mode = "off";
defparam \u2|col_temp[27] .sum_lutc_input = "datac";
defparam \u2|col_temp[27] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N0
maxii_lcell \u2|col_temp[0] (
// Equation(s):
// \u2|Mux7~7  = (\u2|cnt [1] & (((\u2|col_temp [27])))) # (!\u2|cnt [1] & (((B1_col_temp[0]))))
// \u2|col_temp [0] = DFFEAS(\u2|Mux7~7 , GLOBAL(\u_clk_500|clkout~regout ), VCC, , \u2|col_temp[27]~0_combout , \u_sequencer_chi|code [2], , , VCC)

	.clk(\u_clk_500|clkout~regout ),
	.dataa(\u2|cnt [1]),
	.datab(vcc),
	.datac(\u_sequencer_chi|code [2]),
	.datad(\u2|col_temp [27]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u2|col_temp[27]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mux7~7 ),
	.regout(\u2|col_temp [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|col_temp[0] .lut_mask = "fa50";
defparam \u2|col_temp[0] .operation_mode = "normal";
defparam \u2|col_temp[0] .output_mode = "reg_and_comb";
defparam \u2|col_temp[0] .register_cascade_mode = "off";
defparam \u2|col_temp[0] .sum_lutc_input = "qfbk";
defparam \u2|col_temp[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y8_N9
maxii_lcell \u2|col_temp[16] (
// Equation(s):
// \u2|col_temp [16] = DFFEAS(((\u_sequencer_chi|code [1] & ((\u_sequencer_chi|code [0])))), GLOBAL(\u_clk_500|clkout~regout ), VCC, , \u2|col_temp[27]~0_combout , VCC, , , \u_sequencer_chi|code [2])

	.clk(\u_clk_500|clkout~regout ),
	.dataa(vcc),
	.datab(\u_sequencer_chi|code [1]),
	.datac(vcc),
	.datad(\u_sequencer_chi|code [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_sequencer_chi|code [2]),
	.ena(\u2|col_temp[27]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|col_temp [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|col_temp[16] .lut_mask = "cc00";
defparam \u2|col_temp[16] .operation_mode = "normal";
defparam \u2|col_temp[16] .output_mode = "reg_only";
defparam \u2|col_temp[16] .register_cascade_mode = "off";
defparam \u2|col_temp[16] .sum_lutc_input = "datac";
defparam \u2|col_temp[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y8_N5
maxii_lcell \u2|Mux7~0 (
// Equation(s):
// \u2|Mux7~0_combout  = (\u2|cnt [1] & (!\u2|cnt [2] & ((\u2|cnt [0]) # (!\u2|col_temp [16])))) # (!\u2|cnt [1] & (((\u2|cnt [2]))))

	.clk(gnd),
	.dataa(\u2|cnt [1]),
	.datab(\u2|col_temp [16]),
	.datac(\u2|cnt [0]),
	.datad(\u2|cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mux7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mux7~0 .lut_mask = "55a2";
defparam \u2|Mux7~0 .operation_mode = "normal";
defparam \u2|Mux7~0 .output_mode = "comb_only";
defparam \u2|Mux7~0 .register_cascade_mode = "off";
defparam \u2|Mux7~0 .sum_lutc_input = "datac";
defparam \u2|Mux7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N7
maxii_lcell \u2|Mux7~1 (
// Equation(s):
// \u2|Mux7~1_combout  = (\u2|cnt [1] & ((\u2|cnt [0] & ((!\u2|cnt [2]))) # (!\u2|cnt [0] & ((\u2|col_temp [16]) # (\u2|cnt [2]))))) # (!\u2|cnt [1] & (((\u2|cnt [2]))))

	.clk(gnd),
	.dataa(\u2|cnt [1]),
	.datab(\u2|col_temp [16]),
	.datac(\u2|cnt [0]),
	.datad(\u2|cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mux7~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mux7~1 .lut_mask = "5fa8";
defparam \u2|Mux7~1 .operation_mode = "normal";
defparam \u2|Mux7~1 .output_mode = "comb_only";
defparam \u2|Mux7~1 .register_cascade_mode = "off";
defparam \u2|Mux7~1 .sum_lutc_input = "datac";
defparam \u2|Mux7~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N8
maxii_lcell \u2|col[0] (
// Equation(s):
// \u2|col [0] = DFFEAS((\u2|Mux7~0_combout  & (\u2|col_temp [24] & ((\u2|Mux7~1_combout )))) # (!\u2|Mux7~0_combout  & (((\u2|col_temp [0]) # (\u2|Mux7~1_combout )))), GLOBAL(\u_clk_500|clkout~regout ), VCC, , , , , , )

	.clk(\u_clk_500|clkout~regout ),
	.dataa(\u2|col_temp [24]),
	.datab(\u2|col_temp [0]),
	.datac(\u2|Mux7~0_combout ),
	.datad(\u2|Mux7~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|col [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|col[0] .lut_mask = "af0c";
defparam \u2|col[0] .operation_mode = "normal";
defparam \u2|col[0] .output_mode = "reg_only";
defparam \u2|col[0] .register_cascade_mode = "off";
defparam \u2|col[0] .sum_lutc_input = "datac";
defparam \u2|col[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N0
maxii_lcell \u2|col_temp[17] (
// Equation(s):
// \u2|col_temp [17] = DFFEAS((((!\u_sequencer_chi|code [0] & \u_sequencer_chi|code [1]))), GLOBAL(\u_clk_500|clkout~regout ), VCC, , \u2|col_temp[27]~0_combout , , , \u_sequencer_chi|code [2], )

	.clk(\u_clk_500|clkout~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_sequencer_chi|code [0]),
	.datad(\u_sequencer_chi|code [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u_sequencer_chi|code [2]),
	.sload(gnd),
	.ena(\u2|col_temp[27]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|col_temp [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|col_temp[17] .lut_mask = "0f00";
defparam \u2|col_temp[17] .operation_mode = "normal";
defparam \u2|col_temp[17] .output_mode = "reg_only";
defparam \u2|col_temp[17] .register_cascade_mode = "off";
defparam \u2|col_temp[17] .sum_lutc_input = "datac";
defparam \u2|col_temp[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N5
maxii_lcell \u2|col_temp[12] (
// Equation(s):
// \u2|col_temp [12] = DFFEAS((((!\u_sequencer_chi|code [0] & !\u_sequencer_chi|code [1]))), GLOBAL(\u_clk_500|clkout~regout ), VCC, , \u2|col_temp[27]~0_combout , , , \u_sequencer_chi|code [2], )

	.clk(\u_clk_500|clkout~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_sequencer_chi|code [0]),
	.datad(\u_sequencer_chi|code [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u_sequencer_chi|code [2]),
	.sload(gnd),
	.ena(\u2|col_temp[27]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|col_temp [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|col_temp[12] .lut_mask = "000f";
defparam \u2|col_temp[12] .operation_mode = "normal";
defparam \u2|col_temp[12] .output_mode = "reg_only";
defparam \u2|col_temp[12] .register_cascade_mode = "off";
defparam \u2|col_temp[12] .sum_lutc_input = "datac";
defparam \u2|col_temp[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N2
maxii_lcell \u2|Mux6~2 (
// Equation(s):
// \u2|Mux6~2_combout  = (\u2|cnt [0] & (((\u2|col_temp [12])))) # (!\u2|cnt [0] & (((\u2|col_temp [17]))))

	.clk(gnd),
	.dataa(\u2|cnt [0]),
	.datab(vcc),
	.datac(\u2|col_temp [17]),
	.datad(\u2|col_temp [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mux6~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mux6~2 .lut_mask = "fa50";
defparam \u2|Mux6~2 .operation_mode = "normal";
defparam \u2|Mux6~2 .output_mode = "comb_only";
defparam \u2|Mux6~2 .register_cascade_mode = "off";
defparam \u2|Mux6~2 .sum_lutc_input = "datac";
defparam \u2|Mux6~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N4
maxii_lcell \u2|col_temp[20] (
// Equation(s):
// \u2|col_temp [20] = DFFEAS((((!\u_sequencer_chi|code [1]) # (!\u_sequencer_chi|code [0]))), GLOBAL(\u_clk_500|clkout~regout ), VCC, , \u2|col_temp[27]~0_combout , , , \u_sequencer_chi|code [2], )

	.clk(\u_clk_500|clkout~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_sequencer_chi|code [0]),
	.datad(\u_sequencer_chi|code [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u_sequencer_chi|code [2]),
	.sload(gnd),
	.ena(\u2|col_temp[27]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|col_temp [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|col_temp[20] .lut_mask = "0fff";
defparam \u2|col_temp[20] .operation_mode = "normal";
defparam \u2|col_temp[20] .output_mode = "reg_only";
defparam \u2|col_temp[20] .register_cascade_mode = "off";
defparam \u2|col_temp[20] .sum_lutc_input = "datac";
defparam \u2|col_temp[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N2
maxii_lcell \u2|col_temp[4] (
// Equation(s):
// \u2|col_temp [4] = DFFEAS(((!\u_sequencer_chi|code [2] & (!\u_sequencer_chi|code [0]))), GLOBAL(\u_clk_500|clkout~regout ), VCC, , \u2|col_temp[27]~0_combout , , , , )

	.clk(\u_clk_500|clkout~regout ),
	.dataa(vcc),
	.datab(\u_sequencer_chi|code [2]),
	.datac(\u_sequencer_chi|code [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|col_temp[27]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|col_temp [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|col_temp[4] .lut_mask = "0303";
defparam \u2|col_temp[4] .operation_mode = "normal";
defparam \u2|col_temp[4] .output_mode = "reg_only";
defparam \u2|col_temp[4] .register_cascade_mode = "off";
defparam \u2|col_temp[4] .sum_lutc_input = "datac";
defparam \u2|col_temp[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N7
maxii_lcell \u2|col_temp[25] (
// Equation(s):
// \u2|col_temp [25] = DFFEAS(((\u_sequencer_chi|code [0] $ (!\u_sequencer_chi|code [1]))), GLOBAL(\u_clk_500|clkout~regout ), VCC, , \u2|col_temp[27]~0_combout , , , \u_sequencer_chi|code [2], )

	.clk(\u_clk_500|clkout~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_sequencer_chi|code [0]),
	.datad(\u_sequencer_chi|code [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u_sequencer_chi|code [2]),
	.sload(gnd),
	.ena(\u2|col_temp[27]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|col_temp [25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|col_temp[25] .lut_mask = "f00f";
defparam \u2|col_temp[25] .operation_mode = "normal";
defparam \u2|col_temp[25] .output_mode = "reg_only";
defparam \u2|col_temp[25] .register_cascade_mode = "off";
defparam \u2|col_temp[25] .sum_lutc_input = "datac";
defparam \u2|col_temp[25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N2
maxii_lcell \u2|Mux6~0 (
// Equation(s):
// \u2|Mux6~0_combout  = (\u2|cnt [1] & (((\u2|col_temp [25]) # (\u2|cnt [2])))) # (!\u2|cnt [1] & (\u2|col_temp [4] & ((!\u2|cnt [2]))))

	.clk(gnd),
	.dataa(\u2|cnt [1]),
	.datab(\u2|col_temp [4]),
	.datac(\u2|col_temp [25]),
	.datad(\u2|cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mux6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mux6~0 .lut_mask = "aae4";
defparam \u2|Mux6~0 .operation_mode = "normal";
defparam \u2|Mux6~0 .output_mode = "comb_only";
defparam \u2|Mux6~0 .register_cascade_mode = "off";
defparam \u2|Mux6~0 .sum_lutc_input = "datac";
defparam \u2|Mux6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N3
maxii_lcell \u2|Mux6~1 (
// Equation(s):
// \u2|Mux6~1_combout  = (\u2|cnt [0] & (((\u2|Mux6~0_combout )))) # (!\u2|cnt [0] & ((\u2|Mux6~0_combout  & (!\u2|col_temp [0])) # (!\u2|Mux6~0_combout  & ((\u2|col_temp [20])))))

	.clk(gnd),
	.dataa(\u2|cnt [0]),
	.datab(\u2|col_temp [0]),
	.datac(\u2|col_temp [20]),
	.datad(\u2|Mux6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mux6~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mux6~1 .lut_mask = "bb50";
defparam \u2|Mux6~1 .operation_mode = "normal";
defparam \u2|Mux6~1 .output_mode = "comb_only";
defparam \u2|Mux6~1 .register_cascade_mode = "off";
defparam \u2|Mux6~1 .sum_lutc_input = "datac";
defparam \u2|Mux6~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N9
maxii_lcell \u2|col[1] (
// Equation(s):
// \u2|col [1] = DFFEAS((\u2|cnt [0] & ((\u2|cnt [2] & (\u2|Mux6~2_combout  & !\u2|Mux6~1_combout )) # (!\u2|cnt [2] & ((\u2|Mux6~1_combout ))))) # (!\u2|cnt [0] & ((\u2|cnt [2] & ((\u2|Mux6~1_combout ))) # (!\u2|cnt [2] & (\u2|Mux6~2_combout )))), 
// GLOBAL(\u_clk_500|clkout~regout ), VCC, , , , , , )

	.clk(\u_clk_500|clkout~regout ),
	.dataa(\u2|cnt [0]),
	.datab(\u2|cnt [2]),
	.datac(\u2|Mux6~2_combout ),
	.datad(\u2|Mux6~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|col [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|col[1] .lut_mask = "7690";
defparam \u2|col[1] .operation_mode = "normal";
defparam \u2|col[1] .output_mode = "reg_only";
defparam \u2|col[1] .register_cascade_mode = "off";
defparam \u2|col[1] .sum_lutc_input = "datac";
defparam \u2|col[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N6
maxii_lcell \u2|col_temp[34] (
// Equation(s):
// \u2|col_temp [34] = DFFEAS((((\u_sequencer_chi|code [0]) # (\u_sequencer_chi|code [1]))), GLOBAL(\u_clk_500|clkout~regout ), VCC, , \u2|col_temp[27]~0_combout , , , \u_sequencer_chi|code [2], )

	.clk(\u_clk_500|clkout~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_sequencer_chi|code [0]),
	.datad(\u_sequencer_chi|code [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u_sequencer_chi|code [2]),
	.sload(gnd),
	.ena(\u2|col_temp[27]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|col_temp [34]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|col_temp[34] .lut_mask = "fff0";
defparam \u2|col_temp[34] .operation_mode = "normal";
defparam \u2|col_temp[34] .output_mode = "reg_only";
defparam \u2|col_temp[34] .register_cascade_mode = "off";
defparam \u2|col_temp[34] .sum_lutc_input = "datac";
defparam \u2|col_temp[34] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N0
maxii_lcell \u2|Mux7~3 (
// Equation(s):
// \u2|Mux7~3_combout  = ((\u2|cnt [1] & (!\u2|col_temp [0])) # (!\u2|cnt [1] & ((\u2|col_temp [34]))))

	.clk(gnd),
	.dataa(\u2|col_temp [0]),
	.datab(vcc),
	.datac(\u2|col_temp [34]),
	.datad(\u2|cnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mux7~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mux7~3 .lut_mask = "55f0";
defparam \u2|Mux7~3 .operation_mode = "normal";
defparam \u2|Mux7~3 .output_mode = "comb_only";
defparam \u2|Mux7~3 .register_cascade_mode = "off";
defparam \u2|Mux7~3 .sum_lutc_input = "datac";
defparam \u2|Mux7~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N9
maxii_lcell \u2|col_temp[13] (
// Equation(s):
// \u2|col_temp [13] = DFFEAS((\u_sequencer_chi|code [0] & (((!\u_sequencer_chi|code [2])))), GLOBAL(\u_clk_500|clkout~regout ), VCC, , \u2|col_temp[27]~0_combout , , , , )

	.clk(\u_clk_500|clkout~regout ),
	.dataa(\u_sequencer_chi|code [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_sequencer_chi|code [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|col_temp[27]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|col_temp [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|col_temp[13] .lut_mask = "00aa";
defparam \u2|col_temp[13] .operation_mode = "normal";
defparam \u2|col_temp[13] .output_mode = "reg_only";
defparam \u2|col_temp[13] .register_cascade_mode = "off";
defparam \u2|col_temp[13] .sum_lutc_input = "datac";
defparam \u2|col_temp[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N4
maxii_lcell \u2|Mux7~6 (
// Equation(s):
// \u2|Mux7~6_combout  = ((\u2|cnt [1] & ((\u2|col_temp [13]))) # (!\u2|cnt [1] & (\u2|col_temp [12])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u2|col_temp [12]),
	.datac(\u2|cnt [1]),
	.datad(\u2|col_temp [13]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mux7~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mux7~6 .lut_mask = "fc0c";
defparam \u2|Mux7~6 .operation_mode = "normal";
defparam \u2|Mux7~6 .output_mode = "comb_only";
defparam \u2|Mux7~6 .register_cascade_mode = "off";
defparam \u2|Mux7~6 .sum_lutc_input = "datac";
defparam \u2|Mux7~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N5
maxii_lcell \u2|col_temp[10] (
// Equation(s):
// \u2|col_temp [10] = DFFEAS((((\u_sequencer_chi|code [0] & \u_sequencer_chi|code [1]))), GLOBAL(\u_clk_500|clkout~regout ), VCC, , \u2|col_temp[27]~0_combout , , , \u_sequencer_chi|code [2], )

	.clk(\u_clk_500|clkout~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_sequencer_chi|code [0]),
	.datad(\u_sequencer_chi|code [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u_sequencer_chi|code [2]),
	.sload(gnd),
	.ena(\u2|col_temp[27]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|col_temp [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|col_temp[10] .lut_mask = "f000";
defparam \u2|col_temp[10] .operation_mode = "normal";
defparam \u2|col_temp[10] .output_mode = "reg_only";
defparam \u2|col_temp[10] .register_cascade_mode = "off";
defparam \u2|col_temp[10] .sum_lutc_input = "datac";
defparam \u2|col_temp[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N5
maxii_lcell \u2|Mux7~4 (
// Equation(s):
// \u2|Mux7~4_combout  = ((\u2|cnt [1] & (\u2|col_temp [25])) # (!\u2|cnt [1] & ((\u2|col_temp [10]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u2|col_temp [25]),
	.datac(\u2|cnt [1]),
	.datad(\u2|col_temp [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mux7~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mux7~4 .lut_mask = "cfc0";
defparam \u2|Mux7~4 .operation_mode = "normal";
defparam \u2|Mux7~4 .output_mode = "comb_only";
defparam \u2|Mux7~4 .register_cascade_mode = "off";
defparam \u2|Mux7~4 .sum_lutc_input = "datac";
defparam \u2|Mux7~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N9
maxii_lcell \u2|col_temp[18] (
// Equation(s):
// \u2|col_temp [18] = DFFEAS((((\u_sequencer_chi|code [1]) # (!\u_sequencer_chi|code [0]))), GLOBAL(\u_clk_500|clkout~regout ), VCC, , \u2|col_temp[27]~0_combout , , , \u_sequencer_chi|code [2], )

	.clk(\u_clk_500|clkout~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_sequencer_chi|code [0]),
	.datad(\u_sequencer_chi|code [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u_sequencer_chi|code [2]),
	.sload(gnd),
	.ena(\u2|col_temp[27]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|col_temp [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|col_temp[18] .lut_mask = "ff0f";
defparam \u2|col_temp[18] .operation_mode = "normal";
defparam \u2|col_temp[18] .output_mode = "reg_only";
defparam \u2|col_temp[18] .register_cascade_mode = "off";
defparam \u2|col_temp[18] .sum_lutc_input = "datac";
defparam \u2|col_temp[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y7_N0
maxii_lcell \u2|col_temp[21] (
// Equation(s):
// \u2|col_temp [21] = DFFEAS((((!\u_sequencer_chi|code [2] & \u_sequencer_chi|code [1]))), GLOBAL(\u_clk_500|clkout~regout ), VCC, , \u2|col_temp[27]~0_combout , , , , )

	.clk(\u_clk_500|clkout~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_sequencer_chi|code [2]),
	.datad(\u_sequencer_chi|code [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|col_temp[27]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|col_temp [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|col_temp[21] .lut_mask = "0f00";
defparam \u2|col_temp[21] .operation_mode = "normal";
defparam \u2|col_temp[21] .output_mode = "reg_only";
defparam \u2|col_temp[21] .register_cascade_mode = "off";
defparam \u2|col_temp[21] .sum_lutc_input = "datac";
defparam \u2|col_temp[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N3
maxii_lcell \u2|Mux7~5 (
// Equation(s):
// \u2|Mux7~5_combout  = ((\u2|cnt [1] & (\u2|col_temp [18])) # (!\u2|cnt [1] & ((\u2|col_temp [21]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u2|col_temp [18]),
	.datac(\u2|col_temp [21]),
	.datad(\u2|cnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mux7~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mux7~5 .lut_mask = "ccf0";
defparam \u2|Mux7~5 .operation_mode = "normal";
defparam \u2|Mux7~5 .output_mode = "comb_only";
defparam \u2|Mux7~5 .register_cascade_mode = "off";
defparam \u2|Mux7~5 .sum_lutc_input = "datac";
defparam \u2|Mux7~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N8
maxii_lcell \u2|Mux5~0 (
// Equation(s):
// \u2|Mux5~0_combout  = (\u2|cnt [2] & (\u2|cnt [0])) # (!\u2|cnt [2] & ((\u2|cnt [0] & (\u2|Mux7~4_combout )) # (!\u2|cnt [0] & ((\u2|Mux7~5_combout )))))

	.clk(gnd),
	.dataa(\u2|cnt [2]),
	.datab(\u2|cnt [0]),
	.datac(\u2|Mux7~4_combout ),
	.datad(\u2|Mux7~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mux5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mux5~0 .lut_mask = "d9c8";
defparam \u2|Mux5~0 .operation_mode = "normal";
defparam \u2|Mux5~0 .output_mode = "comb_only";
defparam \u2|Mux5~0 .register_cascade_mode = "off";
defparam \u2|Mux5~0 .sum_lutc_input = "datac";
defparam \u2|Mux5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N9
maxii_lcell \u2|col[2] (
// Equation(s):
// \u2|col [2] = DFFEAS((\u2|cnt [2] & ((\u2|Mux5~0_combout  & ((\u2|Mux7~6_combout ))) # (!\u2|Mux5~0_combout  & (\u2|Mux7~3_combout )))) # (!\u2|cnt [2] & (((\u2|Mux5~0_combout )))), GLOBAL(\u_clk_500|clkout~regout ), VCC, , , , , , )

	.clk(\u_clk_500|clkout~regout ),
	.dataa(\u2|Mux7~3_combout ),
	.datab(\u2|cnt [2]),
	.datac(\u2|Mux7~6_combout ),
	.datad(\u2|Mux5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|col [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|col[2] .lut_mask = "f388";
defparam \u2|col[2] .operation_mode = "normal";
defparam \u2|col[2] .output_mode = "reg_only";
defparam \u2|col[2] .register_cascade_mode = "off";
defparam \u2|col[2] .sum_lutc_input = "datac";
defparam \u2|col[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N8
maxii_lcell \u2|col_temp[19] (
// Equation(s):
// \u2|col_temp [19] = DFFEAS((!\u_sequencer_chi|code [0] & (\u_sequencer_chi|code [1])), GLOBAL(\u_clk_500|clkout~regout ), VCC, , \u2|col_temp[27]~0_combout , VCC, , , \u_sequencer_chi|code [2])

	.clk(\u_clk_500|clkout~regout ),
	.dataa(\u_sequencer_chi|code [0]),
	.datab(\u_sequencer_chi|code [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_sequencer_chi|code [2]),
	.ena(\u2|col_temp[27]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|col_temp [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|col_temp[19] .lut_mask = "4444";
defparam \u2|col_temp[19] .operation_mode = "normal";
defparam \u2|col_temp[19] .output_mode = "reg_only";
defparam \u2|col_temp[19] .register_cascade_mode = "off";
defparam \u2|col_temp[19] .sum_lutc_input = "datac";
defparam \u2|col_temp[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N6
maxii_lcell \u2|Mux7~8 (
// Equation(s):
// \u2|Mux7~8_combout  = ((\u2|cnt [1] & ((\u2|col_temp [19]))) # (!\u2|cnt [1] & (!\u2|col_temp [13])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u2|col_temp [13]),
	.datac(\u2|cnt [1]),
	.datad(\u2|col_temp [19]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mux7~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mux7~8 .lut_mask = "f303";
defparam \u2|Mux7~8 .operation_mode = "normal";
defparam \u2|Mux7~8 .output_mode = "comb_only";
defparam \u2|Mux7~8 .register_cascade_mode = "off";
defparam \u2|Mux7~8 .sum_lutc_input = "datac";
defparam \u2|Mux7~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N2
maxii_lcell \u2|col_temp[35] (
// Equation(s):
// \u2|col_temp [35] = DFFEAS(((\u_sequencer_chi|code [1]) # ((\u_sequencer_chi|code [0]))), GLOBAL(\u_clk_500|clkout~regout ), VCC, , \u2|col_temp[27]~0_combout , VCC, , , \u_sequencer_chi|code [2])

	.clk(\u_clk_500|clkout~regout ),
	.dataa(vcc),
	.datab(\u_sequencer_chi|code [1]),
	.datac(vcc),
	.datad(\u_sequencer_chi|code [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_sequencer_chi|code [2]),
	.ena(\u2|col_temp[27]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|col_temp [35]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|col_temp[35] .lut_mask = "ffcc";
defparam \u2|col_temp[35] .operation_mode = "normal";
defparam \u2|col_temp[35] .output_mode = "reg_only";
defparam \u2|col_temp[35] .register_cascade_mode = "off";
defparam \u2|col_temp[35] .sum_lutc_input = "datac";
defparam \u2|col_temp[35] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N7
maxii_lcell \u2|col_temp[3] (
// Equation(s):
// \u2|col_temp [3] = DFFEAS((\u_sequencer_chi|code [2]) # (((\u_sequencer_chi|code [1]))), GLOBAL(\u_clk_500|clkout~regout ), VCC, , \u2|col_temp[27]~0_combout , , , , )

	.clk(\u_clk_500|clkout~regout ),
	.dataa(\u_sequencer_chi|code [2]),
	.datab(vcc),
	.datac(\u_sequencer_chi|code [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|col_temp[27]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|col_temp [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|col_temp[3] .lut_mask = "fafa";
defparam \u2|col_temp[3] .operation_mode = "normal";
defparam \u2|col_temp[3] .output_mode = "reg_only";
defparam \u2|col_temp[3] .register_cascade_mode = "off";
defparam \u2|col_temp[3] .sum_lutc_input = "datac";
defparam \u2|col_temp[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N1
maxii_lcell \u2|Mux4~1 (
// Equation(s):
// \u2|Mux4~1_combout  = (\u2|cnt [2] & (((\u2|cnt [1])))) # (!\u2|cnt [2] & ((\u2|cnt [1] & ((\u2|col_temp [19]))) # (!\u2|cnt [1] & (\u2|col_temp [3]))))

	.clk(gnd),
	.dataa(\u2|cnt [2]),
	.datab(\u2|col_temp [3]),
	.datac(\u2|cnt [1]),
	.datad(\u2|col_temp [19]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mux4~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mux4~1 .lut_mask = "f4a4";
defparam \u2|Mux4~1 .operation_mode = "normal";
defparam \u2|Mux4~1 .output_mode = "comb_only";
defparam \u2|Mux4~1 .register_cascade_mode = "off";
defparam \u2|Mux4~1 .sum_lutc_input = "datac";
defparam \u2|Mux4~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N2
maxii_lcell \u2|Mux4~2 (
// Equation(s):
// \u2|Mux4~2_combout  = (\u2|cnt [0] & (\u2|cnt [2])) # (!\u2|cnt [0] & ((\u2|Mux4~1_combout ) # ((\u2|cnt [2] & \u2|col_temp [35]))))

	.clk(gnd),
	.dataa(\u2|cnt [2]),
	.datab(\u2|cnt [0]),
	.datac(\u2|col_temp [35]),
	.datad(\u2|Mux4~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mux4~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mux4~2 .lut_mask = "bba8";
defparam \u2|Mux4~2 .operation_mode = "normal";
defparam \u2|Mux4~2 .output_mode = "comb_only";
defparam \u2|Mux4~2 .register_cascade_mode = "off";
defparam \u2|Mux4~2 .sum_lutc_input = "datac";
defparam \u2|Mux4~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N3
maxii_lcell \u2|col[3] (
// Equation(s):
// \u2|col [3] = DFFEAS((\u2|cnt [0] & ((\u2|Mux4~2_combout  & ((\u2|Mux7~8_combout ))) # (!\u2|Mux4~2_combout  & (\u2|Mux7~7 )))) # (!\u2|cnt [0] & (((\u2|Mux4~2_combout )))), GLOBAL(\u_clk_500|clkout~regout ), VCC, , , , , , )

	.clk(\u_clk_500|clkout~regout ),
	.dataa(\u2|cnt [0]),
	.datab(\u2|Mux7~7 ),
	.datac(\u2|Mux7~8_combout ),
	.datad(\u2|Mux4~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|col [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|col[3] .lut_mask = "f588";
defparam \u2|col[3] .operation_mode = "normal";
defparam \u2|col[3] .output_mode = "reg_only";
defparam \u2|col[3] .register_cascade_mode = "off";
defparam \u2|col[3] .sum_lutc_input = "datac";
defparam \u2|col[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N6
maxii_lcell \u2|Mux7~11 (
// Equation(s):
// \u2|Mux7~11_combout  = (\u2|cnt [1] & (\u2|col_temp [4])) # (!\u2|cnt [1] & (((!\u2|col_temp [0]))))

	.clk(gnd),
	.dataa(\u2|cnt [1]),
	.datab(\u2|col_temp [4]),
	.datac(vcc),
	.datad(\u2|col_temp [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mux7~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mux7~11 .lut_mask = "88dd";
defparam \u2|Mux7~11 .operation_mode = "normal";
defparam \u2|Mux7~11 .output_mode = "comb_only";
defparam \u2|Mux7~11 .register_cascade_mode = "off";
defparam \u2|Mux7~11 .sum_lutc_input = "datac";
defparam \u2|Mux7~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N8
maxii_lcell \u2|col_temp[28] (
// Equation(s):
// \u2|col_temp [28] = DFFEAS((((\u_sequencer_chi|code [0]) # (!\u_sequencer_chi|code [1]))), GLOBAL(\u_clk_500|clkout~regout ), VCC, , \u2|col_temp[27]~0_combout , , , \u_sequencer_chi|code [2], )

	.clk(\u_clk_500|clkout~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_sequencer_chi|code [0]),
	.datad(\u_sequencer_chi|code [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u_sequencer_chi|code [2]),
	.sload(gnd),
	.ena(\u2|col_temp[27]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|col_temp [28]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|col_temp[28] .lut_mask = "f0ff";
defparam \u2|col_temp[28] .operation_mode = "normal";
defparam \u2|col_temp[28] .output_mode = "reg_only";
defparam \u2|col_temp[28] .register_cascade_mode = "off";
defparam \u2|col_temp[28] .sum_lutc_input = "datac";
defparam \u2|col_temp[28] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y7_N4
maxii_lcell \u2|Mux7~9 (
// Equation(s):
// \u2|Mux7~9_combout  = (\u2|cnt [1] & (\u2|col_temp [28])) # (!\u2|cnt [1] & (((\u2|col_temp [12]))))

	.clk(gnd),
	.dataa(\u2|col_temp [28]),
	.datab(\u2|cnt [1]),
	.datac(vcc),
	.datad(\u2|col_temp [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mux7~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mux7~9 .lut_mask = "bb88";
defparam \u2|Mux7~9 .operation_mode = "normal";
defparam \u2|Mux7~9 .output_mode = "comb_only";
defparam \u2|Mux7~9 .register_cascade_mode = "off";
defparam \u2|Mux7~9 .sum_lutc_input = "datac";
defparam \u2|Mux7~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N1
maxii_lcell \u2|Mux7~10 (
// Equation(s):
// \u2|Mux7~10_combout  = (\u2|cnt [1] & (((\u2|col_temp [20])))) # (!\u2|cnt [1] & (\u2|col_temp [4]))

	.clk(gnd),
	.dataa(\u2|cnt [1]),
	.datab(\u2|col_temp [4]),
	.datac(vcc),
	.datad(\u2|col_temp [20]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mux7~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mux7~10 .lut_mask = "ee44";
defparam \u2|Mux7~10 .operation_mode = "normal";
defparam \u2|Mux7~10 .output_mode = "comb_only";
defparam \u2|Mux7~10 .register_cascade_mode = "off";
defparam \u2|Mux7~10 .sum_lutc_input = "datac";
defparam \u2|Mux7~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N0
maxii_lcell \u2|Mux3~0 (
// Equation(s):
// \u2|Mux3~0_combout  = (\u2|cnt [0] & ((\u2|cnt [2]) # ((\u2|Mux7~9_combout )))) # (!\u2|cnt [0] & (!\u2|cnt [2] & ((\u2|Mux7~10_combout ))))

	.clk(gnd),
	.dataa(\u2|cnt [0]),
	.datab(\u2|cnt [2]),
	.datac(\u2|Mux7~9_combout ),
	.datad(\u2|Mux7~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mux3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mux3~0 .lut_mask = "b9a8";
defparam \u2|Mux3~0 .operation_mode = "normal";
defparam \u2|Mux3~0 .output_mode = "comb_only";
defparam \u2|Mux3~0 .register_cascade_mode = "off";
defparam \u2|Mux3~0 .sum_lutc_input = "datac";
defparam \u2|Mux3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N7
maxii_lcell \u2|col[4] (
// Equation(s):
// \u2|col [4] = DFFEAS((\u2|cnt [2] & ((\u2|Mux3~0_combout  & (\u2|Mux7~11_combout )) # (!\u2|Mux3~0_combout  & ((\u2|Mux7~3_combout ))))) # (!\u2|cnt [2] & (((\u2|Mux3~0_combout )))), GLOBAL(\u_clk_500|clkout~regout ), VCC, , , , , , )

	.clk(\u_clk_500|clkout~regout ),
	.dataa(\u2|Mux7~11_combout ),
	.datab(\u2|cnt [2]),
	.datac(\u2|Mux3~0_combout ),
	.datad(\u2|Mux7~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|col [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|col[4] .lut_mask = "bcb0";
defparam \u2|col[4] .operation_mode = "normal";
defparam \u2|col[4] .output_mode = "reg_only";
defparam \u2|col[4] .register_cascade_mode = "off";
defparam \u2|col[4] .sum_lutc_input = "datac";
defparam \u2|col[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N4
maxii_lcell \u2|Mux2~0 (
// Equation(s):
// \u2|Mux2~0_combout  = ((\u2|cnt [2] & (\u2|col_temp [10])) # (!\u2|cnt [2] & ((\u2|col_temp [13]))))

	.clk(gnd),
	.dataa(\u2|col_temp [10]),
	.datab(vcc),
	.datac(\u2|cnt [2]),
	.datad(\u2|col_temp [13]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mux2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mux2~0 .lut_mask = "afa0";
defparam \u2|Mux2~0 .operation_mode = "normal";
defparam \u2|Mux2~0 .output_mode = "comb_only";
defparam \u2|Mux2~0 .register_cascade_mode = "off";
defparam \u2|Mux2~0 .sum_lutc_input = "datac";
defparam \u2|Mux2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N6
maxii_lcell \u2|Mux2~1 (
// Equation(s):
// \u2|Mux2~1_combout  = (\u2|cnt [1] & ((\u2|cnt [0]) # ((\u2|col_temp [21])))) # (!\u2|cnt [1] & (!\u2|cnt [0] & ((\u2|col_temp [20]))))

	.clk(gnd),
	.dataa(\u2|cnt [1]),
	.datab(\u2|cnt [0]),
	.datac(\u2|col_temp [21]),
	.datad(\u2|col_temp [20]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mux2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mux2~1 .lut_mask = "b9a8";
defparam \u2|Mux2~1 .operation_mode = "normal";
defparam \u2|Mux2~1 .output_mode = "comb_only";
defparam \u2|Mux2~1 .register_cascade_mode = "off";
defparam \u2|Mux2~1 .sum_lutc_input = "datac";
defparam \u2|Mux2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N7
maxii_lcell \u2|Mux2~2 (
// Equation(s):
// \u2|Mux2~2_combout  = (\u2|cnt [2] & ((\u2|cnt [0] & ((!\u2|Mux2~1_combout ))) # (!\u2|cnt [0] & (\u2|Mux7~5_combout )))) # (!\u2|cnt [2] & (((\u2|Mux2~1_combout ))))

	.clk(gnd),
	.dataa(\u2|Mux7~5_combout ),
	.datab(\u2|cnt [0]),
	.datac(\u2|cnt [2]),
	.datad(\u2|Mux2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mux2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mux2~2 .lut_mask = "2fe0";
defparam \u2|Mux2~2 .operation_mode = "normal";
defparam \u2|Mux2~2 .output_mode = "comb_only";
defparam \u2|Mux2~2 .register_cascade_mode = "off";
defparam \u2|Mux2~2 .sum_lutc_input = "datac";
defparam \u2|Mux2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N8
maxii_lcell \u2|col[5] (
// Equation(s):
// \u2|col [5] = DFFEAS((\u2|cnt [0] & ((\u2|Mux2~2_combout  & (\u2|col_temp [12])) # (!\u2|Mux2~2_combout  & ((\u2|Mux2~0_combout ))))) # (!\u2|cnt [0] & (((\u2|Mux2~2_combout )))), GLOBAL(\u_clk_500|clkout~regout ), VCC, , , , , , )

	.clk(\u_clk_500|clkout~regout ),
	.dataa(\u2|col_temp [12]),
	.datab(\u2|cnt [0]),
	.datac(\u2|Mux2~0_combout ),
	.datad(\u2|Mux2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|col [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|col[5] .lut_mask = "bbc0";
defparam \u2|col[5] .operation_mode = "normal";
defparam \u2|col[5] .output_mode = "reg_only";
defparam \u2|col[5] .register_cascade_mode = "off";
defparam \u2|col[5] .sum_lutc_input = "datac";
defparam \u2|col[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N4
maxii_lcell \u2|col_temp[14] (
// Equation(s):
// \u2|col_temp [14] = DFFEAS(((\u_sequencer_chi|code [1])) # (!\u_sequencer_chi|code [0]), GLOBAL(\u_clk_500|clkout~regout ), VCC, , \u2|col_temp[27]~0_combout , VCC, , , \u_sequencer_chi|code [2])

	.clk(\u_clk_500|clkout~regout ),
	.dataa(\u_sequencer_chi|code [0]),
	.datab(\u_sequencer_chi|code [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_sequencer_chi|code [2]),
	.ena(\u2|col_temp[27]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|col_temp [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|col_temp[14] .lut_mask = "dddd";
defparam \u2|col_temp[14] .operation_mode = "normal";
defparam \u2|col_temp[14] .output_mode = "reg_only";
defparam \u2|col_temp[14] .register_cascade_mode = "off";
defparam \u2|col_temp[14] .sum_lutc_input = "datac";
defparam \u2|col_temp[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y8_N7
maxii_lcell \u2|col_temp[22] (
// Equation(s):
// \u2|col_temp [22] = DFFEAS(((!\u_sequencer_chi|code [1])) # (!\u_sequencer_chi|code [0]), GLOBAL(\u_clk_500|clkout~regout ), VCC, , \u2|col_temp[27]~0_combout , VCC, , , \u_sequencer_chi|code [2])

	.clk(\u_clk_500|clkout~regout ),
	.dataa(\u_sequencer_chi|code [0]),
	.datab(\u_sequencer_chi|code [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_sequencer_chi|code [2]),
	.ena(\u2|col_temp[27]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|col_temp [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|col_temp[22] .lut_mask = "7777";
defparam \u2|col_temp[22] .operation_mode = "normal";
defparam \u2|col_temp[22] .output_mode = "reg_only";
defparam \u2|col_temp[22] .register_cascade_mode = "off";
defparam \u2|col_temp[22] .sum_lutc_input = "datac";
defparam \u2|col_temp[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y8_N6
maxii_lcell \u2|Mux7~13 (
// Equation(s):
// \u2|Mux7~13_combout  = ((\u2|cnt [1] & (\u2|col_temp [22])) # (!\u2|cnt [1] & ((\u2|col_temp [21]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u2|col_temp [22]),
	.datac(\u2|col_temp [21]),
	.datad(\u2|cnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mux7~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mux7~13 .lut_mask = "ccf0";
defparam \u2|Mux7~13 .operation_mode = "normal";
defparam \u2|Mux7~13 .output_mode = "comb_only";
defparam \u2|Mux7~13 .register_cascade_mode = "off";
defparam \u2|Mux7~13 .sum_lutc_input = "datac";
defparam \u2|Mux7~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N3
maxii_lcell \u2|col_temp[30] (
// Equation(s):
// \u2|col_temp [30] = DFFEAS((\u_sequencer_chi|code [0]) # ((!\u_sequencer_chi|code [1])), GLOBAL(\u_clk_500|clkout~regout ), VCC, , \u2|col_temp[27]~0_combout , VCC, , , \u_sequencer_chi|code [2])

	.clk(\u_clk_500|clkout~regout ),
	.dataa(\u_sequencer_chi|code [0]),
	.datab(\u_sequencer_chi|code [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_sequencer_chi|code [2]),
	.ena(\u2|col_temp[27]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|col_temp [30]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|col_temp[30] .lut_mask = "bbbb";
defparam \u2|col_temp[30] .operation_mode = "normal";
defparam \u2|col_temp[30] .output_mode = "reg_only";
defparam \u2|col_temp[30] .register_cascade_mode = "off";
defparam \u2|col_temp[30] .sum_lutc_input = "datac";
defparam \u2|col_temp[30] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y8_N9
maxii_lcell \u2|Mux7~12 (
// Equation(s):
// \u2|Mux7~12_combout  = ((\u2|cnt [1] & (\u2|col_temp [30])) # (!\u2|cnt [1] & ((\u2|col_temp [14]))))

	.clk(gnd),
	.dataa(\u2|col_temp [30]),
	.datab(vcc),
	.datac(\u2|col_temp [14]),
	.datad(\u2|cnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mux7~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mux7~12 .lut_mask = "aaf0";
defparam \u2|Mux7~12 .operation_mode = "normal";
defparam \u2|Mux7~12 .output_mode = "comb_only";
defparam \u2|Mux7~12 .register_cascade_mode = "off";
defparam \u2|Mux7~12 .sum_lutc_input = "datac";
defparam \u2|Mux7~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N0
maxii_lcell \u2|Mux1~0 (
// Equation(s):
// \u2|Mux1~0_combout  = (\u2|cnt [0] & ((\u2|cnt [2]) # ((\u2|Mux7~12_combout )))) # (!\u2|cnt [0] & (!\u2|cnt [2] & (\u2|Mux7~13_combout )))

	.clk(gnd),
	.dataa(\u2|cnt [0]),
	.datab(\u2|cnt [2]),
	.datac(\u2|Mux7~13_combout ),
	.datad(\u2|Mux7~12_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mux1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mux1~0 .lut_mask = "ba98";
defparam \u2|Mux1~0 .operation_mode = "normal";
defparam \u2|Mux1~0 .output_mode = "comb_only";
defparam \u2|Mux1~0 .register_cascade_mode = "off";
defparam \u2|Mux1~0 .sum_lutc_input = "datac";
defparam \u2|Mux1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N1
maxii_lcell \u2|Mux1~1 (
// Equation(s):
// \u2|Mux1~1_combout  = (\u2|cnt [1] & (((\u2|col_temp [24]) # (!\u2|Mux1~0_combout )))) # (!\u2|cnt [1] & (\u2|col_temp [27] & ((\u2|Mux1~0_combout ))))

	.clk(gnd),
	.dataa(\u2|cnt [1]),
	.datab(\u2|col_temp [27]),
	.datac(\u2|col_temp [24]),
	.datad(\u2|Mux1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mux1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mux1~1 .lut_mask = "e4aa";
defparam \u2|Mux1~1 .operation_mode = "normal";
defparam \u2|Mux1~1 .output_mode = "comb_only";
defparam \u2|Mux1~1 .register_cascade_mode = "off";
defparam \u2|Mux1~1 .sum_lutc_input = "datac";
defparam \u2|Mux1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N2
maxii_lcell \u2|col[6] (
// Equation(s):
// \u2|col [6] = DFFEAS((\u2|cnt [2] & ((\u2|Mux1~1_combout ) # ((\u2|col_temp [14] & !\u2|Mux1~0_combout )))) # (!\u2|cnt [2] & (((\u2|Mux1~0_combout )))), GLOBAL(\u_clk_500|clkout~regout ), VCC, , , , , , )

	.clk(\u_clk_500|clkout~regout ),
	.dataa(\u2|cnt [2]),
	.datab(\u2|col_temp [14]),
	.datac(\u2|Mux1~0_combout ),
	.datad(\u2|Mux1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|col [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|col[6] .lut_mask = "fa58";
defparam \u2|col[6] .operation_mode = "normal";
defparam \u2|col[6] .output_mode = "reg_only";
defparam \u2|col[6] .register_cascade_mode = "off";
defparam \u2|col[6] .sum_lutc_input = "datac";
defparam \u2|col[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N4
maxii_lcell \u2|Mux0~0 (
// Equation(s):
// \u2|Mux0~0_combout  = ((\u2|cnt [2] & (\u2|col_temp [18])) # (!\u2|cnt [2] & ((\u2|col_temp [30]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u2|cnt [2]),
	.datac(\u2|col_temp [18]),
	.datad(\u2|col_temp [30]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mux0~0 .lut_mask = "f3c0";
defparam \u2|Mux0~0 .operation_mode = "normal";
defparam \u2|Mux0~0 .output_mode = "comb_only";
defparam \u2|Mux0~0 .register_cascade_mode = "off";
defparam \u2|Mux0~0 .sum_lutc_input = "datac";
defparam \u2|Mux0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N1
maxii_lcell \u2|col_temp[47] (
// Equation(s):
// \u2|col_temp [47] = DFFEAS((((\u_sequencer_chi|code [0] & !\u_sequencer_chi|code [1]))), GLOBAL(\u_clk_500|clkout~regout ), VCC, , \u2|col_temp[27]~0_combout , , , \u_sequencer_chi|code [2], )

	.clk(\u_clk_500|clkout~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_sequencer_chi|code [0]),
	.datad(\u_sequencer_chi|code [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\u_sequencer_chi|code [2]),
	.sload(gnd),
	.ena(\u2|col_temp[27]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|col_temp [47]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|col_temp[47] .lut_mask = "00f0";
defparam \u2|col_temp[47] .operation_mode = "normal";
defparam \u2|col_temp[47] .output_mode = "reg_only";
defparam \u2|col_temp[47] .register_cascade_mode = "off";
defparam \u2|col_temp[47] .sum_lutc_input = "datac";
defparam \u2|col_temp[47] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N8
maxii_lcell \u2|Mux0~1 (
// Equation(s):
// \u2|Mux0~1_combout  = ((\u2|cnt [2] & ((\u2|col_temp [47]))) # (!\u2|cnt [2] & (\u2|col_temp [3])))

	.clk(gnd),
	.dataa(\u2|col_temp [3]),
	.datab(vcc),
	.datac(\u2|cnt [2]),
	.datad(\u2|col_temp [47]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mux0~1 .lut_mask = "fa0a";
defparam \u2|Mux0~1 .operation_mode = "normal";
defparam \u2|Mux0~1 .output_mode = "comb_only";
defparam \u2|Mux0~1 .register_cascade_mode = "off";
defparam \u2|Mux0~1 .sum_lutc_input = "datac";
defparam \u2|Mux0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N5
maxii_lcell \u2|Mux0~2 (
// Equation(s):
// \u2|Mux0~2_combout  = (\u2|cnt [1] & (((\u2|cnt [0] & !\u2|Mux0~1_combout )) # (!\u2|cnt [2]))) # (!\u2|cnt [1] & (\u2|cnt [2] $ (((\u2|cnt [0] & \u2|Mux0~1_combout )))))

	.clk(gnd),
	.dataa(\u2|cnt [1]),
	.datab(\u2|cnt [2]),
	.datac(\u2|cnt [0]),
	.datad(\u2|Mux0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u2|Mux0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|Mux0~2 .lut_mask = "36e6";
defparam \u2|Mux0~2 .operation_mode = "normal";
defparam \u2|Mux0~2 .output_mode = "comb_only";
defparam \u2|Mux0~2 .register_cascade_mode = "off";
defparam \u2|Mux0~2 .sum_lutc_input = "datac";
defparam \u2|Mux0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N6
maxii_lcell \u2|col[7] (
// Equation(s):
// \u2|col [7] = DFFEAS((\u2|cnt [0] & (((!\u2|Mux0~2_combout )))) # (!\u2|cnt [0] & ((\u2|Mux0~2_combout  & (\u2|col_temp [10])) # (!\u2|Mux0~2_combout  & ((\u2|Mux0~0_combout ))))), GLOBAL(\u_clk_500|clkout~regout ), VCC, , , , , , )

	.clk(\u_clk_500|clkout~regout ),
	.dataa(\u2|cnt [0]),
	.datab(\u2|col_temp [10]),
	.datac(\u2|Mux0~0_combout ),
	.datad(\u2|Mux0~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u2|col [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u2|col[7] .lut_mask = "44fa";
defparam \u2|col[7] .operation_mode = "normal";
defparam \u2|col[7] .output_mode = "reg_only";
defparam \u2|col[7] .register_cascade_mode = "off";
defparam \u2|col[7] .sum_lutc_input = "datac";
defparam \u2|col[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N2
maxii_lcell \u_decode_seg|cath_control[2] (
// Equation(s):
// \u_decode_seg|cath_control [2] = DFFEAS((\u_decode_seg|cath_control [2] & (((!\u2|cnt [0])))) # (!\u_decode_seg|cath_control [2] & (\u_decode_seg|cath_control [1] & (\u2|cnt [0]))), GLOBAL(\u_clk_500|clkout~regout ), VCC, , , , , \rst~combout , )

	.clk(\u_clk_500|clkout~regout ),
	.dataa(\u_decode_seg|cath_control [1]),
	.datab(\u_decode_seg|cath_control [2]),
	.datac(\u2|cnt [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\rst~combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_decode_seg|cath_control [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_decode_seg|cath_control[2] .lut_mask = "2c2c";
defparam \u_decode_seg|cath_control[2] .operation_mode = "normal";
defparam \u_decode_seg|cath_control[2] .output_mode = "reg_only";
defparam \u_decode_seg|cath_control[2] .register_cascade_mode = "off";
defparam \u_decode_seg|cath_control[2] .sum_lutc_input = "datac";
defparam \u_decode_seg|cath_control[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y3_N6
maxii_lcell \u_decode_seg|cath_control[1] (
// Equation(s):
// \u_decode_seg|cath_control [1] = DFFEAS((!\rst~combout  & ((\u_decode_seg|cath_control [1] & ((!\u2|cnt [0]))) # (!\u_decode_seg|cath_control [1] & (!\u_decode_seg|cath_control [2] & \u2|cnt [0])))), GLOBAL(\u_clk_500|clkout~regout ), VCC, , , , , , )

	.clk(\u_clk_500|clkout~regout ),
	.dataa(\rst~combout ),
	.datab(\u_decode_seg|cath_control [2]),
	.datac(\u_decode_seg|cath_control [1]),
	.datad(\u2|cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_decode_seg|cath_control [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_decode_seg|cath_control[1] .lut_mask = "0150";
defparam \u_decode_seg|cath_control[1] .operation_mode = "normal";
defparam \u_decode_seg|cath_control[1] .output_mode = "reg_only";
defparam \u_decode_seg|cath_control[1] .register_cascade_mode = "off";
defparam \u_decode_seg|cath_control[1] .sum_lutc_input = "datac";
defparam \u_decode_seg|cath_control[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N1
maxii_lcell \u_clk_2|Add0~35 (
// Equation(s):
// \u_clk_2|Add0~35_combout  = (!\u_clk_2|cnt [0])
// \u_clk_2|Add0~37  = CARRY((\u_clk_2|cnt [0]))
// \u_clk_2|Add0~37COUT1_141  = CARRY((\u_clk_2|cnt [0]))

	.clk(gnd),
	.dataa(\u_clk_2|cnt [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Add0~35_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_2|Add0~37 ),
	.cout1(\u_clk_2|Add0~37COUT1_141 ));
// synopsys translate_off
defparam \u_clk_2|Add0~35 .lut_mask = "55aa";
defparam \u_clk_2|Add0~35 .operation_mode = "arithmetic";
defparam \u_clk_2|Add0~35 .output_mode = "comb_only";
defparam \u_clk_2|Add0~35 .register_cascade_mode = "off";
defparam \u_clk_2|Add0~35 .sum_lutc_input = "datac";
defparam \u_clk_2|Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N0
maxii_lcell \u_clk_2|cnt[0] (
// Equation(s):
// \u_clk_2|cnt [0] = DFFEAS((((!\u_clk_2|Equal0~8_combout  & \u_clk_2|Add0~35_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_2|Equal0~8_combout ),
	.datad(\u_clk_2|Add0~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_2|cnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|cnt[0] .lut_mask = "0f00";
defparam \u_clk_2|cnt[0] .operation_mode = "normal";
defparam \u_clk_2|cnt[0] .output_mode = "reg_only";
defparam \u_clk_2|cnt[0] .register_cascade_mode = "off";
defparam \u_clk_2|cnt[0] .sum_lutc_input = "datac";
defparam \u_clk_2|cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N2
maxii_lcell \u_clk_2|Add0~30 (
// Equation(s):
// \u_clk_2|Add0~30_combout  = (\u_clk_2|cnt [1] $ ((\u_clk_2|Add0~37 )))
// \u_clk_2|Add0~32  = CARRY(((!\u_clk_2|Add0~37 ) # (!\u_clk_2|cnt [1])))
// \u_clk_2|Add0~32COUT1_142  = CARRY(((!\u_clk_2|Add0~37COUT1_141 ) # (!\u_clk_2|cnt [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_2|cnt [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u_clk_2|Add0~37 ),
	.cin1(\u_clk_2|Add0~37COUT1_141 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_2|Add0~32 ),
	.cout1(\u_clk_2|Add0~32COUT1_142 ));
// synopsys translate_off
defparam \u_clk_2|Add0~30 .cin0_used = "true";
defparam \u_clk_2|Add0~30 .cin1_used = "true";
defparam \u_clk_2|Add0~30 .lut_mask = "3c3f";
defparam \u_clk_2|Add0~30 .operation_mode = "arithmetic";
defparam \u_clk_2|Add0~30 .output_mode = "comb_only";
defparam \u_clk_2|Add0~30 .register_cascade_mode = "off";
defparam \u_clk_2|Add0~30 .sum_lutc_input = "cin";
defparam \u_clk_2|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N0
maxii_lcell \u_clk_2|cnt[1] (
// Equation(s):
// \u_clk_2|cnt [1] = DFFEAS((((\u_clk_2|Add0~30_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_2|Add0~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_2|cnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|cnt[1] .lut_mask = "ff00";
defparam \u_clk_2|cnt[1] .operation_mode = "normal";
defparam \u_clk_2|cnt[1] .output_mode = "reg_only";
defparam \u_clk_2|cnt[1] .register_cascade_mode = "off";
defparam \u_clk_2|cnt[1] .sum_lutc_input = "datac";
defparam \u_clk_2|cnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N3
maxii_lcell \u_clk_2|Add0~25 (
// Equation(s):
// \u_clk_2|Add0~25_combout  = (\u_clk_2|cnt [2] $ ((!\u_clk_2|Add0~32 )))
// \u_clk_2|Add0~27  = CARRY(((\u_clk_2|cnt [2] & !\u_clk_2|Add0~32 )))
// \u_clk_2|Add0~27COUT1_143  = CARRY(((\u_clk_2|cnt [2] & !\u_clk_2|Add0~32COUT1_142 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_2|cnt [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u_clk_2|Add0~32 ),
	.cin1(\u_clk_2|Add0~32COUT1_142 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_2|Add0~27 ),
	.cout1(\u_clk_2|Add0~27COUT1_143 ));
// synopsys translate_off
defparam \u_clk_2|Add0~25 .cin0_used = "true";
defparam \u_clk_2|Add0~25 .cin1_used = "true";
defparam \u_clk_2|Add0~25 .lut_mask = "c30c";
defparam \u_clk_2|Add0~25 .operation_mode = "arithmetic";
defparam \u_clk_2|Add0~25 .output_mode = "comb_only";
defparam \u_clk_2|Add0~25 .register_cascade_mode = "off";
defparam \u_clk_2|Add0~25 .sum_lutc_input = "cin";
defparam \u_clk_2|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N2
maxii_lcell \u_clk_2|cnt[2] (
// Equation(s):
// \u_clk_2|cnt [2] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_2|Add0~25_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_2|Add0~25_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_2|cnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|cnt[2] .lut_mask = "0000";
defparam \u_clk_2|cnt[2] .operation_mode = "normal";
defparam \u_clk_2|cnt[2] .output_mode = "reg_only";
defparam \u_clk_2|cnt[2] .register_cascade_mode = "off";
defparam \u_clk_2|cnt[2] .sum_lutc_input = "datac";
defparam \u_clk_2|cnt[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y10_N4
maxii_lcell \u_clk_2|Add0~20 (
// Equation(s):
// \u_clk_2|Add0~20_combout  = (\u_clk_2|cnt [3] $ ((\u_clk_2|Add0~27 )))
// \u_clk_2|Add0~22  = CARRY(((!\u_clk_2|Add0~27COUT1_143 ) # (!\u_clk_2|cnt [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_2|cnt [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u_clk_2|Add0~27 ),
	.cin1(\u_clk_2|Add0~27COUT1_143 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Add0~20_combout ),
	.regout(),
	.cout(\u_clk_2|Add0~22 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|Add0~20 .cin0_used = "true";
defparam \u_clk_2|Add0~20 .cin1_used = "true";
defparam \u_clk_2|Add0~20 .lut_mask = "3c3f";
defparam \u_clk_2|Add0~20 .operation_mode = "arithmetic";
defparam \u_clk_2|Add0~20 .output_mode = "comb_only";
defparam \u_clk_2|Add0~20 .register_cascade_mode = "off";
defparam \u_clk_2|Add0~20 .sum_lutc_input = "cin";
defparam \u_clk_2|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N9
maxii_lcell \u_clk_2|cnt[3] (
// Equation(s):
// \u_clk_2|Equal0~1  = (!\u_clk_2|cnt [1] & (!\u_clk_2|cnt [2] & (!C6_cnt[3] & !\u_clk_2|cnt [0])))
// \u_clk_2|cnt [3] = DFFEAS(\u_clk_2|Equal0~1 , GLOBAL(\clk~combout ), VCC, , , \u_clk_2|Add0~20_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_2|cnt [1]),
	.datab(\u_clk_2|cnt [2]),
	.datac(\u_clk_2|Add0~20_combout ),
	.datad(\u_clk_2|cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Equal0~1 ),
	.regout(\u_clk_2|cnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|cnt[3] .lut_mask = "0001";
defparam \u_clk_2|cnt[3] .operation_mode = "normal";
defparam \u_clk_2|cnt[3] .output_mode = "reg_and_comb";
defparam \u_clk_2|cnt[3] .register_cascade_mode = "off";
defparam \u_clk_2|cnt[3] .sum_lutc_input = "qfbk";
defparam \u_clk_2|cnt[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y10_N5
maxii_lcell \u_clk_2|Add0~15 (
// Equation(s):
// \u_clk_2|Add0~15_combout  = (\u_clk_2|cnt [4] $ ((!\u_clk_2|Add0~22 )))
// \u_clk_2|Add0~17  = CARRY(((\u_clk_2|cnt [4] & !\u_clk_2|Add0~22 )))
// \u_clk_2|Add0~17COUT1_144  = CARRY(((\u_clk_2|cnt [4] & !\u_clk_2|Add0~22 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_2|cnt [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_2|Add0~22 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_2|Add0~17 ),
	.cout1(\u_clk_2|Add0~17COUT1_144 ));
// synopsys translate_off
defparam \u_clk_2|Add0~15 .cin_used = "true";
defparam \u_clk_2|Add0~15 .lut_mask = "c30c";
defparam \u_clk_2|Add0~15 .operation_mode = "arithmetic";
defparam \u_clk_2|Add0~15 .output_mode = "comb_only";
defparam \u_clk_2|Add0~15 .register_cascade_mode = "off";
defparam \u_clk_2|Add0~15 .sum_lutc_input = "cin";
defparam \u_clk_2|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N3
maxii_lcell \u_clk_2|cnt[4] (
// Equation(s):
// \u_clk_2|cnt [4] = DFFEAS((((\u_clk_2|Add0~15_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_2|Add0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_2|cnt [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|cnt[4] .lut_mask = "ff00";
defparam \u_clk_2|cnt[4] .operation_mode = "normal";
defparam \u_clk_2|cnt[4] .output_mode = "reg_only";
defparam \u_clk_2|cnt[4] .register_cascade_mode = "off";
defparam \u_clk_2|cnt[4] .sum_lutc_input = "datac";
defparam \u_clk_2|cnt[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N6
maxii_lcell \u_clk_2|Add0~5 (
// Equation(s):
// \u_clk_2|Add0~5_combout  = \u_clk_2|cnt [5] $ (((((!\u_clk_2|Add0~22  & \u_clk_2|Add0~17 ) # (\u_clk_2|Add0~22  & \u_clk_2|Add0~17COUT1_144 )))))
// \u_clk_2|Add0~7  = CARRY(((!\u_clk_2|Add0~17 )) # (!\u_clk_2|cnt [5]))
// \u_clk_2|Add0~7COUT1_145  = CARRY(((!\u_clk_2|Add0~17COUT1_144 )) # (!\u_clk_2|cnt [5]))

	.clk(gnd),
	.dataa(\u_clk_2|cnt [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_2|Add0~22 ),
	.cin0(\u_clk_2|Add0~17 ),
	.cin1(\u_clk_2|Add0~17COUT1_144 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_2|Add0~7 ),
	.cout1(\u_clk_2|Add0~7COUT1_145 ));
// synopsys translate_off
defparam \u_clk_2|Add0~5 .cin0_used = "true";
defparam \u_clk_2|Add0~5 .cin1_used = "true";
defparam \u_clk_2|Add0~5 .cin_used = "true";
defparam \u_clk_2|Add0~5 .lut_mask = "5a5f";
defparam \u_clk_2|Add0~5 .operation_mode = "arithmetic";
defparam \u_clk_2|Add0~5 .output_mode = "comb_only";
defparam \u_clk_2|Add0~5 .register_cascade_mode = "off";
defparam \u_clk_2|Add0~5 .sum_lutc_input = "cin";
defparam \u_clk_2|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N8
maxii_lcell \u_clk_2|cnt[5] (
// Equation(s):
// \u_clk_2|cnt [5] = DFFEAS((((!\u_clk_2|Equal0~8_combout  & \u_clk_2|Add0~5_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_2|Equal0~8_combout ),
	.datad(\u_clk_2|Add0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_2|cnt [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|cnt[5] .lut_mask = "0f00";
defparam \u_clk_2|cnt[5] .operation_mode = "normal";
defparam \u_clk_2|cnt[5] .output_mode = "reg_only";
defparam \u_clk_2|cnt[5] .register_cascade_mode = "off";
defparam \u_clk_2|cnt[5] .sum_lutc_input = "datac";
defparam \u_clk_2|cnt[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N7
maxii_lcell \u_clk_2|Add0~10 (
// Equation(s):
// \u_clk_2|Add0~10_combout  = (\u_clk_2|cnt [6] $ ((!(!\u_clk_2|Add0~22  & \u_clk_2|Add0~7 ) # (\u_clk_2|Add0~22  & \u_clk_2|Add0~7COUT1_145 ))))
// \u_clk_2|Add0~12  = CARRY(((\u_clk_2|cnt [6] & !\u_clk_2|Add0~7 )))
// \u_clk_2|Add0~12COUT1_146  = CARRY(((\u_clk_2|cnt [6] & !\u_clk_2|Add0~7COUT1_145 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_2|cnt [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_2|Add0~22 ),
	.cin0(\u_clk_2|Add0~7 ),
	.cin1(\u_clk_2|Add0~7COUT1_145 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_2|Add0~12 ),
	.cout1(\u_clk_2|Add0~12COUT1_146 ));
// synopsys translate_off
defparam \u_clk_2|Add0~10 .cin0_used = "true";
defparam \u_clk_2|Add0~10 .cin1_used = "true";
defparam \u_clk_2|Add0~10 .cin_used = "true";
defparam \u_clk_2|Add0~10 .lut_mask = "c30c";
defparam \u_clk_2|Add0~10 .operation_mode = "arithmetic";
defparam \u_clk_2|Add0~10 .output_mode = "comb_only";
defparam \u_clk_2|Add0~10 .register_cascade_mode = "off";
defparam \u_clk_2|Add0~10 .sum_lutc_input = "cin";
defparam \u_clk_2|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N7
maxii_lcell \u_clk_2|cnt[6] (
// Equation(s):
// \u_clk_2|Equal0~0  = (!\u_clk_2|cnt [4] & (\u_clk_2|cnt [7] & (!C6_cnt[6] & \u_clk_2|cnt [5])))
// \u_clk_2|cnt [6] = DFFEAS(\u_clk_2|Equal0~0 , GLOBAL(\clk~combout ), VCC, , , \u_clk_2|Add0~10_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_2|cnt [4]),
	.datab(\u_clk_2|cnt [7]),
	.datac(\u_clk_2|Add0~10_combout ),
	.datad(\u_clk_2|cnt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Equal0~0 ),
	.regout(\u_clk_2|cnt [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|cnt[6] .lut_mask = "0400";
defparam \u_clk_2|cnt[6] .operation_mode = "normal";
defparam \u_clk_2|cnt[6] .output_mode = "reg_and_comb";
defparam \u_clk_2|cnt[6] .register_cascade_mode = "off";
defparam \u_clk_2|cnt[6] .sum_lutc_input = "qfbk";
defparam \u_clk_2|cnt[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y10_N8
maxii_lcell \u_clk_2|Add0~0 (
// Equation(s):
// \u_clk_2|Add0~0_combout  = \u_clk_2|cnt [7] $ (((((!\u_clk_2|Add0~22  & \u_clk_2|Add0~12 ) # (\u_clk_2|Add0~22  & \u_clk_2|Add0~12COUT1_146 )))))
// \u_clk_2|Add0~2  = CARRY(((!\u_clk_2|Add0~12 )) # (!\u_clk_2|cnt [7]))
// \u_clk_2|Add0~2COUT1_147  = CARRY(((!\u_clk_2|Add0~12COUT1_146 )) # (!\u_clk_2|cnt [7]))

	.clk(gnd),
	.dataa(\u_clk_2|cnt [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_2|Add0~22 ),
	.cin0(\u_clk_2|Add0~12 ),
	.cin1(\u_clk_2|Add0~12COUT1_146 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_2|Add0~2 ),
	.cout1(\u_clk_2|Add0~2COUT1_147 ));
// synopsys translate_off
defparam \u_clk_2|Add0~0 .cin0_used = "true";
defparam \u_clk_2|Add0~0 .cin1_used = "true";
defparam \u_clk_2|Add0~0 .cin_used = "true";
defparam \u_clk_2|Add0~0 .lut_mask = "5a5f";
defparam \u_clk_2|Add0~0 .operation_mode = "arithmetic";
defparam \u_clk_2|Add0~0 .output_mode = "comb_only";
defparam \u_clk_2|Add0~0 .register_cascade_mode = "off";
defparam \u_clk_2|Add0~0 .sum_lutc_input = "cin";
defparam \u_clk_2|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N1
maxii_lcell \u_clk_2|cnt[7] (
// Equation(s):
// \u_clk_2|cnt [7] = DFFEAS((((!\u_clk_2|Equal0~8_combout  & \u_clk_2|Add0~0_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_2|Equal0~8_combout ),
	.datad(\u_clk_2|Add0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_2|cnt [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|cnt[7] .lut_mask = "0f00";
defparam \u_clk_2|cnt[7] .operation_mode = "normal";
defparam \u_clk_2|cnt[7] .output_mode = "reg_only";
defparam \u_clk_2|cnt[7] .register_cascade_mode = "off";
defparam \u_clk_2|cnt[7] .sum_lutc_input = "datac";
defparam \u_clk_2|cnt[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N9
maxii_lcell \u_clk_2|Add0~40 (
// Equation(s):
// \u_clk_2|Add0~40_combout  = (\u_clk_2|cnt [8] $ ((!(!\u_clk_2|Add0~22  & \u_clk_2|Add0~2 ) # (\u_clk_2|Add0~22  & \u_clk_2|Add0~2COUT1_147 ))))
// \u_clk_2|Add0~42  = CARRY(((\u_clk_2|cnt [8] & !\u_clk_2|Add0~2COUT1_147 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_2|cnt [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_2|Add0~22 ),
	.cin0(\u_clk_2|Add0~2 ),
	.cin1(\u_clk_2|Add0~2COUT1_147 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Add0~40_combout ),
	.regout(),
	.cout(\u_clk_2|Add0~42 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|Add0~40 .cin0_used = "true";
defparam \u_clk_2|Add0~40 .cin1_used = "true";
defparam \u_clk_2|Add0~40 .cin_used = "true";
defparam \u_clk_2|Add0~40 .lut_mask = "c30c";
defparam \u_clk_2|Add0~40 .operation_mode = "arithmetic";
defparam \u_clk_2|Add0~40 .output_mode = "comb_only";
defparam \u_clk_2|Add0~40 .register_cascade_mode = "off";
defparam \u_clk_2|Add0~40 .sum_lutc_input = "cin";
defparam \u_clk_2|Add0~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N6
maxii_lcell \u_clk_2|cnt[8] (
// Equation(s):
// \u_clk_2|cnt [8] = DFFEAS((((\u_clk_2|Add0~40_combout  & !\u_clk_2|Equal0~8_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_2|Add0~40_combout ),
	.datad(\u_clk_2|Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_2|cnt [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|cnt[8] .lut_mask = "00f0";
defparam \u_clk_2|cnt[8] .operation_mode = "normal";
defparam \u_clk_2|cnt[8] .output_mode = "reg_only";
defparam \u_clk_2|cnt[8] .register_cascade_mode = "off";
defparam \u_clk_2|cnt[8] .sum_lutc_input = "datac";
defparam \u_clk_2|cnt[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N5
maxii_lcell \u_clk_2|Add0~70 (
// Equation(s):
// \u_clk_2|Add0~70_combout  = (\u_clk_2|cnt [14] $ ((!\u_clk_2|Add0~62 )))
// \u_clk_2|Add0~72  = CARRY(((\u_clk_2|cnt [14] & !\u_clk_2|Add0~62 )))
// \u_clk_2|Add0~72COUT1_152  = CARRY(((\u_clk_2|cnt [14] & !\u_clk_2|Add0~62 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_2|cnt [14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_2|Add0~62 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Add0~70_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_2|Add0~72 ),
	.cout1(\u_clk_2|Add0~72COUT1_152 ));
// synopsys translate_off
defparam \u_clk_2|Add0~70 .cin_used = "true";
defparam \u_clk_2|Add0~70 .lut_mask = "c30c";
defparam \u_clk_2|Add0~70 .operation_mode = "arithmetic";
defparam \u_clk_2|Add0~70 .output_mode = "comb_only";
defparam \u_clk_2|Add0~70 .register_cascade_mode = "off";
defparam \u_clk_2|Add0~70 .sum_lutc_input = "cin";
defparam \u_clk_2|Add0~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N7
maxii_lcell \u_clk_2|cnt[14] (
// Equation(s):
// \u_clk_2|cnt [14] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_2|Add0~70_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_2|Add0~70_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_2|cnt [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|cnt[14] .lut_mask = "0000";
defparam \u_clk_2|cnt[14] .operation_mode = "normal";
defparam \u_clk_2|cnt[14] .output_mode = "reg_only";
defparam \u_clk_2|cnt[14] .register_cascade_mode = "off";
defparam \u_clk_2|cnt[14] .sum_lutc_input = "datac";
defparam \u_clk_2|cnt[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y10_N6
maxii_lcell \u_clk_2|Add0~75 (
// Equation(s):
// \u_clk_2|Add0~75_combout  = (\u_clk_2|cnt [15] $ (((!\u_clk_2|Add0~62  & \u_clk_2|Add0~72 ) # (\u_clk_2|Add0~62  & \u_clk_2|Add0~72COUT1_152 ))))
// \u_clk_2|Add0~77  = CARRY(((!\u_clk_2|Add0~72 ) # (!\u_clk_2|cnt [15])))
// \u_clk_2|Add0~77COUT1_153  = CARRY(((!\u_clk_2|Add0~72COUT1_152 ) # (!\u_clk_2|cnt [15])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_2|cnt [15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_2|Add0~62 ),
	.cin0(\u_clk_2|Add0~72 ),
	.cin1(\u_clk_2|Add0~72COUT1_152 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Add0~75_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_2|Add0~77 ),
	.cout1(\u_clk_2|Add0~77COUT1_153 ));
// synopsys translate_off
defparam \u_clk_2|Add0~75 .cin0_used = "true";
defparam \u_clk_2|Add0~75 .cin1_used = "true";
defparam \u_clk_2|Add0~75 .cin_used = "true";
defparam \u_clk_2|Add0~75 .lut_mask = "3c3f";
defparam \u_clk_2|Add0~75 .operation_mode = "arithmetic";
defparam \u_clk_2|Add0~75 .output_mode = "comb_only";
defparam \u_clk_2|Add0~75 .register_cascade_mode = "off";
defparam \u_clk_2|Add0~75 .sum_lutc_input = "cin";
defparam \u_clk_2|Add0~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N5
maxii_lcell \u_clk_2|cnt[15] (
// Equation(s):
// \u_clk_2|cnt [15] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_2|Add0~75_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_2|Add0~75_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_2|cnt [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|cnt[15] .lut_mask = "0000";
defparam \u_clk_2|cnt[15] .operation_mode = "normal";
defparam \u_clk_2|cnt[15] .output_mode = "reg_only";
defparam \u_clk_2|cnt[15] .register_cascade_mode = "off";
defparam \u_clk_2|cnt[15] .sum_lutc_input = "datac";
defparam \u_clk_2|cnt[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y10_N0
maxii_lcell \u_clk_2|Add0~50 (
// Equation(s):
// \u_clk_2|Add0~50_combout  = (\u_clk_2|cnt [9] $ ((\u_clk_2|Add0~42 )))
// \u_clk_2|Add0~52  = CARRY(((!\u_clk_2|Add0~42 ) # (!\u_clk_2|cnt [9])))
// \u_clk_2|Add0~52COUT1_148  = CARRY(((!\u_clk_2|Add0~42 ) # (!\u_clk_2|cnt [9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_2|cnt [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_2|Add0~42 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Add0~50_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_2|Add0~52 ),
	.cout1(\u_clk_2|Add0~52COUT1_148 ));
// synopsys translate_off
defparam \u_clk_2|Add0~50 .cin_used = "true";
defparam \u_clk_2|Add0~50 .lut_mask = "3c3f";
defparam \u_clk_2|Add0~50 .operation_mode = "arithmetic";
defparam \u_clk_2|Add0~50 .output_mode = "comb_only";
defparam \u_clk_2|Add0~50 .register_cascade_mode = "off";
defparam \u_clk_2|Add0~50 .sum_lutc_input = "cin";
defparam \u_clk_2|Add0~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N7
maxii_lcell \u_clk_2|cnt[9] (
// Equation(s):
// \u_clk_2|Equal0~2  = (\u_clk_2|cnt [8] & (\u_clk_2|cnt [10] & (!C6_cnt[9] & !\u_clk_2|cnt [11])))
// \u_clk_2|cnt [9] = DFFEAS(\u_clk_2|Equal0~2 , GLOBAL(\clk~combout ), VCC, , , \u_clk_2|Add0~50_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_2|cnt [8]),
	.datab(\u_clk_2|cnt [10]),
	.datac(\u_clk_2|Add0~50_combout ),
	.datad(\u_clk_2|cnt [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Equal0~2 ),
	.regout(\u_clk_2|cnt [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|cnt[9] .lut_mask = "0008";
defparam \u_clk_2|cnt[9] .operation_mode = "normal";
defparam \u_clk_2|cnt[9] .output_mode = "reg_and_comb";
defparam \u_clk_2|cnt[9] .register_cascade_mode = "off";
defparam \u_clk_2|cnt[9] .sum_lutc_input = "qfbk";
defparam \u_clk_2|cnt[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y10_N1
maxii_lcell \u_clk_2|Add0~45 (
// Equation(s):
// \u_clk_2|Add0~45_combout  = (\u_clk_2|cnt [10] $ ((!(!\u_clk_2|Add0~42  & \u_clk_2|Add0~52 ) # (\u_clk_2|Add0~42  & \u_clk_2|Add0~52COUT1_148 ))))
// \u_clk_2|Add0~47  = CARRY(((\u_clk_2|cnt [10] & !\u_clk_2|Add0~52 )))
// \u_clk_2|Add0~47COUT1_149  = CARRY(((\u_clk_2|cnt [10] & !\u_clk_2|Add0~52COUT1_148 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_2|cnt [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_2|Add0~42 ),
	.cin0(\u_clk_2|Add0~52 ),
	.cin1(\u_clk_2|Add0~52COUT1_148 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Add0~45_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_2|Add0~47 ),
	.cout1(\u_clk_2|Add0~47COUT1_149 ));
// synopsys translate_off
defparam \u_clk_2|Add0~45 .cin0_used = "true";
defparam \u_clk_2|Add0~45 .cin1_used = "true";
defparam \u_clk_2|Add0~45 .cin_used = "true";
defparam \u_clk_2|Add0~45 .lut_mask = "c30c";
defparam \u_clk_2|Add0~45 .operation_mode = "arithmetic";
defparam \u_clk_2|Add0~45 .output_mode = "comb_only";
defparam \u_clk_2|Add0~45 .register_cascade_mode = "off";
defparam \u_clk_2|Add0~45 .sum_lutc_input = "cin";
defparam \u_clk_2|Add0~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N9
maxii_lcell \u_clk_2|cnt[10] (
// Equation(s):
// \u_clk_2|cnt [10] = DFFEAS(((!\u_clk_2|Equal0~8_combout  & ((\u_clk_2|Add0~45_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u_clk_2|Equal0~8_combout ),
	.datac(vcc),
	.datad(\u_clk_2|Add0~45_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_2|cnt [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|cnt[10] .lut_mask = "3300";
defparam \u_clk_2|cnt[10] .operation_mode = "normal";
defparam \u_clk_2|cnt[10] .output_mode = "reg_only";
defparam \u_clk_2|cnt[10] .register_cascade_mode = "off";
defparam \u_clk_2|cnt[10] .sum_lutc_input = "datac";
defparam \u_clk_2|cnt[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N2
maxii_lcell \u_clk_2|Add0~55 (
// Equation(s):
// \u_clk_2|Add0~55_combout  = (\u_clk_2|cnt [11] $ (((!\u_clk_2|Add0~42  & \u_clk_2|Add0~47 ) # (\u_clk_2|Add0~42  & \u_clk_2|Add0~47COUT1_149 ))))
// \u_clk_2|Add0~57  = CARRY(((!\u_clk_2|Add0~47 ) # (!\u_clk_2|cnt [11])))
// \u_clk_2|Add0~57COUT1_150  = CARRY(((!\u_clk_2|Add0~47COUT1_149 ) # (!\u_clk_2|cnt [11])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_2|cnt [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_2|Add0~42 ),
	.cin0(\u_clk_2|Add0~47 ),
	.cin1(\u_clk_2|Add0~47COUT1_149 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Add0~55_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_2|Add0~57 ),
	.cout1(\u_clk_2|Add0~57COUT1_150 ));
// synopsys translate_off
defparam \u_clk_2|Add0~55 .cin0_used = "true";
defparam \u_clk_2|Add0~55 .cin1_used = "true";
defparam \u_clk_2|Add0~55 .cin_used = "true";
defparam \u_clk_2|Add0~55 .lut_mask = "3c3f";
defparam \u_clk_2|Add0~55 .operation_mode = "arithmetic";
defparam \u_clk_2|Add0~55 .output_mode = "comb_only";
defparam \u_clk_2|Add0~55 .register_cascade_mode = "off";
defparam \u_clk_2|Add0~55 .sum_lutc_input = "cin";
defparam \u_clk_2|Add0~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N8
maxii_lcell \u_clk_2|cnt[11] (
// Equation(s):
// \u_clk_2|cnt [11] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_2|Add0~55_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_2|Add0~55_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_2|cnt [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|cnt[11] .lut_mask = "0000";
defparam \u_clk_2|cnt[11] .operation_mode = "normal";
defparam \u_clk_2|cnt[11] .output_mode = "reg_only";
defparam \u_clk_2|cnt[11] .register_cascade_mode = "off";
defparam \u_clk_2|cnt[11] .sum_lutc_input = "datac";
defparam \u_clk_2|cnt[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y10_N3
maxii_lcell \u_clk_2|Add0~65 (
// Equation(s):
// \u_clk_2|Add0~65_combout  = (\u_clk_2|cnt [12] $ ((!(!\u_clk_2|Add0~42  & \u_clk_2|Add0~57 ) # (\u_clk_2|Add0~42  & \u_clk_2|Add0~57COUT1_150 ))))
// \u_clk_2|Add0~67  = CARRY(((\u_clk_2|cnt [12] & !\u_clk_2|Add0~57 )))
// \u_clk_2|Add0~67COUT1_151  = CARRY(((\u_clk_2|cnt [12] & !\u_clk_2|Add0~57COUT1_150 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_2|cnt [12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_2|Add0~42 ),
	.cin0(\u_clk_2|Add0~57 ),
	.cin1(\u_clk_2|Add0~57COUT1_150 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Add0~65_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_2|Add0~67 ),
	.cout1(\u_clk_2|Add0~67COUT1_151 ));
// synopsys translate_off
defparam \u_clk_2|Add0~65 .cin0_used = "true";
defparam \u_clk_2|Add0~65 .cin1_used = "true";
defparam \u_clk_2|Add0~65 .cin_used = "true";
defparam \u_clk_2|Add0~65 .lut_mask = "c30c";
defparam \u_clk_2|Add0~65 .operation_mode = "arithmetic";
defparam \u_clk_2|Add0~65 .output_mode = "comb_only";
defparam \u_clk_2|Add0~65 .register_cascade_mode = "off";
defparam \u_clk_2|Add0~65 .sum_lutc_input = "cin";
defparam \u_clk_2|Add0~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N8
maxii_lcell \u_clk_2|cnt[12] (
// Equation(s):
// \u_clk_2|Equal0~3  = (!\u_clk_2|cnt [15] & (!\u_clk_2|cnt [14] & (!C6_cnt[12] & \u_clk_2|cnt [13])))
// \u_clk_2|cnt [12] = DFFEAS(\u_clk_2|Equal0~3 , GLOBAL(\clk~combout ), VCC, , , \u_clk_2|Add0~65_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_2|cnt [15]),
	.datab(\u_clk_2|cnt [14]),
	.datac(\u_clk_2|Add0~65_combout ),
	.datad(\u_clk_2|cnt [13]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Equal0~3 ),
	.regout(\u_clk_2|cnt [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|cnt[12] .lut_mask = "0100";
defparam \u_clk_2|cnt[12] .operation_mode = "normal";
defparam \u_clk_2|cnt[12] .output_mode = "reg_and_comb";
defparam \u_clk_2|cnt[12] .register_cascade_mode = "off";
defparam \u_clk_2|cnt[12] .sum_lutc_input = "qfbk";
defparam \u_clk_2|cnt[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y10_N4
maxii_lcell \u_clk_2|Add0~60 (
// Equation(s):
// \u_clk_2|Add0~60_combout  = (\u_clk_2|cnt [13] $ (((!\u_clk_2|Add0~42  & \u_clk_2|Add0~67 ) # (\u_clk_2|Add0~42  & \u_clk_2|Add0~67COUT1_151 ))))
// \u_clk_2|Add0~62  = CARRY(((!\u_clk_2|Add0~67COUT1_151 ) # (!\u_clk_2|cnt [13])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_2|cnt [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_2|Add0~42 ),
	.cin0(\u_clk_2|Add0~67 ),
	.cin1(\u_clk_2|Add0~67COUT1_151 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Add0~60_combout ),
	.regout(),
	.cout(\u_clk_2|Add0~62 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|Add0~60 .cin0_used = "true";
defparam \u_clk_2|Add0~60 .cin1_used = "true";
defparam \u_clk_2|Add0~60 .cin_used = "true";
defparam \u_clk_2|Add0~60 .lut_mask = "3c3f";
defparam \u_clk_2|Add0~60 .operation_mode = "arithmetic";
defparam \u_clk_2|Add0~60 .output_mode = "comb_only";
defparam \u_clk_2|Add0~60 .register_cascade_mode = "off";
defparam \u_clk_2|Add0~60 .sum_lutc_input = "cin";
defparam \u_clk_2|Add0~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N2
maxii_lcell \u_clk_2|cnt[13] (
// Equation(s):
// \u_clk_2|cnt [13] = DFFEAS((((!\u_clk_2|Equal0~8_combout  & \u_clk_2|Add0~60_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_2|Equal0~8_combout ),
	.datad(\u_clk_2|Add0~60_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_2|cnt [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|cnt[13] .lut_mask = "0f00";
defparam \u_clk_2|cnt[13] .operation_mode = "normal";
defparam \u_clk_2|cnt[13] .output_mode = "reg_only";
defparam \u_clk_2|cnt[13] .register_cascade_mode = "off";
defparam \u_clk_2|cnt[13] .sum_lutc_input = "datac";
defparam \u_clk_2|cnt[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N7
maxii_lcell \u_clk_2|Add0~90 (
// Equation(s):
// \u_clk_2|Add0~90_combout  = \u_clk_2|cnt [16] $ ((((!(!\u_clk_2|Add0~62  & \u_clk_2|Add0~77 ) # (\u_clk_2|Add0~62  & \u_clk_2|Add0~77COUT1_153 )))))
// \u_clk_2|Add0~92  = CARRY((\u_clk_2|cnt [16] & ((!\u_clk_2|Add0~77 ))))
// \u_clk_2|Add0~92COUT1_154  = CARRY((\u_clk_2|cnt [16] & ((!\u_clk_2|Add0~77COUT1_153 ))))

	.clk(gnd),
	.dataa(\u_clk_2|cnt [16]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_2|Add0~62 ),
	.cin0(\u_clk_2|Add0~77 ),
	.cin1(\u_clk_2|Add0~77COUT1_153 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Add0~90_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_2|Add0~92 ),
	.cout1(\u_clk_2|Add0~92COUT1_154 ));
// synopsys translate_off
defparam \u_clk_2|Add0~90 .cin0_used = "true";
defparam \u_clk_2|Add0~90 .cin1_used = "true";
defparam \u_clk_2|Add0~90 .cin_used = "true";
defparam \u_clk_2|Add0~90 .lut_mask = "a50a";
defparam \u_clk_2|Add0~90 .operation_mode = "arithmetic";
defparam \u_clk_2|Add0~90 .output_mode = "comb_only";
defparam \u_clk_2|Add0~90 .register_cascade_mode = "off";
defparam \u_clk_2|Add0~90 .sum_lutc_input = "cin";
defparam \u_clk_2|Add0~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N9
maxii_lcell \u_clk_2|cnt[16] (
// Equation(s):
// \u_clk_2|Equal0~5  = (!\u_clk_2|cnt [19] & (\u_clk_2|cnt [18] & (!C6_cnt[16] & \u_clk_2|cnt [17])))
// \u_clk_2|cnt [16] = DFFEAS(\u_clk_2|Equal0~5 , GLOBAL(\clk~combout ), VCC, , , \u_clk_2|Add0~90_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_2|cnt [19]),
	.datab(\u_clk_2|cnt [18]),
	.datac(\u_clk_2|Add0~90_combout ),
	.datad(\u_clk_2|cnt [17]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Equal0~5 ),
	.regout(\u_clk_2|cnt [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|cnt[16] .lut_mask = "0400";
defparam \u_clk_2|cnt[16] .operation_mode = "normal";
defparam \u_clk_2|cnt[16] .output_mode = "reg_and_comb";
defparam \u_clk_2|cnt[16] .register_cascade_mode = "off";
defparam \u_clk_2|cnt[16] .sum_lutc_input = "qfbk";
defparam \u_clk_2|cnt[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y10_N8
maxii_lcell \u_clk_2|Add0~80 (
// Equation(s):
// \u_clk_2|Add0~80_combout  = \u_clk_2|cnt [17] $ (((((!\u_clk_2|Add0~62  & \u_clk_2|Add0~92 ) # (\u_clk_2|Add0~62  & \u_clk_2|Add0~92COUT1_154 )))))
// \u_clk_2|Add0~82  = CARRY(((!\u_clk_2|Add0~92 )) # (!\u_clk_2|cnt [17]))
// \u_clk_2|Add0~82COUT1_155  = CARRY(((!\u_clk_2|Add0~92COUT1_154 )) # (!\u_clk_2|cnt [17]))

	.clk(gnd),
	.dataa(\u_clk_2|cnt [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_2|Add0~62 ),
	.cin0(\u_clk_2|Add0~92 ),
	.cin1(\u_clk_2|Add0~92COUT1_154 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Add0~80_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_2|Add0~82 ),
	.cout1(\u_clk_2|Add0~82COUT1_155 ));
// synopsys translate_off
defparam \u_clk_2|Add0~80 .cin0_used = "true";
defparam \u_clk_2|Add0~80 .cin1_used = "true";
defparam \u_clk_2|Add0~80 .cin_used = "true";
defparam \u_clk_2|Add0~80 .lut_mask = "5a5f";
defparam \u_clk_2|Add0~80 .operation_mode = "arithmetic";
defparam \u_clk_2|Add0~80 .output_mode = "comb_only";
defparam \u_clk_2|Add0~80 .register_cascade_mode = "off";
defparam \u_clk_2|Add0~80 .sum_lutc_input = "cin";
defparam \u_clk_2|Add0~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N5
maxii_lcell \u_clk_2|cnt[17] (
// Equation(s):
// \u_clk_2|cnt [17] = DFFEAS((((\u_clk_2|Add0~80_combout  & !\u_clk_2|Equal0~8_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_2|Add0~80_combout ),
	.datad(\u_clk_2|Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_2|cnt [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|cnt[17] .lut_mask = "00f0";
defparam \u_clk_2|cnt[17] .operation_mode = "normal";
defparam \u_clk_2|cnt[17] .output_mode = "reg_only";
defparam \u_clk_2|cnt[17] .register_cascade_mode = "off";
defparam \u_clk_2|cnt[17] .sum_lutc_input = "datac";
defparam \u_clk_2|cnt[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N9
maxii_lcell \u_clk_2|Add0~85 (
// Equation(s):
// \u_clk_2|Add0~85_combout  = \u_clk_2|cnt [18] $ ((((!(!\u_clk_2|Add0~62  & \u_clk_2|Add0~82 ) # (\u_clk_2|Add0~62  & \u_clk_2|Add0~82COUT1_155 )))))
// \u_clk_2|Add0~87  = CARRY((\u_clk_2|cnt [18] & ((!\u_clk_2|Add0~82COUT1_155 ))))

	.clk(gnd),
	.dataa(\u_clk_2|cnt [18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_2|Add0~62 ),
	.cin0(\u_clk_2|Add0~82 ),
	.cin1(\u_clk_2|Add0~82COUT1_155 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Add0~85_combout ),
	.regout(),
	.cout(\u_clk_2|Add0~87 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|Add0~85 .cin0_used = "true";
defparam \u_clk_2|Add0~85 .cin1_used = "true";
defparam \u_clk_2|Add0~85 .cin_used = "true";
defparam \u_clk_2|Add0~85 .lut_mask = "a50a";
defparam \u_clk_2|Add0~85 .operation_mode = "arithmetic";
defparam \u_clk_2|Add0~85 .output_mode = "comb_only";
defparam \u_clk_2|Add0~85 .register_cascade_mode = "off";
defparam \u_clk_2|Add0~85 .sum_lutc_input = "cin";
defparam \u_clk_2|Add0~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N0
maxii_lcell \u_clk_2|cnt[18] (
// Equation(s):
// \u_clk_2|cnt [18] = DFFEAS((((\u_clk_2|Add0~85_combout  & !\u_clk_2|Equal0~8_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_2|Add0~85_combout ),
	.datad(\u_clk_2|Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_2|cnt [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|cnt[18] .lut_mask = "00f0";
defparam \u_clk_2|cnt[18] .operation_mode = "normal";
defparam \u_clk_2|cnt[18] .output_mode = "reg_only";
defparam \u_clk_2|cnt[18] .register_cascade_mode = "off";
defparam \u_clk_2|cnt[18] .sum_lutc_input = "datac";
defparam \u_clk_2|cnt[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N0
maxii_lcell \u_clk_2|Add0~95 (
// Equation(s):
// \u_clk_2|Add0~95_combout  = \u_clk_2|cnt [19] $ ((((\u_clk_2|Add0~87 ))))
// \u_clk_2|Add0~97  = CARRY(((!\u_clk_2|Add0~87 )) # (!\u_clk_2|cnt [19]))
// \u_clk_2|Add0~97COUT1_156  = CARRY(((!\u_clk_2|Add0~87 )) # (!\u_clk_2|cnt [19]))

	.clk(gnd),
	.dataa(\u_clk_2|cnt [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_2|Add0~87 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Add0~95_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_2|Add0~97 ),
	.cout1(\u_clk_2|Add0~97COUT1_156 ));
// synopsys translate_off
defparam \u_clk_2|Add0~95 .cin_used = "true";
defparam \u_clk_2|Add0~95 .lut_mask = "5a5f";
defparam \u_clk_2|Add0~95 .operation_mode = "arithmetic";
defparam \u_clk_2|Add0~95 .output_mode = "comb_only";
defparam \u_clk_2|Add0~95 .register_cascade_mode = "off";
defparam \u_clk_2|Add0~95 .sum_lutc_input = "cin";
defparam \u_clk_2|Add0~95 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N1
maxii_lcell \u_clk_2|cnt[19] (
// Equation(s):
// \u_clk_2|cnt [19] = DFFEAS((((\u_clk_2|Add0~95_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_2|Add0~95_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_2|cnt [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|cnt[19] .lut_mask = "ff00";
defparam \u_clk_2|cnt[19] .operation_mode = "normal";
defparam \u_clk_2|cnt[19] .output_mode = "reg_only";
defparam \u_clk_2|cnt[19] .register_cascade_mode = "off";
defparam \u_clk_2|cnt[19] .sum_lutc_input = "datac";
defparam \u_clk_2|cnt[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N1
maxii_lcell \u_clk_2|Add0~105 (
// Equation(s):
// \u_clk_2|Add0~105_combout  = (\u_clk_2|cnt [20] $ ((!(!\u_clk_2|Add0~87  & \u_clk_2|Add0~97 ) # (\u_clk_2|Add0~87  & \u_clk_2|Add0~97COUT1_156 ))))
// \u_clk_2|Add0~107  = CARRY(((\u_clk_2|cnt [20] & !\u_clk_2|Add0~97 )))
// \u_clk_2|Add0~107COUT1_157  = CARRY(((\u_clk_2|cnt [20] & !\u_clk_2|Add0~97COUT1_156 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_2|cnt [20]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_2|Add0~87 ),
	.cin0(\u_clk_2|Add0~97 ),
	.cin1(\u_clk_2|Add0~97COUT1_156 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Add0~105_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_2|Add0~107 ),
	.cout1(\u_clk_2|Add0~107COUT1_157 ));
// synopsys translate_off
defparam \u_clk_2|Add0~105 .cin0_used = "true";
defparam \u_clk_2|Add0~105 .cin1_used = "true";
defparam \u_clk_2|Add0~105 .cin_used = "true";
defparam \u_clk_2|Add0~105 .lut_mask = "c30c";
defparam \u_clk_2|Add0~105 .operation_mode = "arithmetic";
defparam \u_clk_2|Add0~105 .output_mode = "comb_only";
defparam \u_clk_2|Add0~105 .register_cascade_mode = "off";
defparam \u_clk_2|Add0~105 .sum_lutc_input = "cin";
defparam \u_clk_2|Add0~105 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N9
maxii_lcell \u_clk_2|cnt[20] (
// Equation(s):
// \u_clk_2|Equal0~6  = (!\u_clk_2|cnt [23] & (!\u_clk_2|cnt [22] & (!C6_cnt[20] & \u_clk_2|cnt [21])))
// \u_clk_2|cnt [20] = DFFEAS(\u_clk_2|Equal0~6 , GLOBAL(\clk~combout ), VCC, , , \u_clk_2|Add0~105_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_2|cnt [23]),
	.datab(\u_clk_2|cnt [22]),
	.datac(\u_clk_2|Add0~105_combout ),
	.datad(\u_clk_2|cnt [21]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Equal0~6 ),
	.regout(\u_clk_2|cnt [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|cnt[20] .lut_mask = "0100";
defparam \u_clk_2|cnt[20] .operation_mode = "normal";
defparam \u_clk_2|cnt[20] .output_mode = "reg_and_comb";
defparam \u_clk_2|cnt[20] .register_cascade_mode = "off";
defparam \u_clk_2|cnt[20] .sum_lutc_input = "qfbk";
defparam \u_clk_2|cnt[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y10_N2
maxii_lcell \u_clk_2|Add0~100 (
// Equation(s):
// \u_clk_2|Add0~100_combout  = (\u_clk_2|cnt [21] $ (((!\u_clk_2|Add0~87  & \u_clk_2|Add0~107 ) # (\u_clk_2|Add0~87  & \u_clk_2|Add0~107COUT1_157 ))))
// \u_clk_2|Add0~102  = CARRY(((!\u_clk_2|Add0~107 ) # (!\u_clk_2|cnt [21])))
// \u_clk_2|Add0~102COUT1_158  = CARRY(((!\u_clk_2|Add0~107COUT1_157 ) # (!\u_clk_2|cnt [21])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_2|cnt [21]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_2|Add0~87 ),
	.cin0(\u_clk_2|Add0~107 ),
	.cin1(\u_clk_2|Add0~107COUT1_157 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Add0~100_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_2|Add0~102 ),
	.cout1(\u_clk_2|Add0~102COUT1_158 ));
// synopsys translate_off
defparam \u_clk_2|Add0~100 .cin0_used = "true";
defparam \u_clk_2|Add0~100 .cin1_used = "true";
defparam \u_clk_2|Add0~100 .cin_used = "true";
defparam \u_clk_2|Add0~100 .lut_mask = "3c3f";
defparam \u_clk_2|Add0~100 .operation_mode = "arithmetic";
defparam \u_clk_2|Add0~100 .output_mode = "comb_only";
defparam \u_clk_2|Add0~100 .register_cascade_mode = "off";
defparam \u_clk_2|Add0~100 .sum_lutc_input = "cin";
defparam \u_clk_2|Add0~100 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N8
maxii_lcell \u_clk_2|cnt[21] (
// Equation(s):
// \u_clk_2|cnt [21] = DFFEAS((((!\u_clk_2|Equal0~8_combout  & \u_clk_2|Add0~100_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_2|Equal0~8_combout ),
	.datad(\u_clk_2|Add0~100_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_2|cnt [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|cnt[21] .lut_mask = "0f00";
defparam \u_clk_2|cnt[21] .operation_mode = "normal";
defparam \u_clk_2|cnt[21] .output_mode = "reg_only";
defparam \u_clk_2|cnt[21] .register_cascade_mode = "off";
defparam \u_clk_2|cnt[21] .sum_lutc_input = "datac";
defparam \u_clk_2|cnt[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N3
maxii_lcell \u_clk_2|Add0~110 (
// Equation(s):
// \u_clk_2|Add0~110_combout  = \u_clk_2|cnt [22] $ ((((!(!\u_clk_2|Add0~87  & \u_clk_2|Add0~102 ) # (\u_clk_2|Add0~87  & \u_clk_2|Add0~102COUT1_158 )))))
// \u_clk_2|Add0~112  = CARRY((\u_clk_2|cnt [22] & ((!\u_clk_2|Add0~102 ))))
// \u_clk_2|Add0~112COUT1_159  = CARRY((\u_clk_2|cnt [22] & ((!\u_clk_2|Add0~102COUT1_158 ))))

	.clk(gnd),
	.dataa(\u_clk_2|cnt [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_2|Add0~87 ),
	.cin0(\u_clk_2|Add0~102 ),
	.cin1(\u_clk_2|Add0~102COUT1_158 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Add0~110_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_2|Add0~112 ),
	.cout1(\u_clk_2|Add0~112COUT1_159 ));
// synopsys translate_off
defparam \u_clk_2|Add0~110 .cin0_used = "true";
defparam \u_clk_2|Add0~110 .cin1_used = "true";
defparam \u_clk_2|Add0~110 .cin_used = "true";
defparam \u_clk_2|Add0~110 .lut_mask = "a50a";
defparam \u_clk_2|Add0~110 .operation_mode = "arithmetic";
defparam \u_clk_2|Add0~110 .output_mode = "comb_only";
defparam \u_clk_2|Add0~110 .register_cascade_mode = "off";
defparam \u_clk_2|Add0~110 .sum_lutc_input = "cin";
defparam \u_clk_2|Add0~110 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N7
maxii_lcell \u_clk_2|cnt[22] (
// Equation(s):
// \u_clk_2|cnt [22] = DFFEAS((((\u_clk_2|Add0~110_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_2|Add0~110_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_2|cnt [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|cnt[22] .lut_mask = "ff00";
defparam \u_clk_2|cnt[22] .operation_mode = "normal";
defparam \u_clk_2|cnt[22] .output_mode = "reg_only";
defparam \u_clk_2|cnt[22] .register_cascade_mode = "off";
defparam \u_clk_2|cnt[22] .sum_lutc_input = "datac";
defparam \u_clk_2|cnt[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N4
maxii_lcell \u_clk_2|Add0~115 (
// Equation(s):
// \u_clk_2|Add0~115_combout  = \u_clk_2|cnt [23] $ (((((!\u_clk_2|Add0~87  & \u_clk_2|Add0~112 ) # (\u_clk_2|Add0~87  & \u_clk_2|Add0~112COUT1_159 )))))
// \u_clk_2|Add0~117  = CARRY(((!\u_clk_2|Add0~112COUT1_159 )) # (!\u_clk_2|cnt [23]))

	.clk(gnd),
	.dataa(\u_clk_2|cnt [23]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_2|Add0~87 ),
	.cin0(\u_clk_2|Add0~112 ),
	.cin1(\u_clk_2|Add0~112COUT1_159 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Add0~115_combout ),
	.regout(),
	.cout(\u_clk_2|Add0~117 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|Add0~115 .cin0_used = "true";
defparam \u_clk_2|Add0~115 .cin1_used = "true";
defparam \u_clk_2|Add0~115 .cin_used = "true";
defparam \u_clk_2|Add0~115 .lut_mask = "5a5f";
defparam \u_clk_2|Add0~115 .operation_mode = "arithmetic";
defparam \u_clk_2|Add0~115 .output_mode = "comb_only";
defparam \u_clk_2|Add0~115 .register_cascade_mode = "off";
defparam \u_clk_2|Add0~115 .sum_lutc_input = "cin";
defparam \u_clk_2|Add0~115 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N3
maxii_lcell \u_clk_2|cnt[23] (
// Equation(s):
// \u_clk_2|cnt [23] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_2|Add0~115_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_2|Add0~115_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_2|cnt [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|cnt[23] .lut_mask = "0000";
defparam \u_clk_2|cnt[23] .operation_mode = "normal";
defparam \u_clk_2|cnt[23] .output_mode = "reg_only";
defparam \u_clk_2|cnt[23] .register_cascade_mode = "off";
defparam \u_clk_2|cnt[23] .sum_lutc_input = "datac";
defparam \u_clk_2|cnt[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y10_N5
maxii_lcell \u_clk_2|Add0~120 (
// Equation(s):
// \u_clk_2|Add0~120_combout  = (\u_clk_2|cnt [24] $ ((!\u_clk_2|Add0~117 )))
// \u_clk_2|Add0~122  = CARRY(((\u_clk_2|cnt [24] & !\u_clk_2|Add0~117 )))
// \u_clk_2|Add0~122COUT1_160  = CARRY(((\u_clk_2|cnt [24] & !\u_clk_2|Add0~117 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_2|cnt [24]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_2|Add0~117 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Add0~120_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_2|Add0~122 ),
	.cout1(\u_clk_2|Add0~122COUT1_160 ));
// synopsys translate_off
defparam \u_clk_2|Add0~120 .cin_used = "true";
defparam \u_clk_2|Add0~120 .lut_mask = "c30c";
defparam \u_clk_2|Add0~120 .operation_mode = "arithmetic";
defparam \u_clk_2|Add0~120 .output_mode = "comb_only";
defparam \u_clk_2|Add0~120 .register_cascade_mode = "off";
defparam \u_clk_2|Add0~120 .sum_lutc_input = "cin";
defparam \u_clk_2|Add0~120 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N6
maxii_lcell \u_clk_2|Add0~125 (
// Equation(s):
// \u_clk_2|Add0~125_combout  = (\u_clk_2|cnt [25] $ (((!\u_clk_2|Add0~117  & \u_clk_2|Add0~122 ) # (\u_clk_2|Add0~117  & \u_clk_2|Add0~122COUT1_160 ))))
// \u_clk_2|Add0~127  = CARRY(((!\u_clk_2|Add0~122 ) # (!\u_clk_2|cnt [25])))
// \u_clk_2|Add0~127COUT1_161  = CARRY(((!\u_clk_2|Add0~122COUT1_160 ) # (!\u_clk_2|cnt [25])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_2|cnt [25]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_2|Add0~117 ),
	.cin0(\u_clk_2|Add0~122 ),
	.cin1(\u_clk_2|Add0~122COUT1_160 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Add0~125_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_2|Add0~127 ),
	.cout1(\u_clk_2|Add0~127COUT1_161 ));
// synopsys translate_off
defparam \u_clk_2|Add0~125 .cin0_used = "true";
defparam \u_clk_2|Add0~125 .cin1_used = "true";
defparam \u_clk_2|Add0~125 .cin_used = "true";
defparam \u_clk_2|Add0~125 .lut_mask = "3c3f";
defparam \u_clk_2|Add0~125 .operation_mode = "arithmetic";
defparam \u_clk_2|Add0~125 .output_mode = "comb_only";
defparam \u_clk_2|Add0~125 .register_cascade_mode = "off";
defparam \u_clk_2|Add0~125 .sum_lutc_input = "cin";
defparam \u_clk_2|Add0~125 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N7
maxii_lcell \u_clk_2|Add0~130 (
// Equation(s):
// \u_clk_2|Add0~130_combout  = (\u_clk_2|cnt [26] $ ((!(!\u_clk_2|Add0~117  & \u_clk_2|Add0~127 ) # (\u_clk_2|Add0~117  & \u_clk_2|Add0~127COUT1_161 ))))
// \u_clk_2|Add0~132  = CARRY(((\u_clk_2|cnt [26] & !\u_clk_2|Add0~127 )))
// \u_clk_2|Add0~132COUT1_162  = CARRY(((\u_clk_2|cnt [26] & !\u_clk_2|Add0~127COUT1_161 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_2|cnt [26]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_2|Add0~117 ),
	.cin0(\u_clk_2|Add0~127 ),
	.cin1(\u_clk_2|Add0~127COUT1_161 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Add0~130_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_2|Add0~132 ),
	.cout1(\u_clk_2|Add0~132COUT1_162 ));
// synopsys translate_off
defparam \u_clk_2|Add0~130 .cin0_used = "true";
defparam \u_clk_2|Add0~130 .cin1_used = "true";
defparam \u_clk_2|Add0~130 .cin_used = "true";
defparam \u_clk_2|Add0~130 .lut_mask = "c30c";
defparam \u_clk_2|Add0~130 .operation_mode = "arithmetic";
defparam \u_clk_2|Add0~130 .output_mode = "comb_only";
defparam \u_clk_2|Add0~130 .register_cascade_mode = "off";
defparam \u_clk_2|Add0~130 .sum_lutc_input = "cin";
defparam \u_clk_2|Add0~130 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N2
maxii_lcell \u_clk_2|cnt[26] (
// Equation(s):
// \u_clk_2|cnt [26] = DFFEAS((((\u_clk_2|Add0~130_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_2|Add0~130_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_2|cnt [26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|cnt[26] .lut_mask = "ff00";
defparam \u_clk_2|cnt[26] .operation_mode = "normal";
defparam \u_clk_2|cnt[26] .output_mode = "reg_only";
defparam \u_clk_2|cnt[26] .register_cascade_mode = "off";
defparam \u_clk_2|cnt[26] .sum_lutc_input = "datac";
defparam \u_clk_2|cnt[26] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N8
maxii_lcell \u_clk_2|Add0~135 (
// Equation(s):
// \u_clk_2|Add0~135_combout  = \u_clk_2|cnt [27] $ (((((!\u_clk_2|Add0~117  & \u_clk_2|Add0~132 ) # (\u_clk_2|Add0~117  & \u_clk_2|Add0~132COUT1_162 )))))

	.clk(gnd),
	.dataa(\u_clk_2|cnt [27]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_2|Add0~117 ),
	.cin0(\u_clk_2|Add0~132 ),
	.cin1(\u_clk_2|Add0~132COUT1_162 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Add0~135_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|Add0~135 .cin0_used = "true";
defparam \u_clk_2|Add0~135 .cin1_used = "true";
defparam \u_clk_2|Add0~135 .cin_used = "true";
defparam \u_clk_2|Add0~135 .lut_mask = "5a5a";
defparam \u_clk_2|Add0~135 .operation_mode = "normal";
defparam \u_clk_2|Add0~135 .output_mode = "comb_only";
defparam \u_clk_2|Add0~135 .register_cascade_mode = "off";
defparam \u_clk_2|Add0~135 .sum_lutc_input = "cin";
defparam \u_clk_2|Add0~135 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N0
maxii_lcell \u_clk_2|cnt[27] (
// Equation(s):
// \u_clk_2|cnt [27] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_2|Add0~135_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_2|Add0~135_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_2|cnt [27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|cnt[27] .lut_mask = "0000";
defparam \u_clk_2|cnt[27] .operation_mode = "normal";
defparam \u_clk_2|cnt[27] .output_mode = "reg_only";
defparam \u_clk_2|cnt[27] .register_cascade_mode = "off";
defparam \u_clk_2|cnt[27] .sum_lutc_input = "datac";
defparam \u_clk_2|cnt[27] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y10_N4
maxii_lcell \u_clk_2|cnt[24] (
// Equation(s):
// \u_clk_2|Equal0~7  = (!\u_clk_2|cnt [25] & (!\u_clk_2|cnt [27] & (!C6_cnt[24] & !\u_clk_2|cnt [26])))
// \u_clk_2|cnt [24] = DFFEAS(\u_clk_2|Equal0~7 , GLOBAL(\clk~combout ), VCC, , , \u_clk_2|Add0~120_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_2|cnt [25]),
	.datab(\u_clk_2|cnt [27]),
	.datac(\u_clk_2|Add0~120_combout ),
	.datad(\u_clk_2|cnt [26]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Equal0~7 ),
	.regout(\u_clk_2|cnt [24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|cnt[24] .lut_mask = "0001";
defparam \u_clk_2|cnt[24] .operation_mode = "normal";
defparam \u_clk_2|cnt[24] .output_mode = "reg_and_comb";
defparam \u_clk_2|cnt[24] .register_cascade_mode = "off";
defparam \u_clk_2|cnt[24] .sum_lutc_input = "qfbk";
defparam \u_clk_2|cnt[24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y10_N5
maxii_lcell \u_clk_2|cnt[25] (
// Equation(s):
// \u_clk_2|cnt [25] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_2|Add0~125_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_2|Add0~125_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_2|cnt [25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|cnt[25] .lut_mask = "0000";
defparam \u_clk_2|cnt[25] .operation_mode = "normal";
defparam \u_clk_2|cnt[25] .output_mode = "reg_only";
defparam \u_clk_2|cnt[25] .register_cascade_mode = "off";
defparam \u_clk_2|cnt[25] .sum_lutc_input = "datac";
defparam \u_clk_2|cnt[25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y10_N4
maxii_lcell \u_clk_2|Equal0~4 (
// Equation(s):
// \u_clk_2|Equal0~4_combout  = (\u_clk_2|Equal0~3  & (\u_clk_2|Equal0~1  & (\u_clk_2|Equal0~0  & \u_clk_2|Equal0~2 )))

	.clk(gnd),
	.dataa(\u_clk_2|Equal0~3 ),
	.datab(\u_clk_2|Equal0~1 ),
	.datac(\u_clk_2|Equal0~0 ),
	.datad(\u_clk_2|Equal0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Equal0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|Equal0~4 .lut_mask = "8000";
defparam \u_clk_2|Equal0~4 .operation_mode = "normal";
defparam \u_clk_2|Equal0~4 .output_mode = "comb_only";
defparam \u_clk_2|Equal0~4 .register_cascade_mode = "off";
defparam \u_clk_2|Equal0~4 .sum_lutc_input = "datac";
defparam \u_clk_2|Equal0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N5
maxii_lcell \u_clk_2|Equal0~8 (
// Equation(s):
// \u_clk_2|Equal0~8_combout  = (\u_clk_2|Equal0~5  & (\u_clk_2|Equal0~6  & (\u_clk_2|Equal0~7  & \u_clk_2|Equal0~4_combout )))

	.clk(gnd),
	.dataa(\u_clk_2|Equal0~5 ),
	.datab(\u_clk_2|Equal0~6 ),
	.datac(\u_clk_2|Equal0~7 ),
	.datad(\u_clk_2|Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Equal0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|Equal0~8 .lut_mask = "8000";
defparam \u_clk_2|Equal0~8 .operation_mode = "normal";
defparam \u_clk_2|Equal0~8 .output_mode = "comb_only";
defparam \u_clk_2|Equal0~8 .register_cascade_mode = "off";
defparam \u_clk_2|Equal0~8 .sum_lutc_input = "datac";
defparam \u_clk_2|Equal0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N3
maxii_lcell \u_clk_2|clkout (
// Equation(s):
// \u_clk_2|clkout~regout  = DFFEAS(\u_clk_2|clkout~regout  $ ((((\u_clk_2|Equal0~8_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u_clk_2|clkout~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_2|Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_2|clkout~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|clkout .lut_mask = "55aa";
defparam \u_clk_2|clkout .operation_mode = "normal";
defparam \u_clk_2|clkout .output_mode = "reg_only";
defparam \u_clk_2|clkout .register_cascade_mode = "off";
defparam \u_clk_2|clkout .sum_lutc_input = "datac";
defparam \u_clk_2|clkout .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N0
maxii_lcell \u_flag|flag[5] (
// Equation(s):
// \u_flag|flag [5] = DFFEAS((\u_flag|flag [5]) # ((\u_flag|always0~0  & ((\u_debounce|key_sec_pre [6]) # (!\u_debounce|key_sec [6])))), GLOBAL(\clk~combout ), !\rst~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\u_debounce|key_sec_pre [6]),
	.datab(\u_flag|flag [5]),
	.datac(\u_debounce|key_sec [6]),
	.datad(\u_flag|always0~0 ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_flag|flag [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_flag|flag[5] .lut_mask = "efcc";
defparam \u_flag|flag[5] .operation_mode = "normal";
defparam \u_flag|flag[5] .output_mode = "reg_only";
defparam \u_flag|flag[5] .register_cascade_mode = "off";
defparam \u_flag|flag[5] .sum_lutc_input = "datac";
defparam \u_flag|flag[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N7
maxii_lcell \u_debounce|key_sec[4] (
// Equation(s):
// \u_debounce|key_sec [4] = DFFEAS(((\BTN~combout [4])), GLOBAL(\clk~combout ), !\rst~combout , , \u_debounce|Equal0~5_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\BTN~combout [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_debounce|Equal0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_debounce|key_sec [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_debounce|key_sec[4] .lut_mask = "cccc";
defparam \u_debounce|key_sec[4] .operation_mode = "normal";
defparam \u_debounce|key_sec[4] .output_mode = "reg_only";
defparam \u_debounce|key_sec[4] .register_cascade_mode = "off";
defparam \u_debounce|key_sec[4] .sum_lutc_input = "datac";
defparam \u_debounce|key_sec[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N5
maxii_lcell \u_debounce|key_sec_pre[4] (
// Equation(s):
// \u_flag|always0~1  = ((\u_flag|flag [5] & (!D1_key_sec_pre[4] & \u_debounce|key_sec [4])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u_flag|flag [5]),
	.datac(\u_debounce|key_sec [4]),
	.datad(\u_debounce|key_sec [4]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_flag|always0~1 ),
	.regout(\u_debounce|key_sec_pre [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_debounce|key_sec_pre[4] .lut_mask = "0c00";
defparam \u_debounce|key_sec_pre[4] .operation_mode = "normal";
defparam \u_debounce|key_sec_pre[4] .output_mode = "comb_only";
defparam \u_debounce|key_sec_pre[4] .register_cascade_mode = "off";
defparam \u_debounce|key_sec_pre[4] .sum_lutc_input = "qfbk";
defparam \u_debounce|key_sec_pre[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N3
maxii_lcell \u_debounce|key_sec[3] (
// Equation(s):
// \u_debounce|key_sec [3] = DFFEAS((((\BTN~combout [3]))), GLOBAL(\clk~combout ), !\rst~combout , , \u_debounce|Equal0~5_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\BTN~combout [3]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_debounce|Equal0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_debounce|key_sec [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_debounce|key_sec[3] .lut_mask = "ff00";
defparam \u_debounce|key_sec[3] .operation_mode = "normal";
defparam \u_debounce|key_sec[3] .output_mode = "reg_only";
defparam \u_debounce|key_sec[3] .register_cascade_mode = "off";
defparam \u_debounce|key_sec[3] .sum_lutc_input = "datac";
defparam \u_debounce|key_sec[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N9
maxii_lcell \u_flag|flag[4] (
// Equation(s):
// \u_flag|flag [4] = DFFEAS(((\u_flag|flag [4]) # ((\u_flag|always0~1  & \u_flag|flag[4]~0 ))), GLOBAL(\clk~combout ), !\rst~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u_flag|flag [4]),
	.datac(\u_flag|always0~1 ),
	.datad(\u_flag|flag[4]~0 ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_flag|flag [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_flag|flag[4] .lut_mask = "fccc";
defparam \u_flag|flag[4] .operation_mode = "normal";
defparam \u_flag|flag[4] .output_mode = "reg_only";
defparam \u_flag|flag[4] .register_cascade_mode = "off";
defparam \u_flag|flag[4] .sum_lutc_input = "datac";
defparam \u_flag|flag[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N2
maxii_lcell \u_debounce|key_sec_pre[3] (
// Equation(s):
// \u_flag|always0~2  = ((\u_debounce|key_sec [3] & (!D1_key_sec_pre[3] & \u_flag|flag [4])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u_debounce|key_sec [3]),
	.datac(\u_debounce|key_sec [3]),
	.datad(\u_flag|flag [4]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_flag|always0~2 ),
	.regout(\u_debounce|key_sec_pre [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_debounce|key_sec_pre[3] .lut_mask = "0c00";
defparam \u_debounce|key_sec_pre[3] .operation_mode = "normal";
defparam \u_debounce|key_sec_pre[3] .output_mode = "comb_only";
defparam \u_debounce|key_sec_pre[3] .register_cascade_mode = "off";
defparam \u_debounce|key_sec_pre[3] .sum_lutc_input = "qfbk";
defparam \u_debounce|key_sec_pre[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y5_N8
maxii_lcell \u_flag|flag[3] (
// Equation(s):
// \u_flag|flag [3] = DFFEAS((\u_flag|flag [3]) # ((!\u_flag|always0~1  & (\u_flag|always0~2  & \u_flag|flag[4]~0 ))), GLOBAL(\clk~combout ), !\rst~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\u_flag|flag [3]),
	.datab(\u_flag|always0~1 ),
	.datac(\u_flag|always0~2 ),
	.datad(\u_flag|flag[4]~0 ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_flag|flag [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_flag|flag[3] .lut_mask = "baaa";
defparam \u_flag|flag[3] .operation_mode = "normal";
defparam \u_flag|flag[3] .output_mode = "reg_only";
defparam \u_flag|flag[3] .register_cascade_mode = "off";
defparam \u_flag|flag[3] .sum_lutc_input = "datac";
defparam \u_flag|flag[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N8
maxii_lcell \u_debounce|key_sec[2] (
// Equation(s):
// \u_debounce|key_sec [2] = DFFEAS(((\BTN~combout [2])), GLOBAL(\clk~combout ), !\rst~combout , , \u_debounce|Equal0~5_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\BTN~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_debounce|Equal0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_debounce|key_sec [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_debounce|key_sec[2] .lut_mask = "cccc";
defparam \u_debounce|key_sec[2] .operation_mode = "normal";
defparam \u_debounce|key_sec[2] .output_mode = "reg_only";
defparam \u_debounce|key_sec[2] .register_cascade_mode = "off";
defparam \u_debounce|key_sec[2] .sum_lutc_input = "datac";
defparam \u_debounce|key_sec[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N7
maxii_lcell \u_debounce|key_sec_pre[2] (
// Equation(s):
// \u_flag|always0~3  = ((\u_flag|flag [3] & (!D1_key_sec_pre[2] & \u_debounce|key_sec [2])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u_flag|flag [3]),
	.datac(\u_debounce|key_sec [2]),
	.datad(\u_debounce|key_sec [2]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_flag|always0~3 ),
	.regout(\u_debounce|key_sec_pre [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_debounce|key_sec_pre[2] .lut_mask = "0c00";
defparam \u_debounce|key_sec_pre[2] .operation_mode = "normal";
defparam \u_debounce|key_sec_pre[2] .output_mode = "comb_only";
defparam \u_debounce|key_sec_pre[2] .register_cascade_mode = "off";
defparam \u_debounce|key_sec_pre[2] .sum_lutc_input = "qfbk";
defparam \u_debounce|key_sec_pre[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N8
maxii_lcell \u_flag|flag[0]~3 (
// Equation(s):
// \u_flag|flag[0]~3_combout  = ((!\u_flag|always0~2  & (!\u_flag|always0~1  & \u_flag|flag[4]~0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_flag|always0~2 ),
	.datac(\u_flag|always0~1 ),
	.datad(\u_flag|flag[4]~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_flag|flag[0]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_flag|flag[0]~3 .lut_mask = "0300";
defparam \u_flag|flag[0]~3 .operation_mode = "normal";
defparam \u_flag|flag[0]~3 .output_mode = "comb_only";
defparam \u_flag|flag[0]~3 .register_cascade_mode = "off";
defparam \u_flag|flag[0]~3 .sum_lutc_input = "datac";
defparam \u_flag|flag[0]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N1
maxii_lcell \u_flag|flag[2] (
// Equation(s):
// \u_flag|flag [2] = DFFEAS(((\u_flag|flag [2]) # ((\u_flag|always0~3  & \u_flag|flag[0]~3_combout ))), GLOBAL(\clk~combout ), !\rst~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u_flag|flag [2]),
	.datac(\u_flag|always0~3 ),
	.datad(\u_flag|flag[0]~3_combout ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_flag|flag [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_flag|flag[2] .lut_mask = "fccc";
defparam \u_flag|flag[2] .operation_mode = "normal";
defparam \u_flag|flag[2] .output_mode = "reg_only";
defparam \u_flag|flag[2] .register_cascade_mode = "off";
defparam \u_flag|flag[2] .sum_lutc_input = "datac";
defparam \u_flag|flag[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N9
maxii_lcell \u_sequencer_num_2|code[0] (
// Equation(s):
// \u_sequencer_num_2|code [0] = DFFEAS((((!\u_sequencer_num_2|code [0]))), \u_clk_2|clkout~regout , !\rst~combout , , !\u_flag|flag [2], , , , )

	.clk(\u_clk_2|clkout~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_sequencer_num_2|code [0]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u_flag|flag [2]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_sequencer_num_2|code [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_sequencer_num_2|code[0] .lut_mask = "00ff";
defparam \u_sequencer_num_2|code[0] .operation_mode = "normal";
defparam \u_sequencer_num_2|code[0] .output_mode = "reg_only";
defparam \u_sequencer_num_2|code[0] .register_cascade_mode = "off";
defparam \u_sequencer_num_2|code[0] .sum_lutc_input = "datac";
defparam \u_sequencer_num_2|code[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N7
maxii_lcell \u_sequencer_num_2|code[1] (
// Equation(s):
// \u_sequencer_num_2|code [1] = DFFEAS((\u_sequencer_num_2|code [1] & (((!\u_sequencer_num_2|code [0])))) # (!\u_sequencer_num_2|code [1] & (\u_sequencer_num_2|code [0] & ((\u_sequencer_num_2|code [2]) # (!\u_sequencer_num_2|code [3])))), 
// \u_clk_2|clkout~regout , !\rst~combout , , !\u_flag|flag [2], , , , )

	.clk(\u_clk_2|clkout~regout ),
	.dataa(\u_sequencer_num_2|code [1]),
	.datab(\u_sequencer_num_2|code [2]),
	.datac(\u_sequencer_num_2|code [3]),
	.datad(\u_sequencer_num_2|code [0]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u_flag|flag [2]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_sequencer_num_2|code [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_sequencer_num_2|code[1] .lut_mask = "45aa";
defparam \u_sequencer_num_2|code[1] .operation_mode = "normal";
defparam \u_sequencer_num_2|code[1] .output_mode = "reg_only";
defparam \u_sequencer_num_2|code[1] .register_cascade_mode = "off";
defparam \u_sequencer_num_2|code[1] .sum_lutc_input = "datac";
defparam \u_sequencer_num_2|code[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N0
maxii_lcell \u_sequencer_num_2|code[2] (
// Equation(s):
// \u_sequencer_num_2|code [2] = DFFEAS(\u_sequencer_num_2|code [2] $ (((!\u_flag|flag [2] & (\u_sequencer_num_2|code [1] & \u_sequencer_num_2|code [0])))), \u_clk_2|clkout~regout , !\rst~combout , , , , , , )

	.clk(\u_clk_2|clkout~regout ),
	.dataa(\u_flag|flag [2]),
	.datab(\u_sequencer_num_2|code [2]),
	.datac(\u_sequencer_num_2|code [1]),
	.datad(\u_sequencer_num_2|code [0]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_sequencer_num_2|code [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_sequencer_num_2|code[2] .lut_mask = "9ccc";
defparam \u_sequencer_num_2|code[2] .operation_mode = "normal";
defparam \u_sequencer_num_2|code[2] .output_mode = "reg_only";
defparam \u_sequencer_num_2|code[2] .register_cascade_mode = "off";
defparam \u_sequencer_num_2|code[2] .sum_lutc_input = "datac";
defparam \u_sequencer_num_2|code[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N6
maxii_lcell \u_sequencer_num_2|code[3] (
// Equation(s):
// \u_sequencer_num_2|code [3] = DFFEAS((\u_sequencer_num_2|code [3] & ((\u_sequencer_num_2|code [2] $ (\u_sequencer_num_2|code [1])) # (!\u_sequencer_num_2|code [0]))) # (!\u_sequencer_num_2|code [3] & (\u_sequencer_num_2|code [2] & (\u_sequencer_num_2|code 
// [1] & \u_sequencer_num_2|code [0]))), \u_clk_2|clkout~regout , !\rst~combout , , !\u_flag|flag [2], , , , )

	.clk(\u_clk_2|clkout~regout ),
	.dataa(\u_sequencer_num_2|code [3]),
	.datab(\u_sequencer_num_2|code [2]),
	.datac(\u_sequencer_num_2|code [1]),
	.datad(\u_sequencer_num_2|code [0]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u_flag|flag [2]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_sequencer_num_2|code [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_sequencer_num_2|code[3] .lut_mask = "68aa";
defparam \u_sequencer_num_2|code[3] .operation_mode = "normal";
defparam \u_sequencer_num_2|code[3] .output_mode = "reg_only";
defparam \u_sequencer_num_2|code[3] .register_cascade_mode = "off";
defparam \u_sequencer_num_2|code[3] .sum_lutc_input = "datac";
defparam \u_sequencer_num_2|code[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N1
maxii_lcell \u_clk_3|Add0~35 (
// Equation(s):
// \u_clk_3|Add0~35_combout  = ((!\u_clk_3|cnt [0]))
// \u_clk_3|Add0~37  = CARRY(((\u_clk_3|cnt [0])))
// \u_clk_3|Add0~37COUT1_141  = CARRY(((\u_clk_3|cnt [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_3|cnt [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Add0~35_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_3|Add0~37 ),
	.cout1(\u_clk_3|Add0~37COUT1_141 ));
// synopsys translate_off
defparam \u_clk_3|Add0~35 .lut_mask = "33cc";
defparam \u_clk_3|Add0~35 .operation_mode = "arithmetic";
defparam \u_clk_3|Add0~35 .output_mode = "comb_only";
defparam \u_clk_3|Add0~35 .register_cascade_mode = "off";
defparam \u_clk_3|Add0~35 .sum_lutc_input = "datac";
defparam \u_clk_3|Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N4
maxii_lcell \u_clk_3|cnt[0] (
// Equation(s):
// \u_clk_3|cnt [0] = DFFEAS((((!\u_clk_3|Equal0~8_combout  & \u_clk_3|Add0~35_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_3|Equal0~8_combout ),
	.datad(\u_clk_3|Add0~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_3|cnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|cnt[0] .lut_mask = "0f00";
defparam \u_clk_3|cnt[0] .operation_mode = "normal";
defparam \u_clk_3|cnt[0] .output_mode = "reg_only";
defparam \u_clk_3|cnt[0] .register_cascade_mode = "off";
defparam \u_clk_3|cnt[0] .sum_lutc_input = "datac";
defparam \u_clk_3|cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N2
maxii_lcell \u_clk_3|Add0~30 (
// Equation(s):
// \u_clk_3|Add0~30_combout  = (\u_clk_3|cnt [1] $ ((\u_clk_3|Add0~37 )))
// \u_clk_3|Add0~32  = CARRY(((!\u_clk_3|Add0~37 ) # (!\u_clk_3|cnt [1])))
// \u_clk_3|Add0~32COUT1_142  = CARRY(((!\u_clk_3|Add0~37COUT1_141 ) # (!\u_clk_3|cnt [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_3|cnt [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u_clk_3|Add0~37 ),
	.cin1(\u_clk_3|Add0~37COUT1_141 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_3|Add0~32 ),
	.cout1(\u_clk_3|Add0~32COUT1_142 ));
// synopsys translate_off
defparam \u_clk_3|Add0~30 .cin0_used = "true";
defparam \u_clk_3|Add0~30 .cin1_used = "true";
defparam \u_clk_3|Add0~30 .lut_mask = "3c3f";
defparam \u_clk_3|Add0~30 .operation_mode = "arithmetic";
defparam \u_clk_3|Add0~30 .output_mode = "comb_only";
defparam \u_clk_3|Add0~30 .register_cascade_mode = "off";
defparam \u_clk_3|Add0~30 .sum_lutc_input = "cin";
defparam \u_clk_3|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N0
maxii_lcell \u_clk_3|cnt[1] (
// Equation(s):
// \u_clk_3|cnt [1] = DFFEAS((((\u_clk_3|Add0~30_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_3|Add0~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_3|cnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|cnt[1] .lut_mask = "ff00";
defparam \u_clk_3|cnt[1] .operation_mode = "normal";
defparam \u_clk_3|cnt[1] .output_mode = "reg_only";
defparam \u_clk_3|cnt[1] .register_cascade_mode = "off";
defparam \u_clk_3|cnt[1] .sum_lutc_input = "datac";
defparam \u_clk_3|cnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N3
maxii_lcell \u_clk_3|Add0~25 (
// Equation(s):
// \u_clk_3|Add0~25_combout  = (\u_clk_3|cnt [2] $ ((!\u_clk_3|Add0~32 )))
// \u_clk_3|Add0~27  = CARRY(((\u_clk_3|cnt [2] & !\u_clk_3|Add0~32 )))
// \u_clk_3|Add0~27COUT1_143  = CARRY(((\u_clk_3|cnt [2] & !\u_clk_3|Add0~32COUT1_142 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_3|cnt [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u_clk_3|Add0~32 ),
	.cin1(\u_clk_3|Add0~32COUT1_142 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_3|Add0~27 ),
	.cout1(\u_clk_3|Add0~27COUT1_143 ));
// synopsys translate_off
defparam \u_clk_3|Add0~25 .cin0_used = "true";
defparam \u_clk_3|Add0~25 .cin1_used = "true";
defparam \u_clk_3|Add0~25 .lut_mask = "c30c";
defparam \u_clk_3|Add0~25 .operation_mode = "arithmetic";
defparam \u_clk_3|Add0~25 .output_mode = "comb_only";
defparam \u_clk_3|Add0~25 .register_cascade_mode = "off";
defparam \u_clk_3|Add0~25 .sum_lutc_input = "cin";
defparam \u_clk_3|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N6
maxii_lcell \u_clk_3|cnt[2] (
// Equation(s):
// \u_clk_3|cnt [2] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_3|Add0~25_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_3|Add0~25_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_3|cnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|cnt[2] .lut_mask = "0000";
defparam \u_clk_3|cnt[2] .operation_mode = "normal";
defparam \u_clk_3|cnt[2] .output_mode = "reg_only";
defparam \u_clk_3|cnt[2] .register_cascade_mode = "off";
defparam \u_clk_3|cnt[2] .sum_lutc_input = "datac";
defparam \u_clk_3|cnt[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y10_N4
maxii_lcell \u_clk_3|Add0~20 (
// Equation(s):
// \u_clk_3|Add0~20_combout  = (\u_clk_3|cnt [3] $ ((\u_clk_3|Add0~27 )))
// \u_clk_3|Add0~22  = CARRY(((!\u_clk_3|Add0~27COUT1_143 ) # (!\u_clk_3|cnt [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_3|cnt [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u_clk_3|Add0~27 ),
	.cin1(\u_clk_3|Add0~27COUT1_143 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Add0~20_combout ),
	.regout(),
	.cout(\u_clk_3|Add0~22 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|Add0~20 .cin0_used = "true";
defparam \u_clk_3|Add0~20 .cin1_used = "true";
defparam \u_clk_3|Add0~20 .lut_mask = "3c3f";
defparam \u_clk_3|Add0~20 .operation_mode = "arithmetic";
defparam \u_clk_3|Add0~20 .output_mode = "comb_only";
defparam \u_clk_3|Add0~20 .register_cascade_mode = "off";
defparam \u_clk_3|Add0~20 .sum_lutc_input = "cin";
defparam \u_clk_3|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N2
maxii_lcell \u_clk_3|cnt[3] (
// Equation(s):
// \u_clk_3|Equal0~1  = (!\u_clk_3|cnt [0] & (!\u_clk_3|cnt [2] & (!C5_cnt[3] & !\u_clk_3|cnt [1])))
// \u_clk_3|cnt [3] = DFFEAS(\u_clk_3|Equal0~1 , GLOBAL(\clk~combout ), VCC, , , \u_clk_3|Add0~20_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_3|cnt [0]),
	.datab(\u_clk_3|cnt [2]),
	.datac(\u_clk_3|Add0~20_combout ),
	.datad(\u_clk_3|cnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Equal0~1 ),
	.regout(\u_clk_3|cnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|cnt[3] .lut_mask = "0001";
defparam \u_clk_3|cnt[3] .operation_mode = "normal";
defparam \u_clk_3|cnt[3] .output_mode = "reg_and_comb";
defparam \u_clk_3|cnt[3] .register_cascade_mode = "off";
defparam \u_clk_3|cnt[3] .sum_lutc_input = "qfbk";
defparam \u_clk_3|cnt[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y10_N5
maxii_lcell \u_clk_3|Add0~15 (
// Equation(s):
// \u_clk_3|Add0~15_combout  = (\u_clk_3|cnt [4] $ ((!\u_clk_3|Add0~22 )))
// \u_clk_3|Add0~17  = CARRY(((\u_clk_3|cnt [4] & !\u_clk_3|Add0~22 )))
// \u_clk_3|Add0~17COUT1_144  = CARRY(((\u_clk_3|cnt [4] & !\u_clk_3|Add0~22 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_3|cnt [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_3|Add0~22 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_3|Add0~17 ),
	.cout1(\u_clk_3|Add0~17COUT1_144 ));
// synopsys translate_off
defparam \u_clk_3|Add0~15 .cin_used = "true";
defparam \u_clk_3|Add0~15 .lut_mask = "c30c";
defparam \u_clk_3|Add0~15 .operation_mode = "arithmetic";
defparam \u_clk_3|Add0~15 .output_mode = "comb_only";
defparam \u_clk_3|Add0~15 .register_cascade_mode = "off";
defparam \u_clk_3|Add0~15 .sum_lutc_input = "cin";
defparam \u_clk_3|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N8
maxii_lcell \u_clk_3|cnt[4] (
// Equation(s):
// \u_clk_3|cnt [4] = DFFEAS((((\u_clk_3|Add0~15_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_3|Add0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_3|cnt [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|cnt[4] .lut_mask = "ff00";
defparam \u_clk_3|cnt[4] .operation_mode = "normal";
defparam \u_clk_3|cnt[4] .output_mode = "reg_only";
defparam \u_clk_3|cnt[4] .register_cascade_mode = "off";
defparam \u_clk_3|cnt[4] .sum_lutc_input = "datac";
defparam \u_clk_3|cnt[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N6
maxii_lcell \u_clk_3|Add0~10 (
// Equation(s):
// \u_clk_3|Add0~10_combout  = (\u_clk_3|cnt [5] $ (((!\u_clk_3|Add0~22  & \u_clk_3|Add0~17 ) # (\u_clk_3|Add0~22  & \u_clk_3|Add0~17COUT1_144 ))))
// \u_clk_3|Add0~12  = CARRY(((!\u_clk_3|Add0~17 ) # (!\u_clk_3|cnt [5])))
// \u_clk_3|Add0~12COUT1_145  = CARRY(((!\u_clk_3|Add0~17COUT1_144 ) # (!\u_clk_3|cnt [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_3|cnt [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_3|Add0~22 ),
	.cin0(\u_clk_3|Add0~17 ),
	.cin1(\u_clk_3|Add0~17COUT1_144 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_3|Add0~12 ),
	.cout1(\u_clk_3|Add0~12COUT1_145 ));
// synopsys translate_off
defparam \u_clk_3|Add0~10 .cin0_used = "true";
defparam \u_clk_3|Add0~10 .cin1_used = "true";
defparam \u_clk_3|Add0~10 .cin_used = "true";
defparam \u_clk_3|Add0~10 .lut_mask = "3c3f";
defparam \u_clk_3|Add0~10 .operation_mode = "arithmetic";
defparam \u_clk_3|Add0~10 .output_mode = "comb_only";
defparam \u_clk_3|Add0~10 .register_cascade_mode = "off";
defparam \u_clk_3|Add0~10 .sum_lutc_input = "cin";
defparam \u_clk_3|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N0
maxii_lcell \u_clk_3|cnt[5] (
// Equation(s):
// \u_clk_3|cnt [5] = DFFEAS((((\u_clk_3|Add0~10_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_3|Add0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_3|cnt [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|cnt[5] .lut_mask = "ff00";
defparam \u_clk_3|cnt[5] .operation_mode = "normal";
defparam \u_clk_3|cnt[5] .output_mode = "reg_only";
defparam \u_clk_3|cnt[5] .register_cascade_mode = "off";
defparam \u_clk_3|cnt[5] .sum_lutc_input = "datac";
defparam \u_clk_3|cnt[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N7
maxii_lcell \u_clk_3|Add0~0 (
// Equation(s):
// \u_clk_3|Add0~0_combout  = (\u_clk_3|cnt [6] $ ((!(!\u_clk_3|Add0~22  & \u_clk_3|Add0~12 ) # (\u_clk_3|Add0~22  & \u_clk_3|Add0~12COUT1_145 ))))
// \u_clk_3|Add0~2  = CARRY(((\u_clk_3|cnt [6] & !\u_clk_3|Add0~12 )))
// \u_clk_3|Add0~2COUT1_146  = CARRY(((\u_clk_3|cnt [6] & !\u_clk_3|Add0~12COUT1_145 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_3|cnt [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_3|Add0~22 ),
	.cin0(\u_clk_3|Add0~12 ),
	.cin1(\u_clk_3|Add0~12COUT1_145 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_3|Add0~2 ),
	.cout1(\u_clk_3|Add0~2COUT1_146 ));
// synopsys translate_off
defparam \u_clk_3|Add0~0 .cin0_used = "true";
defparam \u_clk_3|Add0~0 .cin1_used = "true";
defparam \u_clk_3|Add0~0 .cin_used = "true";
defparam \u_clk_3|Add0~0 .lut_mask = "c30c";
defparam \u_clk_3|Add0~0 .operation_mode = "arithmetic";
defparam \u_clk_3|Add0~0 .output_mode = "comb_only";
defparam \u_clk_3|Add0~0 .register_cascade_mode = "off";
defparam \u_clk_3|Add0~0 .sum_lutc_input = "cin";
defparam \u_clk_3|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N1
maxii_lcell \u_clk_3|cnt[6] (
// Equation(s):
// \u_clk_3|cnt [6] = DFFEAS((((!\u_clk_3|Equal0~8_combout  & \u_clk_3|Add0~0_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_3|Equal0~8_combout ),
	.datad(\u_clk_3|Add0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_3|cnt [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|cnt[6] .lut_mask = "0f00";
defparam \u_clk_3|cnt[6] .operation_mode = "normal";
defparam \u_clk_3|cnt[6] .output_mode = "reg_only";
defparam \u_clk_3|cnt[6] .register_cascade_mode = "off";
defparam \u_clk_3|cnt[6] .sum_lutc_input = "datac";
defparam \u_clk_3|cnt[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N8
maxii_lcell \u_clk_3|Add0~5 (
// Equation(s):
// \u_clk_3|Add0~5_combout  = (\u_clk_3|cnt [7] $ (((!\u_clk_3|Add0~22  & \u_clk_3|Add0~2 ) # (\u_clk_3|Add0~22  & \u_clk_3|Add0~2COUT1_146 ))))
// \u_clk_3|Add0~7  = CARRY(((!\u_clk_3|Add0~2 ) # (!\u_clk_3|cnt [7])))
// \u_clk_3|Add0~7COUT1_147  = CARRY(((!\u_clk_3|Add0~2COUT1_146 ) # (!\u_clk_3|cnt [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_3|cnt [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_3|Add0~22 ),
	.cin0(\u_clk_3|Add0~2 ),
	.cin1(\u_clk_3|Add0~2COUT1_146 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_3|Add0~7 ),
	.cout1(\u_clk_3|Add0~7COUT1_147 ));
// synopsys translate_off
defparam \u_clk_3|Add0~5 .cin0_used = "true";
defparam \u_clk_3|Add0~5 .cin1_used = "true";
defparam \u_clk_3|Add0~5 .cin_used = "true";
defparam \u_clk_3|Add0~5 .lut_mask = "3c3f";
defparam \u_clk_3|Add0~5 .operation_mode = "arithmetic";
defparam \u_clk_3|Add0~5 .output_mode = "comb_only";
defparam \u_clk_3|Add0~5 .register_cascade_mode = "off";
defparam \u_clk_3|Add0~5 .sum_lutc_input = "cin";
defparam \u_clk_3|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N7
maxii_lcell \u_clk_3|cnt[7] (
// Equation(s):
// \u_clk_3|Equal0~0  = (!\u_clk_3|cnt [4] & (!\u_clk_3|cnt [5] & (!C5_cnt[7] & \u_clk_3|cnt [6])))
// \u_clk_3|cnt [7] = DFFEAS(\u_clk_3|Equal0~0 , GLOBAL(\clk~combout ), VCC, , , \u_clk_3|Add0~5_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_3|cnt [4]),
	.datab(\u_clk_3|cnt [5]),
	.datac(\u_clk_3|Add0~5_combout ),
	.datad(\u_clk_3|cnt [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Equal0~0 ),
	.regout(\u_clk_3|cnt [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|cnt[7] .lut_mask = "0100";
defparam \u_clk_3|cnt[7] .operation_mode = "normal";
defparam \u_clk_3|cnt[7] .output_mode = "reg_and_comb";
defparam \u_clk_3|cnt[7] .register_cascade_mode = "off";
defparam \u_clk_3|cnt[7] .sum_lutc_input = "qfbk";
defparam \u_clk_3|cnt[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y10_N9
maxii_lcell \u_clk_3|Add0~40 (
// Equation(s):
// \u_clk_3|Add0~40_combout  = \u_clk_3|cnt [8] $ ((((!(!\u_clk_3|Add0~22  & \u_clk_3|Add0~7 ) # (\u_clk_3|Add0~22  & \u_clk_3|Add0~7COUT1_147 )))))
// \u_clk_3|Add0~42  = CARRY((\u_clk_3|cnt [8] & ((!\u_clk_3|Add0~7COUT1_147 ))))

	.clk(gnd),
	.dataa(\u_clk_3|cnt [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_3|Add0~22 ),
	.cin0(\u_clk_3|Add0~7 ),
	.cin1(\u_clk_3|Add0~7COUT1_147 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Add0~40_combout ),
	.regout(),
	.cout(\u_clk_3|Add0~42 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|Add0~40 .cin0_used = "true";
defparam \u_clk_3|Add0~40 .cin1_used = "true";
defparam \u_clk_3|Add0~40 .cin_used = "true";
defparam \u_clk_3|Add0~40 .lut_mask = "a50a";
defparam \u_clk_3|Add0~40 .operation_mode = "arithmetic";
defparam \u_clk_3|Add0~40 .output_mode = "comb_only";
defparam \u_clk_3|Add0~40 .register_cascade_mode = "off";
defparam \u_clk_3|Add0~40 .sum_lutc_input = "cin";
defparam \u_clk_3|Add0~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N1
maxii_lcell \u_clk_3|cnt[8] (
// Equation(s):
// \u_clk_3|cnt [8] = DFFEAS((((!\u_clk_3|Equal0~8_combout  & \u_clk_3|Add0~40_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_3|Equal0~8_combout ),
	.datad(\u_clk_3|Add0~40_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_3|cnt [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|cnt[8] .lut_mask = "0f00";
defparam \u_clk_3|cnt[8] .operation_mode = "normal";
defparam \u_clk_3|cnt[8] .output_mode = "reg_only";
defparam \u_clk_3|cnt[8] .register_cascade_mode = "off";
defparam \u_clk_3|cnt[8] .sum_lutc_input = "datac";
defparam \u_clk_3|cnt[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N5
maxii_lcell \u_clk_3|Add0~60 (
// Equation(s):
// \u_clk_3|Add0~60_combout  = (\u_clk_3|cnt [14] $ ((!\u_clk_3|Add0~72 )))
// \u_clk_3|Add0~62  = CARRY(((\u_clk_3|cnt [14] & !\u_clk_3|Add0~72 )))
// \u_clk_3|Add0~62COUT1_152  = CARRY(((\u_clk_3|cnt [14] & !\u_clk_3|Add0~72 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_3|cnt [14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_3|Add0~72 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Add0~60_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_3|Add0~62 ),
	.cout1(\u_clk_3|Add0~62COUT1_152 ));
// synopsys translate_off
defparam \u_clk_3|Add0~60 .cin_used = "true";
defparam \u_clk_3|Add0~60 .lut_mask = "c30c";
defparam \u_clk_3|Add0~60 .operation_mode = "arithmetic";
defparam \u_clk_3|Add0~60 .output_mode = "comb_only";
defparam \u_clk_3|Add0~60 .register_cascade_mode = "off";
defparam \u_clk_3|Add0~60 .sum_lutc_input = "cin";
defparam \u_clk_3|Add0~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N0
maxii_lcell \u_clk_3|cnt[14] (
// Equation(s):
// \u_clk_3|cnt [14] = DFFEAS((((!\u_clk_3|Equal0~8_combout  & \u_clk_3|Add0~60_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_3|Equal0~8_combout ),
	.datad(\u_clk_3|Add0~60_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_3|cnt [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|cnt[14] .lut_mask = "0f00";
defparam \u_clk_3|cnt[14] .operation_mode = "normal";
defparam \u_clk_3|cnt[14] .output_mode = "reg_only";
defparam \u_clk_3|cnt[14] .register_cascade_mode = "off";
defparam \u_clk_3|cnt[14] .sum_lutc_input = "datac";
defparam \u_clk_3|cnt[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N6
maxii_lcell \u_clk_3|Add0~75 (
// Equation(s):
// \u_clk_3|Add0~75_combout  = \u_clk_3|cnt [15] $ (((((!\u_clk_3|Add0~72  & \u_clk_3|Add0~62 ) # (\u_clk_3|Add0~72  & \u_clk_3|Add0~62COUT1_152 )))))
// \u_clk_3|Add0~77  = CARRY(((!\u_clk_3|Add0~62 )) # (!\u_clk_3|cnt [15]))
// \u_clk_3|Add0~77COUT1_153  = CARRY(((!\u_clk_3|Add0~62COUT1_152 )) # (!\u_clk_3|cnt [15]))

	.clk(gnd),
	.dataa(\u_clk_3|cnt [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_3|Add0~72 ),
	.cin0(\u_clk_3|Add0~62 ),
	.cin1(\u_clk_3|Add0~62COUT1_152 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Add0~75_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_3|Add0~77 ),
	.cout1(\u_clk_3|Add0~77COUT1_153 ));
// synopsys translate_off
defparam \u_clk_3|Add0~75 .cin0_used = "true";
defparam \u_clk_3|Add0~75 .cin1_used = "true";
defparam \u_clk_3|Add0~75 .cin_used = "true";
defparam \u_clk_3|Add0~75 .lut_mask = "5a5f";
defparam \u_clk_3|Add0~75 .operation_mode = "arithmetic";
defparam \u_clk_3|Add0~75 .output_mode = "comb_only";
defparam \u_clk_3|Add0~75 .register_cascade_mode = "off";
defparam \u_clk_3|Add0~75 .sum_lutc_input = "cin";
defparam \u_clk_3|Add0~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N1
maxii_lcell \u_clk_3|cnt[15] (
// Equation(s):
// \u_clk_3|cnt [15] = DFFEAS((((\u_clk_3|Add0~75_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_3|Add0~75_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_3|cnt [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|cnt[15] .lut_mask = "ff00";
defparam \u_clk_3|cnt[15] .operation_mode = "normal";
defparam \u_clk_3|cnt[15] .output_mode = "reg_only";
defparam \u_clk_3|cnt[15] .register_cascade_mode = "off";
defparam \u_clk_3|cnt[15] .sum_lutc_input = "datac";
defparam \u_clk_3|cnt[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N0
maxii_lcell \u_clk_3|Add0~45 (
// Equation(s):
// \u_clk_3|Add0~45_combout  = (\u_clk_3|cnt [9] $ ((\u_clk_3|Add0~42 )))
// \u_clk_3|Add0~47  = CARRY(((!\u_clk_3|Add0~42 ) # (!\u_clk_3|cnt [9])))
// \u_clk_3|Add0~47COUT1_148  = CARRY(((!\u_clk_3|Add0~42 ) # (!\u_clk_3|cnt [9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_3|cnt [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_3|Add0~42 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Add0~45_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_3|Add0~47 ),
	.cout1(\u_clk_3|Add0~47COUT1_148 ));
// synopsys translate_off
defparam \u_clk_3|Add0~45 .cin_used = "true";
defparam \u_clk_3|Add0~45 .lut_mask = "3c3f";
defparam \u_clk_3|Add0~45 .operation_mode = "arithmetic";
defparam \u_clk_3|Add0~45 .output_mode = "comb_only";
defparam \u_clk_3|Add0~45 .register_cascade_mode = "off";
defparam \u_clk_3|Add0~45 .sum_lutc_input = "cin";
defparam \u_clk_3|Add0~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N5
maxii_lcell \u_clk_3|cnt[9] (
// Equation(s):
// \u_clk_3|cnt [9] = DFFEAS((((!\u_clk_3|Equal0~8_combout  & \u_clk_3|Add0~45_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_3|Equal0~8_combout ),
	.datad(\u_clk_3|Add0~45_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_3|cnt [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|cnt[9] .lut_mask = "0f00";
defparam \u_clk_3|cnt[9] .operation_mode = "normal";
defparam \u_clk_3|cnt[9] .output_mode = "reg_only";
defparam \u_clk_3|cnt[9] .register_cascade_mode = "off";
defparam \u_clk_3|cnt[9] .sum_lutc_input = "datac";
defparam \u_clk_3|cnt[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N1
maxii_lcell \u_clk_3|Add0~55 (
// Equation(s):
// \u_clk_3|Add0~55_combout  = (\u_clk_3|cnt [10] $ ((!(!\u_clk_3|Add0~42  & \u_clk_3|Add0~47 ) # (\u_clk_3|Add0~42  & \u_clk_3|Add0~47COUT1_148 ))))
// \u_clk_3|Add0~57  = CARRY(((\u_clk_3|cnt [10] & !\u_clk_3|Add0~47 )))
// \u_clk_3|Add0~57COUT1_149  = CARRY(((\u_clk_3|cnt [10] & !\u_clk_3|Add0~47COUT1_148 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_3|cnt [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_3|Add0~42 ),
	.cin0(\u_clk_3|Add0~47 ),
	.cin1(\u_clk_3|Add0~47COUT1_148 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Add0~55_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_3|Add0~57 ),
	.cout1(\u_clk_3|Add0~57COUT1_149 ));
// synopsys translate_off
defparam \u_clk_3|Add0~55 .cin0_used = "true";
defparam \u_clk_3|Add0~55 .cin1_used = "true";
defparam \u_clk_3|Add0~55 .cin_used = "true";
defparam \u_clk_3|Add0~55 .lut_mask = "c30c";
defparam \u_clk_3|Add0~55 .operation_mode = "arithmetic";
defparam \u_clk_3|Add0~55 .output_mode = "comb_only";
defparam \u_clk_3|Add0~55 .register_cascade_mode = "off";
defparam \u_clk_3|Add0~55 .sum_lutc_input = "cin";
defparam \u_clk_3|Add0~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N8
maxii_lcell \u_clk_3|cnt[10] (
// Equation(s):
// \u_clk_3|Equal0~2  = (\u_clk_3|cnt [9] & (\u_clk_3|cnt [8] & (!C5_cnt[10] & \u_clk_3|cnt [11])))
// \u_clk_3|cnt [10] = DFFEAS(\u_clk_3|Equal0~2 , GLOBAL(\clk~combout ), VCC, , , \u_clk_3|Add0~55_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_3|cnt [9]),
	.datab(\u_clk_3|cnt [8]),
	.datac(\u_clk_3|Add0~55_combout ),
	.datad(\u_clk_3|cnt [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Equal0~2 ),
	.regout(\u_clk_3|cnt [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|cnt[10] .lut_mask = "0800";
defparam \u_clk_3|cnt[10] .operation_mode = "normal";
defparam \u_clk_3|cnt[10] .output_mode = "reg_and_comb";
defparam \u_clk_3|cnt[10] .register_cascade_mode = "off";
defparam \u_clk_3|cnt[10] .sum_lutc_input = "qfbk";
defparam \u_clk_3|cnt[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y10_N2
maxii_lcell \u_clk_3|Add0~50 (
// Equation(s):
// \u_clk_3|Add0~50_combout  = \u_clk_3|cnt [11] $ (((((!\u_clk_3|Add0~42  & \u_clk_3|Add0~57 ) # (\u_clk_3|Add0~42  & \u_clk_3|Add0~57COUT1_149 )))))
// \u_clk_3|Add0~52  = CARRY(((!\u_clk_3|Add0~57 )) # (!\u_clk_3|cnt [11]))
// \u_clk_3|Add0~52COUT1_150  = CARRY(((!\u_clk_3|Add0~57COUT1_149 )) # (!\u_clk_3|cnt [11]))

	.clk(gnd),
	.dataa(\u_clk_3|cnt [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_3|Add0~42 ),
	.cin0(\u_clk_3|Add0~57 ),
	.cin1(\u_clk_3|Add0~57COUT1_149 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Add0~50_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_3|Add0~52 ),
	.cout1(\u_clk_3|Add0~52COUT1_150 ));
// synopsys translate_off
defparam \u_clk_3|Add0~50 .cin0_used = "true";
defparam \u_clk_3|Add0~50 .cin1_used = "true";
defparam \u_clk_3|Add0~50 .cin_used = "true";
defparam \u_clk_3|Add0~50 .lut_mask = "5a5f";
defparam \u_clk_3|Add0~50 .operation_mode = "arithmetic";
defparam \u_clk_3|Add0~50 .output_mode = "comb_only";
defparam \u_clk_3|Add0~50 .register_cascade_mode = "off";
defparam \u_clk_3|Add0~50 .sum_lutc_input = "cin";
defparam \u_clk_3|Add0~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N7
maxii_lcell \u_clk_3|cnt[11] (
// Equation(s):
// \u_clk_3|cnt [11] = DFFEAS(((\u_clk_3|Add0~50_combout  & ((!\u_clk_3|Equal0~8_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u_clk_3|Add0~50_combout ),
	.datac(vcc),
	.datad(\u_clk_3|Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_3|cnt [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|cnt[11] .lut_mask = "00cc";
defparam \u_clk_3|cnt[11] .operation_mode = "normal";
defparam \u_clk_3|cnt[11] .output_mode = "reg_only";
defparam \u_clk_3|cnt[11] .register_cascade_mode = "off";
defparam \u_clk_3|cnt[11] .sum_lutc_input = "datac";
defparam \u_clk_3|cnt[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N3
maxii_lcell \u_clk_3|Add0~65 (
// Equation(s):
// \u_clk_3|Add0~65_combout  = (\u_clk_3|cnt [12] $ ((!(!\u_clk_3|Add0~42  & \u_clk_3|Add0~52 ) # (\u_clk_3|Add0~42  & \u_clk_3|Add0~52COUT1_150 ))))
// \u_clk_3|Add0~67  = CARRY(((\u_clk_3|cnt [12] & !\u_clk_3|Add0~52 )))
// \u_clk_3|Add0~67COUT1_151  = CARRY(((\u_clk_3|cnt [12] & !\u_clk_3|Add0~52COUT1_150 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_3|cnt [12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_3|Add0~42 ),
	.cin0(\u_clk_3|Add0~52 ),
	.cin1(\u_clk_3|Add0~52COUT1_150 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Add0~65_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_3|Add0~67 ),
	.cout1(\u_clk_3|Add0~67COUT1_151 ));
// synopsys translate_off
defparam \u_clk_3|Add0~65 .cin0_used = "true";
defparam \u_clk_3|Add0~65 .cin1_used = "true";
defparam \u_clk_3|Add0~65 .cin_used = "true";
defparam \u_clk_3|Add0~65 .lut_mask = "c30c";
defparam \u_clk_3|Add0~65 .operation_mode = "arithmetic";
defparam \u_clk_3|Add0~65 .output_mode = "comb_only";
defparam \u_clk_3|Add0~65 .register_cascade_mode = "off";
defparam \u_clk_3|Add0~65 .sum_lutc_input = "cin";
defparam \u_clk_3|Add0~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N7
maxii_lcell \u_clk_3|cnt[12] (
// Equation(s):
// \u_clk_3|Equal0~3  = (!\u_clk_3|cnt [15] & (\u_clk_3|cnt [14] & (!C5_cnt[12] & !\u_clk_3|cnt [13])))
// \u_clk_3|cnt [12] = DFFEAS(\u_clk_3|Equal0~3 , GLOBAL(\clk~combout ), VCC, , , \u_clk_3|Add0~65_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_3|cnt [15]),
	.datab(\u_clk_3|cnt [14]),
	.datac(\u_clk_3|Add0~65_combout ),
	.datad(\u_clk_3|cnt [13]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Equal0~3 ),
	.regout(\u_clk_3|cnt [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|cnt[12] .lut_mask = "0004";
defparam \u_clk_3|cnt[12] .operation_mode = "normal";
defparam \u_clk_3|cnt[12] .output_mode = "reg_and_comb";
defparam \u_clk_3|cnt[12] .register_cascade_mode = "off";
defparam \u_clk_3|cnt[12] .sum_lutc_input = "qfbk";
defparam \u_clk_3|cnt[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y10_N4
maxii_lcell \u_clk_3|Add0~70 (
// Equation(s):
// \u_clk_3|Add0~70_combout  = (\u_clk_3|cnt [13] $ (((!\u_clk_3|Add0~42  & \u_clk_3|Add0~67 ) # (\u_clk_3|Add0~42  & \u_clk_3|Add0~67COUT1_151 ))))
// \u_clk_3|Add0~72  = CARRY(((!\u_clk_3|Add0~67COUT1_151 ) # (!\u_clk_3|cnt [13])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_3|cnt [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_3|Add0~42 ),
	.cin0(\u_clk_3|Add0~67 ),
	.cin1(\u_clk_3|Add0~67COUT1_151 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Add0~70_combout ),
	.regout(),
	.cout(\u_clk_3|Add0~72 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|Add0~70 .cin0_used = "true";
defparam \u_clk_3|Add0~70 .cin1_used = "true";
defparam \u_clk_3|Add0~70 .cin_used = "true";
defparam \u_clk_3|Add0~70 .lut_mask = "3c3f";
defparam \u_clk_3|Add0~70 .operation_mode = "arithmetic";
defparam \u_clk_3|Add0~70 .output_mode = "comb_only";
defparam \u_clk_3|Add0~70 .register_cascade_mode = "off";
defparam \u_clk_3|Add0~70 .sum_lutc_input = "cin";
defparam \u_clk_3|Add0~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y9_N3
maxii_lcell \u_clk_3|cnt[13] (
// Equation(s):
// \u_clk_3|cnt [13] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_3|Add0~70_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_3|Add0~70_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_3|cnt [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|cnt[13] .lut_mask = "0000";
defparam \u_clk_3|cnt[13] .operation_mode = "normal";
defparam \u_clk_3|cnt[13] .output_mode = "reg_only";
defparam \u_clk_3|cnt[13] .register_cascade_mode = "off";
defparam \u_clk_3|cnt[13] .sum_lutc_input = "datac";
defparam \u_clk_3|cnt[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y10_N7
maxii_lcell \u_clk_3|Add0~90 (
// Equation(s):
// \u_clk_3|Add0~90_combout  = \u_clk_3|cnt [16] $ ((((!(!\u_clk_3|Add0~72  & \u_clk_3|Add0~77 ) # (\u_clk_3|Add0~72  & \u_clk_3|Add0~77COUT1_153 )))))
// \u_clk_3|Add0~92  = CARRY((\u_clk_3|cnt [16] & ((!\u_clk_3|Add0~77 ))))
// \u_clk_3|Add0~92COUT1_154  = CARRY((\u_clk_3|cnt [16] & ((!\u_clk_3|Add0~77COUT1_153 ))))

	.clk(gnd),
	.dataa(\u_clk_3|cnt [16]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_3|Add0~72 ),
	.cin0(\u_clk_3|Add0~77 ),
	.cin1(\u_clk_3|Add0~77COUT1_153 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Add0~90_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_3|Add0~92 ),
	.cout1(\u_clk_3|Add0~92COUT1_154 ));
// synopsys translate_off
defparam \u_clk_3|Add0~90 .cin0_used = "true";
defparam \u_clk_3|Add0~90 .cin1_used = "true";
defparam \u_clk_3|Add0~90 .cin_used = "true";
defparam \u_clk_3|Add0~90 .lut_mask = "a50a";
defparam \u_clk_3|Add0~90 .operation_mode = "arithmetic";
defparam \u_clk_3|Add0~90 .output_mode = "comb_only";
defparam \u_clk_3|Add0~90 .register_cascade_mode = "off";
defparam \u_clk_3|Add0~90 .sum_lutc_input = "cin";
defparam \u_clk_3|Add0~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N8
maxii_lcell \u_clk_3|Add0~95 (
// Equation(s):
// \u_clk_3|Add0~95_combout  = (\u_clk_3|cnt [17] $ (((!\u_clk_3|Add0~72  & \u_clk_3|Add0~92 ) # (\u_clk_3|Add0~72  & \u_clk_3|Add0~92COUT1_154 ))))
// \u_clk_3|Add0~97  = CARRY(((!\u_clk_3|Add0~92 ) # (!\u_clk_3|cnt [17])))
// \u_clk_3|Add0~97COUT1_155  = CARRY(((!\u_clk_3|Add0~92COUT1_154 ) # (!\u_clk_3|cnt [17])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_3|cnt [17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_3|Add0~72 ),
	.cin0(\u_clk_3|Add0~92 ),
	.cin1(\u_clk_3|Add0~92COUT1_154 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Add0~95_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_3|Add0~97 ),
	.cout1(\u_clk_3|Add0~97COUT1_155 ));
// synopsys translate_off
defparam \u_clk_3|Add0~95 .cin0_used = "true";
defparam \u_clk_3|Add0~95 .cin1_used = "true";
defparam \u_clk_3|Add0~95 .cin_used = "true";
defparam \u_clk_3|Add0~95 .lut_mask = "3c3f";
defparam \u_clk_3|Add0~95 .operation_mode = "arithmetic";
defparam \u_clk_3|Add0~95 .output_mode = "comb_only";
defparam \u_clk_3|Add0~95 .register_cascade_mode = "off";
defparam \u_clk_3|Add0~95 .sum_lutc_input = "cin";
defparam \u_clk_3|Add0~95 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N9
maxii_lcell \u_clk_3|Add0~80 (
// Equation(s):
// \u_clk_3|Add0~80_combout  = (\u_clk_3|cnt [18] $ ((!(!\u_clk_3|Add0~72  & \u_clk_3|Add0~97 ) # (\u_clk_3|Add0~72  & \u_clk_3|Add0~97COUT1_155 ))))
// \u_clk_3|Add0~82  = CARRY(((\u_clk_3|cnt [18] & !\u_clk_3|Add0~97COUT1_155 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_3|cnt [18]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_3|Add0~72 ),
	.cin0(\u_clk_3|Add0~97 ),
	.cin1(\u_clk_3|Add0~97COUT1_155 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Add0~80_combout ),
	.regout(),
	.cout(\u_clk_3|Add0~82 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|Add0~80 .cin0_used = "true";
defparam \u_clk_3|Add0~80 .cin1_used = "true";
defparam \u_clk_3|Add0~80 .cin_used = "true";
defparam \u_clk_3|Add0~80 .lut_mask = "c30c";
defparam \u_clk_3|Add0~80 .operation_mode = "arithmetic";
defparam \u_clk_3|Add0~80 .output_mode = "comb_only";
defparam \u_clk_3|Add0~80 .register_cascade_mode = "off";
defparam \u_clk_3|Add0~80 .sum_lutc_input = "cin";
defparam \u_clk_3|Add0~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N0
maxii_lcell \u_clk_3|Add0~85 (
// Equation(s):
// \u_clk_3|Add0~85_combout  = (\u_clk_3|cnt [19] $ ((\u_clk_3|Add0~82 )))
// \u_clk_3|Add0~87  = CARRY(((!\u_clk_3|Add0~82 ) # (!\u_clk_3|cnt [19])))
// \u_clk_3|Add0~87COUT1_156  = CARRY(((!\u_clk_3|Add0~82 ) # (!\u_clk_3|cnt [19])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_3|cnt [19]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_3|Add0~82 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Add0~85_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_3|Add0~87 ),
	.cout1(\u_clk_3|Add0~87COUT1_156 ));
// synopsys translate_off
defparam \u_clk_3|Add0~85 .cin_used = "true";
defparam \u_clk_3|Add0~85 .lut_mask = "3c3f";
defparam \u_clk_3|Add0~85 .operation_mode = "arithmetic";
defparam \u_clk_3|Add0~85 .output_mode = "comb_only";
defparam \u_clk_3|Add0~85 .register_cascade_mode = "off";
defparam \u_clk_3|Add0~85 .sum_lutc_input = "cin";
defparam \u_clk_3|Add0~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N2
maxii_lcell \u_clk_3|cnt[19] (
// Equation(s):
// \u_clk_3|cnt [19] = DFFEAS((((\u_clk_3|Add0~85_combout  & !\u_clk_3|Equal0~8_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_3|Add0~85_combout ),
	.datad(\u_clk_3|Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_3|cnt [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|cnt[19] .lut_mask = "00f0";
defparam \u_clk_3|cnt[19] .operation_mode = "normal";
defparam \u_clk_3|cnt[19] .output_mode = "reg_only";
defparam \u_clk_3|cnt[19] .register_cascade_mode = "off";
defparam \u_clk_3|cnt[19] .sum_lutc_input = "datac";
defparam \u_clk_3|cnt[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N8
maxii_lcell \u_clk_3|cnt[16] (
// Equation(s):
// \u_clk_3|Equal0~5  = (\u_clk_3|cnt [18] & (\u_clk_3|cnt [19] & (!C5_cnt[16] & !\u_clk_3|cnt [17])))
// \u_clk_3|cnt [16] = DFFEAS(\u_clk_3|Equal0~5 , GLOBAL(\clk~combout ), VCC, , , \u_clk_3|Add0~90_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_3|cnt [18]),
	.datab(\u_clk_3|cnt [19]),
	.datac(\u_clk_3|Add0~90_combout ),
	.datad(\u_clk_3|cnt [17]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Equal0~5 ),
	.regout(\u_clk_3|cnt [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|cnt[16] .lut_mask = "0008";
defparam \u_clk_3|cnt[16] .operation_mode = "normal";
defparam \u_clk_3|cnt[16] .output_mode = "reg_and_comb";
defparam \u_clk_3|cnt[16] .register_cascade_mode = "off";
defparam \u_clk_3|cnt[16] .sum_lutc_input = "qfbk";
defparam \u_clk_3|cnt[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y9_N3
maxii_lcell \u_clk_3|cnt[17] (
// Equation(s):
// \u_clk_3|cnt [17] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_3|Add0~95_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_3|Add0~95_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_3|cnt [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|cnt[17] .lut_mask = "0000";
defparam \u_clk_3|cnt[17] .operation_mode = "normal";
defparam \u_clk_3|cnt[17] .output_mode = "reg_only";
defparam \u_clk_3|cnt[17] .register_cascade_mode = "off";
defparam \u_clk_3|cnt[17] .sum_lutc_input = "datac";
defparam \u_clk_3|cnt[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y9_N4
maxii_lcell \u_clk_3|cnt[18] (
// Equation(s):
// \u_clk_3|cnt [18] = DFFEAS(((!\u_clk_3|Equal0~8_combout  & ((\u_clk_3|Add0~80_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u_clk_3|Equal0~8_combout ),
	.datac(vcc),
	.datad(\u_clk_3|Add0~80_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_3|cnt [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|cnt[18] .lut_mask = "3300";
defparam \u_clk_3|cnt[18] .operation_mode = "normal";
defparam \u_clk_3|cnt[18] .output_mode = "reg_only";
defparam \u_clk_3|cnt[18] .register_cascade_mode = "off";
defparam \u_clk_3|cnt[18] .sum_lutc_input = "datac";
defparam \u_clk_3|cnt[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N1
maxii_lcell \u_clk_3|Add0~105 (
// Equation(s):
// \u_clk_3|Add0~105_combout  = \u_clk_3|cnt [20] $ ((((!(!\u_clk_3|Add0~82  & \u_clk_3|Add0~87 ) # (\u_clk_3|Add0~82  & \u_clk_3|Add0~87COUT1_156 )))))
// \u_clk_3|Add0~107  = CARRY((\u_clk_3|cnt [20] & ((!\u_clk_3|Add0~87 ))))
// \u_clk_3|Add0~107COUT1_157  = CARRY((\u_clk_3|cnt [20] & ((!\u_clk_3|Add0~87COUT1_156 ))))

	.clk(gnd),
	.dataa(\u_clk_3|cnt [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_3|Add0~82 ),
	.cin0(\u_clk_3|Add0~87 ),
	.cin1(\u_clk_3|Add0~87COUT1_156 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Add0~105_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_3|Add0~107 ),
	.cout1(\u_clk_3|Add0~107COUT1_157 ));
// synopsys translate_off
defparam \u_clk_3|Add0~105 .cin0_used = "true";
defparam \u_clk_3|Add0~105 .cin1_used = "true";
defparam \u_clk_3|Add0~105 .cin_used = "true";
defparam \u_clk_3|Add0~105 .lut_mask = "a50a";
defparam \u_clk_3|Add0~105 .operation_mode = "arithmetic";
defparam \u_clk_3|Add0~105 .output_mode = "comb_only";
defparam \u_clk_3|Add0~105 .register_cascade_mode = "off";
defparam \u_clk_3|Add0~105 .sum_lutc_input = "cin";
defparam \u_clk_3|Add0~105 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N3
maxii_lcell \u_clk_3|cnt[20] (
// Equation(s):
// \u_clk_3|Equal0~6  = (\u_clk_3|cnt [22] & (!\u_clk_3|cnt [21] & (!C5_cnt[20] & !\u_clk_3|cnt [23])))
// \u_clk_3|cnt [20] = DFFEAS(\u_clk_3|Equal0~6 , GLOBAL(\clk~combout ), VCC, , , \u_clk_3|Add0~105_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_3|cnt [22]),
	.datab(\u_clk_3|cnt [21]),
	.datac(\u_clk_3|Add0~105_combout ),
	.datad(\u_clk_3|cnt [23]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Equal0~6 ),
	.regout(\u_clk_3|cnt [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|cnt[20] .lut_mask = "0002";
defparam \u_clk_3|cnt[20] .operation_mode = "normal";
defparam \u_clk_3|cnt[20] .output_mode = "reg_and_comb";
defparam \u_clk_3|cnt[20] .register_cascade_mode = "off";
defparam \u_clk_3|cnt[20] .sum_lutc_input = "qfbk";
defparam \u_clk_3|cnt[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y10_N2
maxii_lcell \u_clk_3|Add0~110 (
// Equation(s):
// \u_clk_3|Add0~110_combout  = (\u_clk_3|cnt [21] $ (((!\u_clk_3|Add0~82  & \u_clk_3|Add0~107 ) # (\u_clk_3|Add0~82  & \u_clk_3|Add0~107COUT1_157 ))))
// \u_clk_3|Add0~112  = CARRY(((!\u_clk_3|Add0~107 ) # (!\u_clk_3|cnt [21])))
// \u_clk_3|Add0~112COUT1_158  = CARRY(((!\u_clk_3|Add0~107COUT1_157 ) # (!\u_clk_3|cnt [21])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_3|cnt [21]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_3|Add0~82 ),
	.cin0(\u_clk_3|Add0~107 ),
	.cin1(\u_clk_3|Add0~107COUT1_157 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Add0~110_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_3|Add0~112 ),
	.cout1(\u_clk_3|Add0~112COUT1_158 ));
// synopsys translate_off
defparam \u_clk_3|Add0~110 .cin0_used = "true";
defparam \u_clk_3|Add0~110 .cin1_used = "true";
defparam \u_clk_3|Add0~110 .cin_used = "true";
defparam \u_clk_3|Add0~110 .lut_mask = "3c3f";
defparam \u_clk_3|Add0~110 .operation_mode = "arithmetic";
defparam \u_clk_3|Add0~110 .output_mode = "comb_only";
defparam \u_clk_3|Add0~110 .register_cascade_mode = "off";
defparam \u_clk_3|Add0~110 .sum_lutc_input = "cin";
defparam \u_clk_3|Add0~110 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N8
maxii_lcell \u_clk_3|cnt[21] (
// Equation(s):
// \u_clk_3|cnt [21] = DFFEAS((((\u_clk_3|Add0~110_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_3|Add0~110_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_3|cnt [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|cnt[21] .lut_mask = "ff00";
defparam \u_clk_3|cnt[21] .operation_mode = "normal";
defparam \u_clk_3|cnt[21] .output_mode = "reg_only";
defparam \u_clk_3|cnt[21] .register_cascade_mode = "off";
defparam \u_clk_3|cnt[21] .sum_lutc_input = "datac";
defparam \u_clk_3|cnt[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N3
maxii_lcell \u_clk_3|Add0~100 (
// Equation(s):
// \u_clk_3|Add0~100_combout  = (\u_clk_3|cnt [22] $ ((!(!\u_clk_3|Add0~82  & \u_clk_3|Add0~112 ) # (\u_clk_3|Add0~82  & \u_clk_3|Add0~112COUT1_158 ))))
// \u_clk_3|Add0~102  = CARRY(((\u_clk_3|cnt [22] & !\u_clk_3|Add0~112 )))
// \u_clk_3|Add0~102COUT1_159  = CARRY(((\u_clk_3|cnt [22] & !\u_clk_3|Add0~112COUT1_158 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_3|cnt [22]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_3|Add0~82 ),
	.cin0(\u_clk_3|Add0~112 ),
	.cin1(\u_clk_3|Add0~112COUT1_158 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Add0~100_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_3|Add0~102 ),
	.cout1(\u_clk_3|Add0~102COUT1_159 ));
// synopsys translate_off
defparam \u_clk_3|Add0~100 .cin0_used = "true";
defparam \u_clk_3|Add0~100 .cin1_used = "true";
defparam \u_clk_3|Add0~100 .cin_used = "true";
defparam \u_clk_3|Add0~100 .lut_mask = "c30c";
defparam \u_clk_3|Add0~100 .operation_mode = "arithmetic";
defparam \u_clk_3|Add0~100 .output_mode = "comb_only";
defparam \u_clk_3|Add0~100 .register_cascade_mode = "off";
defparam \u_clk_3|Add0~100 .sum_lutc_input = "cin";
defparam \u_clk_3|Add0~100 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N5
maxii_lcell \u_clk_3|cnt[22] (
// Equation(s):
// \u_clk_3|cnt [22] = DFFEAS(((!\u_clk_3|Equal0~8_combout  & ((\u_clk_3|Add0~100_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u_clk_3|Equal0~8_combout ),
	.datac(vcc),
	.datad(\u_clk_3|Add0~100_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_3|cnt [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|cnt[22] .lut_mask = "3300";
defparam \u_clk_3|cnt[22] .operation_mode = "normal";
defparam \u_clk_3|cnt[22] .output_mode = "reg_only";
defparam \u_clk_3|cnt[22] .register_cascade_mode = "off";
defparam \u_clk_3|cnt[22] .sum_lutc_input = "datac";
defparam \u_clk_3|cnt[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N4
maxii_lcell \u_clk_3|Add0~115 (
// Equation(s):
// \u_clk_3|Add0~115_combout  = (\u_clk_3|cnt [23] $ (((!\u_clk_3|Add0~82  & \u_clk_3|Add0~102 ) # (\u_clk_3|Add0~82  & \u_clk_3|Add0~102COUT1_159 ))))
// \u_clk_3|Add0~117  = CARRY(((!\u_clk_3|Add0~102COUT1_159 ) # (!\u_clk_3|cnt [23])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_3|cnt [23]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_3|Add0~82 ),
	.cin0(\u_clk_3|Add0~102 ),
	.cin1(\u_clk_3|Add0~102COUT1_159 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Add0~115_combout ),
	.regout(),
	.cout(\u_clk_3|Add0~117 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|Add0~115 .cin0_used = "true";
defparam \u_clk_3|Add0~115 .cin1_used = "true";
defparam \u_clk_3|Add0~115 .cin_used = "true";
defparam \u_clk_3|Add0~115 .lut_mask = "3c3f";
defparam \u_clk_3|Add0~115 .operation_mode = "arithmetic";
defparam \u_clk_3|Add0~115 .output_mode = "comb_only";
defparam \u_clk_3|Add0~115 .register_cascade_mode = "off";
defparam \u_clk_3|Add0~115 .sum_lutc_input = "cin";
defparam \u_clk_3|Add0~115 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N2
maxii_lcell \u_clk_3|cnt[23] (
// Equation(s):
// \u_clk_3|cnt [23] = DFFEAS((((\u_clk_3|Add0~115_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_3|Add0~115_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_3|cnt [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|cnt[23] .lut_mask = "ff00";
defparam \u_clk_3|cnt[23] .operation_mode = "normal";
defparam \u_clk_3|cnt[23] .output_mode = "reg_only";
defparam \u_clk_3|cnt[23] .register_cascade_mode = "off";
defparam \u_clk_3|cnt[23] .sum_lutc_input = "datac";
defparam \u_clk_3|cnt[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N5
maxii_lcell \u_clk_3|Add0~120 (
// Equation(s):
// \u_clk_3|Add0~120_combout  = (\u_clk_3|cnt [24] $ ((!\u_clk_3|Add0~117 )))
// \u_clk_3|Add0~122  = CARRY(((\u_clk_3|cnt [24] & !\u_clk_3|Add0~117 )))
// \u_clk_3|Add0~122COUT1_160  = CARRY(((\u_clk_3|cnt [24] & !\u_clk_3|Add0~117 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_3|cnt [24]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_3|Add0~117 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Add0~120_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_3|Add0~122 ),
	.cout1(\u_clk_3|Add0~122COUT1_160 ));
// synopsys translate_off
defparam \u_clk_3|Add0~120 .cin_used = "true";
defparam \u_clk_3|Add0~120 .lut_mask = "c30c";
defparam \u_clk_3|Add0~120 .operation_mode = "arithmetic";
defparam \u_clk_3|Add0~120 .output_mode = "comb_only";
defparam \u_clk_3|Add0~120 .register_cascade_mode = "off";
defparam \u_clk_3|Add0~120 .sum_lutc_input = "cin";
defparam \u_clk_3|Add0~120 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N5
maxii_lcell \u_clk_3|cnt[24] (
// Equation(s):
// \u_clk_3|Equal0~7  = (!\u_clk_3|cnt [27] & (!\u_clk_3|cnt [25] & (!C5_cnt[24] & !\u_clk_3|cnt [26])))
// \u_clk_3|cnt [24] = DFFEAS(\u_clk_3|Equal0~7 , GLOBAL(\clk~combout ), VCC, , , \u_clk_3|Add0~120_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_3|cnt [27]),
	.datab(\u_clk_3|cnt [25]),
	.datac(\u_clk_3|Add0~120_combout ),
	.datad(\u_clk_3|cnt [26]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Equal0~7 ),
	.regout(\u_clk_3|cnt [24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|cnt[24] .lut_mask = "0001";
defparam \u_clk_3|cnt[24] .operation_mode = "normal";
defparam \u_clk_3|cnt[24] .output_mode = "reg_and_comb";
defparam \u_clk_3|cnt[24] .register_cascade_mode = "off";
defparam \u_clk_3|cnt[24] .sum_lutc_input = "qfbk";
defparam \u_clk_3|cnt[24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y10_N6
maxii_lcell \u_clk_3|Add0~125 (
// Equation(s):
// \u_clk_3|Add0~125_combout  = (\u_clk_3|cnt [25] $ (((!\u_clk_3|Add0~117  & \u_clk_3|Add0~122 ) # (\u_clk_3|Add0~117  & \u_clk_3|Add0~122COUT1_160 ))))
// \u_clk_3|Add0~127  = CARRY(((!\u_clk_3|Add0~122 ) # (!\u_clk_3|cnt [25])))
// \u_clk_3|Add0~127COUT1_161  = CARRY(((!\u_clk_3|Add0~122COUT1_160 ) # (!\u_clk_3|cnt [25])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_3|cnt [25]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_3|Add0~117 ),
	.cin0(\u_clk_3|Add0~122 ),
	.cin1(\u_clk_3|Add0~122COUT1_160 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Add0~125_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_3|Add0~127 ),
	.cout1(\u_clk_3|Add0~127COUT1_161 ));
// synopsys translate_off
defparam \u_clk_3|Add0~125 .cin0_used = "true";
defparam \u_clk_3|Add0~125 .cin1_used = "true";
defparam \u_clk_3|Add0~125 .cin_used = "true";
defparam \u_clk_3|Add0~125 .lut_mask = "3c3f";
defparam \u_clk_3|Add0~125 .operation_mode = "arithmetic";
defparam \u_clk_3|Add0~125 .output_mode = "comb_only";
defparam \u_clk_3|Add0~125 .register_cascade_mode = "off";
defparam \u_clk_3|Add0~125 .sum_lutc_input = "cin";
defparam \u_clk_3|Add0~125 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N7
maxii_lcell \u_clk_3|cnt[25] (
// Equation(s):
// \u_clk_3|cnt [25] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_3|Add0~125_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_3|Add0~125_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_3|cnt [25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|cnt[25] .lut_mask = "0000";
defparam \u_clk_3|cnt[25] .operation_mode = "normal";
defparam \u_clk_3|cnt[25] .output_mode = "reg_only";
defparam \u_clk_3|cnt[25] .register_cascade_mode = "off";
defparam \u_clk_3|cnt[25] .sum_lutc_input = "datac";
defparam \u_clk_3|cnt[25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y10_N7
maxii_lcell \u_clk_3|Add0~130 (
// Equation(s):
// \u_clk_3|Add0~130_combout  = (\u_clk_3|cnt [26] $ ((!(!\u_clk_3|Add0~117  & \u_clk_3|Add0~127 ) # (\u_clk_3|Add0~117  & \u_clk_3|Add0~127COUT1_161 ))))
// \u_clk_3|Add0~132  = CARRY(((\u_clk_3|cnt [26] & !\u_clk_3|Add0~127 )))
// \u_clk_3|Add0~132COUT1_162  = CARRY(((\u_clk_3|cnt [26] & !\u_clk_3|Add0~127COUT1_161 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_3|cnt [26]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_3|Add0~117 ),
	.cin0(\u_clk_3|Add0~127 ),
	.cin1(\u_clk_3|Add0~127COUT1_161 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Add0~130_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_3|Add0~132 ),
	.cout1(\u_clk_3|Add0~132COUT1_162 ));
// synopsys translate_off
defparam \u_clk_3|Add0~130 .cin0_used = "true";
defparam \u_clk_3|Add0~130 .cin1_used = "true";
defparam \u_clk_3|Add0~130 .cin_used = "true";
defparam \u_clk_3|Add0~130 .lut_mask = "c30c";
defparam \u_clk_3|Add0~130 .operation_mode = "arithmetic";
defparam \u_clk_3|Add0~130 .output_mode = "comb_only";
defparam \u_clk_3|Add0~130 .register_cascade_mode = "off";
defparam \u_clk_3|Add0~130 .sum_lutc_input = "cin";
defparam \u_clk_3|Add0~130 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y10_N9
maxii_lcell \u_clk_3|cnt[26] (
// Equation(s):
// \u_clk_3|cnt [26] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_3|Add0~130_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_3|Add0~130_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_3|cnt [26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|cnt[26] .lut_mask = "0000";
defparam \u_clk_3|cnt[26] .operation_mode = "normal";
defparam \u_clk_3|cnt[26] .output_mode = "reg_only";
defparam \u_clk_3|cnt[26] .register_cascade_mode = "off";
defparam \u_clk_3|cnt[26] .sum_lutc_input = "datac";
defparam \u_clk_3|cnt[26] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y10_N8
maxii_lcell \u_clk_3|Add0~135 (
// Equation(s):
// \u_clk_3|Add0~135_combout  = (((!\u_clk_3|Add0~117  & \u_clk_3|Add0~132 ) # (\u_clk_3|Add0~117  & \u_clk_3|Add0~132COUT1_162 ) $ (\u_clk_3|cnt [27])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_3|cnt [27]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_3|Add0~117 ),
	.cin0(\u_clk_3|Add0~132 ),
	.cin1(\u_clk_3|Add0~132COUT1_162 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Add0~135_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|Add0~135 .cin0_used = "true";
defparam \u_clk_3|Add0~135 .cin1_used = "true";
defparam \u_clk_3|Add0~135 .cin_used = "true";
defparam \u_clk_3|Add0~135 .lut_mask = "0ff0";
defparam \u_clk_3|Add0~135 .operation_mode = "normal";
defparam \u_clk_3|Add0~135 .output_mode = "comb_only";
defparam \u_clk_3|Add0~135 .register_cascade_mode = "off";
defparam \u_clk_3|Add0~135 .sum_lutc_input = "cin";
defparam \u_clk_3|Add0~135 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y10_N4
maxii_lcell \u_clk_3|cnt[27] (
// Equation(s):
// \u_clk_3|cnt [27] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_3|Add0~135_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_3|Add0~135_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_3|cnt [27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|cnt[27] .lut_mask = "0000";
defparam \u_clk_3|cnt[27] .operation_mode = "normal";
defparam \u_clk_3|cnt[27] .output_mode = "reg_only";
defparam \u_clk_3|cnt[27] .register_cascade_mode = "off";
defparam \u_clk_3|cnt[27] .sum_lutc_input = "datac";
defparam \u_clk_3|cnt[27] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y9_N9
maxii_lcell \u_clk_3|Equal0~4 (
// Equation(s):
// \u_clk_3|Equal0~4_combout  = (\u_clk_3|Equal0~2  & (\u_clk_3|Equal0~0  & (\u_clk_3|Equal0~3  & \u_clk_3|Equal0~1 )))

	.clk(gnd),
	.dataa(\u_clk_3|Equal0~2 ),
	.datab(\u_clk_3|Equal0~0 ),
	.datac(\u_clk_3|Equal0~3 ),
	.datad(\u_clk_3|Equal0~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Equal0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|Equal0~4 .lut_mask = "8000";
defparam \u_clk_3|Equal0~4 .operation_mode = "normal";
defparam \u_clk_3|Equal0~4 .output_mode = "comb_only";
defparam \u_clk_3|Equal0~4 .register_cascade_mode = "off";
defparam \u_clk_3|Equal0~4 .sum_lutc_input = "datac";
defparam \u_clk_3|Equal0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y9_N9
maxii_lcell \u_clk_3|Equal0~8 (
// Equation(s):
// \u_clk_3|Equal0~8_combout  = (\u_clk_3|Equal0~5  & (\u_clk_3|Equal0~7  & (\u_clk_3|Equal0~4_combout  & \u_clk_3|Equal0~6 )))

	.clk(gnd),
	.dataa(\u_clk_3|Equal0~5 ),
	.datab(\u_clk_3|Equal0~7 ),
	.datac(\u_clk_3|Equal0~4_combout ),
	.datad(\u_clk_3|Equal0~6 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Equal0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|Equal0~8 .lut_mask = "8000";
defparam \u_clk_3|Equal0~8 .operation_mode = "normal";
defparam \u_clk_3|Equal0~8 .output_mode = "comb_only";
defparam \u_clk_3|Equal0~8 .register_cascade_mode = "off";
defparam \u_clk_3|Equal0~8 .sum_lutc_input = "datac";
defparam \u_clk_3|Equal0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N2
maxii_lcell \u_clk_3|clkout (
// Equation(s):
// \u_clk_3|clkout~regout  = DFFEAS((\u_clk_3|clkout~regout  $ ((\u_clk_3|Equal0~8_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u_clk_3|clkout~regout ),
	.datac(\u_clk_3|Equal0~8_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_3|clkout~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|clkout .lut_mask = "3c3c";
defparam \u_clk_3|clkout .operation_mode = "normal";
defparam \u_clk_3|clkout .output_mode = "reg_only";
defparam \u_clk_3|clkout .register_cascade_mode = "off";
defparam \u_clk_3|clkout .sum_lutc_input = "datac";
defparam \u_clk_3|clkout .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N4
maxii_lcell \u_sequencer_num_3|code[0] (
// Equation(s):
// \u_sequencer_num_3|code [0] = DFFEAS((((!\u_sequencer_num_3|code [0]))), \u_clk_3|clkout~regout , !\rst~combout , , !\u_flag|flag [3], , , , )

	.clk(\u_clk_3|clkout~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_sequencer_num_3|code [0]),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u_flag|flag [3]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_sequencer_num_3|code [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_sequencer_num_3|code[0] .lut_mask = "0f0f";
defparam \u_sequencer_num_3|code[0] .operation_mode = "normal";
defparam \u_sequencer_num_3|code[0] .output_mode = "reg_only";
defparam \u_sequencer_num_3|code[0] .register_cascade_mode = "off";
defparam \u_sequencer_num_3|code[0] .sum_lutc_input = "datac";
defparam \u_sequencer_num_3|code[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N5
maxii_lcell \u_sequencer_num_3|code[2] (
// Equation(s):
// \u_sequencer_num_3|code [2] = DFFEAS(\u_sequencer_num_3|code [2] $ (((\u_sequencer_num_3|code [0] & (\u_sequencer_num_3|code [1] & !\u_flag|flag [3])))), \u_clk_3|clkout~regout , !\rst~combout , , , , , , )

	.clk(\u_clk_3|clkout~regout ),
	.dataa(\u_sequencer_num_3|code [0]),
	.datab(\u_sequencer_num_3|code [1]),
	.datac(\u_sequencer_num_3|code [2]),
	.datad(\u_flag|flag [3]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_sequencer_num_3|code [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_sequencer_num_3|code[2] .lut_mask = "f078";
defparam \u_sequencer_num_3|code[2] .operation_mode = "normal";
defparam \u_sequencer_num_3|code[2] .output_mode = "reg_only";
defparam \u_sequencer_num_3|code[2] .register_cascade_mode = "off";
defparam \u_sequencer_num_3|code[2] .sum_lutc_input = "datac";
defparam \u_sequencer_num_3|code[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N3
maxii_lcell \u_sequencer_num_3|code[1] (
// Equation(s):
// \u_sequencer_num_3|code [1] = DFFEAS((\u_sequencer_num_3|code [1] & (((!\u_sequencer_num_3|code [0])))) # (!\u_sequencer_num_3|code [1] & (\u_sequencer_num_3|code [0] & ((\u_sequencer_num_3|code [2]) # (!\u_sequencer_num_3|code [3])))), 
// \u_clk_3|clkout~regout , !\rst~combout , , !\u_flag|flag [3], , , , )

	.clk(\u_clk_3|clkout~regout ),
	.dataa(\u_sequencer_num_3|code [1]),
	.datab(\u_sequencer_num_3|code [3]),
	.datac(\u_sequencer_num_3|code [0]),
	.datad(\u_sequencer_num_3|code [2]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u_flag|flag [3]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_sequencer_num_3|code [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_sequencer_num_3|code[1] .lut_mask = "5a1a";
defparam \u_sequencer_num_3|code[1] .operation_mode = "normal";
defparam \u_sequencer_num_3|code[1] .output_mode = "reg_only";
defparam \u_sequencer_num_3|code[1] .register_cascade_mode = "off";
defparam \u_sequencer_num_3|code[1] .sum_lutc_input = "datac";
defparam \u_sequencer_num_3|code[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N1
maxii_lcell \u_sequencer_num_3|code[3] (
// Equation(s):
// \u_sequencer_num_3|code [3] = DFFEAS((\u_sequencer_num_3|code [1] & (\u_sequencer_num_3|code [3] $ (((\u_sequencer_num_3|code [0] & \u_sequencer_num_3|code [2]))))) # (!\u_sequencer_num_3|code [1] & (\u_sequencer_num_3|code [3] & ((\u_sequencer_num_3|code 
// [2]) # (!\u_sequencer_num_3|code [0])))), \u_clk_3|clkout~regout , !\rst~combout , , !\u_flag|flag [3], , , , )

	.clk(\u_clk_3|clkout~regout ),
	.dataa(\u_sequencer_num_3|code [1]),
	.datab(\u_sequencer_num_3|code [3]),
	.datac(\u_sequencer_num_3|code [0]),
	.datad(\u_sequencer_num_3|code [2]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u_flag|flag [3]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_sequencer_num_3|code [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_sequencer_num_3|code[3] .lut_mask = "6c8c";
defparam \u_sequencer_num_3|code[3] .operation_mode = "normal";
defparam \u_sequencer_num_3|code[3] .output_mode = "reg_only";
defparam \u_sequencer_num_3|code[3] .register_cascade_mode = "off";
defparam \u_sequencer_num_3|code[3] .sum_lutc_input = "datac";
defparam \u_sequencer_num_3|code[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N0
maxii_lcell \u_clk_1|Add0~50 (
// Equation(s):
// \u_clk_1|Add0~50_combout  = (\u_clk_1|cnt [9] $ ((\u_clk_1|Add0~47 )))
// \u_clk_1|Add0~52  = CARRY(((!\u_clk_1|Add0~47 ) # (!\u_clk_1|cnt [9])))
// \u_clk_1|Add0~52COUT1_148  = CARRY(((!\u_clk_1|Add0~47 ) # (!\u_clk_1|cnt [9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_1|cnt [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_1|Add0~47 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Add0~50_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_1|Add0~52 ),
	.cout1(\u_clk_1|Add0~52COUT1_148 ));
// synopsys translate_off
defparam \u_clk_1|Add0~50 .cin_used = "true";
defparam \u_clk_1|Add0~50 .lut_mask = "3c3f";
defparam \u_clk_1|Add0~50 .operation_mode = "arithmetic";
defparam \u_clk_1|Add0~50 .output_mode = "comb_only";
defparam \u_clk_1|Add0~50 .register_cascade_mode = "off";
defparam \u_clk_1|Add0~50 .sum_lutc_input = "cin";
defparam \u_clk_1|Add0~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N2
maxii_lcell \u_clk_1|cnt[9] (
// Equation(s):
// \u_clk_1|cnt [9] = DFFEAS((((\u_clk_1|Add0~50_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_1|Add0~50_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_1|cnt [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|cnt[9] .lut_mask = "ff00";
defparam \u_clk_1|cnt[9] .operation_mode = "normal";
defparam \u_clk_1|cnt[9] .output_mode = "reg_only";
defparam \u_clk_1|cnt[9] .register_cascade_mode = "off";
defparam \u_clk_1|cnt[9] .sum_lutc_input = "datac";
defparam \u_clk_1|cnt[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N1
maxii_lcell \u_clk_1|Add0~40 (
// Equation(s):
// \u_clk_1|Add0~40_combout  = (\u_clk_1|cnt [10] $ ((!(!\u_clk_1|Add0~47  & \u_clk_1|Add0~52 ) # (\u_clk_1|Add0~47  & \u_clk_1|Add0~52COUT1_148 ))))
// \u_clk_1|Add0~42  = CARRY(((\u_clk_1|cnt [10] & !\u_clk_1|Add0~52 )))
// \u_clk_1|Add0~42COUT1_149  = CARRY(((\u_clk_1|cnt [10] & !\u_clk_1|Add0~52COUT1_148 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_1|cnt [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_1|Add0~47 ),
	.cin0(\u_clk_1|Add0~52 ),
	.cin1(\u_clk_1|Add0~52COUT1_148 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Add0~40_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_1|Add0~42 ),
	.cout1(\u_clk_1|Add0~42COUT1_149 ));
// synopsys translate_off
defparam \u_clk_1|Add0~40 .cin0_used = "true";
defparam \u_clk_1|Add0~40 .cin1_used = "true";
defparam \u_clk_1|Add0~40 .cin_used = "true";
defparam \u_clk_1|Add0~40 .lut_mask = "c30c";
defparam \u_clk_1|Add0~40 .operation_mode = "arithmetic";
defparam \u_clk_1|Add0~40 .output_mode = "comb_only";
defparam \u_clk_1|Add0~40 .register_cascade_mode = "off";
defparam \u_clk_1|Add0~40 .sum_lutc_input = "cin";
defparam \u_clk_1|Add0~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N5
maxii_lcell \u_clk_1|cnt[10] (
// Equation(s):
// \u_clk_1|cnt [10] = DFFEAS((((!\u_clk_1|Equal0~8_combout  & \u_clk_1|Add0~40_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_1|Equal0~8_combout ),
	.datad(\u_clk_1|Add0~40_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_1|cnt [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|cnt[10] .lut_mask = "0f00";
defparam \u_clk_1|cnt[10] .operation_mode = "normal";
defparam \u_clk_1|cnt[10] .output_mode = "reg_only";
defparam \u_clk_1|cnt[10] .register_cascade_mode = "off";
defparam \u_clk_1|cnt[10] .sum_lutc_input = "datac";
defparam \u_clk_1|cnt[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N1
maxii_lcell \u_clk_1|Add0~35 (
// Equation(s):
// \u_clk_1|Add0~35_combout  = ((!\u_clk_1|cnt [0]))
// \u_clk_1|Add0~37  = CARRY(((\u_clk_1|cnt [0])))
// \u_clk_1|Add0~37COUT1_141  = CARRY(((\u_clk_1|cnt [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_1|cnt [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Add0~35_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_1|Add0~37 ),
	.cout1(\u_clk_1|Add0~37COUT1_141 ));
// synopsys translate_off
defparam \u_clk_1|Add0~35 .lut_mask = "33cc";
defparam \u_clk_1|Add0~35 .operation_mode = "arithmetic";
defparam \u_clk_1|Add0~35 .output_mode = "comb_only";
defparam \u_clk_1|Add0~35 .register_cascade_mode = "off";
defparam \u_clk_1|Add0~35 .sum_lutc_input = "datac";
defparam \u_clk_1|Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N8
maxii_lcell \u_clk_1|cnt[0] (
// Equation(s):
// \u_clk_1|cnt [0] = DFFEAS((((\u_clk_1|Add0~35_combout  & !\u_clk_1|Equal0~8_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_1|Add0~35_combout ),
	.datad(\u_clk_1|Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_1|cnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|cnt[0] .lut_mask = "00f0";
defparam \u_clk_1|cnt[0] .operation_mode = "normal";
defparam \u_clk_1|cnt[0] .output_mode = "reg_only";
defparam \u_clk_1|cnt[0] .register_cascade_mode = "off";
defparam \u_clk_1|cnt[0] .sum_lutc_input = "datac";
defparam \u_clk_1|cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N5
maxii_lcell \u_clk_1|Add0~10 (
// Equation(s):
// \u_clk_1|Add0~10_combout  = (\u_clk_1|cnt [4] $ ((!\u_clk_1|Add0~17 )))
// \u_clk_1|Add0~12  = CARRY(((\u_clk_1|cnt [4] & !\u_clk_1|Add0~17 )))
// \u_clk_1|Add0~12COUT1_144  = CARRY(((\u_clk_1|cnt [4] & !\u_clk_1|Add0~17 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_1|cnt [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_1|Add0~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_1|Add0~12 ),
	.cout1(\u_clk_1|Add0~12COUT1_144 ));
// synopsys translate_off
defparam \u_clk_1|Add0~10 .cin_used = "true";
defparam \u_clk_1|Add0~10 .lut_mask = "c30c";
defparam \u_clk_1|Add0~10 .operation_mode = "arithmetic";
defparam \u_clk_1|Add0~10 .output_mode = "comb_only";
defparam \u_clk_1|Add0~10 .register_cascade_mode = "off";
defparam \u_clk_1|Add0~10 .sum_lutc_input = "cin";
defparam \u_clk_1|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N0
maxii_lcell \u_clk_1|cnt[4] (
// Equation(s):
// \u_clk_1|cnt [4] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_1|Add0~10_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_1|Add0~10_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_1|cnt [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|cnt[4] .lut_mask = "0000";
defparam \u_clk_1|cnt[4] .operation_mode = "normal";
defparam \u_clk_1|cnt[4] .output_mode = "reg_only";
defparam \u_clk_1|cnt[4] .register_cascade_mode = "off";
defparam \u_clk_1|cnt[4] .sum_lutc_input = "datac";
defparam \u_clk_1|cnt[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y8_N6
maxii_lcell \u_clk_1|Add0~5 (
// Equation(s):
// \u_clk_1|Add0~5_combout  = (\u_clk_1|cnt [5] $ (((!\u_clk_1|Add0~17  & \u_clk_1|Add0~12 ) # (\u_clk_1|Add0~17  & \u_clk_1|Add0~12COUT1_144 ))))
// \u_clk_1|Add0~7  = CARRY(((!\u_clk_1|Add0~12 ) # (!\u_clk_1|cnt [5])))
// \u_clk_1|Add0~7COUT1_145  = CARRY(((!\u_clk_1|Add0~12COUT1_144 ) # (!\u_clk_1|cnt [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_1|cnt [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_1|Add0~17 ),
	.cin0(\u_clk_1|Add0~12 ),
	.cin1(\u_clk_1|Add0~12COUT1_144 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_1|Add0~7 ),
	.cout1(\u_clk_1|Add0~7COUT1_145 ));
// synopsys translate_off
defparam \u_clk_1|Add0~5 .cin0_used = "true";
defparam \u_clk_1|Add0~5 .cin1_used = "true";
defparam \u_clk_1|Add0~5 .cin_used = "true";
defparam \u_clk_1|Add0~5 .lut_mask = "3c3f";
defparam \u_clk_1|Add0~5 .operation_mode = "arithmetic";
defparam \u_clk_1|Add0~5 .output_mode = "comb_only";
defparam \u_clk_1|Add0~5 .register_cascade_mode = "off";
defparam \u_clk_1|Add0~5 .sum_lutc_input = "cin";
defparam \u_clk_1|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N7
maxii_lcell \u_clk_1|cnt[5] (
// Equation(s):
// \u_clk_1|cnt [5] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_1|Add0~5_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_1|Add0~5_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_1|cnt [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|cnt[5] .lut_mask = "0000";
defparam \u_clk_1|cnt[5] .operation_mode = "normal";
defparam \u_clk_1|cnt[5] .output_mode = "reg_only";
defparam \u_clk_1|cnt[5] .register_cascade_mode = "off";
defparam \u_clk_1|cnt[5] .sum_lutc_input = "datac";
defparam \u_clk_1|cnt[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y8_N7
maxii_lcell \u_clk_1|Add0~0 (
// Equation(s):
// \u_clk_1|Add0~0_combout  = (\u_clk_1|cnt [6] $ ((!(!\u_clk_1|Add0~17  & \u_clk_1|Add0~7 ) # (\u_clk_1|Add0~17  & \u_clk_1|Add0~7COUT1_145 ))))
// \u_clk_1|Add0~2  = CARRY(((\u_clk_1|cnt [6] & !\u_clk_1|Add0~7 )))
// \u_clk_1|Add0~2COUT1_146  = CARRY(((\u_clk_1|cnt [6] & !\u_clk_1|Add0~7COUT1_145 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_1|cnt [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_1|Add0~17 ),
	.cin0(\u_clk_1|Add0~7 ),
	.cin1(\u_clk_1|Add0~7COUT1_145 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_1|Add0~2 ),
	.cout1(\u_clk_1|Add0~2COUT1_146 ));
// synopsys translate_off
defparam \u_clk_1|Add0~0 .cin0_used = "true";
defparam \u_clk_1|Add0~0 .cin1_used = "true";
defparam \u_clk_1|Add0~0 .cin_used = "true";
defparam \u_clk_1|Add0~0 .lut_mask = "c30c";
defparam \u_clk_1|Add0~0 .operation_mode = "arithmetic";
defparam \u_clk_1|Add0~0 .output_mode = "comb_only";
defparam \u_clk_1|Add0~0 .register_cascade_mode = "off";
defparam \u_clk_1|Add0~0 .sum_lutc_input = "cin";
defparam \u_clk_1|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N4
maxii_lcell \u_clk_1|cnt[6] (
// Equation(s):
// \u_clk_1|Equal0~0  = (!\u_clk_1|cnt [3] & (!\u_clk_1|cnt [5] & (!C7_cnt[6] & !\u_clk_1|cnt [4])))
// \u_clk_1|cnt [6] = DFFEAS(\u_clk_1|Equal0~0 , GLOBAL(\clk~combout ), VCC, , , \u_clk_1|Add0~0_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_1|cnt [3]),
	.datab(\u_clk_1|cnt [5]),
	.datac(\u_clk_1|Add0~0_combout ),
	.datad(\u_clk_1|cnt [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Equal0~0 ),
	.regout(\u_clk_1|cnt [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|cnt[6] .lut_mask = "0001";
defparam \u_clk_1|cnt[6] .operation_mode = "normal";
defparam \u_clk_1|cnt[6] .output_mode = "reg_and_comb";
defparam \u_clk_1|cnt[6] .register_cascade_mode = "off";
defparam \u_clk_1|cnt[6] .sum_lutc_input = "qfbk";
defparam \u_clk_1|cnt[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y8_N8
maxii_lcell \u_clk_1|Add0~20 (
// Equation(s):
// \u_clk_1|Add0~20_combout  = \u_clk_1|cnt [7] $ (((((!\u_clk_1|Add0~17  & \u_clk_1|Add0~2 ) # (\u_clk_1|Add0~17  & \u_clk_1|Add0~2COUT1_146 )))))
// \u_clk_1|Add0~22  = CARRY(((!\u_clk_1|Add0~2 )) # (!\u_clk_1|cnt [7]))
// \u_clk_1|Add0~22COUT1_147  = CARRY(((!\u_clk_1|Add0~2COUT1_146 )) # (!\u_clk_1|cnt [7]))

	.clk(gnd),
	.dataa(\u_clk_1|cnt [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_1|Add0~17 ),
	.cin0(\u_clk_1|Add0~2 ),
	.cin1(\u_clk_1|Add0~2COUT1_146 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Add0~20_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_1|Add0~22 ),
	.cout1(\u_clk_1|Add0~22COUT1_147 ));
// synopsys translate_off
defparam \u_clk_1|Add0~20 .cin0_used = "true";
defparam \u_clk_1|Add0~20 .cin1_used = "true";
defparam \u_clk_1|Add0~20 .cin_used = "true";
defparam \u_clk_1|Add0~20 .lut_mask = "5a5f";
defparam \u_clk_1|Add0~20 .operation_mode = "arithmetic";
defparam \u_clk_1|Add0~20 .output_mode = "comb_only";
defparam \u_clk_1|Add0~20 .register_cascade_mode = "off";
defparam \u_clk_1|Add0~20 .sum_lutc_input = "cin";
defparam \u_clk_1|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N1
maxii_lcell \u_clk_1|cnt[7] (
// Equation(s):
// \u_clk_1|cnt [7] = DFFEAS((!\u_clk_1|Equal0~8_combout  & (((\u_clk_1|Add0~20_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u_clk_1|Equal0~8_combout ),
	.datab(vcc),
	.datac(\u_clk_1|Add0~20_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_1|cnt [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|cnt[7] .lut_mask = "5050";
defparam \u_clk_1|cnt[7] .operation_mode = "normal";
defparam \u_clk_1|cnt[7] .output_mode = "reg_only";
defparam \u_clk_1|cnt[7] .register_cascade_mode = "off";
defparam \u_clk_1|cnt[7] .sum_lutc_input = "datac";
defparam \u_clk_1|cnt[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N2
maxii_lcell \u_clk_1|Add0~30 (
// Equation(s):
// \u_clk_1|Add0~30_combout  = (\u_clk_1|cnt [1] $ ((\u_clk_1|Add0~37 )))
// \u_clk_1|Add0~32  = CARRY(((!\u_clk_1|Add0~37 ) # (!\u_clk_1|cnt [1])))
// \u_clk_1|Add0~32COUT1_142  = CARRY(((!\u_clk_1|Add0~37COUT1_141 ) # (!\u_clk_1|cnt [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_1|cnt [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u_clk_1|Add0~37 ),
	.cin1(\u_clk_1|Add0~37COUT1_141 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_1|Add0~32 ),
	.cout1(\u_clk_1|Add0~32COUT1_142 ));
// synopsys translate_off
defparam \u_clk_1|Add0~30 .cin0_used = "true";
defparam \u_clk_1|Add0~30 .cin1_used = "true";
defparam \u_clk_1|Add0~30 .lut_mask = "3c3f";
defparam \u_clk_1|Add0~30 .operation_mode = "arithmetic";
defparam \u_clk_1|Add0~30 .output_mode = "comb_only";
defparam \u_clk_1|Add0~30 .register_cascade_mode = "off";
defparam \u_clk_1|Add0~30 .sum_lutc_input = "cin";
defparam \u_clk_1|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N0
maxii_lcell \u_clk_1|cnt[1] (
// Equation(s):
// \u_clk_1|cnt [1] = DFFEAS((((\u_clk_1|Add0~30_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_1|Add0~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_1|cnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|cnt[1] .lut_mask = "ff00";
defparam \u_clk_1|cnt[1] .operation_mode = "normal";
defparam \u_clk_1|cnt[1] .output_mode = "reg_only";
defparam \u_clk_1|cnt[1] .register_cascade_mode = "off";
defparam \u_clk_1|cnt[1] .sum_lutc_input = "datac";
defparam \u_clk_1|cnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N3
maxii_lcell \u_clk_1|Add0~25 (
// Equation(s):
// \u_clk_1|Add0~25_combout  = \u_clk_1|cnt [2] $ ((((!\u_clk_1|Add0~32 ))))
// \u_clk_1|Add0~27  = CARRY((\u_clk_1|cnt [2] & ((!\u_clk_1|Add0~32 ))))
// \u_clk_1|Add0~27COUT1_143  = CARRY((\u_clk_1|cnt [2] & ((!\u_clk_1|Add0~32COUT1_142 ))))

	.clk(gnd),
	.dataa(\u_clk_1|cnt [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u_clk_1|Add0~32 ),
	.cin1(\u_clk_1|Add0~32COUT1_142 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_1|Add0~27 ),
	.cout1(\u_clk_1|Add0~27COUT1_143 ));
// synopsys translate_off
defparam \u_clk_1|Add0~25 .cin0_used = "true";
defparam \u_clk_1|Add0~25 .cin1_used = "true";
defparam \u_clk_1|Add0~25 .lut_mask = "a50a";
defparam \u_clk_1|Add0~25 .operation_mode = "arithmetic";
defparam \u_clk_1|Add0~25 .output_mode = "comb_only";
defparam \u_clk_1|Add0~25 .register_cascade_mode = "off";
defparam \u_clk_1|Add0~25 .sum_lutc_input = "cin";
defparam \u_clk_1|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N8
maxii_lcell \u_clk_1|cnt[2] (
// Equation(s):
// \u_clk_1|Equal0~1  = (!\u_clk_1|cnt [0] & (\u_clk_1|cnt [7] & (!C7_cnt[2] & !\u_clk_1|cnt [1])))
// \u_clk_1|cnt [2] = DFFEAS(\u_clk_1|Equal0~1 , GLOBAL(\clk~combout ), VCC, , , \u_clk_1|Add0~25_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_1|cnt [0]),
	.datab(\u_clk_1|cnt [7]),
	.datac(\u_clk_1|Add0~25_combout ),
	.datad(\u_clk_1|cnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Equal0~1 ),
	.regout(\u_clk_1|cnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|cnt[2] .lut_mask = "0004";
defparam \u_clk_1|cnt[2] .operation_mode = "normal";
defparam \u_clk_1|cnt[2] .output_mode = "reg_and_comb";
defparam \u_clk_1|cnt[2] .register_cascade_mode = "off";
defparam \u_clk_1|cnt[2] .sum_lutc_input = "qfbk";
defparam \u_clk_1|cnt[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y8_N4
maxii_lcell \u_clk_1|Add0~15 (
// Equation(s):
// \u_clk_1|Add0~15_combout  = (\u_clk_1|cnt [3] $ ((\u_clk_1|Add0~27 )))
// \u_clk_1|Add0~17  = CARRY(((!\u_clk_1|Add0~27COUT1_143 ) # (!\u_clk_1|cnt [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_1|cnt [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u_clk_1|Add0~27 ),
	.cin1(\u_clk_1|Add0~27COUT1_143 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Add0~15_combout ),
	.regout(),
	.cout(\u_clk_1|Add0~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|Add0~15 .cin0_used = "true";
defparam \u_clk_1|Add0~15 .cin1_used = "true";
defparam \u_clk_1|Add0~15 .lut_mask = "3c3f";
defparam \u_clk_1|Add0~15 .operation_mode = "arithmetic";
defparam \u_clk_1|Add0~15 .output_mode = "comb_only";
defparam \u_clk_1|Add0~15 .register_cascade_mode = "off";
defparam \u_clk_1|Add0~15 .sum_lutc_input = "cin";
defparam \u_clk_1|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N1
maxii_lcell \u_clk_1|cnt[3] (
// Equation(s):
// \u_clk_1|cnt [3] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_1|Add0~15_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_1|Add0~15_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_1|cnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|cnt[3] .lut_mask = "0000";
defparam \u_clk_1|cnt[3] .operation_mode = "normal";
defparam \u_clk_1|cnt[3] .output_mode = "reg_only";
defparam \u_clk_1|cnt[3] .register_cascade_mode = "off";
defparam \u_clk_1|cnt[3] .sum_lutc_input = "datac";
defparam \u_clk_1|cnt[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y8_N9
maxii_lcell \u_clk_1|Add0~45 (
// Equation(s):
// \u_clk_1|Add0~45_combout  = \u_clk_1|cnt [8] $ ((((!(!\u_clk_1|Add0~17  & \u_clk_1|Add0~22 ) # (\u_clk_1|Add0~17  & \u_clk_1|Add0~22COUT1_147 )))))
// \u_clk_1|Add0~47  = CARRY((\u_clk_1|cnt [8] & ((!\u_clk_1|Add0~22COUT1_147 ))))

	.clk(gnd),
	.dataa(\u_clk_1|cnt [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_1|Add0~17 ),
	.cin0(\u_clk_1|Add0~22 ),
	.cin1(\u_clk_1|Add0~22COUT1_147 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Add0~45_combout ),
	.regout(),
	.cout(\u_clk_1|Add0~47 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|Add0~45 .cin0_used = "true";
defparam \u_clk_1|Add0~45 .cin1_used = "true";
defparam \u_clk_1|Add0~45 .cin_used = "true";
defparam \u_clk_1|Add0~45 .lut_mask = "a50a";
defparam \u_clk_1|Add0~45 .operation_mode = "arithmetic";
defparam \u_clk_1|Add0~45 .output_mode = "comb_only";
defparam \u_clk_1|Add0~45 .register_cascade_mode = "off";
defparam \u_clk_1|Add0~45 .sum_lutc_input = "cin";
defparam \u_clk_1|Add0~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N2
maxii_lcell \u_clk_1|Add0~55 (
// Equation(s):
// \u_clk_1|Add0~55_combout  = (\u_clk_1|cnt [11] $ (((!\u_clk_1|Add0~47  & \u_clk_1|Add0~42 ) # (\u_clk_1|Add0~47  & \u_clk_1|Add0~42COUT1_149 ))))
// \u_clk_1|Add0~57  = CARRY(((!\u_clk_1|Add0~42 ) # (!\u_clk_1|cnt [11])))
// \u_clk_1|Add0~57COUT1_150  = CARRY(((!\u_clk_1|Add0~42COUT1_149 ) # (!\u_clk_1|cnt [11])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_1|cnt [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_1|Add0~47 ),
	.cin0(\u_clk_1|Add0~42 ),
	.cin1(\u_clk_1|Add0~42COUT1_149 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Add0~55_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_1|Add0~57 ),
	.cout1(\u_clk_1|Add0~57COUT1_150 ));
// synopsys translate_off
defparam \u_clk_1|Add0~55 .cin0_used = "true";
defparam \u_clk_1|Add0~55 .cin1_used = "true";
defparam \u_clk_1|Add0~55 .cin_used = "true";
defparam \u_clk_1|Add0~55 .lut_mask = "3c3f";
defparam \u_clk_1|Add0~55 .operation_mode = "arithmetic";
defparam \u_clk_1|Add0~55 .output_mode = "comb_only";
defparam \u_clk_1|Add0~55 .register_cascade_mode = "off";
defparam \u_clk_1|Add0~55 .sum_lutc_input = "cin";
defparam \u_clk_1|Add0~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N5
maxii_lcell \u_clk_1|cnt[11] (
// Equation(s):
// \u_clk_1|cnt [11] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_1|Add0~55_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_1|Add0~55_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_1|cnt [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|cnt[11] .lut_mask = "0000";
defparam \u_clk_1|cnt[11] .operation_mode = "normal";
defparam \u_clk_1|cnt[11] .output_mode = "reg_only";
defparam \u_clk_1|cnt[11] .register_cascade_mode = "off";
defparam \u_clk_1|cnt[11] .sum_lutc_input = "datac";
defparam \u_clk_1|cnt[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y7_N7
maxii_lcell \u_clk_1|cnt[8] (
// Equation(s):
// \u_clk_1|Equal0~2  = (\u_clk_1|cnt [10] & (!\u_clk_1|cnt [9] & (!C7_cnt[8] & !\u_clk_1|cnt [11])))
// \u_clk_1|cnt [8] = DFFEAS(\u_clk_1|Equal0~2 , GLOBAL(\clk~combout ), VCC, , , \u_clk_1|Add0~45_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_1|cnt [10]),
	.datab(\u_clk_1|cnt [9]),
	.datac(\u_clk_1|Add0~45_combout ),
	.datad(\u_clk_1|cnt [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Equal0~2 ),
	.regout(\u_clk_1|cnt [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|cnt[8] .lut_mask = "0002";
defparam \u_clk_1|cnt[8] .operation_mode = "normal";
defparam \u_clk_1|cnt[8] .output_mode = "reg_and_comb";
defparam \u_clk_1|cnt[8] .register_cascade_mode = "off";
defparam \u_clk_1|cnt[8] .sum_lutc_input = "qfbk";
defparam \u_clk_1|cnt[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y8_N5
maxii_lcell \u_clk_1|Add0~75 (
// Equation(s):
// \u_clk_1|Add0~75_combout  = \u_clk_1|cnt [14] $ ((((!\u_clk_1|Add0~72 ))))
// \u_clk_1|Add0~77  = CARRY((\u_clk_1|cnt [14] & ((!\u_clk_1|Add0~72 ))))
// \u_clk_1|Add0~77COUT1_152  = CARRY((\u_clk_1|cnt [14] & ((!\u_clk_1|Add0~72 ))))

	.clk(gnd),
	.dataa(\u_clk_1|cnt [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_1|Add0~72 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Add0~75_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_1|Add0~77 ),
	.cout1(\u_clk_1|Add0~77COUT1_152 ));
// synopsys translate_off
defparam \u_clk_1|Add0~75 .cin_used = "true";
defparam \u_clk_1|Add0~75 .lut_mask = "a50a";
defparam \u_clk_1|Add0~75 .operation_mode = "arithmetic";
defparam \u_clk_1|Add0~75 .output_mode = "comb_only";
defparam \u_clk_1|Add0~75 .register_cascade_mode = "off";
defparam \u_clk_1|Add0~75 .sum_lutc_input = "cin";
defparam \u_clk_1|Add0~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N8
maxii_lcell \u_clk_1|cnt[14] (
// Equation(s):
// \u_clk_1|cnt [14] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_1|Add0~75_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_1|Add0~75_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_1|cnt [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|cnt[14] .lut_mask = "0000";
defparam \u_clk_1|cnt[14] .operation_mode = "normal";
defparam \u_clk_1|cnt[14] .output_mode = "reg_only";
defparam \u_clk_1|cnt[14] .register_cascade_mode = "off";
defparam \u_clk_1|cnt[14] .sum_lutc_input = "datac";
defparam \u_clk_1|cnt[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y8_N6
maxii_lcell \u_clk_1|Add0~60 (
// Equation(s):
// \u_clk_1|Add0~60_combout  = \u_clk_1|cnt [15] $ (((((!\u_clk_1|Add0~72  & \u_clk_1|Add0~77 ) # (\u_clk_1|Add0~72  & \u_clk_1|Add0~77COUT1_152 )))))
// \u_clk_1|Add0~62  = CARRY(((!\u_clk_1|Add0~77 )) # (!\u_clk_1|cnt [15]))
// \u_clk_1|Add0~62COUT1_153  = CARRY(((!\u_clk_1|Add0~77COUT1_152 )) # (!\u_clk_1|cnt [15]))

	.clk(gnd),
	.dataa(\u_clk_1|cnt [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_1|Add0~72 ),
	.cin0(\u_clk_1|Add0~77 ),
	.cin1(\u_clk_1|Add0~77COUT1_152 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Add0~60_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_1|Add0~62 ),
	.cout1(\u_clk_1|Add0~62COUT1_153 ));
// synopsys translate_off
defparam \u_clk_1|Add0~60 .cin0_used = "true";
defparam \u_clk_1|Add0~60 .cin1_used = "true";
defparam \u_clk_1|Add0~60 .cin_used = "true";
defparam \u_clk_1|Add0~60 .lut_mask = "5a5f";
defparam \u_clk_1|Add0~60 .operation_mode = "arithmetic";
defparam \u_clk_1|Add0~60 .output_mode = "comb_only";
defparam \u_clk_1|Add0~60 .register_cascade_mode = "off";
defparam \u_clk_1|Add0~60 .sum_lutc_input = "cin";
defparam \u_clk_1|Add0~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N2
maxii_lcell \u_clk_1|cnt[15] (
// Equation(s):
// \u_clk_1|cnt [15] = DFFEAS((((!\u_clk_1|Equal0~8_combout  & \u_clk_1|Add0~60_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_1|Equal0~8_combout ),
	.datad(\u_clk_1|Add0~60_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_1|cnt [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|cnt[15] .lut_mask = "0f00";
defparam \u_clk_1|cnt[15] .operation_mode = "normal";
defparam \u_clk_1|cnt[15] .output_mode = "reg_only";
defparam \u_clk_1|cnt[15] .register_cascade_mode = "off";
defparam \u_clk_1|cnt[15] .sum_lutc_input = "datac";
defparam \u_clk_1|cnt[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N3
maxii_lcell \u_clk_1|Add0~65 (
// Equation(s):
// \u_clk_1|Add0~65_combout  = (\u_clk_1|cnt [12] $ ((!(!\u_clk_1|Add0~47  & \u_clk_1|Add0~57 ) # (\u_clk_1|Add0~47  & \u_clk_1|Add0~57COUT1_150 ))))
// \u_clk_1|Add0~67  = CARRY(((\u_clk_1|cnt [12] & !\u_clk_1|Add0~57 )))
// \u_clk_1|Add0~67COUT1_151  = CARRY(((\u_clk_1|cnt [12] & !\u_clk_1|Add0~57COUT1_150 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_1|cnt [12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_1|Add0~47 ),
	.cin0(\u_clk_1|Add0~57 ),
	.cin1(\u_clk_1|Add0~57COUT1_150 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Add0~65_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_1|Add0~67 ),
	.cout1(\u_clk_1|Add0~67COUT1_151 ));
// synopsys translate_off
defparam \u_clk_1|Add0~65 .cin0_used = "true";
defparam \u_clk_1|Add0~65 .cin1_used = "true";
defparam \u_clk_1|Add0~65 .cin_used = "true";
defparam \u_clk_1|Add0~65 .lut_mask = "c30c";
defparam \u_clk_1|Add0~65 .operation_mode = "arithmetic";
defparam \u_clk_1|Add0~65 .output_mode = "comb_only";
defparam \u_clk_1|Add0~65 .register_cascade_mode = "off";
defparam \u_clk_1|Add0~65 .sum_lutc_input = "cin";
defparam \u_clk_1|Add0~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N0
maxii_lcell \u_clk_1|cnt[12] (
// Equation(s):
// \u_clk_1|Equal0~3  = (!\u_clk_1|cnt [13] & (\u_clk_1|cnt [15] & (!C7_cnt[12] & !\u_clk_1|cnt [14])))
// \u_clk_1|cnt [12] = DFFEAS(\u_clk_1|Equal0~3 , GLOBAL(\clk~combout ), VCC, , , \u_clk_1|Add0~65_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_1|cnt [13]),
	.datab(\u_clk_1|cnt [15]),
	.datac(\u_clk_1|Add0~65_combout ),
	.datad(\u_clk_1|cnt [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Equal0~3 ),
	.regout(\u_clk_1|cnt [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|cnt[12] .lut_mask = "0004";
defparam \u_clk_1|cnt[12] .operation_mode = "normal";
defparam \u_clk_1|cnt[12] .output_mode = "reg_and_comb";
defparam \u_clk_1|cnt[12] .register_cascade_mode = "off";
defparam \u_clk_1|cnt[12] .sum_lutc_input = "qfbk";
defparam \u_clk_1|cnt[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y8_N4
maxii_lcell \u_clk_1|Add0~70 (
// Equation(s):
// \u_clk_1|Add0~70_combout  = (\u_clk_1|cnt [13] $ (((!\u_clk_1|Add0~47  & \u_clk_1|Add0~67 ) # (\u_clk_1|Add0~47  & \u_clk_1|Add0~67COUT1_151 ))))
// \u_clk_1|Add0~72  = CARRY(((!\u_clk_1|Add0~67COUT1_151 ) # (!\u_clk_1|cnt [13])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_1|cnt [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_1|Add0~47 ),
	.cin0(\u_clk_1|Add0~67 ),
	.cin1(\u_clk_1|Add0~67COUT1_151 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Add0~70_combout ),
	.regout(),
	.cout(\u_clk_1|Add0~72 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|Add0~70 .cin0_used = "true";
defparam \u_clk_1|Add0~70 .cin1_used = "true";
defparam \u_clk_1|Add0~70 .cin_used = "true";
defparam \u_clk_1|Add0~70 .lut_mask = "3c3f";
defparam \u_clk_1|Add0~70 .operation_mode = "arithmetic";
defparam \u_clk_1|Add0~70 .output_mode = "comb_only";
defparam \u_clk_1|Add0~70 .register_cascade_mode = "off";
defparam \u_clk_1|Add0~70 .sum_lutc_input = "cin";
defparam \u_clk_1|Add0~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N3
maxii_lcell \u_clk_1|cnt[13] (
// Equation(s):
// \u_clk_1|cnt [13] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_1|Add0~70_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_1|Add0~70_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_1|cnt [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|cnt[13] .lut_mask = "0000";
defparam \u_clk_1|cnt[13] .operation_mode = "normal";
defparam \u_clk_1|cnt[13] .output_mode = "reg_only";
defparam \u_clk_1|cnt[13] .register_cascade_mode = "off";
defparam \u_clk_1|cnt[13] .sum_lutc_input = "datac";
defparam \u_clk_1|cnt[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y8_N7
maxii_lcell \u_clk_1|Add0~95 (
// Equation(s):
// \u_clk_1|Add0~95_combout  = (\u_clk_1|cnt [16] $ ((!(!\u_clk_1|Add0~72  & \u_clk_1|Add0~62 ) # (\u_clk_1|Add0~72  & \u_clk_1|Add0~62COUT1_153 ))))
// \u_clk_1|Add0~97  = CARRY(((\u_clk_1|cnt [16] & !\u_clk_1|Add0~62 )))
// \u_clk_1|Add0~97COUT1_154  = CARRY(((\u_clk_1|cnt [16] & !\u_clk_1|Add0~62COUT1_153 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_1|cnt [16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_1|Add0~72 ),
	.cin0(\u_clk_1|Add0~62 ),
	.cin1(\u_clk_1|Add0~62COUT1_153 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Add0~95_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_1|Add0~97 ),
	.cout1(\u_clk_1|Add0~97COUT1_154 ));
// synopsys translate_off
defparam \u_clk_1|Add0~95 .cin0_used = "true";
defparam \u_clk_1|Add0~95 .cin1_used = "true";
defparam \u_clk_1|Add0~95 .cin_used = "true";
defparam \u_clk_1|Add0~95 .lut_mask = "c30c";
defparam \u_clk_1|Add0~95 .operation_mode = "arithmetic";
defparam \u_clk_1|Add0~95 .output_mode = "comb_only";
defparam \u_clk_1|Add0~95 .register_cascade_mode = "off";
defparam \u_clk_1|Add0~95 .sum_lutc_input = "cin";
defparam \u_clk_1|Add0~95 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N0
maxii_lcell \u_clk_1|Add0~90 (
// Equation(s):
// \u_clk_1|Add0~90_combout  = (\u_clk_1|cnt [19] $ ((\u_clk_1|Add0~87 )))
// \u_clk_1|Add0~92  = CARRY(((!\u_clk_1|Add0~87 ) # (!\u_clk_1|cnt [19])))
// \u_clk_1|Add0~92COUT1_156  = CARRY(((!\u_clk_1|Add0~87 ) # (!\u_clk_1|cnt [19])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_1|cnt [19]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_1|Add0~87 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Add0~90_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_1|Add0~92 ),
	.cout1(\u_clk_1|Add0~92COUT1_156 ));
// synopsys translate_off
defparam \u_clk_1|Add0~90 .cin_used = "true";
defparam \u_clk_1|Add0~90 .lut_mask = "3c3f";
defparam \u_clk_1|Add0~90 .operation_mode = "arithmetic";
defparam \u_clk_1|Add0~90 .output_mode = "comb_only";
defparam \u_clk_1|Add0~90 .register_cascade_mode = "off";
defparam \u_clk_1|Add0~90 .sum_lutc_input = "cin";
defparam \u_clk_1|Add0~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N9
maxii_lcell \u_clk_1|cnt[19] (
// Equation(s):
// \u_clk_1|cnt [19] = DFFEAS((((\u_clk_1|Add0~90_combout  & !\u_clk_1|Equal0~8_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_1|Add0~90_combout ),
	.datad(\u_clk_1|Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_1|cnt [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|cnt[19] .lut_mask = "00f0";
defparam \u_clk_1|cnt[19] .operation_mode = "normal";
defparam \u_clk_1|cnt[19] .output_mode = "reg_only";
defparam \u_clk_1|cnt[19] .register_cascade_mode = "off";
defparam \u_clk_1|cnt[19] .sum_lutc_input = "datac";
defparam \u_clk_1|cnt[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N6
maxii_lcell \u_clk_1|cnt[16] (
// Equation(s):
// \u_clk_1|Equal0~5  = (\u_clk_1|cnt [18] & (\u_clk_1|cnt [17] & (!C7_cnt[16] & \u_clk_1|cnt [19])))
// \u_clk_1|cnt [16] = DFFEAS(\u_clk_1|Equal0~5 , GLOBAL(\clk~combout ), VCC, , , \u_clk_1|Add0~95_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_1|cnt [18]),
	.datab(\u_clk_1|cnt [17]),
	.datac(\u_clk_1|Add0~95_combout ),
	.datad(\u_clk_1|cnt [19]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Equal0~5 ),
	.regout(\u_clk_1|cnt [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|cnt[16] .lut_mask = "0800";
defparam \u_clk_1|cnt[16] .operation_mode = "normal";
defparam \u_clk_1|cnt[16] .output_mode = "reg_and_comb";
defparam \u_clk_1|cnt[16] .register_cascade_mode = "off";
defparam \u_clk_1|cnt[16] .sum_lutc_input = "qfbk";
defparam \u_clk_1|cnt[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y8_N8
maxii_lcell \u_clk_1|Add0~80 (
// Equation(s):
// \u_clk_1|Add0~80_combout  = \u_clk_1|cnt [17] $ (((((!\u_clk_1|Add0~72  & \u_clk_1|Add0~97 ) # (\u_clk_1|Add0~72  & \u_clk_1|Add0~97COUT1_154 )))))
// \u_clk_1|Add0~82  = CARRY(((!\u_clk_1|Add0~97 )) # (!\u_clk_1|cnt [17]))
// \u_clk_1|Add0~82COUT1_155  = CARRY(((!\u_clk_1|Add0~97COUT1_154 )) # (!\u_clk_1|cnt [17]))

	.clk(gnd),
	.dataa(\u_clk_1|cnt [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_1|Add0~72 ),
	.cin0(\u_clk_1|Add0~97 ),
	.cin1(\u_clk_1|Add0~97COUT1_154 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Add0~80_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_1|Add0~82 ),
	.cout1(\u_clk_1|Add0~82COUT1_155 ));
// synopsys translate_off
defparam \u_clk_1|Add0~80 .cin0_used = "true";
defparam \u_clk_1|Add0~80 .cin1_used = "true";
defparam \u_clk_1|Add0~80 .cin_used = "true";
defparam \u_clk_1|Add0~80 .lut_mask = "5a5f";
defparam \u_clk_1|Add0~80 .operation_mode = "arithmetic";
defparam \u_clk_1|Add0~80 .output_mode = "comb_only";
defparam \u_clk_1|Add0~80 .register_cascade_mode = "off";
defparam \u_clk_1|Add0~80 .sum_lutc_input = "cin";
defparam \u_clk_1|Add0~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N1
maxii_lcell \u_clk_1|cnt[17] (
// Equation(s):
// \u_clk_1|cnt [17] = DFFEAS((((!\u_clk_1|Equal0~8_combout  & \u_clk_1|Add0~80_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_1|Equal0~8_combout ),
	.datad(\u_clk_1|Add0~80_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_1|cnt [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|cnt[17] .lut_mask = "0f00";
defparam \u_clk_1|cnt[17] .operation_mode = "normal";
defparam \u_clk_1|cnt[17] .output_mode = "reg_only";
defparam \u_clk_1|cnt[17] .register_cascade_mode = "off";
defparam \u_clk_1|cnt[17] .sum_lutc_input = "datac";
defparam \u_clk_1|cnt[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N9
maxii_lcell \u_clk_1|Add0~85 (
// Equation(s):
// \u_clk_1|Add0~85_combout  = (\u_clk_1|cnt [18] $ ((!(!\u_clk_1|Add0~72  & \u_clk_1|Add0~82 ) # (\u_clk_1|Add0~72  & \u_clk_1|Add0~82COUT1_155 ))))
// \u_clk_1|Add0~87  = CARRY(((\u_clk_1|cnt [18] & !\u_clk_1|Add0~82COUT1_155 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_1|cnt [18]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_1|Add0~72 ),
	.cin0(\u_clk_1|Add0~82 ),
	.cin1(\u_clk_1|Add0~82COUT1_155 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Add0~85_combout ),
	.regout(),
	.cout(\u_clk_1|Add0~87 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|Add0~85 .cin0_used = "true";
defparam \u_clk_1|Add0~85 .cin1_used = "true";
defparam \u_clk_1|Add0~85 .cin_used = "true";
defparam \u_clk_1|Add0~85 .lut_mask = "c30c";
defparam \u_clk_1|Add0~85 .operation_mode = "arithmetic";
defparam \u_clk_1|Add0~85 .output_mode = "comb_only";
defparam \u_clk_1|Add0~85 .register_cascade_mode = "off";
defparam \u_clk_1|Add0~85 .sum_lutc_input = "cin";
defparam \u_clk_1|Add0~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N4
maxii_lcell \u_clk_1|cnt[18] (
// Equation(s):
// \u_clk_1|cnt [18] = DFFEAS((((!\u_clk_1|Equal0~8_combout  & \u_clk_1|Add0~85_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_1|Equal0~8_combout ),
	.datad(\u_clk_1|Add0~85_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_1|cnt [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|cnt[18] .lut_mask = "0f00";
defparam \u_clk_1|cnt[18] .operation_mode = "normal";
defparam \u_clk_1|cnt[18] .output_mode = "reg_only";
defparam \u_clk_1|cnt[18] .register_cascade_mode = "off";
defparam \u_clk_1|cnt[18] .sum_lutc_input = "datac";
defparam \u_clk_1|cnt[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N1
maxii_lcell \u_clk_1|Add0~100 (
// Equation(s):
// \u_clk_1|Add0~100_combout  = \u_clk_1|cnt [20] $ ((((!(!\u_clk_1|Add0~87  & \u_clk_1|Add0~92 ) # (\u_clk_1|Add0~87  & \u_clk_1|Add0~92COUT1_156 )))))
// \u_clk_1|Add0~102  = CARRY((\u_clk_1|cnt [20] & ((!\u_clk_1|Add0~92 ))))
// \u_clk_1|Add0~102COUT1_157  = CARRY((\u_clk_1|cnt [20] & ((!\u_clk_1|Add0~92COUT1_156 ))))

	.clk(gnd),
	.dataa(\u_clk_1|cnt [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_1|Add0~87 ),
	.cin0(\u_clk_1|Add0~92 ),
	.cin1(\u_clk_1|Add0~92COUT1_156 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Add0~100_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_1|Add0~102 ),
	.cout1(\u_clk_1|Add0~102COUT1_157 ));
// synopsys translate_off
defparam \u_clk_1|Add0~100 .cin0_used = "true";
defparam \u_clk_1|Add0~100 .cin1_used = "true";
defparam \u_clk_1|Add0~100 .cin_used = "true";
defparam \u_clk_1|Add0~100 .lut_mask = "a50a";
defparam \u_clk_1|Add0~100 .operation_mode = "arithmetic";
defparam \u_clk_1|Add0~100 .output_mode = "comb_only";
defparam \u_clk_1|Add0~100 .register_cascade_mode = "off";
defparam \u_clk_1|Add0~100 .sum_lutc_input = "cin";
defparam \u_clk_1|Add0~100 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N0
maxii_lcell \u_clk_1|cnt[20] (
// Equation(s):
// \u_clk_1|cnt [20] = DFFEAS((((!\u_clk_1|Equal0~8_combout  & \u_clk_1|Add0~100_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_1|Equal0~8_combout ),
	.datad(\u_clk_1|Add0~100_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_1|cnt [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|cnt[20] .lut_mask = "0f00";
defparam \u_clk_1|cnt[20] .operation_mode = "normal";
defparam \u_clk_1|cnt[20] .output_mode = "reg_only";
defparam \u_clk_1|cnt[20] .register_cascade_mode = "off";
defparam \u_clk_1|cnt[20] .sum_lutc_input = "datac";
defparam \u_clk_1|cnt[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N2
maxii_lcell \u_clk_1|Add0~105 (
// Equation(s):
// \u_clk_1|Add0~105_combout  = \u_clk_1|cnt [21] $ (((((!\u_clk_1|Add0~87  & \u_clk_1|Add0~102 ) # (\u_clk_1|Add0~87  & \u_clk_1|Add0~102COUT1_157 )))))
// \u_clk_1|Add0~107  = CARRY(((!\u_clk_1|Add0~102 )) # (!\u_clk_1|cnt [21]))
// \u_clk_1|Add0~107COUT1_158  = CARRY(((!\u_clk_1|Add0~102COUT1_157 )) # (!\u_clk_1|cnt [21]))

	.clk(gnd),
	.dataa(\u_clk_1|cnt [21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_1|Add0~87 ),
	.cin0(\u_clk_1|Add0~102 ),
	.cin1(\u_clk_1|Add0~102COUT1_157 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Add0~105_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_1|Add0~107 ),
	.cout1(\u_clk_1|Add0~107COUT1_158 ));
// synopsys translate_off
defparam \u_clk_1|Add0~105 .cin0_used = "true";
defparam \u_clk_1|Add0~105 .cin1_used = "true";
defparam \u_clk_1|Add0~105 .cin_used = "true";
defparam \u_clk_1|Add0~105 .lut_mask = "5a5f";
defparam \u_clk_1|Add0~105 .operation_mode = "arithmetic";
defparam \u_clk_1|Add0~105 .output_mode = "comb_only";
defparam \u_clk_1|Add0~105 .register_cascade_mode = "off";
defparam \u_clk_1|Add0~105 .sum_lutc_input = "cin";
defparam \u_clk_1|Add0~105 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N7
maxii_lcell \u_clk_1|cnt[21] (
// Equation(s):
// \u_clk_1|Equal0~6  = (\u_clk_1|cnt [20] & (!\u_clk_1|cnt [23] & (!C7_cnt[21] & !\u_clk_1|cnt [22])))
// \u_clk_1|cnt [21] = DFFEAS(\u_clk_1|Equal0~6 , GLOBAL(\clk~combout ), VCC, , , \u_clk_1|Add0~105_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_1|cnt [20]),
	.datab(\u_clk_1|cnt [23]),
	.datac(\u_clk_1|Add0~105_combout ),
	.datad(\u_clk_1|cnt [22]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Equal0~6 ),
	.regout(\u_clk_1|cnt [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|cnt[21] .lut_mask = "0002";
defparam \u_clk_1|cnt[21] .operation_mode = "normal";
defparam \u_clk_1|cnt[21] .output_mode = "reg_and_comb";
defparam \u_clk_1|cnt[21] .register_cascade_mode = "off";
defparam \u_clk_1|cnt[21] .sum_lutc_input = "qfbk";
defparam \u_clk_1|cnt[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y8_N3
maxii_lcell \u_clk_1|Add0~110 (
// Equation(s):
// \u_clk_1|Add0~110_combout  = (\u_clk_1|cnt [22] $ ((!(!\u_clk_1|Add0~87  & \u_clk_1|Add0~107 ) # (\u_clk_1|Add0~87  & \u_clk_1|Add0~107COUT1_158 ))))
// \u_clk_1|Add0~112  = CARRY(((\u_clk_1|cnt [22] & !\u_clk_1|Add0~107 )))
// \u_clk_1|Add0~112COUT1_159  = CARRY(((\u_clk_1|cnt [22] & !\u_clk_1|Add0~107COUT1_158 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_1|cnt [22]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_1|Add0~87 ),
	.cin0(\u_clk_1|Add0~107 ),
	.cin1(\u_clk_1|Add0~107COUT1_158 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Add0~110_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_1|Add0~112 ),
	.cout1(\u_clk_1|Add0~112COUT1_159 ));
// synopsys translate_off
defparam \u_clk_1|Add0~110 .cin0_used = "true";
defparam \u_clk_1|Add0~110 .cin1_used = "true";
defparam \u_clk_1|Add0~110 .cin_used = "true";
defparam \u_clk_1|Add0~110 .lut_mask = "c30c";
defparam \u_clk_1|Add0~110 .operation_mode = "arithmetic";
defparam \u_clk_1|Add0~110 .output_mode = "comb_only";
defparam \u_clk_1|Add0~110 .register_cascade_mode = "off";
defparam \u_clk_1|Add0~110 .sum_lutc_input = "cin";
defparam \u_clk_1|Add0~110 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N2
maxii_lcell \u_clk_1|cnt[22] (
// Equation(s):
// \u_clk_1|cnt [22] = DFFEAS((((\u_clk_1|Add0~110_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_1|Add0~110_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_1|cnt [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|cnt[22] .lut_mask = "ff00";
defparam \u_clk_1|cnt[22] .operation_mode = "normal";
defparam \u_clk_1|cnt[22] .output_mode = "reg_only";
defparam \u_clk_1|cnt[22] .register_cascade_mode = "off";
defparam \u_clk_1|cnt[22] .sum_lutc_input = "datac";
defparam \u_clk_1|cnt[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N4
maxii_lcell \u_clk_1|Add0~115 (
// Equation(s):
// \u_clk_1|Add0~115_combout  = (\u_clk_1|cnt [23] $ (((!\u_clk_1|Add0~87  & \u_clk_1|Add0~112 ) # (\u_clk_1|Add0~87  & \u_clk_1|Add0~112COUT1_159 ))))
// \u_clk_1|Add0~117  = CARRY(((!\u_clk_1|Add0~112COUT1_159 ) # (!\u_clk_1|cnt [23])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_1|cnt [23]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_1|Add0~87 ),
	.cin0(\u_clk_1|Add0~112 ),
	.cin1(\u_clk_1|Add0~112COUT1_159 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Add0~115_combout ),
	.regout(),
	.cout(\u_clk_1|Add0~117 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|Add0~115 .cin0_used = "true";
defparam \u_clk_1|Add0~115 .cin1_used = "true";
defparam \u_clk_1|Add0~115 .cin_used = "true";
defparam \u_clk_1|Add0~115 .lut_mask = "3c3f";
defparam \u_clk_1|Add0~115 .operation_mode = "arithmetic";
defparam \u_clk_1|Add0~115 .output_mode = "comb_only";
defparam \u_clk_1|Add0~115 .register_cascade_mode = "off";
defparam \u_clk_1|Add0~115 .sum_lutc_input = "cin";
defparam \u_clk_1|Add0~115 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N9
maxii_lcell \u_clk_1|cnt[23] (
// Equation(s):
// \u_clk_1|cnt [23] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_1|Add0~115_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_1|Add0~115_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_1|cnt [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|cnt[23] .lut_mask = "0000";
defparam \u_clk_1|cnt[23] .operation_mode = "normal";
defparam \u_clk_1|cnt[23] .output_mode = "reg_only";
defparam \u_clk_1|cnt[23] .register_cascade_mode = "off";
defparam \u_clk_1|cnt[23] .sum_lutc_input = "datac";
defparam \u_clk_1|cnt[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y8_N5
maxii_lcell \u_clk_1|Add0~120 (
// Equation(s):
// \u_clk_1|Add0~120_combout  = (\u_clk_1|cnt [24] $ ((!\u_clk_1|Add0~117 )))
// \u_clk_1|Add0~122  = CARRY(((\u_clk_1|cnt [24] & !\u_clk_1|Add0~117 )))
// \u_clk_1|Add0~122COUT1_160  = CARRY(((\u_clk_1|cnt [24] & !\u_clk_1|Add0~117 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_1|cnt [24]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_1|Add0~117 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Add0~120_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_1|Add0~122 ),
	.cout1(\u_clk_1|Add0~122COUT1_160 ));
// synopsys translate_off
defparam \u_clk_1|Add0~120 .cin_used = "true";
defparam \u_clk_1|Add0~120 .lut_mask = "c30c";
defparam \u_clk_1|Add0~120 .operation_mode = "arithmetic";
defparam \u_clk_1|Add0~120 .output_mode = "comb_only";
defparam \u_clk_1|Add0~120 .register_cascade_mode = "off";
defparam \u_clk_1|Add0~120 .sum_lutc_input = "cin";
defparam \u_clk_1|Add0~120 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N6
maxii_lcell \u_clk_1|Add0~125 (
// Equation(s):
// \u_clk_1|Add0~125_combout  = \u_clk_1|cnt [25] $ (((((!\u_clk_1|Add0~117  & \u_clk_1|Add0~122 ) # (\u_clk_1|Add0~117  & \u_clk_1|Add0~122COUT1_160 )))))
// \u_clk_1|Add0~127  = CARRY(((!\u_clk_1|Add0~122 )) # (!\u_clk_1|cnt [25]))
// \u_clk_1|Add0~127COUT1_161  = CARRY(((!\u_clk_1|Add0~122COUT1_160 )) # (!\u_clk_1|cnt [25]))

	.clk(gnd),
	.dataa(\u_clk_1|cnt [25]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_1|Add0~117 ),
	.cin0(\u_clk_1|Add0~122 ),
	.cin1(\u_clk_1|Add0~122COUT1_160 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Add0~125_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_1|Add0~127 ),
	.cout1(\u_clk_1|Add0~127COUT1_161 ));
// synopsys translate_off
defparam \u_clk_1|Add0~125 .cin0_used = "true";
defparam \u_clk_1|Add0~125 .cin1_used = "true";
defparam \u_clk_1|Add0~125 .cin_used = "true";
defparam \u_clk_1|Add0~125 .lut_mask = "5a5f";
defparam \u_clk_1|Add0~125 .operation_mode = "arithmetic";
defparam \u_clk_1|Add0~125 .output_mode = "comb_only";
defparam \u_clk_1|Add0~125 .register_cascade_mode = "off";
defparam \u_clk_1|Add0~125 .sum_lutc_input = "cin";
defparam \u_clk_1|Add0~125 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N7
maxii_lcell \u_clk_1|Add0~130 (
// Equation(s):
// \u_clk_1|Add0~130_combout  = (\u_clk_1|cnt [26] $ ((!(!\u_clk_1|Add0~117  & \u_clk_1|Add0~127 ) # (\u_clk_1|Add0~117  & \u_clk_1|Add0~127COUT1_161 ))))
// \u_clk_1|Add0~132  = CARRY(((\u_clk_1|cnt [26] & !\u_clk_1|Add0~127 )))
// \u_clk_1|Add0~132COUT1_162  = CARRY(((\u_clk_1|cnt [26] & !\u_clk_1|Add0~127COUT1_161 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_1|cnt [26]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_1|Add0~117 ),
	.cin0(\u_clk_1|Add0~127 ),
	.cin1(\u_clk_1|Add0~127COUT1_161 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Add0~130_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_1|Add0~132 ),
	.cout1(\u_clk_1|Add0~132COUT1_162 ));
// synopsys translate_off
defparam \u_clk_1|Add0~130 .cin0_used = "true";
defparam \u_clk_1|Add0~130 .cin1_used = "true";
defparam \u_clk_1|Add0~130 .cin_used = "true";
defparam \u_clk_1|Add0~130 .lut_mask = "c30c";
defparam \u_clk_1|Add0~130 .operation_mode = "arithmetic";
defparam \u_clk_1|Add0~130 .output_mode = "comb_only";
defparam \u_clk_1|Add0~130 .register_cascade_mode = "off";
defparam \u_clk_1|Add0~130 .sum_lutc_input = "cin";
defparam \u_clk_1|Add0~130 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N6
maxii_lcell \u_clk_1|cnt[26] (
// Equation(s):
// \u_clk_1|cnt [26] = DFFEAS((((\u_clk_1|Add0~130_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_1|Add0~130_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_1|cnt [26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|cnt[26] .lut_mask = "ff00";
defparam \u_clk_1|cnt[26] .operation_mode = "normal";
defparam \u_clk_1|cnt[26] .output_mode = "reg_only";
defparam \u_clk_1|cnt[26] .register_cascade_mode = "off";
defparam \u_clk_1|cnt[26] .sum_lutc_input = "datac";
defparam \u_clk_1|cnt[26] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N8
maxii_lcell \u_clk_1|Add0~135 (
// Equation(s):
// \u_clk_1|Add0~135_combout  = (((!\u_clk_1|Add0~117  & \u_clk_1|Add0~132 ) # (\u_clk_1|Add0~117  & \u_clk_1|Add0~132COUT1_162 ) $ (\u_clk_1|cnt [27])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_1|cnt [27]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_1|Add0~117 ),
	.cin0(\u_clk_1|Add0~132 ),
	.cin1(\u_clk_1|Add0~132COUT1_162 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Add0~135_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|Add0~135 .cin0_used = "true";
defparam \u_clk_1|Add0~135 .cin1_used = "true";
defparam \u_clk_1|Add0~135 .cin_used = "true";
defparam \u_clk_1|Add0~135 .lut_mask = "0ff0";
defparam \u_clk_1|Add0~135 .operation_mode = "normal";
defparam \u_clk_1|Add0~135 .output_mode = "comb_only";
defparam \u_clk_1|Add0~135 .register_cascade_mode = "off";
defparam \u_clk_1|Add0~135 .sum_lutc_input = "cin";
defparam \u_clk_1|Add0~135 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N7
maxii_lcell \u_clk_1|cnt[27] (
// Equation(s):
// \u_clk_1|cnt [27] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_1|Add0~135_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_1|Add0~135_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_1|cnt [27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|cnt[27] .lut_mask = "0000";
defparam \u_clk_1|cnt[27] .operation_mode = "normal";
defparam \u_clk_1|cnt[27] .output_mode = "reg_only";
defparam \u_clk_1|cnt[27] .register_cascade_mode = "off";
defparam \u_clk_1|cnt[27] .sum_lutc_input = "datac";
defparam \u_clk_1|cnt[27] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N5
maxii_lcell \u_clk_1|cnt[24] (
// Equation(s):
// \u_clk_1|Equal0~7  = (!\u_clk_1|cnt [25] & (!\u_clk_1|cnt [26] & (!C7_cnt[24] & !\u_clk_1|cnt [27])))
// \u_clk_1|cnt [24] = DFFEAS(\u_clk_1|Equal0~7 , GLOBAL(\clk~combout ), VCC, , , \u_clk_1|Add0~120_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_1|cnt [25]),
	.datab(\u_clk_1|cnt [26]),
	.datac(\u_clk_1|Add0~120_combout ),
	.datad(\u_clk_1|cnt [27]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Equal0~7 ),
	.regout(\u_clk_1|cnt [24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|cnt[24] .lut_mask = "0001";
defparam \u_clk_1|cnt[24] .operation_mode = "normal";
defparam \u_clk_1|cnt[24] .output_mode = "reg_and_comb";
defparam \u_clk_1|cnt[24] .register_cascade_mode = "off";
defparam \u_clk_1|cnt[24] .sum_lutc_input = "qfbk";
defparam \u_clk_1|cnt[24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y8_N0
maxii_lcell \u_clk_1|cnt[25] (
// Equation(s):
// \u_clk_1|cnt [25] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_1|Add0~125_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_1|Add0~125_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_1|cnt [25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|cnt[25] .lut_mask = "0000";
defparam \u_clk_1|cnt[25] .operation_mode = "normal";
defparam \u_clk_1|cnt[25] .output_mode = "reg_only";
defparam \u_clk_1|cnt[25] .register_cascade_mode = "off";
defparam \u_clk_1|cnt[25] .sum_lutc_input = "datac";
defparam \u_clk_1|cnt[25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y7_N9
maxii_lcell \u_clk_1|Equal0~4 (
// Equation(s):
// \u_clk_1|Equal0~4_combout  = (\u_clk_1|Equal0~0  & (\u_clk_1|Equal0~2  & (\u_clk_1|Equal0~3  & \u_clk_1|Equal0~1 )))

	.clk(gnd),
	.dataa(\u_clk_1|Equal0~0 ),
	.datab(\u_clk_1|Equal0~2 ),
	.datac(\u_clk_1|Equal0~3 ),
	.datad(\u_clk_1|Equal0~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Equal0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|Equal0~4 .lut_mask = "8000";
defparam \u_clk_1|Equal0~4 .operation_mode = "normal";
defparam \u_clk_1|Equal0~4 .output_mode = "comb_only";
defparam \u_clk_1|Equal0~4 .register_cascade_mode = "off";
defparam \u_clk_1|Equal0~4 .sum_lutc_input = "datac";
defparam \u_clk_1|Equal0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N6
maxii_lcell \u_clk_1|Equal0~8 (
// Equation(s):
// \u_clk_1|Equal0~8_combout  = (\u_clk_1|Equal0~6  & (\u_clk_1|Equal0~7  & (\u_clk_1|Equal0~5  & \u_clk_1|Equal0~4_combout )))

	.clk(gnd),
	.dataa(\u_clk_1|Equal0~6 ),
	.datab(\u_clk_1|Equal0~7 ),
	.datac(\u_clk_1|Equal0~5 ),
	.datad(\u_clk_1|Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Equal0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|Equal0~8 .lut_mask = "8000";
defparam \u_clk_1|Equal0~8 .operation_mode = "normal";
defparam \u_clk_1|Equal0~8 .output_mode = "comb_only";
defparam \u_clk_1|Equal0~8 .register_cascade_mode = "off";
defparam \u_clk_1|Equal0~8 .sum_lutc_input = "datac";
defparam \u_clk_1|Equal0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N9
maxii_lcell \u_clk_1|clkout (
// Equation(s):
// \u_clk_1|clkout~regout  = DFFEAS((\u_clk_1|clkout~regout  $ ((\u_clk_1|Equal0~8_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u_clk_1|clkout~regout ),
	.datac(\u_clk_1|Equal0~8_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_1|clkout~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|clkout .lut_mask = "3c3c";
defparam \u_clk_1|clkout .operation_mode = "normal";
defparam \u_clk_1|clkout .output_mode = "reg_only";
defparam \u_clk_1|clkout .register_cascade_mode = "off";
defparam \u_clk_1|clkout .sum_lutc_input = "datac";
defparam \u_clk_1|clkout .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N5
maxii_lcell \u_debounce|key_sec[1] (
// Equation(s):
// \u_debounce|key_sec [1] = DFFEAS((((\BTN~combout [1]))), GLOBAL(\clk~combout ), !\rst~combout , , \u_debounce|Equal0~5_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\BTN~combout [1]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_debounce|Equal0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_debounce|key_sec [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_debounce|key_sec[1] .lut_mask = "ff00";
defparam \u_debounce|key_sec[1] .operation_mode = "normal";
defparam \u_debounce|key_sec[1] .output_mode = "reg_only";
defparam \u_debounce|key_sec[1] .register_cascade_mode = "off";
defparam \u_debounce|key_sec[1] .sum_lutc_input = "datac";
defparam \u_debounce|key_sec[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N3
maxii_lcell \u_debounce|key_sec_pre[1] (
// Equation(s):
// \u_flag|always0~4  = ((\u_flag|flag [2] & (!D1_key_sec_pre[1] & \u_debounce|key_sec [1])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u_flag|flag [2]),
	.datac(\u_debounce|key_sec [1]),
	.datad(\u_debounce|key_sec [1]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_flag|always0~4 ),
	.regout(\u_debounce|key_sec_pre [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_debounce|key_sec_pre[1] .lut_mask = "0c00";
defparam \u_debounce|key_sec_pre[1] .operation_mode = "normal";
defparam \u_debounce|key_sec_pre[1] .output_mode = "comb_only";
defparam \u_debounce|key_sec_pre[1] .register_cascade_mode = "off";
defparam \u_debounce|key_sec_pre[1] .sum_lutc_input = "qfbk";
defparam \u_debounce|key_sec_pre[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N9
maxii_lcell \u_flag|flag[1] (
// Equation(s):
// \u_flag|flag [1] = DFFEAS((\u_flag|flag [1]) # ((!\u_flag|always0~3  & (\u_flag|always0~4  & \u_flag|flag[0]~3_combout ))), GLOBAL(\clk~combout ), !\rst~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\u_flag|flag [1]),
	.datab(\u_flag|always0~3 ),
	.datac(\u_flag|always0~4 ),
	.datad(\u_flag|flag[0]~3_combout ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_flag|flag [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_flag|flag[1] .lut_mask = "baaa";
defparam \u_flag|flag[1] .operation_mode = "normal";
defparam \u_flag|flag[1] .output_mode = "reg_only";
defparam \u_flag|flag[1] .register_cascade_mode = "off";
defparam \u_flag|flag[1] .sum_lutc_input = "datac";
defparam \u_flag|flag[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N9
maxii_lcell \u_sequencer_num_1|code[0] (
// Equation(s):
// \u_sequencer_num_1|code [0] = DFFEAS((((!\u_sequencer_num_1|code [0]))), GLOBAL(\u_clk_1|clkout~regout ), !\rst~combout , , !\u_flag|flag [1], , , , )

	.clk(\u_clk_1|clkout~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_sequencer_num_1|code [0]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u_flag|flag [1]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_sequencer_num_1|code [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_sequencer_num_1|code[0] .lut_mask = "00ff";
defparam \u_sequencer_num_1|code[0] .operation_mode = "normal";
defparam \u_sequencer_num_1|code[0] .output_mode = "reg_only";
defparam \u_sequencer_num_1|code[0] .register_cascade_mode = "off";
defparam \u_sequencer_num_1|code[0] .sum_lutc_input = "datac";
defparam \u_sequencer_num_1|code[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N5
maxii_lcell \u_sequencer_num_1|code[1] (
// Equation(s):
// \u_sequencer_num_1|code [1] = DFFEAS((\u_sequencer_num_1|code [1] & (((!\u_sequencer_num_1|code [0])))) # (!\u_sequencer_num_1|code [1] & (\u_sequencer_num_1|code [0] & ((\u_sequencer_num_1|code [2]) # (!\u_sequencer_num_1|code [3])))), 
// GLOBAL(\u_clk_1|clkout~regout ), !\rst~combout , , !\u_flag|flag [1], , , , )

	.clk(\u_clk_1|clkout~regout ),
	.dataa(\u_sequencer_num_1|code [2]),
	.datab(\u_sequencer_num_1|code [3]),
	.datac(\u_sequencer_num_1|code [1]),
	.datad(\u_sequencer_num_1|code [0]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u_flag|flag [1]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_sequencer_num_1|code [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_sequencer_num_1|code[1] .lut_mask = "0bf0";
defparam \u_sequencer_num_1|code[1] .operation_mode = "normal";
defparam \u_sequencer_num_1|code[1] .output_mode = "reg_only";
defparam \u_sequencer_num_1|code[1] .register_cascade_mode = "off";
defparam \u_sequencer_num_1|code[1] .sum_lutc_input = "datac";
defparam \u_sequencer_num_1|code[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N6
maxii_lcell \u_sequencer_num_1|code[2] (
// Equation(s):
// \u_sequencer_num_1|code [2] = DFFEAS(\u_sequencer_num_1|code [2] $ (((!\u_flag|flag [1] & (\u_sequencer_num_1|code [1] & \u_sequencer_num_1|code [0])))), GLOBAL(\u_clk_1|clkout~regout ), !\rst~combout , , , , , , )

	.clk(\u_clk_1|clkout~regout ),
	.dataa(\u_sequencer_num_1|code [2]),
	.datab(\u_flag|flag [1]),
	.datac(\u_sequencer_num_1|code [1]),
	.datad(\u_sequencer_num_1|code [0]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_sequencer_num_1|code [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_sequencer_num_1|code[2] .lut_mask = "9aaa";
defparam \u_sequencer_num_1|code[2] .operation_mode = "normal";
defparam \u_sequencer_num_1|code[2] .output_mode = "reg_only";
defparam \u_sequencer_num_1|code[2] .register_cascade_mode = "off";
defparam \u_sequencer_num_1|code[2] .sum_lutc_input = "datac";
defparam \u_sequencer_num_1|code[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N2
maxii_lcell \u_sequencer_num_1|code[3] (
// Equation(s):
// \u_sequencer_num_1|code [3] = DFFEAS((\u_sequencer_num_1|code [2] & (\u_sequencer_num_1|code [3] $ (((\u_sequencer_num_1|code [1] & \u_sequencer_num_1|code [0]))))) # (!\u_sequencer_num_1|code [2] & (\u_sequencer_num_1|code [3] & ((\u_sequencer_num_1|code 
// [1]) # (!\u_sequencer_num_1|code [0])))), GLOBAL(\u_clk_1|clkout~regout ), !\rst~combout , , !\u_flag|flag [1], , , , )

	.clk(\u_clk_1|clkout~regout ),
	.dataa(\u_sequencer_num_1|code [2]),
	.datab(\u_sequencer_num_1|code [3]),
	.datac(\u_sequencer_num_1|code [1]),
	.datad(\u_sequencer_num_1|code [0]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u_flag|flag [1]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_sequencer_num_1|code [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_sequencer_num_1|code[3] .lut_mask = "68cc";
defparam \u_sequencer_num_1|code[3] .operation_mode = "normal";
defparam \u_sequencer_num_1|code[3] .output_mode = "reg_only";
defparam \u_sequencer_num_1|code[3] .register_cascade_mode = "off";
defparam \u_sequencer_num_1|code[3] .sum_lutc_input = "datac";
defparam \u_sequencer_num_1|code[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N0
maxii_lcell \u_clk_0|Add0~40 (
// Equation(s):
// \u_clk_0|Add0~40_combout  = (\u_clk_0|cnt [9] $ ((\u_clk_0|Add0~47 )))
// \u_clk_0|Add0~42  = CARRY(((!\u_clk_0|Add0~47 ) # (!\u_clk_0|cnt [9])))
// \u_clk_0|Add0~42COUT1_148  = CARRY(((!\u_clk_0|Add0~47 ) # (!\u_clk_0|cnt [9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_0|cnt [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_0|Add0~47 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Add0~40_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_0|Add0~42 ),
	.cout1(\u_clk_0|Add0~42COUT1_148 ));
// synopsys translate_off
defparam \u_clk_0|Add0~40 .cin_used = "true";
defparam \u_clk_0|Add0~40 .lut_mask = "3c3f";
defparam \u_clk_0|Add0~40 .operation_mode = "arithmetic";
defparam \u_clk_0|Add0~40 .output_mode = "comb_only";
defparam \u_clk_0|Add0~40 .register_cascade_mode = "off";
defparam \u_clk_0|Add0~40 .sum_lutc_input = "cin";
defparam \u_clk_0|Add0~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y1_N1
maxii_lcell \u_clk_0|cnt[9] (
// Equation(s):
// \u_clk_0|cnt [9] = DFFEAS((!\u_clk_0|Equal0~8_combout  & (((\u_clk_0|Add0~40_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u_clk_0|Equal0~8_combout ),
	.datab(vcc),
	.datac(\u_clk_0|Add0~40_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_0|cnt [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|cnt[9] .lut_mask = "5050";
defparam \u_clk_0|cnt[9] .operation_mode = "normal";
defparam \u_clk_0|cnt[9] .output_mode = "reg_only";
defparam \u_clk_0|cnt[9] .register_cascade_mode = "off";
defparam \u_clk_0|cnt[9] .sum_lutc_input = "datac";
defparam \u_clk_0|cnt[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N1
maxii_lcell \u_clk_0|Add0~50 (
// Equation(s):
// \u_clk_0|Add0~50_combout  = (\u_clk_0|cnt [10] $ ((!(!\u_clk_0|Add0~47  & \u_clk_0|Add0~42 ) # (\u_clk_0|Add0~47  & \u_clk_0|Add0~42COUT1_148 ))))
// \u_clk_0|Add0~52  = CARRY(((\u_clk_0|cnt [10] & !\u_clk_0|Add0~42 )))
// \u_clk_0|Add0~52COUT1_149  = CARRY(((\u_clk_0|cnt [10] & !\u_clk_0|Add0~42COUT1_148 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_0|cnt [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_0|Add0~47 ),
	.cin0(\u_clk_0|Add0~42 ),
	.cin1(\u_clk_0|Add0~42COUT1_148 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Add0~50_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_0|Add0~52 ),
	.cout1(\u_clk_0|Add0~52COUT1_149 ));
// synopsys translate_off
defparam \u_clk_0|Add0~50 .cin0_used = "true";
defparam \u_clk_0|Add0~50 .cin1_used = "true";
defparam \u_clk_0|Add0~50 .cin_used = "true";
defparam \u_clk_0|Add0~50 .lut_mask = "c30c";
defparam \u_clk_0|Add0~50 .operation_mode = "arithmetic";
defparam \u_clk_0|Add0~50 .output_mode = "comb_only";
defparam \u_clk_0|Add0~50 .register_cascade_mode = "off";
defparam \u_clk_0|Add0~50 .sum_lutc_input = "cin";
defparam \u_clk_0|Add0~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y1_N7
maxii_lcell \u_clk_0|cnt[10] (
// Equation(s):
// \u_clk_0|cnt [10] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_0|Add0~50_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_0|Add0~50_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_0|cnt [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|cnt[10] .lut_mask = "0000";
defparam \u_clk_0|cnt[10] .operation_mode = "normal";
defparam \u_clk_0|cnt[10] .output_mode = "reg_only";
defparam \u_clk_0|cnt[10] .register_cascade_mode = "off";
defparam \u_clk_0|cnt[10] .sum_lutc_input = "datac";
defparam \u_clk_0|cnt[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y2_N2
maxii_lcell \u_clk_0|Add0~55 (
// Equation(s):
// \u_clk_0|Add0~55_combout  = (\u_clk_0|cnt [11] $ (((!\u_clk_0|Add0~47  & \u_clk_0|Add0~52 ) # (\u_clk_0|Add0~47  & \u_clk_0|Add0~52COUT1_149 ))))
// \u_clk_0|Add0~57  = CARRY(((!\u_clk_0|Add0~52 ) # (!\u_clk_0|cnt [11])))
// \u_clk_0|Add0~57COUT1_150  = CARRY(((!\u_clk_0|Add0~52COUT1_149 ) # (!\u_clk_0|cnt [11])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_0|cnt [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_0|Add0~47 ),
	.cin0(\u_clk_0|Add0~52 ),
	.cin1(\u_clk_0|Add0~52COUT1_149 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Add0~55_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_0|Add0~57 ),
	.cout1(\u_clk_0|Add0~57COUT1_150 ));
// synopsys translate_off
defparam \u_clk_0|Add0~55 .cin0_used = "true";
defparam \u_clk_0|Add0~55 .cin1_used = "true";
defparam \u_clk_0|Add0~55 .cin_used = "true";
defparam \u_clk_0|Add0~55 .lut_mask = "3c3f";
defparam \u_clk_0|Add0~55 .operation_mode = "arithmetic";
defparam \u_clk_0|Add0~55 .output_mode = "comb_only";
defparam \u_clk_0|Add0~55 .register_cascade_mode = "off";
defparam \u_clk_0|Add0~55 .sum_lutc_input = "cin";
defparam \u_clk_0|Add0~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y1_N2
maxii_lcell \u_clk_0|cnt[11] (
// Equation(s):
// \u_clk_0|cnt [11] = DFFEAS((((\u_clk_0|Add0~55_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_0|Add0~55_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_0|cnt [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|cnt[11] .lut_mask = "ff00";
defparam \u_clk_0|cnt[11] .operation_mode = "normal";
defparam \u_clk_0|cnt[11] .output_mode = "reg_only";
defparam \u_clk_0|cnt[11] .register_cascade_mode = "off";
defparam \u_clk_0|cnt[11] .sum_lutc_input = "datac";
defparam \u_clk_0|cnt[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N1
maxii_lcell \u_clk_0|Add0~35 (
// Equation(s):
// \u_clk_0|Add0~35_combout  = ((!\u_clk_0|cnt [0]))
// \u_clk_0|Add0~37  = CARRY(((\u_clk_0|cnt [0])))
// \u_clk_0|Add0~37COUT1_141  = CARRY(((\u_clk_0|cnt [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_0|cnt [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Add0~35_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_0|Add0~37 ),
	.cout1(\u_clk_0|Add0~37COUT1_141 ));
// synopsys translate_off
defparam \u_clk_0|Add0~35 .lut_mask = "33cc";
defparam \u_clk_0|Add0~35 .operation_mode = "arithmetic";
defparam \u_clk_0|Add0~35 .output_mode = "comb_only";
defparam \u_clk_0|Add0~35 .register_cascade_mode = "off";
defparam \u_clk_0|Add0~35 .sum_lutc_input = "datac";
defparam \u_clk_0|Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y1_N5
maxii_lcell \u_clk_0|cnt[0] (
// Equation(s):
// \u_clk_0|cnt [0] = DFFEAS((((!\u_clk_0|Equal0~8_combout  & \u_clk_0|Add0~35_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_0|Equal0~8_combout ),
	.datad(\u_clk_0|Add0~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_0|cnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|cnt[0] .lut_mask = "0f00";
defparam \u_clk_0|cnt[0] .operation_mode = "normal";
defparam \u_clk_0|cnt[0] .output_mode = "reg_only";
defparam \u_clk_0|cnt[0] .register_cascade_mode = "off";
defparam \u_clk_0|cnt[0] .sum_lutc_input = "datac";
defparam \u_clk_0|cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N2
maxii_lcell \u_clk_0|Add0~30 (
// Equation(s):
// \u_clk_0|Add0~30_combout  = (\u_clk_0|cnt [1] $ ((\u_clk_0|Add0~37 )))
// \u_clk_0|Add0~32  = CARRY(((!\u_clk_0|Add0~37 ) # (!\u_clk_0|cnt [1])))
// \u_clk_0|Add0~32COUT1_142  = CARRY(((!\u_clk_0|Add0~37COUT1_141 ) # (!\u_clk_0|cnt [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_0|cnt [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u_clk_0|Add0~37 ),
	.cin1(\u_clk_0|Add0~37COUT1_141 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_0|Add0~32 ),
	.cout1(\u_clk_0|Add0~32COUT1_142 ));
// synopsys translate_off
defparam \u_clk_0|Add0~30 .cin0_used = "true";
defparam \u_clk_0|Add0~30 .cin1_used = "true";
defparam \u_clk_0|Add0~30 .lut_mask = "3c3f";
defparam \u_clk_0|Add0~30 .operation_mode = "arithmetic";
defparam \u_clk_0|Add0~30 .output_mode = "comb_only";
defparam \u_clk_0|Add0~30 .register_cascade_mode = "off";
defparam \u_clk_0|Add0~30 .sum_lutc_input = "cin";
defparam \u_clk_0|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y1_N0
maxii_lcell \u_clk_0|cnt[1] (
// Equation(s):
// \u_clk_0|cnt [1] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_0|Add0~30_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_0|Add0~30_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_0|cnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|cnt[1] .lut_mask = "0000";
defparam \u_clk_0|cnt[1] .operation_mode = "normal";
defparam \u_clk_0|cnt[1] .output_mode = "reg_only";
defparam \u_clk_0|cnt[1] .register_cascade_mode = "off";
defparam \u_clk_0|cnt[1] .sum_lutc_input = "datac";
defparam \u_clk_0|cnt[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y2_N3
maxii_lcell \u_clk_0|Add0~25 (
// Equation(s):
// \u_clk_0|Add0~25_combout  = (\u_clk_0|cnt [2] $ ((!\u_clk_0|Add0~32 )))
// \u_clk_0|Add0~27  = CARRY(((\u_clk_0|cnt [2] & !\u_clk_0|Add0~32 )))
// \u_clk_0|Add0~27COUT1_143  = CARRY(((\u_clk_0|cnt [2] & !\u_clk_0|Add0~32COUT1_142 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_0|cnt [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u_clk_0|Add0~32 ),
	.cin1(\u_clk_0|Add0~32COUT1_142 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_0|Add0~27 ),
	.cout1(\u_clk_0|Add0~27COUT1_143 ));
// synopsys translate_off
defparam \u_clk_0|Add0~25 .cin0_used = "true";
defparam \u_clk_0|Add0~25 .cin1_used = "true";
defparam \u_clk_0|Add0~25 .lut_mask = "c30c";
defparam \u_clk_0|Add0~25 .operation_mode = "arithmetic";
defparam \u_clk_0|Add0~25 .output_mode = "comb_only";
defparam \u_clk_0|Add0~25 .register_cascade_mode = "off";
defparam \u_clk_0|Add0~25 .sum_lutc_input = "cin";
defparam \u_clk_0|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y1_N8
maxii_lcell \u_clk_0|cnt[2] (
// Equation(s):
// \u_clk_0|cnt [2] = DFFEAS((((\u_clk_0|Add0~25_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_0|Add0~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_0|cnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|cnt[2] .lut_mask = "ff00";
defparam \u_clk_0|cnt[2] .operation_mode = "normal";
defparam \u_clk_0|cnt[2] .output_mode = "reg_only";
defparam \u_clk_0|cnt[2] .register_cascade_mode = "off";
defparam \u_clk_0|cnt[2] .sum_lutc_input = "datac";
defparam \u_clk_0|cnt[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N4
maxii_lcell \u_clk_0|Add0~20 (
// Equation(s):
// \u_clk_0|Add0~20_combout  = (\u_clk_0|cnt [3] $ ((\u_clk_0|Add0~27 )))
// \u_clk_0|Add0~22  = CARRY(((!\u_clk_0|Add0~27COUT1_143 ) # (!\u_clk_0|cnt [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_0|cnt [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u_clk_0|Add0~27 ),
	.cin1(\u_clk_0|Add0~27COUT1_143 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Add0~20_combout ),
	.regout(),
	.cout(\u_clk_0|Add0~22 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|Add0~20 .cin0_used = "true";
defparam \u_clk_0|Add0~20 .cin1_used = "true";
defparam \u_clk_0|Add0~20 .lut_mask = "3c3f";
defparam \u_clk_0|Add0~20 .operation_mode = "arithmetic";
defparam \u_clk_0|Add0~20 .output_mode = "comb_only";
defparam \u_clk_0|Add0~20 .register_cascade_mode = "off";
defparam \u_clk_0|Add0~20 .sum_lutc_input = "cin";
defparam \u_clk_0|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y1_N9
maxii_lcell \u_clk_0|cnt[3] (
// Equation(s):
// \u_clk_0|Equal0~1  = (!\u_clk_0|cnt [2] & (!\u_clk_0|cnt [1] & (!C8_cnt[3] & !\u_clk_0|cnt [0])))
// \u_clk_0|cnt [3] = DFFEAS(\u_clk_0|Equal0~1 , GLOBAL(\clk~combout ), VCC, , , \u_clk_0|Add0~20_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_0|cnt [2]),
	.datab(\u_clk_0|cnt [1]),
	.datac(\u_clk_0|Add0~20_combout ),
	.datad(\u_clk_0|cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Equal0~1 ),
	.regout(\u_clk_0|cnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|cnt[3] .lut_mask = "0001";
defparam \u_clk_0|cnt[3] .operation_mode = "normal";
defparam \u_clk_0|cnt[3] .output_mode = "reg_and_comb";
defparam \u_clk_0|cnt[3] .register_cascade_mode = "off";
defparam \u_clk_0|cnt[3] .sum_lutc_input = "qfbk";
defparam \u_clk_0|cnt[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y2_N5
maxii_lcell \u_clk_0|Add0~10 (
// Equation(s):
// \u_clk_0|Add0~10_combout  = (\u_clk_0|cnt [4] $ ((!\u_clk_0|Add0~22 )))
// \u_clk_0|Add0~12  = CARRY(((\u_clk_0|cnt [4] & !\u_clk_0|Add0~22 )))
// \u_clk_0|Add0~12COUT1_144  = CARRY(((\u_clk_0|cnt [4] & !\u_clk_0|Add0~22 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_0|cnt [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_0|Add0~22 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_0|Add0~12 ),
	.cout1(\u_clk_0|Add0~12COUT1_144 ));
// synopsys translate_off
defparam \u_clk_0|Add0~10 .cin_used = "true";
defparam \u_clk_0|Add0~10 .lut_mask = "c30c";
defparam \u_clk_0|Add0~10 .operation_mode = "arithmetic";
defparam \u_clk_0|Add0~10 .output_mode = "comb_only";
defparam \u_clk_0|Add0~10 .register_cascade_mode = "off";
defparam \u_clk_0|Add0~10 .sum_lutc_input = "cin";
defparam \u_clk_0|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N2
maxii_lcell \u_clk_0|cnt[4] (
// Equation(s):
// \u_clk_0|cnt [4] = DFFEAS(((\u_clk_0|Add0~10_combout  & (!\u_clk_0|Equal0~8_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u_clk_0|Add0~10_combout ),
	.datac(\u_clk_0|Equal0~8_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_0|cnt [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|cnt[4] .lut_mask = "0c0c";
defparam \u_clk_0|cnt[4] .operation_mode = "normal";
defparam \u_clk_0|cnt[4] .output_mode = "reg_only";
defparam \u_clk_0|cnt[4] .register_cascade_mode = "off";
defparam \u_clk_0|cnt[4] .sum_lutc_input = "datac";
defparam \u_clk_0|cnt[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N6
maxii_lcell \u_clk_0|Add0~15 (
// Equation(s):
// \u_clk_0|Add0~15_combout  = \u_clk_0|cnt [5] $ (((((!\u_clk_0|Add0~22  & \u_clk_0|Add0~12 ) # (\u_clk_0|Add0~22  & \u_clk_0|Add0~12COUT1_144 )))))
// \u_clk_0|Add0~17  = CARRY(((!\u_clk_0|Add0~12 )) # (!\u_clk_0|cnt [5]))
// \u_clk_0|Add0~17COUT1_145  = CARRY(((!\u_clk_0|Add0~12COUT1_144 )) # (!\u_clk_0|cnt [5]))

	.clk(gnd),
	.dataa(\u_clk_0|cnt [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_0|Add0~22 ),
	.cin0(\u_clk_0|Add0~12 ),
	.cin1(\u_clk_0|Add0~12COUT1_144 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_0|Add0~17 ),
	.cout1(\u_clk_0|Add0~17COUT1_145 ));
// synopsys translate_off
defparam \u_clk_0|Add0~15 .cin0_used = "true";
defparam \u_clk_0|Add0~15 .cin1_used = "true";
defparam \u_clk_0|Add0~15 .cin_used = "true";
defparam \u_clk_0|Add0~15 .lut_mask = "5a5f";
defparam \u_clk_0|Add0~15 .operation_mode = "arithmetic";
defparam \u_clk_0|Add0~15 .output_mode = "comb_only";
defparam \u_clk_0|Add0~15 .register_cascade_mode = "off";
defparam \u_clk_0|Add0~15 .sum_lutc_input = "cin";
defparam \u_clk_0|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N6
maxii_lcell \u_clk_0|cnt[5] (
// Equation(s):
// \u_clk_0|Equal0~0  = (\u_clk_0|cnt [7] & (\u_clk_0|cnt [4] & (!C8_cnt[5] & \u_clk_0|cnt [6])))
// \u_clk_0|cnt [5] = DFFEAS(\u_clk_0|Equal0~0 , GLOBAL(\clk~combout ), VCC, , , \u_clk_0|Add0~15_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_0|cnt [7]),
	.datab(\u_clk_0|cnt [4]),
	.datac(\u_clk_0|Add0~15_combout ),
	.datad(\u_clk_0|cnt [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Equal0~0 ),
	.regout(\u_clk_0|cnt [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|cnt[5] .lut_mask = "0800";
defparam \u_clk_0|cnt[5] .operation_mode = "normal";
defparam \u_clk_0|cnt[5] .output_mode = "reg_and_comb";
defparam \u_clk_0|cnt[5] .register_cascade_mode = "off";
defparam \u_clk_0|cnt[5] .sum_lutc_input = "qfbk";
defparam \u_clk_0|cnt[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y2_N7
maxii_lcell \u_clk_0|Add0~5 (
// Equation(s):
// \u_clk_0|Add0~5_combout  = \u_clk_0|cnt [6] $ ((((!(!\u_clk_0|Add0~22  & \u_clk_0|Add0~17 ) # (\u_clk_0|Add0~22  & \u_clk_0|Add0~17COUT1_145 )))))
// \u_clk_0|Add0~7  = CARRY((\u_clk_0|cnt [6] & ((!\u_clk_0|Add0~17 ))))
// \u_clk_0|Add0~7COUT1_146  = CARRY((\u_clk_0|cnt [6] & ((!\u_clk_0|Add0~17COUT1_145 ))))

	.clk(gnd),
	.dataa(\u_clk_0|cnt [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_0|Add0~22 ),
	.cin0(\u_clk_0|Add0~17 ),
	.cin1(\u_clk_0|Add0~17COUT1_145 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_0|Add0~7 ),
	.cout1(\u_clk_0|Add0~7COUT1_146 ));
// synopsys translate_off
defparam \u_clk_0|Add0~5 .cin0_used = "true";
defparam \u_clk_0|Add0~5 .cin1_used = "true";
defparam \u_clk_0|Add0~5 .cin_used = "true";
defparam \u_clk_0|Add0~5 .lut_mask = "a50a";
defparam \u_clk_0|Add0~5 .operation_mode = "arithmetic";
defparam \u_clk_0|Add0~5 .output_mode = "comb_only";
defparam \u_clk_0|Add0~5 .register_cascade_mode = "off";
defparam \u_clk_0|Add0~5 .sum_lutc_input = "cin";
defparam \u_clk_0|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N9
maxii_lcell \u_clk_0|cnt[6] (
// Equation(s):
// \u_clk_0|cnt [6] = DFFEAS((((!\u_clk_0|Equal0~8_combout  & \u_clk_0|Add0~5_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_0|Equal0~8_combout ),
	.datad(\u_clk_0|Add0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_0|cnt [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|cnt[6] .lut_mask = "0f00";
defparam \u_clk_0|cnt[6] .operation_mode = "normal";
defparam \u_clk_0|cnt[6] .output_mode = "reg_only";
defparam \u_clk_0|cnt[6] .register_cascade_mode = "off";
defparam \u_clk_0|cnt[6] .sum_lutc_input = "datac";
defparam \u_clk_0|cnt[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N8
maxii_lcell \u_clk_0|Add0~0 (
// Equation(s):
// \u_clk_0|Add0~0_combout  = (\u_clk_0|cnt [7] $ (((!\u_clk_0|Add0~22  & \u_clk_0|Add0~7 ) # (\u_clk_0|Add0~22  & \u_clk_0|Add0~7COUT1_146 ))))
// \u_clk_0|Add0~2  = CARRY(((!\u_clk_0|Add0~7 ) # (!\u_clk_0|cnt [7])))
// \u_clk_0|Add0~2COUT1_147  = CARRY(((!\u_clk_0|Add0~7COUT1_146 ) # (!\u_clk_0|cnt [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_0|cnt [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_0|Add0~22 ),
	.cin0(\u_clk_0|Add0~7 ),
	.cin1(\u_clk_0|Add0~7COUT1_146 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_0|Add0~2 ),
	.cout1(\u_clk_0|Add0~2COUT1_147 ));
// synopsys translate_off
defparam \u_clk_0|Add0~0 .cin0_used = "true";
defparam \u_clk_0|Add0~0 .cin1_used = "true";
defparam \u_clk_0|Add0~0 .cin_used = "true";
defparam \u_clk_0|Add0~0 .lut_mask = "3c3f";
defparam \u_clk_0|Add0~0 .operation_mode = "arithmetic";
defparam \u_clk_0|Add0~0 .output_mode = "comb_only";
defparam \u_clk_0|Add0~0 .register_cascade_mode = "off";
defparam \u_clk_0|Add0~0 .sum_lutc_input = "cin";
defparam \u_clk_0|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N4
maxii_lcell \u_clk_0|cnt[7] (
// Equation(s):
// \u_clk_0|cnt [7] = DFFEAS((((!\u_clk_0|Equal0~8_combout  & \u_clk_0|Add0~0_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_0|Equal0~8_combout ),
	.datad(\u_clk_0|Add0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_0|cnt [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|cnt[7] .lut_mask = "0f00";
defparam \u_clk_0|cnt[7] .operation_mode = "normal";
defparam \u_clk_0|cnt[7] .output_mode = "reg_only";
defparam \u_clk_0|cnt[7] .register_cascade_mode = "off";
defparam \u_clk_0|cnt[7] .sum_lutc_input = "datac";
defparam \u_clk_0|cnt[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N9
maxii_lcell \u_clk_0|Add0~45 (
// Equation(s):
// \u_clk_0|Add0~45_combout  = \u_clk_0|cnt [8] $ ((((!(!\u_clk_0|Add0~22  & \u_clk_0|Add0~2 ) # (\u_clk_0|Add0~22  & \u_clk_0|Add0~2COUT1_147 )))))
// \u_clk_0|Add0~47  = CARRY((\u_clk_0|cnt [8] & ((!\u_clk_0|Add0~2COUT1_147 ))))

	.clk(gnd),
	.dataa(\u_clk_0|cnt [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_0|Add0~22 ),
	.cin0(\u_clk_0|Add0~2 ),
	.cin1(\u_clk_0|Add0~2COUT1_147 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Add0~45_combout ),
	.regout(),
	.cout(\u_clk_0|Add0~47 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|Add0~45 .cin0_used = "true";
defparam \u_clk_0|Add0~45 .cin1_used = "true";
defparam \u_clk_0|Add0~45 .cin_used = "true";
defparam \u_clk_0|Add0~45 .lut_mask = "a50a";
defparam \u_clk_0|Add0~45 .operation_mode = "arithmetic";
defparam \u_clk_0|Add0~45 .output_mode = "comb_only";
defparam \u_clk_0|Add0~45 .register_cascade_mode = "off";
defparam \u_clk_0|Add0~45 .sum_lutc_input = "cin";
defparam \u_clk_0|Add0~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y1_N6
maxii_lcell \u_clk_0|cnt[8] (
// Equation(s):
// \u_clk_0|Equal0~2  = (!\u_clk_0|cnt [10] & (!\u_clk_0|cnt [11] & (!C8_cnt[8] & \u_clk_0|cnt [9])))
// \u_clk_0|cnt [8] = DFFEAS(\u_clk_0|Equal0~2 , GLOBAL(\clk~combout ), VCC, , , \u_clk_0|Add0~45_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_0|cnt [10]),
	.datab(\u_clk_0|cnt [11]),
	.datac(\u_clk_0|Add0~45_combout ),
	.datad(\u_clk_0|cnt [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Equal0~2 ),
	.regout(\u_clk_0|cnt [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|cnt[8] .lut_mask = "0100";
defparam \u_clk_0|cnt[8] .operation_mode = "normal";
defparam \u_clk_0|cnt[8] .output_mode = "reg_and_comb";
defparam \u_clk_0|cnt[8] .register_cascade_mode = "off";
defparam \u_clk_0|cnt[8] .sum_lutc_input = "qfbk";
defparam \u_clk_0|cnt[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y2_N3
maxii_lcell \u_clk_0|Add0~60 (
// Equation(s):
// \u_clk_0|Add0~60_combout  = \u_clk_0|cnt [12] $ ((((!(!\u_clk_0|Add0~47  & \u_clk_0|Add0~57 ) # (\u_clk_0|Add0~47  & \u_clk_0|Add0~57COUT1_150 )))))
// \u_clk_0|Add0~62  = CARRY((\u_clk_0|cnt [12] & ((!\u_clk_0|Add0~57 ))))
// \u_clk_0|Add0~62COUT1_151  = CARRY((\u_clk_0|cnt [12] & ((!\u_clk_0|Add0~57COUT1_150 ))))

	.clk(gnd),
	.dataa(\u_clk_0|cnt [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_0|Add0~47 ),
	.cin0(\u_clk_0|Add0~57 ),
	.cin1(\u_clk_0|Add0~57COUT1_150 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Add0~60_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_0|Add0~62 ),
	.cout1(\u_clk_0|Add0~62COUT1_151 ));
// synopsys translate_off
defparam \u_clk_0|Add0~60 .cin0_used = "true";
defparam \u_clk_0|Add0~60 .cin1_used = "true";
defparam \u_clk_0|Add0~60 .cin_used = "true";
defparam \u_clk_0|Add0~60 .lut_mask = "a50a";
defparam \u_clk_0|Add0~60 .operation_mode = "arithmetic";
defparam \u_clk_0|Add0~60 .output_mode = "comb_only";
defparam \u_clk_0|Add0~60 .register_cascade_mode = "off";
defparam \u_clk_0|Add0~60 .sum_lutc_input = "cin";
defparam \u_clk_0|Add0~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y1_N7
maxii_lcell \u_clk_0|cnt[12] (
// Equation(s):
// \u_clk_0|cnt [12] = DFFEAS((((!\u_clk_0|Equal0~8_combout  & \u_clk_0|Add0~60_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_0|Equal0~8_combout ),
	.datad(\u_clk_0|Add0~60_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_0|cnt [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|cnt[12] .lut_mask = "0f00";
defparam \u_clk_0|cnt[12] .operation_mode = "normal";
defparam \u_clk_0|cnt[12] .output_mode = "reg_only";
defparam \u_clk_0|cnt[12] .register_cascade_mode = "off";
defparam \u_clk_0|cnt[12] .sum_lutc_input = "datac";
defparam \u_clk_0|cnt[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N5
maxii_lcell \u_clk_0|Add0~70 (
// Equation(s):
// \u_clk_0|Add0~70_combout  = (\u_clk_0|cnt [14] $ ((!\u_clk_0|Add0~67 )))
// \u_clk_0|Add0~72  = CARRY(((\u_clk_0|cnt [14] & !\u_clk_0|Add0~67 )))
// \u_clk_0|Add0~72COUT1_152  = CARRY(((\u_clk_0|cnt [14] & !\u_clk_0|Add0~67 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_0|cnt [14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_0|Add0~67 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Add0~70_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_0|Add0~72 ),
	.cout1(\u_clk_0|Add0~72COUT1_152 ));
// synopsys translate_off
defparam \u_clk_0|Add0~70 .cin_used = "true";
defparam \u_clk_0|Add0~70 .lut_mask = "c30c";
defparam \u_clk_0|Add0~70 .operation_mode = "arithmetic";
defparam \u_clk_0|Add0~70 .output_mode = "comb_only";
defparam \u_clk_0|Add0~70 .register_cascade_mode = "off";
defparam \u_clk_0|Add0~70 .sum_lutc_input = "cin";
defparam \u_clk_0|Add0~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y1_N2
maxii_lcell \u_clk_0|cnt[14] (
// Equation(s):
// \u_clk_0|cnt [14] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_0|Add0~70_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_0|Add0~70_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_0|cnt [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|cnt[14] .lut_mask = "0000";
defparam \u_clk_0|cnt[14] .operation_mode = "normal";
defparam \u_clk_0|cnt[14] .output_mode = "reg_only";
defparam \u_clk_0|cnt[14] .register_cascade_mode = "off";
defparam \u_clk_0|cnt[14] .sum_lutc_input = "datac";
defparam \u_clk_0|cnt[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y2_N6
maxii_lcell \u_clk_0|Add0~75 (
// Equation(s):
// \u_clk_0|Add0~75_combout  = \u_clk_0|cnt [15] $ (((((!\u_clk_0|Add0~67  & \u_clk_0|Add0~72 ) # (\u_clk_0|Add0~67  & \u_clk_0|Add0~72COUT1_152 )))))
// \u_clk_0|Add0~77  = CARRY(((!\u_clk_0|Add0~72 )) # (!\u_clk_0|cnt [15]))
// \u_clk_0|Add0~77COUT1_153  = CARRY(((!\u_clk_0|Add0~72COUT1_152 )) # (!\u_clk_0|cnt [15]))

	.clk(gnd),
	.dataa(\u_clk_0|cnt [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_0|Add0~67 ),
	.cin0(\u_clk_0|Add0~72 ),
	.cin1(\u_clk_0|Add0~72COUT1_152 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Add0~75_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_0|Add0~77 ),
	.cout1(\u_clk_0|Add0~77COUT1_153 ));
// synopsys translate_off
defparam \u_clk_0|Add0~75 .cin0_used = "true";
defparam \u_clk_0|Add0~75 .cin1_used = "true";
defparam \u_clk_0|Add0~75 .cin_used = "true";
defparam \u_clk_0|Add0~75 .lut_mask = "5a5f";
defparam \u_clk_0|Add0~75 .operation_mode = "arithmetic";
defparam \u_clk_0|Add0~75 .output_mode = "comb_only";
defparam \u_clk_0|Add0~75 .register_cascade_mode = "off";
defparam \u_clk_0|Add0~75 .sum_lutc_input = "cin";
defparam \u_clk_0|Add0~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y1_N6
maxii_lcell \u_clk_0|cnt[15] (
// Equation(s):
// \u_clk_0|cnt [15] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_0|Add0~75_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_0|Add0~75_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_0|cnt [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|cnt[15] .lut_mask = "0000";
defparam \u_clk_0|cnt[15] .operation_mode = "normal";
defparam \u_clk_0|cnt[15] .output_mode = "reg_only";
defparam \u_clk_0|cnt[15] .register_cascade_mode = "off";
defparam \u_clk_0|cnt[15] .sum_lutc_input = "datac";
defparam \u_clk_0|cnt[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y2_N4
maxii_lcell \u_clk_0|Add0~65 (
// Equation(s):
// \u_clk_0|Add0~65_combout  = (\u_clk_0|cnt [13] $ (((!\u_clk_0|Add0~47  & \u_clk_0|Add0~62 ) # (\u_clk_0|Add0~47  & \u_clk_0|Add0~62COUT1_151 ))))
// \u_clk_0|Add0~67  = CARRY(((!\u_clk_0|Add0~62COUT1_151 ) # (!\u_clk_0|cnt [13])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_0|cnt [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_0|Add0~47 ),
	.cin0(\u_clk_0|Add0~62 ),
	.cin1(\u_clk_0|Add0~62COUT1_151 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Add0~65_combout ),
	.regout(),
	.cout(\u_clk_0|Add0~67 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|Add0~65 .cin0_used = "true";
defparam \u_clk_0|Add0~65 .cin1_used = "true";
defparam \u_clk_0|Add0~65 .cin_used = "true";
defparam \u_clk_0|Add0~65 .lut_mask = "3c3f";
defparam \u_clk_0|Add0~65 .operation_mode = "arithmetic";
defparam \u_clk_0|Add0~65 .output_mode = "comb_only";
defparam \u_clk_0|Add0~65 .register_cascade_mode = "off";
defparam \u_clk_0|Add0~65 .sum_lutc_input = "cin";
defparam \u_clk_0|Add0~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y1_N5
maxii_lcell \u_clk_0|cnt[13] (
// Equation(s):
// \u_clk_0|Equal0~3  = (\u_clk_0|cnt [12] & (!\u_clk_0|cnt [15] & (!C8_cnt[13] & !\u_clk_0|cnt [14])))
// \u_clk_0|cnt [13] = DFFEAS(\u_clk_0|Equal0~3 , GLOBAL(\clk~combout ), VCC, , , \u_clk_0|Add0~65_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_0|cnt [12]),
	.datab(\u_clk_0|cnt [15]),
	.datac(\u_clk_0|Add0~65_combout ),
	.datad(\u_clk_0|cnt [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Equal0~3 ),
	.regout(\u_clk_0|cnt [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|cnt[13] .lut_mask = "0002";
defparam \u_clk_0|cnt[13] .operation_mode = "normal";
defparam \u_clk_0|cnt[13] .output_mode = "reg_and_comb";
defparam \u_clk_0|cnt[13] .register_cascade_mode = "off";
defparam \u_clk_0|cnt[13] .sum_lutc_input = "qfbk";
defparam \u_clk_0|cnt[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y2_N7
maxii_lcell \u_clk_0|Add0~80 (
// Equation(s):
// \u_clk_0|Add0~80_combout  = (\u_clk_0|cnt [16] $ ((!(!\u_clk_0|Add0~67  & \u_clk_0|Add0~77 ) # (\u_clk_0|Add0~67  & \u_clk_0|Add0~77COUT1_153 ))))
// \u_clk_0|Add0~82  = CARRY(((\u_clk_0|cnt [16] & !\u_clk_0|Add0~77 )))
// \u_clk_0|Add0~82COUT1_154  = CARRY(((\u_clk_0|cnt [16] & !\u_clk_0|Add0~77COUT1_153 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_0|cnt [16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_0|Add0~67 ),
	.cin0(\u_clk_0|Add0~77 ),
	.cin1(\u_clk_0|Add0~77COUT1_153 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Add0~80_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_0|Add0~82 ),
	.cout1(\u_clk_0|Add0~82COUT1_154 ));
// synopsys translate_off
defparam \u_clk_0|Add0~80 .cin0_used = "true";
defparam \u_clk_0|Add0~80 .cin1_used = "true";
defparam \u_clk_0|Add0~80 .cin_used = "true";
defparam \u_clk_0|Add0~80 .lut_mask = "c30c";
defparam \u_clk_0|Add0~80 .operation_mode = "arithmetic";
defparam \u_clk_0|Add0~80 .output_mode = "comb_only";
defparam \u_clk_0|Add0~80 .register_cascade_mode = "off";
defparam \u_clk_0|Add0~80 .sum_lutc_input = "cin";
defparam \u_clk_0|Add0~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N7
maxii_lcell \u_clk_0|cnt[16] (
// Equation(s):
// \u_clk_0|cnt [16] = DFFEAS((((!\u_clk_0|Equal0~8_combout  & \u_clk_0|Add0~80_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_0|Equal0~8_combout ),
	.datad(\u_clk_0|Add0~80_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_0|cnt [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|cnt[16] .lut_mask = "0f00";
defparam \u_clk_0|cnt[16] .operation_mode = "normal";
defparam \u_clk_0|cnt[16] .output_mode = "reg_only";
defparam \u_clk_0|cnt[16] .register_cascade_mode = "off";
defparam \u_clk_0|cnt[16] .sum_lutc_input = "datac";
defparam \u_clk_0|cnt[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N8
maxii_lcell \u_clk_0|Add0~85 (
// Equation(s):
// \u_clk_0|Add0~85_combout  = \u_clk_0|cnt [17] $ (((((!\u_clk_0|Add0~67  & \u_clk_0|Add0~82 ) # (\u_clk_0|Add0~67  & \u_clk_0|Add0~82COUT1_154 )))))
// \u_clk_0|Add0~87  = CARRY(((!\u_clk_0|Add0~82 )) # (!\u_clk_0|cnt [17]))
// \u_clk_0|Add0~87COUT1_155  = CARRY(((!\u_clk_0|Add0~82COUT1_154 )) # (!\u_clk_0|cnt [17]))

	.clk(gnd),
	.dataa(\u_clk_0|cnt [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_0|Add0~67 ),
	.cin0(\u_clk_0|Add0~82 ),
	.cin1(\u_clk_0|Add0~82COUT1_154 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Add0~85_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_0|Add0~87 ),
	.cout1(\u_clk_0|Add0~87COUT1_155 ));
// synopsys translate_off
defparam \u_clk_0|Add0~85 .cin0_used = "true";
defparam \u_clk_0|Add0~85 .cin1_used = "true";
defparam \u_clk_0|Add0~85 .cin_used = "true";
defparam \u_clk_0|Add0~85 .lut_mask = "5a5f";
defparam \u_clk_0|Add0~85 .operation_mode = "arithmetic";
defparam \u_clk_0|Add0~85 .output_mode = "comb_only";
defparam \u_clk_0|Add0~85 .register_cascade_mode = "off";
defparam \u_clk_0|Add0~85 .sum_lutc_input = "cin";
defparam \u_clk_0|Add0~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N0
maxii_lcell \u_clk_0|cnt[17] (
// Equation(s):
// \u_clk_0|cnt [17] = DFFEAS(((\u_clk_0|Add0~85_combout  & ((!\u_clk_0|Equal0~8_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u_clk_0|Add0~85_combout ),
	.datac(vcc),
	.datad(\u_clk_0|Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_0|cnt [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|cnt[17] .lut_mask = "00cc";
defparam \u_clk_0|cnt[17] .operation_mode = "normal";
defparam \u_clk_0|cnt[17] .output_mode = "reg_only";
defparam \u_clk_0|cnt[17] .register_cascade_mode = "off";
defparam \u_clk_0|cnt[17] .sum_lutc_input = "datac";
defparam \u_clk_0|cnt[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N9
maxii_lcell \u_clk_0|Add0~90 (
// Equation(s):
// \u_clk_0|Add0~90_combout  = (\u_clk_0|cnt [18] $ ((!(!\u_clk_0|Add0~67  & \u_clk_0|Add0~87 ) # (\u_clk_0|Add0~67  & \u_clk_0|Add0~87COUT1_155 ))))
// \u_clk_0|Add0~92  = CARRY(((\u_clk_0|cnt [18] & !\u_clk_0|Add0~87COUT1_155 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_0|cnt [18]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_0|Add0~67 ),
	.cin0(\u_clk_0|Add0~87 ),
	.cin1(\u_clk_0|Add0~87COUT1_155 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Add0~90_combout ),
	.regout(),
	.cout(\u_clk_0|Add0~92 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|Add0~90 .cin0_used = "true";
defparam \u_clk_0|Add0~90 .cin1_used = "true";
defparam \u_clk_0|Add0~90 .cin_used = "true";
defparam \u_clk_0|Add0~90 .lut_mask = "c30c";
defparam \u_clk_0|Add0~90 .operation_mode = "arithmetic";
defparam \u_clk_0|Add0~90 .output_mode = "comb_only";
defparam \u_clk_0|Add0~90 .register_cascade_mode = "off";
defparam \u_clk_0|Add0~90 .sum_lutc_input = "cin";
defparam \u_clk_0|Add0~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N0
maxii_lcell \u_clk_0|Add0~95 (
// Equation(s):
// \u_clk_0|Add0~95_combout  = (\u_clk_0|cnt [19] $ ((\u_clk_0|Add0~92 )))
// \u_clk_0|Add0~97  = CARRY(((!\u_clk_0|Add0~92 ) # (!\u_clk_0|cnt [19])))
// \u_clk_0|Add0~97COUT1_156  = CARRY(((!\u_clk_0|Add0~92 ) # (!\u_clk_0|cnt [19])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_0|cnt [19]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_0|Add0~92 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Add0~95_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_0|Add0~97 ),
	.cout1(\u_clk_0|Add0~97COUT1_156 ));
// synopsys translate_off
defparam \u_clk_0|Add0~95 .cin_used = "true";
defparam \u_clk_0|Add0~95 .lut_mask = "3c3f";
defparam \u_clk_0|Add0~95 .operation_mode = "arithmetic";
defparam \u_clk_0|Add0~95 .output_mode = "comb_only";
defparam \u_clk_0|Add0~95 .register_cascade_mode = "off";
defparam \u_clk_0|Add0~95 .sum_lutc_input = "cin";
defparam \u_clk_0|Add0~95 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N8
maxii_lcell \u_clk_0|cnt[19] (
// Equation(s):
// \u_clk_0|cnt [19] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_0|Add0~95_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_0|Add0~95_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_0|cnt [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|cnt[19] .lut_mask = "0000";
defparam \u_clk_0|cnt[19] .operation_mode = "normal";
defparam \u_clk_0|cnt[19] .output_mode = "reg_only";
defparam \u_clk_0|cnt[19] .register_cascade_mode = "off";
defparam \u_clk_0|cnt[19] .sum_lutc_input = "datac";
defparam \u_clk_0|cnt[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y2_N5
maxii_lcell \u_clk_0|cnt[18] (
// Equation(s):
// \u_clk_0|Equal0~5  = (\u_clk_0|cnt [17] & (\u_clk_0|cnt [16] & (!C8_cnt[18] & !\u_clk_0|cnt [19])))
// \u_clk_0|cnt [18] = DFFEAS(\u_clk_0|Equal0~5 , GLOBAL(\clk~combout ), VCC, , , \u_clk_0|Add0~90_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_0|cnt [17]),
	.datab(\u_clk_0|cnt [16]),
	.datac(\u_clk_0|Add0~90_combout ),
	.datad(\u_clk_0|cnt [19]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Equal0~5 ),
	.regout(\u_clk_0|cnt [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|cnt[18] .lut_mask = "0008";
defparam \u_clk_0|cnt[18] .operation_mode = "normal";
defparam \u_clk_0|cnt[18] .output_mode = "reg_and_comb";
defparam \u_clk_0|cnt[18] .register_cascade_mode = "off";
defparam \u_clk_0|cnt[18] .sum_lutc_input = "qfbk";
defparam \u_clk_0|cnt[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y2_N1
maxii_lcell \u_clk_0|Add0~100 (
// Equation(s):
// \u_clk_0|Add0~100_combout  = \u_clk_0|cnt [20] $ ((((!(!\u_clk_0|Add0~92  & \u_clk_0|Add0~97 ) # (\u_clk_0|Add0~92  & \u_clk_0|Add0~97COUT1_156 )))))
// \u_clk_0|Add0~102  = CARRY((\u_clk_0|cnt [20] & ((!\u_clk_0|Add0~97 ))))
// \u_clk_0|Add0~102COUT1_157  = CARRY((\u_clk_0|cnt [20] & ((!\u_clk_0|Add0~97COUT1_156 ))))

	.clk(gnd),
	.dataa(\u_clk_0|cnt [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_0|Add0~92 ),
	.cin0(\u_clk_0|Add0~97 ),
	.cin1(\u_clk_0|Add0~97COUT1_156 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Add0~100_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_0|Add0~102 ),
	.cout1(\u_clk_0|Add0~102COUT1_157 ));
// synopsys translate_off
defparam \u_clk_0|Add0~100 .cin0_used = "true";
defparam \u_clk_0|Add0~100 .cin1_used = "true";
defparam \u_clk_0|Add0~100 .cin_used = "true";
defparam \u_clk_0|Add0~100 .lut_mask = "a50a";
defparam \u_clk_0|Add0~100 .operation_mode = "arithmetic";
defparam \u_clk_0|Add0~100 .output_mode = "comb_only";
defparam \u_clk_0|Add0~100 .register_cascade_mode = "off";
defparam \u_clk_0|Add0~100 .sum_lutc_input = "cin";
defparam \u_clk_0|Add0~100 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y2_N6
maxii_lcell \u_clk_0|cnt[20] (
// Equation(s):
// \u_clk_0|cnt [20] = DFFEAS((((\u_clk_0|Add0~100_combout  & !\u_clk_0|Equal0~8_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_0|Add0~100_combout ),
	.datad(\u_clk_0|Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_0|cnt [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|cnt[20] .lut_mask = "00f0";
defparam \u_clk_0|cnt[20] .operation_mode = "normal";
defparam \u_clk_0|cnt[20] .output_mode = "reg_only";
defparam \u_clk_0|cnt[20] .register_cascade_mode = "off";
defparam \u_clk_0|cnt[20] .sum_lutc_input = "datac";
defparam \u_clk_0|cnt[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N2
maxii_lcell \u_clk_0|Add0~105 (
// Equation(s):
// \u_clk_0|Add0~105_combout  = (\u_clk_0|cnt [21] $ (((!\u_clk_0|Add0~92  & \u_clk_0|Add0~102 ) # (\u_clk_0|Add0~92  & \u_clk_0|Add0~102COUT1_157 ))))
// \u_clk_0|Add0~107  = CARRY(((!\u_clk_0|Add0~102 ) # (!\u_clk_0|cnt [21])))
// \u_clk_0|Add0~107COUT1_158  = CARRY(((!\u_clk_0|Add0~102COUT1_157 ) # (!\u_clk_0|cnt [21])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_0|cnt [21]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_0|Add0~92 ),
	.cin0(\u_clk_0|Add0~102 ),
	.cin1(\u_clk_0|Add0~102COUT1_157 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Add0~105_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_0|Add0~107 ),
	.cout1(\u_clk_0|Add0~107COUT1_158 ));
// synopsys translate_off
defparam \u_clk_0|Add0~105 .cin0_used = "true";
defparam \u_clk_0|Add0~105 .cin1_used = "true";
defparam \u_clk_0|Add0~105 .cin_used = "true";
defparam \u_clk_0|Add0~105 .lut_mask = "3c3f";
defparam \u_clk_0|Add0~105 .operation_mode = "arithmetic";
defparam \u_clk_0|Add0~105 .output_mode = "comb_only";
defparam \u_clk_0|Add0~105 .register_cascade_mode = "off";
defparam \u_clk_0|Add0~105 .sum_lutc_input = "cin";
defparam \u_clk_0|Add0~105 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y2_N2
maxii_lcell \u_clk_0|cnt[21] (
// Equation(s):
// \u_clk_0|Equal0~6  = (\u_clk_0|cnt [20] & (!\u_clk_0|cnt [22] & (!C8_cnt[21] & !\u_clk_0|cnt [23])))
// \u_clk_0|cnt [21] = DFFEAS(\u_clk_0|Equal0~6 , GLOBAL(\clk~combout ), VCC, , , \u_clk_0|Add0~105_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_0|cnt [20]),
	.datab(\u_clk_0|cnt [22]),
	.datac(\u_clk_0|Add0~105_combout ),
	.datad(\u_clk_0|cnt [23]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Equal0~6 ),
	.regout(\u_clk_0|cnt [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|cnt[21] .lut_mask = "0002";
defparam \u_clk_0|cnt[21] .operation_mode = "normal";
defparam \u_clk_0|cnt[21] .output_mode = "reg_and_comb";
defparam \u_clk_0|cnt[21] .register_cascade_mode = "off";
defparam \u_clk_0|cnt[21] .sum_lutc_input = "qfbk";
defparam \u_clk_0|cnt[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y2_N3
maxii_lcell \u_clk_0|Add0~110 (
// Equation(s):
// \u_clk_0|Add0~110_combout  = \u_clk_0|cnt [22] $ ((((!(!\u_clk_0|Add0~92  & \u_clk_0|Add0~107 ) # (\u_clk_0|Add0~92  & \u_clk_0|Add0~107COUT1_158 )))))
// \u_clk_0|Add0~112  = CARRY((\u_clk_0|cnt [22] & ((!\u_clk_0|Add0~107 ))))
// \u_clk_0|Add0~112COUT1_159  = CARRY((\u_clk_0|cnt [22] & ((!\u_clk_0|Add0~107COUT1_158 ))))

	.clk(gnd),
	.dataa(\u_clk_0|cnt [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_0|Add0~92 ),
	.cin0(\u_clk_0|Add0~107 ),
	.cin1(\u_clk_0|Add0~107COUT1_158 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Add0~110_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_0|Add0~112 ),
	.cout1(\u_clk_0|Add0~112COUT1_159 ));
// synopsys translate_off
defparam \u_clk_0|Add0~110 .cin0_used = "true";
defparam \u_clk_0|Add0~110 .cin1_used = "true";
defparam \u_clk_0|Add0~110 .cin_used = "true";
defparam \u_clk_0|Add0~110 .lut_mask = "a50a";
defparam \u_clk_0|Add0~110 .operation_mode = "arithmetic";
defparam \u_clk_0|Add0~110 .output_mode = "comb_only";
defparam \u_clk_0|Add0~110 .register_cascade_mode = "off";
defparam \u_clk_0|Add0~110 .sum_lutc_input = "cin";
defparam \u_clk_0|Add0~110 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y2_N7
maxii_lcell \u_clk_0|cnt[22] (
// Equation(s):
// \u_clk_0|cnt [22] = DFFEAS((((\u_clk_0|Add0~110_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_0|Add0~110_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_0|cnt [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|cnt[22] .lut_mask = "ff00";
defparam \u_clk_0|cnt[22] .operation_mode = "normal";
defparam \u_clk_0|cnt[22] .output_mode = "reg_only";
defparam \u_clk_0|cnt[22] .register_cascade_mode = "off";
defparam \u_clk_0|cnt[22] .sum_lutc_input = "datac";
defparam \u_clk_0|cnt[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N4
maxii_lcell \u_clk_0|Add0~115 (
// Equation(s):
// \u_clk_0|Add0~115_combout  = \u_clk_0|cnt [23] $ (((((!\u_clk_0|Add0~92  & \u_clk_0|Add0~112 ) # (\u_clk_0|Add0~92  & \u_clk_0|Add0~112COUT1_159 )))))
// \u_clk_0|Add0~117  = CARRY(((!\u_clk_0|Add0~112COUT1_159 )) # (!\u_clk_0|cnt [23]))

	.clk(gnd),
	.dataa(\u_clk_0|cnt [23]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_0|Add0~92 ),
	.cin0(\u_clk_0|Add0~112 ),
	.cin1(\u_clk_0|Add0~112COUT1_159 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Add0~115_combout ),
	.regout(),
	.cout(\u_clk_0|Add0~117 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|Add0~115 .cin0_used = "true";
defparam \u_clk_0|Add0~115 .cin1_used = "true";
defparam \u_clk_0|Add0~115 .cin_used = "true";
defparam \u_clk_0|Add0~115 .lut_mask = "5a5f";
defparam \u_clk_0|Add0~115 .operation_mode = "arithmetic";
defparam \u_clk_0|Add0~115 .output_mode = "comb_only";
defparam \u_clk_0|Add0~115 .register_cascade_mode = "off";
defparam \u_clk_0|Add0~115 .sum_lutc_input = "cin";
defparam \u_clk_0|Add0~115 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y2_N3
maxii_lcell \u_clk_0|cnt[23] (
// Equation(s):
// \u_clk_0|cnt [23] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_0|Add0~115_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_0|Add0~115_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_0|cnt [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|cnt[23] .lut_mask = "0000";
defparam \u_clk_0|cnt[23] .operation_mode = "normal";
defparam \u_clk_0|cnt[23] .output_mode = "reg_only";
defparam \u_clk_0|cnt[23] .register_cascade_mode = "off";
defparam \u_clk_0|cnt[23] .sum_lutc_input = "datac";
defparam \u_clk_0|cnt[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y2_N5
maxii_lcell \u_clk_0|Add0~120 (
// Equation(s):
// \u_clk_0|Add0~120_combout  = (\u_clk_0|cnt [24] $ ((!\u_clk_0|Add0~117 )))
// \u_clk_0|Add0~122  = CARRY(((\u_clk_0|cnt [24] & !\u_clk_0|Add0~117 )))
// \u_clk_0|Add0~122COUT1_160  = CARRY(((\u_clk_0|cnt [24] & !\u_clk_0|Add0~117 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_0|cnt [24]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_0|Add0~117 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Add0~120_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_0|Add0~122 ),
	.cout1(\u_clk_0|Add0~122COUT1_160 ));
// synopsys translate_off
defparam \u_clk_0|Add0~120 .cin_used = "true";
defparam \u_clk_0|Add0~120 .lut_mask = "c30c";
defparam \u_clk_0|Add0~120 .operation_mode = "arithmetic";
defparam \u_clk_0|Add0~120 .output_mode = "comb_only";
defparam \u_clk_0|Add0~120 .register_cascade_mode = "off";
defparam \u_clk_0|Add0~120 .sum_lutc_input = "cin";
defparam \u_clk_0|Add0~120 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N6
maxii_lcell \u_clk_0|Add0~125 (
// Equation(s):
// \u_clk_0|Add0~125_combout  = (\u_clk_0|cnt [25] $ (((!\u_clk_0|Add0~117  & \u_clk_0|Add0~122 ) # (\u_clk_0|Add0~117  & \u_clk_0|Add0~122COUT1_160 ))))
// \u_clk_0|Add0~127  = CARRY(((!\u_clk_0|Add0~122 ) # (!\u_clk_0|cnt [25])))
// \u_clk_0|Add0~127COUT1_161  = CARRY(((!\u_clk_0|Add0~122COUT1_160 ) # (!\u_clk_0|cnt [25])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_0|cnt [25]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_0|Add0~117 ),
	.cin0(\u_clk_0|Add0~122 ),
	.cin1(\u_clk_0|Add0~122COUT1_160 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Add0~125_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_0|Add0~127 ),
	.cout1(\u_clk_0|Add0~127COUT1_161 ));
// synopsys translate_off
defparam \u_clk_0|Add0~125 .cin0_used = "true";
defparam \u_clk_0|Add0~125 .cin1_used = "true";
defparam \u_clk_0|Add0~125 .cin_used = "true";
defparam \u_clk_0|Add0~125 .lut_mask = "3c3f";
defparam \u_clk_0|Add0~125 .operation_mode = "arithmetic";
defparam \u_clk_0|Add0~125 .output_mode = "comb_only";
defparam \u_clk_0|Add0~125 .register_cascade_mode = "off";
defparam \u_clk_0|Add0~125 .sum_lutc_input = "cin";
defparam \u_clk_0|Add0~125 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N7
maxii_lcell \u_clk_0|Add0~130 (
// Equation(s):
// \u_clk_0|Add0~130_combout  = (\u_clk_0|cnt [26] $ ((!(!\u_clk_0|Add0~117  & \u_clk_0|Add0~127 ) # (\u_clk_0|Add0~117  & \u_clk_0|Add0~127COUT1_161 ))))
// \u_clk_0|Add0~132  = CARRY(((\u_clk_0|cnt [26] & !\u_clk_0|Add0~127 )))
// \u_clk_0|Add0~132COUT1_162  = CARRY(((\u_clk_0|cnt [26] & !\u_clk_0|Add0~127COUT1_161 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_0|cnt [26]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_0|Add0~117 ),
	.cin0(\u_clk_0|Add0~127 ),
	.cin1(\u_clk_0|Add0~127COUT1_161 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Add0~130_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_0|Add0~132 ),
	.cout1(\u_clk_0|Add0~132COUT1_162 ));
// synopsys translate_off
defparam \u_clk_0|Add0~130 .cin0_used = "true";
defparam \u_clk_0|Add0~130 .cin1_used = "true";
defparam \u_clk_0|Add0~130 .cin_used = "true";
defparam \u_clk_0|Add0~130 .lut_mask = "c30c";
defparam \u_clk_0|Add0~130 .operation_mode = "arithmetic";
defparam \u_clk_0|Add0~130 .output_mode = "comb_only";
defparam \u_clk_0|Add0~130 .register_cascade_mode = "off";
defparam \u_clk_0|Add0~130 .sum_lutc_input = "cin";
defparam \u_clk_0|Add0~130 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N9
maxii_lcell \u_clk_0|cnt[26] (
// Equation(s):
// \u_clk_0|cnt [26] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_0|Add0~130_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_0|Add0~130_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_0|cnt [26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|cnt[26] .lut_mask = "0000";
defparam \u_clk_0|cnt[26] .operation_mode = "normal";
defparam \u_clk_0|cnt[26] .output_mode = "reg_only";
defparam \u_clk_0|cnt[26] .register_cascade_mode = "off";
defparam \u_clk_0|cnt[26] .sum_lutc_input = "datac";
defparam \u_clk_0|cnt[26] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y2_N8
maxii_lcell \u_clk_0|Add0~135 (
// Equation(s):
// \u_clk_0|Add0~135_combout  = (((!\u_clk_0|Add0~117  & \u_clk_0|Add0~132 ) # (\u_clk_0|Add0~117  & \u_clk_0|Add0~132COUT1_162 ) $ (\u_clk_0|cnt [27])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_0|cnt [27]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_0|Add0~117 ),
	.cin0(\u_clk_0|Add0~132 ),
	.cin1(\u_clk_0|Add0~132COUT1_162 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Add0~135_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|Add0~135 .cin0_used = "true";
defparam \u_clk_0|Add0~135 .cin1_used = "true";
defparam \u_clk_0|Add0~135 .cin_used = "true";
defparam \u_clk_0|Add0~135 .lut_mask = "0ff0";
defparam \u_clk_0|Add0~135 .operation_mode = "normal";
defparam \u_clk_0|Add0~135 .output_mode = "comb_only";
defparam \u_clk_0|Add0~135 .register_cascade_mode = "off";
defparam \u_clk_0|Add0~135 .sum_lutc_input = "cin";
defparam \u_clk_0|Add0~135 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y2_N1
maxii_lcell \u_clk_0|cnt[27] (
// Equation(s):
// \u_clk_0|cnt [27] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_0|Add0~135_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_0|Add0~135_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_0|cnt [27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|cnt[27] .lut_mask = "0000";
defparam \u_clk_0|cnt[27] .operation_mode = "normal";
defparam \u_clk_0|cnt[27] .output_mode = "reg_only";
defparam \u_clk_0|cnt[27] .register_cascade_mode = "off";
defparam \u_clk_0|cnt[27] .sum_lutc_input = "datac";
defparam \u_clk_0|cnt[27] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y2_N8
maxii_lcell \u_clk_0|cnt[24] (
// Equation(s):
// \u_clk_0|Equal0~7  = (!\u_clk_0|cnt [25] & (!\u_clk_0|cnt [27] & (!C8_cnt[24] & !\u_clk_0|cnt [26])))
// \u_clk_0|cnt [24] = DFFEAS(\u_clk_0|Equal0~7 , GLOBAL(\clk~combout ), VCC, , , \u_clk_0|Add0~120_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_0|cnt [25]),
	.datab(\u_clk_0|cnt [27]),
	.datac(\u_clk_0|Add0~120_combout ),
	.datad(\u_clk_0|cnt [26]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Equal0~7 ),
	.regout(\u_clk_0|cnt [24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|cnt[24] .lut_mask = "0001";
defparam \u_clk_0|cnt[24] .operation_mode = "normal";
defparam \u_clk_0|cnt[24] .output_mode = "reg_and_comb";
defparam \u_clk_0|cnt[24] .register_cascade_mode = "off";
defparam \u_clk_0|cnt[24] .sum_lutc_input = "qfbk";
defparam \u_clk_0|cnt[24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y2_N5
maxii_lcell \u_clk_0|cnt[25] (
// Equation(s):
// \u_clk_0|cnt [25] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_0|Add0~125_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_0|Add0~125_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_0|cnt [25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|cnt[25] .lut_mask = "0000";
defparam \u_clk_0|cnt[25] .operation_mode = "normal";
defparam \u_clk_0|cnt[25] .output_mode = "reg_only";
defparam \u_clk_0|cnt[25] .register_cascade_mode = "off";
defparam \u_clk_0|cnt[25] .sum_lutc_input = "datac";
defparam \u_clk_0|cnt[25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y1_N3
maxii_lcell \u_clk_0|Equal0~4 (
// Equation(s):
// \u_clk_0|Equal0~4_combout  = (\u_clk_0|Equal0~2  & (\u_clk_0|Equal0~1  & (\u_clk_0|Equal0~0  & \u_clk_0|Equal0~3 )))

	.clk(gnd),
	.dataa(\u_clk_0|Equal0~2 ),
	.datab(\u_clk_0|Equal0~1 ),
	.datac(\u_clk_0|Equal0~0 ),
	.datad(\u_clk_0|Equal0~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Equal0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|Equal0~4 .lut_mask = "8000";
defparam \u_clk_0|Equal0~4 .operation_mode = "normal";
defparam \u_clk_0|Equal0~4 .output_mode = "comb_only";
defparam \u_clk_0|Equal0~4 .register_cascade_mode = "off";
defparam \u_clk_0|Equal0~4 .sum_lutc_input = "datac";
defparam \u_clk_0|Equal0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y1_N4
maxii_lcell \u_clk_0|Equal0~8 (
// Equation(s):
// \u_clk_0|Equal0~8_combout  = (\u_clk_0|Equal0~7  & (\u_clk_0|Equal0~6  & (\u_clk_0|Equal0~5  & \u_clk_0|Equal0~4_combout )))

	.clk(gnd),
	.dataa(\u_clk_0|Equal0~7 ),
	.datab(\u_clk_0|Equal0~6 ),
	.datac(\u_clk_0|Equal0~5 ),
	.datad(\u_clk_0|Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Equal0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|Equal0~8 .lut_mask = "8000";
defparam \u_clk_0|Equal0~8 .operation_mode = "normal";
defparam \u_clk_0|Equal0~8 .output_mode = "comb_only";
defparam \u_clk_0|Equal0~8 .register_cascade_mode = "off";
defparam \u_clk_0|Equal0~8 .sum_lutc_input = "datac";
defparam \u_clk_0|Equal0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y1_N0
maxii_lcell \u_clk_0|clkout (
// Equation(s):
// \u_clk_0|clkout~regout  = DFFEAS(((\u_clk_0|clkout~regout  $ (\u_clk_0|Equal0~8_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_0|clkout~regout ),
	.datad(\u_clk_0|Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_0|clkout~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|clkout .lut_mask = "0ff0";
defparam \u_clk_0|clkout .operation_mode = "normal";
defparam \u_clk_0|clkout .output_mode = "reg_only";
defparam \u_clk_0|clkout .register_cascade_mode = "off";
defparam \u_clk_0|clkout .sum_lutc_input = "datac";
defparam \u_clk_0|clkout .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N4
maxii_lcell \u_debounce|key_sec[0] (
// Equation(s):
// \u_debounce|key_sec [0] = DFFEAS((\BTN~combout [0]), GLOBAL(\clk~combout ), !\rst~combout , , \u_debounce|Equal0~5_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\BTN~combout [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_debounce|Equal0~5_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_debounce|key_sec [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_debounce|key_sec[0] .lut_mask = "aaaa";
defparam \u_debounce|key_sec[0] .operation_mode = "normal";
defparam \u_debounce|key_sec[0] .output_mode = "reg_only";
defparam \u_debounce|key_sec[0] .register_cascade_mode = "off";
defparam \u_debounce|key_sec[0] .sum_lutc_input = "datac";
defparam \u_debounce|key_sec[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N4
maxii_lcell \u_debounce|key_sec_pre[0] (
// Equation(s):
// \u_flag|flag[0]~6  = (\u_flag|flag [1] & (\u_debounce|key_sec [0] & (!D1_key_sec_pre[0] & !\u_flag|always0~4 )))

	.clk(\clk~combout ),
	.dataa(\u_flag|flag [1]),
	.datab(\u_debounce|key_sec [0]),
	.datac(\u_debounce|key_sec [0]),
	.datad(\u_flag|always0~4 ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_flag|flag[0]~6 ),
	.regout(\u_debounce|key_sec_pre [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_debounce|key_sec_pre[0] .lut_mask = "0008";
defparam \u_debounce|key_sec_pre[0] .operation_mode = "normal";
defparam \u_debounce|key_sec_pre[0] .output_mode = "comb_only";
defparam \u_debounce|key_sec_pre[0] .register_cascade_mode = "off";
defparam \u_debounce|key_sec_pre[0] .sum_lutc_input = "qfbk";
defparam \u_debounce|key_sec_pre[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y6_N5
maxii_lcell \u_flag|flag[0] (
// Equation(s):
// \u_flag|flag [0] = DFFEAS((\u_flag|flag [0]) # ((\u_flag|flag[0]~6  & (\u_flag|flag[0]~3_combout  & !\u_flag|always0~3 ))), GLOBAL(\clk~combout ), !\rst~combout , , , , , , )

	.clk(\clk~combout ),
	.dataa(\u_flag|flag[0]~6 ),
	.datab(\u_flag|flag [0]),
	.datac(\u_flag|flag[0]~3_combout ),
	.datad(\u_flag|always0~3 ),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_flag|flag [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_flag|flag[0] .lut_mask = "ccec";
defparam \u_flag|flag[0] .operation_mode = "normal";
defparam \u_flag|flag[0] .output_mode = "reg_only";
defparam \u_flag|flag[0] .register_cascade_mode = "off";
defparam \u_flag|flag[0] .sum_lutc_input = "datac";
defparam \u_flag|flag[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N9
maxii_lcell \u_sequencer_num_0|code[0] (
// Equation(s):
// \u_sequencer_num_0|code [0] = DFFEAS((((!\u_sequencer_num_0|code [0]))), GLOBAL(\u_clk_0|clkout~regout ), !\rst~combout , , !\u_flag|flag [0], , , , )

	.clk(\u_clk_0|clkout~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_sequencer_num_0|code [0]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u_flag|flag [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_sequencer_num_0|code [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_sequencer_num_0|code[0] .lut_mask = "00ff";
defparam \u_sequencer_num_0|code[0] .operation_mode = "normal";
defparam \u_sequencer_num_0|code[0] .output_mode = "reg_only";
defparam \u_sequencer_num_0|code[0] .register_cascade_mode = "off";
defparam \u_sequencer_num_0|code[0] .sum_lutc_input = "datac";
defparam \u_sequencer_num_0|code[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N3
maxii_lcell \u_sequencer_num_0|code[2] (
// Equation(s):
// \u_sequencer_num_0|code [2] = DFFEAS(\u_sequencer_num_0|code [2] $ (((!\u_flag|flag [0] & (\u_sequencer_num_0|code [0] & \u_sequencer_num_0|code [1])))), GLOBAL(\u_clk_0|clkout~regout ), !\rst~combout , , , , , , )

	.clk(\u_clk_0|clkout~regout ),
	.dataa(\u_sequencer_num_0|code [2]),
	.datab(\u_flag|flag [0]),
	.datac(\u_sequencer_num_0|code [0]),
	.datad(\u_sequencer_num_0|code [1]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_sequencer_num_0|code [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_sequencer_num_0|code[2] .lut_mask = "9aaa";
defparam \u_sequencer_num_0|code[2] .operation_mode = "normal";
defparam \u_sequencer_num_0|code[2] .output_mode = "reg_only";
defparam \u_sequencer_num_0|code[2] .register_cascade_mode = "off";
defparam \u_sequencer_num_0|code[2] .sum_lutc_input = "datac";
defparam \u_sequencer_num_0|code[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N0
maxii_lcell \u_sequencer_num_0|code[1] (
// Equation(s):
// \u_sequencer_num_0|code [1] = DFFEAS((\u_sequencer_num_0|code [0] & (!\u_sequencer_num_0|code [1] & ((\u_sequencer_num_0|code [2]) # (!\u_sequencer_num_0|code [3])))) # (!\u_sequencer_num_0|code [0] & (((\u_sequencer_num_0|code [1])))), 
// GLOBAL(\u_clk_0|clkout~regout ), !\rst~combout , , !\u_flag|flag [0], , , , )

	.clk(\u_clk_0|clkout~regout ),
	.dataa(\u_sequencer_num_0|code [3]),
	.datab(\u_sequencer_num_0|code [0]),
	.datac(\u_sequencer_num_0|code [1]),
	.datad(\u_sequencer_num_0|code [2]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u_flag|flag [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_sequencer_num_0|code [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_sequencer_num_0|code[1] .lut_mask = "3c34";
defparam \u_sequencer_num_0|code[1] .operation_mode = "normal";
defparam \u_sequencer_num_0|code[1] .output_mode = "reg_only";
defparam \u_sequencer_num_0|code[1] .register_cascade_mode = "off";
defparam \u_sequencer_num_0|code[1] .sum_lutc_input = "datac";
defparam \u_sequencer_num_0|code[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N6
maxii_lcell \u_sequencer_num_0|code[3] (
// Equation(s):
// \u_sequencer_num_0|code [3] = DFFEAS((\u_sequencer_num_0|code [3] & ((\u_sequencer_num_0|code [1] $ (\u_sequencer_num_0|code [2])) # (!\u_sequencer_num_0|code [0]))) # (!\u_sequencer_num_0|code [3] & (\u_sequencer_num_0|code [0] & (\u_sequencer_num_0|code 
// [1] & \u_sequencer_num_0|code [2]))), GLOBAL(\u_clk_0|clkout~regout ), !\rst~combout , , !\u_flag|flag [0], , , , )

	.clk(\u_clk_0|clkout~regout ),
	.dataa(\u_sequencer_num_0|code [3]),
	.datab(\u_sequencer_num_0|code [0]),
	.datac(\u_sequencer_num_0|code [1]),
	.datad(\u_sequencer_num_0|code [2]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u_flag|flag [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_sequencer_num_0|code [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_sequencer_num_0|code[3] .lut_mask = "6aa2";
defparam \u_sequencer_num_0|code[3] .operation_mode = "normal";
defparam \u_sequencer_num_0|code[3] .output_mode = "reg_only";
defparam \u_sequencer_num_0|code[3] .register_cascade_mode = "off";
defparam \u_sequencer_num_0|code[3] .sum_lutc_input = "datac";
defparam \u_sequencer_num_0|code[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N6
maxii_lcell \u_decode_seg|Mux6~0 (
// Equation(s):
// \u_decode_seg|Mux6~0_combout  = (\u_decode_seg|cath_control [1] & (((\u2|cnt [0])))) # (!\u_decode_seg|cath_control [1] & ((\u2|cnt [0] & (\u_sequencer_num_1|code [3])) # (!\u2|cnt [0] & ((\u_sequencer_num_0|code [3])))))

	.clk(gnd),
	.dataa(\u_decode_seg|cath_control [1]),
	.datab(\u_sequencer_num_1|code [3]),
	.datac(\u_sequencer_num_0|code [3]),
	.datad(\u2|cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_decode_seg|Mux6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_decode_seg|Mux6~0 .lut_mask = "ee50";
defparam \u_decode_seg|Mux6~0 .operation_mode = "normal";
defparam \u_decode_seg|Mux6~0 .output_mode = "comb_only";
defparam \u_decode_seg|Mux6~0 .register_cascade_mode = "off";
defparam \u_decode_seg|Mux6~0 .sum_lutc_input = "datac";
defparam \u_decode_seg|Mux6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N7
maxii_lcell \u_decode_seg|Mux6~1 (
// Equation(s):
// \u_decode_seg|Mux6~1_combout  = (\u_decode_seg|cath_control [1] & ((\u_decode_seg|Mux6~0_combout  & ((\u_sequencer_num_3|code [3]))) # (!\u_decode_seg|Mux6~0_combout  & (\u_sequencer_num_2|code [3])))) # (!\u_decode_seg|cath_control [1] & 
// (((\u_decode_seg|Mux6~0_combout ))))

	.clk(gnd),
	.dataa(\u_decode_seg|cath_control [1]),
	.datab(\u_sequencer_num_2|code [3]),
	.datac(\u_sequencer_num_3|code [3]),
	.datad(\u_decode_seg|Mux6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_decode_seg|Mux6~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_decode_seg|Mux6~1 .lut_mask = "f588";
defparam \u_decode_seg|Mux6~1 .operation_mode = "normal";
defparam \u_decode_seg|Mux6~1 .output_mode = "comb_only";
defparam \u_decode_seg|Mux6~1 .register_cascade_mode = "off";
defparam \u_decode_seg|Mux6~1 .sum_lutc_input = "datac";
defparam \u_decode_seg|Mux6~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N1
maxii_lcell \u_clk_4|Add0~45 (
// Equation(s):
// \u_clk_4|Add0~45_combout  = (!\u_clk_4|cnt [0])
// \u_clk_4|Add0~47  = CARRY((\u_clk_4|cnt [0]))
// \u_clk_4|Add0~47COUT1_141  = CARRY((\u_clk_4|cnt [0]))

	.clk(gnd),
	.dataa(\u_clk_4|cnt [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Add0~45_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_4|Add0~47 ),
	.cout1(\u_clk_4|Add0~47COUT1_141 ));
// synopsys translate_off
defparam \u_clk_4|Add0~45 .lut_mask = "55aa";
defparam \u_clk_4|Add0~45 .operation_mode = "arithmetic";
defparam \u_clk_4|Add0~45 .output_mode = "comb_only";
defparam \u_clk_4|Add0~45 .register_cascade_mode = "off";
defparam \u_clk_4|Add0~45 .sum_lutc_input = "datac";
defparam \u_clk_4|Add0~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N5
maxii_lcell \u_clk_4|cnt[0] (
// Equation(s):
// \u_clk_4|cnt [0] = DFFEAS((((\u_clk_4|Add0~45_combout  & !\u_clk_4|Equal0~8_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_4|Add0~45_combout ),
	.datad(\u_clk_4|Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_4|cnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|cnt[0] .lut_mask = "00f0";
defparam \u_clk_4|cnt[0] .operation_mode = "normal";
defparam \u_clk_4|cnt[0] .output_mode = "reg_only";
defparam \u_clk_4|cnt[0] .register_cascade_mode = "off";
defparam \u_clk_4|cnt[0] .sum_lutc_input = "datac";
defparam \u_clk_4|cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N5
maxii_lcell \u_clk_4|Add0~25 (
// Equation(s):
// \u_clk_4|Add0~25_combout  = (\u_clk_4|cnt [4] $ ((!\u_clk_4|Add0~32 )))
// \u_clk_4|Add0~27  = CARRY(((\u_clk_4|cnt [4] & !\u_clk_4|Add0~32 )))
// \u_clk_4|Add0~27COUT1_144  = CARRY(((\u_clk_4|cnt [4] & !\u_clk_4|Add0~32 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_4|cnt [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_4|Add0~32 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_4|Add0~27 ),
	.cout1(\u_clk_4|Add0~27COUT1_144 ));
// synopsys translate_off
defparam \u_clk_4|Add0~25 .cin_used = "true";
defparam \u_clk_4|Add0~25 .lut_mask = "c30c";
defparam \u_clk_4|Add0~25 .operation_mode = "arithmetic";
defparam \u_clk_4|Add0~25 .output_mode = "comb_only";
defparam \u_clk_4|Add0~25 .register_cascade_mode = "off";
defparam \u_clk_4|Add0~25 .sum_lutc_input = "cin";
defparam \u_clk_4|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N7
maxii_lcell \u_clk_4|cnt[4] (
// Equation(s):
// \u_clk_4|Equal0~1  = (\u_clk_4|cnt [5] & (!\u_clk_4|cnt [3] & (!C4_cnt[4] & !\u_clk_4|cnt [2])))
// \u_clk_4|cnt [4] = DFFEAS(\u_clk_4|Equal0~1 , GLOBAL(\clk~combout ), VCC, , , \u_clk_4|Add0~25_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_4|cnt [5]),
	.datab(\u_clk_4|cnt [3]),
	.datac(\u_clk_4|Add0~25_combout ),
	.datad(\u_clk_4|cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Equal0~1 ),
	.regout(\u_clk_4|cnt [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|cnt[4] .lut_mask = "0002";
defparam \u_clk_4|cnt[4] .operation_mode = "normal";
defparam \u_clk_4|cnt[4] .output_mode = "reg_and_comb";
defparam \u_clk_4|cnt[4] .register_cascade_mode = "off";
defparam \u_clk_4|cnt[4] .sum_lutc_input = "qfbk";
defparam \u_clk_4|cnt[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N6
maxii_lcell \u_clk_4|Add0~20 (
// Equation(s):
// \u_clk_4|Add0~20_combout  = (\u_clk_4|cnt [5] $ (((!\u_clk_4|Add0~32  & \u_clk_4|Add0~27 ) # (\u_clk_4|Add0~32  & \u_clk_4|Add0~27COUT1_144 ))))
// \u_clk_4|Add0~22  = CARRY(((!\u_clk_4|Add0~27 ) # (!\u_clk_4|cnt [5])))
// \u_clk_4|Add0~22COUT1_145  = CARRY(((!\u_clk_4|Add0~27COUT1_144 ) # (!\u_clk_4|cnt [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_4|cnt [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_4|Add0~32 ),
	.cin0(\u_clk_4|Add0~27 ),
	.cin1(\u_clk_4|Add0~27COUT1_144 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Add0~20_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_4|Add0~22 ),
	.cout1(\u_clk_4|Add0~22COUT1_145 ));
// synopsys translate_off
defparam \u_clk_4|Add0~20 .cin0_used = "true";
defparam \u_clk_4|Add0~20 .cin1_used = "true";
defparam \u_clk_4|Add0~20 .cin_used = "true";
defparam \u_clk_4|Add0~20 .lut_mask = "3c3f";
defparam \u_clk_4|Add0~20 .operation_mode = "arithmetic";
defparam \u_clk_4|Add0~20 .output_mode = "comb_only";
defparam \u_clk_4|Add0~20 .register_cascade_mode = "off";
defparam \u_clk_4|Add0~20 .sum_lutc_input = "cin";
defparam \u_clk_4|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N6
maxii_lcell \u_clk_4|cnt[5] (
// Equation(s):
// \u_clk_4|cnt [5] = DFFEAS((((\u_clk_4|Add0~20_combout  & !\u_clk_4|Equal0~8_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_4|Add0~20_combout ),
	.datad(\u_clk_4|Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_4|cnt [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|cnt[5] .lut_mask = "00f0";
defparam \u_clk_4|cnt[5] .operation_mode = "normal";
defparam \u_clk_4|cnt[5] .output_mode = "reg_only";
defparam \u_clk_4|cnt[5] .register_cascade_mode = "off";
defparam \u_clk_4|cnt[5] .sum_lutc_input = "datac";
defparam \u_clk_4|cnt[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N7
maxii_lcell \u_clk_4|Add0~5 (
// Equation(s):
// \u_clk_4|Add0~5_combout  = (\u_clk_4|cnt [6] $ ((!(!\u_clk_4|Add0~32  & \u_clk_4|Add0~22 ) # (\u_clk_4|Add0~32  & \u_clk_4|Add0~22COUT1_145 ))))
// \u_clk_4|Add0~7  = CARRY(((\u_clk_4|cnt [6] & !\u_clk_4|Add0~22 )))
// \u_clk_4|Add0~7COUT1_146  = CARRY(((\u_clk_4|cnt [6] & !\u_clk_4|Add0~22COUT1_145 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_4|cnt [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_4|Add0~32 ),
	.cin0(\u_clk_4|Add0~22 ),
	.cin1(\u_clk_4|Add0~22COUT1_145 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_4|Add0~7 ),
	.cout1(\u_clk_4|Add0~7COUT1_146 ));
// synopsys translate_off
defparam \u_clk_4|Add0~5 .cin0_used = "true";
defparam \u_clk_4|Add0~5 .cin1_used = "true";
defparam \u_clk_4|Add0~5 .cin_used = "true";
defparam \u_clk_4|Add0~5 .lut_mask = "c30c";
defparam \u_clk_4|Add0~5 .operation_mode = "arithmetic";
defparam \u_clk_4|Add0~5 .output_mode = "comb_only";
defparam \u_clk_4|Add0~5 .register_cascade_mode = "off";
defparam \u_clk_4|Add0~5 .sum_lutc_input = "cin";
defparam \u_clk_4|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N1
maxii_lcell \u_clk_4|cnt[6] (
// Equation(s):
// \u_clk_4|cnt [6] = DFFEAS((((!\u_clk_4|Equal0~8_combout  & \u_clk_4|Add0~5_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_4|Equal0~8_combout ),
	.datad(\u_clk_4|Add0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_4|cnt [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|cnt[6] .lut_mask = "0f00";
defparam \u_clk_4|cnt[6] .operation_mode = "normal";
defparam \u_clk_4|cnt[6] .output_mode = "reg_only";
defparam \u_clk_4|cnt[6] .register_cascade_mode = "off";
defparam \u_clk_4|cnt[6] .sum_lutc_input = "datac";
defparam \u_clk_4|cnt[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N8
maxii_lcell \u_clk_4|Add0~0 (
// Equation(s):
// \u_clk_4|Add0~0_combout  = (\u_clk_4|cnt [7] $ (((!\u_clk_4|Add0~32  & \u_clk_4|Add0~7 ) # (\u_clk_4|Add0~32  & \u_clk_4|Add0~7COUT1_146 ))))
// \u_clk_4|Add0~2  = CARRY(((!\u_clk_4|Add0~7 ) # (!\u_clk_4|cnt [7])))
// \u_clk_4|Add0~2COUT1_147  = CARRY(((!\u_clk_4|Add0~7COUT1_146 ) # (!\u_clk_4|cnt [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_4|cnt [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_4|Add0~32 ),
	.cin0(\u_clk_4|Add0~7 ),
	.cin1(\u_clk_4|Add0~7COUT1_146 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_4|Add0~2 ),
	.cout1(\u_clk_4|Add0~2COUT1_147 ));
// synopsys translate_off
defparam \u_clk_4|Add0~0 .cin0_used = "true";
defparam \u_clk_4|Add0~0 .cin1_used = "true";
defparam \u_clk_4|Add0~0 .cin_used = "true";
defparam \u_clk_4|Add0~0 .lut_mask = "3c3f";
defparam \u_clk_4|Add0~0 .operation_mode = "arithmetic";
defparam \u_clk_4|Add0~0 .output_mode = "comb_only";
defparam \u_clk_4|Add0~0 .register_cascade_mode = "off";
defparam \u_clk_4|Add0~0 .sum_lutc_input = "cin";
defparam \u_clk_4|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N4
maxii_lcell \u_clk_4|cnt[7] (
// Equation(s):
// \u_clk_4|cnt [7] = DFFEAS((((!\u_clk_4|Equal0~8_combout  & \u_clk_4|Add0~0_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_4|Equal0~8_combout ),
	.datad(\u_clk_4|Add0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_4|cnt [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|cnt[7] .lut_mask = "0f00";
defparam \u_clk_4|cnt[7] .operation_mode = "normal";
defparam \u_clk_4|cnt[7] .output_mode = "reg_only";
defparam \u_clk_4|cnt[7] .register_cascade_mode = "off";
defparam \u_clk_4|cnt[7] .sum_lutc_input = "datac";
defparam \u_clk_4|cnt[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N0
maxii_lcell \u_clk_4|Add0~10 (
// Equation(s):
// \u_clk_4|Add0~10_combout  = (\u_clk_4|cnt [9] $ ((\u_clk_4|Add0~17 )))
// \u_clk_4|Add0~12  = CARRY(((!\u_clk_4|Add0~17 ) # (!\u_clk_4|cnt [9])))
// \u_clk_4|Add0~12COUT1_148  = CARRY(((!\u_clk_4|Add0~17 ) # (!\u_clk_4|cnt [9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_4|cnt [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_4|Add0~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_4|Add0~12 ),
	.cout1(\u_clk_4|Add0~12COUT1_148 ));
// synopsys translate_off
defparam \u_clk_4|Add0~10 .cin_used = "true";
defparam \u_clk_4|Add0~10 .lut_mask = "3c3f";
defparam \u_clk_4|Add0~10 .operation_mode = "arithmetic";
defparam \u_clk_4|Add0~10 .output_mode = "comb_only";
defparam \u_clk_4|Add0~10 .register_cascade_mode = "off";
defparam \u_clk_4|Add0~10 .sum_lutc_input = "cin";
defparam \u_clk_4|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N2
maxii_lcell \u_clk_4|cnt[9] (
// Equation(s):
// \u_clk_4|Equal0~0  = (\u_clk_4|cnt [7] & (\u_clk_4|cnt [6] & (!C4_cnt[9] & !\u_clk_4|cnt [8])))
// \u_clk_4|cnt [9] = DFFEAS(\u_clk_4|Equal0~0 , GLOBAL(\clk~combout ), VCC, , , \u_clk_4|Add0~10_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_4|cnt [7]),
	.datab(\u_clk_4|cnt [6]),
	.datac(\u_clk_4|Add0~10_combout ),
	.datad(\u_clk_4|cnt [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Equal0~0 ),
	.regout(\u_clk_4|cnt [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|cnt[9] .lut_mask = "0008";
defparam \u_clk_4|cnt[9] .operation_mode = "normal";
defparam \u_clk_4|cnt[9] .output_mode = "reg_and_comb";
defparam \u_clk_4|cnt[9] .register_cascade_mode = "off";
defparam \u_clk_4|cnt[9] .sum_lutc_input = "qfbk";
defparam \u_clk_4|cnt[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N1
maxii_lcell \u_clk_4|Add0~50 (
// Equation(s):
// \u_clk_4|Add0~50_combout  = \u_clk_4|cnt [10] $ ((((!(!\u_clk_4|Add0~17  & \u_clk_4|Add0~12 ) # (\u_clk_4|Add0~17  & \u_clk_4|Add0~12COUT1_148 )))))
// \u_clk_4|Add0~52  = CARRY((\u_clk_4|cnt [10] & ((!\u_clk_4|Add0~12 ))))
// \u_clk_4|Add0~52COUT1_149  = CARRY((\u_clk_4|cnt [10] & ((!\u_clk_4|Add0~12COUT1_148 ))))

	.clk(gnd),
	.dataa(\u_clk_4|cnt [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_4|Add0~17 ),
	.cin0(\u_clk_4|Add0~12 ),
	.cin1(\u_clk_4|Add0~12COUT1_148 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Add0~50_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_4|Add0~52 ),
	.cout1(\u_clk_4|Add0~52COUT1_149 ));
// synopsys translate_off
defparam \u_clk_4|Add0~50 .cin0_used = "true";
defparam \u_clk_4|Add0~50 .cin1_used = "true";
defparam \u_clk_4|Add0~50 .cin_used = "true";
defparam \u_clk_4|Add0~50 .lut_mask = "a50a";
defparam \u_clk_4|Add0~50 .operation_mode = "arithmetic";
defparam \u_clk_4|Add0~50 .output_mode = "comb_only";
defparam \u_clk_4|Add0~50 .register_cascade_mode = "off";
defparam \u_clk_4|Add0~50 .sum_lutc_input = "cin";
defparam \u_clk_4|Add0~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N0
maxii_lcell \u_clk_4|cnt[10] (
// Equation(s):
// \u_clk_4|cnt [10] = DFFEAS((((\u_clk_4|Add0~50_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_4|Add0~50_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_4|cnt [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|cnt[10] .lut_mask = "ff00";
defparam \u_clk_4|cnt[10] .operation_mode = "normal";
defparam \u_clk_4|cnt[10] .output_mode = "reg_only";
defparam \u_clk_4|cnt[10] .register_cascade_mode = "off";
defparam \u_clk_4|cnt[10] .sum_lutc_input = "datac";
defparam \u_clk_4|cnt[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N2
maxii_lcell \u_clk_4|Add0~55 (
// Equation(s):
// \u_clk_4|Add0~55_combout  = (\u_clk_4|cnt [11] $ (((!\u_clk_4|Add0~17  & \u_clk_4|Add0~52 ) # (\u_clk_4|Add0~17  & \u_clk_4|Add0~52COUT1_149 ))))
// \u_clk_4|Add0~57  = CARRY(((!\u_clk_4|Add0~52 ) # (!\u_clk_4|cnt [11])))
// \u_clk_4|Add0~57COUT1_150  = CARRY(((!\u_clk_4|Add0~52COUT1_149 ) # (!\u_clk_4|cnt [11])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_4|cnt [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_4|Add0~17 ),
	.cin0(\u_clk_4|Add0~52 ),
	.cin1(\u_clk_4|Add0~52COUT1_149 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Add0~55_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_4|Add0~57 ),
	.cout1(\u_clk_4|Add0~57COUT1_150 ));
// synopsys translate_off
defparam \u_clk_4|Add0~55 .cin0_used = "true";
defparam \u_clk_4|Add0~55 .cin1_used = "true";
defparam \u_clk_4|Add0~55 .cin_used = "true";
defparam \u_clk_4|Add0~55 .lut_mask = "3c3f";
defparam \u_clk_4|Add0~55 .operation_mode = "arithmetic";
defparam \u_clk_4|Add0~55 .output_mode = "comb_only";
defparam \u_clk_4|Add0~55 .register_cascade_mode = "off";
defparam \u_clk_4|Add0~55 .sum_lutc_input = "cin";
defparam \u_clk_4|Add0~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N4
maxii_lcell \u_clk_4|cnt[11] (
// Equation(s):
// \u_clk_4|cnt [11] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_4|Add0~55_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_4|Add0~55_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_4|cnt [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|cnt[11] .lut_mask = "0000";
defparam \u_clk_4|cnt[11] .operation_mode = "normal";
defparam \u_clk_4|cnt[11] .output_mode = "reg_only";
defparam \u_clk_4|cnt[11] .register_cascade_mode = "off";
defparam \u_clk_4|cnt[11] .sum_lutc_input = "datac";
defparam \u_clk_4|cnt[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N2
maxii_lcell \u_clk_4|Add0~40 (
// Equation(s):
// \u_clk_4|Add0~40_combout  = \u_clk_4|cnt [1] $ ((((\u_clk_4|Add0~47 ))))
// \u_clk_4|Add0~42  = CARRY(((!\u_clk_4|Add0~47 )) # (!\u_clk_4|cnt [1]))
// \u_clk_4|Add0~42COUT1_142  = CARRY(((!\u_clk_4|Add0~47COUT1_141 )) # (!\u_clk_4|cnt [1]))

	.clk(gnd),
	.dataa(\u_clk_4|cnt [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u_clk_4|Add0~47 ),
	.cin1(\u_clk_4|Add0~47COUT1_141 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Add0~40_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_4|Add0~42 ),
	.cout1(\u_clk_4|Add0~42COUT1_142 ));
// synopsys translate_off
defparam \u_clk_4|Add0~40 .cin0_used = "true";
defparam \u_clk_4|Add0~40 .cin1_used = "true";
defparam \u_clk_4|Add0~40 .lut_mask = "5a5f";
defparam \u_clk_4|Add0~40 .operation_mode = "arithmetic";
defparam \u_clk_4|Add0~40 .output_mode = "comb_only";
defparam \u_clk_4|Add0~40 .register_cascade_mode = "off";
defparam \u_clk_4|Add0~40 .sum_lutc_input = "cin";
defparam \u_clk_4|Add0~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N9
maxii_lcell \u_clk_4|cnt[1] (
// Equation(s):
// \u_clk_4|Equal0~2  = (!\u_clk_4|cnt [0] & (!\u_clk_4|cnt [11] & (!C4_cnt[1] & !\u_clk_4|cnt [10])))
// \u_clk_4|cnt [1] = DFFEAS(\u_clk_4|Equal0~2 , GLOBAL(\clk~combout ), VCC, , , \u_clk_4|Add0~40_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_4|cnt [0]),
	.datab(\u_clk_4|cnt [11]),
	.datac(\u_clk_4|Add0~40_combout ),
	.datad(\u_clk_4|cnt [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Equal0~2 ),
	.regout(\u_clk_4|cnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|cnt[1] .lut_mask = "0001";
defparam \u_clk_4|cnt[1] .operation_mode = "normal";
defparam \u_clk_4|cnt[1] .output_mode = "reg_and_comb";
defparam \u_clk_4|cnt[1] .register_cascade_mode = "off";
defparam \u_clk_4|cnt[1] .sum_lutc_input = "qfbk";
defparam \u_clk_4|cnt[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N3
maxii_lcell \u_clk_4|Add0~35 (
// Equation(s):
// \u_clk_4|Add0~35_combout  = (\u_clk_4|cnt [2] $ ((!\u_clk_4|Add0~42 )))
// \u_clk_4|Add0~37  = CARRY(((\u_clk_4|cnt [2] & !\u_clk_4|Add0~42 )))
// \u_clk_4|Add0~37COUT1_143  = CARRY(((\u_clk_4|cnt [2] & !\u_clk_4|Add0~42COUT1_142 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_4|cnt [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u_clk_4|Add0~42 ),
	.cin1(\u_clk_4|Add0~42COUT1_142 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Add0~35_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_4|Add0~37 ),
	.cout1(\u_clk_4|Add0~37COUT1_143 ));
// synopsys translate_off
defparam \u_clk_4|Add0~35 .cin0_used = "true";
defparam \u_clk_4|Add0~35 .cin1_used = "true";
defparam \u_clk_4|Add0~35 .lut_mask = "c30c";
defparam \u_clk_4|Add0~35 .operation_mode = "arithmetic";
defparam \u_clk_4|Add0~35 .output_mode = "comb_only";
defparam \u_clk_4|Add0~35 .register_cascade_mode = "off";
defparam \u_clk_4|Add0~35 .sum_lutc_input = "cin";
defparam \u_clk_4|Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N3
maxii_lcell \u_clk_4|cnt[2] (
// Equation(s):
// \u_clk_4|cnt [2] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_4|Add0~35_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_4|Add0~35_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_4|cnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|cnt[2] .lut_mask = "0000";
defparam \u_clk_4|cnt[2] .operation_mode = "normal";
defparam \u_clk_4|cnt[2] .output_mode = "reg_only";
defparam \u_clk_4|cnt[2] .register_cascade_mode = "off";
defparam \u_clk_4|cnt[2] .sum_lutc_input = "datac";
defparam \u_clk_4|cnt[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y7_N4
maxii_lcell \u_clk_4|Add0~30 (
// Equation(s):
// \u_clk_4|Add0~30_combout  = \u_clk_4|cnt [3] $ ((((\u_clk_4|Add0~37 ))))
// \u_clk_4|Add0~32  = CARRY(((!\u_clk_4|Add0~37COUT1_143 )) # (!\u_clk_4|cnt [3]))

	.clk(gnd),
	.dataa(\u_clk_4|cnt [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u_clk_4|Add0~37 ),
	.cin1(\u_clk_4|Add0~37COUT1_143 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Add0~30_combout ),
	.regout(),
	.cout(\u_clk_4|Add0~32 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|Add0~30 .cin0_used = "true";
defparam \u_clk_4|Add0~30 .cin1_used = "true";
defparam \u_clk_4|Add0~30 .lut_mask = "5a5f";
defparam \u_clk_4|Add0~30 .operation_mode = "arithmetic";
defparam \u_clk_4|Add0~30 .output_mode = "comb_only";
defparam \u_clk_4|Add0~30 .register_cascade_mode = "off";
defparam \u_clk_4|Add0~30 .sum_lutc_input = "cin";
defparam \u_clk_4|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N0
maxii_lcell \u_clk_4|cnt[3] (
// Equation(s):
// \u_clk_4|cnt [3] = DFFEAS((((\u_clk_4|Add0~30_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_4|Add0~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_4|cnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|cnt[3] .lut_mask = "ff00";
defparam \u_clk_4|cnt[3] .operation_mode = "normal";
defparam \u_clk_4|cnt[3] .output_mode = "reg_only";
defparam \u_clk_4|cnt[3] .register_cascade_mode = "off";
defparam \u_clk_4|cnt[3] .sum_lutc_input = "datac";
defparam \u_clk_4|cnt[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N9
maxii_lcell \u_clk_4|Add0~15 (
// Equation(s):
// \u_clk_4|Add0~15_combout  = (\u_clk_4|cnt [8] $ ((!(!\u_clk_4|Add0~32  & \u_clk_4|Add0~2 ) # (\u_clk_4|Add0~32  & \u_clk_4|Add0~2COUT1_147 ))))
// \u_clk_4|Add0~17  = CARRY(((\u_clk_4|cnt [8] & !\u_clk_4|Add0~2COUT1_147 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_4|cnt [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_4|Add0~32 ),
	.cin0(\u_clk_4|Add0~2 ),
	.cin1(\u_clk_4|Add0~2COUT1_147 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Add0~15_combout ),
	.regout(),
	.cout(\u_clk_4|Add0~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|Add0~15 .cin0_used = "true";
defparam \u_clk_4|Add0~15 .cin1_used = "true";
defparam \u_clk_4|Add0~15 .cin_used = "true";
defparam \u_clk_4|Add0~15 .lut_mask = "c30c";
defparam \u_clk_4|Add0~15 .operation_mode = "arithmetic";
defparam \u_clk_4|Add0~15 .output_mode = "comb_only";
defparam \u_clk_4|Add0~15 .register_cascade_mode = "off";
defparam \u_clk_4|Add0~15 .sum_lutc_input = "cin";
defparam \u_clk_4|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N3
maxii_lcell \u_clk_4|cnt[8] (
// Equation(s):
// \u_clk_4|cnt [8] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_4|Add0~15_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_4|Add0~15_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_4|cnt [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|cnt[8] .lut_mask = "0000";
defparam \u_clk_4|cnt[8] .operation_mode = "normal";
defparam \u_clk_4|cnt[8] .output_mode = "reg_only";
defparam \u_clk_4|cnt[8] .register_cascade_mode = "off";
defparam \u_clk_4|cnt[8] .sum_lutc_input = "datac";
defparam \u_clk_4|cnt[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N3
maxii_lcell \u_clk_4|Add0~60 (
// Equation(s):
// \u_clk_4|Add0~60_combout  = (\u_clk_4|cnt [12] $ ((!(!\u_clk_4|Add0~17  & \u_clk_4|Add0~57 ) # (\u_clk_4|Add0~17  & \u_clk_4|Add0~57COUT1_150 ))))
// \u_clk_4|Add0~62  = CARRY(((\u_clk_4|cnt [12] & !\u_clk_4|Add0~57 )))
// \u_clk_4|Add0~62COUT1_151  = CARRY(((\u_clk_4|cnt [12] & !\u_clk_4|Add0~57COUT1_150 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_4|cnt [12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_4|Add0~17 ),
	.cin0(\u_clk_4|Add0~57 ),
	.cin1(\u_clk_4|Add0~57COUT1_150 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Add0~60_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_4|Add0~62 ),
	.cout1(\u_clk_4|Add0~62COUT1_151 ));
// synopsys translate_off
defparam \u_clk_4|Add0~60 .cin0_used = "true";
defparam \u_clk_4|Add0~60 .cin1_used = "true";
defparam \u_clk_4|Add0~60 .cin_used = "true";
defparam \u_clk_4|Add0~60 .lut_mask = "c30c";
defparam \u_clk_4|Add0~60 .operation_mode = "arithmetic";
defparam \u_clk_4|Add0~60 .output_mode = "comb_only";
defparam \u_clk_4|Add0~60 .register_cascade_mode = "off";
defparam \u_clk_4|Add0~60 .sum_lutc_input = "cin";
defparam \u_clk_4|Add0~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N8
maxii_lcell \u_clk_4|cnt[12] (
// Equation(s):
// \u_clk_4|cnt [12] = DFFEAS((((!\u_clk_4|Equal0~8_combout  & \u_clk_4|Add0~60_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_4|Equal0~8_combout ),
	.datad(\u_clk_4|Add0~60_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_4|cnt [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|cnt[12] .lut_mask = "0f00";
defparam \u_clk_4|cnt[12] .operation_mode = "normal";
defparam \u_clk_4|cnt[12] .output_mode = "reg_only";
defparam \u_clk_4|cnt[12] .register_cascade_mode = "off";
defparam \u_clk_4|cnt[12] .sum_lutc_input = "datac";
defparam \u_clk_4|cnt[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N4
maxii_lcell \u_clk_4|Add0~65 (
// Equation(s):
// \u_clk_4|Add0~65_combout  = (\u_clk_4|cnt [13] $ (((!\u_clk_4|Add0~17  & \u_clk_4|Add0~62 ) # (\u_clk_4|Add0~17  & \u_clk_4|Add0~62COUT1_151 ))))
// \u_clk_4|Add0~67  = CARRY(((!\u_clk_4|Add0~62COUT1_151 ) # (!\u_clk_4|cnt [13])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_4|cnt [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_4|Add0~17 ),
	.cin0(\u_clk_4|Add0~62 ),
	.cin1(\u_clk_4|Add0~62COUT1_151 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Add0~65_combout ),
	.regout(),
	.cout(\u_clk_4|Add0~67 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|Add0~65 .cin0_used = "true";
defparam \u_clk_4|Add0~65 .cin1_used = "true";
defparam \u_clk_4|Add0~65 .cin_used = "true";
defparam \u_clk_4|Add0~65 .lut_mask = "3c3f";
defparam \u_clk_4|Add0~65 .operation_mode = "arithmetic";
defparam \u_clk_4|Add0~65 .output_mode = "comb_only";
defparam \u_clk_4|Add0~65 .register_cascade_mode = "off";
defparam \u_clk_4|Add0~65 .sum_lutc_input = "cin";
defparam \u_clk_4|Add0~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N0
maxii_lcell \u_clk_4|cnt[13] (
// Equation(s):
// \u_clk_4|cnt [13] = DFFEAS(((!\u_clk_4|Equal0~8_combout  & (\u_clk_4|Add0~65_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u_clk_4|Equal0~8_combout ),
	.datac(\u_clk_4|Add0~65_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_4|cnt [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|cnt[13] .lut_mask = "3030";
defparam \u_clk_4|cnt[13] .operation_mode = "normal";
defparam \u_clk_4|cnt[13] .output_mode = "reg_only";
defparam \u_clk_4|cnt[13] .register_cascade_mode = "off";
defparam \u_clk_4|cnt[13] .sum_lutc_input = "datac";
defparam \u_clk_4|cnt[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N0
maxii_lcell \u_clk_4|Add0~95 (
// Equation(s):
// \u_clk_4|Add0~95_combout  = (\u_clk_4|cnt [19] $ ((\u_clk_4|Add0~92 )))
// \u_clk_4|Add0~97  = CARRY(((!\u_clk_4|Add0~92 ) # (!\u_clk_4|cnt [19])))
// \u_clk_4|Add0~97COUT1_156  = CARRY(((!\u_clk_4|Add0~92 ) # (!\u_clk_4|cnt [19])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_4|cnt [19]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_4|Add0~92 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Add0~95_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_4|Add0~97 ),
	.cout1(\u_clk_4|Add0~97COUT1_156 ));
// synopsys translate_off
defparam \u_clk_4|Add0~95 .cin_used = "true";
defparam \u_clk_4|Add0~95 .lut_mask = "3c3f";
defparam \u_clk_4|Add0~95 .operation_mode = "arithmetic";
defparam \u_clk_4|Add0~95 .output_mode = "comb_only";
defparam \u_clk_4|Add0~95 .register_cascade_mode = "off";
defparam \u_clk_4|Add0~95 .sum_lutc_input = "cin";
defparam \u_clk_4|Add0~95 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N4
maxii_lcell \u_clk_4|cnt[19] (
// Equation(s):
// \u_clk_4|cnt [19] = DFFEAS((((\u_clk_4|Add0~95_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_4|Add0~95_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_4|cnt [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|cnt[19] .lut_mask = "ff00";
defparam \u_clk_4|cnt[19] .operation_mode = "normal";
defparam \u_clk_4|cnt[19] .output_mode = "reg_only";
defparam \u_clk_4|cnt[19] .register_cascade_mode = "off";
defparam \u_clk_4|cnt[19] .sum_lutc_input = "datac";
defparam \u_clk_4|cnt[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N5
maxii_lcell \u_clk_4|Add0~70 (
// Equation(s):
// \u_clk_4|Add0~70_combout  = (\u_clk_4|cnt [14] $ ((!\u_clk_4|Add0~67 )))
// \u_clk_4|Add0~72  = CARRY(((\u_clk_4|cnt [14] & !\u_clk_4|Add0~67 )))
// \u_clk_4|Add0~72COUT1_152  = CARRY(((\u_clk_4|cnt [14] & !\u_clk_4|Add0~67 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_4|cnt [14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_4|Add0~67 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Add0~70_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_4|Add0~72 ),
	.cout1(\u_clk_4|Add0~72COUT1_152 ));
// synopsys translate_off
defparam \u_clk_4|Add0~70 .cin_used = "true";
defparam \u_clk_4|Add0~70 .lut_mask = "c30c";
defparam \u_clk_4|Add0~70 .operation_mode = "arithmetic";
defparam \u_clk_4|Add0~70 .output_mode = "comb_only";
defparam \u_clk_4|Add0~70 .register_cascade_mode = "off";
defparam \u_clk_4|Add0~70 .sum_lutc_input = "cin";
defparam \u_clk_4|Add0~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N9
maxii_lcell \u_clk_4|cnt[14] (
// Equation(s):
// \u_clk_4|cnt [14] = DFFEAS((\u_clk_4|Add0~70_combout  & (((!\u_clk_4|Equal0~8_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u_clk_4|Add0~70_combout ),
	.datab(vcc),
	.datac(\u_clk_4|Equal0~8_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_4|cnt [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|cnt[14] .lut_mask = "0a0a";
defparam \u_clk_4|cnt[14] .operation_mode = "normal";
defparam \u_clk_4|cnt[14] .output_mode = "reg_only";
defparam \u_clk_4|cnt[14] .register_cascade_mode = "off";
defparam \u_clk_4|cnt[14] .sum_lutc_input = "datac";
defparam \u_clk_4|cnt[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N6
maxii_lcell \u_clk_4|Add0~75 (
// Equation(s):
// \u_clk_4|Add0~75_combout  = (\u_clk_4|cnt [15] $ (((!\u_clk_4|Add0~67  & \u_clk_4|Add0~72 ) # (\u_clk_4|Add0~67  & \u_clk_4|Add0~72COUT1_152 ))))
// \u_clk_4|Add0~77  = CARRY(((!\u_clk_4|Add0~72 ) # (!\u_clk_4|cnt [15])))
// \u_clk_4|Add0~77COUT1_153  = CARRY(((!\u_clk_4|Add0~72COUT1_152 ) # (!\u_clk_4|cnt [15])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_4|cnt [15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_4|Add0~67 ),
	.cin0(\u_clk_4|Add0~72 ),
	.cin1(\u_clk_4|Add0~72COUT1_152 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Add0~75_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_4|Add0~77 ),
	.cout1(\u_clk_4|Add0~77COUT1_153 ));
// synopsys translate_off
defparam \u_clk_4|Add0~75 .cin0_used = "true";
defparam \u_clk_4|Add0~75 .cin1_used = "true";
defparam \u_clk_4|Add0~75 .cin_used = "true";
defparam \u_clk_4|Add0~75 .lut_mask = "3c3f";
defparam \u_clk_4|Add0~75 .operation_mode = "arithmetic";
defparam \u_clk_4|Add0~75 .output_mode = "comb_only";
defparam \u_clk_4|Add0~75 .register_cascade_mode = "off";
defparam \u_clk_4|Add0~75 .sum_lutc_input = "cin";
defparam \u_clk_4|Add0~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N5
maxii_lcell \u_clk_4|cnt[15] (
// Equation(s):
// \u_clk_4|Equal0~3  = (\u_clk_4|cnt [12] & (\u_clk_4|cnt [13] & (!C4_cnt[15] & \u_clk_4|cnt [14])))
// \u_clk_4|cnt [15] = DFFEAS(\u_clk_4|Equal0~3 , GLOBAL(\clk~combout ), VCC, , , \u_clk_4|Add0~75_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_4|cnt [12]),
	.datab(\u_clk_4|cnt [13]),
	.datac(\u_clk_4|Add0~75_combout ),
	.datad(\u_clk_4|cnt [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Equal0~3 ),
	.regout(\u_clk_4|cnt [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|cnt[15] .lut_mask = "0800";
defparam \u_clk_4|cnt[15] .operation_mode = "normal";
defparam \u_clk_4|cnt[15] .output_mode = "reg_and_comb";
defparam \u_clk_4|cnt[15] .register_cascade_mode = "off";
defparam \u_clk_4|cnt[15] .sum_lutc_input = "qfbk";
defparam \u_clk_4|cnt[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N7
maxii_lcell \u_clk_4|Add0~85 (
// Equation(s):
// \u_clk_4|Add0~85_combout  = (\u_clk_4|cnt [16] $ ((!(!\u_clk_4|Add0~67  & \u_clk_4|Add0~77 ) # (\u_clk_4|Add0~67  & \u_clk_4|Add0~77COUT1_153 ))))
// \u_clk_4|Add0~87  = CARRY(((\u_clk_4|cnt [16] & !\u_clk_4|Add0~77 )))
// \u_clk_4|Add0~87COUT1_154  = CARRY(((\u_clk_4|cnt [16] & !\u_clk_4|Add0~77COUT1_153 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_4|cnt [16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_4|Add0~67 ),
	.cin0(\u_clk_4|Add0~77 ),
	.cin1(\u_clk_4|Add0~77COUT1_153 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Add0~85_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_4|Add0~87 ),
	.cout1(\u_clk_4|Add0~87COUT1_154 ));
// synopsys translate_off
defparam \u_clk_4|Add0~85 .cin0_used = "true";
defparam \u_clk_4|Add0~85 .cin1_used = "true";
defparam \u_clk_4|Add0~85 .cin_used = "true";
defparam \u_clk_4|Add0~85 .lut_mask = "c30c";
defparam \u_clk_4|Add0~85 .operation_mode = "arithmetic";
defparam \u_clk_4|Add0~85 .output_mode = "comb_only";
defparam \u_clk_4|Add0~85 .register_cascade_mode = "off";
defparam \u_clk_4|Add0~85 .sum_lutc_input = "cin";
defparam \u_clk_4|Add0~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N9
maxii_lcell \u_clk_4|cnt[16] (
// Equation(s):
// \u_clk_4|Equal0~5  = (\u_clk_4|cnt [17] & (!\u_clk_4|cnt [19] & (!C4_cnt[16] & !\u_clk_4|cnt [18])))
// \u_clk_4|cnt [16] = DFFEAS(\u_clk_4|Equal0~5 , GLOBAL(\clk~combout ), VCC, , , \u_clk_4|Add0~85_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_4|cnt [17]),
	.datab(\u_clk_4|cnt [19]),
	.datac(\u_clk_4|Add0~85_combout ),
	.datad(\u_clk_4|cnt [18]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Equal0~5 ),
	.regout(\u_clk_4|cnt [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|cnt[16] .lut_mask = "0002";
defparam \u_clk_4|cnt[16] .operation_mode = "normal";
defparam \u_clk_4|cnt[16] .output_mode = "reg_and_comb";
defparam \u_clk_4|cnt[16] .register_cascade_mode = "off";
defparam \u_clk_4|cnt[16] .sum_lutc_input = "qfbk";
defparam \u_clk_4|cnt[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y7_N8
maxii_lcell \u_clk_4|Add0~80 (
// Equation(s):
// \u_clk_4|Add0~80_combout  = (\u_clk_4|cnt [17] $ (((!\u_clk_4|Add0~67  & \u_clk_4|Add0~87 ) # (\u_clk_4|Add0~67  & \u_clk_4|Add0~87COUT1_154 ))))
// \u_clk_4|Add0~82  = CARRY(((!\u_clk_4|Add0~87 ) # (!\u_clk_4|cnt [17])))
// \u_clk_4|Add0~82COUT1_155  = CARRY(((!\u_clk_4|Add0~87COUT1_154 ) # (!\u_clk_4|cnt [17])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_4|cnt [17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_4|Add0~67 ),
	.cin0(\u_clk_4|Add0~87 ),
	.cin1(\u_clk_4|Add0~87COUT1_154 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Add0~80_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_4|Add0~82 ),
	.cout1(\u_clk_4|Add0~82COUT1_155 ));
// synopsys translate_off
defparam \u_clk_4|Add0~80 .cin0_used = "true";
defparam \u_clk_4|Add0~80 .cin1_used = "true";
defparam \u_clk_4|Add0~80 .cin_used = "true";
defparam \u_clk_4|Add0~80 .lut_mask = "3c3f";
defparam \u_clk_4|Add0~80 .operation_mode = "arithmetic";
defparam \u_clk_4|Add0~80 .output_mode = "comb_only";
defparam \u_clk_4|Add0~80 .register_cascade_mode = "off";
defparam \u_clk_4|Add0~80 .sum_lutc_input = "cin";
defparam \u_clk_4|Add0~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N6
maxii_lcell \u_clk_4|cnt[17] (
// Equation(s):
// \u_clk_4|cnt [17] = DFFEAS((((\u_clk_4|Add0~80_combout  & !\u_clk_4|Equal0~8_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_4|Add0~80_combout ),
	.datad(\u_clk_4|Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_4|cnt [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|cnt[17] .lut_mask = "00f0";
defparam \u_clk_4|cnt[17] .operation_mode = "normal";
defparam \u_clk_4|cnt[17] .output_mode = "reg_only";
defparam \u_clk_4|cnt[17] .register_cascade_mode = "off";
defparam \u_clk_4|cnt[17] .sum_lutc_input = "datac";
defparam \u_clk_4|cnt[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N9
maxii_lcell \u_clk_4|Add0~90 (
// Equation(s):
// \u_clk_4|Add0~90_combout  = (\u_clk_4|cnt [18] $ ((!(!\u_clk_4|Add0~67  & \u_clk_4|Add0~82 ) # (\u_clk_4|Add0~67  & \u_clk_4|Add0~82COUT1_155 ))))
// \u_clk_4|Add0~92  = CARRY(((\u_clk_4|cnt [18] & !\u_clk_4|Add0~82COUT1_155 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_4|cnt [18]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_4|Add0~67 ),
	.cin0(\u_clk_4|Add0~82 ),
	.cin1(\u_clk_4|Add0~82COUT1_155 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Add0~90_combout ),
	.regout(),
	.cout(\u_clk_4|Add0~92 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|Add0~90 .cin0_used = "true";
defparam \u_clk_4|Add0~90 .cin1_used = "true";
defparam \u_clk_4|Add0~90 .cin_used = "true";
defparam \u_clk_4|Add0~90 .lut_mask = "c30c";
defparam \u_clk_4|Add0~90 .operation_mode = "arithmetic";
defparam \u_clk_4|Add0~90 .output_mode = "comb_only";
defparam \u_clk_4|Add0~90 .register_cascade_mode = "off";
defparam \u_clk_4|Add0~90 .sum_lutc_input = "cin";
defparam \u_clk_4|Add0~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N8
maxii_lcell \u_clk_4|cnt[18] (
// Equation(s):
// \u_clk_4|cnt [18] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_4|Add0~90_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_4|Add0~90_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_4|cnt [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|cnt[18] .lut_mask = "0000";
defparam \u_clk_4|cnt[18] .operation_mode = "normal";
defparam \u_clk_4|cnt[18] .output_mode = "reg_only";
defparam \u_clk_4|cnt[18] .register_cascade_mode = "off";
defparam \u_clk_4|cnt[18] .sum_lutc_input = "datac";
defparam \u_clk_4|cnt[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N1
maxii_lcell \u_clk_4|Add0~100 (
// Equation(s):
// \u_clk_4|Add0~100_combout  = \u_clk_4|cnt [20] $ ((((!(!\u_clk_4|Add0~92  & \u_clk_4|Add0~97 ) # (\u_clk_4|Add0~92  & \u_clk_4|Add0~97COUT1_156 )))))
// \u_clk_4|Add0~102  = CARRY((\u_clk_4|cnt [20] & ((!\u_clk_4|Add0~97 ))))
// \u_clk_4|Add0~102COUT1_157  = CARRY((\u_clk_4|cnt [20] & ((!\u_clk_4|Add0~97COUT1_156 ))))

	.clk(gnd),
	.dataa(\u_clk_4|cnt [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_4|Add0~92 ),
	.cin0(\u_clk_4|Add0~97 ),
	.cin1(\u_clk_4|Add0~97COUT1_156 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Add0~100_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_4|Add0~102 ),
	.cout1(\u_clk_4|Add0~102COUT1_157 ));
// synopsys translate_off
defparam \u_clk_4|Add0~100 .cin0_used = "true";
defparam \u_clk_4|Add0~100 .cin1_used = "true";
defparam \u_clk_4|Add0~100 .cin_used = "true";
defparam \u_clk_4|Add0~100 .lut_mask = "a50a";
defparam \u_clk_4|Add0~100 .operation_mode = "arithmetic";
defparam \u_clk_4|Add0~100 .output_mode = "comb_only";
defparam \u_clk_4|Add0~100 .register_cascade_mode = "off";
defparam \u_clk_4|Add0~100 .sum_lutc_input = "cin";
defparam \u_clk_4|Add0~100 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N7
maxii_lcell \u_clk_4|cnt[20] (
// Equation(s):
// \u_clk_4|cnt [20] = DFFEAS((((\u_clk_4|Add0~100_combout  & !\u_clk_4|Equal0~8_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_4|Add0~100_combout ),
	.datad(\u_clk_4|Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_4|cnt [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|cnt[20] .lut_mask = "00f0";
defparam \u_clk_4|cnt[20] .operation_mode = "normal";
defparam \u_clk_4|cnt[20] .output_mode = "reg_only";
defparam \u_clk_4|cnt[20] .register_cascade_mode = "off";
defparam \u_clk_4|cnt[20] .sum_lutc_input = "datac";
defparam \u_clk_4|cnt[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N2
maxii_lcell \u_clk_4|Add0~105 (
// Equation(s):
// \u_clk_4|Add0~105_combout  = (\u_clk_4|cnt [21] $ (((!\u_clk_4|Add0~92  & \u_clk_4|Add0~102 ) # (\u_clk_4|Add0~92  & \u_clk_4|Add0~102COUT1_157 ))))
// \u_clk_4|Add0~107  = CARRY(((!\u_clk_4|Add0~102 ) # (!\u_clk_4|cnt [21])))
// \u_clk_4|Add0~107COUT1_158  = CARRY(((!\u_clk_4|Add0~102COUT1_157 ) # (!\u_clk_4|cnt [21])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_4|cnt [21]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_4|Add0~92 ),
	.cin0(\u_clk_4|Add0~102 ),
	.cin1(\u_clk_4|Add0~102COUT1_157 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Add0~105_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_4|Add0~107 ),
	.cout1(\u_clk_4|Add0~107COUT1_158 ));
// synopsys translate_off
defparam \u_clk_4|Add0~105 .cin0_used = "true";
defparam \u_clk_4|Add0~105 .cin1_used = "true";
defparam \u_clk_4|Add0~105 .cin_used = "true";
defparam \u_clk_4|Add0~105 .lut_mask = "3c3f";
defparam \u_clk_4|Add0~105 .operation_mode = "arithmetic";
defparam \u_clk_4|Add0~105 .output_mode = "comb_only";
defparam \u_clk_4|Add0~105 .register_cascade_mode = "off";
defparam \u_clk_4|Add0~105 .sum_lutc_input = "cin";
defparam \u_clk_4|Add0~105 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N5
maxii_lcell \u_clk_4|cnt[21] (
// Equation(s):
// \u_clk_4|cnt [21] = DFFEAS((!\u_clk_4|Equal0~8_combout  & (((\u_clk_4|Add0~105_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u_clk_4|Equal0~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_4|Add0~105_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_4|cnt [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|cnt[21] .lut_mask = "5500";
defparam \u_clk_4|cnt[21] .operation_mode = "normal";
defparam \u_clk_4|cnt[21] .output_mode = "reg_only";
defparam \u_clk_4|cnt[21] .register_cascade_mode = "off";
defparam \u_clk_4|cnt[21] .sum_lutc_input = "datac";
defparam \u_clk_4|cnt[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N3
maxii_lcell \u_clk_4|Add0~110 (
// Equation(s):
// \u_clk_4|Add0~110_combout  = (\u_clk_4|cnt [22] $ ((!(!\u_clk_4|Add0~92  & \u_clk_4|Add0~107 ) # (\u_clk_4|Add0~92  & \u_clk_4|Add0~107COUT1_158 ))))
// \u_clk_4|Add0~112  = CARRY(((\u_clk_4|cnt [22] & !\u_clk_4|Add0~107 )))
// \u_clk_4|Add0~112COUT1_159  = CARRY(((\u_clk_4|cnt [22] & !\u_clk_4|Add0~107COUT1_158 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_4|cnt [22]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_4|Add0~92 ),
	.cin0(\u_clk_4|Add0~107 ),
	.cin1(\u_clk_4|Add0~107COUT1_158 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Add0~110_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_4|Add0~112 ),
	.cout1(\u_clk_4|Add0~112COUT1_159 ));
// synopsys translate_off
defparam \u_clk_4|Add0~110 .cin0_used = "true";
defparam \u_clk_4|Add0~110 .cin1_used = "true";
defparam \u_clk_4|Add0~110 .cin_used = "true";
defparam \u_clk_4|Add0~110 .lut_mask = "c30c";
defparam \u_clk_4|Add0~110 .operation_mode = "arithmetic";
defparam \u_clk_4|Add0~110 .output_mode = "comb_only";
defparam \u_clk_4|Add0~110 .register_cascade_mode = "off";
defparam \u_clk_4|Add0~110 .sum_lutc_input = "cin";
defparam \u_clk_4|Add0~110 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N2
maxii_lcell \u_clk_4|cnt[22] (
// Equation(s):
// \u_clk_4|cnt [22] = DFFEAS((!\u_clk_4|Equal0~8_combout  & (((\u_clk_4|Add0~110_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u_clk_4|Equal0~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_4|Add0~110_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_4|cnt [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|cnt[22] .lut_mask = "5500";
defparam \u_clk_4|cnt[22] .operation_mode = "normal";
defparam \u_clk_4|cnt[22] .output_mode = "reg_only";
defparam \u_clk_4|cnt[22] .register_cascade_mode = "off";
defparam \u_clk_4|cnt[22] .sum_lutc_input = "datac";
defparam \u_clk_4|cnt[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N0
maxii_lcell \u_clk_4|cnt[23] (
// Equation(s):
// \u_clk_4|Equal0~6  = (\u_clk_4|cnt [21] & (\u_clk_4|cnt [20] & (!C4_cnt[23] & \u_clk_4|cnt [22])))
// \u_clk_4|cnt [23] = DFFEAS(\u_clk_4|Equal0~6 , GLOBAL(\clk~combout ), VCC, , , \u_clk_4|Add0~115_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_4|cnt [21]),
	.datab(\u_clk_4|cnt [20]),
	.datac(\u_clk_4|Add0~115_combout ),
	.datad(\u_clk_4|cnt [22]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Equal0~6 ),
	.regout(\u_clk_4|cnt [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|cnt[23] .lut_mask = "0800";
defparam \u_clk_4|cnt[23] .operation_mode = "normal";
defparam \u_clk_4|cnt[23] .output_mode = "reg_and_comb";
defparam \u_clk_4|cnt[23] .register_cascade_mode = "off";
defparam \u_clk_4|cnt[23] .sum_lutc_input = "qfbk";
defparam \u_clk_4|cnt[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N4
maxii_lcell \u_clk_4|Add0~115 (
// Equation(s):
// \u_clk_4|Add0~115_combout  = \u_clk_4|cnt [23] $ (((((!\u_clk_4|Add0~92  & \u_clk_4|Add0~112 ) # (\u_clk_4|Add0~92  & \u_clk_4|Add0~112COUT1_159 )))))
// \u_clk_4|Add0~117  = CARRY(((!\u_clk_4|Add0~112COUT1_159 )) # (!\u_clk_4|cnt [23]))

	.clk(gnd),
	.dataa(\u_clk_4|cnt [23]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_4|Add0~92 ),
	.cin0(\u_clk_4|Add0~112 ),
	.cin1(\u_clk_4|Add0~112COUT1_159 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Add0~115_combout ),
	.regout(),
	.cout(\u_clk_4|Add0~117 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|Add0~115 .cin0_used = "true";
defparam \u_clk_4|Add0~115 .cin1_used = "true";
defparam \u_clk_4|Add0~115 .cin_used = "true";
defparam \u_clk_4|Add0~115 .lut_mask = "5a5f";
defparam \u_clk_4|Add0~115 .operation_mode = "arithmetic";
defparam \u_clk_4|Add0~115 .output_mode = "comb_only";
defparam \u_clk_4|Add0~115 .register_cascade_mode = "off";
defparam \u_clk_4|Add0~115 .sum_lutc_input = "cin";
defparam \u_clk_4|Add0~115 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N5
maxii_lcell \u_clk_4|Add0~120 (
// Equation(s):
// \u_clk_4|Add0~120_combout  = (\u_clk_4|cnt [24] $ ((!\u_clk_4|Add0~117 )))
// \u_clk_4|Add0~122  = CARRY(((\u_clk_4|cnt [24] & !\u_clk_4|Add0~117 )))
// \u_clk_4|Add0~122COUT1_160  = CARRY(((\u_clk_4|cnt [24] & !\u_clk_4|Add0~117 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_4|cnt [24]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_4|Add0~117 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Add0~120_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_4|Add0~122 ),
	.cout1(\u_clk_4|Add0~122COUT1_160 ));
// synopsys translate_off
defparam \u_clk_4|Add0~120 .cin_used = "true";
defparam \u_clk_4|Add0~120 .lut_mask = "c30c";
defparam \u_clk_4|Add0~120 .operation_mode = "arithmetic";
defparam \u_clk_4|Add0~120 .output_mode = "comb_only";
defparam \u_clk_4|Add0~120 .register_cascade_mode = "off";
defparam \u_clk_4|Add0~120 .sum_lutc_input = "cin";
defparam \u_clk_4|Add0~120 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N6
maxii_lcell \u_clk_4|Add0~125 (
// Equation(s):
// \u_clk_4|Add0~125_combout  = (\u_clk_4|cnt [25] $ (((!\u_clk_4|Add0~117  & \u_clk_4|Add0~122 ) # (\u_clk_4|Add0~117  & \u_clk_4|Add0~122COUT1_160 ))))
// \u_clk_4|Add0~127  = CARRY(((!\u_clk_4|Add0~122 ) # (!\u_clk_4|cnt [25])))
// \u_clk_4|Add0~127COUT1_161  = CARRY(((!\u_clk_4|Add0~122COUT1_160 ) # (!\u_clk_4|cnt [25])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_4|cnt [25]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_4|Add0~117 ),
	.cin0(\u_clk_4|Add0~122 ),
	.cin1(\u_clk_4|Add0~122COUT1_160 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Add0~125_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_4|Add0~127 ),
	.cout1(\u_clk_4|Add0~127COUT1_161 ));
// synopsys translate_off
defparam \u_clk_4|Add0~125 .cin0_used = "true";
defparam \u_clk_4|Add0~125 .cin1_used = "true";
defparam \u_clk_4|Add0~125 .cin_used = "true";
defparam \u_clk_4|Add0~125 .lut_mask = "3c3f";
defparam \u_clk_4|Add0~125 .operation_mode = "arithmetic";
defparam \u_clk_4|Add0~125 .output_mode = "comb_only";
defparam \u_clk_4|Add0~125 .register_cascade_mode = "off";
defparam \u_clk_4|Add0~125 .sum_lutc_input = "cin";
defparam \u_clk_4|Add0~125 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N7
maxii_lcell \u_clk_4|Add0~130 (
// Equation(s):
// \u_clk_4|Add0~130_combout  = \u_clk_4|cnt [26] $ ((((!(!\u_clk_4|Add0~117  & \u_clk_4|Add0~127 ) # (\u_clk_4|Add0~117  & \u_clk_4|Add0~127COUT1_161 )))))
// \u_clk_4|Add0~132  = CARRY((\u_clk_4|cnt [26] & ((!\u_clk_4|Add0~127 ))))
// \u_clk_4|Add0~132COUT1_162  = CARRY((\u_clk_4|cnt [26] & ((!\u_clk_4|Add0~127COUT1_161 ))))

	.clk(gnd),
	.dataa(\u_clk_4|cnt [26]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_4|Add0~117 ),
	.cin0(\u_clk_4|Add0~127 ),
	.cin1(\u_clk_4|Add0~127COUT1_161 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Add0~130_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_4|Add0~132 ),
	.cout1(\u_clk_4|Add0~132COUT1_162 ));
// synopsys translate_off
defparam \u_clk_4|Add0~130 .cin0_used = "true";
defparam \u_clk_4|Add0~130 .cin1_used = "true";
defparam \u_clk_4|Add0~130 .cin_used = "true";
defparam \u_clk_4|Add0~130 .lut_mask = "a50a";
defparam \u_clk_4|Add0~130 .operation_mode = "arithmetic";
defparam \u_clk_4|Add0~130 .output_mode = "comb_only";
defparam \u_clk_4|Add0~130 .register_cascade_mode = "off";
defparam \u_clk_4|Add0~130 .sum_lutc_input = "cin";
defparam \u_clk_4|Add0~130 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N8
maxii_lcell \u_clk_4|Add0~135 (
// Equation(s):
// \u_clk_4|Add0~135_combout  = (((!\u_clk_4|Add0~117  & \u_clk_4|Add0~132 ) # (\u_clk_4|Add0~117  & \u_clk_4|Add0~132COUT1_162 ) $ (\u_clk_4|cnt [27])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_4|cnt [27]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_4|Add0~117 ),
	.cin0(\u_clk_4|Add0~132 ),
	.cin1(\u_clk_4|Add0~132COUT1_162 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Add0~135_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|Add0~135 .cin0_used = "true";
defparam \u_clk_4|Add0~135 .cin1_used = "true";
defparam \u_clk_4|Add0~135 .cin_used = "true";
defparam \u_clk_4|Add0~135 .lut_mask = "0ff0";
defparam \u_clk_4|Add0~135 .operation_mode = "normal";
defparam \u_clk_4|Add0~135 .output_mode = "comb_only";
defparam \u_clk_4|Add0~135 .register_cascade_mode = "off";
defparam \u_clk_4|Add0~135 .sum_lutc_input = "cin";
defparam \u_clk_4|Add0~135 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N7
maxii_lcell \u_clk_4|cnt[27] (
// Equation(s):
// \u_clk_4|cnt [27] = DFFEAS((((\u_clk_4|Add0~135_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_4|Add0~135_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_4|cnt [27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|cnt[27] .lut_mask = "ff00";
defparam \u_clk_4|cnt[27] .operation_mode = "normal";
defparam \u_clk_4|cnt[27] .output_mode = "reg_only";
defparam \u_clk_4|cnt[27] .register_cascade_mode = "off";
defparam \u_clk_4|cnt[27] .sum_lutc_input = "datac";
defparam \u_clk_4|cnt[27] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N6
maxii_lcell \u_clk_4|cnt[24] (
// Equation(s):
// \u_clk_4|Equal0~7  = (!\u_clk_4|cnt [26] & (!\u_clk_4|cnt [27] & (!C4_cnt[24] & !\u_clk_4|cnt [25])))
// \u_clk_4|cnt [24] = DFFEAS(\u_clk_4|Equal0~7 , GLOBAL(\clk~combout ), VCC, , , \u_clk_4|Add0~120_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_4|cnt [26]),
	.datab(\u_clk_4|cnt [27]),
	.datac(\u_clk_4|Add0~120_combout ),
	.datad(\u_clk_4|cnt [25]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Equal0~7 ),
	.regout(\u_clk_4|cnt [24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|cnt[24] .lut_mask = "0001";
defparam \u_clk_4|cnt[24] .operation_mode = "normal";
defparam \u_clk_4|cnt[24] .output_mode = "reg_and_comb";
defparam \u_clk_4|cnt[24] .register_cascade_mode = "off";
defparam \u_clk_4|cnt[24] .sum_lutc_input = "qfbk";
defparam \u_clk_4|cnt[24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y8_N9
maxii_lcell \u_clk_4|cnt[25] (
// Equation(s):
// \u_clk_4|cnt [25] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_4|Add0~125_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_4|Add0~125_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_4|cnt [25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|cnt[25] .lut_mask = "0000";
defparam \u_clk_4|cnt[25] .operation_mode = "normal";
defparam \u_clk_4|cnt[25] .output_mode = "reg_only";
defparam \u_clk_4|cnt[25] .register_cascade_mode = "off";
defparam \u_clk_4|cnt[25] .sum_lutc_input = "datac";
defparam \u_clk_4|cnt[25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y7_N3
maxii_lcell \u_clk_4|cnt[26] (
// Equation(s):
// \u_clk_4|cnt [26] = DFFEAS((((\u_clk_4|Add0~130_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_4|Add0~130_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_4|cnt [26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|cnt[26] .lut_mask = "ff00";
defparam \u_clk_4|cnt[26] .operation_mode = "normal";
defparam \u_clk_4|cnt[26] .output_mode = "reg_only";
defparam \u_clk_4|cnt[26] .register_cascade_mode = "off";
defparam \u_clk_4|cnt[26] .sum_lutc_input = "datac";
defparam \u_clk_4|cnt[26] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N6
maxii_lcell \u_clk_4|Equal0~4 (
// Equation(s):
// \u_clk_4|Equal0~4_combout  = (\u_clk_4|Equal0~3  & (\u_clk_4|Equal0~0  & (\u_clk_4|Equal0~1  & \u_clk_4|Equal0~2 )))

	.clk(gnd),
	.dataa(\u_clk_4|Equal0~3 ),
	.datab(\u_clk_4|Equal0~0 ),
	.datac(\u_clk_4|Equal0~1 ),
	.datad(\u_clk_4|Equal0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Equal0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|Equal0~4 .lut_mask = "8000";
defparam \u_clk_4|Equal0~4 .operation_mode = "normal";
defparam \u_clk_4|Equal0~4 .output_mode = "comb_only";
defparam \u_clk_4|Equal0~4 .register_cascade_mode = "off";
defparam \u_clk_4|Equal0~4 .sum_lutc_input = "datac";
defparam \u_clk_4|Equal0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N7
maxii_lcell \u_clk_4|Equal0~8 (
// Equation(s):
// \u_clk_4|Equal0~8_combout  = (\u_clk_4|Equal0~6  & (\u_clk_4|Equal0~7  & (\u_clk_4|Equal0~5  & \u_clk_4|Equal0~4_combout )))

	.clk(gnd),
	.dataa(\u_clk_4|Equal0~6 ),
	.datab(\u_clk_4|Equal0~7 ),
	.datac(\u_clk_4|Equal0~5 ),
	.datad(\u_clk_4|Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Equal0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|Equal0~8 .lut_mask = "8000";
defparam \u_clk_4|Equal0~8 .operation_mode = "normal";
defparam \u_clk_4|Equal0~8 .output_mode = "comb_only";
defparam \u_clk_4|Equal0~8 .register_cascade_mode = "off";
defparam \u_clk_4|Equal0~8 .sum_lutc_input = "datac";
defparam \u_clk_4|Equal0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N8
maxii_lcell \u_clk_4|clkout (
// Equation(s):
// \u_clk_4|clkout~regout  = DFFEAS(\u_clk_4|clkout~regout  $ ((((\u_clk_4|Equal0~8_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u_clk_4|clkout~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_4|Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_4|clkout~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|clkout .lut_mask = "55aa";
defparam \u_clk_4|clkout .operation_mode = "normal";
defparam \u_clk_4|clkout .output_mode = "reg_only";
defparam \u_clk_4|clkout .register_cascade_mode = "off";
defparam \u_clk_4|clkout .sum_lutc_input = "datac";
defparam \u_clk_4|clkout .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N0
maxii_lcell \u_sequencer_num_4|code[0] (
// Equation(s):
// \u_sequencer_num_4|code [0] = DFFEAS((((!\u_sequencer_num_4|code [0]))), \u_clk_4|clkout~regout , !\rst~combout , , !\u_flag|flag [4], , , , )

	.clk(\u_clk_4|clkout~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_sequencer_num_4|code [0]),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u_flag|flag [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_sequencer_num_4|code [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_sequencer_num_4|code[0] .lut_mask = "0f0f";
defparam \u_sequencer_num_4|code[0] .operation_mode = "normal";
defparam \u_sequencer_num_4|code[0] .output_mode = "reg_only";
defparam \u_sequencer_num_4|code[0] .register_cascade_mode = "off";
defparam \u_sequencer_num_4|code[0] .sum_lutc_input = "datac";
defparam \u_sequencer_num_4|code[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N5
maxii_lcell \u_sequencer_num_4|code[2] (
// Equation(s):
// \u_sequencer_num_4|code [2] = DFFEAS(\u_sequencer_num_4|code [2] $ (((!\u_flag|flag [4] & (\u_sequencer_num_4|code [0] & \u_sequencer_num_4|code [1])))), \u_clk_4|clkout~regout , !\rst~combout , , , , , , )

	.clk(\u_clk_4|clkout~regout ),
	.dataa(\u_sequencer_num_4|code [2]),
	.datab(\u_flag|flag [4]),
	.datac(\u_sequencer_num_4|code [0]),
	.datad(\u_sequencer_num_4|code [1]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_sequencer_num_4|code [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_sequencer_num_4|code[2] .lut_mask = "9aaa";
defparam \u_sequencer_num_4|code[2] .operation_mode = "normal";
defparam \u_sequencer_num_4|code[2] .output_mode = "reg_only";
defparam \u_sequencer_num_4|code[2] .register_cascade_mode = "off";
defparam \u_sequencer_num_4|code[2] .sum_lutc_input = "datac";
defparam \u_sequencer_num_4|code[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N7
maxii_lcell \u_sequencer_num_4|code[1] (
// Equation(s):
// \u_sequencer_num_4|code [1] = DFFEAS((\u_sequencer_num_4|code [1] & (((!\u_sequencer_num_4|code [0])))) # (!\u_sequencer_num_4|code [1] & (\u_sequencer_num_4|code [0] & ((\u_sequencer_num_4|code [2]) # (!\u_sequencer_num_4|code [3])))), 
// \u_clk_4|clkout~regout , !\rst~combout , , !\u_flag|flag [4], , , , )

	.clk(\u_clk_4|clkout~regout ),
	.dataa(\u_sequencer_num_4|code [3]),
	.datab(\u_sequencer_num_4|code [1]),
	.datac(\u_sequencer_num_4|code [0]),
	.datad(\u_sequencer_num_4|code [2]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u_flag|flag [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_sequencer_num_4|code [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_sequencer_num_4|code[1] .lut_mask = "3c1c";
defparam \u_sequencer_num_4|code[1] .operation_mode = "normal";
defparam \u_sequencer_num_4|code[1] .output_mode = "reg_only";
defparam \u_sequencer_num_4|code[1] .register_cascade_mode = "off";
defparam \u_sequencer_num_4|code[1] .sum_lutc_input = "datac";
defparam \u_sequencer_num_4|code[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N2
maxii_lcell \u_sequencer_num_4|code[3] (
// Equation(s):
// \u_sequencer_num_4|code [3] = DFFEAS((\u_sequencer_num_4|code [3] & ((\u_sequencer_num_4|code [1] $ (\u_sequencer_num_4|code [2])) # (!\u_sequencer_num_4|code [0]))) # (!\u_sequencer_num_4|code [3] & (\u_sequencer_num_4|code [1] & (\u_sequencer_num_4|code 
// [0] & \u_sequencer_num_4|code [2]))), \u_clk_4|clkout~regout , !\rst~combout , , !\u_flag|flag [4], , , , )

	.clk(\u_clk_4|clkout~regout ),
	.dataa(\u_sequencer_num_4|code [3]),
	.datab(\u_sequencer_num_4|code [1]),
	.datac(\u_sequencer_num_4|code [0]),
	.datad(\u_sequencer_num_4|code [2]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u_flag|flag [4]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_sequencer_num_4|code [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_sequencer_num_4|code[3] .lut_mask = "6a8a";
defparam \u_sequencer_num_4|code[3] .operation_mode = "normal";
defparam \u_sequencer_num_4|code[3] .output_mode = "reg_only";
defparam \u_sequencer_num_4|code[3] .register_cascade_mode = "off";
defparam \u_sequencer_num_4|code[3] .sum_lutc_input = "datac";
defparam \u_sequencer_num_4|code[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N3
maxii_lcell \u_decode_seg|digit[2]~0 (
// Equation(s):
// \u_decode_seg|digit[2]~0_combout  = (((!\u_decode_seg|cath_control [2]) # (!\u_decode_seg|cath_control [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_decode_seg|cath_control [1]),
	.datad(\u_decode_seg|cath_control [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_decode_seg|digit[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_decode_seg|digit[2]~0 .lut_mask = "0fff";
defparam \u_decode_seg|digit[2]~0 .operation_mode = "normal";
defparam \u_decode_seg|digit[2]~0 .output_mode = "comb_only";
defparam \u_decode_seg|digit[2]~0 .register_cascade_mode = "off";
defparam \u_decode_seg|digit[2]~0 .sum_lutc_input = "datac";
defparam \u_decode_seg|digit[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N2
maxii_lcell \u_decode_seg|digit[3] (
// Equation(s):
// \u_decode_seg|digit [3] = DFFEAS(((\u2|cnt [0]) # ((\u_sequencer_num_4|code [3]))), GLOBAL(\u_clk_500|clkout~regout ), VCC, , \u_decode_seg|digit[2]~0_combout , \u_decode_seg|Mux6~1_combout , , , !\u_decode_seg|cath_control [2])

	.clk(\u_clk_500|clkout~regout ),
	.dataa(vcc),
	.datab(\u2|cnt [0]),
	.datac(\u_decode_seg|Mux6~1_combout ),
	.datad(\u_sequencer_num_4|code [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u_decode_seg|cath_control [2]),
	.ena(\u_decode_seg|digit[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_decode_seg|digit [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_decode_seg|digit[3] .lut_mask = "ffcc";
defparam \u_decode_seg|digit[3] .operation_mode = "normal";
defparam \u_decode_seg|digit[3] .output_mode = "reg_only";
defparam \u_decode_seg|digit[3] .register_cascade_mode = "off";
defparam \u_decode_seg|digit[3] .sum_lutc_input = "datac";
defparam \u_decode_seg|digit[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N1
maxii_lcell \u_decode_seg|Mux7~0 (
// Equation(s):
// \u_decode_seg|Mux7~0_combout  = (\u_decode_seg|cath_control [1] & (\u2|cnt [0])) # (!\u_decode_seg|cath_control [1] & ((\u2|cnt [0] & (\u_sequencer_num_1|code [2])) # (!\u2|cnt [0] & ((\u_sequencer_num_0|code [2])))))

	.clk(gnd),
	.dataa(\u_decode_seg|cath_control [1]),
	.datab(\u2|cnt [0]),
	.datac(\u_sequencer_num_1|code [2]),
	.datad(\u_sequencer_num_0|code [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_decode_seg|Mux7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_decode_seg|Mux7~0 .lut_mask = "d9c8";
defparam \u_decode_seg|Mux7~0 .operation_mode = "normal";
defparam \u_decode_seg|Mux7~0 .output_mode = "comb_only";
defparam \u_decode_seg|Mux7~0 .register_cascade_mode = "off";
defparam \u_decode_seg|Mux7~0 .sum_lutc_input = "datac";
defparam \u_decode_seg|Mux7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N0
maxii_lcell \u_decode_seg|Mux7~1 (
// Equation(s):
// \u_decode_seg|Mux7~1_combout  = (\u_decode_seg|cath_control [1] & ((\u_decode_seg|Mux7~0_combout  & ((\u_sequencer_num_3|code [2]))) # (!\u_decode_seg|Mux7~0_combout  & (\u_sequencer_num_2|code [2])))) # (!\u_decode_seg|cath_control [1] & 
// (((\u_decode_seg|Mux7~0_combout ))))

	.clk(gnd),
	.dataa(\u_decode_seg|cath_control [1]),
	.datab(\u_sequencer_num_2|code [2]),
	.datac(\u_sequencer_num_3|code [2]),
	.datad(\u_decode_seg|Mux7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_decode_seg|Mux7~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_decode_seg|Mux7~1 .lut_mask = "f588";
defparam \u_decode_seg|Mux7~1 .operation_mode = "normal";
defparam \u_decode_seg|Mux7~1 .output_mode = "comb_only";
defparam \u_decode_seg|Mux7~1 .register_cascade_mode = "off";
defparam \u_decode_seg|Mux7~1 .sum_lutc_input = "datac";
defparam \u_decode_seg|Mux7~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N0
maxii_lcell \u_clk_5|Add0~40 (
// Equation(s):
// \u_clk_5|Add0~40_combout  = (\u_clk_5|cnt [9] $ ((\u_clk_5|Add0~52 )))
// \u_clk_5|Add0~42  = CARRY(((!\u_clk_5|Add0~52 ) # (!\u_clk_5|cnt [9])))
// \u_clk_5|Add0~42COUT1_148  = CARRY(((!\u_clk_5|Add0~52 ) # (!\u_clk_5|cnt [9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_5|cnt [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_5|Add0~52 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Add0~40_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_5|Add0~42 ),
	.cout1(\u_clk_5|Add0~42COUT1_148 ));
// synopsys translate_off
defparam \u_clk_5|Add0~40 .cin_used = "true";
defparam \u_clk_5|Add0~40 .lut_mask = "3c3f";
defparam \u_clk_5|Add0~40 .operation_mode = "arithmetic";
defparam \u_clk_5|Add0~40 .output_mode = "comb_only";
defparam \u_clk_5|Add0~40 .register_cascade_mode = "off";
defparam \u_clk_5|Add0~40 .sum_lutc_input = "cin";
defparam \u_clk_5|Add0~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N7
maxii_lcell \u_clk_5|cnt[9] (
// Equation(s):
// \u_clk_5|cnt [9] = DFFEAS(((!\u_clk_5|Equal0~8_combout  & ((\u_clk_5|Add0~40_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u_clk_5|Equal0~8_combout ),
	.datac(vcc),
	.datad(\u_clk_5|Add0~40_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_5|cnt [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|cnt[9] .lut_mask = "3300";
defparam \u_clk_5|cnt[9] .operation_mode = "normal";
defparam \u_clk_5|cnt[9] .output_mode = "reg_only";
defparam \u_clk_5|cnt[9] .register_cascade_mode = "off";
defparam \u_clk_5|cnt[9] .sum_lutc_input = "datac";
defparam \u_clk_5|cnt[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N1
maxii_lcell \u_clk_5|Add0~45 (
// Equation(s):
// \u_clk_5|Add0~45_combout  = (\u_clk_5|cnt [10] $ ((!(!\u_clk_5|Add0~52  & \u_clk_5|Add0~42 ) # (\u_clk_5|Add0~52  & \u_clk_5|Add0~42COUT1_148 ))))
// \u_clk_5|Add0~47  = CARRY(((\u_clk_5|cnt [10] & !\u_clk_5|Add0~42 )))
// \u_clk_5|Add0~47COUT1_149  = CARRY(((\u_clk_5|cnt [10] & !\u_clk_5|Add0~42COUT1_148 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_5|cnt [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_5|Add0~52 ),
	.cin0(\u_clk_5|Add0~42 ),
	.cin1(\u_clk_5|Add0~42COUT1_148 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Add0~45_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_5|Add0~47 ),
	.cout1(\u_clk_5|Add0~47COUT1_149 ));
// synopsys translate_off
defparam \u_clk_5|Add0~45 .cin0_used = "true";
defparam \u_clk_5|Add0~45 .cin1_used = "true";
defparam \u_clk_5|Add0~45 .cin_used = "true";
defparam \u_clk_5|Add0~45 .lut_mask = "c30c";
defparam \u_clk_5|Add0~45 .operation_mode = "arithmetic";
defparam \u_clk_5|Add0~45 .output_mode = "comb_only";
defparam \u_clk_5|Add0~45 .register_cascade_mode = "off";
defparam \u_clk_5|Add0~45 .sum_lutc_input = "cin";
defparam \u_clk_5|Add0~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N6
maxii_lcell \u_clk_5|cnt[10] (
// Equation(s):
// \u_clk_5|cnt [10] = DFFEAS(((!\u_clk_5|Equal0~8_combout  & ((\u_clk_5|Add0~45_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u_clk_5|Equal0~8_combout ),
	.datac(vcc),
	.datad(\u_clk_5|Add0~45_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_5|cnt [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|cnt[10] .lut_mask = "3300";
defparam \u_clk_5|cnt[10] .operation_mode = "normal";
defparam \u_clk_5|cnt[10] .output_mode = "reg_only";
defparam \u_clk_5|cnt[10] .register_cascade_mode = "off";
defparam \u_clk_5|cnt[10] .sum_lutc_input = "datac";
defparam \u_clk_5|cnt[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N2
maxii_lcell \u_clk_5|Add0~55 (
// Equation(s):
// \u_clk_5|Add0~55_combout  = (\u_clk_5|cnt [11] $ (((!\u_clk_5|Add0~52  & \u_clk_5|Add0~47 ) # (\u_clk_5|Add0~52  & \u_clk_5|Add0~47COUT1_149 ))))
// \u_clk_5|Add0~57  = CARRY(((!\u_clk_5|Add0~47 ) # (!\u_clk_5|cnt [11])))
// \u_clk_5|Add0~57COUT1_150  = CARRY(((!\u_clk_5|Add0~47COUT1_149 ) # (!\u_clk_5|cnt [11])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_5|cnt [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_5|Add0~52 ),
	.cin0(\u_clk_5|Add0~47 ),
	.cin1(\u_clk_5|Add0~47COUT1_149 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Add0~55_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_5|Add0~57 ),
	.cout1(\u_clk_5|Add0~57COUT1_150 ));
// synopsys translate_off
defparam \u_clk_5|Add0~55 .cin0_used = "true";
defparam \u_clk_5|Add0~55 .cin1_used = "true";
defparam \u_clk_5|Add0~55 .cin_used = "true";
defparam \u_clk_5|Add0~55 .lut_mask = "3c3f";
defparam \u_clk_5|Add0~55 .operation_mode = "arithmetic";
defparam \u_clk_5|Add0~55 .output_mode = "comb_only";
defparam \u_clk_5|Add0~55 .register_cascade_mode = "off";
defparam \u_clk_5|Add0~55 .sum_lutc_input = "cin";
defparam \u_clk_5|Add0~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N5
maxii_lcell \u_clk_5|cnt[11] (
// Equation(s):
// \u_clk_5|cnt [11] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_5|Add0~55_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_5|Add0~55_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_5|cnt [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|cnt[11] .lut_mask = "0000";
defparam \u_clk_5|cnt[11] .operation_mode = "normal";
defparam \u_clk_5|cnt[11] .output_mode = "reg_only";
defparam \u_clk_5|cnt[11] .register_cascade_mode = "off";
defparam \u_clk_5|cnt[11] .sum_lutc_input = "datac";
defparam \u_clk_5|cnt[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N1
maxii_lcell \u_clk_5|Add0~35 (
// Equation(s):
// \u_clk_5|Add0~35_combout  = ((!\u_clk_5|cnt [0]))
// \u_clk_5|Add0~37  = CARRY(((\u_clk_5|cnt [0])))
// \u_clk_5|Add0~37COUT1_141  = CARRY(((\u_clk_5|cnt [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_5|cnt [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Add0~35_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_5|Add0~37 ),
	.cout1(\u_clk_5|Add0~37COUT1_141 ));
// synopsys translate_off
defparam \u_clk_5|Add0~35 .lut_mask = "33cc";
defparam \u_clk_5|Add0~35 .operation_mode = "arithmetic";
defparam \u_clk_5|Add0~35 .output_mode = "comb_only";
defparam \u_clk_5|Add0~35 .register_cascade_mode = "off";
defparam \u_clk_5|Add0~35 .sum_lutc_input = "datac";
defparam \u_clk_5|Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N4
maxii_lcell \u_clk_5|cnt[0] (
// Equation(s):
// \u_clk_5|cnt [0] = DFFEAS((((\u_clk_5|Add0~35_combout  & !\u_clk_5|Equal0~8_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_5|Add0~35_combout ),
	.datad(\u_clk_5|Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_5|cnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|cnt[0] .lut_mask = "00f0";
defparam \u_clk_5|cnt[0] .operation_mode = "normal";
defparam \u_clk_5|cnt[0] .output_mode = "reg_only";
defparam \u_clk_5|cnt[0] .register_cascade_mode = "off";
defparam \u_clk_5|cnt[0] .sum_lutc_input = "datac";
defparam \u_clk_5|cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N2
maxii_lcell \u_clk_5|Add0~30 (
// Equation(s):
// \u_clk_5|Add0~30_combout  = (\u_clk_5|cnt [1] $ ((\u_clk_5|Add0~37 )))
// \u_clk_5|Add0~32  = CARRY(((!\u_clk_5|Add0~37 ) # (!\u_clk_5|cnt [1])))
// \u_clk_5|Add0~32COUT1_142  = CARRY(((!\u_clk_5|Add0~37COUT1_141 ) # (!\u_clk_5|cnt [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_5|cnt [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u_clk_5|Add0~37 ),
	.cin1(\u_clk_5|Add0~37COUT1_141 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_5|Add0~32 ),
	.cout1(\u_clk_5|Add0~32COUT1_142 ));
// synopsys translate_off
defparam \u_clk_5|Add0~30 .cin0_used = "true";
defparam \u_clk_5|Add0~30 .cin1_used = "true";
defparam \u_clk_5|Add0~30 .lut_mask = "3c3f";
defparam \u_clk_5|Add0~30 .operation_mode = "arithmetic";
defparam \u_clk_5|Add0~30 .output_mode = "comb_only";
defparam \u_clk_5|Add0~30 .register_cascade_mode = "off";
defparam \u_clk_5|Add0~30 .sum_lutc_input = "cin";
defparam \u_clk_5|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N0
maxii_lcell \u_clk_5|cnt[1] (
// Equation(s):
// \u_clk_5|cnt [1] = DFFEAS((((\u_clk_5|Add0~30_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_5|Add0~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_5|cnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|cnt[1] .lut_mask = "ff00";
defparam \u_clk_5|cnt[1] .operation_mode = "normal";
defparam \u_clk_5|cnt[1] .output_mode = "reg_only";
defparam \u_clk_5|cnt[1] .register_cascade_mode = "off";
defparam \u_clk_5|cnt[1] .sum_lutc_input = "datac";
defparam \u_clk_5|cnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N3
maxii_lcell \u_clk_5|Add0~25 (
// Equation(s):
// \u_clk_5|Add0~25_combout  = (\u_clk_5|cnt [2] $ ((!\u_clk_5|Add0~32 )))
// \u_clk_5|Add0~27  = CARRY(((\u_clk_5|cnt [2] & !\u_clk_5|Add0~32 )))
// \u_clk_5|Add0~27COUT1_143  = CARRY(((\u_clk_5|cnt [2] & !\u_clk_5|Add0~32COUT1_142 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_5|cnt [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u_clk_5|Add0~32 ),
	.cin1(\u_clk_5|Add0~32COUT1_142 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_5|Add0~27 ),
	.cout1(\u_clk_5|Add0~27COUT1_143 ));
// synopsys translate_off
defparam \u_clk_5|Add0~25 .cin0_used = "true";
defparam \u_clk_5|Add0~25 .cin1_used = "true";
defparam \u_clk_5|Add0~25 .lut_mask = "c30c";
defparam \u_clk_5|Add0~25 .operation_mode = "arithmetic";
defparam \u_clk_5|Add0~25 .output_mode = "comb_only";
defparam \u_clk_5|Add0~25 .register_cascade_mode = "off";
defparam \u_clk_5|Add0~25 .sum_lutc_input = "cin";
defparam \u_clk_5|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N6
maxii_lcell \u_clk_5|cnt[2] (
// Equation(s):
// \u_clk_5|cnt [2] = DFFEAS((((\u_clk_5|Add0~25_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_5|Add0~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_5|cnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|cnt[2] .lut_mask = "ff00";
defparam \u_clk_5|cnt[2] .operation_mode = "normal";
defparam \u_clk_5|cnt[2] .output_mode = "reg_only";
defparam \u_clk_5|cnt[2] .register_cascade_mode = "off";
defparam \u_clk_5|cnt[2] .sum_lutc_input = "datac";
defparam \u_clk_5|cnt[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N4
maxii_lcell \u_clk_5|Add0~20 (
// Equation(s):
// \u_clk_5|Add0~20_combout  = (\u_clk_5|cnt [3] $ ((\u_clk_5|Add0~27 )))
// \u_clk_5|Add0~22  = CARRY(((!\u_clk_5|Add0~27COUT1_143 ) # (!\u_clk_5|cnt [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_5|cnt [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u_clk_5|Add0~27 ),
	.cin1(\u_clk_5|Add0~27COUT1_143 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Add0~20_combout ),
	.regout(),
	.cout(\u_clk_5|Add0~22 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|Add0~20 .cin0_used = "true";
defparam \u_clk_5|Add0~20 .cin1_used = "true";
defparam \u_clk_5|Add0~20 .lut_mask = "3c3f";
defparam \u_clk_5|Add0~20 .operation_mode = "arithmetic";
defparam \u_clk_5|Add0~20 .output_mode = "comb_only";
defparam \u_clk_5|Add0~20 .register_cascade_mode = "off";
defparam \u_clk_5|Add0~20 .sum_lutc_input = "cin";
defparam \u_clk_5|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N7
maxii_lcell \u_clk_5|cnt[3] (
// Equation(s):
// \u_clk_5|Equal0~1  = (!\u_clk_5|cnt [2] & (!\u_clk_5|cnt [1] & (!C3_cnt[3] & !\u_clk_5|cnt [0])))
// \u_clk_5|cnt [3] = DFFEAS(\u_clk_5|Equal0~1 , GLOBAL(\clk~combout ), VCC, , , \u_clk_5|Add0~20_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_5|cnt [2]),
	.datab(\u_clk_5|cnt [1]),
	.datac(\u_clk_5|Add0~20_combout ),
	.datad(\u_clk_5|cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Equal0~1 ),
	.regout(\u_clk_5|cnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|cnt[3] .lut_mask = "0001";
defparam \u_clk_5|cnt[3] .operation_mode = "normal";
defparam \u_clk_5|cnt[3] .output_mode = "reg_and_comb";
defparam \u_clk_5|cnt[3] .register_cascade_mode = "off";
defparam \u_clk_5|cnt[3] .sum_lutc_input = "qfbk";
defparam \u_clk_5|cnt[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N5
maxii_lcell \u_clk_5|Add0~15 (
// Equation(s):
// \u_clk_5|Add0~15_combout  = (\u_clk_5|cnt [4] $ ((!\u_clk_5|Add0~22 )))
// \u_clk_5|Add0~17  = CARRY(((\u_clk_5|cnt [4] & !\u_clk_5|Add0~22 )))
// \u_clk_5|Add0~17COUT1_144  = CARRY(((\u_clk_5|cnt [4] & !\u_clk_5|Add0~22 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_5|cnt [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_5|Add0~22 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_5|Add0~17 ),
	.cout1(\u_clk_5|Add0~17COUT1_144 ));
// synopsys translate_off
defparam \u_clk_5|Add0~15 .cin_used = "true";
defparam \u_clk_5|Add0~15 .lut_mask = "c30c";
defparam \u_clk_5|Add0~15 .operation_mode = "arithmetic";
defparam \u_clk_5|Add0~15 .output_mode = "comb_only";
defparam \u_clk_5|Add0~15 .register_cascade_mode = "off";
defparam \u_clk_5|Add0~15 .sum_lutc_input = "cin";
defparam \u_clk_5|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N8
maxii_lcell \u_clk_5|cnt[4] (
// Equation(s):
// \u_clk_5|cnt [4] = DFFEAS((((\u_clk_5|Add0~15_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_5|Add0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_5|cnt [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|cnt[4] .lut_mask = "ff00";
defparam \u_clk_5|cnt[4] .operation_mode = "normal";
defparam \u_clk_5|cnt[4] .output_mode = "reg_only";
defparam \u_clk_5|cnt[4] .register_cascade_mode = "off";
defparam \u_clk_5|cnt[4] .sum_lutc_input = "datac";
defparam \u_clk_5|cnt[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N6
maxii_lcell \u_clk_5|Add0~10 (
// Equation(s):
// \u_clk_5|Add0~10_combout  = (\u_clk_5|cnt [5] $ (((!\u_clk_5|Add0~22  & \u_clk_5|Add0~17 ) # (\u_clk_5|Add0~22  & \u_clk_5|Add0~17COUT1_144 ))))
// \u_clk_5|Add0~12  = CARRY(((!\u_clk_5|Add0~17 ) # (!\u_clk_5|cnt [5])))
// \u_clk_5|Add0~12COUT1_145  = CARRY(((!\u_clk_5|Add0~17COUT1_144 ) # (!\u_clk_5|cnt [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_5|cnt [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_5|Add0~22 ),
	.cin0(\u_clk_5|Add0~17 ),
	.cin1(\u_clk_5|Add0~17COUT1_144 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_5|Add0~12 ),
	.cout1(\u_clk_5|Add0~12COUT1_145 ));
// synopsys translate_off
defparam \u_clk_5|Add0~10 .cin0_used = "true";
defparam \u_clk_5|Add0~10 .cin1_used = "true";
defparam \u_clk_5|Add0~10 .cin_used = "true";
defparam \u_clk_5|Add0~10 .lut_mask = "3c3f";
defparam \u_clk_5|Add0~10 .operation_mode = "arithmetic";
defparam \u_clk_5|Add0~10 .output_mode = "comb_only";
defparam \u_clk_5|Add0~10 .register_cascade_mode = "off";
defparam \u_clk_5|Add0~10 .sum_lutc_input = "cin";
defparam \u_clk_5|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N9
maxii_lcell \u_clk_5|cnt[5] (
// Equation(s):
// \u_clk_5|cnt [5] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_5|Add0~10_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_5|Add0~10_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_5|cnt [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|cnt[5] .lut_mask = "0000";
defparam \u_clk_5|cnt[5] .operation_mode = "normal";
defparam \u_clk_5|cnt[5] .output_mode = "reg_only";
defparam \u_clk_5|cnt[5] .register_cascade_mode = "off";
defparam \u_clk_5|cnt[5] .sum_lutc_input = "datac";
defparam \u_clk_5|cnt[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N7
maxii_lcell \u_clk_5|Add0~5 (
// Equation(s):
// \u_clk_5|Add0~5_combout  = (\u_clk_5|cnt [6] $ ((!(!\u_clk_5|Add0~22  & \u_clk_5|Add0~12 ) # (\u_clk_5|Add0~22  & \u_clk_5|Add0~12COUT1_145 ))))
// \u_clk_5|Add0~7  = CARRY(((\u_clk_5|cnt [6] & !\u_clk_5|Add0~12 )))
// \u_clk_5|Add0~7COUT1_146  = CARRY(((\u_clk_5|cnt [6] & !\u_clk_5|Add0~12COUT1_145 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_5|cnt [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_5|Add0~22 ),
	.cin0(\u_clk_5|Add0~12 ),
	.cin1(\u_clk_5|Add0~12COUT1_145 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_5|Add0~7 ),
	.cout1(\u_clk_5|Add0~7COUT1_146 ));
// synopsys translate_off
defparam \u_clk_5|Add0~5 .cin0_used = "true";
defparam \u_clk_5|Add0~5 .cin1_used = "true";
defparam \u_clk_5|Add0~5 .cin_used = "true";
defparam \u_clk_5|Add0~5 .lut_mask = "c30c";
defparam \u_clk_5|Add0~5 .operation_mode = "arithmetic";
defparam \u_clk_5|Add0~5 .output_mode = "comb_only";
defparam \u_clk_5|Add0~5 .register_cascade_mode = "off";
defparam \u_clk_5|Add0~5 .sum_lutc_input = "cin";
defparam \u_clk_5|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N0
maxii_lcell \u_clk_5|cnt[6] (
// Equation(s):
// \u_clk_5|Equal0~0  = (!\u_clk_5|cnt [4] & (!\u_clk_5|cnt [5] & (!C3_cnt[6] & \u_clk_5|cnt [7])))
// \u_clk_5|cnt [6] = DFFEAS(\u_clk_5|Equal0~0 , GLOBAL(\clk~combout ), VCC, , , \u_clk_5|Add0~5_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_5|cnt [4]),
	.datab(\u_clk_5|cnt [5]),
	.datac(\u_clk_5|Add0~5_combout ),
	.datad(\u_clk_5|cnt [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Equal0~0 ),
	.regout(\u_clk_5|cnt [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|cnt[6] .lut_mask = "0100";
defparam \u_clk_5|cnt[6] .operation_mode = "normal";
defparam \u_clk_5|cnt[6] .output_mode = "reg_and_comb";
defparam \u_clk_5|cnt[6] .register_cascade_mode = "off";
defparam \u_clk_5|cnt[6] .sum_lutc_input = "qfbk";
defparam \u_clk_5|cnt[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N8
maxii_lcell \u_clk_5|Add0~0 (
// Equation(s):
// \u_clk_5|Add0~0_combout  = (\u_clk_5|cnt [7] $ (((!\u_clk_5|Add0~22  & \u_clk_5|Add0~7 ) # (\u_clk_5|Add0~22  & \u_clk_5|Add0~7COUT1_146 ))))
// \u_clk_5|Add0~2  = CARRY(((!\u_clk_5|Add0~7 ) # (!\u_clk_5|cnt [7])))
// \u_clk_5|Add0~2COUT1_147  = CARRY(((!\u_clk_5|Add0~7COUT1_146 ) # (!\u_clk_5|cnt [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_5|cnt [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_5|Add0~22 ),
	.cin0(\u_clk_5|Add0~7 ),
	.cin1(\u_clk_5|Add0~7COUT1_146 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_5|Add0~2 ),
	.cout1(\u_clk_5|Add0~2COUT1_147 ));
// synopsys translate_off
defparam \u_clk_5|Add0~0 .cin0_used = "true";
defparam \u_clk_5|Add0~0 .cin1_used = "true";
defparam \u_clk_5|Add0~0 .cin_used = "true";
defparam \u_clk_5|Add0~0 .lut_mask = "3c3f";
defparam \u_clk_5|Add0~0 .operation_mode = "arithmetic";
defparam \u_clk_5|Add0~0 .output_mode = "comb_only";
defparam \u_clk_5|Add0~0 .register_cascade_mode = "off";
defparam \u_clk_5|Add0~0 .sum_lutc_input = "cin";
defparam \u_clk_5|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N8
maxii_lcell \u_clk_5|cnt[7] (
// Equation(s):
// \u_clk_5|cnt [7] = DFFEAS(((!\u_clk_5|Equal0~8_combout  & ((\u_clk_5|Add0~0_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u_clk_5|Equal0~8_combout ),
	.datac(vcc),
	.datad(\u_clk_5|Add0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_5|cnt [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|cnt[7] .lut_mask = "3300";
defparam \u_clk_5|cnt[7] .operation_mode = "normal";
defparam \u_clk_5|cnt[7] .output_mode = "reg_only";
defparam \u_clk_5|cnt[7] .register_cascade_mode = "off";
defparam \u_clk_5|cnt[7] .sum_lutc_input = "datac";
defparam \u_clk_5|cnt[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N9
maxii_lcell \u_clk_5|Add0~50 (
// Equation(s):
// \u_clk_5|Add0~50_combout  = (\u_clk_5|cnt [8] $ ((!(!\u_clk_5|Add0~22  & \u_clk_5|Add0~2 ) # (\u_clk_5|Add0~22  & \u_clk_5|Add0~2COUT1_147 ))))
// \u_clk_5|Add0~52  = CARRY(((\u_clk_5|cnt [8] & !\u_clk_5|Add0~2COUT1_147 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_5|cnt [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_5|Add0~22 ),
	.cin0(\u_clk_5|Add0~2 ),
	.cin1(\u_clk_5|Add0~2COUT1_147 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Add0~50_combout ),
	.regout(),
	.cout(\u_clk_5|Add0~52 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|Add0~50 .cin0_used = "true";
defparam \u_clk_5|Add0~50 .cin1_used = "true";
defparam \u_clk_5|Add0~50 .cin_used = "true";
defparam \u_clk_5|Add0~50 .lut_mask = "c30c";
defparam \u_clk_5|Add0~50 .operation_mode = "arithmetic";
defparam \u_clk_5|Add0~50 .output_mode = "comb_only";
defparam \u_clk_5|Add0~50 .register_cascade_mode = "off";
defparam \u_clk_5|Add0~50 .sum_lutc_input = "cin";
defparam \u_clk_5|Add0~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N3
maxii_lcell \u_clk_5|cnt[8] (
// Equation(s):
// \u_clk_5|Equal0~2  = (!\u_clk_5|cnt [11] & (\u_clk_5|cnt [9] & (!C3_cnt[8] & \u_clk_5|cnt [10])))
// \u_clk_5|cnt [8] = DFFEAS(\u_clk_5|Equal0~2 , GLOBAL(\clk~combout ), VCC, , , \u_clk_5|Add0~50_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_5|cnt [11]),
	.datab(\u_clk_5|cnt [9]),
	.datac(\u_clk_5|Add0~50_combout ),
	.datad(\u_clk_5|cnt [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Equal0~2 ),
	.regout(\u_clk_5|cnt [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|cnt[8] .lut_mask = "0400";
defparam \u_clk_5|cnt[8] .operation_mode = "normal";
defparam \u_clk_5|cnt[8] .output_mode = "reg_and_comb";
defparam \u_clk_5|cnt[8] .register_cascade_mode = "off";
defparam \u_clk_5|cnt[8] .sum_lutc_input = "qfbk";
defparam \u_clk_5|cnt[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y7_N3
maxii_lcell \u_clk_5|Add0~60 (
// Equation(s):
// \u_clk_5|Add0~60_combout  = (\u_clk_5|cnt [12] $ ((!(!\u_clk_5|Add0~52  & \u_clk_5|Add0~57 ) # (\u_clk_5|Add0~52  & \u_clk_5|Add0~57COUT1_150 ))))
// \u_clk_5|Add0~62  = CARRY(((\u_clk_5|cnt [12] & !\u_clk_5|Add0~57 )))
// \u_clk_5|Add0~62COUT1_151  = CARRY(((\u_clk_5|cnt [12] & !\u_clk_5|Add0~57COUT1_150 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_5|cnt [12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_5|Add0~52 ),
	.cin0(\u_clk_5|Add0~57 ),
	.cin1(\u_clk_5|Add0~57COUT1_150 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Add0~60_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_5|Add0~62 ),
	.cout1(\u_clk_5|Add0~62COUT1_151 ));
// synopsys translate_off
defparam \u_clk_5|Add0~60 .cin0_used = "true";
defparam \u_clk_5|Add0~60 .cin1_used = "true";
defparam \u_clk_5|Add0~60 .cin_used = "true";
defparam \u_clk_5|Add0~60 .lut_mask = "c30c";
defparam \u_clk_5|Add0~60 .operation_mode = "arithmetic";
defparam \u_clk_5|Add0~60 .output_mode = "comb_only";
defparam \u_clk_5|Add0~60 .register_cascade_mode = "off";
defparam \u_clk_5|Add0~60 .sum_lutc_input = "cin";
defparam \u_clk_5|Add0~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N4
maxii_lcell \u_clk_5|cnt[12] (
// Equation(s):
// \u_clk_5|cnt [12] = DFFEAS(((!\u_clk_5|Equal0~8_combout  & ((\u_clk_5|Add0~60_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u_clk_5|Equal0~8_combout ),
	.datac(vcc),
	.datad(\u_clk_5|Add0~60_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_5|cnt [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|cnt[12] .lut_mask = "3300";
defparam \u_clk_5|cnt[12] .operation_mode = "normal";
defparam \u_clk_5|cnt[12] .output_mode = "reg_only";
defparam \u_clk_5|cnt[12] .register_cascade_mode = "off";
defparam \u_clk_5|cnt[12] .sum_lutc_input = "datac";
defparam \u_clk_5|cnt[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N5
maxii_lcell \u_clk_5|Add0~75 (
// Equation(s):
// \u_clk_5|Add0~75_combout  = (\u_clk_5|cnt [14] $ ((!\u_clk_5|Add0~72 )))
// \u_clk_5|Add0~77  = CARRY(((\u_clk_5|cnt [14] & !\u_clk_5|Add0~72 )))
// \u_clk_5|Add0~77COUT1_152  = CARRY(((\u_clk_5|cnt [14] & !\u_clk_5|Add0~72 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_5|cnt [14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_5|Add0~72 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Add0~75_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_5|Add0~77 ),
	.cout1(\u_clk_5|Add0~77COUT1_152 ));
// synopsys translate_off
defparam \u_clk_5|Add0~75 .cin_used = "true";
defparam \u_clk_5|Add0~75 .lut_mask = "c30c";
defparam \u_clk_5|Add0~75 .operation_mode = "arithmetic";
defparam \u_clk_5|Add0~75 .output_mode = "comb_only";
defparam \u_clk_5|Add0~75 .register_cascade_mode = "off";
defparam \u_clk_5|Add0~75 .sum_lutc_input = "cin";
defparam \u_clk_5|Add0~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N1
maxii_lcell \u_clk_5|cnt[14] (
// Equation(s):
// \u_clk_5|cnt [14] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_5|Add0~75_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_5|Add0~75_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_5|cnt [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|cnt[14] .lut_mask = "0000";
defparam \u_clk_5|cnt[14] .operation_mode = "normal";
defparam \u_clk_5|cnt[14] .output_mode = "reg_only";
defparam \u_clk_5|cnt[14] .register_cascade_mode = "off";
defparam \u_clk_5|cnt[14] .sum_lutc_input = "datac";
defparam \u_clk_5|cnt[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y7_N6
maxii_lcell \u_clk_5|Add0~65 (
// Equation(s):
// \u_clk_5|Add0~65_combout  = (\u_clk_5|cnt [15] $ (((!\u_clk_5|Add0~72  & \u_clk_5|Add0~77 ) # (\u_clk_5|Add0~72  & \u_clk_5|Add0~77COUT1_152 ))))
// \u_clk_5|Add0~67  = CARRY(((!\u_clk_5|Add0~77 ) # (!\u_clk_5|cnt [15])))
// \u_clk_5|Add0~67COUT1_153  = CARRY(((!\u_clk_5|Add0~77COUT1_152 ) # (!\u_clk_5|cnt [15])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_5|cnt [15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_5|Add0~72 ),
	.cin0(\u_clk_5|Add0~77 ),
	.cin1(\u_clk_5|Add0~77COUT1_152 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Add0~65_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_5|Add0~67 ),
	.cout1(\u_clk_5|Add0~67COUT1_153 ));
// synopsys translate_off
defparam \u_clk_5|Add0~65 .cin0_used = "true";
defparam \u_clk_5|Add0~65 .cin1_used = "true";
defparam \u_clk_5|Add0~65 .cin_used = "true";
defparam \u_clk_5|Add0~65 .lut_mask = "3c3f";
defparam \u_clk_5|Add0~65 .operation_mode = "arithmetic";
defparam \u_clk_5|Add0~65 .output_mode = "comb_only";
defparam \u_clk_5|Add0~65 .register_cascade_mode = "off";
defparam \u_clk_5|Add0~65 .sum_lutc_input = "cin";
defparam \u_clk_5|Add0~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N2
maxii_lcell \u_clk_5|cnt[15] (
// Equation(s):
// \u_clk_5|cnt [15] = DFFEAS(((\u_clk_5|Add0~65_combout  & ((!\u_clk_5|Equal0~8_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u_clk_5|Add0~65_combout ),
	.datac(vcc),
	.datad(\u_clk_5|Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_5|cnt [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|cnt[15] .lut_mask = "00cc";
defparam \u_clk_5|cnt[15] .operation_mode = "normal";
defparam \u_clk_5|cnt[15] .output_mode = "reg_only";
defparam \u_clk_5|cnt[15] .register_cascade_mode = "off";
defparam \u_clk_5|cnt[15] .sum_lutc_input = "datac";
defparam \u_clk_5|cnt[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N4
maxii_lcell \u_clk_5|Add0~70 (
// Equation(s):
// \u_clk_5|Add0~70_combout  = (\u_clk_5|cnt [13] $ (((!\u_clk_5|Add0~52  & \u_clk_5|Add0~62 ) # (\u_clk_5|Add0~52  & \u_clk_5|Add0~62COUT1_151 ))))
// \u_clk_5|Add0~72  = CARRY(((!\u_clk_5|Add0~62COUT1_151 ) # (!\u_clk_5|cnt [13])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_5|cnt [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_5|Add0~52 ),
	.cin0(\u_clk_5|Add0~62 ),
	.cin1(\u_clk_5|Add0~62COUT1_151 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Add0~70_combout ),
	.regout(),
	.cout(\u_clk_5|Add0~72 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|Add0~70 .cin0_used = "true";
defparam \u_clk_5|Add0~70 .cin1_used = "true";
defparam \u_clk_5|Add0~70 .cin_used = "true";
defparam \u_clk_5|Add0~70 .lut_mask = "3c3f";
defparam \u_clk_5|Add0~70 .operation_mode = "arithmetic";
defparam \u_clk_5|Add0~70 .output_mode = "comb_only";
defparam \u_clk_5|Add0~70 .register_cascade_mode = "off";
defparam \u_clk_5|Add0~70 .sum_lutc_input = "cin";
defparam \u_clk_5|Add0~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N0
maxii_lcell \u_clk_5|cnt[13] (
// Equation(s):
// \u_clk_5|Equal0~3  = (\u_clk_5|cnt [12] & (\u_clk_5|cnt [15] & (!C3_cnt[13] & !\u_clk_5|cnt [14])))
// \u_clk_5|cnt [13] = DFFEAS(\u_clk_5|Equal0~3 , GLOBAL(\clk~combout ), VCC, , , \u_clk_5|Add0~70_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_5|cnt [12]),
	.datab(\u_clk_5|cnt [15]),
	.datac(\u_clk_5|Add0~70_combout ),
	.datad(\u_clk_5|cnt [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Equal0~3 ),
	.regout(\u_clk_5|cnt [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|cnt[13] .lut_mask = "0008";
defparam \u_clk_5|cnt[13] .operation_mode = "normal";
defparam \u_clk_5|cnt[13] .output_mode = "reg_and_comb";
defparam \u_clk_5|cnt[13] .register_cascade_mode = "off";
defparam \u_clk_5|cnt[13] .sum_lutc_input = "qfbk";
defparam \u_clk_5|cnt[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y7_N7
maxii_lcell \u_clk_5|Add0~85 (
// Equation(s):
// \u_clk_5|Add0~85_combout  = (\u_clk_5|cnt [16] $ ((!(!\u_clk_5|Add0~72  & \u_clk_5|Add0~67 ) # (\u_clk_5|Add0~72  & \u_clk_5|Add0~67COUT1_153 ))))
// \u_clk_5|Add0~87  = CARRY(((\u_clk_5|cnt [16] & !\u_clk_5|Add0~67 )))
// \u_clk_5|Add0~87COUT1_154  = CARRY(((\u_clk_5|cnt [16] & !\u_clk_5|Add0~67COUT1_153 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_5|cnt [16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_5|Add0~72 ),
	.cin0(\u_clk_5|Add0~67 ),
	.cin1(\u_clk_5|Add0~67COUT1_153 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Add0~85_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_5|Add0~87 ),
	.cout1(\u_clk_5|Add0~87COUT1_154 ));
// synopsys translate_off
defparam \u_clk_5|Add0~85 .cin0_used = "true";
defparam \u_clk_5|Add0~85 .cin1_used = "true";
defparam \u_clk_5|Add0~85 .cin_used = "true";
defparam \u_clk_5|Add0~85 .lut_mask = "c30c";
defparam \u_clk_5|Add0~85 .operation_mode = "arithmetic";
defparam \u_clk_5|Add0~85 .output_mode = "comb_only";
defparam \u_clk_5|Add0~85 .register_cascade_mode = "off";
defparam \u_clk_5|Add0~85 .sum_lutc_input = "cin";
defparam \u_clk_5|Add0~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N6
maxii_lcell \u_clk_5|cnt[16] (
// Equation(s):
// \u_clk_5|Equal0~5  = (\u_clk_5|cnt [19] & (!\u_clk_5|cnt [18] & (!C3_cnt[16] & !\u_clk_5|cnt [17])))
// \u_clk_5|cnt [16] = DFFEAS(\u_clk_5|Equal0~5 , GLOBAL(\clk~combout ), VCC, , , \u_clk_5|Add0~85_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_5|cnt [19]),
	.datab(\u_clk_5|cnt [18]),
	.datac(\u_clk_5|Add0~85_combout ),
	.datad(\u_clk_5|cnt [17]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Equal0~5 ),
	.regout(\u_clk_5|cnt [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|cnt[16] .lut_mask = "0002";
defparam \u_clk_5|cnt[16] .operation_mode = "normal";
defparam \u_clk_5|cnt[16] .output_mode = "reg_and_comb";
defparam \u_clk_5|cnt[16] .register_cascade_mode = "off";
defparam \u_clk_5|cnt[16] .sum_lutc_input = "qfbk";
defparam \u_clk_5|cnt[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y7_N8
maxii_lcell \u_clk_5|Add0~90 (
// Equation(s):
// \u_clk_5|Add0~90_combout  = \u_clk_5|cnt [17] $ (((((!\u_clk_5|Add0~72  & \u_clk_5|Add0~87 ) # (\u_clk_5|Add0~72  & \u_clk_5|Add0~87COUT1_154 )))))
// \u_clk_5|Add0~92  = CARRY(((!\u_clk_5|Add0~87 )) # (!\u_clk_5|cnt [17]))
// \u_clk_5|Add0~92COUT1_155  = CARRY(((!\u_clk_5|Add0~87COUT1_154 )) # (!\u_clk_5|cnt [17]))

	.clk(gnd),
	.dataa(\u_clk_5|cnt [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_5|Add0~72 ),
	.cin0(\u_clk_5|Add0~87 ),
	.cin1(\u_clk_5|Add0~87COUT1_154 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Add0~90_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_5|Add0~92 ),
	.cout1(\u_clk_5|Add0~92COUT1_155 ));
// synopsys translate_off
defparam \u_clk_5|Add0~90 .cin0_used = "true";
defparam \u_clk_5|Add0~90 .cin1_used = "true";
defparam \u_clk_5|Add0~90 .cin_used = "true";
defparam \u_clk_5|Add0~90 .lut_mask = "5a5f";
defparam \u_clk_5|Add0~90 .operation_mode = "arithmetic";
defparam \u_clk_5|Add0~90 .output_mode = "comb_only";
defparam \u_clk_5|Add0~90 .register_cascade_mode = "off";
defparam \u_clk_5|Add0~90 .sum_lutc_input = "cin";
defparam \u_clk_5|Add0~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N4
maxii_lcell \u_clk_5|cnt[17] (
// Equation(s):
// \u_clk_5|cnt [17] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_5|Add0~90_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_5|Add0~90_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_5|cnt [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|cnt[17] .lut_mask = "0000";
defparam \u_clk_5|cnt[17] .operation_mode = "normal";
defparam \u_clk_5|cnt[17] .output_mode = "reg_only";
defparam \u_clk_5|cnt[17] .register_cascade_mode = "off";
defparam \u_clk_5|cnt[17] .sum_lutc_input = "datac";
defparam \u_clk_5|cnt[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y7_N9
maxii_lcell \u_clk_5|Add0~95 (
// Equation(s):
// \u_clk_5|Add0~95_combout  = \u_clk_5|cnt [18] $ ((((!(!\u_clk_5|Add0~72  & \u_clk_5|Add0~92 ) # (\u_clk_5|Add0~72  & \u_clk_5|Add0~92COUT1_155 )))))
// \u_clk_5|Add0~97  = CARRY((\u_clk_5|cnt [18] & ((!\u_clk_5|Add0~92COUT1_155 ))))

	.clk(gnd),
	.dataa(\u_clk_5|cnt [18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_5|Add0~72 ),
	.cin0(\u_clk_5|Add0~92 ),
	.cin1(\u_clk_5|Add0~92COUT1_155 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Add0~95_combout ),
	.regout(),
	.cout(\u_clk_5|Add0~97 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|Add0~95 .cin0_used = "true";
defparam \u_clk_5|Add0~95 .cin1_used = "true";
defparam \u_clk_5|Add0~95 .cin_used = "true";
defparam \u_clk_5|Add0~95 .lut_mask = "a50a";
defparam \u_clk_5|Add0~95 .operation_mode = "arithmetic";
defparam \u_clk_5|Add0~95 .output_mode = "comb_only";
defparam \u_clk_5|Add0~95 .register_cascade_mode = "off";
defparam \u_clk_5|Add0~95 .sum_lutc_input = "cin";
defparam \u_clk_5|Add0~95 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N9
maxii_lcell \u_clk_5|cnt[18] (
// Equation(s):
// \u_clk_5|cnt [18] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_5|Add0~95_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_5|Add0~95_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_5|cnt [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|cnt[18] .lut_mask = "0000";
defparam \u_clk_5|cnt[18] .operation_mode = "normal";
defparam \u_clk_5|cnt[18] .output_mode = "reg_only";
defparam \u_clk_5|cnt[18] .register_cascade_mode = "off";
defparam \u_clk_5|cnt[18] .sum_lutc_input = "datac";
defparam \u_clk_5|cnt[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y7_N0
maxii_lcell \u_clk_5|Add0~80 (
// Equation(s):
// \u_clk_5|Add0~80_combout  = (\u_clk_5|cnt [19] $ ((\u_clk_5|Add0~97 )))
// \u_clk_5|Add0~82  = CARRY(((!\u_clk_5|Add0~97 ) # (!\u_clk_5|cnt [19])))
// \u_clk_5|Add0~82COUT1_156  = CARRY(((!\u_clk_5|Add0~97 ) # (!\u_clk_5|cnt [19])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_5|cnt [19]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_5|Add0~97 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Add0~80_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_5|Add0~82 ),
	.cout1(\u_clk_5|Add0~82COUT1_156 ));
// synopsys translate_off
defparam \u_clk_5|Add0~80 .cin_used = "true";
defparam \u_clk_5|Add0~80 .lut_mask = "3c3f";
defparam \u_clk_5|Add0~80 .operation_mode = "arithmetic";
defparam \u_clk_5|Add0~80 .output_mode = "comb_only";
defparam \u_clk_5|Add0~80 .register_cascade_mode = "off";
defparam \u_clk_5|Add0~80 .sum_lutc_input = "cin";
defparam \u_clk_5|Add0~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N8
maxii_lcell \u_clk_5|cnt[19] (
// Equation(s):
// \u_clk_5|cnt [19] = DFFEAS(((!\u_clk_5|Equal0~8_combout  & (\u_clk_5|Add0~80_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u_clk_5|Equal0~8_combout ),
	.datac(\u_clk_5|Add0~80_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_5|cnt [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|cnt[19] .lut_mask = "3030";
defparam \u_clk_5|cnt[19] .operation_mode = "normal";
defparam \u_clk_5|cnt[19] .output_mode = "reg_only";
defparam \u_clk_5|cnt[19] .register_cascade_mode = "off";
defparam \u_clk_5|cnt[19] .sum_lutc_input = "datac";
defparam \u_clk_5|cnt[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N1
maxii_lcell \u_clk_5|Add0~100 (
// Equation(s):
// \u_clk_5|Add0~100_combout  = (\u_clk_5|cnt [20] $ ((!(!\u_clk_5|Add0~97  & \u_clk_5|Add0~82 ) # (\u_clk_5|Add0~97  & \u_clk_5|Add0~82COUT1_156 ))))
// \u_clk_5|Add0~102  = CARRY(((\u_clk_5|cnt [20] & !\u_clk_5|Add0~82 )))
// \u_clk_5|Add0~102COUT1_157  = CARRY(((\u_clk_5|cnt [20] & !\u_clk_5|Add0~82COUT1_156 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_5|cnt [20]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_5|Add0~97 ),
	.cin0(\u_clk_5|Add0~82 ),
	.cin1(\u_clk_5|Add0~82COUT1_156 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Add0~100_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_5|Add0~102 ),
	.cout1(\u_clk_5|Add0~102COUT1_157 ));
// synopsys translate_off
defparam \u_clk_5|Add0~100 .cin0_used = "true";
defparam \u_clk_5|Add0~100 .cin1_used = "true";
defparam \u_clk_5|Add0~100 .cin_used = "true";
defparam \u_clk_5|Add0~100 .lut_mask = "c30c";
defparam \u_clk_5|Add0~100 .operation_mode = "arithmetic";
defparam \u_clk_5|Add0~100 .output_mode = "comb_only";
defparam \u_clk_5|Add0~100 .register_cascade_mode = "off";
defparam \u_clk_5|Add0~100 .sum_lutc_input = "cin";
defparam \u_clk_5|Add0~100 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N0
maxii_lcell \u_clk_5|cnt[20] (
// Equation(s):
// \u_clk_5|cnt [20] = DFFEAS((((!\u_clk_5|Equal0~8_combout  & \u_clk_5|Add0~100_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_5|Equal0~8_combout ),
	.datad(\u_clk_5|Add0~100_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_5|cnt [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|cnt[20] .lut_mask = "0f00";
defparam \u_clk_5|cnt[20] .operation_mode = "normal";
defparam \u_clk_5|cnt[20] .output_mode = "reg_only";
defparam \u_clk_5|cnt[20] .register_cascade_mode = "off";
defparam \u_clk_5|cnt[20] .sum_lutc_input = "datac";
defparam \u_clk_5|cnt[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N2
maxii_lcell \u_clk_5|Add0~110 (
// Equation(s):
// \u_clk_5|Add0~110_combout  = (\u_clk_5|cnt [21] $ (((!\u_clk_5|Add0~97  & \u_clk_5|Add0~102 ) # (\u_clk_5|Add0~97  & \u_clk_5|Add0~102COUT1_157 ))))
// \u_clk_5|Add0~112  = CARRY(((!\u_clk_5|Add0~102 ) # (!\u_clk_5|cnt [21])))
// \u_clk_5|Add0~112COUT1_158  = CARRY(((!\u_clk_5|Add0~102COUT1_157 ) # (!\u_clk_5|cnt [21])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_5|cnt [21]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_5|Add0~97 ),
	.cin0(\u_clk_5|Add0~102 ),
	.cin1(\u_clk_5|Add0~102COUT1_157 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Add0~110_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_5|Add0~112 ),
	.cout1(\u_clk_5|Add0~112COUT1_158 ));
// synopsys translate_off
defparam \u_clk_5|Add0~110 .cin0_used = "true";
defparam \u_clk_5|Add0~110 .cin1_used = "true";
defparam \u_clk_5|Add0~110 .cin_used = "true";
defparam \u_clk_5|Add0~110 .lut_mask = "3c3f";
defparam \u_clk_5|Add0~110 .operation_mode = "arithmetic";
defparam \u_clk_5|Add0~110 .output_mode = "comb_only";
defparam \u_clk_5|Add0~110 .register_cascade_mode = "off";
defparam \u_clk_5|Add0~110 .sum_lutc_input = "cin";
defparam \u_clk_5|Add0~110 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N7
maxii_lcell \u_clk_5|cnt[21] (
// Equation(s):
// \u_clk_5|Equal0~6  = (!\u_clk_5|cnt [22] & (\u_clk_5|cnt [23] & (!C3_cnt[21] & \u_clk_5|cnt [20])))
// \u_clk_5|cnt [21] = DFFEAS(\u_clk_5|Equal0~6 , GLOBAL(\clk~combout ), VCC, , , \u_clk_5|Add0~110_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_5|cnt [22]),
	.datab(\u_clk_5|cnt [23]),
	.datac(\u_clk_5|Add0~110_combout ),
	.datad(\u_clk_5|cnt [20]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Equal0~6 ),
	.regout(\u_clk_5|cnt [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|cnt[21] .lut_mask = "0400";
defparam \u_clk_5|cnt[21] .operation_mode = "normal";
defparam \u_clk_5|cnt[21] .output_mode = "reg_and_comb";
defparam \u_clk_5|cnt[21] .register_cascade_mode = "off";
defparam \u_clk_5|cnt[21] .sum_lutc_input = "qfbk";
defparam \u_clk_5|cnt[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y7_N3
maxii_lcell \u_clk_5|Add0~115 (
// Equation(s):
// \u_clk_5|Add0~115_combout  = (\u_clk_5|cnt [22] $ ((!(!\u_clk_5|Add0~97  & \u_clk_5|Add0~112 ) # (\u_clk_5|Add0~97  & \u_clk_5|Add0~112COUT1_158 ))))
// \u_clk_5|Add0~117  = CARRY(((\u_clk_5|cnt [22] & !\u_clk_5|Add0~112 )))
// \u_clk_5|Add0~117COUT1_159  = CARRY(((\u_clk_5|cnt [22] & !\u_clk_5|Add0~112COUT1_158 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_5|cnt [22]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_5|Add0~97 ),
	.cin0(\u_clk_5|Add0~112 ),
	.cin1(\u_clk_5|Add0~112COUT1_158 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Add0~115_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_5|Add0~117 ),
	.cout1(\u_clk_5|Add0~117COUT1_159 ));
// synopsys translate_off
defparam \u_clk_5|Add0~115 .cin0_used = "true";
defparam \u_clk_5|Add0~115 .cin1_used = "true";
defparam \u_clk_5|Add0~115 .cin_used = "true";
defparam \u_clk_5|Add0~115 .lut_mask = "c30c";
defparam \u_clk_5|Add0~115 .operation_mode = "arithmetic";
defparam \u_clk_5|Add0~115 .output_mode = "comb_only";
defparam \u_clk_5|Add0~115 .register_cascade_mode = "off";
defparam \u_clk_5|Add0~115 .sum_lutc_input = "cin";
defparam \u_clk_5|Add0~115 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N5
maxii_lcell \u_clk_5|cnt[22] (
// Equation(s):
// \u_clk_5|cnt [22] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_5|Add0~115_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_5|Add0~115_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_5|cnt [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|cnt[22] .lut_mask = "0000";
defparam \u_clk_5|cnt[22] .operation_mode = "normal";
defparam \u_clk_5|cnt[22] .output_mode = "reg_only";
defparam \u_clk_5|cnt[22] .register_cascade_mode = "off";
defparam \u_clk_5|cnt[22] .sum_lutc_input = "datac";
defparam \u_clk_5|cnt[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y7_N4
maxii_lcell \u_clk_5|Add0~105 (
// Equation(s):
// \u_clk_5|Add0~105_combout  = \u_clk_5|cnt [23] $ (((((!\u_clk_5|Add0~97  & \u_clk_5|Add0~117 ) # (\u_clk_5|Add0~97  & \u_clk_5|Add0~117COUT1_159 )))))
// \u_clk_5|Add0~107  = CARRY(((!\u_clk_5|Add0~117COUT1_159 )) # (!\u_clk_5|cnt [23]))

	.clk(gnd),
	.dataa(\u_clk_5|cnt [23]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_5|Add0~97 ),
	.cin0(\u_clk_5|Add0~117 ),
	.cin1(\u_clk_5|Add0~117COUT1_159 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Add0~105_combout ),
	.regout(),
	.cout(\u_clk_5|Add0~107 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|Add0~105 .cin0_used = "true";
defparam \u_clk_5|Add0~105 .cin1_used = "true";
defparam \u_clk_5|Add0~105 .cin_used = "true";
defparam \u_clk_5|Add0~105 .lut_mask = "5a5f";
defparam \u_clk_5|Add0~105 .operation_mode = "arithmetic";
defparam \u_clk_5|Add0~105 .output_mode = "comb_only";
defparam \u_clk_5|Add0~105 .register_cascade_mode = "off";
defparam \u_clk_5|Add0~105 .sum_lutc_input = "cin";
defparam \u_clk_5|Add0~105 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N1
maxii_lcell \u_clk_5|cnt[23] (
// Equation(s):
// \u_clk_5|cnt [23] = DFFEAS((((!\u_clk_5|Equal0~8_combout  & \u_clk_5|Add0~105_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_5|Equal0~8_combout ),
	.datad(\u_clk_5|Add0~105_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_5|cnt [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|cnt[23] .lut_mask = "0f00";
defparam \u_clk_5|cnt[23] .operation_mode = "normal";
defparam \u_clk_5|cnt[23] .output_mode = "reg_only";
defparam \u_clk_5|cnt[23] .register_cascade_mode = "off";
defparam \u_clk_5|cnt[23] .sum_lutc_input = "datac";
defparam \u_clk_5|cnt[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N5
maxii_lcell \u_clk_5|Add0~120 (
// Equation(s):
// \u_clk_5|Add0~120_combout  = \u_clk_5|cnt [24] $ ((((!\u_clk_5|Add0~107 ))))
// \u_clk_5|Add0~122  = CARRY((\u_clk_5|cnt [24] & ((!\u_clk_5|Add0~107 ))))
// \u_clk_5|Add0~122COUT1_160  = CARRY((\u_clk_5|cnt [24] & ((!\u_clk_5|Add0~107 ))))

	.clk(gnd),
	.dataa(\u_clk_5|cnt [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_5|Add0~107 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Add0~120_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_5|Add0~122 ),
	.cout1(\u_clk_5|Add0~122COUT1_160 ));
// synopsys translate_off
defparam \u_clk_5|Add0~120 .cin_used = "true";
defparam \u_clk_5|Add0~120 .lut_mask = "a50a";
defparam \u_clk_5|Add0~120 .operation_mode = "arithmetic";
defparam \u_clk_5|Add0~120 .output_mode = "comb_only";
defparam \u_clk_5|Add0~120 .register_cascade_mode = "off";
defparam \u_clk_5|Add0~120 .sum_lutc_input = "cin";
defparam \u_clk_5|Add0~120 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N1
maxii_lcell \u_clk_5|cnt[24] (
// Equation(s):
// \u_clk_5|Equal0~7  = (!\u_clk_5|cnt [27] & (!\u_clk_5|cnt [26] & (!C3_cnt[24] & !\u_clk_5|cnt [25])))
// \u_clk_5|cnt [24] = DFFEAS(\u_clk_5|Equal0~7 , GLOBAL(\clk~combout ), VCC, , , \u_clk_5|Add0~120_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_5|cnt [27]),
	.datab(\u_clk_5|cnt [26]),
	.datac(\u_clk_5|Add0~120_combout ),
	.datad(\u_clk_5|cnt [25]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Equal0~7 ),
	.regout(\u_clk_5|cnt [24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|cnt[24] .lut_mask = "0001";
defparam \u_clk_5|cnt[24] .operation_mode = "normal";
defparam \u_clk_5|cnt[24] .output_mode = "reg_and_comb";
defparam \u_clk_5|cnt[24] .register_cascade_mode = "off";
defparam \u_clk_5|cnt[24] .sum_lutc_input = "qfbk";
defparam \u_clk_5|cnt[24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y7_N6
maxii_lcell \u_clk_5|Add0~125 (
// Equation(s):
// \u_clk_5|Add0~125_combout  = (\u_clk_5|cnt [25] $ (((!\u_clk_5|Add0~107  & \u_clk_5|Add0~122 ) # (\u_clk_5|Add0~107  & \u_clk_5|Add0~122COUT1_160 ))))
// \u_clk_5|Add0~127  = CARRY(((!\u_clk_5|Add0~122 ) # (!\u_clk_5|cnt [25])))
// \u_clk_5|Add0~127COUT1_161  = CARRY(((!\u_clk_5|Add0~122COUT1_160 ) # (!\u_clk_5|cnt [25])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_5|cnt [25]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_5|Add0~107 ),
	.cin0(\u_clk_5|Add0~122 ),
	.cin1(\u_clk_5|Add0~122COUT1_160 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Add0~125_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_5|Add0~127 ),
	.cout1(\u_clk_5|Add0~127COUT1_161 ));
// synopsys translate_off
defparam \u_clk_5|Add0~125 .cin0_used = "true";
defparam \u_clk_5|Add0~125 .cin1_used = "true";
defparam \u_clk_5|Add0~125 .cin_used = "true";
defparam \u_clk_5|Add0~125 .lut_mask = "3c3f";
defparam \u_clk_5|Add0~125 .operation_mode = "arithmetic";
defparam \u_clk_5|Add0~125 .output_mode = "comb_only";
defparam \u_clk_5|Add0~125 .register_cascade_mode = "off";
defparam \u_clk_5|Add0~125 .sum_lutc_input = "cin";
defparam \u_clk_5|Add0~125 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N9
maxii_lcell \u_clk_5|cnt[25] (
// Equation(s):
// \u_clk_5|cnt [25] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_5|Add0~125_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_5|Add0~125_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_5|cnt [25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|cnt[25] .lut_mask = "0000";
defparam \u_clk_5|cnt[25] .operation_mode = "normal";
defparam \u_clk_5|cnt[25] .output_mode = "reg_only";
defparam \u_clk_5|cnt[25] .register_cascade_mode = "off";
defparam \u_clk_5|cnt[25] .sum_lutc_input = "datac";
defparam \u_clk_5|cnt[25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y7_N7
maxii_lcell \u_clk_5|Add0~130 (
// Equation(s):
// \u_clk_5|Add0~130_combout  = (\u_clk_5|cnt [26] $ ((!(!\u_clk_5|Add0~107  & \u_clk_5|Add0~127 ) # (\u_clk_5|Add0~107  & \u_clk_5|Add0~127COUT1_161 ))))
// \u_clk_5|Add0~132  = CARRY(((\u_clk_5|cnt [26] & !\u_clk_5|Add0~127 )))
// \u_clk_5|Add0~132COUT1_162  = CARRY(((\u_clk_5|cnt [26] & !\u_clk_5|Add0~127COUT1_161 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_5|cnt [26]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_5|Add0~107 ),
	.cin0(\u_clk_5|Add0~127 ),
	.cin1(\u_clk_5|Add0~127COUT1_161 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Add0~130_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_5|Add0~132 ),
	.cout1(\u_clk_5|Add0~132COUT1_162 ));
// synopsys translate_off
defparam \u_clk_5|Add0~130 .cin0_used = "true";
defparam \u_clk_5|Add0~130 .cin1_used = "true";
defparam \u_clk_5|Add0~130 .cin_used = "true";
defparam \u_clk_5|Add0~130 .lut_mask = "c30c";
defparam \u_clk_5|Add0~130 .operation_mode = "arithmetic";
defparam \u_clk_5|Add0~130 .output_mode = "comb_only";
defparam \u_clk_5|Add0~130 .register_cascade_mode = "off";
defparam \u_clk_5|Add0~130 .sum_lutc_input = "cin";
defparam \u_clk_5|Add0~130 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N9
maxii_lcell \u_clk_5|cnt[26] (
// Equation(s):
// \u_clk_5|cnt [26] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_5|Add0~130_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_5|Add0~130_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_5|cnt [26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|cnt[26] .lut_mask = "0000";
defparam \u_clk_5|cnt[26] .operation_mode = "normal";
defparam \u_clk_5|cnt[26] .output_mode = "reg_only";
defparam \u_clk_5|cnt[26] .register_cascade_mode = "off";
defparam \u_clk_5|cnt[26] .sum_lutc_input = "datac";
defparam \u_clk_5|cnt[26] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y7_N8
maxii_lcell \u_clk_5|Add0~135 (
// Equation(s):
// \u_clk_5|Add0~135_combout  = (((!\u_clk_5|Add0~107  & \u_clk_5|Add0~132 ) # (\u_clk_5|Add0~107  & \u_clk_5|Add0~132COUT1_162 ) $ (\u_clk_5|cnt [27])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_5|cnt [27]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_5|Add0~107 ),
	.cin0(\u_clk_5|Add0~132 ),
	.cin1(\u_clk_5|Add0~132COUT1_162 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Add0~135_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|Add0~135 .cin0_used = "true";
defparam \u_clk_5|Add0~135 .cin1_used = "true";
defparam \u_clk_5|Add0~135 .cin_used = "true";
defparam \u_clk_5|Add0~135 .lut_mask = "0ff0";
defparam \u_clk_5|Add0~135 .operation_mode = "normal";
defparam \u_clk_5|Add0~135 .output_mode = "comb_only";
defparam \u_clk_5|Add0~135 .register_cascade_mode = "off";
defparam \u_clk_5|Add0~135 .sum_lutc_input = "cin";
defparam \u_clk_5|Add0~135 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N5
maxii_lcell \u_clk_5|cnt[27] (
// Equation(s):
// \u_clk_5|cnt [27] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_5|Add0~135_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_5|Add0~135_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_5|cnt [27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|cnt[27] .lut_mask = "0000";
defparam \u_clk_5|cnt[27] .operation_mode = "normal";
defparam \u_clk_5|cnt[27] .output_mode = "reg_only";
defparam \u_clk_5|cnt[27] .register_cascade_mode = "off";
defparam \u_clk_5|cnt[27] .sum_lutc_input = "datac";
defparam \u_clk_5|cnt[27] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y7_N2
maxii_lcell \u_clk_5|Equal0~4 (
// Equation(s):
// \u_clk_5|Equal0~4_combout  = (\u_clk_5|Equal0~3  & (\u_clk_5|Equal0~0  & (\u_clk_5|Equal0~1  & \u_clk_5|Equal0~2 )))

	.clk(gnd),
	.dataa(\u_clk_5|Equal0~3 ),
	.datab(\u_clk_5|Equal0~0 ),
	.datac(\u_clk_5|Equal0~1 ),
	.datad(\u_clk_5|Equal0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Equal0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|Equal0~4 .lut_mask = "8000";
defparam \u_clk_5|Equal0~4 .operation_mode = "normal";
defparam \u_clk_5|Equal0~4 .output_mode = "comb_only";
defparam \u_clk_5|Equal0~4 .register_cascade_mode = "off";
defparam \u_clk_5|Equal0~4 .sum_lutc_input = "datac";
defparam \u_clk_5|Equal0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N3
maxii_lcell \u_clk_5|Equal0~8 (
// Equation(s):
// \u_clk_5|Equal0~8_combout  = (\u_clk_5|Equal0~5  & (\u_clk_5|Equal0~7  & (\u_clk_5|Equal0~6  & \u_clk_5|Equal0~4_combout )))

	.clk(gnd),
	.dataa(\u_clk_5|Equal0~5 ),
	.datab(\u_clk_5|Equal0~7 ),
	.datac(\u_clk_5|Equal0~6 ),
	.datad(\u_clk_5|Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Equal0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|Equal0~8 .lut_mask = "8000";
defparam \u_clk_5|Equal0~8 .operation_mode = "normal";
defparam \u_clk_5|Equal0~8 .output_mode = "comb_only";
defparam \u_clk_5|Equal0~8 .register_cascade_mode = "off";
defparam \u_clk_5|Equal0~8 .sum_lutc_input = "datac";
defparam \u_clk_5|Equal0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N2
maxii_lcell \u_clk_5|clkout (
// Equation(s):
// \u_clk_5|clkout~regout  = DFFEAS((\u_clk_5|clkout~regout  $ ((\u_clk_5|Equal0~8_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u_clk_5|clkout~regout ),
	.datac(\u_clk_5|Equal0~8_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_5|clkout~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|clkout .lut_mask = "3c3c";
defparam \u_clk_5|clkout .operation_mode = "normal";
defparam \u_clk_5|clkout .output_mode = "reg_only";
defparam \u_clk_5|clkout .register_cascade_mode = "off";
defparam \u_clk_5|clkout .sum_lutc_input = "datac";
defparam \u_clk_5|clkout .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N5
maxii_lcell \u_sequencer_eng|code[0] (
// Equation(s):
// \u_sequencer_eng|code [0] = DFFEAS((((!\u_sequencer_eng|code [0]))), \u_clk_5|clkout~regout , !\rst~combout , , !\u_flag|flag [5], , , , )

	.clk(\u_clk_5|clkout~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_sequencer_eng|code [0]),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u_flag|flag [5]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_sequencer_eng|code [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_sequencer_eng|code[0] .lut_mask = "0f0f";
defparam \u_sequencer_eng|code[0] .operation_mode = "normal";
defparam \u_sequencer_eng|code[0] .output_mode = "reg_only";
defparam \u_sequencer_eng|code[0] .register_cascade_mode = "off";
defparam \u_sequencer_eng|code[0] .sum_lutc_input = "datac";
defparam \u_sequencer_eng|code[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N3
maxii_lcell \u_sequencer_eng|code[1] (
// Equation(s):
// \u_sequencer_eng|code [1] = DFFEAS(((\u_sequencer_eng|code [0] & (!\u_sequencer_eng|code [2] & !\u_sequencer_eng|code [1])) # (!\u_sequencer_eng|code [0] & ((\u_sequencer_eng|code [1])))), \u_clk_5|clkout~regout , !\rst~combout , , !\u_flag|flag [5], , , 
// , )

	.clk(\u_clk_5|clkout~regout ),
	.dataa(vcc),
	.datab(\u_sequencer_eng|code [2]),
	.datac(\u_sequencer_eng|code [0]),
	.datad(\u_sequencer_eng|code [1]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u_flag|flag [5]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_sequencer_eng|code [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_sequencer_eng|code[1] .lut_mask = "0f30";
defparam \u_sequencer_eng|code[1] .operation_mode = "normal";
defparam \u_sequencer_eng|code[1] .output_mode = "reg_only";
defparam \u_sequencer_eng|code[1] .register_cascade_mode = "off";
defparam \u_sequencer_eng|code[1] .sum_lutc_input = "datac";
defparam \u_sequencer_eng|code[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N7
maxii_lcell \u_sequencer_eng|code[2] (
// Equation(s):
// \u_sequencer_eng|code [2] = DFFEAS(\u_sequencer_eng|code [2] $ (((!\u_flag|flag [5] & (\u_sequencer_eng|code [0] & !\u_sequencer_eng|code [1])))), \u_clk_5|clkout~regout , !\rst~combout , , , , , , )

	.clk(\u_clk_5|clkout~regout ),
	.dataa(\u_flag|flag [5]),
	.datab(\u_sequencer_eng|code [2]),
	.datac(\u_sequencer_eng|code [0]),
	.datad(\u_sequencer_eng|code [1]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_sequencer_eng|code [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_sequencer_eng|code[2] .lut_mask = "cc9c";
defparam \u_sequencer_eng|code[2] .operation_mode = "normal";
defparam \u_sequencer_eng|code[2] .output_mode = "reg_only";
defparam \u_sequencer_eng|code[2] .register_cascade_mode = "off";
defparam \u_sequencer_eng|code[2] .sum_lutc_input = "datac";
defparam \u_sequencer_eng|code[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N9
maxii_lcell \u_decode_seg|digit[2] (
// Equation(s):
// \u_decode_seg|digit [2] = DFFEAS((\u2|cnt [0] & (((\u_sequencer_eng|code [2])))) # (!\u2|cnt [0] & (\u_sequencer_num_4|code [2])), GLOBAL(\u_clk_500|clkout~regout ), VCC, , \u_decode_seg|digit[2]~0_combout , \u_decode_seg|Mux7~1_combout , , , 
// !\u_decode_seg|cath_control [2])

	.clk(\u_clk_500|clkout~regout ),
	.dataa(\u_sequencer_num_4|code [2]),
	.datab(\u2|cnt [0]),
	.datac(\u_decode_seg|Mux7~1_combout ),
	.datad(\u_sequencer_eng|code [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u_decode_seg|cath_control [2]),
	.ena(\u_decode_seg|digit[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_decode_seg|digit [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_decode_seg|digit[2] .lut_mask = "ee22";
defparam \u_decode_seg|digit[2] .operation_mode = "normal";
defparam \u_decode_seg|digit[2] .output_mode = "reg_only";
defparam \u_decode_seg|digit[2] .register_cascade_mode = "off";
defparam \u_decode_seg|digit[2] .sum_lutc_input = "datac";
defparam \u_decode_seg|digit[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y4_N4
maxii_lcell \u_decode_seg|Mux8~0 (
// Equation(s):
// \u_decode_seg|Mux8~0_combout  = (\u_decode_seg|cath_control [1] & (\u2|cnt [0])) # (!\u_decode_seg|cath_control [1] & ((\u2|cnt [0] & (\u_sequencer_num_1|code [1])) # (!\u2|cnt [0] & ((\u_sequencer_num_0|code [1])))))

	.clk(gnd),
	.dataa(\u_decode_seg|cath_control [1]),
	.datab(\u2|cnt [0]),
	.datac(\u_sequencer_num_1|code [1]),
	.datad(\u_sequencer_num_0|code [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_decode_seg|Mux8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_decode_seg|Mux8~0 .lut_mask = "d9c8";
defparam \u_decode_seg|Mux8~0 .operation_mode = "normal";
defparam \u_decode_seg|Mux8~0 .output_mode = "comb_only";
defparam \u_decode_seg|Mux8~0 .register_cascade_mode = "off";
defparam \u_decode_seg|Mux8~0 .sum_lutc_input = "datac";
defparam \u_decode_seg|Mux8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N5
maxii_lcell \u_decode_seg|Mux8~1 (
// Equation(s):
// \u_decode_seg|Mux8~1_combout  = (\u_decode_seg|cath_control [1] & ((\u_decode_seg|Mux8~0_combout  & (\u_sequencer_num_3|code [1])) # (!\u_decode_seg|Mux8~0_combout  & ((\u_sequencer_num_2|code [1]))))) # (!\u_decode_seg|cath_control [1] & 
// (((\u_decode_seg|Mux8~0_combout ))))

	.clk(gnd),
	.dataa(\u_decode_seg|cath_control [1]),
	.datab(\u_sequencer_num_3|code [1]),
	.datac(\u_sequencer_num_2|code [1]),
	.datad(\u_decode_seg|Mux8~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_decode_seg|Mux8~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_decode_seg|Mux8~1 .lut_mask = "dda0";
defparam \u_decode_seg|Mux8~1 .operation_mode = "normal";
defparam \u_decode_seg|Mux8~1 .output_mode = "comb_only";
defparam \u_decode_seg|Mux8~1 .register_cascade_mode = "off";
defparam \u_decode_seg|Mux8~1 .sum_lutc_input = "datac";
defparam \u_decode_seg|Mux8~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N6
maxii_lcell \u_decode_seg|digit[1] (
// Equation(s):
// \u_decode_seg|digit [1] = DFFEAS((\u2|cnt [0] & (!\u_sequencer_eng|code [1])) # (!\u2|cnt [0] & (((\u_sequencer_num_4|code [1])))), GLOBAL(\u_clk_500|clkout~regout ), VCC, , \u_decode_seg|digit[2]~0_combout , \u_decode_seg|Mux8~1_combout , , , 
// !\u_decode_seg|cath_control [2])

	.clk(\u_clk_500|clkout~regout ),
	.dataa(\u2|cnt [0]),
	.datab(\u_sequencer_eng|code [1]),
	.datac(\u_decode_seg|Mux8~1_combout ),
	.datad(\u_sequencer_num_4|code [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u_decode_seg|cath_control [2]),
	.ena(\u_decode_seg|digit[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_decode_seg|digit [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_decode_seg|digit[1] .lut_mask = "7722";
defparam \u_decode_seg|digit[1] .operation_mode = "normal";
defparam \u_decode_seg|digit[1] .output_mode = "reg_only";
defparam \u_decode_seg|digit[1] .register_cascade_mode = "off";
defparam \u_decode_seg|digit[1] .sum_lutc_input = "datac";
defparam \u_decode_seg|digit[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N3
maxii_lcell \u_decode_seg|Mux9~0 (
// Equation(s):
// \u_decode_seg|Mux9~0_combout  = (\u_decode_seg|cath_control [1] & (((\u2|cnt [0])))) # (!\u_decode_seg|cath_control [1] & ((\u2|cnt [0] & ((\u_sequencer_num_1|code [0]))) # (!\u2|cnt [0] & (\u_sequencer_num_0|code [0]))))

	.clk(gnd),
	.dataa(\u_decode_seg|cath_control [1]),
	.datab(\u_sequencer_num_0|code [0]),
	.datac(\u_sequencer_num_1|code [0]),
	.datad(\u2|cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_decode_seg|Mux9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_decode_seg|Mux9~0 .lut_mask = "fa44";
defparam \u_decode_seg|Mux9~0 .operation_mode = "normal";
defparam \u_decode_seg|Mux9~0 .output_mode = "comb_only";
defparam \u_decode_seg|Mux9~0 .register_cascade_mode = "off";
defparam \u_decode_seg|Mux9~0 .sum_lutc_input = "datac";
defparam \u_decode_seg|Mux9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N4
maxii_lcell \u_decode_seg|Mux9~1 (
// Equation(s):
// \u_decode_seg|Mux9~1_combout  = (\u_decode_seg|cath_control [1] & ((\u_decode_seg|Mux9~0_combout  & ((\u_sequencer_num_3|code [0]))) # (!\u_decode_seg|Mux9~0_combout  & (\u_sequencer_num_2|code [0])))) # (!\u_decode_seg|cath_control [1] & 
// (((\u_decode_seg|Mux9~0_combout ))))

	.clk(gnd),
	.dataa(\u_decode_seg|cath_control [1]),
	.datab(\u_sequencer_num_2|code [0]),
	.datac(\u_sequencer_num_3|code [0]),
	.datad(\u_decode_seg|Mux9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_decode_seg|Mux9~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_decode_seg|Mux9~1 .lut_mask = "f588";
defparam \u_decode_seg|Mux9~1 .operation_mode = "normal";
defparam \u_decode_seg|Mux9~1 .output_mode = "comb_only";
defparam \u_decode_seg|Mux9~1 .register_cascade_mode = "off";
defparam \u_decode_seg|Mux9~1 .sum_lutc_input = "datac";
defparam \u_decode_seg|Mux9~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N8
maxii_lcell \u_decode_seg|digit[0] (
// Equation(s):
// \u_decode_seg|digit [0] = DFFEAS((\u2|cnt [0] & (((\u_sequencer_eng|code [0])))) # (!\u2|cnt [0] & (\u_sequencer_num_4|code [0])), GLOBAL(\u_clk_500|clkout~regout ), VCC, , \u_decode_seg|digit[2]~0_combout , \u_decode_seg|Mux9~1_combout , , , 
// !\u_decode_seg|cath_control [2])

	.clk(\u_clk_500|clkout~regout ),
	.dataa(\u2|cnt [0]),
	.datab(\u_sequencer_num_4|code [0]),
	.datac(\u_decode_seg|Mux9~1_combout ),
	.datad(\u_sequencer_eng|code [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u_decode_seg|cath_control [2]),
	.ena(\u_decode_seg|digit[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_decode_seg|digit [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_decode_seg|digit[0] .lut_mask = "ee44";
defparam \u_decode_seg|digit[0] .operation_mode = "normal";
defparam \u_decode_seg|digit[0] .output_mode = "reg_only";
defparam \u_decode_seg|digit[0] .register_cascade_mode = "off";
defparam \u_decode_seg|digit[0] .sum_lutc_input = "datac";
defparam \u_decode_seg|digit[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y4_N0
maxii_lcell \u_decode_seg|WideOr6~0 (
// Equation(s):
// \u_decode_seg|WideOr6~0_combout  = (\u_decode_seg|digit [1] & (((!\u_decode_seg|digit [3] & !\u_decode_seg|digit [2])) # (!\u_decode_seg|digit [0]))) # (!\u_decode_seg|digit [1] & ((\u_decode_seg|digit [3]) # ((\u_decode_seg|digit [2]))))

	.clk(gnd),
	.dataa(\u_decode_seg|digit [3]),
	.datab(\u_decode_seg|digit [2]),
	.datac(\u_decode_seg|digit [1]),
	.datad(\u_decode_seg|digit [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_decode_seg|WideOr6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_decode_seg|WideOr6~0 .lut_mask = "1efe";
defparam \u_decode_seg|WideOr6~0 .operation_mode = "normal";
defparam \u_decode_seg|WideOr6~0 .output_mode = "comb_only";
defparam \u_decode_seg|WideOr6~0 .register_cascade_mode = "off";
defparam \u_decode_seg|WideOr6~0 .sum_lutc_input = "datac";
defparam \u_decode_seg|WideOr6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N9
maxii_lcell \u_decode_seg|WideOr5~0 (
// Equation(s):
// \u_decode_seg|WideOr5~0_combout  = (!\u_decode_seg|digit [3] & ((\u_decode_seg|digit [2] & (\u_decode_seg|digit [1] & \u_decode_seg|digit [0])) # (!\u_decode_seg|digit [2] & ((\u_decode_seg|digit [1]) # (\u_decode_seg|digit [0])))))

	.clk(gnd),
	.dataa(\u_decode_seg|digit [3]),
	.datab(\u_decode_seg|digit [2]),
	.datac(\u_decode_seg|digit [1]),
	.datad(\u_decode_seg|digit [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_decode_seg|WideOr5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_decode_seg|WideOr5~0 .lut_mask = "5110";
defparam \u_decode_seg|WideOr5~0 .operation_mode = "normal";
defparam \u_decode_seg|WideOr5~0 .output_mode = "comb_only";
defparam \u_decode_seg|WideOr5~0 .register_cascade_mode = "off";
defparam \u_decode_seg|WideOr5~0 .sum_lutc_input = "datac";
defparam \u_decode_seg|WideOr5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N7
maxii_lcell \u_decode_seg|WideOr4~0 (
// Equation(s):
// \u_decode_seg|WideOr4~0_combout  = (\u_decode_seg|digit [1] & (!\u_decode_seg|digit [3] & ((\u_decode_seg|digit [0])))) # (!\u_decode_seg|digit [1] & ((\u_decode_seg|digit [2] & (!\u_decode_seg|digit [3])) # (!\u_decode_seg|digit [2] & 
// ((\u_decode_seg|digit [0])))))

	.clk(gnd),
	.dataa(\u_decode_seg|digit [3]),
	.datab(\u_decode_seg|digit [2]),
	.datac(\u_decode_seg|digit [1]),
	.datad(\u_decode_seg|digit [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_decode_seg|WideOr4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_decode_seg|WideOr4~0 .lut_mask = "5704";
defparam \u_decode_seg|WideOr4~0 .operation_mode = "normal";
defparam \u_decode_seg|WideOr4~0 .output_mode = "comb_only";
defparam \u_decode_seg|WideOr4~0 .register_cascade_mode = "off";
defparam \u_decode_seg|WideOr4~0 .sum_lutc_input = "datac";
defparam \u_decode_seg|WideOr4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N3
maxii_lcell \u_decode_seg|WideOr3~0 (
// Equation(s):
// \u_decode_seg|WideOr3~0_combout  = (\u_decode_seg|digit [2] & (\u_decode_seg|digit [3] $ (\u_decode_seg|digit [1] $ (!\u_decode_seg|digit [0])))) # (!\u_decode_seg|digit [2] & ((\u_decode_seg|digit [3] & (\u_decode_seg|digit [1] & !\u_decode_seg|digit 
// [0])) # (!\u_decode_seg|digit [3] & (!\u_decode_seg|digit [1] & \u_decode_seg|digit [0]))))

	.clk(gnd),
	.dataa(\u_decode_seg|digit [3]),
	.datab(\u_decode_seg|digit [2]),
	.datac(\u_decode_seg|digit [1]),
	.datad(\u_decode_seg|digit [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_decode_seg|WideOr3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_decode_seg|WideOr3~0 .lut_mask = "49a4";
defparam \u_decode_seg|WideOr3~0 .operation_mode = "normal";
defparam \u_decode_seg|WideOr3~0 .output_mode = "comb_only";
defparam \u_decode_seg|WideOr3~0 .register_cascade_mode = "off";
defparam \u_decode_seg|WideOr3~0 .sum_lutc_input = "datac";
defparam \u_decode_seg|WideOr3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N1
maxii_lcell \u_decode_seg|WideOr2~0 (
// Equation(s):
// \u_decode_seg|WideOr2~0_combout  = (\u_decode_seg|digit [3] & ((\u_decode_seg|digit [1] & ((\u_decode_seg|digit [0]))) # (!\u_decode_seg|digit [1] & (\u_decode_seg|digit [2])))) # (!\u_decode_seg|digit [3] & (!\u_decode_seg|digit [2] & 
// (\u_decode_seg|digit [1] & !\u_decode_seg|digit [0])))

	.clk(gnd),
	.dataa(\u_decode_seg|digit [3]),
	.datab(\u_decode_seg|digit [2]),
	.datac(\u_decode_seg|digit [1]),
	.datad(\u_decode_seg|digit [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_decode_seg|WideOr2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_decode_seg|WideOr2~0 .lut_mask = "a818";
defparam \u_decode_seg|WideOr2~0 .operation_mode = "normal";
defparam \u_decode_seg|WideOr2~0 .output_mode = "comb_only";
defparam \u_decode_seg|WideOr2~0 .register_cascade_mode = "off";
defparam \u_decode_seg|WideOr2~0 .sum_lutc_input = "datac";
defparam \u_decode_seg|WideOr2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N8
maxii_lcell \u_decode_seg|WideOr1~0 (
// Equation(s):
// \u_decode_seg|WideOr1~0_combout  = (\u_decode_seg|digit [3] & ((\u_decode_seg|digit [1] & ((\u_decode_seg|digit [0]))) # (!\u_decode_seg|digit [1] & (\u_decode_seg|digit [2])))) # (!\u_decode_seg|digit [3] & (\u_decode_seg|digit [2] & (\u_decode_seg|digit 
// [1] $ (\u_decode_seg|digit [0]))))

	.clk(gnd),
	.dataa(\u_decode_seg|digit [3]),
	.datab(\u_decode_seg|digit [2]),
	.datac(\u_decode_seg|digit [1]),
	.datad(\u_decode_seg|digit [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_decode_seg|WideOr1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_decode_seg|WideOr1~0 .lut_mask = "ac48";
defparam \u_decode_seg|WideOr1~0 .operation_mode = "normal";
defparam \u_decode_seg|WideOr1~0 .output_mode = "comb_only";
defparam \u_decode_seg|WideOr1~0 .register_cascade_mode = "off";
defparam \u_decode_seg|WideOr1~0 .sum_lutc_input = "datac";
defparam \u_decode_seg|WideOr1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N2
maxii_lcell \u_decode_seg|WideOr0~0 (
// Equation(s):
// \u_decode_seg|WideOr0~0_combout  = (\u_decode_seg|digit [3] & (\u_decode_seg|digit [2] & (\u_decode_seg|digit [1]))) # (!\u_decode_seg|digit [3] & (!\u_decode_seg|digit [1] & (\u_decode_seg|digit [2] $ (\u_decode_seg|digit [0]))))

	.clk(gnd),
	.dataa(\u_decode_seg|digit [3]),
	.datab(\u_decode_seg|digit [2]),
	.datac(\u_decode_seg|digit [1]),
	.datad(\u_decode_seg|digit [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_decode_seg|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_decode_seg|WideOr0~0 .lut_mask = "8184";
defparam \u_decode_seg|WideOr0~0 .operation_mode = "normal";
defparam \u_decode_seg|WideOr0~0 .output_mode = "comb_only";
defparam \u_decode_seg|WideOr0~0 .register_cascade_mode = "off";
defparam \u_decode_seg|WideOr0~0 .sum_lutc_input = "datac";
defparam \u_decode_seg|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N7
maxii_lcell \u_decode_seg|digit_cath[0] (
// Equation(s):
// \u_decode_seg|digit_cath [0] = DFFEAS((\u_decode_seg|cath_control [1]) # ((\u_decode_seg|cath_control [2]) # ((\u2|cnt [0]))), GLOBAL(\u_clk_500|clkout~regout ), VCC, , \u_decode_seg|digit[2]~0_combout , , , , )

	.clk(\u_clk_500|clkout~regout ),
	.dataa(\u_decode_seg|cath_control [1]),
	.datab(\u_decode_seg|cath_control [2]),
	.datac(\u2|cnt [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_decode_seg|digit[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_decode_seg|digit_cath [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_decode_seg|digit_cath[0] .lut_mask = "fefe";
defparam \u_decode_seg|digit_cath[0] .operation_mode = "normal";
defparam \u_decode_seg|digit_cath[0] .output_mode = "reg_only";
defparam \u_decode_seg|digit_cath[0] .register_cascade_mode = "off";
defparam \u_decode_seg|digit_cath[0] .sum_lutc_input = "datac";
defparam \u_decode_seg|digit_cath[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N5
maxii_lcell \u_decode_seg|digit_cath[1] (
// Equation(s):
// \u_decode_seg|digit_cath [1] = DFFEAS((\u_decode_seg|cath_control [1]) # ((\u_decode_seg|cath_control [2]) # ((!\u2|cnt [0]))), GLOBAL(\u_clk_500|clkout~regout ), VCC, , \u_decode_seg|digit[2]~0_combout , , , , )

	.clk(\u_clk_500|clkout~regout ),
	.dataa(\u_decode_seg|cath_control [1]),
	.datab(\u_decode_seg|cath_control [2]),
	.datac(\u2|cnt [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_decode_seg|digit[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_decode_seg|digit_cath [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_decode_seg|digit_cath[1] .lut_mask = "efef";
defparam \u_decode_seg|digit_cath[1] .operation_mode = "normal";
defparam \u_decode_seg|digit_cath[1] .output_mode = "reg_only";
defparam \u_decode_seg|digit_cath[1] .register_cascade_mode = "off";
defparam \u_decode_seg|digit_cath[1] .sum_lutc_input = "datac";
defparam \u_decode_seg|digit_cath[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N0
maxii_lcell \u_decode_seg|digit_cath[2] (
// Equation(s):
// \u_decode_seg|digit_cath [2] = DFFEAS(((\u_decode_seg|cath_control [2]) # ((\u2|cnt [0]))) # (!\u_decode_seg|cath_control [1]), GLOBAL(\u_clk_500|clkout~regout ), VCC, , \u_decode_seg|digit[2]~0_combout , , , , )

	.clk(\u_clk_500|clkout~regout ),
	.dataa(\u_decode_seg|cath_control [1]),
	.datab(\u_decode_seg|cath_control [2]),
	.datac(\u2|cnt [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_decode_seg|digit[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_decode_seg|digit_cath [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_decode_seg|digit_cath[2] .lut_mask = "fdfd";
defparam \u_decode_seg|digit_cath[2] .operation_mode = "normal";
defparam \u_decode_seg|digit_cath[2] .output_mode = "reg_only";
defparam \u_decode_seg|digit_cath[2] .register_cascade_mode = "off";
defparam \u_decode_seg|digit_cath[2] .sum_lutc_input = "datac";
defparam \u_decode_seg|digit_cath[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N8
maxii_lcell \u_decode_seg|digit_cath[3] (
// Equation(s):
// \u_decode_seg|digit_cath [3] = DFFEAS(((\u_decode_seg|cath_control [2]) # ((!\u2|cnt [0]))) # (!\u_decode_seg|cath_control [1]), GLOBAL(\u_clk_500|clkout~regout ), VCC, , \u_decode_seg|digit[2]~0_combout , , , , )

	.clk(\u_clk_500|clkout~regout ),
	.dataa(\u_decode_seg|cath_control [1]),
	.datab(\u_decode_seg|cath_control [2]),
	.datac(\u2|cnt [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_decode_seg|digit[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_decode_seg|digit_cath [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_decode_seg|digit_cath[3] .lut_mask = "dfdf";
defparam \u_decode_seg|digit_cath[3] .operation_mode = "normal";
defparam \u_decode_seg|digit_cath[3] .output_mode = "reg_only";
defparam \u_decode_seg|digit_cath[3] .register_cascade_mode = "off";
defparam \u_decode_seg|digit_cath[3] .sum_lutc_input = "datac";
defparam \u_decode_seg|digit_cath[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N9
maxii_lcell \u_decode_seg|digit_cath[4] (
// Equation(s):
// \u_decode_seg|digit_cath [4] = DFFEAS((((\u2|cnt [0]) # (!\u_decode_seg|cath_control [2]))), GLOBAL(\u_clk_500|clkout~regout ), VCC, , \u_decode_seg|digit[2]~0_combout , , , , )

	.clk(\u_clk_500|clkout~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u2|cnt [0]),
	.datad(\u_decode_seg|cath_control [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_decode_seg|digit[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_decode_seg|digit_cath [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_decode_seg|digit_cath[4] .lut_mask = "f0ff";
defparam \u_decode_seg|digit_cath[4] .operation_mode = "normal";
defparam \u_decode_seg|digit_cath[4] .output_mode = "reg_only";
defparam \u_decode_seg|digit_cath[4] .register_cascade_mode = "off";
defparam \u_decode_seg|digit_cath[4] .sum_lutc_input = "datac";
defparam \u_decode_seg|digit_cath[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N4
maxii_lcell \u_decode_seg|digit_cath[5] (
// Equation(s):
// \u_decode_seg|digit_cath [5] = DFFEAS((((!\u_decode_seg|cath_control [2]) # (!\u2|cnt [0]))), GLOBAL(\u_clk_500|clkout~regout ), VCC, , \u_decode_seg|digit[2]~0_combout , , , , )

	.clk(\u_clk_500|clkout~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u2|cnt [0]),
	.datad(\u_decode_seg|cath_control [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_decode_seg|digit[2]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_decode_seg|digit_cath [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_decode_seg|digit_cath[5] .lut_mask = "0fff";
defparam \u_decode_seg|digit_cath[5] .operation_mode = "normal";
defparam \u_decode_seg|digit_cath[5] .output_mode = "reg_only";
defparam \u_decode_seg|digit_cath[5] .register_cascade_mode = "off";
defparam \u_decode_seg|digit_cath[5] .sum_lutc_input = "datac";
defparam \u_decode_seg|digit_cath[5] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
maxii_io \row[0]~I (
	.datain(\u2|row [0]),
	.oe(vcc),
	.combout(),
	.padio(row[0]));
// synopsys translate_off
defparam \row[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_7,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
maxii_io \row[1]~I (
	.datain(\u2|row [1]),
	.oe(vcc),
	.combout(),
	.padio(row[1]));
// synopsys translate_off
defparam \row[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
maxii_io \row[2]~I (
	.datain(\u2|row [2]),
	.oe(vcc),
	.combout(),
	.padio(row[2]));
// synopsys translate_off
defparam \row[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_5,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
maxii_io \row[3]~I (
	.datain(\u2|row [3]),
	.oe(vcc),
	.combout(),
	.padio(row[3]));
// synopsys translate_off
defparam \row[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_4,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
maxii_io \row[4]~I (
	.datain(\u2|row [4]),
	.oe(vcc),
	.combout(),
	.padio(row[4]));
// synopsys translate_off
defparam \row[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_3,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
maxii_io \row[5]~I (
	.datain(\u2|row [5]),
	.oe(vcc),
	.combout(),
	.padio(row[5]));
// synopsys translate_off
defparam \row[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_2,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
maxii_io \row[6]~I (
	.datain(\u2|row [6]),
	.oe(vcc),
	.combout(),
	.padio(row[6]));
// synopsys translate_off
defparam \row[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_1,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
maxii_io \row[7]~I (
	.datain(\u2|row [7]),
	.oe(vcc),
	.combout(),
	.padio(row[7]));
// synopsys translate_off
defparam \row[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_38,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
maxii_io \col[0]~I (
	.datain(\u2|col [0]),
	.oe(vcc),
	.combout(),
	.padio(col[0]));
// synopsys translate_off
defparam \col[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_39,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
maxii_io \col[1]~I (
	.datain(\u2|col [1]),
	.oe(vcc),
	.combout(),
	.padio(col[1]));
// synopsys translate_off
defparam \col[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_40,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
maxii_io \col[2]~I (
	.datain(\u2|col [2]),
	.oe(vcc),
	.combout(),
	.padio(col[2]));
// synopsys translate_off
defparam \col[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
maxii_io \col[3]~I (
	.datain(\u2|col [3]),
	.oe(vcc),
	.combout(),
	.padio(col[3]));
// synopsys translate_off
defparam \col[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
maxii_io \col[4]~I (
	.datain(\u2|col [4]),
	.oe(vcc),
	.combout(),
	.padio(col[4]));
// synopsys translate_off
defparam \col[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_43,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
maxii_io \col[5]~I (
	.datain(\u2|col [5]),
	.oe(vcc),
	.combout(),
	.padio(col[5]));
// synopsys translate_off
defparam \col[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
maxii_io \col[6]~I (
	.datain(\u2|col [6]),
	.oe(vcc),
	.combout(),
	.padio(col[6]));
// synopsys translate_off
defparam \col[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_45,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
maxii_io \col[7]~I (
	.datain(\u2|col [7]),
	.oe(vcc),
	.combout(),
	.padio(col[7]));
// synopsys translate_off
defparam \col[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_51,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
maxii_io \digit_scan[0]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(digit_scan[0]));
// synopsys translate_off
defparam \digit_scan[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_52,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
maxii_io \digit_scan[1]~I (
	.datain(\u_decode_seg|WideOr6~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(digit_scan[1]));
// synopsys translate_off
defparam \digit_scan[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_53,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
maxii_io \digit_scan[2]~I (
	.datain(!\u_decode_seg|WideOr5~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(digit_scan[2]));
// synopsys translate_off
defparam \digit_scan[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_55,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
maxii_io \digit_scan[3]~I (
	.datain(!\u_decode_seg|WideOr4~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(digit_scan[3]));
// synopsys translate_off
defparam \digit_scan[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
maxii_io \digit_scan[4]~I (
	.datain(!\u_decode_seg|WideOr3~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(digit_scan[4]));
// synopsys translate_off
defparam \digit_scan[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_58,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
maxii_io \digit_scan[5]~I (
	.datain(!\u_decode_seg|WideOr2~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(digit_scan[5]));
// synopsys translate_off
defparam \digit_scan[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_59,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
maxii_io \digit_scan[6]~I (
	.datain(!\u_decode_seg|WideOr1~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(digit_scan[6]));
// synopsys translate_off
defparam \digit_scan[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_62,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
maxii_io \digit_scan[7]~I (
	.datain(!\u_decode_seg|WideOr0~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(digit_scan[7]));
// synopsys translate_off
defparam \digit_scan[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_63,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
maxii_io \digit_cath[0]~I (
	.datain(\u_decode_seg|digit_cath [0]),
	.oe(vcc),
	.combout(),
	.padio(digit_cath[0]));
// synopsys translate_off
defparam \digit_cath[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_66,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
maxii_io \digit_cath[1]~I (
	.datain(\u_decode_seg|digit_cath [1]),
	.oe(vcc),
	.combout(),
	.padio(digit_cath[1]));
// synopsys translate_off
defparam \digit_cath[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_67,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
maxii_io \digit_cath[2]~I (
	.datain(\u_decode_seg|digit_cath [2]),
	.oe(vcc),
	.combout(),
	.padio(digit_cath[2]));
// synopsys translate_off
defparam \digit_cath[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_68,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
maxii_io \digit_cath[3]~I (
	.datain(\u_decode_seg|digit_cath [3]),
	.oe(vcc),
	.combout(),
	.padio(digit_cath[3]));
// synopsys translate_off
defparam \digit_cath[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
maxii_io \digit_cath[4]~I (
	.datain(\u_decode_seg|digit_cath [4]),
	.oe(vcc),
	.combout(),
	.padio(digit_cath[4]));
// synopsys translate_off
defparam \digit_cath[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_70,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
maxii_io \digit_cath[5]~I (
	.datain(\u_decode_seg|digit_cath [5]),
	.oe(vcc),
	.combout(),
	.padio(digit_cath[5]));
// synopsys translate_off
defparam \digit_cath[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_30,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
maxii_io \digit_cath[6]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(digit_cath[6]));
// synopsys translate_off
defparam \digit_cath[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_31,	 I/O Standard: 2.5 V,	 Current Strength: 14mA
maxii_io \digit_cath[7]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(digit_cath[7]));
// synopsys translate_off
defparam \digit_cath[7]~I .operation_mode = "output";
// synopsys translate_on

endmodule
