DocumentHdrVersion "1.1"
Header (DocumentHdr
dmPackageRefs [
]
embeddedInstances [
(EmbeddedInstance
name "eb1"
number "1"
)
(EmbeddedInstance
name "i_delay_adc_coadd_en"
number "2"
)
(EmbeddedInstance
name "eb2"
number "3"
)
(EmbeddedInstance
name "i_coadd"
number "4"
)
(EmbeddedInstance
name "eb3"
number "5"
)
(EmbeddedInstance
name "i_address_index_count"
number "6"
)
(EmbeddedInstance
name "eb4"
number "7"
)
]
)
version "22.1"
appVersion "2003.3 (Build 60)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\scuba2_repository\\architecture\\readout_card\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\scuba2_repository\\architecture\\readout_card\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\scuba2_repository\\architecture\\readout_card\\hds\\coadd_manager_data_path\\beh.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\scuba2_repository\\architecture\\readout_card\\hds\\coadd_manager_data_path\\beh.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\scuba2_repository\\architecture\\readout_card\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "beh"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "C:\\scuba2_repository\\architecture\\readout_card\\hds\\coadd_manager_data_path"
)
(vvPair
variable "d_logical"
value "C:\\scuba2_repository\\architecture\\readout_card\\hds\\coadd_manager_data_path"
)
(vvPair
variable "date"
value "10/22/2004"
)
(vvPair
variable "day"
value "Fri"
)
(vvPair
variable "day_long"
value "Friday"
)
(vvPair
variable "dd"
value "22"
)
(vvPair
variable "entity_name"
value "coadd_manager_data_path"
)
(vvPair
variable "ext"
value "bd"
)
(vvPair
variable "f"
value "beh.bd"
)
(vvPair
variable "f_logical"
value "beh.bd"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "SCUBA0"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "readout_card"
)
(vvPair
variable "mm"
value "10"
)
(vvPair
variable "module_name"
value "coadd_manager_data_path"
)
(vvPair
variable "month"
value "Oct"
)
(vvPair
variable "month_long"
value "October"
)
(vvPair
variable "p"
value "C:\\scuba2_repository\\architecture\\readout_card\\hds\\coadd_manager_data_path\\beh.bd"
)
(vvPair
variable "p_logical"
value "C:\\scuba2_repository\\architecture\\readout_card\\hds\\coadd_manager_data_path\\beh.bd"
)
(vvPair
variable "project_name"
value "mce"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "time"
value "15:57:06"
)
(vvPair
variable "unit"
value "coadd_manager_data_path"
)
(vvPair
variable "user"
value "mohsenn"
)
(vvPair
variable "version"
value "2003.3 (Build 60)"
)
(vvPair
variable "view"
value "beh"
)
(vvPair
variable "year"
value "2004"
)
(vvPair
variable "yy"
value "04"
)
]
)
optionalChildren [
*1 (Net
uid 9,0
optionalChildren [
*2 (Property
uid 11,0
pclass "comment"
pname "1,0"
pvalue "-- Signal needed in the correction block"
ptn "String"
)
]
name "adc_dat"
type "std_logic_vector"
bounds "(13 downto 0)"
orderNo 1
declText (MLText
uid 10,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,46400,49000,48000"
st "-- Signal needed in the correction block
SIGNAL adc_dat                 : std_logic_vector(13 downto 0)
"
)
)
*3 (Net
uid 12,0
optionalChildren [
*4 (Property
uid 14,0
pclass "comment"
pname "1,0"
pvalue "-- Signals needed for the shift register"
ptn "String"
)
]
name "shifted_adc_coadd_en"
type "std_logic_vector"
bounds "(MAX_SHIFT-1 downto 0)"
orderNo 2
declText (MLText
uid 13,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,48000,53500,49600"
st "-- Signals needed for the shift register
SIGNAL shifted_adc_coadd_en    : std_logic_vector(MAX_SHIFT-1 downto 0)
"
)
)
*5 (Net
uid 15,0
optionalChildren [
*6 (Property
uid 17,0
pclass "comment"
pname "1,0"
pvalue "alias  adc_coadd_en_5delay  : std_logic is shifted_adc_coadd_en(4);
alias  adc_coadd_en_4delay  : std_logic is shifted_adc_coadd_en(3);
  
  
  -- Signals needed in the Registered Adder"
ptn "String"
)
]
name "samples_coadd_reg"
type "std_logic_vector"
bounds "(31 downto 0)"
orderNo 3
declText (MLText
uid 16,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,49600,51500,54400"
st "alias  adc_coadd_en_5delay  : std_logic is shifted_adc_coadd_en(4);
alias  adc_coadd_en_4delay  : std_logic is shifted_adc_coadd_en(3);
  
  
  -- Signals needed in the Registered Adder
SIGNAL samples_coadd_reg       : std_logic_vector(31 downto 0)
"
)
)
*7 (Net
uid 18,0
optionalChildren [
*8 (Property
uid 20,0
pclass "comment"
pname "1,0"
pvalue "-- Signals needed in Address Index Counter"
ptn "String"
)
]
name "count"
type "integer"
bounds "RANGE 0 to MAX_COUNT"
orderNo 4
declText (MLText
uid 19,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,54400,48500,56000"
st "-- Signals needed in Address Index Counter
SIGNAL count                   : integer RANGE 0 to MAX_COUNT
"
)
)
*9 (PortIoIn
uid 21,0
shape (CompositeShape
uid 22,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 23,0
sl 0
ro 270
xt "-4000,7625,-2500,8375"
)
(Line
uid 24,0
sl 0
ro 270
xt "-2500,8000,-2000,8000"
pts [
"-2500,8000"
"-2000,8000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 25,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26,0
va (VaSet
)
xt "-6500,7500,-5000,8500"
st "rst_i"
ju 2
blo "-5000,8300"
tm "WireNameMgr"
)
)
)
*10 (Net
uid 27,0
name "rst_i"
type "std_logic"
orderNo 5
declText (MLText
uid 28,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,34000,35000,34800"
st "rst_i                   : std_logic
"
)
)
*11 (PortIoIn
uid 35,0
shape (CompositeShape
uid 36,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 37,0
sl 0
ro 270
xt "-4000,8625,-2500,9375"
)
(Line
uid 38,0
sl 0
ro 270
xt "-2500,9000,-2000,9000"
pts [
"-2500,9000"
"-2000,9000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 39,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40,0
va (VaSet
)
xt "-6500,8500,-5000,9500"
st "clk_i"
ju 2
blo "-5000,9300"
tm "WireNameMgr"
)
)
)
*12 (Net
uid 41,0
name "clk_i"
type "std_logic"
orderNo 6
declText (MLText
uid 42,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,34800,35000,35600"
st "clk_i                   : std_logic
"
)
)
*13 (PortIoIn
uid 49,0
shape (CompositeShape
uid 50,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 51,0
sl 0
ro 270
xt "4000,625,5500,1375"
)
(Line
uid 52,0
sl 0
ro 270
xt "5500,1000,6000,1000"
pts [
"5500,1000"
"6000,1000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 53,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 54,0
va (VaSet
)
xt "-200,500,3000,1500"
st "adc_dat_i"
ju 2
blo "3000,1300"
tm "WireNameMgr"
)
)
)
*14 (Net
uid 55,0
name "adc_dat_i"
type "std_logic_vector"
bounds "(13 downto 0)"
orderNo 7
declText (MLText
uid 56,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,35600,45500,36400"
st "adc_dat_i               : std_logic_vector(13 downto 0)
"
)
)
*15 (PortIoIn
uid 63,0
shape (CompositeShape
uid 64,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 65,0
sl 0
ro 270
xt "4000,1625,5500,2375"
)
(Line
uid 66,0
sl 0
ro 270
xt "5500,2000,6000,2000"
pts [
"5500,2000"
"6000,2000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 67,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 68,0
va (VaSet
)
xt "-3200,1500,3000,2500"
st "adc_offset_dat_i"
ju 2
blo "3000,2300"
tm "WireNameMgr"
)
)
)
*16 (Net
uid 69,0
name "adc_offset_dat_i"
type "std_logic_vector"
bounds "(15 downto 0)"
orderNo 8
declText (MLText
uid 70,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,36400,45500,37200"
st "adc_offset_dat_i        : std_logic_vector(15 downto 0)
"
)
)
*17 (PortIoOut
uid 77,0
shape (CompositeShape
uid 78,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 79,0
sl 0
ro 270
xt "29500,14625,31000,15375"
)
(Line
uid 80,0
sl 0
ro 270
xt "29000,15000,29500,15000"
pts [
"29000,15000"
"29500,15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 81,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 82,0
va (VaSet
)
xt "32000,14500,38500,15500"
st "adc_offset_adr_o"
blo "32000,15300"
tm "WireNameMgr"
)
)
)
*18 (Net
uid 83,0
name "adc_offset_adr_o"
type "std_logic_vector"
bounds "(5 downto 0)"
orderNo 9
declText (MLText
uid 84,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,37200,45000,38000"
st "adc_offset_adr_o        : std_logic_vector(5 downto 0)
"
)
)
*19 (PortIoIn
uid 91,0
shape (CompositeShape
uid 92,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 93,0
sl 0
ro 270
xt "53000,625,54500,1375"
)
(Line
uid 94,0
sl 0
ro 270
xt "54500,1000,55000,1000"
pts [
"54500,1000"
"55000,1000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 95,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 96,0
va (VaSet
)
xt "45800,500,52000,1500"
st "adc_coadd_en_i"
ju 2
blo "52000,1300"
tm "WireNameMgr"
)
)
)
*20 (Net
uid 97,0
name "adc_coadd_en_i"
type "std_logic"
orderNo 10
declText (MLText
uid 98,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,38000,35000,38800"
st "adc_coadd_en_i          : std_logic
"
)
)
*21 (PortIoOut
uid 105,0
shape (CompositeShape
uid 106,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 107,0
sl 0
ro 270
xt "11500,24625,13000,25375"
)
(Line
uid 108,0
sl 0
ro 270
xt "11000,25000,11500,25000"
pts [
"11000,25000"
"11500,25000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 109,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 110,0
va (VaSet
)
xt "14000,24500,23300,25500"
st "adc_coadd_en_5delay_o"
blo "14000,25300"
tm "WireNameMgr"
)
)
)
*22 (Net
uid 111,0
name "adc_coadd_en_5delay_o"
type "std_logic"
orderNo 11
declText (MLText
uid 112,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,38800,35000,39600"
st "adc_coadd_en_5delay_o   : std_logic
"
)
)
*23 (PortIoOut
uid 119,0
shape (CompositeShape
uid 120,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 121,0
sl 0
ro 270
xt "11500,25625,13000,26375"
)
(Line
uid 122,0
sl 0
ro 270
xt "11000,26000,11500,26000"
pts [
"11000,26000"
"11500,26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 123,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 124,0
va (VaSet
)
xt "14000,25500,23300,26500"
st "adc_coadd_en_4delay_o"
blo "14000,26300"
tm "WireNameMgr"
)
)
)
*24 (Net
uid 125,0
name "adc_coadd_en_4delay_o"
type "std_logic"
orderNo 12
declText (MLText
uid 126,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,39600,35000,40400"
st "adc_coadd_en_4delay_o   : std_logic
"
)
)
*25 (PortIoIn
uid 133,0
shape (CompositeShape
uid 134,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 135,0
sl 0
ro 270
xt "22000,-375,23500,375"
)
(Line
uid 136,0
sl 0
ro 270
xt "23500,0,24000,0"
pts [
"23500,0"
"24000,0"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 137,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 138,0
va (VaSet
)
xt "11100,-500,21000,500"
st "clr_samples_coadd_reg_i"
ju 2
blo "21000,300"
tm "WireNameMgr"
)
)
)
*26 (Net
uid 139,0
name "clr_samples_coadd_reg_i"
type "std_logic"
orderNo 13
declText (MLText
uid 140,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,40400,35000,41200"
st "clr_samples_coadd_reg_i : std_logic
"
)
)
*27 (PortIoOut
uid 147,0
shape (CompositeShape
uid 148,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 149,0
sl 0
ro 270
xt "44500,625,46000,1375"
)
(Line
uid 150,0
sl 0
ro 270
xt "44000,1000,44500,1000"
pts [
"44000,1000"
"44500,1000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 151,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 152,0
va (VaSet
)
xt "47000,500,55400,1500"
st "samples_coadd_reg_o"
blo "47000,1300"
tm "WireNameMgr"
)
)
)
*28 (Net
uid 153,0
name "samples_coadd_reg_o"
type "std_logic_vector"
bounds "(31 downto 0)"
orderNo 14
declText (MLText
uid 154,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,41200,45500,42000"
st "samples_coadd_reg_o     : std_logic_vector(31 downto 0)
"
)
)
*29 (PortIoIn
uid 161,0
shape (CompositeShape
uid 162,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 163,0
sl 0
ro 270
xt "4000,13625,5500,14375"
)
(Line
uid 164,0
sl 0
ro 270
xt "5500,14000,6000,14000"
pts [
"5500,14000"
"6000,14000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 165,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 166,0
va (VaSet
)
xt "-4500,13500,3000,14500"
st "address_count_en_i"
ju 2
blo "3000,14300"
tm "WireNameMgr"
)
)
)
*30 (Net
uid 167,0
name "address_count_en_i"
type "std_logic"
orderNo 15
declText (MLText
uid 168,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,42000,35000,42800"
st "address_count_en_i      : std_logic
"
)
)
*31 (PortIoIn
uid 175,0
shape (CompositeShape
uid 176,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 177,0
sl 0
ro 270
xt "4000,14625,5500,15375"
)
(Line
uid 178,0
sl 0
ro 270
xt "5500,15000,6000,15000"
pts [
"5500,15000"
"6000,15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 179,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 180,0
va (VaSet
)
xt "-4600,14500,3000,15500"
st "clr_address_count_i"
ju 2
blo "3000,15300"
tm "WireNameMgr"
)
)
)
*32 (Net
uid 181,0
name "clr_address_count_i"
type "std_logic"
orderNo 16
declText (MLText
uid 182,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,42800,35000,43600"
st "clr_address_count_i     : std_logic
"
)
)
*33 (PortIoOut
uid 189,0
shape (CompositeShape
uid 190,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 191,0
sl 0
ro 270
xt "29500,15625,31000,16375"
)
(Line
uid 192,0
sl 0
ro 270
xt "29000,16000,29500,16000"
pts [
"29000,16000"
"29500,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 193,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 194,0
va (VaSet
)
xt "32000,15500,39500,16500"
st "coadd_write_addr_o"
blo "32000,16300"
tm "WireNameMgr"
)
)
)
*34 (Net
uid 195,0
name "coadd_write_addr_o"
type "std_logic_vector"
bounds "(5 downto 0)"
orderNo 17
declText (MLText
uid 196,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "16000,43600,45000,44400"
st "coadd_write_addr_o      : std_logic_vector(5 downto 0)
"
)
)
*35 (HdlText
uid 203,0
optionalChildren [
*36 (EmbeddedText
uid 208,0
commentText (CommentText
uid 209,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 210,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "15000,0,33000,5000"
)
text (MLText
uid 211,0
va (VaSet
isHidden 1
)
xt "15200,200,32800,4200"
st "
-- beh


  -----------------------------------------------------------------------------
  -- Correction Block:
  -- This block subtracts the ADC offset value from the ADC input value. Note
  -- that the address is the same as the write address for the coadded data as
  -- it is the address index shown by count that represents the row we are
  -- working at.
  -----------------------------------------------------------------------------

  adc_dat <= conv_std_logic_vector(conv_integer(signed(adc_dat_i))-
                                   conv_integer(signed(adc_offset_dat_i)),
                                   adc_dat'length);

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 204,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "7000,0,10000,3000"
)
textGroup (MlTextGroup
uid 205,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*37 (Text
uid 206,0
va (VaSet
font "Arial,8,1"
)
xt "7850,500,9150,1500"
st "eb1"
blo "7850,1300"
tm "HdlTextNameMgr"
)
*38 (Text
uid 207,0
va (VaSet
font "Arial,8,1"
)
xt "7850,1500,8250,2500"
st "1"
blo "7850,2300"
tm "HdlTextNumberMgr"
)
]
)
)
*39 (HdlText
uid 236,0
optionalChildren [
*40 (EmbeddedText
uid 241,0
commentText (CommentText
uid 242,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 243,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "64000,0,82000,5000"
)
text (MLText
uid 244,0
va (VaSet
isHidden 1
)
xt "64200,200,81700,4200"
st "
-----------------------------------------------------------------------------
  -- Shift Register:
  -- Delays adc_coadd_en_i by MAX_SHIFT.  There are taps for each shift in the
  -- form of aliases signals.
  -----------------------------------------------------------------------------

  i_delay_adc_coadd_en: process (clk_i, rst_i)
       
  begin  -- process i_delay_adc_coadd_en
    if rst_i = '1' then                 -- asynchronous reset (active high)
      shifted_adc_coadd_en <= (others => '0');
      
    elsif clk_i'event and clk_i = '1' then  -- rising clock edge
      shifted_adc_coadd_en(0) <= adc_coadd_en_i;
      for i in 1 to MAX_SHIFT-1 loop
        shifted_adc_coadd_en(i) <= shifted_adc_coadd_en(i-1);
      end loop;  -- i
    end if;
  end process i_delay_adc_coadd_en;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 237,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "56000,0,59000,4000"
)
textGroup (MlTextGroup
uid 238,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*41 (Text
uid 239,0
va (VaSet
font "Arial,8,1"
)
xt "52850,1000,62150,2000"
st "i_delay_adc_coadd_en"
blo "52850,1800"
tm "HdlTextNameMgr"
)
*42 (Text
uid 240,0
va (VaSet
font "Arial,8,1"
)
xt "52850,2000,53250,3000"
st "2"
blo "52850,2800"
tm "HdlTextNumberMgr"
)
]
)
)
*43 (HdlText
uid 277,0
optionalChildren [
*44 (EmbeddedText
uid 282,0
commentText (CommentText
uid 283,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 284,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "15000,24000,33000,29000"
)
text (MLText
uid 285,0
va (VaSet
isHidden 1
)
xt "15200,24200,25900,28200"
st "
adc_coadd_en_5delay_o <= adc_coadd_en_5delay;
adc_coadd_en_4delay_o <= adc_coadd_en_4delay;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 278,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "7000,24000,10000,27000"
)
textGroup (MlTextGroup
uid 279,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*45 (Text
uid 280,0
va (VaSet
font "Arial,8,1"
)
xt "7850,24500,9150,25500"
st "eb2"
blo "7850,25300"
tm "HdlTextNameMgr"
)
*46 (Text
uid 281,0
va (VaSet
font "Arial,8,1"
)
xt "7850,25500,8250,26500"
st "3"
blo "7850,26300"
tm "HdlTextNumberMgr"
)
]
)
)
*47 (HdlText
uid 302,0
optionalChildren [
*48 (EmbeddedText
uid 307,0
commentText (CommentText
uid 308,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 309,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "33000,-1000,51000,4000"
)
text (MLText
uid 310,0
va (VaSet
isHidden 1
)
xt "33200,-800,50700,3200"
st "
-----------------------------------------------------------------------------
  -- Registered Adder:
  -- This unit synchronously addes the \"corrected\" new sample data from ADC
  -- (adc_dat) to the sum of its previous values.  The addition is a signed
  -- addition, so the sign bit of the adc_dat is extended.  The addition is
  -- performed during the active window, i.e., during the adc_coadd_en_4delay.
  -- The 4th clock delay of the adc_coadd_en_i is used, as the latency in the
  -- ADC is 4 clock cycles.  Moreover, the unit clears the register during the
  -- inactive window only if clr_samples_coadd_reg_i is asserted.  In effect,
  -- this clear signal is logical OR of adc_coadd_en_4delay and
  -- adc_coadd_en_5delay signals.  In other words the falling edge of
  -- adc_coadd_en_5delay activates the clear signal and the risign edge of the
  -- adc_coadd_en_4delay disactivates it.  This extra clock cycle is need to
  -- write the contents of the register into the memory bank.
  -----------------------------------------------------------------------------


  i_coadd: process (clk_i, rst_i)
  begin  -- process i_coadd
    if rst_i = '1' then                 -- asynchronous reset (active high)
      samples_coadd_reg <= (others => '0');
      
    elsif clk_i'event and clk_i = '1' then  -- rising clock edge
     
      if adc_coadd_en_4delay = '1' then
        samples_coadd_reg <=
          conv_std_logic_vector((conv_integer(signed(samples_coadd_reg)) +
                                 (conv_integer(signed(adc_dat)))
                                 ), samples_coadd_reg'length);
      elsif clr_samples_coadd_reg_i = '1' then
        samples_coadd_reg <= (others => '0');
      else
        samples_coadd_reg <= samples_coadd_reg;
      end if;
      
    end if;
  end process i_coadd;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 303,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "25000,-1000,28000,4000"
)
textGroup (MlTextGroup
uid 304,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*49 (Text
uid 305,0
va (VaSet
font "Arial,8,1"
)
xt "25050,500,27950,1500"
st "i_coadd"
blo "25050,1300"
tm "HdlTextNameMgr"
)
*50 (Text
uid 306,0
va (VaSet
font "Arial,8,1"
)
xt "25050,1500,25450,2500"
st "4"
blo "25050,2300"
tm "HdlTextNumberMgr"
)
]
)
)
*51 (HdlText
uid 351,0
optionalChildren [
*52 (EmbeddedText
uid 356,0
commentText (CommentText
uid 357,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 358,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "48000,0,66000,5000"
)
text (MLText
uid 359,0
va (VaSet
isHidden 1
)
xt "48200,200,65800,1200"
st "
samples_coadd_reg_o <= samples_coadd_reg;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 352,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "40000,0,43000,3000"
)
textGroup (MlTextGroup
uid 353,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*53 (Text
uid 354,0
va (VaSet
font "Arial,8,1"
)
xt "40850,500,42150,1500"
st "eb3"
blo "40850,1300"
tm "HdlTextNameMgr"
)
*54 (Text
uid 355,0
va (VaSet
font "Arial,8,1"
)
xt "40850,1500,41250,2500"
st "5"
blo "40850,2300"
tm "HdlTextNumberMgr"
)
]
)
)
*55 (HdlText
uid 376,0
optionalChildren [
*56 (EmbeddedText
uid 381,0
commentText (CommentText
uid 382,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 383,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "15000,13000,33000,18000"
)
text (MLText
uid 384,0
va (VaSet
isHidden 1
)
xt "15200,13200,32700,17200"
st "
-----------------------------------------------------------------------------
  -- Address  Index Counter:
  -- This block counts up the address index for write port of the coadd data
  -- banks.  The index is also used to write to the integral memeory bank too.
  -- It is also used as a read index in other parts of adc_sample_coadd block.
  -- The counter is only active during a small window (one clk cycle)
  -- long.  It gets cleared during the beginning of a frame sequence.  Note
  -- that the number of rows in a frame could change, so the only information
  -- available to the number of rows in a frame is from the clr_address_count_i
  -- This signal in turn is derived from last_row_5delay that in turn is
  -- dervied from restart_frame_1row_prev_i.
  -----------------------------------------------------------------------------
   
  i_address_index_count: process (clk_i, rst_i)
  begin  -- process i_address_index_count
    if rst_i = '1' then                 -- asynchronous reset (active hig)
      count <= 0;
      
    elsif clk_i'event and clk_i = '1' then  -- rising clock edge

      if (clr_address_count_i = '1') then
        count <=0;
      elsif (address_count_en_i = '1') then
        if (count = MAX_COUNT-1) then
          count <= 0;
        else
          count <= count +1;
        end if;
      end if;
            
    end if;
  end process i_address_index_count;

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 377,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "7000,13000,10000,18000"
)
textGroup (MlTextGroup
uid 378,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*57 (Text
uid 379,0
va (VaSet
font "Arial,8,1"
)
xt "3650,14500,13350,15500"
st "i_address_index_count"
blo "3650,15300"
tm "HdlTextNameMgr"
)
*58 (Text
uid 380,0
va (VaSet
font "Arial,8,1"
)
xt "3650,15500,4050,16500"
st "6"
blo "3650,16300"
tm "HdlTextNumberMgr"
)
]
)
)
*59 (HdlText
uid 425,0
optionalChildren [
*60 (EmbeddedText
uid 430,0
commentText (CommentText
uid 431,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 432,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "33000,14000,51000,19000"
)
text (MLText
uid 433,0
va (VaSet
isHidden 1
)
xt "33200,14200,50400,18200"
st "
coadd_write_addr_o <=conv_std_logic_vector(count, coadd_write_addr_o'length);
adc_offset_adr_o   <=conv_std_logic_vector(count, adc_offset_adr_o'length);

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 426,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "25000,14000,28000,17000"
)
textGroup (MlTextGroup
uid 427,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*61 (Text
uid 428,0
va (VaSet
font "Arial,8,1"
)
xt "25850,14500,27150,15500"
st "eb4"
blo "25850,15300"
tm "HdlTextNameMgr"
)
*62 (Text
uid 429,0
va (VaSet
font "Arial,8,1"
)
xt "25850,15500,26250,16500"
st "7"
blo "25850,16300"
tm "HdlTextNumberMgr"
)
]
)
)
*63 (CommentText
uid 458,0
shape (Rectangle
uid 459,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-4000,-9000,29000,-3000"
)
text (MLText
uid 460,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "Arial,10,0"
)
xt "-3800,-8800,28200,-3600"
st "
Created using Mentor Graphics HDL2Graphics(TM) Technology
on - 15:57:06 10/22/2004
from - C:\\scuba2_repository\\cards\\readout_card\\adc_sample_coadd\\source\\rtl\\coadd_manager_data_path.vhd

"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 32600
)
)
*64 (Grouping
uid 461,0
optionalChildren [
*65 (CommentGraphic
uid 463,0
shape (ZoomableIcon
uid 464,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "70480,32900,74000,38000"
iconName "C:\\scuba2_repository\\architecture\\logos\\ubc.jpg"
)
oxt "269480,230900,273000,236000"
)
*66 (CommentGraphic
uid 465,0
shape (PolyLine2D
pts [
"56000,32000"
"56000,39000"
]
uid 466,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "56000,32000,56000,39000"
)
oxt "255000,230000,255000,237000"
)
*67 (CommentGraphic
uid 467,0
shape (PolyLine2D
pts [
"96000,32000"
"96000,39000"
]
uid 468,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "96000,32000,96000,39000"
)
oxt "295000,230000,295000,237000"
)
*68 (CommentGraphic
uid 469,0
shape (PolyLine2D
pts [
"56000,32000"
"96000,32000"
]
uid 470,0
layer 8
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "56000,32000,96000,32000"
)
oxt "255000,230000,295000,230000"
)
*69 (CommentText
uid 471,0
shape (Rectangle
uid 472,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineWidth -1
)
xt "76000,32000,96000,34000"
)
oxt "275000,230000,295000,232000"
text (MLText
uid 473,0
va (VaSet
fg "32768,0,0"
)
xt "76800,32500,95200,33500"
st "
Particle Physics and Astronomy Research Council
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 20000
)
position 4
)
*70 (CommentText
uid 474,0
shape (Rectangle
uid 475,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "61000,43000,76000,45000"
)
oxt "260000,241000,275000,243000"
text (MLText
uid 476,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "61200,43500,71500,44500"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 15000
)
position 1
)
*71 (CommentText
uid 477,0
shape (Rectangle
uid 478,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineWidth -1
)
xt "76000,34000,96000,39000"
)
oxt "275000,232000,295000,237000"
text (MLText
uid 479,0
va (VaSet
fg "32768,0,0"
bg "32768,0,0"
font "Arial,11,1"
)
xt "76950,34400,95050,38600"
st "
Royal Observatory Edinburgh

University of British Columbia
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 5000
visibleWidth 20000
)
position 1
)
*72 (CommentText
uid 480,0
shape (Rectangle
uid 481,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "56000,41000,61000,43000"
)
oxt "255000,239000,260000,241000"
text (MLText
uid 482,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "56200,41500,57900,42500"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
position 1
)
*73 (CommentText
uid 483,0
shape (Rectangle
uid 484,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "76000,43000,84000,45000"
)
oxt "275000,241000,283000,243000"
text (MLText
uid 485,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "76200,43500,78300,44500"
st "
Sheet:
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 8000
)
position 1
)
*74 (CommentText
uid 486,0
shape (Rectangle
uid 487,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
xt "76000,41000,84000,43000"
)
oxt "275000,239000,283000,241000"
text (MLText
uid 488,0
va (VaSet
fg "0,0,32768"
)
xt "76200,41500,79300,42500"
st "
Revision:
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 8000
)
position 1
)
*75 (CommentText
uid 489,0
shape (Rectangle
uid 490,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "56000,39000,61000,41000"
)
oxt "255000,237000,260000,239000"
text (MLText
uid 491,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "56200,39500,57900,40500"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
position 1
)
*76 (CommentText
uid 492,0
shape (Rectangle
uid 493,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "61000,39000,76000,41000"
)
oxt "260000,237000,275000,239000"
text (MLText
uid 494,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "61200,39500,63400,40500"
st "
<title>
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 15000
)
position 1
)
*77 (CommentText
uid 495,0
shape (Rectangle
uid 496,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
xt "76000,39000,84000,41000"
)
oxt "275000,237000,283000,239000"
text (MLText
uid 497,0
va (VaSet
fg "0,0,32768"
)
xt "76200,39500,81100,40500"
st "
Drawing no:
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 8000
)
position 1
)
*78 (CommentGraphic
uid 498,0
shape (ZoomableIcon
uid 499,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "58000,33112,68000,38000"
iconName "C:\\scuba2_repository\\architecture\\logos\\ATC.jpg"
)
oxt "257000,231112,267000,236000"
)
*79 (CommentText
uid 500,0
shape (Rectangle
uid 501,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "56000,43000,61000,45000"
)
oxt "255000,241000,260000,243000"
text (MLText
uid 502,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "56200,43500,58500,44500"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 5000
)
position 1
)
*80 (CommentText
uid 503,0
shape (Rectangle
uid 504,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "61000,41000,76000,43000"
)
oxt "260000,239000,275000,241000"
text (MLText
uid 505,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "61200,41500,70200,42500"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 15000
)
position 1
)
*81 (CommentText
uid 506,0
shape (Rectangle
uid 507,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
xt "84000,43000,96000,45000"
)
oxt "283000,241000,295000,243000"
text (MLText
uid 508,0
va (VaSet
fg "0,0,32768"
)
xt "84200,43500,86200,44500"
st "
n of m
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 12000
)
position 1
)
*82 (CommentText
uid 509,0
shape (Rectangle
uid 510,0
layer 8
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
xt "84000,39000,96000,41000"
)
oxt "283000,237000,295000,239000"
text (MLText
uid 511,0
va (VaSet
fg "0,0,32768"
)
xt "84200,39500,89700,40500"
st "
<drawing no>
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 12000
)
position 1
)
*83 (CommentText
uid 512,0
shape (Rectangle
uid 513,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
xt "84000,41000,96000,43000"
)
oxt "283000,239000,295000,241000"
text (MLText
uid 514,0
va (VaSet
fg "0,0,32768"
)
xt "84200,41500,86200,42500"
st "
<rev>
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 12000
)
position 1
)
]
shape (GroupingShape
uid 462,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "56000,32000,96000,45000"
)
oxt "255000,230000,295000,243000"
)
*84 (Wire
uid 29,0
optionalChildren [
*85 (BdJunction
uid 519,0
ps "OnConnectorStrategy"
shape (Circle
uid 520,0
va (VaSet
vasetType 1
)
xt "-400,7600,400,8400"
radius 400
)
)
*86 (BdJunction
uid 521,0
ps "OnConnectorStrategy"
shape (Circle
uid 522,0
va (VaSet
vasetType 1
)
xt "17600,7600,18400,8400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 30,0
va (VaSet
vasetType 3
)
xt "-2000,2000,56000,8000"
pts [
"-2000,8000"
"49000,8000"
"49000,2000"
"56000,2000"
]
)
start &9
end &39
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 33,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34,0
va (VaSet
isHidden 1
)
xt "54000,1000,55500,2000"
st "rst_i"
blo "54000,1800"
tm "WireNameMgr"
)
)
on &10
)
*87 (Wire
uid 43,0
optionalChildren [
*88 (BdJunction
uid 515,0
ps "OnConnectorStrategy"
shape (Circle
uid 516,0
va (VaSet
vasetType 1
)
xt "600,8600,1400,9400"
radius 400
)
)
*89 (BdJunction
uid 517,0
ps "OnConnectorStrategy"
shape (Circle
uid 518,0
va (VaSet
vasetType 1
)
xt "18600,8600,19400,9400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 44,0
va (VaSet
vasetType 3
)
xt "-2000,3000,56000,9000"
pts [
"-2000,9000"
"50000,9000"
"50000,3000"
"56000,3000"
]
)
start &11
end &39
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 47,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48,0
va (VaSet
isHidden 1
)
xt "54000,2000,55500,3000"
st "clk_i"
blo "54000,2800"
tm "WireNameMgr"
)
)
on &12
)
*90 (Wire
uid 57,0
shape (OrthoPolyLine
uid 58,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,1000,7000,1000"
pts [
"6000,1000"
"7000,1000"
]
)
start &13
end &35
ss 0
sat 32
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 61,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 62,0
va (VaSet
isHidden 1
)
xt "3000,0,6200,1000"
st "adc_dat_i"
blo "3000,800"
tm "WireNameMgr"
)
)
on &14
)
*91 (Wire
uid 71,0
shape (OrthoPolyLine
uid 72,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,2000,7000,2000"
pts [
"6000,2000"
"7000,2000"
]
)
start &15
end &35
ss 0
sat 32
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 75,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76,0
va (VaSet
isHidden 1
)
xt "2000,1000,8200,2000"
st "adc_offset_dat_i"
blo "2000,1800"
tm "WireNameMgr"
)
)
on &16
)
*92 (Wire
uid 99,0
shape (OrthoPolyLine
uid 100,0
va (VaSet
vasetType 3
)
xt "55000,1000,56000,1000"
pts [
"55000,1000"
"56000,1000"
]
)
start &19
end &39
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 103,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 104,0
va (VaSet
isHidden 1
)
xt "52000,0,58200,1000"
st "adc_coadd_en_i"
blo "52000,800"
tm "WireNameMgr"
)
)
on &20
)
*93 (Wire
uid 141,0
shape (OrthoPolyLine
uid 142,0
va (VaSet
vasetType 3
)
xt "24000,0,25000,0"
pts [
"24000,0"
"25000,0"
]
)
start &25
end &47
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 145,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 146,0
va (VaSet
isHidden 1
)
xt "20000,-1000,29900,0"
st "clr_samples_coadd_reg_i"
blo "20000,-200"
tm "WireNameMgr"
)
)
on &26
)
*94 (Wire
uid 169,0
shape (OrthoPolyLine
uid 170,0
va (VaSet
vasetType 3
)
xt "6000,14000,7000,14000"
pts [
"6000,14000"
"7000,14000"
]
)
start &29
end &55
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 173,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 174,0
va (VaSet
isHidden 1
)
xt "3000,13000,10500,14000"
st "address_count_en_i"
blo "3000,13800"
tm "WireNameMgr"
)
)
on &30
)
*95 (Wire
uid 183,0
shape (OrthoPolyLine
uid 184,0
va (VaSet
vasetType 3
)
xt "6000,15000,7000,15000"
pts [
"6000,15000"
"7000,15000"
]
)
start &31
end &55
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 187,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 188,0
va (VaSet
isHidden 1
)
xt "3000,14000,10600,15000"
st "clr_address_count_i"
blo "3000,14800"
tm "WireNameMgr"
)
)
on &32
)
*96 (Wire
uid 228,0
shape (OrthoPolyLine
uid 229,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "10000,1000,25000,1000"
pts [
"10000,1000"
"25000,1000"
]
)
start &35
end &47
sat 4
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 234,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 235,0
va (VaSet
isHidden 1
)
xt "15000,0,17600,1000"
st "adc_dat"
blo "15000,800"
tm "WireNameMgr"
)
)
on &1
)
*97 (Wire
uid 269,0
shape (OrthoPolyLine
uid 270,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "59000,1000,61000,1000"
pts [
"59000,1000"
"61000,1000"
]
)
start &39
sat 4
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 275,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 276,0
va (VaSet
isHidden 1
)
xt "62000,0,70600,1000"
st "shifted_adc_coadd_en"
blo "62000,800"
tm "WireNameMgr"
)
)
on &3
)
*98 (Wire
uid 286,0
shape (OrthoPolyLine
uid 287,0
va (VaSet
vasetType 3
)
xt "10000,26000,11000,26000"
pts [
"10000,26000"
"11000,26000"
]
)
start &43
end &23
es 0
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 292,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 293,0
va (VaSet
isHidden 1
)
xt "6000,25000,15300,26000"
st "adc_coadd_en_4delay_o"
blo "6000,25800"
tm "WireNameMgr"
)
)
on &24
)
*99 (Wire
uid 294,0
shape (OrthoPolyLine
uid 295,0
va (VaSet
vasetType 3
)
xt "10000,25000,11000,25000"
pts [
"10000,25000"
"11000,25000"
]
)
start &43
end &21
es 0
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 300,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 301,0
va (VaSet
isHidden 1
)
xt "6000,24000,15300,25000"
st "adc_coadd_en_5delay_o"
blo "6000,24800"
tm "WireNameMgr"
)
)
on &22
)
*100 (Wire
uid 319,0
shape (OrthoPolyLine
uid 320,0
va (VaSet
vasetType 3
)
xt "19000,3000,25000,9000"
pts [
"19000,9000"
"19000,3000"
"25000,3000"
]
)
start &89
end &47
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 325,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 326,0
va (VaSet
isHidden 1
)
xt "23000,2000,24500,3000"
st "clk_i"
blo "23000,2800"
tm "WireNameMgr"
)
)
on &12
)
*101 (Wire
uid 335,0
shape (OrthoPolyLine
uid 336,0
va (VaSet
vasetType 3
)
xt "18000,2000,25000,8000"
pts [
"18000,8000"
"18000,2000"
"25000,2000"
]
)
start &86
end &47
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 341,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 342,0
va (VaSet
isHidden 1
)
xt "23000,1000,24500,2000"
st "rst_i"
blo "23000,1800"
tm "WireNameMgr"
)
)
on &10
)
*102 (Wire
uid 343,0
shape (OrthoPolyLine
uid 344,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "28000,0,40000,1000"
pts [
"28000,0"
"34000,0"
"34000,1000"
"40000,1000"
]
)
start &47
end &51
sat 4
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 349,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 350,0
va (VaSet
isHidden 1
)
xt "29000,-1000,36600,0"
st "samples_coadd_reg"
blo "29000,-200"
tm "WireNameMgr"
)
)
on &5
)
*103 (Wire
uid 368,0
shape (OrthoPolyLine
uid 369,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "43000,1000,44000,1000"
pts [
"43000,1000"
"44000,1000"
]
)
start &51
end &27
es 0
sat 2
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 374,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 375,0
va (VaSet
isHidden 1
)
xt "38000,0,46400,1000"
st "samples_coadd_reg_o"
blo "38000,800"
tm "WireNameMgr"
)
)
on &28
)
*104 (Wire
uid 393,0
shape (OrthoPolyLine
uid 394,0
va (VaSet
vasetType 3
)
xt "1000,9000,7000,17000"
pts [
"1000,9000"
"1000,17000"
"7000,17000"
]
)
start &88
end &55
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 399,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 400,0
va (VaSet
isHidden 1
)
xt "5000,16000,6500,17000"
st "clk_i"
blo "5000,16800"
tm "WireNameMgr"
)
)
on &12
)
*105 (Wire
uid 409,0
shape (OrthoPolyLine
uid 410,0
va (VaSet
vasetType 3
)
xt "0,8000,7000,16000"
pts [
"0,8000"
"0,16000"
"7000,16000"
]
)
start &85
end &55
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 415,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 416,0
va (VaSet
isHidden 1
)
xt "5000,15000,6500,16000"
st "rst_i"
blo "5000,15800"
tm "WireNameMgr"
)
)
on &10
)
*106 (Wire
uid 417,0
shape (OrthoPolyLine
uid 418,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "10000,14000,25000,15000"
pts [
"10000,14000"
"16000,14000"
"16000,15000"
"25000,15000"
]
)
start &55
end &59
sat 4
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 423,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 424,0
va (VaSet
isHidden 1
)
xt "11000,13000,12800,14000"
st "count"
blo "11000,13800"
tm "WireNameMgr"
)
)
on &7
)
*107 (Wire
uid 442,0
shape (OrthoPolyLine
uid 443,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "28000,15000,29000,15000"
pts [
"28000,15000"
"29000,15000"
]
)
start &59
end &17
es 0
sat 2
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 448,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 449,0
va (VaSet
isHidden 1
)
xt "24000,14000,30500,15000"
st "adc_offset_adr_o"
blo "24000,14800"
tm "WireNameMgr"
)
)
on &18
)
*108 (Wire
uid 450,0
shape (OrthoPolyLine
uid 451,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "28000,16000,29000,16000"
pts [
"28000,16000"
"29000,16000"
]
)
start &59
end &33
es 0
sat 2
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 456,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 457,0
va (VaSet
isHidden 1
)
xt "23000,15000,30500,16000"
st "coadd_write_addr_o"
blo "23000,15800"
tm "WireNameMgr"
)
)
on &34
)
]
LanguageMgr "VhdlLangMgr"
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *109 (PackageList
uid 523,0
stg "VerticalLayoutStrategy"
textVec [
*110 (Text
uid 524,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "1000,32000,6400,33000"
st "Package List"
blo "1000,32800"
)
*111 (MLText
uid 525,0
va (VaSet
isHidden 1
)
xt "1000,33000,11900,36000"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 526,0
stg "VerticalLayoutStrategy"
textVec [
*112 (Text
uid 527,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "21000,32000,29100,33000"
st "Compiler Directives"
blo "21000,32800"
)
*113 (Text
uid 528,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "21000,33000,30600,34000"
st "Pre-module directives:"
blo "21000,33800"
)
*114 (MLText
uid 529,0
va (VaSet
isHidden 1
)
xt "21000,34000,28500,36000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*115 (Text
uid 530,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "21000,36000,31100,37000"
st "Post-module directives:"
blo "21000,36800"
)
*116 (MLText
uid 531,0
va (VaSet
isHidden 1
)
xt "21000,32000,21000,32000"
tm "BdCompilerDirectivesTextMgr"
)
*117 (Text
uid 532,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "21000,37000,30900,38000"
st "End-module directives:"
blo "21000,37800"
)
*118 (MLText
uid 533,0
va (VaSet
isHidden 1
)
xt "21000,38000,21000,38000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,895,750"
viewArea "-6500,-1000,96000,45000"
cachedDiagramExtent "0,0,0,0"
pageBreakOrigin "0,0"
lastUid 533,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,1600,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3400,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*119 (Text
va (VaSet
font "Arial,8,1"
)
xt "2400,3500,5600,4500"
st "<library>"
blo "2400,4300"
tm "BdLibraryNameMgr"
)
*120 (Text
va (VaSet
font "Arial,8,1"
)
xt "2400,4500,5400,5500"
st "<block>"
blo "2400,5300"
tm "BlkNameMgr"
)
*121 (Text
va (VaSet
font "Arial,8,1"
)
xt "2400,5500,3000,6500"
st "I0"
blo "2400,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2400,13500,2400,13500"
)
header ""
)
elements [
]
)
gi *122 (BdGenericInterface
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "8000,0,8000,0"
)
header "Generic Declarations"
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*123 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3050,4500"
st "Library"
blo "550,4300"
)
*124 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*125 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,1150,6500"
st "I0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*126 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3400,4500"
st "Library"
blo "900,4300"
)
*127 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
)
*128 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,1500,6500"
st "I0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*129 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3000,4500"
st "Library"
blo "500,4300"
)
*130 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*131 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,1100,6500"
st "I0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*132 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2550,4500"
st "Library"
blo "50,4300"
)
*133 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*134 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,650,6500"
st "I0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
textGroup (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*135 (Text
va (VaSet
font "Arial,8,1"
)
xt "3350,4000,4650,5000"
st "eb1"
blo "3350,4800"
tm "HdlTextNameMgr"
)
*136 (Text
va (VaSet
font "Arial,8,1"
)
xt "3350,5000,3750,6000"
st "1"
blo "3350,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,1600,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-300,-500,300,500"
st "G"
blo "-300,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1500,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2000,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineStyle 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,2600,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,600,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
)
xt "350,250,750,1250"
st "1"
blo "350,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*137 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*138 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
)
xt "350,250,750,1250"
st "1"
blo "350,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*139 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*140 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
n "Port"
t ""
o 0
r 0
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
n "Port"
t ""
m 3
o 0
r 0
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "14000,32000,19400,33000"
st "Declarations"
blo "14000,32800"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "14000,33000,16300,34000"
st "Ports:"
blo "14000,33800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "14000,44400,17400,45400"
st "Pre User:"
blo "14000,45200"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "14000,32000,14000,32000"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "14000,45400,21100,46400"
st "Diagram Signals:"
blo "14000,46200"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "14000,56000,18700,57000"
st "Post User:"
blo "14000,56800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "14000,32000,14000,32000"
tm "BdDeclarativeTextMgr"
)
)
ordering 1
)
