
TrafficControl.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000038  00800100  00002a7e  00002b12  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002a7e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000002d2  00800138  00800138  00002b4a  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00002b4a  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00002ba8  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000af0  00000000  00000000  00002be8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0001ff1f  00000000  00000000  000036d8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00004fe6  00000000  00000000  000235f7  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00006e2c  00000000  00000000  000285dd  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000022e4  00000000  00000000  0002f40c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00006cc3  00000000  00000000  000316f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000cb2f  00000000  00000000  000383b3  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000b10  00000000  00000000  00044ee2  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 c4 00 	jmp	0x188	; 0x188 <__dtors_end>
       4:	0c 94 ec 00 	jmp	0x1d8	; 0x1d8 <__bad_interrupt>
       8:	0c 94 ec 00 	jmp	0x1d8	; 0x1d8 <__bad_interrupt>
       c:	0c 94 ec 00 	jmp	0x1d8	; 0x1d8 <__bad_interrupt>
      10:	0c 94 ec 00 	jmp	0x1d8	; 0x1d8 <__bad_interrupt>
      14:	0c 94 ec 00 	jmp	0x1d8	; 0x1d8 <__bad_interrupt>
      18:	0c 94 ec 00 	jmp	0x1d8	; 0x1d8 <__bad_interrupt>
      1c:	0c 94 ec 00 	jmp	0x1d8	; 0x1d8 <__bad_interrupt>
      20:	0c 94 ec 00 	jmp	0x1d8	; 0x1d8 <__bad_interrupt>
      24:	0c 94 1a 05 	jmp	0xa34	; 0xa34 <__vector_9>
      28:	0c 94 46 08 	jmp	0x108c	; 0x108c <__vector_10>
      2c:	0c 94 78 08 	jmp	0x10f0	; 0x10f0 <__vector_11>
      30:	0c 94 ec 00 	jmp	0x1d8	; 0x1d8 <__bad_interrupt>
      34:	0c 94 ec 00 	jmp	0x1d8	; 0x1d8 <__bad_interrupt>
      38:	0c 94 ec 00 	jmp	0x1d8	; 0x1d8 <__bad_interrupt>
      3c:	0c 94 ec 00 	jmp	0x1d8	; 0x1d8 <__bad_interrupt>
      40:	0c 94 43 0f 	jmp	0x1e86	; 0x1e86 <__vector_16>
      44:	0c 94 ec 00 	jmp	0x1d8	; 0x1d8 <__bad_interrupt>
      48:	0c 94 61 0e 	jmp	0x1cc2	; 0x1cc2 <__vector_18>
      4c:	0c 94 93 0e 	jmp	0x1d26	; 0x1d26 <__vector_19>
      50:	0c 94 ec 00 	jmp	0x1d8	; 0x1d8 <__bad_interrupt>
      54:	0c 94 ec 00 	jmp	0x1d8	; 0x1d8 <__bad_interrupt>
      58:	0c 94 ec 00 	jmp	0x1d8	; 0x1d8 <__bad_interrupt>
      5c:	0c 94 ec 00 	jmp	0x1d8	; 0x1d8 <__bad_interrupt>
      60:	0c 94 ec 00 	jmp	0x1d8	; 0x1d8 <__bad_interrupt>
      64:	0c 94 ec 00 	jmp	0x1d8	; 0x1d8 <__bad_interrupt>
      68:	0c 94 ec 00 	jmp	0x1d8	; 0x1d8 <__bad_interrupt>
      6c:	0c 94 ec 00 	jmp	0x1d8	; 0x1d8 <__bad_interrupt>
      70:	0c 94 ec 00 	jmp	0x1d8	; 0x1d8 <__bad_interrupt>
      74:	0c 94 ec 00 	jmp	0x1d8	; 0x1d8 <__bad_interrupt>
      78:	0c 94 ec 00 	jmp	0x1d8	; 0x1d8 <__bad_interrupt>
      7c:	0c 94 ec 00 	jmp	0x1d8	; 0x1d8 <__bad_interrupt>
      80:	0c 94 ec 00 	jmp	0x1d8	; 0x1d8 <__bad_interrupt>
      84:	0c 94 ec 00 	jmp	0x1d8	; 0x1d8 <__bad_interrupt>
      88:	0c 94 ec 00 	jmp	0x1d8	; 0x1d8 <__bad_interrupt>
      8c:	0c 94 ec 00 	jmp	0x1d8	; 0x1d8 <__bad_interrupt>
      90:	0c 94 ec 00 	jmp	0x1d8	; 0x1d8 <__bad_interrupt>
      94:	0c 94 ec 00 	jmp	0x1d8	; 0x1d8 <__bad_interrupt>
      98:	0c 94 ec 00 	jmp	0x1d8	; 0x1d8 <__bad_interrupt>
      9c:	0c 94 ec 00 	jmp	0x1d8	; 0x1d8 <__bad_interrupt>
      a0:	0c 94 ec 00 	jmp	0x1d8	; 0x1d8 <__bad_interrupt>
      a4:	0c 94 ec 00 	jmp	0x1d8	; 0x1d8 <__bad_interrupt>
      a8:	0c 94 ec 00 	jmp	0x1d8	; 0x1d8 <__bad_interrupt>
      ac:	0c 94 ec 00 	jmp	0x1d8	; 0x1d8 <__bad_interrupt>
      b0:	0c 94 ec 00 	jmp	0x1d8	; 0x1d8 <__bad_interrupt>
      b4:	24 10       	cpse	r2, r4
      b6:	27 10       	cpse	r2, r7
      b8:	1a 10       	cpse	r1, r10
      ba:	1e 10       	cpse	r1, r14
      bc:	48 10       	cpse	r4, r8
      be:	48 10       	cpse	r4, r8
      c0:	2b 10       	cpse	r2, r11
      c2:	2f 10       	cpse	r2, r15
      c4:	35 10       	cpse	r3, r5
      c6:	39 10       	cpse	r3, r9
      c8:	48 10       	cpse	r4, r8
      ca:	3f 10       	cpse	r3, r15
      cc:	43 10       	cpse	r4, r3

000000ce <__trampolines_end>:
      ce:	63 6f       	ori	r22, 0xF3	; 243
      d0:	6d 6d       	ori	r22, 0xDD	; 221
      d2:	3a 20       	and	r3, r10
      d4:	75 6e       	ori	r23, 0xE5	; 229
      d6:	64 65       	ori	r22, 0x54	; 84
      d8:	66 69       	ori	r22, 0x96	; 150
      da:	6e 65       	ori	r22, 0x5E	; 94
      dc:	64 20       	and	r6, r4
      de:	63 6f       	ori	r22, 0xF3	; 243
      e0:	6d 6d       	ori	r22, 0xDD	; 221
      e2:	61 6e       	ori	r22, 0xE1	; 225
      e4:	64 0a       	sbc	r6, r20
	...

000000e7 <_ZZN4UART4readEvE3__c_0>:
      e7:	63 6f 6d 6d 3a 20 25 73 0a 00                       comm: %s..

000000f1 <_ZZN4UART4readEvE3__c>:
      f1:	63 6f 6d 6d 3a 20 62 75 66 66 65 72 20 6f 76 65     comm: buffer ove
     101:	72 66 6c 6f 77 0a 00                                rflow..

00000108 <_ZZ5setupE3__c_0>:
     108:	49 6e 69 74 69 61 6c 69 7a 69 6e 67 20 49 4e 41     Initializing INA
     118:	32 31 39 2e 2e 2e 0a 00                             219.....

00000120 <_ZZ5setupE3__c>:
     120:	54 65 73 74 20 42 6f 61 72 64 20 25 64 0a 00        Test Board %d..

0000012f <digital_pin_to_timer_PGM>:
     12f:	00 00 00 08 00 02 01 00 00 03 04 07 00 00 00 00     ................
     13f:	00 00 00 00                                         ....

00000143 <digital_pin_to_bit_mask_PGM>:
     143:	01 02 04 08 10 20 40 80 01 02 04 08 10 20 01 02     ..... @...... ..
     153:	04 08 10 20                                         ... 

00000157 <digital_pin_to_port_PGM>:
     157:	04 04 04 04 04 04 04 04 02 02 02 02 02 02 03 03     ................
     167:	03 03 03 03                                         ....

0000016b <port_to_output_PGM>:
     16b:	00 00 00 00 25 00 28 00 2b 00                       ....%.(.+.

00000175 <port_to_mode_PGM>:
     175:	00 00 00 00 24 00 27 00 2a 00 00                    ....$.'.*..

00000180 <__ctors_start>:
     180:	ea 0a       	sbc	r14, r26
     182:	10 0d       	add	r17, r0
     184:	c3 0e       	add	r12, r19

00000186 <__ctors_end>:
     186:	fb 0a       	sbc	r15, r27

00000188 <__dtors_end>:
     188:	11 24       	eor	r1, r1
     18a:	1f be       	out	0x3f, r1	; 63
     18c:	cf ef       	ldi	r28, 0xFF	; 255
     18e:	d8 e0       	ldi	r29, 0x08	; 8
     190:	de bf       	out	0x3e, r29	; 62
     192:	cd bf       	out	0x3d, r28	; 61

00000194 <__do_copy_data>:
     194:	11 e0       	ldi	r17, 0x01	; 1
     196:	a0 e0       	ldi	r26, 0x00	; 0
     198:	b1 e0       	ldi	r27, 0x01	; 1
     19a:	ee e7       	ldi	r30, 0x7E	; 126
     19c:	fa e2       	ldi	r31, 0x2A	; 42
     19e:	02 c0       	rjmp	.+4      	; 0x1a4 <__do_copy_data+0x10>
     1a0:	05 90       	lpm	r0, Z+
     1a2:	0d 92       	st	X+, r0
     1a4:	a8 33       	cpi	r26, 0x38	; 56
     1a6:	b1 07       	cpc	r27, r17
     1a8:	d9 f7       	brne	.-10     	; 0x1a0 <__do_copy_data+0xc>

000001aa <__do_clear_bss>:
     1aa:	24 e0       	ldi	r18, 0x04	; 4
     1ac:	a8 e3       	ldi	r26, 0x38	; 56
     1ae:	b1 e0       	ldi	r27, 0x01	; 1
     1b0:	01 c0       	rjmp	.+2      	; 0x1b4 <.do_clear_bss_start>

000001b2 <.do_clear_bss_loop>:
     1b2:	1d 92       	st	X+, r1

000001b4 <.do_clear_bss_start>:
     1b4:	aa 30       	cpi	r26, 0x0A	; 10
     1b6:	b2 07       	cpc	r27, r18
     1b8:	e1 f7       	brne	.-8      	; 0x1b2 <.do_clear_bss_loop>

000001ba <__do_global_ctors>:
     1ba:	10 e0       	ldi	r17, 0x00	; 0
     1bc:	c3 ec       	ldi	r28, 0xC3	; 195
     1be:	d0 e0       	ldi	r29, 0x00	; 0
     1c0:	04 c0       	rjmp	.+8      	; 0x1ca <__do_global_ctors+0x10>
     1c2:	21 97       	sbiw	r28, 0x01	; 1
     1c4:	fe 01       	movw	r30, r28
     1c6:	0e 94 d6 10 	call	0x21ac	; 0x21ac <__tablejump2__>
     1ca:	c0 3c       	cpi	r28, 0xC0	; 192
     1cc:	d1 07       	cpc	r29, r17
     1ce:	c9 f7       	brne	.-14     	; 0x1c2 <__do_global_ctors+0x8>
     1d0:	0e 94 f1 0e 	call	0x1de2	; 0x1de2 <main>
     1d4:	0c 94 32 15 	jmp	0x2a64	; 0x2a64 <__do_global_dtors>

000001d8 <__bad_interrupt>:
     1d8:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001dc <_ZN23Adafruit_BusIO_RegisterC1EP18Adafruit_I2CDevicejhhh>:
  _genericdevice = genericdevice;
  _addrwidth = address_width;
  _address = reg_addr;
  _byteorder = byteorder;
  _width = width;
}
     1dc:	ef 92       	push	r14
     1de:	0f 93       	push	r16
     1e0:	fc 01       	movw	r30, r24
     1e2:	10 8a       	std	Z+16, r1	; 0x10
     1e4:	11 8a       	std	Z+17, r1	; 0x11
     1e6:	12 8a       	std	Z+18, r1	; 0x12
     1e8:	13 8a       	std	Z+19, r1	; 0x13
     1ea:	71 83       	std	Z+1, r23	; 0x01
     1ec:	60 83       	st	Z, r22
     1ee:	13 82       	std	Z+3, r1	; 0x03
     1f0:	12 82       	std	Z+2, r1	; 0x02
     1f2:	e2 86       	std	Z+10, r14	; 0x0a
     1f4:	50 87       	std	Z+8, r21	; 0x08
     1f6:	47 83       	std	Z+7, r20	; 0x07
     1f8:	03 87       	std	Z+11, r16	; 0x0b
     1fa:	21 87       	std	Z+9, r18	; 0x09
     1fc:	0f 91       	pop	r16
     1fe:	ef 90       	pop	r14
     200:	08 95       	ret

00000202 <_ZN23Adafruit_BusIO_Register5writeEPhh>:
 *    @param  buffer Pointer to data to write
 *    @param  len Number of bytes to write
 *    @return True on successful write (only really useful for I2C as SPI is
 * uncheckable)
 */
bool Adafruit_BusIO_Register::write(uint8_t *buffer, uint8_t len) {
     202:	ef 92       	push	r14
     204:	ff 92       	push	r15
     206:	0f 93       	push	r16
     208:	1f 93       	push	r17
     20a:	cf 93       	push	r28
     20c:	df 93       	push	r29
     20e:	00 d0       	rcall	.+0      	; 0x210 <_ZN23Adafruit_BusIO_Register5writeEPhh+0xe>
     210:	cd b7       	in	r28, 0x3d	; 61
     212:	de b7       	in	r29, 0x3e	; 62
     214:	dc 01       	movw	r26, r24
  uint8_t addrbuffer[2] = {(uint8_t)(_address & 0xFF),
     216:	17 96       	adiw	r26, 0x07	; 7
     218:	9c 91       	ld	r25, X
     21a:	17 97       	sbiw	r26, 0x07	; 7
     21c:	18 96       	adiw	r26, 0x08	; 8
     21e:	2c 91       	ld	r18, X
     220:	18 97       	sbiw	r26, 0x08	; 8
                           (uint8_t)(_address >> 8)};
     222:	99 83       	std	Y+1, r25	; 0x01
     224:	2a 83       	std	Y+2, r18	; 0x02
  if (_i2cdevice) {
     226:	ed 91       	ld	r30, X+
     228:	fc 91       	ld	r31, X
     22a:	11 97       	sbiw	r26, 0x01	; 1
     22c:	30 97       	sbiw	r30, 0x00	; 0
     22e:	61 f0       	breq	.+24     	; 0x248 <_ZN23Adafruit_BusIO_Register5writeEPhh+0x46>
    return _i2cdevice->write(buffer, len, true, addrbuffer, _addrwidth);
     230:	1a 96       	adiw	r26, 0x0a	; 10
     232:	ec 90       	ld	r14, X
     234:	f1 2c       	mov	r15, r1
     236:	50 e0       	ldi	r21, 0x00	; 0
     238:	8e 01       	movw	r16, r28
     23a:	0f 5f       	subi	r16, 0xFF	; 255
     23c:	1f 4f       	sbci	r17, 0xFF	; 255
     23e:	21 e0       	ldi	r18, 0x01	; 1
     240:	cf 01       	movw	r24, r30
     242:	0e 94 b0 01 	call	0x360	; 0x360 <_ZN18Adafruit_I2CDevice5writeEPKhjbS1_j>
     246:	3c c0       	rjmp	.+120    	; 0x2c0 <_ZN23Adafruit_BusIO_Register5writeEPhh+0xbe>
  }
  if (_spidevice) {
     248:	12 96       	adiw	r26, 0x02	; 2
     24a:	ed 91       	ld	r30, X+
     24c:	fc 91       	ld	r31, X
     24e:	13 97       	sbiw	r26, 0x03	; 3
     250:	30 97       	sbiw	r30, 0x00	; 0
     252:	21 f1       	breq	.+72     	; 0x29c <_ZN23Adafruit_BusIO_Register5writeEPhh+0x9a>
    if (_spiregtype == ADDRESSED_OPCODE_BIT0_LOW_TO_WRITE) {
     254:	16 96       	adiw	r26, 0x06	; 6
     256:	8c 91       	ld	r24, X
     258:	16 97       	sbiw	r26, 0x06	; 6
     25a:	1a 96       	adiw	r26, 0x0a	; 10
     25c:	0c 91       	ld	r16, X
     25e:	50 e0       	ldi	r21, 0x00	; 0
     260:	83 30       	cpi	r24, 0x03	; 3
     262:	39 f4       	brne	.+14     	; 0x272 <_ZN23Adafruit_BusIO_Register5writeEPhh+0x70>
      // very special case!
      // pass the special opcode address which we set as the high byte of the
      // regaddr
      addrbuffer[0] =
          (uint8_t)(_address >> 8) & ~0x01; // set bottom bit low to write
     264:	2e 7f       	andi	r18, 0xFE	; 254
     266:	29 83       	std	Y+1, r18	; 0x01
      // the 'actual' reg addr is the second byte then
      addrbuffer[1] = (uint8_t)(_address & 0xFF);
     268:	9a 83       	std	Y+2, r25	; 0x02
      // the address appears to be a byte longer
      return _spidevice->write(buffer, len, addrbuffer, _addrwidth + 1);
     26a:	10 e0       	ldi	r17, 0x00	; 0
     26c:	0f 5f       	subi	r16, 0xFF	; 255
     26e:	1f 4f       	sbci	r17, 0xFF	; 255
     270:	0e c0       	rjmp	.+28     	; 0x28e <_ZN23Adafruit_BusIO_Register5writeEPhh+0x8c>
    }
    if (_spiregtype == ADDRBIT8_HIGH_TOREAD) {
     272:	81 11       	cpse	r24, r1
     274:	02 c0       	rjmp	.+4      	; 0x27a <_ZN23Adafruit_BusIO_Register5writeEPhh+0x78>
      addrbuffer[0] &= ~0x80;
     276:	9f 77       	andi	r25, 0x7F	; 127
     278:	08 c0       	rjmp	.+16     	; 0x28a <_ZN23Adafruit_BusIO_Register5writeEPhh+0x88>
    }
    if (_spiregtype == ADDRBIT8_HIGH_TOWRITE) {
     27a:	82 30       	cpi	r24, 0x02	; 2
     27c:	11 f4       	brne	.+4      	; 0x282 <_ZN23Adafruit_BusIO_Register5writeEPhh+0x80>
      addrbuffer[0] |= 0x80;
     27e:	90 68       	ori	r25, 0x80	; 128
     280:	04 c0       	rjmp	.+8      	; 0x28a <_ZN23Adafruit_BusIO_Register5writeEPhh+0x88>
    }
    if (_spiregtype == AD8_HIGH_TOREAD_AD7_HIGH_TOINC) {
     282:	81 30       	cpi	r24, 0x01	; 1
     284:	19 f4       	brne	.+6      	; 0x28c <_ZN23Adafruit_BusIO_Register5writeEPhh+0x8a>
      addrbuffer[0] &= ~0x80;
      addrbuffer[0] |= 0x40;
     286:	9f 77       	andi	r25, 0x7F	; 127
     288:	90 64       	ori	r25, 0x40	; 64
     28a:	99 83       	std	Y+1, r25	; 0x01
    }
    return _spidevice->write(buffer, len, addrbuffer, _addrwidth);
     28c:	10 e0       	ldi	r17, 0x00	; 0
     28e:	9e 01       	movw	r18, r28
     290:	2f 5f       	subi	r18, 0xFF	; 255
     292:	3f 4f       	sbci	r19, 0xFF	; 255
     294:	cf 01       	movw	r24, r30
     296:	0e 94 c8 03 	call	0x790	; 0x790 <_ZN18Adafruit_SPIDevice5writeEPKhjS1_j>
     29a:	12 c0       	rjmp	.+36     	; 0x2c0 <_ZN23Adafruit_BusIO_Register5writeEPhh+0xbe>
  }
  if (_genericdevice) {
     29c:	14 96       	adiw	r26, 0x04	; 4
     29e:	8d 91       	ld	r24, X+
     2a0:	9c 91       	ld	r25, X
     2a2:	15 97       	sbiw	r26, 0x05	; 5
     2a4:	00 97       	sbiw	r24, 0x00	; 0
     2a6:	59 f0       	breq	.+22     	; 0x2be <_ZN23Adafruit_BusIO_Register5writeEPhh+0xbc>
    return _genericdevice->writeRegister(addrbuffer, _addrwidth, buffer, len);
     2a8:	04 2f       	mov	r16, r20
     2aa:	10 e0       	ldi	r17, 0x00	; 0
     2ac:	9b 01       	movw	r18, r22
     2ae:	1a 96       	adiw	r26, 0x0a	; 10
     2b0:	4c 91       	ld	r20, X
     2b2:	be 01       	movw	r22, r28
     2b4:	6f 5f       	subi	r22, 0xFF	; 255
     2b6:	7f 4f       	sbci	r23, 0xFF	; 255
     2b8:	0e 94 98 01 	call	0x330	; 0x330 <_ZN22Adafruit_GenericDevice13writeRegisterEPhhPKhj>
     2bc:	01 c0       	rjmp	.+2      	; 0x2c0 <_ZN23Adafruit_BusIO_Register5writeEPhh+0xbe>
  }
  return false;
     2be:	80 e0       	ldi	r24, 0x00	; 0
}
     2c0:	0f 90       	pop	r0
     2c2:	0f 90       	pop	r0
     2c4:	df 91       	pop	r29
     2c6:	cf 91       	pop	r28
     2c8:	1f 91       	pop	r17
     2ca:	0f 91       	pop	r16
     2cc:	ff 90       	pop	r15
     2ce:	ef 90       	pop	r14
     2d0:	08 95       	ret

000002d2 <_ZN23Adafruit_BusIO_Register5writeEmh>:
 *    @param  value Data to write
 *    @param  numbytes How many bytes from 'value' to write
 *    @return True on successful write (only really useful for I2C as SPI is
 * uncheckable)
 */
bool Adafruit_BusIO_Register::write(uint32_t value, uint8_t numbytes) {
     2d2:	cf 93       	push	r28
     2d4:	df 93       	push	r29
  if (numbytes == 0) {
     2d6:	21 11       	cpse	r18, r1
     2d8:	02 c0       	rjmp	.+4      	; 0x2de <_ZN23Adafruit_BusIO_Register5writeEmh+0xc>
    numbytes = _width;
     2da:	ec 01       	movw	r28, r24
     2dc:	29 85       	ldd	r18, Y+9	; 0x09
  }
  if (numbytes > 4) {
     2de:	25 30       	cpi	r18, 0x05	; 5
     2e0:	18 f5       	brcc	.+70     	; 0x328 <_ZN23Adafruit_BusIO_Register5writeEmh+0x56>
    return false;
  }

  // store a copy
  _cached = value;
     2e2:	fc 01       	movw	r30, r24
     2e4:	40 8b       	std	Z+16, r20	; 0x10
     2e6:	51 8b       	std	Z+17, r21	; 0x11
     2e8:	62 8b       	std	Z+18, r22	; 0x12
     2ea:	73 8b       	std	Z+19, r23	; 0x13
     2ec:	e2 0f       	add	r30, r18
     2ee:	f1 1d       	adc	r31, r1
     2f0:	dc 01       	movw	r26, r24

  for (int i = 0; i < numbytes; i++) {
     2f2:	8e 17       	cp	r24, r30
     2f4:	9f 07       	cpc	r25, r31
     2f6:	81 f0       	breq	.+32     	; 0x318 <_ZN23Adafruit_BusIO_Register5writeEmh+0x46>
    if (_byteorder == LSBFIRST) {
     2f8:	ec 01       	movw	r28, r24
     2fa:	3b 85       	ldd	r19, Y+11	; 0x0b
     2fc:	31 11       	cpse	r19, r1
     2fe:	04 c0       	rjmp	.+8      	; 0x308 <_ZN23Adafruit_BusIO_Register5writeEmh+0x36>
      _buffer[i] = value & 0xFF;
     300:	1c 96       	adiw	r26, 0x0c	; 12
     302:	4c 93       	st	X, r20
     304:	1c 97       	sbiw	r26, 0x0c	; 12
     306:	01 c0       	rjmp	.+2      	; 0x30a <_ZN23Adafruit_BusIO_Register5writeEmh+0x38>
    } else {
      _buffer[numbytes - i - 1] = value & 0xFF;
     308:	43 87       	std	Z+11, r20	; 0x0b
    }
    value >>= 8;
     30a:	45 2f       	mov	r20, r21
     30c:	56 2f       	mov	r21, r22
     30e:	67 2f       	mov	r22, r23
     310:	77 27       	eor	r23, r23
     312:	11 96       	adiw	r26, 0x01	; 1
     314:	31 97       	sbiw	r30, 0x01	; 1
  }

  // store a copy
  _cached = value;

  for (int i = 0; i < numbytes; i++) {
     316:	ed cf       	rjmp	.-38     	; 0x2f2 <_ZN23Adafruit_BusIO_Register5writeEmh+0x20>
    } else {
      _buffer[numbytes - i - 1] = value & 0xFF;
    }
    value >>= 8;
  }
  return write(_buffer, numbytes);
     318:	bc 01       	movw	r22, r24
     31a:	64 5f       	subi	r22, 0xF4	; 244
     31c:	7f 4f       	sbci	r23, 0xFF	; 255
     31e:	42 2f       	mov	r20, r18
}
     320:	df 91       	pop	r29
     322:	cf 91       	pop	r28
    } else {
      _buffer[numbytes - i - 1] = value & 0xFF;
    }
    value >>= 8;
  }
  return write(_buffer, numbytes);
     324:	0c 94 01 01 	jmp	0x202	; 0x202 <_ZN23Adafruit_BusIO_Register5writeEPhh>
}
     328:	80 e0       	ldi	r24, 0x00	; 0
     32a:	df 91       	pop	r29
     32c:	cf 91       	pop	r28
     32e:	08 95       	ret

00000330 <_ZN22Adafruit_GenericDevice13writeRegisterEPhhPKhj>:
   @param buf Buffer containing data to write
   @param bufsiz Size of data to write in bytes
   @return true if write was successful, otherwise false */
bool Adafruit_GenericDevice::writeRegister(uint8_t *addr_buf, uint8_t addrsiz,
                                           const uint8_t *buf,
                                           uint16_t bufsiz) {
     330:	0f 93       	push	r16
     332:	1f 93       	push	r17
     334:	dc 01       	movw	r26, r24
  if (!_begun || !_writereg_func)
     336:	18 96       	adiw	r26, 0x08	; 8
     338:	8c 91       	ld	r24, X
     33a:	18 97       	sbiw	r26, 0x08	; 8
     33c:	88 23       	and	r24, r24
     33e:	69 f0       	breq	.+26     	; 0x35a <_ZN22Adafruit_GenericDevice13writeRegisterEPhhPKhj+0x2a>
     340:	16 96       	adiw	r26, 0x06	; 6
     342:	ed 91       	ld	r30, X+
     344:	fc 91       	ld	r31, X
     346:	17 97       	sbiw	r26, 0x07	; 7
     348:	30 97       	sbiw	r30, 0x00	; 0
     34a:	31 f0       	breq	.+12     	; 0x358 <_ZN22Adafruit_GenericDevice13writeRegisterEPhhPKhj+0x28>
    return false;
  return _writereg_func(_obj, addr_buf, addrsiz, buf, bufsiz);
     34c:	19 96       	adiw	r26, 0x09	; 9
     34e:	8d 91       	ld	r24, X+
     350:	9c 91       	ld	r25, X
     352:	1a 97       	sbiw	r26, 0x0a	; 10
     354:	09 95       	icall
     356:	01 c0       	rjmp	.+2      	; 0x35a <_ZN22Adafruit_GenericDevice13writeRegisterEPhhPKhj+0x2a>
   @return true if write was successful, otherwise false */
bool Adafruit_GenericDevice::writeRegister(uint8_t *addr_buf, uint8_t addrsiz,
                                           const uint8_t *buf,
                                           uint16_t bufsiz) {
  if (!_begun || !_writereg_func)
    return false;
     358:	80 e0       	ldi	r24, 0x00	; 0
  return _writereg_func(_obj, addr_buf, addrsiz, buf, bufsiz);
}
     35a:	1f 91       	pop	r17
     35c:	0f 91       	pop	r16
     35e:	08 95       	ret

00000360 <_ZN18Adafruit_I2CDevice5writeEPKhjbS1_j>:
 *    @param  stop Whether to send an I2C STOP signal on write
 *    @return True if write was successful, otherwise false.
 */
bool Adafruit_I2CDevice::write(const uint8_t *buffer, size_t len, bool stop,
                               const uint8_t *prefix_buffer,
                               size_t prefix_len) {
     360:	8f 92       	push	r8
     362:	9f 92       	push	r9
     364:	bf 92       	push	r11
     366:	cf 92       	push	r12
     368:	df 92       	push	r13
     36a:	ef 92       	push	r14
     36c:	ff 92       	push	r15
     36e:	0f 93       	push	r16
     370:	1f 93       	push	r17
     372:	cf 93       	push	r28
     374:	df 93       	push	r29
  if ((len + prefix_len) > maxBufferSize()) {
     376:	da 01       	movw	r26, r20
     378:	ae 0d       	add	r26, r14
     37a:	bf 1d       	adc	r27, r15
     37c:	ec 01       	movw	r28, r24
     37e:	ec 81       	ldd	r30, Y+4	; 0x04
     380:	fd 81       	ldd	r31, Y+5	; 0x05
     382:	ea 17       	cp	r30, r26
     384:	fb 07       	cpc	r31, r27
     386:	a0 f1       	brcs	.+104    	; 0x3f0 <_ZN18Adafruit_I2CDevice5writeEPKhjbS1_j+0x90>
     388:	b2 2e       	mov	r11, r18
     38a:	6a 01       	movw	r12, r20
     38c:	4b 01       	movw	r8, r22
     38e:	ec 01       	movw	r28, r24
    DEBUG_SERIAL.println(F("\tI2CDevice could not write such a large buffer"));
#endif
    return false;
  }

  _wire->beginTransmission(_addr);
     390:	68 81       	ld	r22, Y
     392:	89 81       	ldd	r24, Y+1	; 0x01
     394:	9a 81       	ldd	r25, Y+2	; 0x02
     396:	0e 94 f3 0c 	call	0x19e6	; 0x19e6 <_ZN7TwoWire17beginTransmissionEh>

  // Write the prefix data (usually an address)
  if ((prefix_len != 0) && (prefix_buffer != nullptr)) {
     39a:	e1 14       	cp	r14, r1
     39c:	f1 04       	cpc	r15, r1
     39e:	79 f4       	brne	.+30     	; 0x3be <_ZN18Adafruit_I2CDevice5writeEPKhjbS1_j+0x5e>
      return false;
    }
  }

  // Write the data itself
  if (_wire->write(buffer, len) != len) {
     3a0:	89 81       	ldd	r24, Y+1	; 0x01
     3a2:	9a 81       	ldd	r25, Y+2	; 0x02
     3a4:	dc 01       	movw	r26, r24
     3a6:	ed 91       	ld	r30, X+
     3a8:	fc 91       	ld	r31, X
     3aa:	02 80       	ldd	r0, Z+2	; 0x02
     3ac:	f3 81       	ldd	r31, Z+3	; 0x03
     3ae:	e0 2d       	mov	r30, r0
     3b0:	a6 01       	movw	r20, r12
     3b2:	b4 01       	movw	r22, r8
     3b4:	09 95       	icall
     3b6:	c8 16       	cp	r12, r24
     3b8:	d9 06       	cpc	r13, r25
     3ba:	d1 f4       	brne	.+52     	; 0x3f0 <_ZN18Adafruit_I2CDevice5writeEPKhjbS1_j+0x90>
     3bc:	12 c0       	rjmp	.+36     	; 0x3e2 <_ZN18Adafruit_I2CDevice5writeEPKhjbS1_j+0x82>
  }

  _wire->beginTransmission(_addr);

  // Write the prefix data (usually an address)
  if ((prefix_len != 0) && (prefix_buffer != nullptr)) {
     3be:	01 15       	cp	r16, r1
     3c0:	11 05       	cpc	r17, r1
     3c2:	71 f3       	breq	.-36     	; 0x3a0 <_ZN18Adafruit_I2CDevice5writeEPKhjbS1_j+0x40>
    if (_wire->write(prefix_buffer, prefix_len) != prefix_len) {
     3c4:	89 81       	ldd	r24, Y+1	; 0x01
     3c6:	9a 81       	ldd	r25, Y+2	; 0x02
     3c8:	dc 01       	movw	r26, r24
     3ca:	ed 91       	ld	r30, X+
     3cc:	fc 91       	ld	r31, X
     3ce:	02 80       	ldd	r0, Z+2	; 0x02
     3d0:	f3 81       	ldd	r31, Z+3	; 0x03
     3d2:	e0 2d       	mov	r30, r0
     3d4:	a7 01       	movw	r20, r14
     3d6:	b8 01       	movw	r22, r16
     3d8:	09 95       	icall
     3da:	e8 16       	cp	r14, r24
     3dc:	f9 06       	cpc	r15, r25
     3de:	41 f4       	brne	.+16     	; 0x3f0 <_ZN18Adafruit_I2CDevice5writeEPKhjbS1_j+0x90>
     3e0:	df cf       	rjmp	.-66     	; 0x3a0 <_ZN18Adafruit_I2CDevice5writeEPKhjbS1_j+0x40>
  if (stop) {
    DEBUG_SERIAL.print("\tSTOP");
  }
#endif

  if (_wire->endTransmission(stop) == 0) {
     3e2:	6b 2d       	mov	r22, r11
     3e4:	89 81       	ldd	r24, Y+1	; 0x01
     3e6:	9a 81       	ldd	r25, Y+2	; 0x02
     3e8:	0e 94 fd 0c 	call	0x19fa	; 0x19fa <_ZN7TwoWire15endTransmissionEh>
     3ec:	91 e0       	ldi	r25, 0x01	; 1
     3ee:	81 11       	cpse	r24, r1
     3f0:	90 e0       	ldi	r25, 0x00	; 0
#ifdef DEBUG_SERIAL
    DEBUG_SERIAL.println("\tFailed to send!");
#endif
    return false;
  }
}
     3f2:	89 2f       	mov	r24, r25
     3f4:	df 91       	pop	r29
     3f6:	cf 91       	pop	r28
     3f8:	1f 91       	pop	r17
     3fa:	0f 91       	pop	r16
     3fc:	ff 90       	pop	r15
     3fe:	ef 90       	pop	r14
     400:	df 90       	pop	r13
     402:	cf 90       	pop	r12
     404:	bf 90       	pop	r11
     406:	9f 90       	pop	r9
     408:	8f 90       	pop	r8
     40a:	08 95       	ret

0000040c <_ZN15Adafruit_INA219C1Eh>:
 */
float Adafruit_INA219::getPower_mW() {
  float valueDec = getPower_raw();
  valueDec *= ina219_powerMultiplier_mW;
  return valueDec;
}
     40c:	fc 01       	movw	r30, r24
     40e:	11 82       	std	Z+1, r1	; 0x01
     410:	10 82       	st	Z, r1
     412:	63 83       	std	Z+3, r22	; 0x03
     414:	10 86       	std	Z+8, r1	; 0x08
     416:	11 86       	std	Z+9, r1	; 0x09
     418:	12 86       	std	Z+10, r1	; 0x0a
     41a:	13 86       	std	Z+11, r1	; 0x0b
     41c:	14 86       	std	Z+12, r1	; 0x0c
     41e:	15 86       	std	Z+13, r1	; 0x0d
     420:	16 86       	std	Z+14, r1	; 0x0e
     422:	17 86       	std	Z+15, r1	; 0x0f
     424:	08 95       	ret

00000426 <_ZN15Adafruit_INA219D1Ev>:
     426:	fc 01       	movw	r30, r24
     428:	80 81       	ld	r24, Z
     42a:	91 81       	ldd	r25, Z+1	; 0x01
     42c:	0c 94 00 0f 	jmp	0x1e00	; 0x1e00 <_ZdlPv>

00000430 <_ZN15Adafruit_INA21921setCalibration_32V_2AEv>:
 *          of current.  Each unit of current corresponds to 100uA, and
 *          each unit of power corresponds to 2mW. Counter overflow
 *          occurs at 3.2A.
 *  @note   These calculations assume a 0.1 ohm resistor is present
 */
void Adafruit_INA219::setCalibration_32V_2A() {
     430:	cf 92       	push	r12
     432:	df 92       	push	r13
     434:	ef 92       	push	r14
     436:	0f 93       	push	r16
     438:	cf 93       	push	r28
     43a:	df 93       	push	r29
     43c:	cd b7       	in	r28, 0x3d	; 61
     43e:	de b7       	in	r29, 0x3e	; 62
     440:	a8 97       	sbiw	r28, 0x28	; 40
     442:	0f b6       	in	r0, 0x3f	; 63
     444:	f8 94       	cli
     446:	de bf       	out	0x3e, r29	; 62
     448:	0f be       	out	0x3f, r0	; 63
     44a:	cd bf       	out	0x3d, r28	; 61
     44c:	6c 01       	movw	r12, r24

  // 5. Compute the calibration register
  // Cal = trunc (0.04096 / (Current_LSB * RSHUNT))
  // Cal = 4096 (0x1000)

  ina219_calValue = 4096;
     44e:	80 e0       	ldi	r24, 0x00	; 0
     450:	90 e1       	ldi	r25, 0x10	; 16
     452:	a0 e0       	ldi	r26, 0x00	; 0
     454:	b0 e0       	ldi	r27, 0x00	; 0
     456:	f6 01       	movw	r30, r12
     458:	84 83       	std	Z+4, r24	; 0x04
     45a:	95 83       	std	Z+5, r25	; 0x05
     45c:	a6 83       	std	Z+6, r26	; 0x06
     45e:	b7 83       	std	Z+7, r27	; 0x07
  // MaximumPower = Max_Current_Before_Overflow * VBUS_MAX
  // MaximumPower = 3.2 * 32V
  // MaximumPower = 102.4W

  // Set multipliers to convert raw current/power values
  ina219_currentDivider_mA = 10; // Current LSB = 100uA per bit (1000/100 = 10)
     460:	8a e0       	ldi	r24, 0x0A	; 10
     462:	90 e0       	ldi	r25, 0x00	; 0
     464:	a0 e0       	ldi	r26, 0x00	; 0
     466:	b0 e0       	ldi	r27, 0x00	; 0
     468:	80 87       	std	Z+8, r24	; 0x08
     46a:	91 87       	std	Z+9, r25	; 0x09
     46c:	a2 87       	std	Z+10, r26	; 0x0a
     46e:	b3 87       	std	Z+11, r27	; 0x0b
  ina219_powerMultiplier_mW = 2; // Power LSB = 1mW per bit (2/1)
     470:	80 e0       	ldi	r24, 0x00	; 0
     472:	90 e0       	ldi	r25, 0x00	; 0
     474:	a0 e0       	ldi	r26, 0x00	; 0
     476:	b0 e4       	ldi	r27, 0x40	; 64
     478:	84 87       	std	Z+12, r24	; 0x0c
     47a:	95 87       	std	Z+13, r25	; 0x0d
     47c:	a6 87       	std	Z+14, r26	; 0x0e
     47e:	b7 87       	std	Z+15, r27	; 0x0f

  // Set Calibration register to 'Cal' calculated above
  Adafruit_BusIO_Register calibration_reg =
      Adafruit_BusIO_Register(i2c_dev, INA219_REG_CALIBRATION, 2, MSBFIRST);
     480:	60 81       	ld	r22, Z
     482:	71 81       	ldd	r23, Z+1	; 0x01
     484:	ee 24       	eor	r14, r14
     486:	e3 94       	inc	r14
     488:	01 e0       	ldi	r16, 0x01	; 1
     48a:	22 e0       	ldi	r18, 0x02	; 2
     48c:	45 e0       	ldi	r20, 0x05	; 5
     48e:	50 e0       	ldi	r21, 0x00	; 0
     490:	ce 01       	movw	r24, r28
     492:	45 96       	adiw	r24, 0x15	; 21
     494:	0e 94 ee 00 	call	0x1dc	; 0x1dc <_ZN23Adafruit_BusIO_RegisterC1EP18Adafruit_I2CDevicejhhh>
  calibration_reg.write(ina219_calValue, 2);
     498:	f6 01       	movw	r30, r12
     49a:	44 81       	ldd	r20, Z+4	; 0x04
     49c:	55 81       	ldd	r21, Z+5	; 0x05
     49e:	66 81       	ldd	r22, Z+6	; 0x06
     4a0:	77 81       	ldd	r23, Z+7	; 0x07
     4a2:	22 e0       	ldi	r18, 0x02	; 2
     4a4:	ce 01       	movw	r24, r28
     4a6:	45 96       	adiw	r24, 0x15	; 21
     4a8:	0e 94 69 01 	call	0x2d2	; 0x2d2 <_ZN23Adafruit_BusIO_Register5writeEmh>
  uint16_t config = INA219_CONFIG_BVOLTAGERANGE_32V |
                    INA219_CONFIG_GAIN_8_320MV | INA219_CONFIG_BADCRES_12BIT |
                    INA219_CONFIG_SADCRES_12BIT_1S_532US |
                    INA219_CONFIG_MODE_SANDBVOLT_CONTINUOUS;
  Adafruit_BusIO_Register config_reg =
      Adafruit_BusIO_Register(i2c_dev, INA219_REG_CONFIG, 2, MSBFIRST);
     4ac:	f6 01       	movw	r30, r12
     4ae:	60 81       	ld	r22, Z
     4b0:	71 81       	ldd	r23, Z+1	; 0x01
     4b2:	22 e0       	ldi	r18, 0x02	; 2
     4b4:	40 e0       	ldi	r20, 0x00	; 0
     4b6:	50 e0       	ldi	r21, 0x00	; 0
     4b8:	ce 01       	movw	r24, r28
     4ba:	01 96       	adiw	r24, 0x01	; 1
     4bc:	0e 94 ee 00 	call	0x1dc	; 0x1dc <_ZN23Adafruit_BusIO_RegisterC1EP18Adafruit_I2CDevicejhhh>
  _success = config_reg.write(config, 2);
     4c0:	22 e0       	ldi	r18, 0x02	; 2
     4c2:	4f e9       	ldi	r20, 0x9F	; 159
     4c4:	59 e3       	ldi	r21, 0x39	; 57
     4c6:	60 e0       	ldi	r22, 0x00	; 0
     4c8:	70 e0       	ldi	r23, 0x00	; 0
     4ca:	ce 01       	movw	r24, r28
     4cc:	01 96       	adiw	r24, 0x01	; 1
     4ce:	0e 94 69 01 	call	0x2d2	; 0x2d2 <_ZN23Adafruit_BusIO_Register5writeEmh>
     4d2:	f6 01       	movw	r30, r12
     4d4:	82 83       	std	Z+2, r24	; 0x02
}
     4d6:	a8 96       	adiw	r28, 0x28	; 40
     4d8:	0f b6       	in	r0, 0x3f	; 63
     4da:	f8 94       	cli
     4dc:	de bf       	out	0x3e, r29	; 62
     4de:	0f be       	out	0x3f, r0	; 63
     4e0:	cd bf       	out	0x3d, r28	; 61
     4e2:	df 91       	pop	r29
     4e4:	cf 91       	pop	r28
     4e6:	0f 91       	pop	r16
     4e8:	ef 90       	pop	r14
     4ea:	df 90       	pop	r13
     4ec:	cf 90       	pop	r12
     4ee:	08 95       	ret

000004f0 <_ZN18Adafruit_SPIDevice8transferEPhj>:
 *    @brief  Transfer (send/receive) a buffer over hard/soft SPI, without
 * transaction management
 *    @param  buffer The buffer to send and receive at the same time
 *    @param  len    The number of bytes to transfer
 */
void Adafruit_SPIDevice::transfer(uint8_t *buffer, size_t len) {
     4f0:	6f 92       	push	r6
     4f2:	7f 92       	push	r7
     4f4:	8f 92       	push	r8
     4f6:	9f 92       	push	r9
     4f8:	af 92       	push	r10
     4fa:	bf 92       	push	r11
     4fc:	cf 92       	push	r12
     4fe:	df 92       	push	r13
     500:	ef 92       	push	r14
     502:	ff 92       	push	r15
     504:	0f 93       	push	r16
     506:	1f 93       	push	r17
     508:	cf 93       	push	r28
     50a:	df 93       	push	r29
     50c:	ec 01       	movw	r28, r24
     50e:	fb 01       	movw	r30, r22
  //
  // HARDWARE SPI
  //
  if (_spi) {
     510:	88 81       	ld	r24, Y
     512:	99 81       	ldd	r25, Y+1	; 0x01
     514:	89 2b       	or	r24, r25
     516:	f1 f0       	breq	.+60     	; 0x554 <_ZN18Adafruit_SPIDevice8transferEPhj+0x64>
      out.msb = SPDR;
    }
    return out.val;
  }
  inline static void transfer(void *buf, size_t count) {
    if (count == 0) return;
     518:	41 15       	cp	r20, r1
     51a:	51 05       	cpc	r21, r1
     51c:	09 f4       	brne	.+2      	; 0x520 <_ZN18Adafruit_SPIDevice8transferEPhj+0x30>
     51e:	bc c0       	rjmp	.+376    	; 0x698 <_ZN18Adafruit_SPIDevice8transferEPhj+0x1a8>
    uint8_t *p = (uint8_t *)buf;
    SPDR = *p;
     520:	80 81       	ld	r24, Z
     522:	8e bd       	out	0x2e, r24	; 46
     524:	db 01       	movw	r26, r22
     526:	ca 01       	movw	r24, r20
    while (--count > 0) {
     528:	01 97       	sbiw	r24, 0x01	; 1
     52a:	51 f0       	breq	.+20     	; 0x540 <_ZN18Adafruit_SPIDevice8transferEPhj+0x50>
      uint8_t out = *(p + 1);
     52c:	11 96       	adiw	r26, 0x01	; 1
     52e:	3c 91       	ld	r19, X
     530:	11 97       	sbiw	r26, 0x01	; 1
      while (!(SPSR & _BV(SPIF))) ;
     532:	0d b4       	in	r0, 0x2d	; 45
     534:	07 fe       	sbrs	r0, 7
     536:	fd cf       	rjmp	.-6      	; 0x532 <_ZN18Adafruit_SPIDevice8transferEPhj+0x42>
      uint8_t in = SPDR;
     538:	2e b5       	in	r18, 0x2e	; 46
      SPDR = out;
     53a:	3e bd       	out	0x2e, r19	; 46
      *p++ = in;
     53c:	2d 93       	st	X+, r18
     53e:	f4 cf       	rjmp	.-24     	; 0x528 <_ZN18Adafruit_SPIDevice8transferEPhj+0x38>
     540:	41 50       	subi	r20, 0x01	; 1
     542:	51 09       	sbc	r21, r1
     544:	e4 0f       	add	r30, r20
     546:	f5 1f       	adc	r31, r21
    }
    while (!(SPSR & _BV(SPIF))) ;
     548:	0d b4       	in	r0, 0x2d	; 45
     54a:	07 fe       	sbrs	r0, 7
     54c:	fd cf       	rjmp	.-6      	; 0x548 <_ZN18Adafruit_SPIDevice8transferEPhj+0x58>
    *p = SPDR;
     54e:	8e b5       	in	r24, 0x2e	; 46
     550:	80 83       	st	Z, r24
     552:	a2 c0       	rjmp	.+324    	; 0x698 <_ZN18Adafruit_SPIDevice8transferEPhj+0x1a8>

  //
  // SOFTWARE SPI
  //
  uint8_t startbit;
  if (_dataOrder == SPI_BITORDER_LSBFIRST) {
     554:	88 85       	ldd	r24, Y+8	; 0x08
     556:	88 23       	and	r24, r24
     558:	19 f0       	breq	.+6      	; 0x560 <_ZN18Adafruit_SPIDevice8transferEPhj+0x70>
    startbit = 0x1;
  } else {
    startbit = 0x80;
     55a:	80 e8       	ldi	r24, 0x80	; 128
     55c:	88 2e       	mov	r8, r24
     55e:	02 c0       	rjmp	.+4      	; 0x564 <_ZN18Adafruit_SPIDevice8transferEPhj+0x74>
  //
  // SOFTWARE SPI
  //
  uint8_t startbit;
  if (_dataOrder == SPI_BITORDER_LSBFIRST) {
    startbit = 0x1;
     560:	88 24       	eor	r8, r8
     562:	83 94       	inc	r8
  } else {
    startbit = 0x80;
  }

  bool towrite, lastmosi = !(buffer[0] & startbit);
     564:	80 81       	ld	r24, Z
     566:	88 21       	and	r24, r8
     568:	99 24       	eor	r9, r9
     56a:	93 94       	inc	r9
     56c:	81 11       	cpse	r24, r1
     56e:	91 2c       	mov	r9, r1
     570:	7a 01       	movw	r14, r20
     572:	8f 01       	movw	r16, r30
  uint8_t bitdelay_us = (1000000 / _freq) / 2;
     574:	2c 81       	ldd	r18, Y+4	; 0x04
     576:	3d 81       	ldd	r19, Y+5	; 0x05
     578:	4e 81       	ldd	r20, Y+6	; 0x06
     57a:	5f 81       	ldd	r21, Y+7	; 0x07
     57c:	60 e2       	ldi	r22, 0x20	; 32
     57e:	71 ea       	ldi	r23, 0xA1	; 161
     580:	87 e0       	ldi	r24, 0x07	; 7
     582:	90 e0       	ldi	r25, 0x00	; 0
     584:	0e 94 b4 10 	call	0x2168	; 0x2168 <__udivmodsi4>
     588:	c2 2e       	mov	r12, r18
     58a:	e0 0e       	add	r14, r16
     58c:	f1 1e       	adc	r15, r17
    // Serial.print(send, HEX);
    for (uint8_t b = startbit; b != 0;
         b = (_dataOrder == SPI_BITORDER_LSBFIRST) ? b << 1 : b >> 1) {

      if (bitdelay_us) {
        delayMicroseconds(bitdelay_us);
     58e:	a2 2e       	mov	r10, r18
     590:	b1 2c       	mov	r11, r1
  }

  bool towrite, lastmosi = !(buffer[0] & startbit);
  uint8_t bitdelay_us = (1000000 / _freq) / 2;

  for (size_t i = 0; i < len; i++) {
     592:	0e 15       	cp	r16, r14
     594:	1f 05       	cpc	r17, r15
     596:	09 f4       	brne	.+2      	; 0x59a <_ZN18Adafruit_SPIDevice8transferEPhj+0xaa>
     598:	7f c0       	rjmp	.+254    	; 0x698 <_ZN18Adafruit_SPIDevice8transferEPhj+0x1a8>
    uint8_t reply = 0;
    uint8_t send = buffer[i];
     59a:	f8 01       	movw	r30, r16
     59c:	60 80       	ld	r6, Z
    Serial.print(send, HEX);
    Serial.print(" -> 0x");
    */

    // Serial.print(send, HEX);
    for (uint8_t b = startbit; b != 0;
     59e:	d8 2c       	mov	r13, r8

  bool towrite, lastmosi = !(buffer[0] & startbit);
  uint8_t bitdelay_us = (1000000 / _freq) / 2;

  for (size_t i = 0; i < len; i++) {
    uint8_t reply = 0;
     5a0:	71 2c       	mov	r7, r1

    // Serial.print(send, HEX);
    for (uint8_t b = startbit; b != 0;
         b = (_dataOrder == SPI_BITORDER_LSBFIRST) ? b << 1 : b >> 1) {

      if (bitdelay_us) {
     5a2:	cc 20       	and	r12, r12
     5a4:	19 f0       	breq	.+6      	; 0x5ac <_ZN18Adafruit_SPIDevice8transferEPhj+0xbc>
        delayMicroseconds(bitdelay_us);
     5a6:	c5 01       	movw	r24, r10
     5a8:	0e 94 b2 0f 	call	0x1f64	; 0x1f64 <delayMicroseconds>
      }

      if (_dataMode == SPI_MODE0 || _dataMode == SPI_MODE2) {
     5ac:	89 85       	ldd	r24, Y+9	; 0x09
     5ae:	87 7f       	andi	r24, 0xF7	; 247
     5b0:	b9 f5       	brne	.+110    	; 0x620 <_ZN18Adafruit_SPIDevice8transferEPhj+0x130>
        towrite = send & b;
        if ((_mosi != -1) && (lastmosi != towrite)) {
     5b2:	8c 85       	ldd	r24, Y+12	; 0x0c
     5b4:	8f 3f       	cpi	r24, 0xFF	; 255
     5b6:	b9 f0       	breq	.+46     	; 0x5e6 <_ZN18Adafruit_SPIDevice8transferEPhj+0xf6>
      if (bitdelay_us) {
        delayMicroseconds(bitdelay_us);
      }

      if (_dataMode == SPI_MODE0 || _dataMode == SPI_MODE2) {
        towrite = send & b;
     5b8:	96 2d       	mov	r25, r6
     5ba:	9d 21       	and	r25, r13
        if ((_mosi != -1) && (lastmosi != towrite)) {
     5bc:	81 e0       	ldi	r24, 0x01	; 1
     5be:	09 f4       	brne	.+2      	; 0x5c2 <_ZN18Adafruit_SPIDevice8transferEPhj+0xd2>
     5c0:	80 e0       	ldi	r24, 0x00	; 0
     5c2:	89 15       	cp	r24, r9
     5c4:	81 f0       	breq	.+32     	; 0x5e6 <_ZN18Adafruit_SPIDevice8transferEPhj+0xf6>
     5c6:	ee 85       	ldd	r30, Y+14	; 0x0e
     5c8:	ff 85       	ldd	r31, Y+15	; 0x0f
     5ca:	8e 89       	ldd	r24, Y+22	; 0x16
#ifdef BUSIO_USE_FAST_PINIO
          if (towrite)
     5cc:	99 23       	and	r25, r25
     5ce:	31 f0       	breq	.+12     	; 0x5dc <_ZN18Adafruit_SPIDevice8transferEPhj+0xec>
            *mosiPort = *mosiPort | mosiPinMask;
     5d0:	90 81       	ld	r25, Z
     5d2:	89 2b       	or	r24, r25
     5d4:	80 83       	st	Z, r24
     5d6:	99 24       	eor	r9, r9
     5d8:	93 94       	inc	r9
     5da:	05 c0       	rjmp	.+10     	; 0x5e6 <_ZN18Adafruit_SPIDevice8transferEPhj+0xf6>
          else
            *mosiPort = *mosiPort & ~mosiPinMask;
     5dc:	90 81       	ld	r25, Z
     5de:	80 95       	com	r24
     5e0:	89 23       	and	r24, r25
     5e2:	80 83       	st	Z, r24
     5e4:	91 2c       	mov	r9, r1
#endif
          lastmosi = towrite;
        }

#ifdef BUSIO_USE_FAST_PINIO
        *clkPort = *clkPort | clkPinMask; // Clock high
     5e6:	e8 89       	ldd	r30, Y+16	; 0x10
     5e8:	f9 89       	ldd	r31, Y+17	; 0x11
     5ea:	90 81       	ld	r25, Z
     5ec:	88 8d       	ldd	r24, Y+24	; 0x18
     5ee:	89 2b       	or	r24, r25
     5f0:	80 83       	st	Z, r24
#else
        digitalWrite(_sck, HIGH);
#endif

        if (bitdelay_us) {
     5f2:	cc 20       	and	r12, r12
     5f4:	19 f0       	breq	.+6      	; 0x5fc <_ZN18Adafruit_SPIDevice8transferEPhj+0x10c>
          delayMicroseconds(bitdelay_us);
     5f6:	c5 01       	movw	r24, r10
     5f8:	0e 94 b2 0f 	call	0x1f64	; 0x1f64 <delayMicroseconds>
        }

        if (_miso != -1) {
     5fc:	8d 85       	ldd	r24, Y+13	; 0x0d
     5fe:	8f 3f       	cpi	r24, 0xFF	; 255
     600:	39 f0       	breq	.+14     	; 0x610 <_ZN18Adafruit_SPIDevice8transferEPhj+0x120>
#ifdef BUSIO_USE_FAST_PINIO
          if (*misoPort & misoPinMask) {
     602:	ea 89       	ldd	r30, Y+18	; 0x12
     604:	fb 89       	ldd	r31, Y+19	; 0x13
     606:	90 81       	ld	r25, Z
     608:	8f 89       	ldd	r24, Y+23	; 0x17
     60a:	89 23       	and	r24, r25
     60c:	09 f0       	breq	.+2      	; 0x610 <_ZN18Adafruit_SPIDevice8transferEPhj+0x120>
#else
          if (digitalRead(_miso)) {
#endif
            reply |= b;
     60e:	7d 28       	or	r7, r13
          }
        }

#ifdef BUSIO_USE_FAST_PINIO
        *clkPort = *clkPort & ~clkPinMask; // Clock low
     610:	e8 89       	ldd	r30, Y+16	; 0x10
     612:	f9 89       	ldd	r31, Y+17	; 0x11
     614:	90 81       	ld	r25, Z
     616:	88 8d       	ldd	r24, Y+24	; 0x18
     618:	80 95       	com	r24
     61a:	89 23       	and	r24, r25
     61c:	80 83       	st	Z, r24
     61e:	2c c0       	rjmp	.+88     	; 0x678 <_ZN18Adafruit_SPIDevice8transferEPhj+0x188>
        digitalWrite(_sck, LOW);
#endif
      } else { // if (_dataMode == SPI_MODE1 || _dataMode == SPI_MODE3)

#ifdef BUSIO_USE_FAST_PINIO
        *clkPort = *clkPort | clkPinMask; // Clock high
     620:	e8 89       	ldd	r30, Y+16	; 0x10
     622:	f9 89       	ldd	r31, Y+17	; 0x11
     624:	90 81       	ld	r25, Z
     626:	88 8d       	ldd	r24, Y+24	; 0x18
     628:	89 2b       	or	r24, r25
     62a:	80 83       	st	Z, r24
#else
        digitalWrite(_sck, HIGH);
#endif

        if (bitdelay_us) {
     62c:	cc 20       	and	r12, r12
     62e:	19 f0       	breq	.+6      	; 0x636 <_ZN18Adafruit_SPIDevice8transferEPhj+0x146>
          delayMicroseconds(bitdelay_us);
     630:	c5 01       	movw	r24, r10
     632:	0e 94 b2 0f 	call	0x1f64	; 0x1f64 <delayMicroseconds>
        }

        if (_mosi != -1) {
     636:	8c 85       	ldd	r24, Y+12	; 0x0c
     638:	8f 3f       	cpi	r24, 0xFF	; 255
     63a:	69 f0       	breq	.+26     	; 0x656 <_ZN18Adafruit_SPIDevice8transferEPhj+0x166>
     63c:	ee 85       	ldd	r30, Y+14	; 0x0e
     63e:	ff 85       	ldd	r31, Y+15	; 0x0f
     640:	8e 89       	ldd	r24, Y+22	; 0x16
#ifdef BUSIO_USE_FAST_PINIO
          if (send & b)
     642:	96 2d       	mov	r25, r6
     644:	9d 21       	and	r25, r13
     646:	19 f0       	breq	.+6      	; 0x64e <_ZN18Adafruit_SPIDevice8transferEPhj+0x15e>
            *mosiPort = *mosiPort | mosiPinMask;
     648:	90 81       	ld	r25, Z
     64a:	89 2b       	or	r24, r25
     64c:	03 c0       	rjmp	.+6      	; 0x654 <_ZN18Adafruit_SPIDevice8transferEPhj+0x164>
          else
            *mosiPort = *mosiPort & ~mosiPinMask;
     64e:	90 81       	ld	r25, Z
     650:	80 95       	com	r24
     652:	89 23       	and	r24, r25
     654:	80 83       	st	Z, r24
          digitalWrite(_mosi, send & b);
#endif
        }

#ifdef BUSIO_USE_FAST_PINIO
        *clkPort = *clkPort & ~clkPinMask; // Clock low
     656:	e8 89       	ldd	r30, Y+16	; 0x10
     658:	f9 89       	ldd	r31, Y+17	; 0x11
     65a:	90 81       	ld	r25, Z
     65c:	88 8d       	ldd	r24, Y+24	; 0x18
     65e:	80 95       	com	r24
     660:	89 23       	and	r24, r25
     662:	80 83       	st	Z, r24
#else
        digitalWrite(_sck, LOW);
#endif

        if (_miso != -1) {
     664:	8d 85       	ldd	r24, Y+13	; 0x0d
     666:	8f 3f       	cpi	r24, 0xFF	; 255
     668:	39 f0       	breq	.+14     	; 0x678 <_ZN18Adafruit_SPIDevice8transferEPhj+0x188>
#ifdef BUSIO_USE_FAST_PINIO
          if (*misoPort & misoPinMask) {
     66a:	ea 89       	ldd	r30, Y+18	; 0x12
     66c:	fb 89       	ldd	r31, Y+19	; 0x13
     66e:	90 81       	ld	r25, Z
     670:	8f 89       	ldd	r24, Y+23	; 0x17
     672:	89 23       	and	r24, r25
     674:	09 f0       	breq	.+2      	; 0x678 <_ZN18Adafruit_SPIDevice8transferEPhj+0x188>
#else
          if (digitalRead(_miso)) {
#endif
            reply |= b;
     676:	7d 28       	or	r7, r13
          }
        }
      }
      if (_miso != -1) {
     678:	8d 85       	ldd	r24, Y+13	; 0x0d
     67a:	8f 3f       	cpi	r24, 0xFF	; 255
     67c:	11 f0       	breq	.+4      	; 0x682 <_ZN18Adafruit_SPIDevice8transferEPhj+0x192>
        buffer[i] = reply;
     67e:	f8 01       	movw	r30, r16
     680:	70 82       	st	Z, r7
    Serial.print(send, HEX);
    Serial.print(" -> 0x");
    */

    // Serial.print(send, HEX);
    for (uint8_t b = startbit; b != 0;
     682:	88 85       	ldd	r24, Y+8	; 0x08
     684:	81 11       	cpse	r24, r1
     686:	06 c0       	rjmp	.+12     	; 0x694 <_ZN18Adafruit_SPIDevice8transferEPhj+0x1a4>
     688:	dd 0c       	add	r13, r13
     68a:	d1 10       	cpse	r13, r1
     68c:	8a cf       	rjmp	.-236    	; 0x5a2 <_ZN18Adafruit_SPIDevice8transferEPhj+0xb2>
     68e:	0f 5f       	subi	r16, 0xFF	; 255
     690:	1f 4f       	sbci	r17, 0xFF	; 255
     692:	7f cf       	rjmp	.-258    	; 0x592 <_ZN18Adafruit_SPIDevice8transferEPhj+0xa2>
     694:	d6 94       	lsr	r13
     696:	f9 cf       	rjmp	.-14     	; 0x68a <_ZN18Adafruit_SPIDevice8transferEPhj+0x19a>
        buffer[i] = reply;
      }
    }
  }
  return;
}
     698:	df 91       	pop	r29
     69a:	cf 91       	pop	r28
     69c:	1f 91       	pop	r17
     69e:	0f 91       	pop	r16
     6a0:	ff 90       	pop	r15
     6a2:	ef 90       	pop	r14
     6a4:	df 90       	pop	r13
     6a6:	cf 90       	pop	r12
     6a8:	bf 90       	pop	r11
     6aa:	af 90       	pop	r10
     6ac:	9f 90       	pop	r9
     6ae:	8f 90       	pop	r8
     6b0:	7f 90       	pop	r7
     6b2:	6f 90       	pop	r6
     6b4:	08 95       	ret

000006b6 <_ZN18Adafruit_SPIDevice8transferEh>:
 *    @brief  Transfer (send/receive) one byte over hard/soft SPI, without
 * transaction management
 *    @param  send The byte to send
 *    @return The byte received while transmitting
 */
uint8_t Adafruit_SPIDevice::transfer(uint8_t send) {
     6b6:	cf 93       	push	r28
     6b8:	df 93       	push	r29
     6ba:	1f 92       	push	r1
     6bc:	cd b7       	in	r28, 0x3d	; 61
     6be:	de b7       	in	r29, 0x3e	; 62
  uint8_t data = send;
     6c0:	69 83       	std	Y+1, r22	; 0x01
  transfer(&data, 1);
     6c2:	41 e0       	ldi	r20, 0x01	; 1
     6c4:	50 e0       	ldi	r21, 0x00	; 0
     6c6:	be 01       	movw	r22, r28
     6c8:	6f 5f       	subi	r22, 0xFF	; 255
     6ca:	7f 4f       	sbci	r23, 0xFF	; 255
     6cc:	0e 94 78 02 	call	0x4f0	; 0x4f0 <_ZN18Adafruit_SPIDevice8transferEPhj>
  return data;
}
     6d0:	89 81       	ldd	r24, Y+1	; 0x01
     6d2:	0f 90       	pop	r0
     6d4:	df 91       	pop	r29
     6d6:	cf 91       	pop	r28
     6d8:	08 95       	ret

000006da <_ZN18Adafruit_SPIDevice16beginTransactionEv>:
/*!
 *    @brief  Manually begin a transaction (calls beginTransaction if hardware
 * SPI)
 */
void Adafruit_SPIDevice::beginTransaction(void) {
  if (_spi) {
     6da:	dc 01       	movw	r26, r24
     6dc:	2d 91       	ld	r18, X+
     6de:	3c 91       	ld	r19, X
     6e0:	11 97       	sbiw	r26, 0x01	; 1
     6e2:	23 2b       	or	r18, r19
     6e4:	f9 f0       	breq	.+62     	; 0x724 <_ZN18Adafruit_SPIDevice16beginTransactionEv+0x4a>
#ifdef BUSIO_HAS_HW_SPI
    _spi->beginTransaction(*_spiSetting);
     6e6:	12 96       	adiw	r26, 0x02	; 2
     6e8:	ed 91       	ld	r30, X+
     6ea:	fc 91       	ld	r31, X
     6ec:	13 97       	sbiw	r26, 0x03	; 3
     6ee:	40 81       	ld	r20, Z
     6f0:	31 81       	ldd	r19, Z+1	; 0x01

  // Before using SPI.transfer() or asserting chip select pins,
  // this function is used to gain exclusive access to the SPI bus
  // and configure the correct settings.
  inline static void beginTransaction(SPISettings settings) {
    if (interruptMode > 0) {
     6f2:	80 91 3a 01 	lds	r24, 0x013A	; 0x80013a <_ZN8SPIClass13interruptModeE>
     6f6:	88 23       	and	r24, r24
     6f8:	99 f0       	breq	.+38     	; 0x720 <_ZN18Adafruit_SPIDevice16beginTransactionEv+0x46>
      uint8_t sreg = SREG;
     6fa:	2f b7       	in	r18, 0x3f	; 63
      noInterrupts();
     6fc:	f8 94       	cli

      #ifdef SPI_AVR_EIMSK
      if (interruptMode == 1) {
     6fe:	80 91 3a 01 	lds	r24, 0x013A	; 0x80013a <_ZN8SPIClass13interruptModeE>
     702:	81 30       	cpi	r24, 0x01	; 1
     704:	59 f4       	brne	.+22     	; 0x71c <_ZN18Adafruit_SPIDevice16beginTransactionEv+0x42>
        interruptSave = SPI_AVR_EIMSK;
     706:	8d b3       	in	r24, 0x1d	; 29
     708:	80 93 38 01 	sts	0x0138, r24	; 0x800138 <__data_end>
        SPI_AVR_EIMSK &= ~interruptMask;
     70c:	9d b3       	in	r25, 0x1d	; 29
     70e:	80 91 39 01 	lds	r24, 0x0139	; 0x800139 <_ZN8SPIClass13interruptMaskE>
     712:	80 95       	com	r24
     714:	89 23       	and	r24, r25
     716:	8d bb       	out	0x1d, r24	; 29
        SREG = sreg;
     718:	2f bf       	out	0x3f, r18	; 63
     71a:	02 c0       	rjmp	.+4      	; 0x720 <_ZN18Adafruit_SPIDevice16beginTransactionEv+0x46>
      } else
      #endif
      {
        interruptSave = sreg;
     71c:	20 93 38 01 	sts	0x0138, r18	; 0x800138 <__data_end>
      digitalWrite(SPI_TRANSACTION_MISMATCH_LED, HIGH);
    }
    inTransactionFlag = 1;
    #endif

    SPCR = settings.spcr;
     720:	4c bd       	out	0x2c, r20	; 44
    SPSR = settings.spsr;
     722:	3d bd       	out	0x2d, r19	; 45
     724:	08 95       	ret

00000726 <_ZN18Adafruit_SPIDevice14endTransactionEv>:

/*!
 *    @brief  Manually end a transaction (calls endTransaction if hardware SPI)
 */
void Adafruit_SPIDevice::endTransaction(void) {
  if (_spi) {
     726:	fc 01       	movw	r30, r24
     728:	80 81       	ld	r24, Z
     72a:	91 81       	ldd	r25, Z+1	; 0x01
     72c:	89 2b       	or	r24, r25
     72e:	81 f0       	breq	.+32     	; 0x750 <_ZN18Adafruit_SPIDevice14endTransactionEv+0x2a>
      digitalWrite(SPI_TRANSACTION_MISMATCH_LED, HIGH);
    }
    inTransactionFlag = 0;
    #endif

    if (interruptMode > 0) {
     730:	80 91 3a 01 	lds	r24, 0x013A	; 0x80013a <_ZN8SPIClass13interruptModeE>
     734:	88 23       	and	r24, r24
     736:	61 f0       	breq	.+24     	; 0x750 <_ZN18Adafruit_SPIDevice14endTransactionEv+0x2a>
      #ifdef SPI_AVR_EIMSK
      uint8_t sreg = SREG;
     738:	9f b7       	in	r25, 0x3f	; 63
      #endif
      noInterrupts();
     73a:	f8 94       	cli
      #ifdef SPI_AVR_EIMSK
      if (interruptMode == 1) {
     73c:	20 91 3a 01 	lds	r18, 0x013A	; 0x80013a <_ZN8SPIClass13interruptModeE>
     740:	80 91 38 01 	lds	r24, 0x0138	; 0x800138 <__data_end>
     744:	21 30       	cpi	r18, 0x01	; 1
     746:	19 f4       	brne	.+6      	; 0x74e <_ZN18Adafruit_SPIDevice14endTransactionEv+0x28>
        SPI_AVR_EIMSK = interruptSave;
     748:	8d bb       	out	0x1d, r24	; 29
        SREG = sreg;
     74a:	9f bf       	out	0x3f, r25	; 63
     74c:	08 95       	ret
      } else
      #endif
      {
        SREG = interruptSave;
     74e:	8f bf       	out	0x3f, r24	; 63
     750:	08 95       	ret

00000752 <_ZN18Adafruit_SPIDevice13setChipSelectEi>:
/*!
 *    @brief  Assert/Deassert the CS pin if it is defined
 *    @param  value The state the CS is set to
 */
void Adafruit_SPIDevice::setChipSelect(int value) {
  if (_cs != -1) {
     752:	fc 01       	movw	r30, r24
     754:	82 85       	ldd	r24, Z+10	; 0x0a
     756:	8f 3f       	cpi	r24, 0xFF	; 255
     758:	11 f0       	breq	.+4      	; 0x75e <_ZN18Adafruit_SPIDevice13setChipSelectEi+0xc>
    digitalWrite(_cs, value);
     75a:	0c 94 85 10 	jmp	0x210a	; 0x210a <digitalWrite>
     75e:	08 95       	ret

00000760 <_ZN18Adafruit_SPIDevice31beginTransactionWithAssertingCSEv>:
 *    @brief  Write a buffer or two to the SPI device, with transaction
 * management.
 *    @brief  Manually begin a transaction (calls beginTransaction if hardware
 *            SPI) with asserting the CS pin
 */
void Adafruit_SPIDevice::beginTransactionWithAssertingCS() {
     760:	cf 93       	push	r28
     762:	df 93       	push	r29
     764:	ec 01       	movw	r28, r24
  beginTransaction();
     766:	0e 94 6d 03 	call	0x6da	; 0x6da <_ZN18Adafruit_SPIDevice16beginTransactionEv>
  setChipSelect(LOW);
     76a:	60 e0       	ldi	r22, 0x00	; 0
     76c:	70 e0       	ldi	r23, 0x00	; 0
     76e:	ce 01       	movw	r24, r28
}
     770:	df 91       	pop	r29
     772:	cf 91       	pop	r28
 *    @brief  Manually begin a transaction (calls beginTransaction if hardware
 *            SPI) with asserting the CS pin
 */
void Adafruit_SPIDevice::beginTransactionWithAssertingCS() {
  beginTransaction();
  setChipSelect(LOW);
     774:	0c 94 a9 03 	jmp	0x752	; 0x752 <_ZN18Adafruit_SPIDevice13setChipSelectEi>

00000778 <_ZN18Adafruit_SPIDevice31endTransactionWithDeassertingCSEv>:

/*!
 *    @brief  Manually end a transaction (calls endTransaction if hardware SPI)
 *            with deasserting the CS pin
 */
void Adafruit_SPIDevice::endTransactionWithDeassertingCS() {
     778:	cf 93       	push	r28
     77a:	df 93       	push	r29
     77c:	ec 01       	movw	r28, r24
  setChipSelect(HIGH);
     77e:	61 e0       	ldi	r22, 0x01	; 1
     780:	70 e0       	ldi	r23, 0x00	; 0
     782:	0e 94 a9 03 	call	0x752	; 0x752 <_ZN18Adafruit_SPIDevice13setChipSelectEi>
  endTransaction();
     786:	ce 01       	movw	r24, r28
}
     788:	df 91       	pop	r29
     78a:	cf 91       	pop	r28
 *    @brief  Manually end a transaction (calls endTransaction if hardware SPI)
 *            with deasserting the CS pin
 */
void Adafruit_SPIDevice::endTransactionWithDeassertingCS() {
  setChipSelect(HIGH);
  endTransaction();
     78c:	0c 94 93 03 	jmp	0x726	; 0x726 <_ZN18Adafruit_SPIDevice14endTransactionEv>

00000790 <_ZN18Adafruit_SPIDevice5writeEPKhjS1_j>:
 *    @return Always returns true because there's no way to test success of SPI
 * writes
 */
bool Adafruit_SPIDevice::write(const uint8_t *buffer, size_t len,
                               const uint8_t *prefix_buffer,
                               size_t prefix_len) {
     790:	8f 92       	push	r8
     792:	9f 92       	push	r9
     794:	af 92       	push	r10
     796:	bf 92       	push	r11
     798:	cf 92       	push	r12
     79a:	df 92       	push	r13
     79c:	ef 92       	push	r14
     79e:	ff 92       	push	r15
     7a0:	0f 93       	push	r16
     7a2:	1f 93       	push	r17
     7a4:	cf 93       	push	r28
     7a6:	df 93       	push	r29
     7a8:	7c 01       	movw	r14, r24
     7aa:	5b 01       	movw	r10, r22
     7ac:	6a 01       	movw	r12, r20
     7ae:	49 01       	movw	r8, r18
  beginTransactionWithAssertingCS();
     7b0:	0e 94 b0 03 	call	0x760	; 0x760 <_ZN18Adafruit_SPIDevice31beginTransactionWithAssertingCSEv>
     7b4:	e4 01       	movw	r28, r8
     7b6:	08 0d       	add	r16, r8
     7b8:	19 1d       	adc	r17, r9
      _spi->transferBytes((uint8_t *)buffer, nullptr, len);
    }
  } else
#endif
  {
    for (size_t i = 0; i < prefix_len; i++) {
     7ba:	c0 17       	cp	r28, r16
     7bc:	d1 07       	cpc	r29, r17
     7be:	29 f0       	breq	.+10     	; 0x7ca <_ZN18Adafruit_SPIDevice5writeEPKhjS1_j+0x3a>
      transfer(prefix_buffer[i]);
     7c0:	69 91       	ld	r22, Y+
     7c2:	c7 01       	movw	r24, r14
     7c4:	0e 94 5b 03 	call	0x6b6	; 0x6b6 <_ZN18Adafruit_SPIDevice8transferEh>
      _spi->transferBytes((uint8_t *)buffer, nullptr, len);
    }
  } else
#endif
  {
    for (size_t i = 0; i < prefix_len; i++) {
     7c8:	f8 cf       	rjmp	.-16     	; 0x7ba <_ZN18Adafruit_SPIDevice5writeEPKhjS1_j+0x2a>
     7ca:	e5 01       	movw	r28, r10
     7cc:	ca 0c       	add	r12, r10
     7ce:	db 1c       	adc	r13, r11
      transfer(prefix_buffer[i]);
    }
    for (size_t i = 0; i < len; i++) {
     7d0:	cc 15       	cp	r28, r12
     7d2:	dd 05       	cpc	r29, r13
     7d4:	29 f0       	breq	.+10     	; 0x7e0 <_ZN18Adafruit_SPIDevice5writeEPKhjS1_j+0x50>
      transfer(buffer[i]);
     7d6:	69 91       	ld	r22, Y+
     7d8:	c7 01       	movw	r24, r14
     7da:	0e 94 5b 03 	call	0x6b6	; 0x6b6 <_ZN18Adafruit_SPIDevice8transferEh>
#endif
  {
    for (size_t i = 0; i < prefix_len; i++) {
      transfer(prefix_buffer[i]);
    }
    for (size_t i = 0; i < len; i++) {
     7de:	f8 cf       	rjmp	.-16     	; 0x7d0 <_ZN18Adafruit_SPIDevice5writeEPKhjS1_j+0x40>
      transfer(buffer[i]);
    }
  }
  endTransactionWithDeassertingCS();
     7e0:	c7 01       	movw	r24, r14
     7e2:	0e 94 bc 03 	call	0x778	; 0x778 <_ZN18Adafruit_SPIDevice31endTransactionWithDeassertingCSEv>
  }
  DEBUG_SERIAL.println();
#endif

  return true;
}
     7e6:	81 e0       	ldi	r24, 0x01	; 1
     7e8:	df 91       	pop	r29
     7ea:	cf 91       	pop	r28
     7ec:	1f 91       	pop	r17
     7ee:	0f 91       	pop	r16
     7f0:	ff 90       	pop	r15
     7f2:	ef 90       	pop	r14
     7f4:	df 90       	pop	r13
     7f6:	cf 90       	pop	r12
     7f8:	bf 90       	pop	r11
     7fa:	af 90       	pop	r10
     7fc:	9f 90       	pop	r9
     7fe:	8f 90       	pop	r8
     800:	08 95       	ret

00000802 <_ZN10LocoPacketC1Ev>:

#if ENA_MODE_W_EEPROM == 0

extern UART uart;

LocoPacket::LocoPacket()
     802:	fc 01       	movw	r30, r24
     804:	8c ed       	ldi	r24, 0xDC	; 220
     806:	95 e0       	ldi	r25, 0x05	; 5
     808:	93 8b       	std	Z+19, r25	; 0x13
     80a:	82 8b       	std	Z+18, r24	; 0x12
     80c:	88 ec       	ldi	r24, 0xC8	; 200
     80e:	90 e0       	ldi	r25, 0x00	; 0
     810:	95 8b       	std	Z+21, r25	; 0x15
     812:	84 8b       	std	Z+20, r24	; 0x14
     814:	80 ed       	ldi	r24, 0xD0	; 208
     816:	97 e0       	ldi	r25, 0x07	; 7
     818:	97 8b       	std	Z+23, r25	; 0x17
     81a:	86 8b       	std	Z+22, r24	; 0x16
     81c:	08 95       	ret

0000081e <_ZN10LocoPacket7send_B2Ejb>:
	}
}

//  LocoNet2  B2
void LocoPacket::send_B2(uint16_t addr_B2, bool state)
{
     81e:	cf 93       	push	r28
     820:	df 93       	push	r29
     822:	cd b7       	in	r28, 0x3d	; 61
     824:	de b7       	in	r29, 0x3e	; 62
     826:	60 97       	sbiw	r28, 0x10	; 16
     828:	0f b6       	in	r0, 0x3f	; 63
     82a:	f8 94       	cli
     82c:	de bf       	out	0x3e, r29	; 62
     82e:	0f be       	out	0x3f, r0	; 63
     830:	cd bf       	out	0x3d, r28	; 61
	#if SHOW_LOCONET
	uart.print(PSTR("[Tx][%dB2_%d]\n"), state, addr_B2);
	#endif
	
	uint8_t board = (addr_B2) / 16;
     832:	cb 01       	movw	r24, r22
     834:	e4 e0       	ldi	r30, 0x04	; 4
     836:	96 95       	lsr	r25
     838:	87 95       	ror	r24
     83a:	ea 95       	dec	r30
     83c:	e1 f7       	brne	.-8      	; 0x836 <_ZN10LocoPacket7send_B2Ejb+0x18>
	uint8_t input = (addr_B2) % 16;
     83e:	26 2f       	mov	r18, r22
     840:	2f 70       	andi	r18, 0x0F	; 15
	uint16_t result, input_2;
	lnMsg	Ln2TxPacket;

	if (input == 0 || input == 1) input_2 = 0;
     842:	22 30       	cpi	r18, 0x02	; 2
     844:	d0 f0       	brcs	.+52     	; 0x87a <_ZN10LocoPacket7send_B2Ejb+0x5c>
	else if (input == 2 || input == 3) input_2 = 1;
     846:	3e ef       	ldi	r19, 0xFE	; 254
     848:	32 0f       	add	r19, r18
     84a:	32 30       	cpi	r19, 0x02	; 2
     84c:	c8 f0       	brcs	.+50     	; 0x880 <_ZN10LocoPacket7send_B2Ejb+0x62>
	else if (input == 4 || input == 5) input_2 = 2;
     84e:	3c ef       	ldi	r19, 0xFC	; 252
     850:	32 0f       	add	r19, r18
     852:	32 30       	cpi	r19, 0x02	; 2
     854:	c0 f0       	brcs	.+48     	; 0x886 <_ZN10LocoPacket7send_B2Ejb+0x68>
	else if (input == 6 || input == 7) input_2 = 3;
     856:	3a ef       	ldi	r19, 0xFA	; 250
     858:	32 0f       	add	r19, r18
     85a:	32 30       	cpi	r19, 0x02	; 2
     85c:	b8 f0       	brcs	.+46     	; 0x88c <_ZN10LocoPacket7send_B2Ejb+0x6e>
	else if (input == 8 || input == 9) input_2 = 4;
     85e:	38 ef       	ldi	r19, 0xF8	; 248
     860:	32 0f       	add	r19, r18
     862:	32 30       	cpi	r19, 0x02	; 2
     864:	b0 f0       	brcs	.+44     	; 0x892 <_ZN10LocoPacket7send_B2Ejb+0x74>
	else if (input == 10 || input == 11) input_2 = 5;
     866:	36 ef       	ldi	r19, 0xF6	; 246
     868:	32 0f       	add	r19, r18
     86a:	32 30       	cpi	r19, 0x02	; 2
     86c:	a8 f0       	brcs	.+42     	; 0x898 <_ZN10LocoPacket7send_B2Ejb+0x7a>
	else if (input == 12 || input == 13) input_2 = 6;
     86e:	2c 50       	subi	r18, 0x0C	; 12
     870:	22 30       	cpi	r18, 0x02	; 2
     872:	a8 f4       	brcc	.+42     	; 0x89e <_ZN10LocoPacket7send_B2Ejb+0x80>
     874:	26 e0       	ldi	r18, 0x06	; 6
     876:	30 e0       	ldi	r19, 0x00	; 0
     878:	14 c0       	rjmp	.+40     	; 0x8a2 <_ZN10LocoPacket7send_B2Ejb+0x84>
	uint8_t board = (addr_B2) / 16;
	uint8_t input = (addr_B2) % 16;
	uint16_t result, input_2;
	lnMsg	Ln2TxPacket;

	if (input == 0 || input == 1) input_2 = 0;
     87a:	20 e0       	ldi	r18, 0x00	; 0
     87c:	30 e0       	ldi	r19, 0x00	; 0
     87e:	11 c0       	rjmp	.+34     	; 0x8a2 <_ZN10LocoPacket7send_B2Ejb+0x84>
	else if (input == 2 || input == 3) input_2 = 1;
     880:	21 e0       	ldi	r18, 0x01	; 1
     882:	30 e0       	ldi	r19, 0x00	; 0
     884:	0e c0       	rjmp	.+28     	; 0x8a2 <_ZN10LocoPacket7send_B2Ejb+0x84>
	else if (input == 4 || input == 5) input_2 = 2;
     886:	22 e0       	ldi	r18, 0x02	; 2
     888:	30 e0       	ldi	r19, 0x00	; 0
     88a:	0b c0       	rjmp	.+22     	; 0x8a2 <_ZN10LocoPacket7send_B2Ejb+0x84>
	else if (input == 6 || input == 7) input_2 = 3;
     88c:	23 e0       	ldi	r18, 0x03	; 3
     88e:	30 e0       	ldi	r19, 0x00	; 0
     890:	08 c0       	rjmp	.+16     	; 0x8a2 <_ZN10LocoPacket7send_B2Ejb+0x84>
	else if (input == 8 || input == 9) input_2 = 4;
     892:	24 e0       	ldi	r18, 0x04	; 4
     894:	30 e0       	ldi	r19, 0x00	; 0
     896:	05 c0       	rjmp	.+10     	; 0x8a2 <_ZN10LocoPacket7send_B2Ejb+0x84>
	else if (input == 10 || input == 11) input_2 = 5;
     898:	25 e0       	ldi	r18, 0x05	; 5
     89a:	30 e0       	ldi	r19, 0x00	; 0
     89c:	02 c0       	rjmp	.+4      	; 0x8a2 <_ZN10LocoPacket7send_B2Ejb+0x84>
	else if (input == 12 || input == 13) input_2 = 6;
	else if (input == 14 || input == 15) input_2 = 7;
     89e:	27 e0       	ldi	r18, 0x07	; 7
     8a0:	30 e0       	ldi	r19, 0x00	; 0
	else input_2 = 0;

	result = board;                       //    [0,0,0,0,0,0,0,0][B7,B6,B5,B4,B3,B2,B1,B0]
	result <<= 3;                         //    [0,0,0,0,0,B7,B6,B5][B4,B3,B2,B1,B0,0,0,0]
     8a2:	99 27       	eor	r25, r25
     8a4:	53 e0       	ldi	r21, 0x03	; 3
     8a6:	88 0f       	add	r24, r24
     8a8:	99 1f       	adc	r25, r25
     8aa:	5a 95       	dec	r21
     8ac:	e1 f7       	brne	.-8      	; 0x8a6 <_ZN10LocoPacket7send_B2Ejb+0x88>
	result += input_2;                    //	[0,0,0,0,0,B7,B6,B5][B4,B3,B2,B1,B0,I2,I1,I0] == [0,0,0,0,0,A10,A9,A8][A7,A6,A5,A4,A3,A2,A1,A0]
     8ae:	82 0f       	add	r24, r18
     8b0:	93 1f       	adc	r25, r19

	Ln2TxPacket.data[0] = 0xB2;
     8b2:	22 eb       	ldi	r18, 0xB2	; 178
     8b4:	29 83       	std	Y+1, r18	; 0x01
	Ln2TxPacket.data[1] = (uint8_t)(result & 0x7F);  //	0b01111111			- select A6....A0
     8b6:	28 2f       	mov	r18, r24
     8b8:	2f 77       	andi	r18, 0x7F	; 127
     8ba:	2a 83       	std	Y+2, r18	; 0x02
	Ln2TxPacket.data[2] = (uint8_t)(result >> 7);    //	0b11110000000 >> 7	- select A10...A7
     8bc:	88 0f       	add	r24, r24
     8be:	89 2f       	mov	r24, r25
     8c0:	88 1f       	adc	r24, r24
     8c2:	99 0b       	sbc	r25, r25
     8c4:	91 95       	neg	r25

	if (state)
     8c6:	41 11       	cpse	r20, r1
	Ln2TxPacket.data[2] |= 0x10; // Set L
     8c8:	80 61       	ori	r24, 0x10	; 16
     8ca:	8b 83       	std	Y+3, r24	; 0x03

	if (input == 1 || input == 3 || input == 5 || input == 7 || input == 9 || input == 11 || input == 13 || input == 15)
     8cc:	69 70       	andi	r22, 0x09	; 9
     8ce:	61 30       	cpi	r22, 0x01	; 1
     8d0:	11 f0       	breq	.+4      	; 0x8d6 <_ZN10LocoPacket7send_B2Ejb+0xb8>
     8d2:	69 30       	cpi	r22, 0x09	; 9
     8d4:	19 f4       	brne	.+6      	; 0x8dc <_ZN10LocoPacket7send_B2Ejb+0xbe>
	Ln2TxPacket.data[2] |= 0x20; // Set I
     8d6:	8b 81       	ldd	r24, Y+3	; 0x03
     8d8:	80 62       	ori	r24, 0x20	; 32
     8da:	8b 83       	std	Y+3, r24	; 0x03

	Ln2TxPacket.data[2] |= 0x40; //  Set X = 1
     8dc:	8b 81       	ldd	r24, Y+3	; 0x03
     8de:	80 64       	ori	r24, 0x40	; 64
     8e0:	8b 83       	std	Y+3, r24	; 0x03

	LocoNet.send(&Ln2TxPacket);
     8e2:	be 01       	movw	r22, r28
     8e4:	6f 5f       	subi	r22, 0xFF	; 255
     8e6:	7f 4f       	sbci	r23, 0xFF	; 255
     8e8:	8b e3       	ldi	r24, 0x3B	; 59
     8ea:	91 e0       	ldi	r25, 0x01	; 1
     8ec:	0e 94 22 07 	call	0xe44	; 0xe44 <_ZN12LocoNetClass4sendEP5lnMsg>
}
     8f0:	60 96       	adiw	r28, 0x10	; 16
     8f2:	0f b6       	in	r0, 0x3f	; 63
     8f4:	f8 94       	cli
     8f6:	de bf       	out	0x3e, r29	; 62
     8f8:	0f be       	out	0x3f, r0	; 63
     8fa:	cd bf       	out	0x3d, r28	; 61
     8fc:	df 91       	pop	r29
     8fe:	cf 91       	pop	r28
     900:	08 95       	ret

00000902 <_ZN10LocoPacket13send_B2_helloEv>:

void LocoPacket::send_B2_hello()
{
	send_B2(LOCO_START_B2_HELLO_BOARDS + ADDR_BOARD, true);
     902:	41 e0       	ldi	r20, 0x01	; 1
     904:	60 e0       	ldi	r22, 0x00	; 0
     906:	70 e0       	ldi	r23, 0x00	; 0
     908:	0c 94 0f 04 	jmp	0x81e	; 0x81e <_ZN10LocoPacket7send_B2Ejb>

0000090c <_ZN10LocoPacket7read_B2Ejb>:
}

#pragma region B2
void LocoPacket::read_B2(uint16_t addr_B2, bool state)
{
	addr_B2--;
     90c:	61 50       	subi	r22, 0x01	; 1
     90e:	71 09       	sbc	r23, r1
	if ( (addr_B2 == LOCO_START_B2_HELLO_BOARDS + ADDR_BOARD) || (addr_B2 == LOCO_FINISH_B2_HELLO) ) {
     910:	19 f0       	breq	.+6      	; 0x918 <_ZN10LocoPacket7read_B2Ejb+0xc>
     912:	67 3c       	cpi	r22, 0xC7	; 199
     914:	71 05       	cpc	r23, r1
     916:	21 f4       	brne	.+8      	; 0x920 <_ZN10LocoPacket7read_B2Ejb+0x14>
		if (state == false) {
     918:	41 11       	cpse	r20, r1
     91a:	02 c0       	rjmp	.+4      	; 0x920 <_ZN10LocoPacket7read_B2Ejb+0x14>
			send_B2_hello();
     91c:	0c 94 81 04 	jmp	0x902	; 0x902 <_ZN10LocoPacket13send_B2_helloEv>
     920:	08 95       	ret

00000922 <_ZN10LocoPacket4readEv>:
LocoPacket::LocoPacket()
{
}

lnMsg* LocoPacket::read()
{
     922:	df 92       	push	r13
     924:	ef 92       	push	r14
     926:	ff 92       	push	r15
     928:	0f 93       	push	r16
     92a:	1f 93       	push	r17
     92c:	cf 93       	push	r28
     92e:	df 93       	push	r29
     930:	cd b7       	in	r28, 0x3d	; 61
     932:	de b7       	in	r29, 0x3e	; 62
     934:	60 97       	sbiw	r28, 0x10	; 16
     936:	0f b6       	in	r0, 0x3f	; 63
     938:	f8 94       	cli
     93a:	de bf       	out	0x3e, r29	; 62
     93c:	0f be       	out	0x3f, r0	; 63
     93e:	cd bf       	out	0x3d, r28	; 61
     940:	8c 01       	movw	r16, r24
					break;
				}
				case 0xBB: {
					if (this->lnrx->data[1] == 0x03) {
						lnMsg Ln2TxPacket;
						Ln2TxPacket.data[0] = 0xE7;
     942:	97 ee       	ldi	r25, 0xE7	; 231
     944:	f9 2e       	mov	r15, r25
						Ln2TxPacket.data[1] = 0x0E;
     946:	2e e0       	ldi	r18, 0x0E	; 14
     948:	e2 2e       	mov	r14, r18
						Ln2TxPacket.data[2] = 0x03;
						Ln2TxPacket.data[3] = 0x00;
						Ln2TxPacket.data[4] = 0x00;
						Ln2TxPacket.data[5] = 0x00;
						Ln2TxPacket.data[6] = 0x00;
						Ln2TxPacket.data[7] = 0x47;
     94a:	37 e4       	ldi	r19, 0x47	; 71
     94c:	d3 2e       	mov	r13, r19
{
}

lnMsg* LocoPacket::read()
{
	while(LocoNet.available() > 0) {
     94e:	8b e3       	ldi	r24, 0x3B	; 59
     950:	91 e0       	ldi	r25, 0x01	; 1
     952:	0e 94 de 06 	call	0xdbc	; 0xdbc <_ZN12LocoNetClass9availableEv>
     956:	88 23       	and	r24, r24
     958:	09 f4       	brne	.+2      	; 0x95c <_ZN10LocoPacket4readEv+0x3a>
     95a:	4e c0       	rjmp	.+156    	; 0x9f8 <_ZN10LocoPacket4readEv+0xd6>
		this->lnrx = LocoNet.receive();
     95c:	8b e3       	ldi	r24, 0x3B	; 59
     95e:	91 e0       	ldi	r25, 0x01	; 1
     960:	0e 94 eb 06 	call	0xdd6	; 0xdd6 <_ZN12LocoNetClass7receiveEv>
     964:	fc 01       	movw	r30, r24
     966:	d8 01       	movw	r26, r16
     968:	8d 93       	st	X+, r24
     96a:	9c 93       	st	X, r25
		if (this->lnrx != NULL) {
     96c:	89 2b       	or	r24, r25
     96e:	b9 f1       	breq	.+110    	; 0x9de <_ZN10LocoPacket4readEv+0xbc>
	
			uint16_t Address = (this->lnrx->srq.sw1 | ( ( this->lnrx->srq.sw2 & 0x0F ) << 7 ));
     970:	81 81       	ldd	r24, Z+1	; 0x01
     972:	42 81       	ldd	r20, Z+2	; 0x02
     974:	64 2f       	mov	r22, r20
     976:	6f 70       	andi	r22, 0x0F	; 15
     978:	b0 e8       	ldi	r27, 0x80	; 128
     97a:	6b 9f       	mul	r22, r27
     97c:	b0 01       	movw	r22, r0
     97e:	11 24       	eor	r1, r1
     980:	68 2b       	or	r22, r24
			if( this->lnrx->sr.command != OPC_INPUT_REP ) {
     982:	90 81       	ld	r25, Z
     984:	92 3b       	cpi	r25, 0xB2	; 178
     986:	19 f0       	breq	.+6      	; 0x98e <_ZN10LocoPacket4readEv+0x6c>
			//uart.print(PSTR("read LocoPack: addr %d\n"), Address);
			//for (uint8_t i = 0; i < 16; i++) {
				//uart.print(PSTR("%d "), this->lnrx->data[i]);
			//}
			//uart.print(PSTR("\n"));
			switch (this->lnrx->data[0]) {
     988:	9b 3b       	cpi	r25, 0xBB	; 187
     98a:	91 f0       	breq	.+36     	; 0x9b0 <_ZN10LocoPacket4readEv+0x8e>
     98c:	e0 cf       	rjmp	.-64     	; 0x94e <_ZN10LocoPacket4readEv+0x2c>
				case 0xB2: {
					Address <<= 1 ;
     98e:	66 0f       	add	r22, r22
     990:	77 1f       	adc	r23, r23
					Address += ( this->lnrx->ir.in2 & OPC_INPUT_REP_SW ) ? 2 : 1 ;
     992:	45 fd       	sbrc	r20, 5
     994:	03 c0       	rjmp	.+6      	; 0x99c <_ZN10LocoPacket4readEv+0x7a>
     996:	81 e0       	ldi	r24, 0x01	; 1
     998:	90 e0       	ldi	r25, 0x00	; 0
     99a:	02 c0       	rjmp	.+4      	; 0x9a0 <_ZN10LocoPacket4readEv+0x7e>
     99c:	82 e0       	ldi	r24, 0x02	; 2
     99e:	90 e0       	ldi	r25, 0x00	; 0
					this->read_B2(Address, (bool)(this->lnrx->ir.in2 & OPC_INPUT_REP_HI));
     9a0:	42 95       	swap	r20
     9a2:	41 70       	andi	r20, 0x01	; 1
     9a4:	68 0f       	add	r22, r24
     9a6:	79 1f       	adc	r23, r25
     9a8:	c8 01       	movw	r24, r16
     9aa:	0e 94 86 04 	call	0x90c	; 0x90c <_ZN10LocoPacket7read_B2Ejb>
					break;
     9ae:	cf cf       	rjmp	.-98     	; 0x94e <_ZN10LocoPacket4readEv+0x2c>
				case 0xB0: {
					this->read_B0(Address, (bool)(this->lnrx->srq.sw2 & OPC_SW_REQ_OUT), (bool)(this->lnrx->srq.sw2 & OPC_SW_REQ_DIR));
					break;
				}
				case 0xBB: {
					if (this->lnrx->data[1] == 0x03) {
     9b0:	83 30       	cpi	r24, 0x03	; 3
     9b2:	69 f6       	brne	.-102    	; 0x94e <_ZN10LocoPacket4readEv+0x2c>
						lnMsg Ln2TxPacket;
						Ln2TxPacket.data[0] = 0xE7;
     9b4:	f9 82       	std	Y+1, r15	; 0x01
						Ln2TxPacket.data[1] = 0x0E;
     9b6:	ea 82       	std	Y+2, r14	; 0x02
						Ln2TxPacket.data[2] = 0x03;
     9b8:	8b 83       	std	Y+3, r24	; 0x03
						Ln2TxPacket.data[3] = 0x00;
     9ba:	1c 82       	std	Y+4, r1	; 0x04
						Ln2TxPacket.data[4] = 0x00;
     9bc:	1d 82       	std	Y+5, r1	; 0x05
						Ln2TxPacket.data[5] = 0x00;
     9be:	1e 82       	std	Y+6, r1	; 0x06
						Ln2TxPacket.data[6] = 0x00;
     9c0:	1f 82       	std	Y+7, r1	; 0x07
						Ln2TxPacket.data[7] = 0x47;
     9c2:	d8 86       	std	Y+8, r13	; 0x08
						Ln2TxPacket.data[8] = 0x00;
     9c4:	19 86       	std	Y+9, r1	; 0x09
						Ln2TxPacket.data[9] = 0x00;
     9c6:	1a 86       	std	Y+10, r1	; 0x0a
						Ln2TxPacket.data[10] = 0x00;
     9c8:	1b 86       	std	Y+11, r1	; 0x0b
						Ln2TxPacket.data[11] = 0x00;
     9ca:	1c 86       	std	Y+12, r1	; 0x0c
						Ln2TxPacket.data[12] = 0x00;
     9cc:	1d 86       	std	Y+13, r1	; 0x0d
						LocoNet.send(&Ln2TxPacket);
     9ce:	be 01       	movw	r22, r28
     9d0:	6f 5f       	subi	r22, 0xFF	; 255
     9d2:	7f 4f       	sbci	r23, 0xFF	; 255
     9d4:	8b e3       	ldi	r24, 0x3B	; 59
     9d6:	91 e0       	ldi	r25, 0x01	; 1
     9d8:	0e 94 22 07 	call	0xe44	; 0xe44 <_ZN12LocoNetClass4sendEP5lnMsg>
     9dc:	b8 cf       	rjmp	.-144    	; 0x94e <_ZN10LocoPacket4readEv+0x2c>
     9de:	80 e0       	ldi	r24, 0x00	; 0
     9e0:	90 e0       	ldi	r25, 0x00	; 0
					}
				}
			}
		} else {
			for (uint8_t i = 0; i < 16; i++) {
				this->lnrx->data[i] = 0x00;
     9e2:	d8 01       	movw	r26, r16
     9e4:	ed 91       	ld	r30, X+
     9e6:	fc 91       	ld	r31, X
     9e8:	e8 0f       	add	r30, r24
     9ea:	f9 1f       	adc	r31, r25
     9ec:	10 82       	st	Z, r1
     9ee:	01 96       	adiw	r24, 0x01	; 1
						LocoNet.send(&Ln2TxPacket);
					}
				}
			}
		} else {
			for (uint8_t i = 0; i < 16; i++) {
     9f0:	80 31       	cpi	r24, 0x10	; 16
     9f2:	91 05       	cpc	r25, r1
     9f4:	b1 f7       	brne	.-20     	; 0x9e2 <_ZN10LocoPacket4readEv+0xc0>
     9f6:	ab cf       	rjmp	.-170    	; 0x94e <_ZN10LocoPacket4readEv+0x2c>
				this->lnrx->data[i] = 0x00;
			}
		}
	}

}
     9f8:	60 96       	adiw	r28, 0x10	; 16
     9fa:	0f b6       	in	r0, 0x3f	; 63
     9fc:	f8 94       	cli
     9fe:	de bf       	out	0x3e, r29	; 62
     a00:	0f be       	out	0x3f, r0	; 63
     a02:	cd bf       	out	0x3d, r28	; 61
     a04:	df 91       	pop	r29
     a06:	cf 91       	pop	r28
     a08:	1f 91       	pop	r17
     a0a:	0f 91       	pop	r16
     a0c:	ff 90       	pop	r15
     a0e:	ef 90       	pop	r14
     a10:	df 90       	pop	r13
     a12:	08 95       	ret

00000a14 <_ZN5TimerC1Ev>:
#include "Timer.h"
#if ENA_MODE_W_EEPROM == 0

Timer::Timer()
{
	this->cnt_1Hz = 0;
     a14:	fc 01       	movw	r30, r24
     a16:	11 82       	std	Z+1, r1	; 0x01
     a18:	10 82       	st	Z, r1
	this->ena_timer_1Hz = false;
     a1a:	12 82       	std	Z+2, r1	; 0x02
	
	TCCR2B |= (0 << CS22) | (1 << CS21) | (0 << CS20);
     a1c:	e1 eb       	ldi	r30, 0xB1	; 177
     a1e:	f0 e0       	ldi	r31, 0x00	; 0
     a20:	80 81       	ld	r24, Z
     a22:	82 60       	ori	r24, 0x02	; 2
     a24:	80 83       	st	Z, r24
	TIMSK2 |= (1 << TOIE2);		//enable interrupt
     a26:	e0 e7       	ldi	r30, 0x70	; 112
     a28:	f0 e0       	ldi	r31, 0x00	; 0
     a2a:	80 81       	ld	r24, Z
     a2c:	81 60       	ori	r24, 0x01	; 1
     a2e:	80 83       	st	Z, r24
	sei();
     a30:	78 94       	sei
     a32:	08 95       	ret

00000a34 <__vector_9>:
}

ISR(TIMER2_OVF_vect)	// F = 16MHz / (8 * 200) = 10 000 Hz
{
     a34:	1f 92       	push	r1
     a36:	0f 92       	push	r0
     a38:	0f b6       	in	r0, 0x3f	; 63
     a3a:	0f 92       	push	r0
     a3c:	11 24       	eor	r1, r1
     a3e:	8f 93       	push	r24
     a40:	9f 93       	push	r25
	TIMSK2 &= ~(1 << TOIE2);			//disable interrupt
     a42:	80 91 70 00 	lds	r24, 0x0070	; 0x800070 <__TEXT_REGION_LENGTH__+0x7f8070>
     a46:	8e 7f       	andi	r24, 0xFE	; 254
     a48:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x7f8070>
	TCNT2 = 0xFF - 220;
     a4c:	83 e2       	ldi	r24, 0x23	; 35
     a4e:	80 93 b2 00 	sts	0x00B2, r24	; 0x8000b2 <__TEXT_REGION_LENGTH__+0x7f80b2>
	if (timer.cnt_1Hz >= 163) {
     a52:	80 91 7b 02 	lds	r24, 0x027B	; 0x80027b <timer>
     a56:	90 91 7c 02 	lds	r25, 0x027C	; 0x80027c <timer+0x1>
     a5a:	83 3a       	cpi	r24, 0xA3	; 163
     a5c:	91 05       	cpc	r25, r1
     a5e:	40 f0       	brcs	.+16     	; 0xa70 <__vector_9+0x3c>
		timer.ena_timer_1Hz = true;
     a60:	81 e0       	ldi	r24, 0x01	; 1
     a62:	80 93 7d 02 	sts	0x027D, r24	; 0x80027d <timer+0x2>
		timer.cnt_1Hz = 0;
     a66:	10 92 7c 02 	sts	0x027C, r1	; 0x80027c <timer+0x1>
     a6a:	10 92 7b 02 	sts	0x027B, r1	; 0x80027b <timer>
     a6e:	05 c0       	rjmp	.+10     	; 0xa7a <__vector_9+0x46>
	} else {
		timer.cnt_1Hz++;
     a70:	01 96       	adiw	r24, 0x01	; 1
     a72:	90 93 7c 02 	sts	0x027C, r25	; 0x80027c <timer+0x1>
     a76:	80 93 7b 02 	sts	0x027B, r24	; 0x80027b <timer>
	}

	TIMSK2 |= (1 << TOIE2);				//enable interrupt
     a7a:	80 91 70 00 	lds	r24, 0x0070	; 0x800070 <__TEXT_REGION_LENGTH__+0x7f8070>
     a7e:	81 60       	ori	r24, 0x01	; 1
     a80:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x7f8070>
}
     a84:	9f 91       	pop	r25
     a86:	8f 91       	pop	r24
     a88:	0f 90       	pop	r0
     a8a:	0f be       	out	0x3f, r0	; 63
     a8c:	0f 90       	pop	r0
     a8e:	1f 90       	pop	r1
     a90:	18 95       	reti

00000a92 <_ZN4UARTC1Ev>:

extern LocoPacket loco;

UART::UART()
{
	this->cnt_rx_read = 0;
     a92:	fc 01       	movw	r30, r24
     a94:	ef 5b       	subi	r30, 0xBF	; 191
     a96:	ff 4f       	sbci	r31, 0xFF	; 255
     a98:	10 82       	st	Z, r1
	this->cnt_rx_save = 0;
     a9a:	31 97       	sbiw	r30, 0x01	; 1
     a9c:	10 82       	st	Z, r1
     a9e:	08 95       	ret

00000aa0 <_ZN4UART5printEPKcz>:
}

void UART::print(const char* typeFormat, ...) {
     aa0:	ef 92       	push	r14
     aa2:	ff 92       	push	r15
     aa4:	0f 93       	push	r16
     aa6:	1f 93       	push	r17
     aa8:	cf 93       	push	r28
     aaa:	df 93       	push	r29
     aac:	cd b7       	in	r28, 0x3d	; 61
     aae:	de b7       	in	r29, 0x3e	; 62
	va_list args;
	va_start(args, typeFormat);
	size_t bufferSize = vsnprintf_P(NULL, 0, typeFormat, args) + 1;
     ab0:	9e 01       	movw	r18, r28
     ab2:	23 5f       	subi	r18, 0xF3	; 243
     ab4:	3f 4f       	sbci	r19, 0xFF	; 255
     ab6:	4b 85       	ldd	r20, Y+11	; 0x0b
     ab8:	5c 85       	ldd	r21, Y+12	; 0x0c
     aba:	60 e0       	ldi	r22, 0x00	; 0
     abc:	70 e0       	ldi	r23, 0x00	; 0
     abe:	80 e0       	ldi	r24, 0x00	; 0
     ac0:	90 e0       	ldi	r25, 0x00	; 0
     ac2:	0e 94 35 12 	call	0x246a	; 0x246a <vsnprintf_P>
     ac6:	01 96       	adiw	r24, 0x01	; 1
     ac8:	7c 01       	movw	r14, r24
	char* buffer = (char*)malloc(bufferSize);
     aca:	0e 94 dc 10 	call	0x21b8	; 0x21b8 <malloc>
     ace:	8c 01       	movw	r16, r24
	if (buffer) {
     ad0:	00 97       	sbiw	r24, 0x00	; 0
     ad2:	81 f0       	breq	.+32     	; 0xaf4 <_ZN4UART5printEPKcz+0x54>
		vsnprintf_P(buffer, bufferSize, typeFormat, args);
     ad4:	9e 01       	movw	r18, r28
     ad6:	23 5f       	subi	r18, 0xF3	; 243
     ad8:	3f 4f       	sbci	r19, 0xFF	; 255
     ada:	4b 85       	ldd	r20, Y+11	; 0x0b
     adc:	5c 85       	ldd	r21, Y+12	; 0x0c
     ade:	b7 01       	movw	r22, r14
     ae0:	0e 94 35 12 	call	0x246a	; 0x246a <vsnprintf_P>
		Serial.print(buffer);
     ae4:	b8 01       	movw	r22, r16
     ae6:	80 e6       	ldi	r24, 0x60	; 96
     ae8:	93 e0       	ldi	r25, 0x03	; 3
     aea:	0e 94 41 0f 	call	0x1e82	; 0x1e82 <_ZN5Print5printEPKc>
		free(buffer);
     aee:	c8 01       	movw	r24, r16
     af0:	0e 94 74 11 	call	0x22e8	; 0x22e8 <free>
	}
	va_end(args);
}
     af4:	df 91       	pop	r29
     af6:	cf 91       	pop	r28
     af8:	1f 91       	pop	r17
     afa:	0f 91       	pop	r16
     afc:	ff 90       	pop	r15
     afe:	ef 90       	pop	r14
     b00:	08 95       	ret

00000b02 <_ZN4UART13clear_buff_rxEv>:


void UART::clear_buff_rx()
{
     b02:	fc 01       	movw	r30, r24
     b04:	9c 01       	movw	r18, r24
     b06:	20 5c       	subi	r18, 0xC0	; 192
     b08:	3f 4f       	sbci	r19, 0xFF	; 255
	for (uint8_t i = 0; i < UART_BUF_RX_SIZE; i++) {
		this->buff_rx[i] = 0;
     b0a:	11 92       	st	Z+, r1
}


void UART::clear_buff_rx()
{
	for (uint8_t i = 0; i < UART_BUF_RX_SIZE; i++) {
     b0c:	e2 17       	cp	r30, r18
     b0e:	f3 07       	cpc	r31, r19
     b10:	e1 f7       	brne	.-8      	; 0xb0a <_ZN4UART13clear_buff_rxEv+0x8>
		this->buff_rx[i] = 0;
	}
	this->cnt_rx_save = 0;
     b12:	10 82       	st	Z, r1
	this->cnt_rx_read = 0;
     b14:	fc 01       	movw	r30, r24
     b16:	ef 5b       	subi	r30, 0xBF	; 191
     b18:	ff 4f       	sbci	r31, 0xFF	; 255
     b1a:	10 82       	st	Z, r1
     b1c:	08 95       	ret

00000b1e <_ZN4UART9read_nameEPKc>:
}

bool UART::read_name(const char* str)
{
     b1e:	cf 93       	push	r28
     b20:	df 93       	push	r29
	uint8_t cnt_rx_read = this->cnt_rx_read;
	if (this->cnt_rx_save >= strlen(str)) {
     b22:	fb 01       	movw	r30, r22
     b24:	01 90       	ld	r0, Z+
     b26:	00 20       	and	r0, r0
     b28:	e9 f7       	brne	.-6      	; 0xb24 <_ZN4UART9read_nameEPKc+0x6>
     b2a:	31 97       	sbiw	r30, 0x01	; 1
     b2c:	e6 1b       	sub	r30, r22
     b2e:	f7 0b       	sbc	r31, r23
     b30:	dc 01       	movw	r26, r24
     b32:	a0 5c       	subi	r26, 0xC0	; 192
     b34:	bf 4f       	sbci	r27, 0xFF	; 255
     b36:	2c 91       	ld	r18, X
     b38:	30 e0       	ldi	r19, 0x00	; 0
     b3a:	2e 17       	cp	r18, r30
     b3c:	3f 07       	cpc	r19, r31
     b3e:	58 f1       	brcs	.+86     	; 0xb96 <_ZN4UART9read_nameEPKc+0x78>
	this->cnt_rx_read = 0;
}

bool UART::read_name(const char* str)
{
	uint8_t cnt_rx_read = this->cnt_rx_read;
     b40:	fc 01       	movw	r30, r24
     b42:	ef 5b       	subi	r30, 0xBF	; 191
     b44:	ff 4f       	sbci	r31, 0xFF	; 255
     b46:	c0 81       	ld	r28, Z
     b48:	30 e0       	ldi	r19, 0x00	; 0
	if (this->cnt_rx_save >= strlen(str)) {
		for (uint8_t i = 0; i < strlen(str); i++, this->cnt_rx_read++) {
     b4a:	43 2f       	mov	r20, r19
     b4c:	50 e0       	ldi	r21, 0x00	; 0
     b4e:	db 01       	movw	r26, r22
     b50:	0d 90       	ld	r0, X+
     b52:	00 20       	and	r0, r0
     b54:	e9 f7       	brne	.-6      	; 0xb50 <_ZN4UART9read_nameEPKc+0x32>
     b56:	11 97       	sbiw	r26, 0x01	; 1
     b58:	a6 1b       	sub	r26, r22
     b5a:	b7 0b       	sbc	r27, r23
			if (this->buff_rx[this->cnt_rx_read] != str[i]) {
				this->cnt_rx_read = cnt_rx_read;
				return 0;
			}
		}
		if (this->buff_rx[this->cnt_rx_read] == 32) {
     b5c:	20 81       	ld	r18, Z

bool UART::read_name(const char* str)
{
	uint8_t cnt_rx_read = this->cnt_rx_read;
	if (this->cnt_rx_save >= strlen(str)) {
		for (uint8_t i = 0; i < strlen(str); i++, this->cnt_rx_read++) {
     b5e:	4a 17       	cp	r20, r26
     b60:	5b 07       	cpc	r21, r27
     b62:	80 f4       	brcc	.+32     	; 0xb84 <_ZN4UART9read_nameEPKc+0x66>
			if (this->buff_rx[this->cnt_rx_read] != str[i]) {
     b64:	dc 01       	movw	r26, r24
     b66:	a2 0f       	add	r26, r18
     b68:	b1 1d       	adc	r27, r1
     b6a:	46 0f       	add	r20, r22
     b6c:	57 1f       	adc	r21, r23
     b6e:	dc 91       	ld	r29, X
     b70:	da 01       	movw	r26, r20
     b72:	4c 91       	ld	r20, X
     b74:	d4 17       	cp	r29, r20
     b76:	11 f0       	breq	.+4      	; 0xb7c <_ZN4UART9read_nameEPKc+0x5e>
				this->cnt_rx_read = cnt_rx_read;
     b78:	c0 83       	st	Z, r28
     b7a:	0d c0       	rjmp	.+26     	; 0xb96 <_ZN4UART9read_nameEPKc+0x78>

bool UART::read_name(const char* str)
{
	uint8_t cnt_rx_read = this->cnt_rx_read;
	if (this->cnt_rx_save >= strlen(str)) {
		for (uint8_t i = 0; i < strlen(str); i++, this->cnt_rx_read++) {
     b7c:	3f 5f       	subi	r19, 0xFF	; 255
     b7e:	2f 5f       	subi	r18, 0xFF	; 255
     b80:	20 83       	st	Z, r18
     b82:	e3 cf       	rjmp	.-58     	; 0xb4a <_ZN4UART9read_nameEPKc+0x2c>
			if (this->buff_rx[this->cnt_rx_read] != str[i]) {
				this->cnt_rx_read = cnt_rx_read;
				return 0;
			}
		}
		if (this->buff_rx[this->cnt_rx_read] == 32) {
     b84:	dc 01       	movw	r26, r24
     b86:	a2 0f       	add	r26, r18
     b88:	b1 1d       	adc	r27, r1
     b8a:	8c 91       	ld	r24, X
     b8c:	80 32       	cpi	r24, 0x20	; 32
     b8e:	29 f4       	brne	.+10     	; 0xb9a <_ZN4UART9read_nameEPKc+0x7c>
			this->cnt_rx_read++;
     b90:	2f 5f       	subi	r18, 0xFF	; 255
     b92:	20 83       	st	Z, r18
     b94:	02 c0       	rjmp	.+4      	; 0xb9a <_ZN4UART9read_nameEPKc+0x7c>
		}
		return 1;
	}
	this->cnt_rx_read = cnt_rx_read;
	return 0;
     b96:	80 e0       	ldi	r24, 0x00	; 0
     b98:	01 c0       	rjmp	.+2      	; 0xb9c <_ZN4UART9read_nameEPKc+0x7e>
			if (this->buff_rx[this->cnt_rx_read] != str[i]) {
				this->cnt_rx_read = cnt_rx_read;
				return 0;
			}
		}
		if (this->buff_rx[this->cnt_rx_read] == 32) {
     b9a:	81 e0       	ldi	r24, 0x01	; 1
		}
		return 1;
	}
	this->cnt_rx_read = cnt_rx_read;
	return 0;
}
     b9c:	df 91       	pop	r29
     b9e:	cf 91       	pop	r28
     ba0:	08 95       	ret

00000ba2 <_ZN4UART8read_numEv>:

uint16_t UART::read_num()
{
     ba2:	cf 92       	push	r12
     ba4:	df 92       	push	r13
     ba6:	ef 92       	push	r14
     ba8:	ff 92       	push	r15
     baa:	0f 93       	push	r16
     bac:	1f 93       	push	r17
     bae:	cf 93       	push	r28
     bb0:	df 93       	push	r29
     bb2:	cd b7       	in	r28, 0x3d	; 61
     bb4:	de b7       	in	r29, 0x3e	; 62
     bb6:	60 97       	sbiw	r28, 0x10	; 16
     bb8:	0f b6       	in	r0, 0x3f	; 63
     bba:	f8 94       	cli
     bbc:	de bf       	out	0x3e, r29	; 62
     bbe:	0f be       	out	0x3f, r0	; 63
     bc0:	cd bf       	out	0x3d, r28	; 61
     bc2:	dc 01       	movw	r26, r24
	char num[16] = {0};
     bc4:	be 01       	movw	r22, r28
     bc6:	6f 5f       	subi	r22, 0xFF	; 255
     bc8:	7f 4f       	sbci	r23, 0xFF	; 255
     bca:	80 e1       	ldi	r24, 0x10	; 16
     bcc:	fb 01       	movw	r30, r22
     bce:	11 92       	st	Z+, r1
     bd0:	8a 95       	dec	r24
     bd2:	e9 f7       	brne	.-6      	; 0xbce <_ZN4UART8read_numEv+0x2c>
	uint16_t n = 0xFFFF;

	for (uint8_t i = 0; i < strlen(this->buff_rx); i++, this->cnt_rx_read++) {
     bd4:	20 e0       	ldi	r18, 0x00	; 0
		if ((this->buff_rx[this->cnt_rx_read] == 0)
     bd6:	8d 01       	movw	r16, r26
     bd8:	0f 5b       	subi	r16, 0xBF	; 191
     bda:	1f 4f       	sbci	r17, 0xFF	; 255
uint16_t UART::read_num()
{
	char num[16] = {0};
	uint16_t n = 0xFFFF;

	for (uint8_t i = 0; i < strlen(this->buff_rx); i++, this->cnt_rx_read++) {
     bdc:	fd 01       	movw	r30, r26
     bde:	01 90       	ld	r0, Z+
     be0:	00 20       	and	r0, r0
     be2:	e9 f7       	brne	.-6      	; 0xbde <_ZN4UART8read_numEv+0x3c>
     be4:	31 97       	sbiw	r30, 0x01	; 1
     be6:	6f 01       	movw	r12, r30
     be8:	ca 1a       	sub	r12, r26
     bea:	db 0a       	sbc	r13, r27
     bec:	42 2f       	mov	r20, r18
     bee:	50 e0       	ldi	r21, 0x00	; 0
     bf0:	4c 15       	cp	r20, r12
     bf2:	5d 05       	cpc	r21, r13
     bf4:	a8 f4       	brcc	.+42     	; 0xc20 <_ZN4UART8read_numEv+0x7e>
		if ((this->buff_rx[this->cnt_rx_read] == 0)
     bf6:	f8 01       	movw	r30, r16
     bf8:	90 81       	ld	r25, Z
     bfa:	7d 01       	movw	r14, r26
     bfc:	e9 0e       	add	r14, r25
     bfe:	f1 1c       	adc	r15, r1
     c00:	f7 01       	movw	r30, r14
     c02:	80 81       	ld	r24, Z
     c04:	38 2f       	mov	r19, r24
     c06:	3f 7d       	andi	r19, 0xDF	; 223
     c08:	11 f4       	brne	.+4      	; 0xc0e <_ZN4UART8read_numEv+0x6c>
		|| (this->buff_rx[this->cnt_rx_read] == 32)) {
			i = strlen(this->buff_rx);
     c0a:	2c 2d       	mov	r18, r12
     c0c:	04 c0       	rjmp	.+8      	; 0xc16 <_ZN4UART8read_numEv+0x74>
			} else {
			num[i] = this->buff_rx[this->cnt_rx_read];
     c0e:	fb 01       	movw	r30, r22
     c10:	e4 0f       	add	r30, r20
     c12:	f5 1f       	adc	r31, r21
     c14:	80 83       	st	Z, r24
uint16_t UART::read_num()
{
	char num[16] = {0};
	uint16_t n = 0xFFFF;

	for (uint8_t i = 0; i < strlen(this->buff_rx); i++, this->cnt_rx_read++) {
     c16:	2f 5f       	subi	r18, 0xFF	; 255
     c18:	9f 5f       	subi	r25, 0xFF	; 255
     c1a:	f8 01       	movw	r30, r16
     c1c:	90 83       	st	Z, r25
     c1e:	de cf       	rjmp	.-68     	; 0xbdc <_ZN4UART8read_numEv+0x3a>
			i = strlen(this->buff_rx);
			} else {
			num[i] = this->buff_rx[this->cnt_rx_read];
		}
	}
	if (strlen(num) != 0) {
     c20:	89 81       	ldd	r24, Y+1	; 0x01
     c22:	88 23       	and	r24, r24
     c24:	21 f0       	breq	.+8      	; 0xc2e <_ZN4UART8read_numEv+0x8c>
		return atoi(num);
     c26:	cb 01       	movw	r24, r22
     c28:	0e 94 fd 11 	call	0x23fa	; 0x23fa <atoi>
     c2c:	02 c0       	rjmp	.+4      	; 0xc32 <_ZN4UART8read_numEv+0x90>
		} else {
		return 0xFFFF;
     c2e:	8f ef       	ldi	r24, 0xFF	; 255
     c30:	9f ef       	ldi	r25, 0xFF	; 255
	}
}
     c32:	60 96       	adiw	r28, 0x10	; 16
     c34:	0f b6       	in	r0, 0x3f	; 63
     c36:	f8 94       	cli
     c38:	de bf       	out	0x3e, r29	; 62
     c3a:	0f be       	out	0x3f, r0	; 63
     c3c:	cd bf       	out	0x3d, r28	; 61
     c3e:	df 91       	pop	r29
     c40:	cf 91       	pop	r28
     c42:	1f 91       	pop	r17
     c44:	0f 91       	pop	r16
     c46:	ff 90       	pop	r15
     c48:	ef 90       	pop	r14
     c4a:	df 90       	pop	r13
     c4c:	cf 90       	pop	r12
     c4e:	08 95       	ret

00000c50 <_ZN4UART9read_commEv>:
		}
	}
}

void UART::read_comm()
{
     c50:	cf 93       	push	r28
     c52:	df 93       	push	r29
     c54:	d8 2f       	mov	r29, r24
     c56:	c9 2f       	mov	r28, r25
	if (read_name("b2 on")) {		//command: [b2 on ][addr_B2]
     c58:	66 e0       	ldi	r22, 0x06	; 6
     c5a:	71 e0       	ldi	r23, 0x01	; 1
     c5c:	0e 94 8f 05 	call	0xb1e	; 0xb1e <_ZN4UART9read_nameEPKc>
     c60:	88 23       	and	r24, r24
     c62:	29 f0       	breq	.+10     	; 0xc6e <_ZN4UART9read_commEv+0x1e>
		uint16_t addr_B2 = read_num();
     c64:	8d 2f       	mov	r24, r29
     c66:	9c 2f       	mov	r25, r28
     c68:	0e 94 d1 05 	call	0xba2	; 0xba2 <_ZN4UART8read_numEv>
     c6c:	14 c0       	rjmp	.+40     	; 0xc96 <_ZN4UART9read_commEv+0x46>

	} else if (read_name("b2 off")) {		//command: [b2 off ][addr_B2]
     c6e:	6c e0       	ldi	r22, 0x0C	; 12
     c70:	71 e0       	ldi	r23, 0x01	; 1
     c72:	8d 2f       	mov	r24, r29
     c74:	9c 2f       	mov	r25, r28
     c76:	0e 94 8f 05 	call	0xb1e	; 0xb1e <_ZN4UART9read_nameEPKc>
     c7a:	81 11       	cpse	r24, r1
     c7c:	f3 cf       	rjmp	.-26     	; 0xc64 <_ZN4UART9read_commEv+0x14>
		uint16_t addr_B2 = read_num();

	} else {
		print(PSTR("comm: undefined command\n"));
     c7e:	8e ec       	ldi	r24, 0xCE	; 206
     c80:	90 e0       	ldi	r25, 0x00	; 0
     c82:	9f 93       	push	r25
     c84:	8f 93       	push	r24
     c86:	cf 93       	push	r28
     c88:	df 93       	push	r29
     c8a:	0e 94 50 05 	call	0xaa0	; 0xaa0 <_ZN4UART5printEPKcz>
     c8e:	0f 90       	pop	r0
     c90:	0f 90       	pop	r0
     c92:	0f 90       	pop	r0
     c94:	0f 90       	pop	r0
	}
	this->clear_buff_rx();
     c96:	8d 2f       	mov	r24, r29
     c98:	9c 2f       	mov	r25, r28
}
     c9a:	df 91       	pop	r29
     c9c:	cf 91       	pop	r28
		uint16_t addr_B2 = read_num();

	} else {
		print(PSTR("comm: undefined command\n"));
	}
	this->clear_buff_rx();
     c9e:	0c 94 81 05 	jmp	0xb02	; 0xb02 <_ZN4UART13clear_buff_rxEv>

00000ca2 <_ZN4UART4readEv>:
		return 0xFFFF;
	}
}

void UART::read(void)
{
     ca2:	0f 93       	push	r16
     ca4:	1f 93       	push	r17
     ca6:	cf 93       	push	r28
     ca8:	df 93       	push	r29
     caa:	ec 01       	movw	r28, r24
	if (Serial.available() > 0) {
     cac:	80 e6       	ldi	r24, 0x60	; 96
     cae:	93 e0       	ldi	r25, 0x03	; 3
     cb0:	0e 94 14 0d 	call	0x1a28	; 0x1a28 <_ZN14HardwareSerial9availableEv>
     cb4:	18 16       	cp	r1, r24
     cb6:	19 06       	cpc	r1, r25
     cb8:	0c f0       	brlt	.+2      	; 0xcbc <_ZN4UART4readEv+0x1a>
     cba:	42 c0       	rjmp	.+132    	; 0xd40 <_ZN4UART4readEv+0x9e>
		uint8_t data = Serial.read();
     cbc:	80 e6       	ldi	r24, 0x60	; 96
     cbe:	93 e0       	ldi	r25, 0x03	; 3
     cc0:	0e 94 2e 0d 	call	0x1a5c	; 0x1a5c <_ZN14HardwareSerial4readEv>
		if ((data != 13) && (data != 10)) {
     cc4:	8d 30       	cpi	r24, 0x0D	; 13
     cc6:	e1 f1       	breq	.+120    	; 0xd40 <_ZN4UART4readEv+0x9e>
     cc8:	8a 30       	cpi	r24, 0x0A	; 10
     cca:	19 f1       	breq	.+70     	; 0xd12 <_ZN4UART4readEv+0x70>
			this->buff_rx[this->cnt_rx_save] = data;
     ccc:	8e 01       	movw	r16, r28
     cce:	00 5c       	subi	r16, 0xC0	; 192
     cd0:	1f 4f       	sbci	r17, 0xFF	; 255
     cd2:	f8 01       	movw	r30, r16
     cd4:	90 81       	ld	r25, Z
     cd6:	fe 01       	movw	r30, r28
     cd8:	e9 0f       	add	r30, r25
     cda:	f1 1d       	adc	r31, r1
     cdc:	80 83       	st	Z, r24
			this->cnt_rx_save++;
     cde:	81 e0       	ldi	r24, 0x01	; 1
     ce0:	89 0f       	add	r24, r25
     ce2:	f8 01       	movw	r30, r16
     ce4:	80 83       	st	Z, r24
			if (this->cnt_rx_save == UART_BUF_RX_MASK) {
     ce6:	8f 33       	cpi	r24, 0x3F	; 63
     ce8:	79 f4       	brne	.+30     	; 0xd08 <_ZN4UART4readEv+0x66>
				print(PSTR("comm: buffer overflow\n"));
     cea:	81 ef       	ldi	r24, 0xF1	; 241
     cec:	90 e0       	ldi	r25, 0x00	; 0
     cee:	9f 93       	push	r25
     cf0:	8f 93       	push	r24
     cf2:	df 93       	push	r29
     cf4:	cf 93       	push	r28
     cf6:	0e 94 50 05 	call	0xaa0	; 0xaa0 <_ZN4UART5printEPKcz>
				this->clear_buff_rx();
     cfa:	ce 01       	movw	r24, r28
     cfc:	0e 94 81 05 	call	0xb02	; 0xb02 <_ZN4UART13clear_buff_rxEv>
     d00:	0f 90       	pop	r0
     d02:	0f 90       	pop	r0
     d04:	0f 90       	pop	r0
     d06:	0f 90       	pop	r0
			}
			this->cnt_rx_save &= UART_BUF_RX_MASK;
     d08:	f8 01       	movw	r30, r16
     d0a:	80 81       	ld	r24, Z
     d0c:	8f 73       	andi	r24, 0x3F	; 63
     d0e:	80 83       	st	Z, r24
     d10:	17 c0       	rjmp	.+46     	; 0xd40 <_ZN4UART4readEv+0x9e>
			} else if (data == 10) {
			print(PSTR("comm: %s\n"), this->buff_rx);
     d12:	df 93       	push	r29
     d14:	cf 93       	push	r28
     d16:	87 ee       	ldi	r24, 0xE7	; 231
     d18:	90 e0       	ldi	r25, 0x00	; 0
     d1a:	9f 93       	push	r25
     d1c:	8f 93       	push	r24
     d1e:	df 93       	push	r29
     d20:	cf 93       	push	r28
     d22:	0e 94 50 05 	call	0xaa0	; 0xaa0 <_ZN4UART5printEPKcz>
			read_comm();
     d26:	0f 90       	pop	r0
     d28:	0f 90       	pop	r0
     d2a:	0f 90       	pop	r0
     d2c:	0f 90       	pop	r0
     d2e:	0f 90       	pop	r0
     d30:	0f 90       	pop	r0
     d32:	ce 01       	movw	r24, r28
		}
	}
}
     d34:	df 91       	pop	r29
     d36:	cf 91       	pop	r28
     d38:	1f 91       	pop	r17
     d3a:	0f 91       	pop	r16
				this->clear_buff_rx();
			}
			this->cnt_rx_save &= UART_BUF_RX_MASK;
			} else if (data == 10) {
			print(PSTR("comm: %s\n"), this->buff_rx);
			read_comm();
     d3c:	0c 94 28 06 	jmp	0xc50	; 0xc50 <_ZN4UART9read_commEv>
		}
	}
}
     d40:	df 91       	pop	r29
     d42:	cf 91       	pop	r28
     d44:	1f 91       	pop	r17
     d46:	0f 91       	pop	r16
     d48:	08 95       	ret

00000d4a <_ZN12LocoNetClass8setTxPinEh>:
		lnMsg* m = (lnMsg *)&(LnBuffer.Buf[ LnBuffer.ReadIndex ]);
		return getLnMsgSize(m);
  } 
  else
		return 0;
}
     d4a:	cf 93       	push	r28
     d4c:	c6 2f       	mov	r28, r22
     d4e:	61 e0       	ldi	r22, 0x01	; 1
     d50:	8c 2f       	mov	r24, r28
     d52:	0e 94 49 10 	call	0x2092	; 0x2092 <pinMode>
     d56:	6c 2f       	mov	r22, r28
     d58:	70 e0       	ldi	r23, 0x00	; 0
     d5a:	fb 01       	movw	r30, r22
     d5c:	ed 5b       	subi	r30, 0xBD	; 189
     d5e:	fe 4f       	sbci	r31, 0xFE	; 254
     d60:	24 91       	lpm	r18, Z
     d62:	fb 01       	movw	r30, r22
     d64:	e9 5a       	subi	r30, 0xA9	; 169
     d66:	fe 4f       	sbci	r31, 0xFE	; 254
     d68:	e4 91       	lpm	r30, Z
     d6a:	f0 e0       	ldi	r31, 0x00	; 0
     d6c:	ee 0f       	add	r30, r30
     d6e:	ff 1f       	adc	r31, r31
     d70:	e5 59       	subi	r30, 0x95	; 149
     d72:	fe 4f       	sbci	r31, 0xFE	; 254
     d74:	45 91       	lpm	r20, Z+
     d76:	54 91       	lpm	r21, Z
     d78:	60 e0       	ldi	r22, 0x00	; 0
     d7a:	91 e0       	ldi	r25, 0x01	; 1
     d7c:	81 e0       	ldi	r24, 0x01	; 1
     d7e:	92 17       	cp	r25, r18
     d80:	41 f0       	breq	.+16     	; 0xd92 <_ZN12LocoNetClass8setTxPinEh+0x48>
     d82:	6f 5f       	subi	r22, 0xFF	; 255
     d84:	98 2f       	mov	r25, r24
     d86:	06 2e       	mov	r0, r22
     d88:	01 c0       	rjmp	.+2      	; 0xd8c <_ZN12LocoNetClass8setTxPinEh+0x42>
     d8a:	99 0f       	add	r25, r25
     d8c:	0a 94       	dec	r0
     d8e:	ea f7       	brpl	.-6      	; 0xd8a <_ZN12LocoNetClass8setTxPinEh+0x40>
     d90:	f6 cf       	rjmp	.-20     	; 0xd7e <_ZN12LocoNetClass8setTxPinEh+0x34>
     d92:	ca 01       	movw	r24, r20
     d94:	cf 91       	pop	r28
     d96:	0c 94 3f 08 	jmp	0x107e	; 0x107e <_Z15setTxPortAndPinPVhh>

00000d9a <_ZN12LocoNetClass4initEh>:
     d9a:	1f 93       	push	r17
     d9c:	cf 93       	push	r28
     d9e:	df 93       	push	r29
     da0:	ec 01       	movw	r28, r24
     da2:	16 2f       	mov	r17, r22
     da4:	0e 94 25 07 	call	0xe4a	; 0xe4a <initLnBuf>
     da8:	61 2f       	mov	r22, r17
     daa:	ce 01       	movw	r24, r28
     dac:	0e 94 a5 06 	call	0xd4a	; 0xd4a <_ZN12LocoNetClass8setTxPinEh>
     db0:	ce 01       	movw	r24, r28
     db2:	df 91       	pop	r29
     db4:	cf 91       	pop	r28
     db6:	1f 91       	pop	r17
     db8:	0c 94 c7 09 	jmp	0x138e	; 0x138e <_Z19initLocoNetHardwareP5LnBuf>

00000dbc <_ZN12LocoNetClass9availableEv>:
     dbc:	dc 01       	movw	r26, r24
     dbe:	a6 50       	subi	r26, 0x06	; 6
     dc0:	bf 4f       	sbci	r27, 0xFF	; 255
     dc2:	fc 01       	movw	r30, r24
     dc4:	e5 50       	subi	r30, 0x05	; 5
     dc6:	ff 4f       	sbci	r31, 0xFF	; 255
     dc8:	81 e0       	ldi	r24, 0x01	; 1
     dca:	2c 91       	ld	r18, X
     dcc:	90 81       	ld	r25, Z
     dce:	29 13       	cpse	r18, r25
     dd0:	01 c0       	rjmp	.+2      	; 0xdd4 <_ZN12LocoNetClass9availableEv+0x18>
     dd2:	80 e0       	ldi	r24, 0x00	; 0
     dd4:	08 95       	ret

00000dd6 <_ZN12LocoNetClass7receiveEv>:

lnMsg* LocoNetClass::receive(void)
{
  return recvLnMsg(&LnBuffer);
     dd6:	0c 94 2e 07 	jmp	0xe5c	; 0xe5c <recvLnMsg>

00000dda <_ZN12LocoNetClass4sendEP5lnMsgh>:
    LN_UNKNOWN -      Indicates an abnormal exit condition for the send attempt.
                        In this case, it is recommended to make another send 
                        attempt.
*/
LN_STATUS LocoNetClass::send(lnMsg *pPacket, uint8_t ucPrioDelay)
{
     dda:	cf 92       	push	r12
     ddc:	df 92       	push	r13
     dde:	ff 92       	push	r15
     de0:	0f 93       	push	r16
     de2:	1f 93       	push	r17
     de4:	cf 93       	push	r28
     de6:	df 93       	push	r29
     de8:	ec 01       	movw	r28, r24
     dea:	6b 01       	movw	r12, r22
     dec:	14 2f       	mov	r17, r20
     dee:	09 e1       	ldi	r16, 0x19	; 25
     df0:	ff 24       	eor	r15, r15
     df2:	f3 94       	inc	r15

    // wait previous traffic and than prio delay and than try tx
    ucWaitForEnterBackoff = 1;  // don't want to abort do/while loop before
    do                          // we did not see the backoff state once
    {
      enReturn = sendLocoNetPacketTry(pPacket, ucPrioDelay);
     df4:	61 2f       	mov	r22, r17
     df6:	c6 01       	movw	r24, r12
     df8:	0e 94 f0 09 	call	0x13e0	; 0x13e0 <_Z20sendLocoNetPacketTryP5lnMsgh>

      if (enReturn == LN_DONE)  // success?
     dfc:	83 30       	cpi	r24, 0x03	; 3
     dfe:	c9 f0       	breq	.+50     	; 0xe32 <_ZN12LocoNetClass4sendEP5lnMsgh+0x58>
        return LN_DONE;

      if (enReturn == LN_PRIO_BACKOFF)
     e00:	81 30       	cpi	r24, 0x01	; 1
     e02:	11 f4       	brne	.+4      	; 0xe08 <_ZN12LocoNetClass4sendEP5lnMsgh+0x2e>
        ucWaitForEnterBackoff = 0; // now entered backoff -> next state != LN_BACKOFF is worth incrementing the try counter
     e04:	f1 2c       	mov	r15, r1
     e06:	f6 cf       	rjmp	.-20     	; 0xdf4 <_ZN12LocoNetClass4sendEP5lnMsgh+0x1a>
    }
    while ((enReturn == LN_CD_BACKOFF) ||                             // waiting CD backoff
    (enReturn == LN_PRIO_BACKOFF) ||                           // waiting master+prio backoff
     e08:	82 30       	cpi	r24, 0x02	; 2
     e0a:	a0 f3       	brcs	.-24     	; 0xdf4 <_ZN12LocoNetClass4sendEP5lnMsgh+0x1a>
     e0c:	82 30       	cpi	r24, 0x02	; 2
     e0e:	11 f4       	brne	.+4      	; 0xe14 <_ZN12LocoNetClass4sendEP5lnMsgh+0x3a>
    ((enReturn == LN_NETWORK_BUSY) && ucWaitForEnterBackoff)); // or within any traffic unfinished
     e10:	f1 10       	cpse	r15, r1
     e12:	ee cf       	rjmp	.-36     	; 0xdf0 <_ZN12LocoNetClass4sendEP5lnMsgh+0x16>
    // failed -> next try going to higher prio = smaller prio delay
    if (ucPrioDelay > LN_BACKOFF_MIN)
     e14:	1b 31       	cpi	r17, 0x1B	; 27
     e16:	08 f0       	brcs	.+2      	; 0xe1a <_ZN12LocoNetClass4sendEP5lnMsgh+0x40>
      ucPrioDelay--;
     e18:	11 50       	subi	r17, 0x01	; 1
     e1a:	01 50       	subi	r16, 0x01	; 1
{
  unsigned char ucTry;
  LN_STATUS enReturn;
  unsigned char ucWaitForEnterBackoff;

  for (ucTry = 0; ucTry < LN_TX_RETRIES_MAX; ucTry++)
     e1c:	49 f7       	brne	.-46     	; 0xdf0 <_ZN12LocoNetClass4sendEP5lnMsgh+0x16>
    ((enReturn == LN_NETWORK_BUSY) && ucWaitForEnterBackoff)); // or within any traffic unfinished
    // failed -> next try going to higher prio = smaller prio delay
    if (ucPrioDelay > LN_BACKOFF_MIN)
      ucPrioDelay--;
  }
  LnBuffer.Stats.TxErrors++ ;
     e1e:	fe 01       	movw	r30, r28
     e20:	eb 5f       	subi	r30, 0xFB	; 251
     e22:	fe 4f       	sbci	r31, 0xFE	; 254
     e24:	80 81       	ld	r24, Z
     e26:	91 81       	ldd	r25, Z+1	; 0x01
     e28:	01 96       	adiw	r24, 0x01	; 1
     e2a:	91 83       	std	Z+1, r25	; 0x01
     e2c:	80 83       	st	Z, r24
  return LN_RETRY_ERROR;
     e2e:	86 e0       	ldi	r24, 0x06	; 6
     e30:	01 c0       	rjmp	.+2      	; 0xe34 <_ZN12LocoNetClass4sendEP5lnMsgh+0x5a>
    do                          // we did not see the backoff state once
    {
      enReturn = sendLocoNetPacketTry(pPacket, ucPrioDelay);

      if (enReturn == LN_DONE)  // success?
        return LN_DONE;
     e32:	83 e0       	ldi	r24, 0x03	; 3
    if (ucPrioDelay > LN_BACKOFF_MIN)
      ucPrioDelay--;
  }
  LnBuffer.Stats.TxErrors++ ;
  return LN_RETRY_ERROR;
}
     e34:	df 91       	pop	r29
     e36:	cf 91       	pop	r28
     e38:	1f 91       	pop	r17
     e3a:	0f 91       	pop	r16
     e3c:	ff 90       	pop	r15
     e3e:	df 90       	pop	r13
     e40:	cf 90       	pop	r12
     e42:	08 95       	ret

00000e44 <_ZN12LocoNetClass4sendEP5lnMsg>:
                        In this case, it is recommended to make another send 
                        attempt.
*/
LN_STATUS LocoNetClass::send(lnMsg *pPacket)
{
  return send(pPacket, LN_BACKOFF_INITIAL);
     e44:	4e e2       	ldi	r20, 0x2E	; 46
     e46:	0c 94 ed 06 	jmp	0xdda	; 0xdda <_ZN12LocoNetClass4sendEP5lnMsgh>

00000e4a <initLnBuf>:
}

LnBufStats *getLnBufStats( LnBuf *Buffer )
{
  return &(Buffer->Stats) ;
}
     e4a:	29 e0       	ldi	r18, 0x09	; 9
     e4c:	31 e0       	ldi	r19, 0x01	; 1
     e4e:	fc 01       	movw	r30, r24
     e50:	a9 01       	movw	r20, r18
     e52:	11 92       	st	Z+, r1
     e54:	41 50       	subi	r20, 0x01	; 1
     e56:	50 40       	sbci	r21, 0x00	; 0
     e58:	e1 f7       	brne	.-8      	; 0xe52 <initLnBuf+0x8>
     e5a:	08 95       	ret

00000e5c <recvLnMsg>:
     e5c:	2f 92       	push	r2
     e5e:	3f 92       	push	r3
     e60:	4f 92       	push	r4
     e62:	5f 92       	push	r5
     e64:	6f 92       	push	r6
     e66:	7f 92       	push	r7
     e68:	8f 92       	push	r8
     e6a:	9f 92       	push	r9
     e6c:	af 92       	push	r10
     e6e:	bf 92       	push	r11
     e70:	cf 92       	push	r12
     e72:	df 92       	push	r13
     e74:	ef 92       	push	r14
     e76:	ff 92       	push	r15
     e78:	0f 93       	push	r16
     e7a:	1f 93       	push	r17
     e7c:	cf 93       	push	r28
     e7e:	df 93       	push	r29
     e80:	00 d0       	rcall	.+0      	; 0xe82 <recvLnMsg+0x26>
     e82:	00 d0       	rcall	.+0      	; 0xe84 <recvLnMsg+0x28>
     e84:	cd b7       	in	r28, 0x3d	; 61
     e86:	de b7       	in	r29, 0x3e	; 62
     e88:	9c 83       	std	Y+4, r25	; 0x04
     e8a:	8b 83       	std	Y+3, r24	; 0x03
     e8c:	7c 01       	movw	r14, r24
     e8e:	8b ef       	ldi	r24, 0xFB	; 251
     e90:	e8 0e       	add	r14, r24
     e92:	f1 1c       	adc	r15, r1
     e94:	6b 80       	ldd	r6, Y+3	; 0x03
     e96:	7c 80       	ldd	r7, Y+4	; 0x04
     e98:	9a ef       	ldi	r25, 0xFA	; 250
     e9a:	69 0e       	add	r6, r25
     e9c:	71 1c       	adc	r7, r1
     e9e:	0b 81       	ldd	r16, Y+3	; 0x03
     ea0:	1c 81       	ldd	r17, Y+4	; 0x04
     ea2:	04 50       	subi	r16, 0x04	; 4
     ea4:	1f 4f       	sbci	r17, 0xFF	; 255
     ea6:	eb 81       	ldd	r30, Y+3	; 0x03
     ea8:	fc 81       	ldd	r31, Y+4	; 0x04
     eaa:	e3 50       	subi	r30, 0x03	; 3
     eac:	ff 4f       	sbci	r31, 0xFF	; 255
     eae:	6f 01       	movw	r12, r30
     eb0:	8b 81       	ldd	r24, Y+3	; 0x03
     eb2:	9c 81       	ldd	r25, Y+4	; 0x04
     eb4:	82 50       	subi	r24, 0x02	; 2
     eb6:	9f 4f       	sbci	r25, 0xFF	; 255
     eb8:	4c 01       	movw	r8, r24
     eba:	8a ef       	ldi	r24, 0xFA	; 250
     ebc:	28 2e       	mov	r2, r24
     ebe:	ab 80       	ldd	r10, Y+3	; 0x03
     ec0:	bc 80       	ldd	r11, Y+4	; 0x04
     ec2:	91 e0       	ldi	r25, 0x01	; 1
     ec4:	a9 0e       	add	r10, r25
     ec6:	b9 1e       	adc	r11, r25
     ec8:	eb 81       	ldd	r30, Y+3	; 0x03
     eca:	fc 81       	ldd	r31, Y+4	; 0x04
     ecc:	e1 50       	subi	r30, 0x01	; 1
     ece:	ff 4f       	sbci	r31, 0xFF	; 255
     ed0:	fa 83       	std	Y+2, r31	; 0x02
     ed2:	e9 83       	std	Y+1, r30	; 0x01
     ed4:	f7 01       	movw	r30, r14
     ed6:	80 81       	ld	r24, Z
     ed8:	f3 01       	movw	r30, r6
     eda:	90 81       	ld	r25, Z
     edc:	89 17       	cp	r24, r25
     ede:	09 f4       	brne	.+2      	; 0xee2 <recvLnMsg+0x86>
     ee0:	9d c0       	rjmp	.+314    	; 0x101c <recvLnMsg+0x1c0>
     ee2:	eb 81       	ldd	r30, Y+3	; 0x03
     ee4:	fc 81       	ldd	r31, Y+4	; 0x04
     ee6:	e8 0f       	add	r30, r24
     ee8:	f1 1d       	adc	r31, r1
     eea:	30 80       	ld	r3, Z
     eec:	37 fe       	sbrs	r3, 7
     eee:	1e c0       	rjmp	.+60     	; 0xf2c <recvLnMsg+0xd0>
     ef0:	f8 01       	movw	r30, r16
     ef2:	90 81       	ld	r25, Z
     ef4:	89 17       	cp	r24, r25
     ef6:	39 f0       	breq	.+14     	; 0xf06 <recvLnMsg+0xaa>
     ef8:	f5 01       	movw	r30, r10
     efa:	20 81       	ld	r18, Z
     efc:	31 81       	ldd	r19, Z+1	; 0x01
     efe:	2f 5f       	subi	r18, 0xFF	; 255
     f00:	3f 4f       	sbci	r19, 0xFF	; 255
     f02:	31 83       	std	Z+1, r19	; 0x01
     f04:	20 83       	st	Z, r18
     f06:	f8 01       	movw	r30, r16
     f08:	80 83       	st	Z, r24
     f0a:	8f ef       	ldi	r24, 0xFF	; 255
     f0c:	f6 01       	movw	r30, r12
     f0e:	80 83       	st	Z, r24
     f10:	83 2d       	mov	r24, r3
     f12:	80 76       	andi	r24, 0x60	; 96
     f14:	80 36       	cpi	r24, 0x60	; 96
     f16:	21 f0       	breq	.+8      	; 0xf20 <recvLnMsg+0xc4>
     f18:	82 95       	swap	r24
     f1a:	8f 70       	andi	r24, 0x0F	; 15
     f1c:	8e 5f       	subi	r24, 0xFE	; 254
     f1e:	01 c0       	rjmp	.+2      	; 0xf22 <recvLnMsg+0xc6>
     f20:	80 e0       	ldi	r24, 0x00	; 0
     f22:	f4 01       	movw	r30, r8
     f24:	80 83       	st	Z, r24
     f26:	81 11       	cpse	r24, r1
     f28:	06 c0       	rjmp	.+12     	; 0xf36 <recvLnMsg+0xda>
     f2a:	42 c0       	rjmp	.+132    	; 0xfb0 <recvLnMsg+0x154>
     f2c:	f4 01       	movw	r30, r8
     f2e:	80 81       	ld	r24, Z
     f30:	81 11       	cpse	r24, r1
     f32:	3e c0       	rjmp	.+124    	; 0xfb0 <recvLnMsg+0x154>
     f34:	30 82       	st	Z, r3
     f36:	f8 01       	movw	r30, r16
     f38:	20 81       	ld	r18, Z
     f3a:	f4 01       	movw	r30, r8
     f3c:	30 81       	ld	r19, Z
     f3e:	82 2f       	mov	r24, r18
     f40:	90 e0       	ldi	r25, 0x00	; 0
     f42:	83 0f       	add	r24, r19
     f44:	91 1d       	adc	r25, r1
     f46:	8b 3f       	cpi	r24, 0xFB	; 251
     f48:	91 05       	cpc	r25, r1
     f4a:	94 f1       	brlt	.+100    	; 0xfb0 <recvLnMsg+0x154>
     f4c:	42 2c       	mov	r4, r2
     f4e:	42 1a       	sub	r4, r18
     f50:	f8 94       	cli
     f52:	f3 01       	movw	r30, r6
     f54:	40 81       	ld	r20, Z
     f56:	f8 01       	movw	r30, r16
     f58:	80 81       	ld	r24, Z
     f5a:	84 17       	cp	r24, r20
     f5c:	08 f0       	brcs	.+2      	; 0xf60 <recvLnMsg+0x104>
     f5e:	61 c0       	rjmp	.+194    	; 0x1022 <recvLnMsg+0x1c6>
     f60:	f4 2f       	mov	r31, r20
     f62:	f8 1b       	sub	r31, r24
     f64:	8f 2f       	mov	r24, r31
     f66:	f3 01       	movw	r30, r6
     f68:	80 83       	st	Z, r24
     f6a:	78 94       	sei
     f6c:	f8 01       	movw	r30, r16
     f6e:	80 81       	ld	r24, Z
     f70:	48 17       	cp	r20, r24
     f72:	08 f0       	brcs	.+2      	; 0xf76 <recvLnMsg+0x11a>
     f74:	59 c0       	rjmp	.+178    	; 0x1028 <recvLnMsg+0x1cc>
     f76:	51 2c       	mov	r5, r1
     f78:	50 e0       	ldi	r21, 0x00	; 0
     f7a:	6b 81       	ldd	r22, Y+3	; 0x03
     f7c:	7c 81       	ldd	r23, Y+4	; 0x04
     f7e:	cb 01       	movw	r24, r22
     f80:	84 0d       	add	r24, r4
     f82:	95 1d       	adc	r25, r5
     f84:	0e 94 1b 12 	call	0x2436	; 0x2436 <memmove>
     f88:	f8 01       	movw	r30, r16
     f8a:	80 81       	ld	r24, Z
     f8c:	6b 81       	ldd	r22, Y+3	; 0x03
     f8e:	7c 81       	ldd	r23, Y+4	; 0x04
     f90:	68 0f       	add	r22, r24
     f92:	71 1d       	adc	r23, r1
     f94:	a2 01       	movw	r20, r4
     f96:	8b 81       	ldd	r24, Y+3	; 0x03
     f98:	9c 81       	ldd	r25, Y+4	; 0x04
     f9a:	0e 94 1b 12 	call	0x2436	; 0x2436 <memmove>
     f9e:	f7 01       	movw	r30, r14
     fa0:	80 81       	ld	r24, Z
     fa2:	f8 01       	movw	r30, r16
     fa4:	90 81       	ld	r25, Z
     fa6:	89 1b       	sub	r24, r25
     fa8:	f7 01       	movw	r30, r14
     faa:	80 83       	st	Z, r24
     fac:	f8 01       	movw	r30, r16
     fae:	10 82       	st	Z, r1
     fb0:	f7 01       	movw	r30, r14
     fb2:	80 81       	ld	r24, Z
     fb4:	8f 5f       	subi	r24, 0xFF	; 255
     fb6:	80 83       	st	Z, r24
     fb8:	f8 01       	movw	r30, r16
     fba:	90 81       	ld	r25, Z
     fbc:	28 2f       	mov	r18, r24
     fbe:	29 1b       	sub	r18, r25
     fc0:	8a 3f       	cpi	r24, 0xFA	; 250
     fc2:	10 f0       	brcs	.+4      	; 0xfc8 <recvLnMsg+0x16c>
     fc4:	f7 01       	movw	r30, r14
     fc6:	10 82       	st	Z, r1
     fc8:	f4 01       	movw	r30, r8
     fca:	80 81       	ld	r24, Z
     fcc:	28 17       	cp	r18, r24
     fce:	29 f0       	breq	.+10     	; 0xfda <recvLnMsg+0x17e>
     fd0:	f6 01       	movw	r30, r12
     fd2:	80 81       	ld	r24, Z
     fd4:	83 25       	eor	r24, r3
     fd6:	80 83       	st	Z, r24
     fd8:	7d cf       	rjmp	.-262    	; 0xed4 <recvLnMsg+0x78>
     fda:	f6 01       	movw	r30, r12
     fdc:	80 81       	ld	r24, Z
     fde:	38 12       	cpse	r3, r24
     fe0:	0c c0       	rjmp	.+24     	; 0xffa <recvLnMsg+0x19e>
     fe2:	2b 81       	ldd	r18, Y+3	; 0x03
     fe4:	3c 81       	ldd	r19, Y+4	; 0x04
     fe6:	29 0f       	add	r18, r25
     fe8:	31 1d       	adc	r19, r1
     fea:	e9 81       	ldd	r30, Y+1	; 0x01
     fec:	fa 81       	ldd	r31, Y+2	; 0x02
     fee:	80 81       	ld	r24, Z
     ff0:	91 81       	ldd	r25, Z+1	; 0x01
     ff2:	01 96       	adiw	r24, 0x01	; 1
     ff4:	91 83       	std	Z+1, r25	; 0x01
     ff6:	80 83       	st	Z, r24
     ff8:	08 c0       	rjmp	.+16     	; 0x100a <recvLnMsg+0x1ae>
     ffa:	f5 01       	movw	r30, r10
     ffc:	80 81       	ld	r24, Z
     ffe:	91 81       	ldd	r25, Z+1	; 0x01
    1000:	01 96       	adiw	r24, 0x01	; 1
    1002:	91 83       	std	Z+1, r25	; 0x01
    1004:	80 83       	st	Z, r24
    1006:	20 e0       	ldi	r18, 0x00	; 0
    1008:	30 e0       	ldi	r19, 0x00	; 0
    100a:	f7 01       	movw	r30, r14
    100c:	80 81       	ld	r24, Z
    100e:	f8 01       	movw	r30, r16
    1010:	80 83       	st	Z, r24
    1012:	21 15       	cp	r18, r1
    1014:	31 05       	cpc	r19, r1
    1016:	e1 f2       	breq	.-72     	; 0xfd0 <recvLnMsg+0x174>
    1018:	c9 01       	movw	r24, r18
    101a:	0d c0       	rjmp	.+26     	; 0x1036 <recvLnMsg+0x1da>
    101c:	80 e0       	ldi	r24, 0x00	; 0
    101e:	90 e0       	ldi	r25, 0x00	; 0
    1020:	0a c0       	rjmp	.+20     	; 0x1036 <recvLnMsg+0x1da>
    1022:	84 2d       	mov	r24, r4
    1024:	84 0f       	add	r24, r20
    1026:	9f cf       	rjmp	.-194    	; 0xf66 <recvLnMsg+0x10a>
    1028:	48 1b       	sub	r20, r24
    102a:	50 e0       	ldi	r21, 0x00	; 0
    102c:	6b 81       	ldd	r22, Y+3	; 0x03
    102e:	7c 81       	ldd	r23, Y+4	; 0x04
    1030:	68 0f       	add	r22, r24
    1032:	71 1d       	adc	r23, r1
    1034:	b0 cf       	rjmp	.-160    	; 0xf96 <recvLnMsg+0x13a>
    1036:	0f 90       	pop	r0
    1038:	0f 90       	pop	r0
    103a:	0f 90       	pop	r0
    103c:	0f 90       	pop	r0
    103e:	df 91       	pop	r29
    1040:	cf 91       	pop	r28
    1042:	1f 91       	pop	r17
    1044:	0f 91       	pop	r16
    1046:	ff 90       	pop	r15
    1048:	ef 90       	pop	r14
    104a:	df 90       	pop	r13
    104c:	cf 90       	pop	r12
    104e:	bf 90       	pop	r11
    1050:	af 90       	pop	r10
    1052:	9f 90       	pop	r9
    1054:	8f 90       	pop	r8
    1056:	7f 90       	pop	r7
    1058:	6f 90       	pop	r6
    105a:	5f 90       	pop	r5
    105c:	4f 90       	pop	r4
    105e:	3f 90       	pop	r3
    1060:	2f 90       	pop	r2
    1062:	08 95       	ret

00001064 <getLnMsgSize>:

uint8_t getLnMsgSize( volatile lnMsg * Msg )
{
    1064:	fc 01       	movw	r30, r24
  return ( ( Msg->sz.command & (uint8_t)0x60 ) == (uint8_t)0x60 ) ? Msg->sz.mesg_size : ( ( Msg->sz.command & (uint8_t)0x60 ) >> (uint8_t)4 ) + 2 ;
    1066:	80 81       	ld	r24, Z
    1068:	80 76       	andi	r24, 0x60	; 96
    106a:	80 36       	cpi	r24, 0x60	; 96
    106c:	11 f4       	brne	.+4      	; 0x1072 <getLnMsgSize+0xe>
    106e:	81 81       	ldd	r24, Z+1	; 0x01
    1070:	08 95       	ret
    1072:	80 81       	ld	r24, Z
    1074:	80 76       	andi	r24, 0x60	; 96
    1076:	82 95       	swap	r24
    1078:	8f 70       	andi	r24, 0x0F	; 15
    107a:	8e 5f       	subi	r24, 0xFE	; 254
}
    107c:	08 95       	ret

0000107e <_Z15setTxPortAndPinPVhh>:
#define LN_TX_PORT *txPort
#define LN_TX_BIT txPin

void setTxPortAndPin(volatile uint8_t *newTxPort, uint8_t newTxPin)
{
  txPort = newTxPort;
    107e:	90 93 46 02 	sts	0x0246, r25	; 0x800246 <txPort+0x1>
    1082:	80 93 45 02 	sts	0x0245, r24	; 0x800245 <txPort>
  txPin = newTxPin;
    1086:	60 93 44 02 	sts	0x0244, r22	; 0x800244 <txPin>
    108a:	08 95       	ret

0000108c <__vector_10>:
 * incoming data.
 *
 **************************************************************************/

ISR(LN_SB_SIGNAL)
{
    108c:	1f 92       	push	r1
    108e:	0f 92       	push	r0
    1090:	0f b6       	in	r0, 0x3f	; 63
    1092:	0f 92       	push	r0
    1094:	11 24       	eor	r1, r1
    1096:	8f 93       	push	r24
    1098:	9f 93       	push	r25
    109a:	ef 93       	push	r30
    109c:	ff 93       	push	r31
  // Disable the Input Comparator Interrupt
  cbi( LN_SB_INT_ENABLE_REG, LN_SB_INT_ENABLE_BIT );     
    109e:	ef e6       	ldi	r30, 0x6F	; 111
    10a0:	f0 e0       	ldi	r31, 0x00	; 0
    10a2:	80 81       	ld	r24, Z
    10a4:	8f 7d       	andi	r24, 0xDF	; 223
    10a6:	80 83       	st	Z, r24

  // Get the Current Timer1 Count and Add the offset for the Compare target
  lnCompareTarget = LN_TMR_INP_CAPT_REG + LN_TIMER_RX_START_PERIOD ;
    10a8:	80 91 86 00 	lds	r24, 0x0086	; 0x800086 <__TEXT_REGION_LENGTH__+0x7f8086>
    10ac:	90 91 87 00 	lds	r25, 0x0087	; 0x800087 <__TEXT_REGION_LENGTH__+0x7f8087>
    10b0:	80 53       	subi	r24, 0x30	; 48
    10b2:	9d 4f       	sbci	r25, 0xFD	; 253
    10b4:	90 93 4f 02 	sts	0x024F, r25	; 0x80024f <lnCompareTarget+0x1>
    10b8:	80 93 4e 02 	sts	0x024E, r24	; 0x80024e <lnCompareTarget>
  LN_TMR_OUTP_CAPT_REG = lnCompareTarget ;
    10bc:	80 91 4e 02 	lds	r24, 0x024E	; 0x80024e <lnCompareTarget>
    10c0:	90 91 4f 02 	lds	r25, 0x024F	; 0x80024f <lnCompareTarget+0x1>
    10c4:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7f8089>
    10c8:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7f8088>

  // Clear the current Compare interrupt status bit and enable the Compare interrupt
  sbi(LN_TMR_INT_STATUS_REG, LN_TMR_INT_STATUS_BIT) ;
    10cc:	b1 9a       	sbi	0x16, 1	; 22
  sbi(LN_TMR_INT_ENABLE_REG, LN_TMR_INT_ENABLE_BIT) ; 
    10ce:	80 81       	ld	r24, Z
    10d0:	82 60       	ori	r24, 0x02	; 2
    10d2:	80 83       	st	Z, r24

  // Set the State to indicate that we have begun to Receive
  lnState = LN_ST_RX ;
    10d4:	84 e0       	ldi	r24, 0x04	; 4
    10d6:	80 93 52 02 	sts	0x0252, r24	; 0x800252 <lnState>

  // Reset the bit counter so that on first increment it is on 0
  lnBitCount = 0;
    10da:	10 92 51 02 	sts	0x0251, r1	; 0x800251 <lnBitCount>
}
    10de:	ff 91       	pop	r31
    10e0:	ef 91       	pop	r30
    10e2:	9f 91       	pop	r25
    10e4:	8f 91       	pop	r24
    10e6:	0f 90       	pop	r0
    10e8:	0f be       	out	0x3f, r0	; 63
    10ea:	0f 90       	pop	r0
    10ec:	1f 90       	pop	r1
    10ee:	18 95       	reti

000010f0 <__vector_11>:
 * transmitting, this routine shifts the bits and sends it. When receiving,
 * it samples the bit and shifts it into the buffer.
 *
 **************************************************************************/
ISR(LN_TMR_SIGNAL)     /* signal handler for timer0 overflow */
{
    10f0:	1f 92       	push	r1
    10f2:	0f 92       	push	r0
    10f4:	0f b6       	in	r0, 0x3f	; 63
    10f6:	0f 92       	push	r0
    10f8:	11 24       	eor	r1, r1
    10fa:	2f 93       	push	r18
    10fc:	3f 93       	push	r19
    10fe:	4f 93       	push	r20
    1100:	8f 93       	push	r24
    1102:	9f 93       	push	r25
    1104:	af 93       	push	r26
    1106:	bf 93       	push	r27
    1108:	ef 93       	push	r30
    110a:	ff 93       	push	r31
  // Advance the Compare Target by a bit period
  lnCompareTarget += LN_TIMER_RX_RELOAD_PERIOD;
    110c:	80 91 4e 02 	lds	r24, 0x024E	; 0x80024e <lnCompareTarget>
    1110:	90 91 4f 02 	lds	r25, 0x024F	; 0x80024f <lnCompareTarget+0x1>
    1114:	80 52       	subi	r24, 0x20	; 32
    1116:	9e 4f       	sbci	r25, 0xFE	; 254
    1118:	90 93 4f 02 	sts	0x024F, r25	; 0x80024f <lnCompareTarget+0x1>
    111c:	80 93 4e 02 	sts	0x024E, r24	; 0x80024e <lnCompareTarget>
  LN_TMR_OUTP_CAPT_REG = lnCompareTarget;
    1120:	80 91 4e 02 	lds	r24, 0x024E	; 0x80024e <lnCompareTarget>
    1124:	90 91 4f 02 	lds	r25, 0x024F	; 0x80024f <lnCompareTarget+0x1>
    1128:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7f8089>
    112c:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7f8088>

  lnBitCount++;                // Increment bit_counter
    1130:	80 91 51 02 	lds	r24, 0x0251	; 0x800251 <lnBitCount>
    1134:	8f 5f       	subi	r24, 0xFF	; 255
    1136:	80 93 51 02 	sts	0x0251, r24	; 0x800251 <lnBitCount>

  if( lnState == LN_ST_RX ) {  // Are we in RX mode
    113a:	80 91 52 02 	lds	r24, 0x0252	; 0x800252 <lnState>
    113e:	84 30       	cpi	r24, 0x04	; 4
    1140:	e9 f5       	brne	.+122    	; 0x11bc <__vector_11+0xcc>
    if( lnBitCount < 9)  {   // Are we in the Stop Bits phase
    1142:	80 91 51 02 	lds	r24, 0x0251	; 0x800251 <lnBitCount>
    1146:	89 30       	cpi	r24, 0x09	; 9
    1148:	78 f4       	brcc	.+30     	; 0x1168 <__vector_11+0x78>
      lnCurrentByte >>= 1;
    114a:	80 91 50 02 	lds	r24, 0x0250	; 0x800250 <lnCurrentByte>
    114e:	90 e0       	ldi	r25, 0x00	; 0
    1150:	95 95       	asr	r25
    1152:	87 95       	ror	r24
    1154:	80 93 50 02 	sts	0x0250, r24	; 0x800250 <lnCurrentByte>
#ifdef LN_SW_UART_RX_INVERTED  
      if( bit_is_clear(LN_RX_PORT, LN_RX_BIT)) {
#else		
      if( bit_is_set(LN_RX_PORT, LN_RX_BIT)) {
    1158:	18 9b       	sbis	0x03, 0	; 3
    115a:	0b c1       	rjmp	.+534    	; 0x1372 <__vector_11+0x282>
#endif
        lnCurrentByte |= 0x80;
    115c:	80 91 50 02 	lds	r24, 0x0250	; 0x800250 <lnCurrentByte>
    1160:	80 68       	ori	r24, 0x80	; 128
    1162:	80 93 50 02 	sts	0x0250, r24	; 0x800250 <lnCurrentByte>
    1166:	05 c1       	rjmp	.+522    	; 0x1372 <__vector_11+0x282>
      return ;
    }

    // Clear the Start Bit Interrupt Status Flag and Enable ready to 
    // detect the next Start Bit
    sbi( LN_SB_INT_STATUS_REG, LN_SB_INT_STATUS_BIT ) ;
    1168:	b5 9a       	sbi	0x16, 5	; 22
    sbi( LN_SB_INT_ENABLE_REG, LN_SB_INT_ENABLE_BIT ) ;
    116a:	80 91 6f 00 	lds	r24, 0x006F	; 0x80006f <__TEXT_REGION_LENGTH__+0x7f806f>
    116e:	80 62       	ori	r24, 0x20	; 32
    1170:	80 93 6f 00 	sts	0x006F, r24	; 0x80006f <__TEXT_REGION_LENGTH__+0x7f806f>
    1174:	80 91 4c 02 	lds	r24, 0x024C	; 0x80024c <lnRxBuffer>
    1178:	90 91 4d 02 	lds	r25, 0x024D	; 0x80024d <lnRxBuffer+0x1>

    // If the Stop bit is not Set then we have a Framing Error
#ifdef LN_SW_UART_RX_INVERTED  
    if( bit_is_set(LN_RX_PORT,LN_RX_BIT) ) {
#else
    if( bit_is_clear(LN_RX_PORT,LN_RX_BIT) ) {
    117c:	18 99       	sbic	0x03, 0	; 3
    117e:	09 c0       	rjmp	.+18     	; 0x1192 <__vector_11+0xa2>
#endif		
      // ERROR_LED_ON();
      lnRxBuffer->Stats.RxErrors++ ;
    1180:	fc 01       	movw	r30, r24
    1182:	ef 5f       	subi	r30, 0xFF	; 255
    1184:	fe 4f       	sbci	r31, 0xFE	; 254
    1186:	80 81       	ld	r24, Z
    1188:	91 81       	ldd	r25, Z+1	; 0x01
    118a:	01 96       	adiw	r24, 0x01	; 1
    118c:	91 83       	std	Z+1, r25	; 0x01
    118e:	80 83       	st	Z, r24
    1190:	10 c0       	rjmp	.+32     	; 0x11b2 <__vector_11+0xc2>
    } 
    else { // Put the received byte in the buffer
      addByteLnBuf( lnRxBuffer, lnCurrentByte ) ;
    1192:	40 91 50 02 	lds	r20, 0x0250	; 0x800250 <lnCurrentByte>
LnBufStats *getLnBufStats( LnBuf *Buffer ) ;
uint8_t getLnMsgSize( volatile lnMsg * newMsg ) ;

static inline void addByteLnBuf( LnBuf *Buffer, uint8_t newByte )
{
  Buffer->Buf[ Buffer->WriteIndex++ ] = newByte ;
    1196:	fc 01       	movw	r30, r24
    1198:	e6 50       	subi	r30, 0x06	; 6
    119a:	ff 4f       	sbci	r31, 0xFF	; 255
    119c:	30 81       	ld	r19, Z
    119e:	21 e0       	ldi	r18, 0x01	; 1
    11a0:	23 0f       	add	r18, r19
    11a2:	20 83       	st	Z, r18
    11a4:	dc 01       	movw	r26, r24
    11a6:	a3 0f       	add	r26, r19
    11a8:	b1 1d       	adc	r27, r1
    11aa:	4c 93       	st	X, r20
  if( Buffer->WriteIndex >= LN_BUF_SIZE )
    11ac:	2a 3f       	cpi	r18, 0xFA	; 250
    11ae:	08 f0       	brcs	.+2      	; 0x11b2 <__vector_11+0xc2>
    Buffer->WriteIndex = 0 ;
    11b0:	10 82       	st	Z, r1
    }
    lnBitCount = 0 ;
    11b2:	10 92 51 02 	sts	0x0251, r1	; 0x800251 <lnBitCount>
    lnState = LN_ST_CD_BACKOFF ;
    11b6:	81 e0       	ldi	r24, 0x01	; 1
    11b8:	80 93 52 02 	sts	0x0252, r24	; 0x800252 <lnState>
  }

  if( lnState == LN_ST_TX ) {   // Are we in the TX State
    11bc:	80 91 52 02 	lds	r24, 0x0252	; 0x800252 <lnState>
    11c0:	83 30       	cpi	r24, 0x03	; 3
    11c2:	09 f0       	breq	.+2      	; 0x11c6 <__vector_11+0xd6>
    11c4:	80 c0       	rjmp	.+256    	; 0x12c6 <__vector_11+0x1d6>
    // To get to this point we have already begun the TX cycle so we need to 
    // first check for a Collision. 
    if ( IS_LN_COLLISION() ) {			 // Collision?
    11c6:	e0 91 45 02 	lds	r30, 0x0245	; 0x800245 <txPort>
    11ca:	f0 91 46 02 	lds	r31, 0x0246	; 0x800246 <txPort+0x1>
    11ce:	80 81       	ld	r24, Z
    11d0:	20 91 44 02 	lds	r18, 0x0244	; 0x800244 <txPin>
    11d4:	33 b1       	in	r19, 0x03	; 3
    11d6:	90 e0       	ldi	r25, 0x00	; 0
    11d8:	02 2e       	mov	r0, r18
    11da:	02 c0       	rjmp	.+4      	; 0x11e0 <__vector_11+0xf0>
    11dc:	95 95       	asr	r25
    11de:	87 95       	ror	r24
    11e0:	0a 94       	dec	r0
    11e2:	e2 f7       	brpl	.-8      	; 0x11dc <__vector_11+0xec>
    11e4:	83 27       	eor	r24, r19
    11e6:	80 fd       	sbrc	r24, 0
    11e8:	04 c0       	rjmp	.+8      	; 0x11f2 <__vector_11+0x102>
      lnBitCount = 0 ;
    11ea:	10 92 51 02 	sts	0x0251, r1	; 0x800251 <lnBitCount>
      lnState = LN_ST_TX_COLLISION ;
    11ee:	82 e0       	ldi	r24, 0x02	; 2
    11f0:	68 c0       	rjmp	.+208    	; 0x12c2 <__vector_11+0x1d2>
      // ERROR_LED_ON();
    } 
    else if( lnBitCount < 9) {   			 // Send each Bit
    11f2:	80 91 51 02 	lds	r24, 0x0251	; 0x800251 <lnBitCount>
    11f6:	89 30       	cpi	r24, 0x09	; 9
    11f8:	f0 f4       	brcc	.+60     	; 0x1236 <__vector_11+0x146>
      if( lnCurrentByte & 0x01 ) {
    11fa:	80 91 50 02 	lds	r24, 0x0250	; 0x800250 <lnCurrentByte>
        LN_SW_UART_SET_TX_HIGH(LN_TX_PORT, LN_TX_BIT);
    11fe:	30 81       	ld	r19, Z
      lnBitCount = 0 ;
      lnState = LN_ST_TX_COLLISION ;
      // ERROR_LED_ON();
    } 
    else if( lnBitCount < 9) {   			 // Send each Bit
      if( lnCurrentByte & 0x01 ) {
    1200:	80 ff       	sbrs	r24, 0
    1202:	09 c0       	rjmp	.+18     	; 0x1216 <__vector_11+0x126>
        LN_SW_UART_SET_TX_HIGH(LN_TX_PORT, LN_TX_BIT);
    1204:	81 e0       	ldi	r24, 0x01	; 1
    1206:	90 e0       	ldi	r25, 0x00	; 0
    1208:	01 c0       	rjmp	.+2      	; 0x120c <__vector_11+0x11c>
    120a:	88 0f       	add	r24, r24
    120c:	2a 95       	dec	r18
    120e:	ea f7       	brpl	.-6      	; 0x120a <__vector_11+0x11a>
    1210:	80 95       	com	r24
    1212:	83 23       	and	r24, r19
    1214:	07 c0       	rjmp	.+14     	; 0x1224 <__vector_11+0x134>
      } 
      else {
        LN_SW_UART_SET_TX_LOW(LN_TX_PORT, LN_TX_BIT);
    1216:	81 e0       	ldi	r24, 0x01	; 1
    1218:	90 e0       	ldi	r25, 0x00	; 0
    121a:	01 c0       	rjmp	.+2      	; 0x121e <__vector_11+0x12e>
    121c:	88 0f       	add	r24, r24
    121e:	2a 95       	dec	r18
    1220:	ea f7       	brpl	.-6      	; 0x121c <__vector_11+0x12c>
    1222:	83 2b       	or	r24, r19
    1224:	80 83       	st	Z, r24
      }
      lnCurrentByte >>= 1;
    1226:	80 91 50 02 	lds	r24, 0x0250	; 0x800250 <lnCurrentByte>
    122a:	90 e0       	ldi	r25, 0x00	; 0
    122c:	95 95       	asr	r25
    122e:	87 95       	ror	r24
    1230:	80 93 50 02 	sts	0x0250, r24	; 0x800250 <lnCurrentByte>
    1234:	48 c0       	rjmp	.+144    	; 0x12c6 <__vector_11+0x1d6>
    } 
    else if( lnBitCount ==  9) {   		 // Generate stop-bit
    1236:	80 91 51 02 	lds	r24, 0x0251	; 0x800251 <lnBitCount>
    123a:	89 30       	cpi	r24, 0x09	; 9
    123c:	59 f4       	brne	.+22     	; 0x1254 <__vector_11+0x164>
      LN_SW_UART_SET_TX_HIGH(LN_TX_PORT, LN_TX_BIT);
    123e:	30 81       	ld	r19, Z
    1240:	81 e0       	ldi	r24, 0x01	; 1
    1242:	90 e0       	ldi	r25, 0x00	; 0
    1244:	01 c0       	rjmp	.+2      	; 0x1248 <__vector_11+0x158>
    1246:	88 0f       	add	r24, r24
    1248:	2a 95       	dec	r18
    124a:	ea f7       	brpl	.-6      	; 0x1246 <__vector_11+0x156>
    124c:	80 95       	com	r24
    124e:	83 23       	and	r24, r19
    1250:	80 83       	st	Z, r24
    1252:	39 c0       	rjmp	.+114    	; 0x12c6 <__vector_11+0x1d6>
    } 
    else if( ++lnTxIndex < lnTxLength ) {  // Any more bytes in buffer
    1254:	80 91 49 02 	lds	r24, 0x0249	; 0x800249 <lnTxIndex>
    1258:	8f 5f       	subi	r24, 0xFF	; 255
    125a:	80 93 49 02 	sts	0x0249, r24	; 0x800249 <lnTxIndex>
    125e:	90 91 48 02 	lds	r25, 0x0248	; 0x800248 <lnTxLength>
    1262:	89 17       	cp	r24, r25
    1264:	48 f5       	brcc	.+82     	; 0x12b8 <__vector_11+0x1c8>
      // Setup for the next byte
      lnBitCount = 0 ;
    1266:	10 92 51 02 	sts	0x0251, r1	; 0x800251 <lnBitCount>
      lnCurrentByte = lnTxData->data[ lnTxIndex ] ;
    126a:	a0 91 4a 02 	lds	r26, 0x024A	; 0x80024a <lnTxData>
    126e:	b0 91 4b 02 	lds	r27, 0x024B	; 0x80024b <lnTxData+0x1>
    1272:	80 91 49 02 	lds	r24, 0x0249	; 0x800249 <lnTxIndex>
    1276:	a8 0f       	add	r26, r24
    1278:	b1 1d       	adc	r27, r1
    127a:	8c 91       	ld	r24, X
    127c:	80 93 50 02 	sts	0x0250, r24	; 0x800250 <lnCurrentByte>

      // Begin the Start Bit
      LN_SW_UART_SET_TX_LOW(LN_TX_PORT, LN_TX_BIT);
    1280:	30 81       	ld	r19, Z
    1282:	81 e0       	ldi	r24, 0x01	; 1
    1284:	90 e0       	ldi	r25, 0x00	; 0
    1286:	01 c0       	rjmp	.+2      	; 0x128a <__vector_11+0x19a>
    1288:	88 0f       	add	r24, r24
    128a:	2a 95       	dec	r18
    128c:	ea f7       	brpl	.-6      	; 0x1288 <__vector_11+0x198>
    128e:	83 2b       	or	r24, r19
    1290:	80 83       	st	Z, r24

      // Get the Current Timer1 Count and Add the offset for the Compare target
      // added adjustment value for bugfix (Olaf Funke)
      lnCompareTarget = LN_TMR_COUNT_REG + LN_TIMER_TX_RELOAD_PERIOD - LN_TIMER_TX_RELOAD_ADJUST; 
    1292:	80 91 84 00 	lds	r24, 0x0084	; 0x800084 <__TEXT_REGION_LENGTH__+0x7f8084>
    1296:	90 91 85 00 	lds	r25, 0x0085	; 0x800085 <__TEXT_REGION_LENGTH__+0x7f8085>
    129a:	8a 58       	subi	r24, 0x8A	; 138
    129c:	9e 4f       	sbci	r25, 0xFE	; 254
    129e:	90 93 4f 02 	sts	0x024F, r25	; 0x80024f <lnCompareTarget+0x1>
    12a2:	80 93 4e 02 	sts	0x024E, r24	; 0x80024e <lnCompareTarget>
      LN_TMR_OUTP_CAPT_REG = lnCompareTarget ;
    12a6:	80 91 4e 02 	lds	r24, 0x024E	; 0x80024e <lnCompareTarget>
    12aa:	90 91 4f 02 	lds	r25, 0x024F	; 0x80024f <lnCompareTarget+0x1>
    12ae:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7f8089>
    12b2:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7f8088>
    12b6:	07 c0       	rjmp	.+14     	; 0x12c6 <__vector_11+0x1d6>
    } 
    else {
      // Successfully Sent all bytes in the buffer
      // so set the Packet Status to Done
      lnTxSuccess = 1 ;
    12b8:	81 e0       	ldi	r24, 0x01	; 1
    12ba:	80 93 47 02 	sts	0x0247, r24	; 0x800247 <lnTxSuccess>

      // Now copy the TX Packet into the RX Buffer
      //addMsgLnBuf( lnRxBuffer, lnTxData );

      // Begin CD Backoff state
      lnBitCount = 0 ;
    12be:	10 92 51 02 	sts	0x0251, r1	; 0x800251 <lnBitCount>
      lnState = LN_ST_CD_BACKOFF ;     
    12c2:	80 93 52 02 	sts	0x0252, r24	; 0x800252 <lnState>
    }
  }

  // Note we may have got here from a failed TX cycle, if so BitCount will be 0
  if( lnState == LN_ST_TX_COLLISION ) {
    12c6:	80 91 52 02 	lds	r24, 0x0252	; 0x800252 <lnState>
    12ca:	82 30       	cpi	r24, 0x02	; 2
    12cc:	d1 f5       	brne	.+116    	; 0x1342 <__vector_11+0x252>
    if( lnBitCount == 0 ) {
    12ce:	80 91 51 02 	lds	r24, 0x0251	; 0x800251 <lnBitCount>
    12d2:	81 11       	cpse	r24, r1
    12d4:	11 c0       	rjmp	.+34     	; 0x12f8 <__vector_11+0x208>
      // Pull the TX Line low to indicate Collision
      LN_SW_UART_SET_TX_LOW(LN_TX_PORT, LN_TX_BIT);
    12d6:	e0 91 45 02 	lds	r30, 0x0245	; 0x800245 <txPort>
    12da:	f0 91 46 02 	lds	r31, 0x0246	; 0x800246 <txPort+0x1>
    12de:	20 81       	ld	r18, Z
    12e0:	81 e0       	ldi	r24, 0x01	; 1
    12e2:	90 e0       	ldi	r25, 0x00	; 0
    12e4:	00 90 44 02 	lds	r0, 0x0244	; 0x800244 <txPin>
    12e8:	02 c0       	rjmp	.+4      	; 0x12ee <__vector_11+0x1fe>
    12ea:	88 0f       	add	r24, r24
    12ec:	99 1f       	adc	r25, r25
    12ee:	0a 94       	dec	r0
    12f0:	e2 f7       	brpl	.-8      	; 0x12ea <__vector_11+0x1fa>
    12f2:	82 2b       	or	r24, r18
    12f4:	80 83       	st	Z, r24
    12f6:	25 c0       	rjmp	.+74     	; 0x1342 <__vector_11+0x252>
      // ERROR_LED_ON();
    } 
    else if( lnBitCount >= LN_COLLISION_TICKS ) {
    12f8:	80 91 51 02 	lds	r24, 0x0251	; 0x800251 <lnBitCount>
    12fc:	8f 30       	cpi	r24, 0x0F	; 15
    12fe:	08 f1       	brcs	.+66     	; 0x1342 <__vector_11+0x252>
      // Release the TX Line
      LN_SW_UART_SET_TX_HIGH(LN_TX_PORT, LN_TX_BIT);
    1300:	e0 91 45 02 	lds	r30, 0x0245	; 0x800245 <txPort>
    1304:	f0 91 46 02 	lds	r31, 0x0246	; 0x800246 <txPort+0x1>
    1308:	20 81       	ld	r18, Z
    130a:	81 e0       	ldi	r24, 0x01	; 1
    130c:	90 e0       	ldi	r25, 0x00	; 0
    130e:	00 90 44 02 	lds	r0, 0x0244	; 0x800244 <txPin>
    1312:	02 c0       	rjmp	.+4      	; 0x1318 <__vector_11+0x228>
    1314:	88 0f       	add	r24, r24
    1316:	99 1f       	adc	r25, r25
    1318:	0a 94       	dec	r0
    131a:	e2 f7       	brpl	.-8      	; 0x1314 <__vector_11+0x224>
    131c:	80 95       	com	r24
    131e:	82 23       	and	r24, r18
    1320:	80 83       	st	Z, r24
      // ERROR_LED_OFF();

      lnBitCount = 0 ;
    1322:	10 92 51 02 	sts	0x0251, r1	; 0x800251 <lnBitCount>
      lnState = LN_ST_CD_BACKOFF ;
    1326:	81 e0       	ldi	r24, 0x01	; 1
    1328:	80 93 52 02 	sts	0x0252, r24	; 0x800252 <lnState>

      lnRxBuffer->Stats.Collisions++ ;
    132c:	e0 91 4c 02 	lds	r30, 0x024C	; 0x80024c <lnRxBuffer>
    1330:	f0 91 4d 02 	lds	r31, 0x024D	; 0x80024d <lnRxBuffer+0x1>
    1334:	e9 5f       	subi	r30, 0xF9	; 249
    1336:	fe 4f       	sbci	r31, 0xFE	; 254
    1338:	80 81       	ld	r24, Z
    133a:	91 81       	ldd	r25, Z+1	; 0x01
    133c:	01 96       	adiw	r24, 0x01	; 1
    133e:	91 83       	std	Z+1, r25	; 0x01
    1340:	80 83       	st	Z, r24
    }
  }

  if( lnState == LN_ST_CD_BACKOFF ) {
    1342:	80 91 52 02 	lds	r24, 0x0252	; 0x800252 <lnState>
    1346:	81 30       	cpi	r24, 0x01	; 1
    1348:	a1 f4       	brne	.+40     	; 0x1372 <__vector_11+0x282>
    if( lnBitCount == 0 ) {
    134a:	80 91 51 02 	lds	r24, 0x0251	; 0x800251 <lnBitCount>
    134e:	81 11       	cpse	r24, r1
    1350:	05 c0       	rjmp	.+10     	; 0x135c <__vector_11+0x26c>
      // Even though we are waiting, other nodes may try and transmit early
      // so Clear the Start Bit Interrupt Status Flag and Enable ready to 
      // detect the next Start Bit
      sbi( LN_SB_INT_STATUS_REG, LN_SB_INT_STATUS_BIT ) ;
    1352:	b5 9a       	sbi	0x16, 5	; 22
      sbi( LN_SB_INT_ENABLE_REG, LN_SB_INT_ENABLE_BIT ) ;
    1354:	80 91 6f 00 	lds	r24, 0x006F	; 0x80006f <__TEXT_REGION_LENGTH__+0x7f806f>
    1358:	80 62       	ori	r24, 0x20	; 32
    135a:	09 c0       	rjmp	.+18     	; 0x136e <__vector_11+0x27e>
    } 
    else if( lnBitCount >= LN_BACKOFF_MAX ) { 
    135c:	80 91 51 02 	lds	r24, 0x0251	; 0x800251 <lnBitCount>
    1360:	88 33       	cpi	r24, 0x38	; 56
    1362:	38 f0       	brcs	.+14     	; 0x1372 <__vector_11+0x282>
      // declare network to free after maximum backoff delay
      lnState = LN_ST_IDLE ;
    1364:	10 92 52 02 	sts	0x0252, r1	; 0x800252 <lnState>
      cbi( LN_TMR_INT_ENABLE_REG, LN_TMR_INT_ENABLE_BIT ) ;
    1368:	80 91 6f 00 	lds	r24, 0x006F	; 0x80006f <__TEXT_REGION_LENGTH__+0x7f806f>
    136c:	8d 7f       	andi	r24, 0xFD	; 253
    136e:	80 93 6f 00 	sts	0x006F, r24	; 0x80006f <__TEXT_REGION_LENGTH__+0x7f806f>
    }
  }
}
    1372:	ff 91       	pop	r31
    1374:	ef 91       	pop	r30
    1376:	bf 91       	pop	r27
    1378:	af 91       	pop	r26
    137a:	9f 91       	pop	r25
    137c:	8f 91       	pop	r24
    137e:	4f 91       	pop	r20
    1380:	3f 91       	pop	r19
    1382:	2f 91       	pop	r18
    1384:	0f 90       	pop	r0
    1386:	0f be       	out	0x3f, r0	; 63
    1388:	0f 90       	pop	r0
    138a:	1f 90       	pop	r1
    138c:	18 95       	reti

0000138e <_Z19initLocoNetHardwareP5LnBuf>:


void initLocoNetHardware( LnBuf *RxBuffer )
{
  lnRxBuffer = RxBuffer ;
    138e:	90 93 4d 02 	sts	0x024D, r25	; 0x80024d <lnRxBuffer+0x1>
    1392:	80 93 4c 02 	sts	0x024C, r24	; 0x80024c <lnRxBuffer>

  // Set the RX line to Input
  cbi( LN_RX_DDR, LN_RX_BIT ) ;
    1396:	20 98       	cbi	0x04, 0	; 4

  // Set the TX line to Inactive
  LN_SW_UART_SET_TX_HIGH(LN_TX_PORT, LN_TX_BIT);
    1398:	e0 91 45 02 	lds	r30, 0x0245	; 0x800245 <txPort>
    139c:	f0 91 46 02 	lds	r31, 0x0246	; 0x800246 <txPort+0x1>
    13a0:	20 81       	ld	r18, Z
    13a2:	81 e0       	ldi	r24, 0x01	; 1
    13a4:	90 e0       	ldi	r25, 0x00	; 0
    13a6:	00 90 44 02 	lds	r0, 0x0244	; 0x800244 <txPin>
    13aa:	02 c0       	rjmp	.+4      	; 0x13b0 <_Z19initLocoNetHardwareP5LnBuf+0x22>
    13ac:	88 0f       	add	r24, r24
    13ae:	99 1f       	adc	r25, r25
    13b0:	0a 94       	dec	r0
    13b2:	e2 f7       	brpl	.-8      	; 0x13ac <_Z19initLocoNetHardwareP5LnBuf+0x1e>
    13b4:	80 95       	com	r24
    13b6:	82 23       	and	r24, r18
    13b8:	80 83       	st	Z, r24

#ifdef LN_INIT_COMPARATOR
  LN_INIT_COMPARATOR();	
    13ba:	10 92 80 00 	sts	0x0080, r1	; 0x800080 <__TEXT_REGION_LENGTH__+0x7f8080>
    13be:	e1 e8       	ldi	r30, 0x81	; 129
    13c0:	f0 e0       	ldi	r31, 0x00	; 0
    13c2:	81 e0       	ldi	r24, 0x01	; 1
    13c4:	80 83       	st	Z, r24
  // tional four system clock cycles of delay from a change applied to the input, to the update of the 
  // ICRn Register. The noise canceler uses the system clock and is therefore not affected by the 
  // prescaler.
  TCCR1B |= (1<<ICNC1) ;    		// Enable Noise Canceler 
#endif
  lnState = LN_ST_IDLE ;
    13c6:	10 92 52 02 	sts	0x0252, r1	; 0x800252 <lnState>
  //Clear StartBit Interrupt flag
  sbi( LN_SB_INT_STATUS_REG, LN_SB_INT_STATUS_BIT );
    13ca:	b5 9a       	sbi	0x16, 5	; 22
  //Enable StartBit Interrupt
  sbi( LN_SB_INT_ENABLE_REG, LN_SB_INT_ENABLE_BIT );
    13cc:	af e6       	ldi	r26, 0x6F	; 111
    13ce:	b0 e0       	ldi	r27, 0x00	; 0
    13d0:	8c 91       	ld	r24, X
    13d2:	80 62       	ori	r24, 0x20	; 32
    13d4:	8c 93       	st	X, r24
  //Set rising edge for StartBit if signal is inverted
#ifdef LN_SW_UART_RX_INVERTED  
  sbi(LN_SB_EDGE_CFG_REG, LN_SB_EDGE_BIT);
#endif
  // Set Timer Clock Source 
  LN_TMR_CONTROL_REG = (LN_TMR_CONTROL_REG & 0xF8) | LN_TMR_PRESCALER;
    13d6:	80 81       	ld	r24, Z
    13d8:	88 7f       	andi	r24, 0xF8	; 248
    13da:	81 60       	ori	r24, 0x01	; 1
    13dc:	80 83       	st	Z, r24
    13de:	08 95       	ret

000013e0 <_Z20sendLocoNetPacketTryP5lnMsgh>:
}


LN_STATUS sendLocoNetPacketTry(lnMsg *TxData, unsigned char ucPrioDelay)
{
    13e0:	1f 93       	push	r17
    13e2:	cf 93       	push	r28
    13e4:	df 93       	push	r29
    13e6:	ec 01       	movw	r28, r24
    13e8:	16 2f       	mov	r17, r22
  uint8_t  CheckSum ;
  uint8_t  CheckLength ;

  lnTxLength = getLnMsgSize( TxData ) ;
    13ea:	0e 94 32 08 	call	0x1064	; 0x1064 <getLnMsgSize>
    13ee:	80 93 48 02 	sts	0x0248, r24	; 0x800248 <lnTxLength>

  // First calculate the checksum as it may not have been done
  CheckLength = lnTxLength - 1 ;
    13f2:	80 91 48 02 	lds	r24, 0x0248	; 0x800248 <lnTxLength>
    13f6:	81 50       	subi	r24, 0x01	; 1
  CheckSum = 0xFF ;

  for ( lnTxIndex = 0; lnTxIndex < CheckLength; lnTxIndex++ ) {
    13f8:	10 92 49 02 	sts	0x0249, r1	; 0x800249 <lnTxIndex>

  lnTxLength = getLnMsgSize( TxData ) ;

  // First calculate the checksum as it may not have been done
  CheckLength = lnTxLength - 1 ;
  CheckSum = 0xFF ;
    13fc:	9f ef       	ldi	r25, 0xFF	; 255

  for ( lnTxIndex = 0; lnTxIndex < CheckLength; lnTxIndex++ ) {
    13fe:	20 91 49 02 	lds	r18, 0x0249	; 0x800249 <lnTxIndex>
    1402:	28 17       	cp	r18, r24
    1404:	68 f4       	brcc	.+26     	; 0x1420 <_Z20sendLocoNetPacketTryP5lnMsgh+0x40>
    CheckSum ^= TxData->data[ lnTxIndex ] ;
    1406:	20 91 49 02 	lds	r18, 0x0249	; 0x800249 <lnTxIndex>
    140a:	fe 01       	movw	r30, r28
    140c:	e2 0f       	add	r30, r18
    140e:	f1 1d       	adc	r31, r1
    1410:	20 81       	ld	r18, Z
    1412:	92 27       	eor	r25, r18

  // First calculate the checksum as it may not have been done
  CheckLength = lnTxLength - 1 ;
  CheckSum = 0xFF ;

  for ( lnTxIndex = 0; lnTxIndex < CheckLength; lnTxIndex++ ) {
    1414:	20 91 49 02 	lds	r18, 0x0249	; 0x800249 <lnTxIndex>
    1418:	2f 5f       	subi	r18, 0xFF	; 255
    141a:	20 93 49 02 	sts	0x0249, r18	; 0x800249 <lnTxIndex>
    141e:	ef cf       	rjmp	.-34     	; 0x13fe <_Z20sendLocoNetPacketTryP5lnMsgh+0x1e>
    CheckSum ^= TxData->data[ lnTxIndex ] ;
  }

  TxData->data[ CheckLength ] = CheckSum ;
    1420:	fe 01       	movw	r30, r28
    1422:	e8 0f       	add	r30, r24
    1424:	f1 1d       	adc	r31, r1
    1426:	90 83       	st	Z, r25
  // clip maximum prio delay
  if (ucPrioDelay > LN_BACKOFF_MAX) {
    ucPrioDelay = LN_BACKOFF_MAX;
  }
  // if priority delay was waited now, declare net as free for this try
  cli();  // disabling interrupt to avoid confusion by ISR changing lnState while we want to do it
    1428:	f8 94       	cli
  if (lnState == LN_ST_CD_BACKOFF) {
    142a:	80 91 52 02 	lds	r24, 0x0252	; 0x800252 <lnState>
    142e:	81 30       	cpi	r24, 0x01	; 1
    1430:	79 f4       	brne	.+30     	; 0x1450 <_Z20sendLocoNetPacketTryP5lnMsgh+0x70>
    if (lnBitCount >= ucPrioDelay) {	// Likely we don't want to wait as long as
    1432:	80 91 51 02 	lds	r24, 0x0251	; 0x800251 <lnBitCount>
    1436:	61 2f       	mov	r22, r17
    1438:	19 33       	cpi	r17, 0x39	; 57
    143a:	08 f0       	brcs	.+2      	; 0x143e <_Z20sendLocoNetPacketTryP5lnMsgh+0x5e>
    143c:	68 e3       	ldi	r22, 0x38	; 56
    143e:	86 17       	cp	r24, r22
    1440:	38 f0       	brcs	.+14     	; 0x1450 <_Z20sendLocoNetPacketTryP5lnMsgh+0x70>
      lnState = LN_ST_IDLE;			// the timer ISR waits its maximum delay.
    1442:	10 92 52 02 	sts	0x0252, r1	; 0x800252 <lnState>
      cbi( LN_TMR_INT_ENABLE_REG, LN_TMR_INT_ENABLE_BIT ) ;
    1446:	80 91 6f 00 	lds	r24, 0x006F	; 0x80006f <__TEXT_REGION_LENGTH__+0x7f806f>
    144a:	8d 7f       	andi	r24, 0xFD	; 253
    144c:	80 93 6f 00 	sts	0x006F, r24	; 0x80006f <__TEXT_REGION_LENGTH__+0x7f806f>
    }
  }
  sei();  // a delayed start bit interrupt will happen now,
    1450:	78 94       	sei
  // a delayed timer interrupt was stalled

  // If the Network is not Idle, don't start the packet
  if (lnState == LN_ST_CD_BACKOFF) {
    1452:	80 91 52 02 	lds	r24, 0x0252	; 0x800252 <lnState>
    1456:	81 30       	cpi	r24, 0x01	; 1
    1458:	39 f4       	brne	.+14     	; 0x1468 <_Z20sendLocoNetPacketTryP5lnMsgh+0x88>
    if (lnBitCount < LN_CARRIER_TICKS) {  // in carrier detect timer?
    145a:	90 91 51 02 	lds	r25, 0x0251	; 0x800251 <lnBitCount>
      return LN_CD_BACKOFF;
    145e:	94 31       	cpi	r25, 0x14	; 20
    1460:	08 f0       	brcs	.+2      	; 0x1464 <_Z20sendLocoNetPacketTryP5lnMsgh+0x84>
    1462:	6c c0       	rjmp	.+216    	; 0x153c <_Z20sendLocoNetPacketTryP5lnMsgh+0x15c>
    1464:	80 e0       	ldi	r24, 0x00	; 0
    1466:	6a c0       	rjmp	.+212    	; 0x153c <_Z20sendLocoNetPacketTryP5lnMsgh+0x15c>
    else {
      return LN_PRIO_BACKOFF;
    }
  }

  if( lnState != LN_ST_IDLE ) {
    1468:	80 91 52 02 	lds	r24, 0x0252	; 0x800252 <lnState>
    146c:	81 11       	cpse	r24, r1
    146e:	63 c0       	rjmp	.+198    	; 0x1536 <_Z20sendLocoNetPacketTryP5lnMsgh+0x156>
    return LN_NETWORK_BUSY;  // neither idle nor backoff -> busy
  }
  // We need to do this with interrupts off.
  // The last time we check for free net until sending our start bit
  // must be as short as possible, not interrupted.
  cli() ;
    1470:	f8 94       	cli
  // Before we do anything else - Disable StartBit Interrupt
  cbi( LN_SB_INT_ENABLE_REG, LN_SB_INT_ENABLE_BIT ) ;
    1472:	80 91 6f 00 	lds	r24, 0x006F	; 0x80006f <__TEXT_REGION_LENGTH__+0x7f806f>
    1476:	8f 7d       	andi	r24, 0xDF	; 223
    1478:	80 93 6f 00 	sts	0x006F, r24	; 0x80006f <__TEXT_REGION_LENGTH__+0x7f806f>
  if (bit_is_set(LN_SB_INT_STATUS_REG, LN_SB_INT_STATUS_BIT)) {
    147c:	b5 9b       	sbis	0x16, 5	; 22
    147e:	07 c0       	rjmp	.+14     	; 0x148e <_Z20sendLocoNetPacketTryP5lnMsgh+0xae>
    // first we disabled it, than before sending the start bit, we found out
    // that somebody was faster by examining the start bit interrupt request flag
    sbi( LN_SB_INT_ENABLE_REG, LN_SB_INT_ENABLE_BIT ) ;
    1480:	80 91 6f 00 	lds	r24, 0x006F	; 0x80006f <__TEXT_REGION_LENGTH__+0x7f806f>
    1484:	80 62       	ori	r24, 0x20	; 32
    1486:	80 93 6f 00 	sts	0x006F, r24	; 0x80006f <__TEXT_REGION_LENGTH__+0x7f806f>
    sei() ;  // receive now what our rival is sending
    148a:	78 94       	sei
    148c:	54 c0       	rjmp	.+168    	; 0x1536 <_Z20sendLocoNetPacketTryP5lnMsgh+0x156>
    return LN_NETWORK_BUSY;
  }

  LN_SW_UART_SET_TX_LOW(LN_TX_PORT, LN_TX_BIT);        // Begin the Start Bit
    148e:	e0 91 45 02 	lds	r30, 0x0245	; 0x800245 <txPort>
    1492:	f0 91 46 02 	lds	r31, 0x0246	; 0x800246 <txPort+0x1>
    1496:	20 81       	ld	r18, Z
    1498:	81 e0       	ldi	r24, 0x01	; 1
    149a:	90 e0       	ldi	r25, 0x00	; 0
    149c:	00 90 44 02 	lds	r0, 0x0244	; 0x800244 <txPin>
    14a0:	02 c0       	rjmp	.+4      	; 0x14a6 <_Z20sendLocoNetPacketTryP5lnMsgh+0xc6>
    14a2:	88 0f       	add	r24, r24
    14a4:	99 1f       	adc	r25, r25
    14a6:	0a 94       	dec	r0
    14a8:	e2 f7       	brpl	.-8      	; 0x14a2 <_Z20sendLocoNetPacketTryP5lnMsgh+0xc2>
    14aa:	82 2b       	or	r24, r18
    14ac:	80 83       	st	Z, r24

  // Get the Current Timer1 Count and Add the offset for the Compare target
  // added adjustment value for bugfix (Olaf Funke)
  lnCompareTarget = LN_TMR_COUNT_REG + LN_TIMER_TX_RELOAD_PERIOD - LN_TIMER_TX_RELOAD_ADJUST;
    14ae:	80 91 84 00 	lds	r24, 0x0084	; 0x800084 <__TEXT_REGION_LENGTH__+0x7f8084>
    14b2:	90 91 85 00 	lds	r25, 0x0085	; 0x800085 <__TEXT_REGION_LENGTH__+0x7f8085>
    14b6:	8a 58       	subi	r24, 0x8A	; 138
    14b8:	9e 4f       	sbci	r25, 0xFE	; 254
    14ba:	90 93 4f 02 	sts	0x024F, r25	; 0x80024f <lnCompareTarget+0x1>
    14be:	80 93 4e 02 	sts	0x024E, r24	; 0x80024e <lnCompareTarget>
  LN_TMR_OUTP_CAPT_REG = lnCompareTarget ;
    14c2:	80 91 4e 02 	lds	r24, 0x024E	; 0x80024e <lnCompareTarget>
    14c6:	90 91 4f 02 	lds	r25, 0x024F	; 0x80024f <lnCompareTarget+0x1>
    14ca:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7f8089>
    14ce:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7f8088>

  sei() ;  // Interrupts back on ...
    14d2:	78 94       	sei

  lnTxData = TxData ;
    14d4:	d0 93 4b 02 	sts	0x024B, r29	; 0x80024b <lnTxData+0x1>
    14d8:	c0 93 4a 02 	sts	0x024A, r28	; 0x80024a <lnTxData>
  lnTxIndex = 0 ;
    14dc:	10 92 49 02 	sts	0x0249, r1	; 0x800249 <lnTxIndex>
  lnTxSuccess = 0 ;
    14e0:	10 92 47 02 	sts	0x0247, r1	; 0x800247 <lnTxSuccess>

  // Load the first Byte
  lnCurrentByte = TxData->data[ 0 ] ;
    14e4:	88 81       	ld	r24, Y
    14e6:	80 93 50 02 	sts	0x0250, r24	; 0x800250 <lnCurrentByte>

  // Set the State to Transmit
  lnState = LN_ST_TX ;                      
    14ea:	83 e0       	ldi	r24, 0x03	; 3
    14ec:	80 93 52 02 	sts	0x0252, r24	; 0x800252 <lnState>

  // Reset the bit counter
  lnBitCount = 0 ;                          
    14f0:	10 92 51 02 	sts	0x0251, r1	; 0x800251 <lnBitCount>

  // Clear the current Compare interrupt status bit and enable the Compare interrupt
  sbi(LN_TMR_INT_STATUS_REG, LN_TMR_INT_STATUS_BIT) ;
    14f4:	b1 9a       	sbi	0x16, 1	; 22
  sbi(LN_TMR_INT_ENABLE_REG, LN_TMR_INT_ENABLE_BIT) ; 
    14f6:	80 91 6f 00 	lds	r24, 0x006F	; 0x80006f <__TEXT_REGION_LENGTH__+0x7f806f>
    14fa:	82 60       	ori	r24, 0x02	; 2
    14fc:	80 93 6f 00 	sts	0x006F, r24	; 0x80006f <__TEXT_REGION_LENGTH__+0x7f806f>

  while (lnState == LN_ST_TX) {
    1500:	80 91 52 02 	lds	r24, 0x0252	; 0x800252 <lnState>
    1504:	83 30       	cpi	r24, 0x03	; 3
    1506:	e1 f3       	breq	.-8      	; 0x1500 <_Z20sendLocoNetPacketTryP5lnMsgh+0x120>
    // now busy wait until the interrupts do the rest
  }
  if (lnTxSuccess) {
    1508:	80 91 47 02 	lds	r24, 0x0247	; 0x800247 <lnTxSuccess>
    150c:	88 23       	and	r24, r24
    150e:	69 f0       	breq	.+26     	; 0x152a <_Z20sendLocoNetPacketTryP5lnMsgh+0x14a>
    lnRxBuffer->Stats.TxPackets++ ;
    1510:	e0 91 4c 02 	lds	r30, 0x024C	; 0x80024c <lnRxBuffer>
    1514:	f0 91 4d 02 	lds	r31, 0x024D	; 0x80024d <lnRxBuffer+0x1>
    1518:	ed 5f       	subi	r30, 0xFD	; 253
    151a:	fe 4f       	sbci	r31, 0xFE	; 254
    151c:	80 81       	ld	r24, Z
    151e:	91 81       	ldd	r25, Z+1	; 0x01
    1520:	01 96       	adiw	r24, 0x01	; 1
    1522:	91 83       	std	Z+1, r25	; 0x01
    1524:	80 83       	st	Z, r24
    return LN_DONE;
    1526:	83 e0       	ldi	r24, 0x03	; 3
    1528:	09 c0       	rjmp	.+18     	; 0x153c <_Z20sendLocoNetPacketTryP5lnMsgh+0x15c>
  }
  if (lnState == LN_ST_TX_COLLISION) {
    152a:	80 91 52 02 	lds	r24, 0x0252	; 0x800252 <lnState>
    152e:	82 30       	cpi	r24, 0x02	; 2
    1530:	21 f0       	breq	.+8      	; 0x153a <_Z20sendLocoNetPacketTryP5lnMsgh+0x15a>
    return LN_COLLISION;
  }
  return LN_UNKNOWN_ERROR; // everything else is an error
    1532:	85 e0       	ldi	r24, 0x05	; 5
    1534:	03 c0       	rjmp	.+6      	; 0x153c <_Z20sendLocoNetPacketTryP5lnMsgh+0x15c>
      return LN_PRIO_BACKOFF;
    }
  }

  if( lnState != LN_ST_IDLE ) {
    return LN_NETWORK_BUSY;  // neither idle nor backoff -> busy
    1536:	82 e0       	ldi	r24, 0x02	; 2
    1538:	01 c0       	rjmp	.+2      	; 0x153c <_Z20sendLocoNetPacketTryP5lnMsgh+0x15c>
  if (lnTxSuccess) {
    lnRxBuffer->Stats.TxPackets++ ;
    return LN_DONE;
  }
  if (lnState == LN_ST_TX_COLLISION) {
    return LN_COLLISION;
    153a:	84 e0       	ldi	r24, 0x04	; 4
  }
  return LN_UNKNOWN_ERROR; // everything else is an error
}
    153c:	df 91       	pop	r29
    153e:	cf 91       	pop	r28
    1540:	1f 91       	pop	r17
    1542:	08 95       	ret

00001544 <setup>:
Timer timer;
LocoPacket loco;

Adafruit_INA219 ina219;  //     0x40

void setup() {
    1544:	cf 93       	push	r28
    1546:	df 93       	push	r29
  public:
    inline HardwareSerial(
      volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
      volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
      volatile uint8_t *ucsrc, volatile uint8_t *udr);
    void begin(unsigned long baud) { begin(baud, SERIAL_8N1); }
    1548:	26 e0       	ldi	r18, 0x06	; 6
    154a:	40 e8       	ldi	r20, 0x80	; 128
    154c:	55 e2       	ldi	r21, 0x25	; 37
    154e:	60 e0       	ldi	r22, 0x00	; 0
    1550:	70 e0       	ldi	r23, 0x00	; 0
    1552:	80 e6       	ldi	r24, 0x60	; 96
    1554:	93 e0       	ldi	r25, 0x03	; 3
    1556:	0e 94 01 0e 	call	0x1c02	; 0x1c02 <_ZN14HardwareSerial5beginEmh>
    Serial.begin(9600);
    LocoNet.init(9);
    155a:	69 e0       	ldi	r22, 0x09	; 9
    155c:	8b e3       	ldi	r24, 0x3B	; 59
    155e:	91 e0       	ldi	r25, 0x01	; 1
    1560:	0e 94 cd 06 	call	0xd9a	; 0xd9a <_ZN12LocoNetClass4initEh>
    uart.print(PSTR("Test Board %d\n"), ADDR_BOARD);
    1564:	1f 92       	push	r1
    1566:	1f 92       	push	r1
    1568:	80 e2       	ldi	r24, 0x20	; 32
    156a:	91 e0       	ldi	r25, 0x01	; 1
    156c:	9f 93       	push	r25
    156e:	8f 93       	push	r24
    1570:	ce e7       	ldi	r28, 0x7E	; 126
    1572:	d2 e0       	ldi	r29, 0x02	; 2
    1574:	df 93       	push	r29
    1576:	cf 93       	push	r28
    1578:	0e 94 50 05 	call	0xaa0	; 0xaa0 <_ZN4UART5printEPKcz>
    loco.send_B2_hello();
    157c:	83 e6       	ldi	r24, 0x63	; 99
    157e:	92 e0       	ldi	r25, 0x02	; 2
    1580:	0e 94 81 04 	call	0x902	; 0x902 <_ZN10LocoPacket13send_B2_helloEv>

    uart.print(PSTR("Initializing INA219...\n"));
    1584:	88 e0       	ldi	r24, 0x08	; 8
    1586:	91 e0       	ldi	r25, 0x01	; 1
    1588:	9f 93       	push	r25
    158a:	8f 93       	push	r24
    158c:	df 93       	push	r29
    158e:	cf 93       	push	r28
    1590:	0e 94 50 05 	call	0xaa0	; 0xaa0 <_ZN4UART5printEPKcz>
		//while (1) { delay(1000); }
	//} else {
        //uart.print(PSTR("INA219 chip found\n"));
	//}
	
	ina219.setCalibration_32V_2A();  //    (32 ,  2 )
    1594:	8d b7       	in	r24, 0x3d	; 61
    1596:	9e b7       	in	r25, 0x3e	; 62
    1598:	0a 96       	adiw	r24, 0x0a	; 10
    159a:	0f b6       	in	r0, 0x3f	; 63
    159c:	f8 94       	cli
    159e:	9e bf       	out	0x3e, r25	; 62
    15a0:	0f be       	out	0x3f, r0	; 63
    15a2:	8d bf       	out	0x3d, r24	; 61
    15a4:	83 e5       	ldi	r24, 0x53	; 83
    15a6:	92 e0       	ldi	r25, 0x02	; 2
}
    15a8:	df 91       	pop	r29
    15aa:	cf 91       	pop	r28
		//while (1) { delay(1000); }
	//} else {
        //uart.print(PSTR("INA219 chip found\n"));
	//}
	
	ina219.setCalibration_32V_2A();  //    (32 ,  2 )
    15ac:	0c 94 18 02 	jmp	0x430	; 0x430 <_ZN15Adafruit_INA21921setCalibration_32V_2AEv>

000015b0 <loop>:
}

void loop() {
    uart.read();
    15b0:	8e e7       	ldi	r24, 0x7E	; 126
    15b2:	92 e0       	ldi	r25, 0x02	; 2
    15b4:	0e 94 51 06 	call	0xca2	; 0xca2 <_ZN4UART4readEv>
    loco.read();
    15b8:	83 e6       	ldi	r24, 0x63	; 99
    15ba:	92 e0       	ldi	r25, 0x02	; 2
    15bc:	0e 94 91 04 	call	0x922	; 0x922 <_ZN10LocoPacket4readEv>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    15c0:	2f ef       	ldi	r18, 0xFF	; 255
    15c2:	80 e7       	ldi	r24, 0x70	; 112
    15c4:	92 e0       	ldi	r25, 0x02	; 2
    15c6:	21 50       	subi	r18, 0x01	; 1
    15c8:	80 40       	sbci	r24, 0x00	; 0
    15ca:	90 40       	sbci	r25, 0x00	; 0
    15cc:	e1 f7       	brne	.-8      	; 0x15c6 <loop+0x16>
    15ce:	00 c0       	rjmp	.+0      	; 0x15d0 <loop+0x20>
    15d0:	00 00       	nop
    15d2:	08 95       	ret

000015d4 <_GLOBAL__sub_I_uart>:
#include "TrafficControl\Timer.h"
#include "TrafficControl\Logic.h"
#include "TrafficControl\LocoPacket.h"
#include "TrafficControl/Adafruit_INA219.h"

UART uart;
    15d4:	8e e7       	ldi	r24, 0x7E	; 126
    15d6:	92 e0       	ldi	r25, 0x02	; 2
    15d8:	0e 94 49 05 	call	0xa92	; 0xa92 <_ZN4UARTC1Ev>
Timer timer;
    15dc:	8b e7       	ldi	r24, 0x7B	; 123
    15de:	92 e0       	ldi	r25, 0x02	; 2
    15e0:	0e 94 0a 05 	call	0xa14	; 0xa14 <_ZN5TimerC1Ev>
LocoPacket loco;
    15e4:	83 e6       	ldi	r24, 0x63	; 99
    15e6:	92 e0       	ldi	r25, 0x02	; 2
    15e8:	0e 94 01 04 	call	0x802	; 0x802 <_ZN10LocoPacketC1Ev>

Adafruit_INA219 ina219;  //     0x40
    15ec:	60 e4       	ldi	r22, 0x40	; 64
    15ee:	83 e5       	ldi	r24, 0x53	; 83
    15f0:	92 e0       	ldi	r25, 0x02	; 2
    15f2:	0c 94 06 02 	jmp	0x40c	; 0x40c <_ZN15Adafruit_INA219C1Eh>

000015f6 <_GLOBAL__sub_D_uart>:
    15f6:	83 e5       	ldi	r24, 0x53	; 83
    15f8:	92 e0       	ldi	r25, 0x02	; 2
    15fa:	0c 94 13 02 	jmp	0x426	; 0x426 <_ZN15Adafruit_INA219D1Ev>

000015fe <twi_init>:
  for(i = 0; i < length; ++i){
    data[i] = twi_masterBuffer[i];
  }

  return length;
}
    15fe:	10 92 0d 03 	sts	0x030D, r1	; 0x80030d <twi_state>
    1602:	81 e0       	ldi	r24, 0x01	; 1
    1604:	80 93 0b 03 	sts	0x030B, r24	; 0x80030b <twi_sendStop>
    1608:	10 92 0a 03 	sts	0x030A, r1	; 0x80030a <twi_inRepStart>
    160c:	61 e0       	ldi	r22, 0x01	; 1
    160e:	82 e1       	ldi	r24, 0x12	; 18
    1610:	0e 94 85 10 	call	0x210a	; 0x210a <digitalWrite>
    1614:	61 e0       	ldi	r22, 0x01	; 1
    1616:	83 e1       	ldi	r24, 0x13	; 19
    1618:	0e 94 85 10 	call	0x210a	; 0x210a <digitalWrite>
    161c:	e9 eb       	ldi	r30, 0xB9	; 185
    161e:	f0 e0       	ldi	r31, 0x00	; 0
    1620:	80 81       	ld	r24, Z
    1622:	8e 7f       	andi	r24, 0xFE	; 254
    1624:	80 83       	st	Z, r24
    1626:	80 81       	ld	r24, Z
    1628:	8d 7f       	andi	r24, 0xFD	; 253
    162a:	80 83       	st	Z, r24
    162c:	80 e2       	ldi	r24, 0x20	; 32
    162e:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7f80b8>
    1632:	85 e4       	ldi	r24, 0x45	; 69
    1634:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
    1638:	08 95       	ret

0000163a <twi_disable>:
    163a:	ec eb       	ldi	r30, 0xBC	; 188
    163c:	f0 e0       	ldi	r31, 0x00	; 0
    163e:	80 81       	ld	r24, Z
    1640:	8a 7b       	andi	r24, 0xBA	; 186
    1642:	80 83       	st	Z, r24
    1644:	60 e0       	ldi	r22, 0x00	; 0
    1646:	82 e1       	ldi	r24, 0x12	; 18
    1648:	0e 94 85 10 	call	0x210a	; 0x210a <digitalWrite>
    164c:	60 e0       	ldi	r22, 0x00	; 0
    164e:	83 e1       	ldi	r24, 0x13	; 19
    1650:	0c 94 85 10 	jmp	0x210a	; 0x210a <digitalWrite>

00001654 <twi_transmit>:
    1654:	40 91 c1 02 	lds	r20, 0x02C1	; 0x8002c1 <twi_txBufferLength>
    1658:	26 2f       	mov	r18, r22
    165a:	30 e0       	ldi	r19, 0x00	; 0
    165c:	24 0f       	add	r18, r20
    165e:	31 1d       	adc	r19, r1
    1660:	21 32       	cpi	r18, 0x21	; 33
    1662:	31 05       	cpc	r19, r1
    1664:	dc f4       	brge	.+54     	; 0x169c <twi_transmit+0x48>
    1666:	20 91 0d 03 	lds	r18, 0x030D	; 0x80030d <twi_state>
    166a:	24 30       	cpi	r18, 0x04	; 4
    166c:	c9 f4       	brne	.+50     	; 0x16a0 <twi_transmit+0x4c>
    166e:	fc 01       	movw	r30, r24
    1670:	80 e0       	ldi	r24, 0x00	; 0
    1672:	90 e0       	ldi	r25, 0x00	; 0
    1674:	86 17       	cp	r24, r22
    1676:	58 f4       	brcc	.+22     	; 0x168e <twi_transmit+0x3a>
    1678:	30 91 c1 02 	lds	r19, 0x02C1	; 0x8002c1 <twi_txBufferLength>
    167c:	21 91       	ld	r18, Z+
    167e:	dc 01       	movw	r26, r24
    1680:	ae 53       	subi	r26, 0x3E	; 62
    1682:	bd 4f       	sbci	r27, 0xFD	; 253
    1684:	a3 0f       	add	r26, r19
    1686:	b1 1d       	adc	r27, r1
    1688:	2c 93       	st	X, r18
    168a:	01 96       	adiw	r24, 0x01	; 1
    168c:	f3 cf       	rjmp	.-26     	; 0x1674 <twi_transmit+0x20>
    168e:	80 91 c1 02 	lds	r24, 0x02C1	; 0x8002c1 <twi_txBufferLength>
    1692:	68 0f       	add	r22, r24
    1694:	60 93 c1 02 	sts	0x02C1, r22	; 0x8002c1 <twi_txBufferLength>
    1698:	80 e0       	ldi	r24, 0x00	; 0
    169a:	08 95       	ret
    169c:	81 e0       	ldi	r24, 0x01	; 1
    169e:	08 95       	ret
    16a0:	82 e0       	ldi	r24, 0x02	; 2
    16a2:	08 95       	ret

000016a4 <twi_handleTimeout>:
    16a4:	cf 93       	push	r28
    16a6:	df 93       	push	r29
    16a8:	91 e0       	ldi	r25, 0x01	; 1
    16aa:	90 93 05 03 	sts	0x0305, r25	; 0x800305 <twi_timed_out_flag>
    16ae:	88 23       	and	r24, r24
    16b0:	61 f0       	breq	.+24     	; 0x16ca <twi_handleTimeout+0x26>
    16b2:	c0 91 b8 00 	lds	r28, 0x00B8	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7f80b8>
    16b6:	d0 91 ba 00 	lds	r29, 0x00BA	; 0x8000ba <__TEXT_REGION_LENGTH__+0x7f80ba>
    16ba:	0e 94 1d 0b 	call	0x163a	; 0x163a <twi_disable>
    16be:	0e 94 ff 0a 	call	0x15fe	; 0x15fe <twi_init>
    16c2:	d0 93 ba 00 	sts	0x00BA, r29	; 0x8000ba <__TEXT_REGION_LENGTH__+0x7f80ba>
    16c6:	c0 93 b8 00 	sts	0x00B8, r28	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7f80b8>
    16ca:	df 91       	pop	r29
    16cc:	cf 91       	pop	r28
    16ce:	08 95       	ret

000016d0 <twi_writeTo>:
 *          3 .. data send, NACK received
 *          4 .. other twi error (lost bus arbitration, bus error, ..)
 *          5 .. timeout
 */
uint8_t twi_writeTo(uint8_t address, uint8_t* data, uint8_t length, uint8_t wait, uint8_t sendStop)
{
    16d0:	4f 92       	push	r4
    16d2:	5f 92       	push	r5
    16d4:	6f 92       	push	r6
    16d6:	7f 92       	push	r7
    16d8:	8f 92       	push	r8
    16da:	9f 92       	push	r9
    16dc:	af 92       	push	r10
    16de:	bf 92       	push	r11
    16e0:	cf 92       	push	r12
    16e2:	df 92       	push	r13
    16e4:	ef 92       	push	r14
    16e6:	ff 92       	push	r15
    16e8:	0f 93       	push	r16
    16ea:	1f 93       	push	r17
    16ec:	cf 93       	push	r28
    16ee:	df 93       	push	r29
  uint8_t i;

  // ensure data will fit into buffer
  if(TWI_BUFFER_LENGTH < length){
    16f0:	41 32       	cpi	r20, 0x21	; 33
    16f2:	08 f0       	brcs	.+2      	; 0x16f6 <twi_writeTo+0x26>
    16f4:	c6 c0       	rjmp	.+396    	; 0x1882 <twi_writeTo+0x1b2>
    16f6:	12 2f       	mov	r17, r18
    16f8:	f4 2e       	mov	r15, r20
    16fa:	d7 2e       	mov	r13, r23
    16fc:	e6 2e       	mov	r14, r22
    16fe:	d8 2f       	mov	r29, r24
    return 1;
  }

  // wait until twi is ready, become master transmitter
  uint32_t startMicros = micros();
    1700:	0e 94 8d 0f 	call	0x1f1a	; 0x1f1a <micros>
    1704:	4b 01       	movw	r8, r22
    1706:	5c 01       	movw	r10, r24
  while(TWI_READY != twi_state){
    1708:	c0 91 0d 03 	lds	r28, 0x030D	; 0x80030d <twi_state>
    170c:	cc 23       	and	r28, r28
    170e:	11 f1       	breq	.+68     	; 0x1754 <twi_writeTo+0x84>
    if((twi_timeout_us > 0ul) && ((micros() - startMicros) > twi_timeout_us)) {
    1710:	80 91 06 03 	lds	r24, 0x0306	; 0x800306 <twi_timeout_us>
    1714:	90 91 07 03 	lds	r25, 0x0307	; 0x800307 <twi_timeout_us+0x1>
    1718:	a0 91 08 03 	lds	r26, 0x0308	; 0x800308 <twi_timeout_us+0x2>
    171c:	b0 91 09 03 	lds	r27, 0x0309	; 0x800309 <twi_timeout_us+0x3>
    1720:	89 2b       	or	r24, r25
    1722:	8a 2b       	or	r24, r26
    1724:	8b 2b       	or	r24, r27
    1726:	81 f3       	breq	.-32     	; 0x1708 <twi_writeTo+0x38>
    1728:	0e 94 8d 0f 	call	0x1f1a	; 0x1f1a <micros>
    172c:	40 90 06 03 	lds	r4, 0x0306	; 0x800306 <twi_timeout_us>
    1730:	50 90 07 03 	lds	r5, 0x0307	; 0x800307 <twi_timeout_us+0x1>
    1734:	60 90 08 03 	lds	r6, 0x0308	; 0x800308 <twi_timeout_us+0x2>
    1738:	70 90 09 03 	lds	r7, 0x0309	; 0x800309 <twi_timeout_us+0x3>
    173c:	dc 01       	movw	r26, r24
    173e:	cb 01       	movw	r24, r22
    1740:	88 19       	sub	r24, r8
    1742:	99 09       	sbc	r25, r9
    1744:	aa 09       	sbc	r26, r10
    1746:	bb 09       	sbc	r27, r11
    1748:	48 16       	cp	r4, r24
    174a:	59 06       	cpc	r5, r25
    174c:	6a 06       	cpc	r6, r26
    174e:	7b 06       	cpc	r7, r27
    1750:	d8 f6       	brcc	.-74     	; 0x1708 <twi_writeTo+0x38>
    1752:	83 c0       	rjmp	.+262    	; 0x185a <twi_writeTo+0x18a>
      twi_handleTimeout(twi_do_reset_on_timeout);
      return (5);
    }
  }
  twi_state = TWI_MTX;
    1754:	82 e0       	ldi	r24, 0x02	; 2
    1756:	80 93 0d 03 	sts	0x030D, r24	; 0x80030d <twi_state>
  twi_sendStop = sendStop;
    175a:	00 93 0b 03 	sts	0x030B, r16	; 0x80030b <twi_sendStop>
  // reset error state (0xFF.. no error occured)
  twi_error = 0xFF;
    175e:	8f ef       	ldi	r24, 0xFF	; 255
    1760:	80 93 c0 02 	sts	0x02C0, r24	; 0x8002c0 <twi_error>

  // initialize buffer iteration vars
  twi_masterBufferIndex = 0;
    1764:	10 92 e3 02 	sts	0x02E3, r1	; 0x8002e3 <twi_masterBufferIndex>
  twi_masterBufferLength = length;
    1768:	f0 92 e2 02 	sts	0x02E2, r15	; 0x8002e2 <twi_masterBufferLength>
    176c:	9e 2d       	mov	r25, r14
    176e:	a4 ee       	ldi	r26, 0xE4	; 228
    1770:	b2 e0       	ldi	r27, 0x02	; 2
  
  // copy data to twi buffer
  for(i = 0; i < length; ++i){
    1772:	ee 2d       	mov	r30, r14
    1774:	fd 2d       	mov	r31, r13
    1776:	8e 2f       	mov	r24, r30
    1778:	89 1b       	sub	r24, r25
    177a:	8f 15       	cp	r24, r15
    177c:	18 f4       	brcc	.+6      	; 0x1784 <twi_writeTo+0xb4>
    twi_masterBuffer[i] = data[i];
    177e:	81 91       	ld	r24, Z+
    1780:	8d 93       	st	X+, r24
    1782:	f9 cf       	rjmp	.-14     	; 0x1776 <twi_writeTo+0xa6>
  }
  
  // build sla+w, slave device address + w bit
  twi_slarw = TW_WRITE;
    1784:	10 92 0c 03 	sts	0x030C, r1	; 0x80030c <twi_slarw>
  twi_slarw |= address << 1;
    1788:	90 91 0c 03 	lds	r25, 0x030C	; 0x80030c <twi_slarw>
    178c:	dd 0f       	add	r29, r29
    178e:	d9 2b       	or	r29, r25
    1790:	d0 93 0c 03 	sts	0x030C, r29	; 0x80030c <twi_slarw>
  
  // if we're in a repeated start, then we've already sent the START
  // in the ISR. Don't do it again.
  //
  if (true == twi_inRepStart) {
    1794:	80 91 0a 03 	lds	r24, 0x030A	; 0x80030a <twi_inRepStart>
    1798:	81 30       	cpi	r24, 0x01	; 1
    179a:	89 f5       	brne	.+98     	; 0x17fe <twi_writeTo+0x12e>
    // (@@@ we hope), and the TWI statemachine is just waiting for the address byte.
    // We need to remove ourselves from the repeated start state before we enable interrupts,
    // since the ISR is ASYNC, and we could get confused if we hit the ISR before cleaning
    // up. Also, don't enable the START interrupt. There may be one pending from the 
    // repeated start that we sent outselves, and that would really confuse things.
    twi_inRepStart = false;			// remember, we're dealing with an ASYNC ISR
    179c:	10 92 0a 03 	sts	0x030A, r1	; 0x80030a <twi_inRepStart>
    startMicros = micros();
    17a0:	0e 94 8d 0f 	call	0x1f1a	; 0x1f1a <micros>
    17a4:	6b 01       	movw	r12, r22
    17a6:	7c 01       	movw	r14, r24
    do {
      TWDR = twi_slarw;
    17a8:	80 91 0c 03 	lds	r24, 0x030C	; 0x80030c <twi_slarw>
    17ac:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7f80bb>
      if((twi_timeout_us > 0ul) && ((micros() - startMicros) > twi_timeout_us)) {
    17b0:	80 91 06 03 	lds	r24, 0x0306	; 0x800306 <twi_timeout_us>
    17b4:	90 91 07 03 	lds	r25, 0x0307	; 0x800307 <twi_timeout_us+0x1>
    17b8:	a0 91 08 03 	lds	r26, 0x0308	; 0x800308 <twi_timeout_us+0x2>
    17bc:	b0 91 09 03 	lds	r27, 0x0309	; 0x800309 <twi_timeout_us+0x3>
    17c0:	89 2b       	or	r24, r25
    17c2:	8a 2b       	or	r24, r26
    17c4:	8b 2b       	or	r24, r27
    17c6:	a9 f0       	breq	.+42     	; 0x17f2 <twi_writeTo+0x122>
    17c8:	0e 94 8d 0f 	call	0x1f1a	; 0x1f1a <micros>
    17cc:	80 90 06 03 	lds	r8, 0x0306	; 0x800306 <twi_timeout_us>
    17d0:	90 90 07 03 	lds	r9, 0x0307	; 0x800307 <twi_timeout_us+0x1>
    17d4:	a0 90 08 03 	lds	r10, 0x0308	; 0x800308 <twi_timeout_us+0x2>
    17d8:	b0 90 09 03 	lds	r11, 0x0309	; 0x800309 <twi_timeout_us+0x3>
    17dc:	dc 01       	movw	r26, r24
    17de:	cb 01       	movw	r24, r22
    17e0:	8c 19       	sub	r24, r12
    17e2:	9d 09       	sbc	r25, r13
    17e4:	ae 09       	sbc	r26, r14
    17e6:	bf 09       	sbc	r27, r15
    17e8:	88 16       	cp	r8, r24
    17ea:	99 06       	cpc	r9, r25
    17ec:	aa 06       	cpc	r10, r26
    17ee:	bb 06       	cpc	r11, r27
    17f0:	a0 f1       	brcs	.+104    	; 0x185a <twi_writeTo+0x18a>
        twi_handleTimeout(twi_do_reset_on_timeout);
        return (5);
      }
    } while(TWCR & _BV(TWWC));
    17f2:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
    17f6:	83 fd       	sbrc	r24, 3
    17f8:	d7 cf       	rjmp	.-82     	; 0x17a8 <twi_writeTo+0xd8>
    TWCR = _BV(TWINT) | _BV(TWEA) | _BV(TWEN) | _BV(TWIE);	// enable INTs, but not START
    17fa:	85 ec       	ldi	r24, 0xC5	; 197
    17fc:	01 c0       	rjmp	.+2      	; 0x1800 <twi_writeTo+0x130>
  } else {
    // send start condition
    TWCR = _BV(TWINT) | _BV(TWEA) | _BV(TWEN) | _BV(TWIE) | _BV(TWSTA);	// enable INTs
    17fe:	85 ee       	ldi	r24, 0xE5	; 229
    1800:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
  }

  // wait for write operation to complete
  startMicros = micros();
    1804:	0e 94 8d 0f 	call	0x1f1a	; 0x1f1a <micros>
    1808:	6b 01       	movw	r12, r22
    180a:	7c 01       	movw	r14, r24
  while(wait && (TWI_MTX == twi_state)){
    180c:	11 23       	and	r17, r17
    180e:	59 f1       	breq	.+86     	; 0x1866 <twi_writeTo+0x196>
    1810:	80 91 0d 03 	lds	r24, 0x030D	; 0x80030d <twi_state>
    1814:	82 30       	cpi	r24, 0x02	; 2
    1816:	39 f5       	brne	.+78     	; 0x1866 <twi_writeTo+0x196>
    if((twi_timeout_us > 0ul) && ((micros() - startMicros) > twi_timeout_us)) {
    1818:	80 91 06 03 	lds	r24, 0x0306	; 0x800306 <twi_timeout_us>
    181c:	90 91 07 03 	lds	r25, 0x0307	; 0x800307 <twi_timeout_us+0x1>
    1820:	a0 91 08 03 	lds	r26, 0x0308	; 0x800308 <twi_timeout_us+0x2>
    1824:	b0 91 09 03 	lds	r27, 0x0309	; 0x800309 <twi_timeout_us+0x3>
    1828:	89 2b       	or	r24, r25
    182a:	8a 2b       	or	r24, r26
    182c:	8b 2b       	or	r24, r27
    182e:	71 f3       	breq	.-36     	; 0x180c <twi_writeTo+0x13c>
    1830:	0e 94 8d 0f 	call	0x1f1a	; 0x1f1a <micros>
    1834:	80 90 06 03 	lds	r8, 0x0306	; 0x800306 <twi_timeout_us>
    1838:	90 90 07 03 	lds	r9, 0x0307	; 0x800307 <twi_timeout_us+0x1>
    183c:	a0 90 08 03 	lds	r10, 0x0308	; 0x800308 <twi_timeout_us+0x2>
    1840:	b0 90 09 03 	lds	r11, 0x0309	; 0x800309 <twi_timeout_us+0x3>
    1844:	dc 01       	movw	r26, r24
    1846:	cb 01       	movw	r24, r22
    1848:	8c 19       	sub	r24, r12
    184a:	9d 09       	sbc	r25, r13
    184c:	ae 09       	sbc	r26, r14
    184e:	bf 09       	sbc	r27, r15
    1850:	88 16       	cp	r8, r24
    1852:	99 06       	cpc	r9, r25
    1854:	aa 06       	cpc	r10, r26
    1856:	bb 06       	cpc	r11, r27
    1858:	c8 f6       	brcc	.-78     	; 0x180c <twi_writeTo+0x13c>
      twi_handleTimeout(twi_do_reset_on_timeout);
    185a:	80 91 04 03 	lds	r24, 0x0304	; 0x800304 <twi_do_reset_on_timeout>
    185e:	0e 94 52 0b 	call	0x16a4	; 0x16a4 <twi_handleTimeout>
      return (5);
    1862:	c5 e0       	ldi	r28, 0x05	; 5
    1864:	13 c0       	rjmp	.+38     	; 0x188c <twi_writeTo+0x1bc>
    }
  }
  
  if (twi_error == 0xFF)
    1866:	80 91 c0 02 	lds	r24, 0x02C0	; 0x8002c0 <twi_error>
    186a:	8f 3f       	cpi	r24, 0xFF	; 255
    186c:	79 f0       	breq	.+30     	; 0x188c <twi_writeTo+0x1bc>
    return 0;	// success
  else if (twi_error == TW_MT_SLA_NACK)
    186e:	80 91 c0 02 	lds	r24, 0x02C0	; 0x8002c0 <twi_error>
    1872:	80 32       	cpi	r24, 0x20	; 32
    1874:	41 f0       	breq	.+16     	; 0x1886 <twi_writeTo+0x1b6>
    return 2;	// error: address send, nack received
  else if (twi_error == TW_MT_DATA_NACK)
    1876:	80 91 c0 02 	lds	r24, 0x02C0	; 0x8002c0 <twi_error>
    187a:	80 33       	cpi	r24, 0x30	; 48
    187c:	31 f0       	breq	.+12     	; 0x188a <twi_writeTo+0x1ba>
    return 3;	// error: data send, nack received
  else
    return 4;	// other twi error
    187e:	c4 e0       	ldi	r28, 0x04	; 4
    1880:	05 c0       	rjmp	.+10     	; 0x188c <twi_writeTo+0x1bc>
{
  uint8_t i;

  // ensure data will fit into buffer
  if(TWI_BUFFER_LENGTH < length){
    return 1;
    1882:	c1 e0       	ldi	r28, 0x01	; 1
    1884:	03 c0       	rjmp	.+6      	; 0x188c <twi_writeTo+0x1bc>
  }
  
  if (twi_error == 0xFF)
    return 0;	// success
  else if (twi_error == TW_MT_SLA_NACK)
    return 2;	// error: address send, nack received
    1886:	c2 e0       	ldi	r28, 0x02	; 2
    1888:	01 c0       	rjmp	.+2      	; 0x188c <twi_writeTo+0x1bc>
  else if (twi_error == TW_MT_DATA_NACK)
    return 3;	// error: data send, nack received
    188a:	c3 e0       	ldi	r28, 0x03	; 3
  else
    return 4;	// other twi error
}
    188c:	8c 2f       	mov	r24, r28
    188e:	df 91       	pop	r29
    1890:	cf 91       	pop	r28
    1892:	1f 91       	pop	r17
    1894:	0f 91       	pop	r16
    1896:	ff 90       	pop	r15
    1898:	ef 90       	pop	r14
    189a:	df 90       	pop	r13
    189c:	cf 90       	pop	r12
    189e:	bf 90       	pop	r11
    18a0:	af 90       	pop	r10
    18a2:	9f 90       	pop	r9
    18a4:	8f 90       	pop	r8
    18a6:	7f 90       	pop	r7
    18a8:	6f 90       	pop	r6
    18aa:	5f 90       	pop	r5
    18ac:	4f 90       	pop	r4
    18ae:	08 95       	ret

000018b0 <_ZN5Print17availableForWriteEv>:
}

// sets function called on slave read
void TwoWire::onRequest( void (*function)(void) )
{
  user_onRequest = function;
    18b0:	80 e0       	ldi	r24, 0x00	; 0
    18b2:	90 e0       	ldi	r25, 0x00	; 0
    18b4:	08 95       	ret

000018b6 <_ZN7TwoWire9availableEv>:
    18b6:	80 91 3e 03 	lds	r24, 0x033E	; 0x80033e <_ZN7TwoWire14rxBufferLengthE>
    18ba:	90 e0       	ldi	r25, 0x00	; 0
    18bc:	20 91 3f 03 	lds	r18, 0x033F	; 0x80033f <_ZN7TwoWire13rxBufferIndexE>
    18c0:	82 1b       	sub	r24, r18
    18c2:	91 09       	sbc	r25, r1
    18c4:	08 95       	ret

000018c6 <_ZN7TwoWire4readEv>:
    18c6:	90 91 3f 03 	lds	r25, 0x033F	; 0x80033f <_ZN7TwoWire13rxBufferIndexE>
    18ca:	80 91 3e 03 	lds	r24, 0x033E	; 0x80033e <_ZN7TwoWire14rxBufferLengthE>
    18ce:	98 17       	cp	r25, r24
    18d0:	50 f4       	brcc	.+20     	; 0x18e6 <_ZN7TwoWire4readEv+0x20>
    18d2:	e9 2f       	mov	r30, r25
    18d4:	f0 e0       	ldi	r31, 0x00	; 0
    18d6:	e0 5c       	subi	r30, 0xC0	; 192
    18d8:	fc 4f       	sbci	r31, 0xFC	; 252
    18da:	20 81       	ld	r18, Z
    18dc:	30 e0       	ldi	r19, 0x00	; 0
    18de:	9f 5f       	subi	r25, 0xFF	; 255
    18e0:	90 93 3f 03 	sts	0x033F, r25	; 0x80033f <_ZN7TwoWire13rxBufferIndexE>
    18e4:	02 c0       	rjmp	.+4      	; 0x18ea <_ZN7TwoWire4readEv+0x24>
    18e6:	2f ef       	ldi	r18, 0xFF	; 255
    18e8:	3f ef       	ldi	r19, 0xFF	; 255
    18ea:	c9 01       	movw	r24, r18
    18ec:	08 95       	ret

000018ee <_ZN7TwoWire4peekEv>:
    18ee:	e0 91 3f 03 	lds	r30, 0x033F	; 0x80033f <_ZN7TwoWire13rxBufferIndexE>
    18f2:	80 91 3e 03 	lds	r24, 0x033E	; 0x80033e <_ZN7TwoWire14rxBufferLengthE>
    18f6:	e8 17       	cp	r30, r24
    18f8:	30 f4       	brcc	.+12     	; 0x1906 <_ZN7TwoWire4peekEv+0x18>
    18fa:	f0 e0       	ldi	r31, 0x00	; 0
    18fc:	e0 5c       	subi	r30, 0xC0	; 192
    18fe:	fc 4f       	sbci	r31, 0xFC	; 252
    1900:	80 81       	ld	r24, Z
    1902:	90 e0       	ldi	r25, 0x00	; 0
    1904:	08 95       	ret
    1906:	8f ef       	ldi	r24, 0xFF	; 255
    1908:	9f ef       	ldi	r25, 0xFF	; 255
    190a:	08 95       	ret

0000190c <_ZN7TwoWire5flushEv>:
    190c:	08 95       	ret

0000190e <_ZN7TwoWire5writeEPKhj>:
    190e:	cf 92       	push	r12
    1910:	df 92       	push	r13
    1912:	ef 92       	push	r14
    1914:	ff 92       	push	r15
    1916:	0f 93       	push	r16
    1918:	1f 93       	push	r17
    191a:	cf 93       	push	r28
    191c:	df 93       	push	r29
    191e:	7c 01       	movw	r14, r24
    1920:	cb 01       	movw	r24, r22
    1922:	8a 01       	movw	r16, r20
    1924:	20 91 1a 03 	lds	r18, 0x031A	; 0x80031a <_ZN7TwoWire12transmittingE>
    1928:	22 23       	and	r18, r18
    192a:	89 f0       	breq	.+34     	; 0x194e <_ZN7TwoWire5writeEPKhj+0x40>
    192c:	eb 01       	movw	r28, r22
    192e:	6b 01       	movw	r12, r22
    1930:	c4 0e       	add	r12, r20
    1932:	d5 1e       	adc	r13, r21
    1934:	cc 15       	cp	r28, r12
    1936:	dd 05       	cpc	r29, r13
    1938:	69 f0       	breq	.+26     	; 0x1954 <_ZN7TwoWire5writeEPKhj+0x46>
    193a:	69 91       	ld	r22, Y+
    193c:	d7 01       	movw	r26, r14
    193e:	ed 91       	ld	r30, X+
    1940:	fc 91       	ld	r31, X
    1942:	01 90       	ld	r0, Z+
    1944:	f0 81       	ld	r31, Z
    1946:	e0 2d       	mov	r30, r0
    1948:	c7 01       	movw	r24, r14
    194a:	09 95       	icall
    194c:	f3 cf       	rjmp	.-26     	; 0x1934 <_ZN7TwoWire5writeEPKhj+0x26>
    194e:	64 2f       	mov	r22, r20
    1950:	0e 94 2a 0b 	call	0x1654	; 0x1654 <twi_transmit>
    1954:	c8 01       	movw	r24, r16
    1956:	df 91       	pop	r29
    1958:	cf 91       	pop	r28
    195a:	1f 91       	pop	r17
    195c:	0f 91       	pop	r16
    195e:	ff 90       	pop	r15
    1960:	ef 90       	pop	r14
    1962:	df 90       	pop	r13
    1964:	cf 90       	pop	r12
    1966:	08 95       	ret

00001968 <_ZN7TwoWire5writeEh>:
    1968:	cf 93       	push	r28
    196a:	df 93       	push	r29
    196c:	1f 92       	push	r1
    196e:	cd b7       	in	r28, 0x3d	; 61
    1970:	de b7       	in	r29, 0x3e	; 62
    1972:	69 83       	std	Y+1, r22	; 0x01
    1974:	20 91 1a 03 	lds	r18, 0x031A	; 0x80031a <_ZN7TwoWire12transmittingE>
    1978:	22 23       	and	r18, r18
    197a:	d1 f0       	breq	.+52     	; 0x19b0 <_ZN7TwoWire5writeEh+0x48>
    197c:	20 91 1b 03 	lds	r18, 0x031B	; 0x80031b <_ZN7TwoWire14txBufferLengthE>
    1980:	20 32       	cpi	r18, 0x20	; 32
    1982:	40 f0       	brcs	.+16     	; 0x1994 <_ZN7TwoWire5writeEh+0x2c>
    1984:	21 e0       	ldi	r18, 0x01	; 1
    1986:	30 e0       	ldi	r19, 0x00	; 0
    1988:	fc 01       	movw	r30, r24
    198a:	33 83       	std	Z+3, r19	; 0x03
    198c:	22 83       	std	Z+2, r18	; 0x02
    198e:	80 e0       	ldi	r24, 0x00	; 0
    1990:	90 e0       	ldi	r25, 0x00	; 0
    1992:	15 c0       	rjmp	.+42     	; 0x19be <_ZN7TwoWire5writeEh+0x56>
    1994:	80 91 1c 03 	lds	r24, 0x031C	; 0x80031c <_ZN7TwoWire13txBufferIndexE>
    1998:	e8 2f       	mov	r30, r24
    199a:	f0 e0       	ldi	r31, 0x00	; 0
    199c:	e3 5e       	subi	r30, 0xE3	; 227
    199e:	fc 4f       	sbci	r31, 0xFC	; 252
    19a0:	99 81       	ldd	r25, Y+1	; 0x01
    19a2:	90 83       	st	Z, r25
    19a4:	8f 5f       	subi	r24, 0xFF	; 255
    19a6:	80 93 1c 03 	sts	0x031C, r24	; 0x80031c <_ZN7TwoWire13txBufferIndexE>
    19aa:	80 93 1b 03 	sts	0x031B, r24	; 0x80031b <_ZN7TwoWire14txBufferLengthE>
    19ae:	05 c0       	rjmp	.+10     	; 0x19ba <_ZN7TwoWire5writeEh+0x52>
    19b0:	61 e0       	ldi	r22, 0x01	; 1
    19b2:	ce 01       	movw	r24, r28
    19b4:	01 96       	adiw	r24, 0x01	; 1
    19b6:	0e 94 2a 0b 	call	0x1654	; 0x1654 <twi_transmit>
    19ba:	81 e0       	ldi	r24, 0x01	; 1
    19bc:	90 e0       	ldi	r25, 0x00	; 0
    19be:	0f 90       	pop	r0
    19c0:	df 91       	pop	r29
    19c2:	cf 91       	pop	r28
    19c4:	08 95       	ret

000019c6 <_ZN7TwoWireC1Ev>:
    19c6:	fc 01       	movw	r30, r24
    19c8:	13 82       	std	Z+3, r1	; 0x03
    19ca:	12 82       	std	Z+2, r1	; 0x02
    19cc:	88 ee       	ldi	r24, 0xE8	; 232
    19ce:	93 e0       	ldi	r25, 0x03	; 3
    19d0:	a0 e0       	ldi	r26, 0x00	; 0
    19d2:	b0 e0       	ldi	r27, 0x00	; 0
    19d4:	84 83       	std	Z+4, r24	; 0x04
    19d6:	95 83       	std	Z+5, r25	; 0x05
    19d8:	a6 83       	std	Z+6, r26	; 0x06
    19da:	b7 83       	std	Z+7, r27	; 0x07
    19dc:	87 e1       	ldi	r24, 0x17	; 23
    19de:	91 e0       	ldi	r25, 0x01	; 1
    19e0:	91 83       	std	Z+1, r25	; 0x01
    19e2:	80 83       	st	Z, r24
    19e4:	08 95       	ret

000019e6 <_ZN7TwoWire17beginTransmissionEh>:
    19e6:	81 e0       	ldi	r24, 0x01	; 1
    19e8:	80 93 1a 03 	sts	0x031A, r24	; 0x80031a <_ZN7TwoWire12transmittingE>
    19ec:	60 93 3d 03 	sts	0x033D, r22	; 0x80033d <_ZN7TwoWire9txAddressE>
    19f0:	10 92 1c 03 	sts	0x031C, r1	; 0x80031c <_ZN7TwoWire13txBufferIndexE>
    19f4:	10 92 1b 03 	sts	0x031B, r1	; 0x80031b <_ZN7TwoWire14txBufferLengthE>
    19f8:	08 95       	ret

000019fa <_ZN7TwoWire15endTransmissionEh>:
    19fa:	0f 93       	push	r16
    19fc:	06 2f       	mov	r16, r22
    19fe:	21 e0       	ldi	r18, 0x01	; 1
    1a00:	40 91 1b 03 	lds	r20, 0x031B	; 0x80031b <_ZN7TwoWire14txBufferLengthE>
    1a04:	6d e1       	ldi	r22, 0x1D	; 29
    1a06:	73 e0       	ldi	r23, 0x03	; 3
    1a08:	80 91 3d 03 	lds	r24, 0x033D	; 0x80033d <_ZN7TwoWire9txAddressE>
    1a0c:	0e 94 68 0b 	call	0x16d0	; 0x16d0 <twi_writeTo>
    1a10:	10 92 1c 03 	sts	0x031C, r1	; 0x80031c <_ZN7TwoWire13txBufferIndexE>
    1a14:	10 92 1b 03 	sts	0x031B, r1	; 0x80031b <_ZN7TwoWire14txBufferLengthE>
    1a18:	10 92 1a 03 	sts	0x031A, r1	; 0x80031a <_ZN7TwoWire12transmittingE>
    1a1c:	0f 91       	pop	r16
    1a1e:	08 95       	ret

00001a20 <_GLOBAL__sub_I__ZN7TwoWire8rxBufferE>:
}

// Preinstantiate Objects //////////////////////////////////////////////////////

TwoWire Wire = TwoWire();
    1a20:	8e e0       	ldi	r24, 0x0E	; 14
    1a22:	93 e0       	ldi	r25, 0x03	; 3
    1a24:	0c 94 e3 0c 	jmp	0x19c6	; 0x19c6 <_ZN7TwoWireC1Ev>

00001a28 <_ZN14HardwareSerial9availableEv>:
  // clear any received data
  _rx_buffer_head = _rx_buffer_tail;
}

int HardwareSerial::available(void)
{
    1a28:	fc 01       	movw	r30, r24
  return ((unsigned int)(SERIAL_RX_BUFFER_SIZE + _rx_buffer_head - _rx_buffer_tail)) % SERIAL_RX_BUFFER_SIZE;
    1a2a:	91 8d       	ldd	r25, Z+25	; 0x19
    1a2c:	22 8d       	ldd	r18, Z+26	; 0x1a
    1a2e:	89 2f       	mov	r24, r25
    1a30:	90 e0       	ldi	r25, 0x00	; 0
    1a32:	80 5c       	subi	r24, 0xC0	; 192
    1a34:	9f 4f       	sbci	r25, 0xFF	; 255
    1a36:	82 1b       	sub	r24, r18
    1a38:	91 09       	sbc	r25, r1
}
    1a3a:	8f 73       	andi	r24, 0x3F	; 63
    1a3c:	99 27       	eor	r25, r25
    1a3e:	08 95       	ret

00001a40 <_ZN14HardwareSerial4peekEv>:

int HardwareSerial::peek(void)
{
    1a40:	fc 01       	movw	r30, r24
  if (_rx_buffer_head == _rx_buffer_tail) {
    1a42:	91 8d       	ldd	r25, Z+25	; 0x19
    1a44:	82 8d       	ldd	r24, Z+26	; 0x1a
    1a46:	98 17       	cp	r25, r24
    1a48:	31 f0       	breq	.+12     	; 0x1a56 <_ZN14HardwareSerial4peekEv+0x16>
    return -1;
  } else {
    return _rx_buffer[_rx_buffer_tail];
    1a4a:	82 8d       	ldd	r24, Z+26	; 0x1a
    1a4c:	e8 0f       	add	r30, r24
    1a4e:	f1 1d       	adc	r31, r1
    1a50:	85 8d       	ldd	r24, Z+29	; 0x1d
    1a52:	90 e0       	ldi	r25, 0x00	; 0
    1a54:	08 95       	ret
}

int HardwareSerial::peek(void)
{
  if (_rx_buffer_head == _rx_buffer_tail) {
    return -1;
    1a56:	8f ef       	ldi	r24, 0xFF	; 255
    1a58:	9f ef       	ldi	r25, 0xFF	; 255
  } else {
    return _rx_buffer[_rx_buffer_tail];
  }
}
    1a5a:	08 95       	ret

00001a5c <_ZN14HardwareSerial4readEv>:

int HardwareSerial::read(void)
{
    1a5c:	fc 01       	movw	r30, r24
  // if the head isn't ahead of the tail, we don't have any characters
  if (_rx_buffer_head == _rx_buffer_tail) {
    1a5e:	91 8d       	ldd	r25, Z+25	; 0x19
    1a60:	82 8d       	ldd	r24, Z+26	; 0x1a
    1a62:	98 17       	cp	r25, r24
    1a64:	61 f0       	breq	.+24     	; 0x1a7e <_ZN14HardwareSerial4readEv+0x22>
    return -1;
  } else {
    unsigned char c = _rx_buffer[_rx_buffer_tail];
    1a66:	82 8d       	ldd	r24, Z+26	; 0x1a
    1a68:	df 01       	movw	r26, r30
    1a6a:	a8 0f       	add	r26, r24
    1a6c:	b1 1d       	adc	r27, r1
    1a6e:	5d 96       	adiw	r26, 0x1d	; 29
    1a70:	8c 91       	ld	r24, X
    _rx_buffer_tail = (rx_buffer_index_t)(_rx_buffer_tail + 1) % SERIAL_RX_BUFFER_SIZE;
    1a72:	92 8d       	ldd	r25, Z+26	; 0x1a
    1a74:	9f 5f       	subi	r25, 0xFF	; 255
    1a76:	9f 73       	andi	r25, 0x3F	; 63
    1a78:	92 8f       	std	Z+26, r25	; 0x1a
    return c;
    1a7a:	90 e0       	ldi	r25, 0x00	; 0
    1a7c:	08 95       	ret

int HardwareSerial::read(void)
{
  // if the head isn't ahead of the tail, we don't have any characters
  if (_rx_buffer_head == _rx_buffer_tail) {
    return -1;
    1a7e:	8f ef       	ldi	r24, 0xFF	; 255
    1a80:	9f ef       	ldi	r25, 0xFF	; 255
  } else {
    unsigned char c = _rx_buffer[_rx_buffer_tail];
    _rx_buffer_tail = (rx_buffer_index_t)(_rx_buffer_tail + 1) % SERIAL_RX_BUFFER_SIZE;
    return c;
  }
}
    1a82:	08 95       	ret

00001a84 <_ZN14HardwareSerial17availableForWriteEv>:
{
  tx_buffer_index_t head;
  tx_buffer_index_t tail;

  TX_BUFFER_ATOMIC {
    head = _tx_buffer_head;
    1a84:	fc 01       	movw	r30, r24
    1a86:	53 8d       	ldd	r21, Z+27	; 0x1b
    tail = _tx_buffer_tail;
    1a88:	44 8d       	ldd	r20, Z+28	; 0x1c
    1a8a:	25 2f       	mov	r18, r21
    1a8c:	30 e0       	ldi	r19, 0x00	; 0
    1a8e:	84 2f       	mov	r24, r20
    1a90:	90 e0       	ldi	r25, 0x00	; 0
  }
  if (head >= tail) return SERIAL_TX_BUFFER_SIZE - 1 - head + tail;
    1a92:	82 1b       	sub	r24, r18
    1a94:	93 0b       	sbc	r25, r19
    1a96:	54 17       	cp	r21, r20
    1a98:	10 f0       	brcs	.+4      	; 0x1a9e <_ZN14HardwareSerial17availableForWriteEv+0x1a>
    1a9a:	cf 96       	adiw	r24, 0x3f	; 63
    1a9c:	08 95       	ret
  return tail - head - 1;
    1a9e:	01 97       	sbiw	r24, 0x01	; 1
}
    1aa0:	08 95       	ret

00001aa2 <_Z14serialEventRunv>:
#endif

void serialEventRun(void)
{
#if defined(HAVE_HWSERIAL0)
  if (Serial0_available && serialEvent && Serial0_available()) serialEvent();
    1aa2:	89 eb       	ldi	r24, 0xB9	; 185
    1aa4:	9e e0       	ldi	r25, 0x0E	; 14
    1aa6:	89 2b       	or	r24, r25
    1aa8:	41 f0       	breq	.+16     	; 0x1aba <_Z14serialEventRunv+0x18>
    1aaa:	80 e0       	ldi	r24, 0x00	; 0
    1aac:	90 e0       	ldi	r25, 0x00	; 0
    1aae:	89 2b       	or	r24, r25
    1ab0:	21 f0       	breq	.+8      	; 0x1aba <_Z14serialEventRunv+0x18>
    1ab2:	0e 94 b9 0e 	call	0x1d72	; 0x1d72 <_Z17Serial0_availablev>
    1ab6:	81 11       	cpse	r24, r1
    1ab8:	0d c0       	rjmp	.+26     	; 0x1ad4 <_Z14serialEventRunv+0x32>
#endif
#if defined(HAVE_HWSERIAL1)
  if (Serial1_available && serialEvent1 && Serial1_available()) serialEvent1();
    1aba:	80 e0       	ldi	r24, 0x00	; 0
    1abc:	90 e0       	ldi	r25, 0x00	; 0
    1abe:	89 2b       	or	r24, r25
    1ac0:	71 f0       	breq	.+28     	; 0x1ade <_Z14serialEventRunv+0x3c>
    1ac2:	80 e0       	ldi	r24, 0x00	; 0
    1ac4:	90 e0       	ldi	r25, 0x00	; 0
    1ac6:	89 2b       	or	r24, r25
    1ac8:	51 f0       	breq	.+20     	; 0x1ade <_Z14serialEventRunv+0x3c>
    1aca:	0e 94 00 00 	call	0	; 0x0 <__vectors>
    1ace:	81 11       	cpse	r24, r1
    1ad0:	04 c0       	rjmp	.+8      	; 0x1ada <_Z14serialEventRunv+0x38>
    1ad2:	08 95       	ret
#endif

void serialEventRun(void)
{
#if defined(HAVE_HWSERIAL0)
  if (Serial0_available && serialEvent && Serial0_available()) serialEvent();
    1ad4:	0e 94 00 00 	call	0	; 0x0 <__vectors>
    1ad8:	f0 cf       	rjmp	.-32     	; 0x1aba <_Z14serialEventRunv+0x18>
#endif
#if defined(HAVE_HWSERIAL1)
  if (Serial1_available && serialEvent1 && Serial1_available()) serialEvent1();
    1ada:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>
    1ade:	08 95       	ret

00001ae0 <_ZN14HardwareSerial17_tx_udr_empty_irqEv>:
#endif

// Actual interrupt handlers //////////////////////////////////////////////////////////////

void HardwareSerial::_tx_udr_empty_irq(void)
{
    1ae0:	fc 01       	movw	r30, r24
  // If interrupts are enabled, there must be more data in the output
  // buffer. Send the next byte
  unsigned char c = _tx_buffer[_tx_buffer_tail];
    1ae2:	84 8d       	ldd	r24, Z+28	; 0x1c
    1ae4:	df 01       	movw	r26, r30
    1ae6:	a8 0f       	add	r26, r24
    1ae8:	b1 1d       	adc	r27, r1
    1aea:	a3 5a       	subi	r26, 0xA3	; 163
    1aec:	bf 4f       	sbci	r27, 0xFF	; 255
    1aee:	2c 91       	ld	r18, X
  _tx_buffer_tail = (_tx_buffer_tail + 1) % SERIAL_TX_BUFFER_SIZE;
    1af0:	84 8d       	ldd	r24, Z+28	; 0x1c
    1af2:	90 e0       	ldi	r25, 0x00	; 0
    1af4:	01 96       	adiw	r24, 0x01	; 1
    1af6:	8f 73       	andi	r24, 0x3F	; 63
    1af8:	99 27       	eor	r25, r25
    1afa:	84 8f       	std	Z+28, r24	; 0x1c

  *_udr = c;
    1afc:	a6 89       	ldd	r26, Z+22	; 0x16
    1afe:	b7 89       	ldd	r27, Z+23	; 0x17
    1b00:	2c 93       	st	X, r18
  // location". This makes sure flush() won't return until the bytes
  // actually got written. Other r/w bits are preserved, and zeroes
  // written to the rest.

#ifdef MPCM0
  *_ucsra = ((*_ucsra) & ((1 << U2X0) | (1 << MPCM0))) | (1 << TXC0);
    1b02:	a0 89       	ldd	r26, Z+16	; 0x10
    1b04:	b1 89       	ldd	r27, Z+17	; 0x11
    1b06:	8c 91       	ld	r24, X
    1b08:	83 70       	andi	r24, 0x03	; 3
    1b0a:	80 64       	ori	r24, 0x40	; 64
    1b0c:	8c 93       	st	X, r24
#else
  *_ucsra = ((*_ucsra) & ((1 << U2X0) | (1 << TXC0)));
#endif

  if (_tx_buffer_head == _tx_buffer_tail) {
    1b0e:	93 8d       	ldd	r25, Z+27	; 0x1b
    1b10:	84 8d       	ldd	r24, Z+28	; 0x1c
    1b12:	98 13       	cpse	r25, r24
    1b14:	06 c0       	rjmp	.+12     	; 0x1b22 <_ZN14HardwareSerial17_tx_udr_empty_irqEv+0x42>
    // Buffer empty, so disable interrupts
    cbi(*_ucsrb, UDRIE0);
    1b16:	02 88       	ldd	r0, Z+18	; 0x12
    1b18:	f3 89       	ldd	r31, Z+19	; 0x13
    1b1a:	e0 2d       	mov	r30, r0
    1b1c:	80 81       	ld	r24, Z
    1b1e:	8f 7d       	andi	r24, 0xDF	; 223
    1b20:	80 83       	st	Z, r24
    1b22:	08 95       	ret

00001b24 <_ZN14HardwareSerial5writeEh>:
  // If we get here, nothing is queued anymore (DRIE is disabled) and
  // the hardware finished tranmission (TXC is set).
}

size_t HardwareSerial::write(uint8_t c)
{
    1b24:	ef 92       	push	r14
    1b26:	ff 92       	push	r15
    1b28:	0f 93       	push	r16
    1b2a:	1f 93       	push	r17
    1b2c:	cf 93       	push	r28
    1b2e:	df 93       	push	r29
    1b30:	ec 01       	movw	r28, r24
  _written = true;
    1b32:	81 e0       	ldi	r24, 0x01	; 1
    1b34:	88 8f       	std	Y+24, r24	; 0x18
  // If the buffer and the data register is empty, just write the byte
  // to the data register and be done. This shortcut helps
  // significantly improve the effective datarate at high (>
  // 500kbit/s) bitrates, where interrupt overhead becomes a slowdown.
  if (_tx_buffer_head == _tx_buffer_tail && bit_is_set(*_ucsra, UDRE0)) {
    1b36:	9b 8d       	ldd	r25, Y+27	; 0x1b
    1b38:	8c 8d       	ldd	r24, Y+28	; 0x1c
    1b3a:	98 13       	cpse	r25, r24
    1b3c:	05 c0       	rjmp	.+10     	; 0x1b48 <_ZN14HardwareSerial5writeEh+0x24>
    1b3e:	e8 89       	ldd	r30, Y+16	; 0x10
    1b40:	f9 89       	ldd	r31, Y+17	; 0x11
    1b42:	80 81       	ld	r24, Z
    1b44:	85 fd       	sbrc	r24, 5
    1b46:	26 c0       	rjmp	.+76     	; 0x1b94 <_ZN14HardwareSerial5writeEh+0x70>
    1b48:	f6 2e       	mov	r15, r22
      *_ucsra = ((*_ucsra) & ((1 << U2X0) | (1 << TXC0)));
#endif
    }
    return 1;
  }
  tx_buffer_index_t i = (_tx_buffer_head + 1) % SERIAL_TX_BUFFER_SIZE;
    1b4a:	0b 8d       	ldd	r16, Y+27	; 0x1b
    1b4c:	10 e0       	ldi	r17, 0x00	; 0
    1b4e:	0f 5f       	subi	r16, 0xFF	; 255
    1b50:	1f 4f       	sbci	r17, 0xFF	; 255
    1b52:	0f 73       	andi	r16, 0x3F	; 63
    1b54:	11 27       	eor	r17, r17
    1b56:	e0 2e       	mov	r14, r16
	
  // If the output buffer is full, there's nothing for it other than to 
  // wait for the interrupt handler to empty it a bit
  while (i == _tx_buffer_tail) {
    1b58:	8c 8d       	ldd	r24, Y+28	; 0x1c
    1b5a:	e8 12       	cpse	r14, r24
    1b5c:	0c c0       	rjmp	.+24     	; 0x1b76 <_ZN14HardwareSerial5writeEh+0x52>
    if (bit_is_clear(SREG, SREG_I)) {
    1b5e:	0f b6       	in	r0, 0x3f	; 63
    1b60:	07 fc       	sbrc	r0, 7
    1b62:	fa cf       	rjmp	.-12     	; 0x1b58 <_ZN14HardwareSerial5writeEh+0x34>
      // Interrupts are disabled, so we'll have to poll the data
      // register empty flag ourselves. If it is set, pretend an
      // interrupt has happened and call the handler to free up
      // space for us.
      if(bit_is_set(*_ucsra, UDRE0))
    1b64:	e8 89       	ldd	r30, Y+16	; 0x10
    1b66:	f9 89       	ldd	r31, Y+17	; 0x11
    1b68:	80 81       	ld	r24, Z
    1b6a:	85 ff       	sbrs	r24, 5
    1b6c:	f5 cf       	rjmp	.-22     	; 0x1b58 <_ZN14HardwareSerial5writeEh+0x34>
	_tx_udr_empty_irq();
    1b6e:	ce 01       	movw	r24, r28
    1b70:	0e 94 70 0d 	call	0x1ae0	; 0x1ae0 <_ZN14HardwareSerial17_tx_udr_empty_irqEv>
    1b74:	f1 cf       	rjmp	.-30     	; 0x1b58 <_ZN14HardwareSerial5writeEh+0x34>
    } else {
      // nop, the interrupt handler will free up space for us
    }
  }

  _tx_buffer[_tx_buffer_head] = c;
    1b76:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1b78:	fe 01       	movw	r30, r28
    1b7a:	e8 0f       	add	r30, r24
    1b7c:	f1 1d       	adc	r31, r1
    1b7e:	e3 5a       	subi	r30, 0xA3	; 163
    1b80:	ff 4f       	sbci	r31, 0xFF	; 255
    1b82:	f0 82       	st	Z, r15

  // make atomic to prevent execution of ISR between setting the
  // head pointer and setting the interrupt flag resulting in buffer
  // retransmission
  ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
    1b84:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1b86:	f8 94       	cli
    _tx_buffer_head = i;
    1b88:	0b 8f       	std	Y+27, r16	; 0x1b
    sbi(*_ucsrb, UDRIE0);
    1b8a:	ea 89       	ldd	r30, Y+18	; 0x12
    1b8c:	fb 89       	ldd	r31, Y+19	; 0x13
    1b8e:	80 81       	ld	r24, Z
    1b90:	80 62       	ori	r24, 0x20	; 32
    1b92:	0a c0       	rjmp	.+20     	; 0x1ba8 <_ZN14HardwareSerial5writeEh+0x84>
    // So writing UDR must happen first.
    // Writing UDR and clearing TC must be done atomically, otherwise
    // interrupts might delay the TXC clear so the byte written to UDR
    // is transmitted (setting TXC) before clearing TXC. Then TXC will
    // be cleared when no bytes are left, causing flush() to hang
    ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
    1b94:	9f b7       	in	r25, 0x3f	; 63
    1b96:	f8 94       	cli
      *_udr = c;
    1b98:	ee 89       	ldd	r30, Y+22	; 0x16
    1b9a:	ff 89       	ldd	r31, Y+23	; 0x17
    1b9c:	60 83       	st	Z, r22
#ifdef MPCM0
      *_ucsra = ((*_ucsra) & ((1 << U2X0) | (1 << MPCM0))) | (1 << TXC0);
    1b9e:	e8 89       	ldd	r30, Y+16	; 0x10
    1ba0:	f9 89       	ldd	r31, Y+17	; 0x11
    1ba2:	80 81       	ld	r24, Z
    1ba4:	83 70       	andi	r24, 0x03	; 3
    1ba6:	80 64       	ori	r24, 0x40	; 64
    1ba8:	80 83       	st	Z, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1baa:	9f bf       	out	0x3f, r25	; 63
    _tx_buffer_head = i;
    sbi(*_ucsrb, UDRIE0);
  }
  
  return 1;
}
    1bac:	81 e0       	ldi	r24, 0x01	; 1
    1bae:	90 e0       	ldi	r25, 0x00	; 0
    1bb0:	df 91       	pop	r29
    1bb2:	cf 91       	pop	r28
    1bb4:	1f 91       	pop	r17
    1bb6:	0f 91       	pop	r16
    1bb8:	ff 90       	pop	r15
    1bba:	ef 90       	pop	r14
    1bbc:	08 95       	ret

00001bbe <_ZN14HardwareSerial5flushEv>:
  if (head >= tail) return SERIAL_TX_BUFFER_SIZE - 1 - head + tail;
  return tail - head - 1;
}

void HardwareSerial::flush()
{
    1bbe:	cf 93       	push	r28
    1bc0:	df 93       	push	r29
    1bc2:	ec 01       	movw	r28, r24
  // If we have never written a byte, no need to flush. This special
  // case is needed since there is no way to force the TXC (transmit
  // complete) bit to 1 during initialization
  if (!_written)
    1bc4:	88 8d       	ldd	r24, Y+24	; 0x18
    1bc6:	88 23       	and	r24, r24
    1bc8:	c9 f0       	breq	.+50     	; 0x1bfc <_ZN14HardwareSerial5flushEv+0x3e>
    return;

  while (bit_is_set(*_ucsrb, UDRIE0) || bit_is_clear(*_ucsra, TXC0)) {
    1bca:	ea 89       	ldd	r30, Y+18	; 0x12
    1bcc:	fb 89       	ldd	r31, Y+19	; 0x13
    1bce:	80 81       	ld	r24, Z
    1bd0:	85 fd       	sbrc	r24, 5
    1bd2:	05 c0       	rjmp	.+10     	; 0x1bde <_ZN14HardwareSerial5flushEv+0x20>
    1bd4:	a8 89       	ldd	r26, Y+16	; 0x10
    1bd6:	b9 89       	ldd	r27, Y+17	; 0x11
    1bd8:	8c 91       	ld	r24, X
    1bda:	86 fd       	sbrc	r24, 6
    1bdc:	0f c0       	rjmp	.+30     	; 0x1bfc <_ZN14HardwareSerial5flushEv+0x3e>
    if (bit_is_clear(SREG, SREG_I) && bit_is_set(*_ucsrb, UDRIE0))
    1bde:	0f b6       	in	r0, 0x3f	; 63
    1be0:	07 fc       	sbrc	r0, 7
    1be2:	f5 cf       	rjmp	.-22     	; 0x1bce <_ZN14HardwareSerial5flushEv+0x10>
    1be4:	80 81       	ld	r24, Z
    1be6:	85 ff       	sbrs	r24, 5
    1be8:	f2 cf       	rjmp	.-28     	; 0x1bce <_ZN14HardwareSerial5flushEv+0x10>
	// Interrupts are globally disabled, but the DR empty
	// interrupt should be enabled, so poll the DR empty flag to
	// prevent deadlock
	if (bit_is_set(*_ucsra, UDRE0))
    1bea:	a8 89       	ldd	r26, Y+16	; 0x10
    1bec:	b9 89       	ldd	r27, Y+17	; 0x11
    1bee:	8c 91       	ld	r24, X
    1bf0:	85 ff       	sbrs	r24, 5
    1bf2:	ed cf       	rjmp	.-38     	; 0x1bce <_ZN14HardwareSerial5flushEv+0x10>
	  _tx_udr_empty_irq();
    1bf4:	ce 01       	movw	r24, r28
    1bf6:	0e 94 70 0d 	call	0x1ae0	; 0x1ae0 <_ZN14HardwareSerial17_tx_udr_empty_irqEv>
    1bfa:	e7 cf       	rjmp	.-50     	; 0x1bca <_ZN14HardwareSerial5flushEv+0xc>
  }
  // If we get here, nothing is queued anymore (DRIE is disabled) and
  // the hardware finished tranmission (TXC is set).
}
    1bfc:	df 91       	pop	r29
    1bfe:	cf 91       	pop	r28
    1c00:	08 95       	ret

00001c02 <_ZN14HardwareSerial5beginEmh>:
}

// Public Methods //////////////////////////////////////////////////////////////

void HardwareSerial::begin(unsigned long baud, byte config)
{
    1c02:	cf 92       	push	r12
    1c04:	df 92       	push	r13
    1c06:	ef 92       	push	r14
    1c08:	ff 92       	push	r15
    1c0a:	1f 93       	push	r17
    1c0c:	cf 93       	push	r28
    1c0e:	df 93       	push	r29
    1c10:	ec 01       	movw	r28, r24
    1c12:	6a 01       	movw	r12, r20
    1c14:	7b 01       	movw	r14, r22
    1c16:	12 2f       	mov	r17, r18
  // Try u2x mode first
  uint16_t baud_setting = (F_CPU / 4 / baud - 1) / 2;
    1c18:	60 e8       	ldi	r22, 0x80	; 128
    1c1a:	74 e8       	ldi	r23, 0x84	; 132
    1c1c:	8e e1       	ldi	r24, 0x1E	; 30
    1c1e:	90 e0       	ldi	r25, 0x00	; 0
    1c20:	a7 01       	movw	r20, r14
    1c22:	96 01       	movw	r18, r12
    1c24:	0e 94 b4 10 	call	0x2168	; 0x2168 <__udivmodsi4>
    1c28:	da 01       	movw	r26, r20
    1c2a:	c9 01       	movw	r24, r18
    1c2c:	01 97       	sbiw	r24, 0x01	; 1
    1c2e:	a1 09       	sbc	r26, r1
    1c30:	b1 09       	sbc	r27, r1
    1c32:	b6 95       	lsr	r27
    1c34:	a7 95       	ror	r26
    1c36:	97 95       	ror	r25
    1c38:	87 95       	ror	r24
    1c3a:	9c 01       	movw	r18, r24
  *_ucsra = 1 << U2X0;
    1c3c:	e8 89       	ldd	r30, Y+16	; 0x10
    1c3e:	f9 89       	ldd	r31, Y+17	; 0x11
    1c40:	82 e0       	ldi	r24, 0x02	; 2
    1c42:	80 83       	st	Z, r24
  // hardcoded exception for 57600 for compatibility with the bootloader
  // shipped with the Duemilanove and previous boards and the firmware
  // on the 8U2 on the Uno and Mega 2560. Also, The baud_setting cannot
  // be > 4095, so switch back to non-u2x mode if the baud rate is too
  // low.
  if (((F_CPU == 16000000UL) && (baud == 57600)) || (baud_setting >4095))
    1c44:	21 15       	cp	r18, r1
    1c46:	80 e1       	ldi	r24, 0x10	; 16
    1c48:	38 07       	cpc	r19, r24
    1c4a:	a8 f0       	brcs	.+42     	; 0x1c76 <_ZN14HardwareSerial5beginEmh+0x74>
  {
    *_ucsra = 0;
    1c4c:	e8 89       	ldd	r30, Y+16	; 0x10
    1c4e:	f9 89       	ldd	r31, Y+17	; 0x11
    1c50:	10 82       	st	Z, r1
    baud_setting = (F_CPU / 8 / baud - 1) / 2;
    1c52:	60 e4       	ldi	r22, 0x40	; 64
    1c54:	72 e4       	ldi	r23, 0x42	; 66
    1c56:	8f e0       	ldi	r24, 0x0F	; 15
    1c58:	90 e0       	ldi	r25, 0x00	; 0
    1c5a:	a7 01       	movw	r20, r14
    1c5c:	96 01       	movw	r18, r12
    1c5e:	0e 94 b4 10 	call	0x2168	; 0x2168 <__udivmodsi4>
    1c62:	da 01       	movw	r26, r20
    1c64:	c9 01       	movw	r24, r18
    1c66:	01 97       	sbiw	r24, 0x01	; 1
    1c68:	a1 09       	sbc	r26, r1
    1c6a:	b1 09       	sbc	r27, r1
    1c6c:	b6 95       	lsr	r27
    1c6e:	a7 95       	ror	r26
    1c70:	97 95       	ror	r25
    1c72:	87 95       	ror	r24
    1c74:	9c 01       	movw	r18, r24
  }

  // assign the baud_setting, a.k.a. ubrr (USART Baud Rate Register)
  *_ubrrh = baud_setting >> 8;
    1c76:	ec 85       	ldd	r30, Y+12	; 0x0c
    1c78:	fd 85       	ldd	r31, Y+13	; 0x0d
    1c7a:	30 83       	st	Z, r19
  *_ubrrl = baud_setting;
    1c7c:	ee 85       	ldd	r30, Y+14	; 0x0e
    1c7e:	ff 85       	ldd	r31, Y+15	; 0x0f
    1c80:	20 83       	st	Z, r18

  _written = false;
    1c82:	18 8e       	std	Y+24, r1	; 0x18

  //set the data bits, parity, and stop bits
#if defined(__AVR_ATmega8__)
  config |= 0x80; // select UCSRC register (shared with UBRRH)
#endif
  *_ucsrc = config;
    1c84:	ec 89       	ldd	r30, Y+20	; 0x14
    1c86:	fd 89       	ldd	r31, Y+21	; 0x15
    1c88:	10 83       	st	Z, r17
  
  sbi(*_ucsrb, RXEN0);
    1c8a:	ea 89       	ldd	r30, Y+18	; 0x12
    1c8c:	fb 89       	ldd	r31, Y+19	; 0x13
    1c8e:	80 81       	ld	r24, Z
    1c90:	80 61       	ori	r24, 0x10	; 16
    1c92:	80 83       	st	Z, r24
  sbi(*_ucsrb, TXEN0);
    1c94:	ea 89       	ldd	r30, Y+18	; 0x12
    1c96:	fb 89       	ldd	r31, Y+19	; 0x13
    1c98:	80 81       	ld	r24, Z
    1c9a:	88 60       	ori	r24, 0x08	; 8
    1c9c:	80 83       	st	Z, r24
  sbi(*_ucsrb, RXCIE0);
    1c9e:	ea 89       	ldd	r30, Y+18	; 0x12
    1ca0:	fb 89       	ldd	r31, Y+19	; 0x13
    1ca2:	80 81       	ld	r24, Z
    1ca4:	80 68       	ori	r24, 0x80	; 128
    1ca6:	80 83       	st	Z, r24
  cbi(*_ucsrb, UDRIE0);
    1ca8:	ea 89       	ldd	r30, Y+18	; 0x12
    1caa:	fb 89       	ldd	r31, Y+19	; 0x13
    1cac:	80 81       	ld	r24, Z
    1cae:	8f 7d       	andi	r24, 0xDF	; 223
    1cb0:	80 83       	st	Z, r24
}
    1cb2:	df 91       	pop	r29
    1cb4:	cf 91       	pop	r28
    1cb6:	1f 91       	pop	r17
    1cb8:	ff 90       	pop	r15
    1cba:	ef 90       	pop	r14
    1cbc:	df 90       	pop	r13
    1cbe:	cf 90       	pop	r12
    1cc0:	08 95       	ret

00001cc2 <__vector_18>:
#elif defined(USART_RXC_vect)
  ISR(USART_RXC_vect) // ATmega8
#else
  #error "Don't know what the Data Received vector is called for Serial"
#endif
  {
    1cc2:	1f 92       	push	r1
    1cc4:	0f 92       	push	r0
    1cc6:	0f b6       	in	r0, 0x3f	; 63
    1cc8:	0f 92       	push	r0
    1cca:	11 24       	eor	r1, r1
    1ccc:	2f 93       	push	r18
    1cce:	8f 93       	push	r24
    1cd0:	9f 93       	push	r25
    1cd2:	ef 93       	push	r30
    1cd4:	ff 93       	push	r31

// Actual interrupt handlers //////////////////////////////////////////////////////////////

void HardwareSerial::_rx_complete_irq(void)
{
  if (bit_is_clear(*_ucsra, UPE0)) {
    1cd6:	e0 91 70 03 	lds	r30, 0x0370	; 0x800370 <Serial+0x10>
    1cda:	f0 91 71 03 	lds	r31, 0x0371	; 0x800371 <Serial+0x11>
    1cde:	80 81       	ld	r24, Z
    1ce0:	e0 91 76 03 	lds	r30, 0x0376	; 0x800376 <Serial+0x16>
    1ce4:	f0 91 77 03 	lds	r31, 0x0377	; 0x800377 <Serial+0x17>
    1ce8:	82 fd       	sbrc	r24, 2
    1cea:	12 c0       	rjmp	.+36     	; 0x1d10 <__vector_18+0x4e>
    // No Parity error, read byte and store it in the buffer if there is
    // room
    unsigned char c = *_udr;
    1cec:	90 81       	ld	r25, Z
    rx_buffer_index_t i = (unsigned int)(_rx_buffer_head + 1) % SERIAL_RX_BUFFER_SIZE;
    1cee:	80 91 79 03 	lds	r24, 0x0379	; 0x800379 <Serial+0x19>
    1cf2:	8f 5f       	subi	r24, 0xFF	; 255
    1cf4:	8f 73       	andi	r24, 0x3F	; 63

    // if we should be storing the received character into the location
    // just before the tail (meaning that the head would advance to the
    // current location of the tail), we're about to overflow the buffer
    // and so we don't write the character or advance the head.
    if (i != _rx_buffer_tail) {
    1cf6:	20 91 7a 03 	lds	r18, 0x037A	; 0x80037a <Serial+0x1a>
    1cfa:	82 17       	cp	r24, r18
    1cfc:	51 f0       	breq	.+20     	; 0x1d12 <__vector_18+0x50>
      _rx_buffer[_rx_buffer_head] = c;
    1cfe:	e0 91 79 03 	lds	r30, 0x0379	; 0x800379 <Serial+0x19>
    1d02:	f0 e0       	ldi	r31, 0x00	; 0
    1d04:	e0 5a       	subi	r30, 0xA0	; 160
    1d06:	fc 4f       	sbci	r31, 0xFC	; 252
    1d08:	95 8f       	std	Z+29, r25	; 0x1d
      _rx_buffer_head = i;
    1d0a:	80 93 79 03 	sts	0x0379, r24	; 0x800379 <Serial+0x19>
    1d0e:	01 c0       	rjmp	.+2      	; 0x1d12 <__vector_18+0x50>
    }
  } else {
    // Parity error, read byte but discard it
    *_udr;
    1d10:	80 81       	ld	r24, Z
    Serial._rx_complete_irq();
  }
    1d12:	ff 91       	pop	r31
    1d14:	ef 91       	pop	r30
    1d16:	9f 91       	pop	r25
    1d18:	8f 91       	pop	r24
    1d1a:	2f 91       	pop	r18
    1d1c:	0f 90       	pop	r0
    1d1e:	0f be       	out	0x3f, r0	; 63
    1d20:	0f 90       	pop	r0
    1d22:	1f 90       	pop	r1
    1d24:	18 95       	reti

00001d26 <__vector_19>:
#elif defined(USART_UDRE_vect)
ISR(USART_UDRE_vect)
#else
  #error "Don't know what the Data Register Empty vector is called for Serial"
#endif
{
    1d26:	1f 92       	push	r1
    1d28:	0f 92       	push	r0
    1d2a:	0f b6       	in	r0, 0x3f	; 63
    1d2c:	0f 92       	push	r0
    1d2e:	11 24       	eor	r1, r1
    1d30:	2f 93       	push	r18
    1d32:	3f 93       	push	r19
    1d34:	4f 93       	push	r20
    1d36:	5f 93       	push	r21
    1d38:	6f 93       	push	r22
    1d3a:	7f 93       	push	r23
    1d3c:	8f 93       	push	r24
    1d3e:	9f 93       	push	r25
    1d40:	af 93       	push	r26
    1d42:	bf 93       	push	r27
    1d44:	ef 93       	push	r30
    1d46:	ff 93       	push	r31
  Serial._tx_udr_empty_irq();
    1d48:	80 e6       	ldi	r24, 0x60	; 96
    1d4a:	93 e0       	ldi	r25, 0x03	; 3
    1d4c:	0e 94 70 0d 	call	0x1ae0	; 0x1ae0 <_ZN14HardwareSerial17_tx_udr_empty_irqEv>
}
    1d50:	ff 91       	pop	r31
    1d52:	ef 91       	pop	r30
    1d54:	bf 91       	pop	r27
    1d56:	af 91       	pop	r26
    1d58:	9f 91       	pop	r25
    1d5a:	8f 91       	pop	r24
    1d5c:	7f 91       	pop	r23
    1d5e:	6f 91       	pop	r22
    1d60:	5f 91       	pop	r21
    1d62:	4f 91       	pop	r20
    1d64:	3f 91       	pop	r19
    1d66:	2f 91       	pop	r18
    1d68:	0f 90       	pop	r0
    1d6a:	0f be       	out	0x3f, r0	; 63
    1d6c:	0f 90       	pop	r0
    1d6e:	1f 90       	pop	r1
    1d70:	18 95       	reti

00001d72 <_Z17Serial0_availablev>:
#endif

// Function that can be weakly referenced by serialEventRun to prevent
// pulling in this file if it's not otherwise used.
bool Serial0_available() {
  return Serial.available();
    1d72:	80 e6       	ldi	r24, 0x60	; 96
    1d74:	93 e0       	ldi	r25, 0x03	; 3
    1d76:	0e 94 14 0d 	call	0x1a28	; 0x1a28 <_ZN14HardwareSerial9availableEv>
    1d7a:	21 e0       	ldi	r18, 0x01	; 1
    1d7c:	89 2b       	or	r24, r25
    1d7e:	09 f4       	brne	.+2      	; 0x1d82 <_Z17Serial0_availablev+0x10>
    1d80:	20 e0       	ldi	r18, 0x00	; 0
}
    1d82:	82 2f       	mov	r24, r18
    1d84:	08 95       	ret

00001d86 <_GLOBAL__sub_I___vector_18>:
    size_t printNumber(unsigned long, uint8_t);
    size_t printFloat(double, uint8_t);
  protected:
    void setWriteError(int err = 1) { write_error = err; }
  public:
    Print() : write_error(0) {}
    1d86:	e0 e6       	ldi	r30, 0x60	; 96
    1d88:	f3 e0       	ldi	r31, 0x03	; 3
    1d8a:	13 82       	std	Z+3, r1	; 0x03
    1d8c:	12 82       	std	Z+2, r1	; 0x02
  public:
    virtual int available() = 0;
    virtual int read() = 0;
    virtual int peek() = 0;

    Stream() {_timeout=1000;}
    1d8e:	88 ee       	ldi	r24, 0xE8	; 232
    1d90:	93 e0       	ldi	r25, 0x03	; 3
    1d92:	a0 e0       	ldi	r26, 0x00	; 0
    1d94:	b0 e0       	ldi	r27, 0x00	; 0
    1d96:	84 83       	std	Z+4, r24	; 0x04
    1d98:	95 83       	std	Z+5, r25	; 0x05
    1d9a:	a6 83       	std	Z+6, r26	; 0x06
    1d9c:	b7 83       	std	Z+7, r27	; 0x07
  volatile uint8_t *ucsrc, volatile uint8_t *udr) :
    _ubrrh(ubrrh), _ubrrl(ubrrl),
    _ucsra(ucsra), _ucsrb(ucsrb), _ucsrc(ucsrc),
    _udr(udr),
    _rx_buffer_head(0), _rx_buffer_tail(0),
    _tx_buffer_head(0), _tx_buffer_tail(0)
    1d9e:	89 e2       	ldi	r24, 0x29	; 41
    1da0:	91 e0       	ldi	r25, 0x01	; 1
    1da2:	91 83       	std	Z+1, r25	; 0x01
    1da4:	80 83       	st	Z, r24
    1da6:	85 ec       	ldi	r24, 0xC5	; 197
    1da8:	90 e0       	ldi	r25, 0x00	; 0
    1daa:	95 87       	std	Z+13, r25	; 0x0d
    1dac:	84 87       	std	Z+12, r24	; 0x0c
    1dae:	84 ec       	ldi	r24, 0xC4	; 196
    1db0:	90 e0       	ldi	r25, 0x00	; 0
    1db2:	97 87       	std	Z+15, r25	; 0x0f
    1db4:	86 87       	std	Z+14, r24	; 0x0e
    1db6:	80 ec       	ldi	r24, 0xC0	; 192
    1db8:	90 e0       	ldi	r25, 0x00	; 0
    1dba:	91 8b       	std	Z+17, r25	; 0x11
    1dbc:	80 8b       	std	Z+16, r24	; 0x10
    1dbe:	81 ec       	ldi	r24, 0xC1	; 193
    1dc0:	90 e0       	ldi	r25, 0x00	; 0
    1dc2:	93 8b       	std	Z+19, r25	; 0x13
    1dc4:	82 8b       	std	Z+18, r24	; 0x12
    1dc6:	82 ec       	ldi	r24, 0xC2	; 194
    1dc8:	90 e0       	ldi	r25, 0x00	; 0
    1dca:	95 8b       	std	Z+21, r25	; 0x15
    1dcc:	84 8b       	std	Z+20, r24	; 0x14
    1dce:	86 ec       	ldi	r24, 0xC6	; 198
    1dd0:	90 e0       	ldi	r25, 0x00	; 0
    1dd2:	97 8b       	std	Z+23, r25	; 0x17
    1dd4:	86 8b       	std	Z+22, r24	; 0x16
    1dd6:	11 8e       	std	Z+25, r1	; 0x19
    1dd8:	12 8e       	std	Z+26, r1	; 0x1a
    1dda:	13 8e       	std	Z+27, r1	; 0x1b
    1ddc:	14 8e       	std	Z+28, r1	; 0x1c
    1dde:	08 95       	ret

00001de0 <initVariant>:
    1de0:	08 95       	ret

00001de2 <main>:
void setupUSB() __attribute__((weak));
void setupUSB() { }

int main(void)
{
	init();
    1de2:	0e 94 bb 0f 	call	0x1f76	; 0x1f76 <init>

	initVariant();
    1de6:	0e 94 f0 0e 	call	0x1de0	; 0x1de0 <initVariant>

#if defined(USBCON)
	USBDevice.attach();
#endif
	
	setup();
    1dea:	0e 94 a2 0a 	call	0x1544	; 0x1544 <setup>
    
	for (;;) {
		loop();
		if (serialEventRun) serialEventRun();
    1dee:	c1 e5       	ldi	r28, 0x51	; 81
    1df0:	dd e0       	ldi	r29, 0x0D	; 13
#endif
	
	setup();
    
	for (;;) {
		loop();
    1df2:	0e 94 d8 0a 	call	0x15b0	; 0x15b0 <loop>
		if (serialEventRun) serialEventRun();
    1df6:	20 97       	sbiw	r28, 0x00	; 0
    1df8:	e1 f3       	breq	.-8      	; 0x1df2 <main+0x10>
    1dfa:	0e 94 51 0d 	call	0x1aa2	; 0x1aa2 <_Z14serialEventRunv>
    1dfe:	f9 cf       	rjmp	.-14     	; 0x1df2 <main+0x10>

00001e00 <_ZdlPv>:
    1e00:	0c 94 74 11 	jmp	0x22e8	; 0x22e8 <free>

00001e04 <_ZN5Print5writeEPKhj>:
      if (str == NULL) return 0;
      return write((const uint8_t *)str, strlen(str));
    }
    virtual size_t write(const uint8_t *buffer, size_t size);
    size_t write(const char *buffer, size_t size) {
      return write((const uint8_t *)buffer, size);
    1e04:	cf 92       	push	r12
    1e06:	df 92       	push	r13
    1e08:	ef 92       	push	r14
    1e0a:	ff 92       	push	r15
    1e0c:	0f 93       	push	r16
    1e0e:	1f 93       	push	r17
    1e10:	cf 93       	push	r28
    1e12:	df 93       	push	r29
    1e14:	6c 01       	movw	r12, r24
    1e16:	7a 01       	movw	r14, r20
    1e18:	8b 01       	movw	r16, r22
    1e1a:	c0 e0       	ldi	r28, 0x00	; 0
    1e1c:	d0 e0       	ldi	r29, 0x00	; 0
    1e1e:	ce 15       	cp	r28, r14
    1e20:	df 05       	cpc	r29, r15
    1e22:	81 f0       	breq	.+32     	; 0x1e44 <_ZN5Print5writeEPKhj+0x40>
    1e24:	d8 01       	movw	r26, r16
    1e26:	6d 91       	ld	r22, X+
    1e28:	8d 01       	movw	r16, r26
    1e2a:	d6 01       	movw	r26, r12
    1e2c:	ed 91       	ld	r30, X+
    1e2e:	fc 91       	ld	r31, X
    1e30:	01 90       	ld	r0, Z+
    1e32:	f0 81       	ld	r31, Z
    1e34:	e0 2d       	mov	r30, r0
    1e36:	c6 01       	movw	r24, r12
    1e38:	09 95       	icall
    1e3a:	89 2b       	or	r24, r25
    1e3c:	11 f0       	breq	.+4      	; 0x1e42 <_ZN5Print5writeEPKhj+0x3e>
    1e3e:	21 96       	adiw	r28, 0x01	; 1
    1e40:	ee cf       	rjmp	.-36     	; 0x1e1e <_ZN5Print5writeEPKhj+0x1a>
    1e42:	7e 01       	movw	r14, r28
    1e44:	c7 01       	movw	r24, r14
    1e46:	df 91       	pop	r29
    1e48:	cf 91       	pop	r28
    1e4a:	1f 91       	pop	r17
    1e4c:	0f 91       	pop	r16
    1e4e:	ff 90       	pop	r15
    1e50:	ef 90       	pop	r14
    1e52:	df 90       	pop	r13
    1e54:	cf 90       	pop	r12
    1e56:	08 95       	ret

00001e58 <_ZN5Print5writeEPKc>:
    1e58:	61 15       	cp	r22, r1
    1e5a:	71 05       	cpc	r23, r1
    1e5c:	79 f0       	breq	.+30     	; 0x1e7c <_ZN5Print5writeEPKc+0x24>
    1e5e:	fb 01       	movw	r30, r22
    1e60:	01 90       	ld	r0, Z+
    1e62:	00 20       	and	r0, r0
    1e64:	e9 f7       	brne	.-6      	; 0x1e60 <_ZN5Print5writeEPKc+0x8>
    1e66:	31 97       	sbiw	r30, 0x01	; 1
    1e68:	af 01       	movw	r20, r30
    1e6a:	46 1b       	sub	r20, r22
    1e6c:	57 0b       	sbc	r21, r23
    1e6e:	dc 01       	movw	r26, r24
    1e70:	ed 91       	ld	r30, X+
    1e72:	fc 91       	ld	r31, X
    1e74:	02 80       	ldd	r0, Z+2	; 0x02
    1e76:	f3 81       	ldd	r31, Z+3	; 0x03
    1e78:	e0 2d       	mov	r30, r0
    1e7a:	09 94       	ijmp
    1e7c:	80 e0       	ldi	r24, 0x00	; 0
    1e7e:	90 e0       	ldi	r25, 0x00	; 0
    1e80:	08 95       	ret

00001e82 <_ZN5Print5printEPKc>:
  return write(s.c_str(), s.length());
}

size_t Print::print(const char str[])
{
  return write(str);
    1e82:	0c 94 2c 0f 	jmp	0x1e58	; 0x1e58 <_ZN5Print5writeEPKc>

00001e86 <__vector_16>:
		while ( ms > 0 && (micros() - start) >= 1000) {
			ms--;
			start += 1000;
		}
	}
}
    1e86:	1f 92       	push	r1
    1e88:	0f 92       	push	r0
    1e8a:	0f b6       	in	r0, 0x3f	; 63
    1e8c:	0f 92       	push	r0
    1e8e:	11 24       	eor	r1, r1
    1e90:	2f 93       	push	r18
    1e92:	3f 93       	push	r19
    1e94:	8f 93       	push	r24
    1e96:	9f 93       	push	r25
    1e98:	af 93       	push	r26
    1e9a:	bf 93       	push	r27
    1e9c:	80 91 fe 03 	lds	r24, 0x03FE	; 0x8003fe <timer0_millis>
    1ea0:	90 91 ff 03 	lds	r25, 0x03FF	; 0x8003ff <timer0_millis+0x1>
    1ea4:	a0 91 00 04 	lds	r26, 0x0400	; 0x800400 <timer0_millis+0x2>
    1ea8:	b0 91 01 04 	lds	r27, 0x0401	; 0x800401 <timer0_millis+0x3>
    1eac:	30 91 fd 03 	lds	r19, 0x03FD	; 0x8003fd <timer0_fract>
    1eb0:	26 e0       	ldi	r18, 0x06	; 6
    1eb2:	23 0f       	add	r18, r19
    1eb4:	2d 37       	cpi	r18, 0x7D	; 125
    1eb6:	20 f4       	brcc	.+8      	; 0x1ec0 <__vector_16+0x3a>
    1eb8:	02 96       	adiw	r24, 0x02	; 2
    1eba:	a1 1d       	adc	r26, r1
    1ebc:	b1 1d       	adc	r27, r1
    1ebe:	05 c0       	rjmp	.+10     	; 0x1eca <__vector_16+0x44>
    1ec0:	29 e8       	ldi	r18, 0x89	; 137
    1ec2:	23 0f       	add	r18, r19
    1ec4:	03 96       	adiw	r24, 0x03	; 3
    1ec6:	a1 1d       	adc	r26, r1
    1ec8:	b1 1d       	adc	r27, r1
    1eca:	20 93 fd 03 	sts	0x03FD, r18	; 0x8003fd <timer0_fract>
    1ece:	80 93 fe 03 	sts	0x03FE, r24	; 0x8003fe <timer0_millis>
    1ed2:	90 93 ff 03 	sts	0x03FF, r25	; 0x8003ff <timer0_millis+0x1>
    1ed6:	a0 93 00 04 	sts	0x0400, r26	; 0x800400 <timer0_millis+0x2>
    1eda:	b0 93 01 04 	sts	0x0401, r27	; 0x800401 <timer0_millis+0x3>
    1ede:	80 91 02 04 	lds	r24, 0x0402	; 0x800402 <timer0_overflow_count>
    1ee2:	90 91 03 04 	lds	r25, 0x0403	; 0x800403 <timer0_overflow_count+0x1>
    1ee6:	a0 91 04 04 	lds	r26, 0x0404	; 0x800404 <timer0_overflow_count+0x2>
    1eea:	b0 91 05 04 	lds	r27, 0x0405	; 0x800405 <timer0_overflow_count+0x3>
    1eee:	01 96       	adiw	r24, 0x01	; 1
    1ef0:	a1 1d       	adc	r26, r1
    1ef2:	b1 1d       	adc	r27, r1
    1ef4:	80 93 02 04 	sts	0x0402, r24	; 0x800402 <timer0_overflow_count>
    1ef8:	90 93 03 04 	sts	0x0403, r25	; 0x800403 <timer0_overflow_count+0x1>
    1efc:	a0 93 04 04 	sts	0x0404, r26	; 0x800404 <timer0_overflow_count+0x2>
    1f00:	b0 93 05 04 	sts	0x0405, r27	; 0x800405 <timer0_overflow_count+0x3>
    1f04:	bf 91       	pop	r27
    1f06:	af 91       	pop	r26
    1f08:	9f 91       	pop	r25
    1f0a:	8f 91       	pop	r24
    1f0c:	3f 91       	pop	r19
    1f0e:	2f 91       	pop	r18
    1f10:	0f 90       	pop	r0
    1f12:	0f be       	out	0x3f, r0	; 63
    1f14:	0f 90       	pop	r0
    1f16:	1f 90       	pop	r1
    1f18:	18 95       	reti

00001f1a <micros>:
    1f1a:	3f b7       	in	r19, 0x3f	; 63
    1f1c:	f8 94       	cli
    1f1e:	80 91 02 04 	lds	r24, 0x0402	; 0x800402 <timer0_overflow_count>
    1f22:	90 91 03 04 	lds	r25, 0x0403	; 0x800403 <timer0_overflow_count+0x1>
    1f26:	a0 91 04 04 	lds	r26, 0x0404	; 0x800404 <timer0_overflow_count+0x2>
    1f2a:	b0 91 05 04 	lds	r27, 0x0405	; 0x800405 <timer0_overflow_count+0x3>
    1f2e:	26 b5       	in	r18, 0x26	; 38
    1f30:	a8 9b       	sbis	0x15, 0	; 21
    1f32:	05 c0       	rjmp	.+10     	; 0x1f3e <micros+0x24>
    1f34:	2f 3f       	cpi	r18, 0xFF	; 255
    1f36:	19 f0       	breq	.+6      	; 0x1f3e <micros+0x24>
    1f38:	01 96       	adiw	r24, 0x01	; 1
    1f3a:	a1 1d       	adc	r26, r1
    1f3c:	b1 1d       	adc	r27, r1
    1f3e:	3f bf       	out	0x3f, r19	; 63
    1f40:	ba 2f       	mov	r27, r26
    1f42:	a9 2f       	mov	r26, r25
    1f44:	98 2f       	mov	r25, r24
    1f46:	88 27       	eor	r24, r24
    1f48:	82 0f       	add	r24, r18
    1f4a:	91 1d       	adc	r25, r1
    1f4c:	a1 1d       	adc	r26, r1
    1f4e:	b1 1d       	adc	r27, r1
    1f50:	bc 01       	movw	r22, r24
    1f52:	cd 01       	movw	r24, r26
    1f54:	43 e0       	ldi	r20, 0x03	; 3
    1f56:	66 0f       	add	r22, r22
    1f58:	77 1f       	adc	r23, r23
    1f5a:	88 1f       	adc	r24, r24
    1f5c:	99 1f       	adc	r25, r25
    1f5e:	4a 95       	dec	r20
    1f60:	d1 f7       	brne	.-12     	; 0x1f56 <micros+0x3c>
    1f62:	08 95       	ret

00001f64 <delayMicroseconds>:
#elif F_CPU >= 8000000L
	// for the 8 MHz internal clock

	// for a 1 and 2 microsecond delay, simply return.  the overhead
	// of the function call takes 14 (16) cycles, which is 2us
	if (us <= 2) return; //  = 3 cycles, (4 when true)
    1f64:	83 30       	cpi	r24, 0x03	; 3
    1f66:	91 05       	cpc	r25, r1
    1f68:	28 f0       	brcs	.+10     	; 0x1f74 <delayMicroseconds+0x10>

	// the following loop takes 1/2 of a microsecond (4 cycles)
	// per iteration, so execute it twice for each microsecond of
	// delay requested.
	us <<= 1; //x2 us, = 2 cycles
    1f6a:	88 0f       	add	r24, r24
    1f6c:	99 1f       	adc	r25, r25

	// account for the time taken in the preceeding commands.
	// we just burned 17 (19) cycles above, remove 4, (4*4=16)
	// us is at least 6 so we can substract 4
	us -= 4; // = 2 cycles
    1f6e:	04 97       	sbiw	r24, 0x04	; 4
	

#endif

	// busy wait
	__asm__ __volatile__ (
    1f70:	01 97       	sbiw	r24, 0x01	; 1
    1f72:	f1 f7       	brne	.-4      	; 0x1f70 <delayMicroseconds+0xc>
    1f74:	08 95       	ret

00001f76 <init>:

void init()
{
	// this needs to be called before setup() or some functions won't
	// work there
	sei();
    1f76:	78 94       	sei
	
	// on the ATmega168, timer 0 is also used for fast hardware pwm
	// (using phase-correct PWM would mean that timer 0 overflowed half as often
	// resulting in different millis() behavior on the ATmega8 and ATmega168)
#if defined(TCCR0A) && defined(WGM01)
	sbi(TCCR0A, WGM01);
    1f78:	84 b5       	in	r24, 0x24	; 36
    1f7a:	82 60       	ori	r24, 0x02	; 2
    1f7c:	84 bd       	out	0x24, r24	; 36
	sbi(TCCR0A, WGM00);
    1f7e:	84 b5       	in	r24, 0x24	; 36
    1f80:	81 60       	ori	r24, 0x01	; 1
    1f82:	84 bd       	out	0x24, r24	; 36
	// this combination is for the standard atmega8
	sbi(TCCR0, CS01);
	sbi(TCCR0, CS00);
#elif defined(TCCR0B) && defined(CS01) && defined(CS00)
	// this combination is for the standard 168/328/1280/2560
	sbi(TCCR0B, CS01);
    1f84:	85 b5       	in	r24, 0x25	; 37
    1f86:	82 60       	ori	r24, 0x02	; 2
    1f88:	85 bd       	out	0x25, r24	; 37
	sbi(TCCR0B, CS00);
    1f8a:	85 b5       	in	r24, 0x25	; 37
    1f8c:	81 60       	ori	r24, 0x01	; 1
    1f8e:	85 bd       	out	0x25, r24	; 37

	// enable timer 0 overflow interrupt
#if defined(TIMSK) && defined(TOIE0)
	sbi(TIMSK, TOIE0);
#elif defined(TIMSK0) && defined(TOIE0)
	sbi(TIMSK0, TOIE0);
    1f90:	ee e6       	ldi	r30, 0x6E	; 110
    1f92:	f0 e0       	ldi	r31, 0x00	; 0
    1f94:	80 81       	ld	r24, Z
    1f96:	81 60       	ori	r24, 0x01	; 1
    1f98:	80 83       	st	Z, r24
	// this is better for motors as it ensures an even waveform
	// note, however, that fast pwm mode can achieve a frequency of up
	// 8 MHz (with a 16 MHz clock) at 50% duty cycle

#if defined(TCCR1B) && defined(CS11) && defined(CS10)
	TCCR1B = 0;
    1f9a:	e1 e8       	ldi	r30, 0x81	; 129
    1f9c:	f0 e0       	ldi	r31, 0x00	; 0
    1f9e:	10 82       	st	Z, r1

	// set timer 1 prescale factor to 64
	sbi(TCCR1B, CS11);
    1fa0:	80 81       	ld	r24, Z
    1fa2:	82 60       	ori	r24, 0x02	; 2
    1fa4:	80 83       	st	Z, r24
#if F_CPU >= 8000000L
	sbi(TCCR1B, CS10);
    1fa6:	80 81       	ld	r24, Z
    1fa8:	81 60       	ori	r24, 0x01	; 1
    1faa:	80 83       	st	Z, r24
	sbi(TCCR1, CS10);
#endif
#endif
	// put timer 1 in 8-bit phase correct pwm mode
#if defined(TCCR1A) && defined(WGM10)
	sbi(TCCR1A, WGM10);
    1fac:	e0 e8       	ldi	r30, 0x80	; 128
    1fae:	f0 e0       	ldi	r31, 0x00	; 0
    1fb0:	80 81       	ld	r24, Z
    1fb2:	81 60       	ori	r24, 0x01	; 1
    1fb4:	80 83       	st	Z, r24

	// set timer 2 prescale factor to 64
#if defined(TCCR2) && defined(CS22)
	sbi(TCCR2, CS22);
#elif defined(TCCR2B) && defined(CS22)
	sbi(TCCR2B, CS22);
    1fb6:	e1 eb       	ldi	r30, 0xB1	; 177
    1fb8:	f0 e0       	ldi	r31, 0x00	; 0
    1fba:	80 81       	ld	r24, Z
    1fbc:	84 60       	ori	r24, 0x04	; 4
    1fbe:	80 83       	st	Z, r24

	// configure timer 2 for phase correct pwm (8-bit)
#if defined(TCCR2) && defined(WGM20)
	sbi(TCCR2, WGM20);
#elif defined(TCCR2A) && defined(WGM20)
	sbi(TCCR2A, WGM20);
    1fc0:	e0 eb       	ldi	r30, 0xB0	; 176
    1fc2:	f0 e0       	ldi	r31, 0x00	; 0
    1fc4:	80 81       	ld	r24, Z
    1fc6:	81 60       	ori	r24, 0x01	; 1
    1fc8:	80 83       	st	Z, r24
//#else
	// Timer 2 not finished (may not be present on this CPU)
#endif

#if defined(TCCR3B) && defined(CS31) && defined(WGM30)
	sbi(TCCR3B, CS31);		// set timer 3 prescale factor to 64
    1fca:	e1 e9       	ldi	r30, 0x91	; 145
    1fcc:	f0 e0       	ldi	r31, 0x00	; 0
    1fce:	80 81       	ld	r24, Z
    1fd0:	82 60       	ori	r24, 0x02	; 2
    1fd2:	80 83       	st	Z, r24
	sbi(TCCR3B, CS30);
    1fd4:	80 81       	ld	r24, Z
    1fd6:	81 60       	ori	r24, 0x01	; 1
    1fd8:	80 83       	st	Z, r24
	sbi(TCCR3A, WGM30);		// put timer 3 in 8-bit phase correct pwm mode
    1fda:	e0 e9       	ldi	r30, 0x90	; 144
    1fdc:	f0 e0       	ldi	r31, 0x00	; 0
    1fde:	80 81       	ld	r24, Z
    1fe0:	81 60       	ori	r24, 0x01	; 1
    1fe2:	80 83       	st	Z, r24
	sbi(TCCR4D, WGM40);		// put timer 4 in phase- and frequency-correct PWM mode	
	sbi(TCCR4A, PWM4A);		// enable PWM mode for comparator OCR4A
	sbi(TCCR4C, PWM4D);		// enable PWM mode for comparator OCR4D
#else /* beginning of timer4 block for ATMEGA1280 and ATMEGA2560 */
#if defined(TCCR4B) && defined(CS41) && defined(WGM40)
	sbi(TCCR4B, CS41);		// set timer 4 prescale factor to 64
    1fe4:	e1 ea       	ldi	r30, 0xA1	; 161
    1fe6:	f0 e0       	ldi	r31, 0x00	; 0
    1fe8:	80 81       	ld	r24, Z
    1fea:	82 60       	ori	r24, 0x02	; 2
    1fec:	80 83       	st	Z, r24
	sbi(TCCR4B, CS40);
    1fee:	80 81       	ld	r24, Z
    1ff0:	81 60       	ori	r24, 0x01	; 1
    1ff2:	80 83       	st	Z, r24
	sbi(TCCR4A, WGM40);		// put timer 4 in 8-bit phase correct pwm mode
    1ff4:	e0 ea       	ldi	r30, 0xA0	; 160
    1ff6:	f0 e0       	ldi	r31, 0x00	; 0
    1ff8:	80 81       	ld	r24, Z
    1ffa:	81 60       	ori	r24, 0x01	; 1
    1ffc:	80 83       	st	Z, r24
	#if F_CPU >= 16000000 // 16 MHz / 128 = 125 KHz
		sbi(ADCSRA, ADPS2);
		sbi(ADCSRA, ADPS1);
		sbi(ADCSRA, ADPS0);
	#elif F_CPU >= 8000000 // 8 MHz / 64 = 125 KHz
		sbi(ADCSRA, ADPS2);
    1ffe:	ea e7       	ldi	r30, 0x7A	; 122
    2000:	f0 e0       	ldi	r31, 0x00	; 0
    2002:	80 81       	ld	r24, Z
    2004:	84 60       	ori	r24, 0x04	; 4
    2006:	80 83       	st	Z, r24
		sbi(ADCSRA, ADPS1);
    2008:	80 81       	ld	r24, Z
    200a:	82 60       	ori	r24, 0x02	; 2
    200c:	80 83       	st	Z, r24
		cbi(ADCSRA, ADPS0);
    200e:	80 81       	ld	r24, Z
    2010:	8e 7f       	andi	r24, 0xFE	; 254
    2012:	80 83       	st	Z, r24
		cbi(ADCSRA, ADPS2);
		cbi(ADCSRA, ADPS1);
		sbi(ADCSRA, ADPS0);
	#endif
	// enable a2d conversions
	sbi(ADCSRA, ADEN);
    2014:	80 81       	ld	r24, Z
    2016:	80 68       	ori	r24, 0x80	; 128
    2018:	80 83       	st	Z, r24
	// here so they can be used as normal digital i/o; they will be
	// reconnected in Serial.begin()
#if defined(UCSRB)
	UCSRB = 0;
#elif defined(UCSR0B)
	UCSR0B = 0;
    201a:	10 92 c1 00 	sts	0x00C1, r1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7f80c1>
    201e:	08 95       	ret

00002020 <turnOffPWM>:
//
//static inline void turnOffPWM(uint8_t timer) __attribute__ ((always_inline));
//static inline void turnOffPWM(uint8_t timer)
static void turnOffPWM(uint8_t timer)
{
	switch (timer)
    2020:	90 e0       	ldi	r25, 0x00	; 0
    2022:	fc 01       	movw	r30, r24
    2024:	31 97       	sbiw	r30, 0x01	; 1
    2026:	ed 30       	cpi	r30, 0x0D	; 13
    2028:	f1 05       	cpc	r31, r1
    202a:	90 f5       	brcc	.+100    	; 0x2090 <turnOffPWM+0x70>
    202c:	e6 5a       	subi	r30, 0xA6	; 166
    202e:	ff 4f       	sbci	r31, 0xFF	; 255
    2030:	0c 94 d6 10 	jmp	0x21ac	; 0x21ac <__tablejump2__>
	{
		#if defined(TCCR1A) && defined(COM1A1)
		case TIMER1A:   cbi(TCCR1A, COM1A1);    break;
    2034:	80 91 80 00 	lds	r24, 0x0080	; 0x800080 <__TEXT_REGION_LENGTH__+0x7f8080>
    2038:	8f 77       	andi	r24, 0x7F	; 127
    203a:	03 c0       	rjmp	.+6      	; 0x2042 <turnOffPWM+0x22>
		#endif
		#if defined(TCCR1A) && defined(COM1B1)
		case TIMER1B:   cbi(TCCR1A, COM1B1);    break;
    203c:	80 91 80 00 	lds	r24, 0x0080	; 0x800080 <__TEXT_REGION_LENGTH__+0x7f8080>
    2040:	8f 7d       	andi	r24, 0xDF	; 223
    2042:	80 93 80 00 	sts	0x0080, r24	; 0x800080 <__TEXT_REGION_LENGTH__+0x7f8080>
    2046:	08 95       	ret
		#if defined(TCCR2) && defined(COM21)
		case  TIMER2:   cbi(TCCR2, COM21);      break;
		#endif
		
		#if defined(TCCR0A) && defined(COM0A1)
		case  TIMER0A:  cbi(TCCR0A, COM0A1);    break;
    2048:	84 b5       	in	r24, 0x24	; 36
    204a:	8f 77       	andi	r24, 0x7F	; 127
    204c:	02 c0       	rjmp	.+4      	; 0x2052 <turnOffPWM+0x32>
		#endif
		
		#if defined(TCCR0A) && defined(COM0B1)
		case  TIMER0B:  cbi(TCCR0A, COM0B1);    break;
    204e:	84 b5       	in	r24, 0x24	; 36
    2050:	8f 7d       	andi	r24, 0xDF	; 223
    2052:	84 bd       	out	0x24, r24	; 36
    2054:	08 95       	ret
		#endif
		#if defined(TCCR2A) && defined(COM2A1)
		case  TIMER2A:  cbi(TCCR2A, COM2A1);    break;
    2056:	80 91 b0 00 	lds	r24, 0x00B0	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7f80b0>
    205a:	8f 77       	andi	r24, 0x7F	; 127
    205c:	03 c0       	rjmp	.+6      	; 0x2064 <turnOffPWM+0x44>
		#endif
		#if defined(TCCR2A) && defined(COM2B1)
		case  TIMER2B:  cbi(TCCR2A, COM2B1);    break;
    205e:	80 91 b0 00 	lds	r24, 0x00B0	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7f80b0>
    2062:	8f 7d       	andi	r24, 0xDF	; 223
    2064:	80 93 b0 00 	sts	0x00B0, r24	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7f80b0>
    2068:	08 95       	ret
		#endif
		
		#if defined(TCCR3A) && defined(COM3A1)
		case  TIMER3A:  cbi(TCCR3A, COM3A1);    break;
    206a:	80 91 90 00 	lds	r24, 0x0090	; 0x800090 <__TEXT_REGION_LENGTH__+0x7f8090>
    206e:	8f 77       	andi	r24, 0x7F	; 127
    2070:	03 c0       	rjmp	.+6      	; 0x2078 <turnOffPWM+0x58>
		#endif
		#if defined(TCCR3A) && defined(COM3B1)
		case  TIMER3B:  cbi(TCCR3A, COM3B1);    break;
    2072:	80 91 90 00 	lds	r24, 0x0090	; 0x800090 <__TEXT_REGION_LENGTH__+0x7f8090>
    2076:	8f 7d       	andi	r24, 0xDF	; 223
    2078:	80 93 90 00 	sts	0x0090, r24	; 0x800090 <__TEXT_REGION_LENGTH__+0x7f8090>
    207c:	08 95       	ret
		#if defined(TCCR3A) && defined(COM3C1)
		case  TIMER3C:  cbi(TCCR3A, COM3C1);    break;
		#endif

		#if defined(TCCR4A) && defined(COM4A1)
		case  TIMER4A:  cbi(TCCR4A, COM4A1);    break;
    207e:	80 91 a0 00 	lds	r24, 0x00A0	; 0x8000a0 <__TEXT_REGION_LENGTH__+0x7f80a0>
    2082:	8f 77       	andi	r24, 0x7F	; 127
    2084:	03 c0       	rjmp	.+6      	; 0x208c <turnOffPWM+0x6c>
		#endif					
		#if defined(TCCR4A) && defined(COM4B1)
		case  TIMER4B:  cbi(TCCR4A, COM4B1);    break;
    2086:	80 91 a0 00 	lds	r24, 0x00A0	; 0x8000a0 <__TEXT_REGION_LENGTH__+0x7f80a0>
    208a:	8f 7d       	andi	r24, 0xDF	; 223
    208c:	80 93 a0 00 	sts	0x00A0, r24	; 0x8000a0 <__TEXT_REGION_LENGTH__+0x7f80a0>
    2090:	08 95       	ret

00002092 <pinMode>:
#define ARDUINO_MAIN
#include "wiring_private.h"
#include "pins_arduino.h"

void pinMode(uint8_t pin, uint8_t mode)
{
    2092:	cf 93       	push	r28
    2094:	df 93       	push	r29
	uint8_t bit = digitalPinToBitMask(pin);
    2096:	90 e0       	ldi	r25, 0x00	; 0
    2098:	fc 01       	movw	r30, r24
    209a:	ed 5b       	subi	r30, 0xBD	; 189
    209c:	fe 4f       	sbci	r31, 0xFE	; 254
    209e:	24 91       	lpm	r18, Z
	uint8_t port = digitalPinToPort(pin);
    20a0:	fc 01       	movw	r30, r24
    20a2:	e9 5a       	subi	r30, 0xA9	; 169
    20a4:	fe 4f       	sbci	r31, 0xFE	; 254
    20a6:	84 91       	lpm	r24, Z
	volatile uint8_t *reg, *out;

	if (port == NOT_A_PIN) return;
    20a8:	88 23       	and	r24, r24
    20aa:	61 f1       	breq	.+88     	; 0x2104 <pinMode+0x72>

	// JWS: can I let the optimizer do this?
	reg = portModeRegister(port);
    20ac:	90 e0       	ldi	r25, 0x00	; 0
    20ae:	88 0f       	add	r24, r24
    20b0:	99 1f       	adc	r25, r25
    20b2:	fc 01       	movw	r30, r24
    20b4:	eb 58       	subi	r30, 0x8B	; 139
    20b6:	fe 4f       	sbci	r31, 0xFE	; 254
    20b8:	c5 91       	lpm	r28, Z+
    20ba:	d4 91       	lpm	r29, Z
	out = portOutputRegister(port);
    20bc:	fc 01       	movw	r30, r24
    20be:	e5 59       	subi	r30, 0x95	; 149
    20c0:	fe 4f       	sbci	r31, 0xFE	; 254
    20c2:	a5 91       	lpm	r26, Z+
    20c4:	b4 91       	lpm	r27, Z

	if (mode == INPUT) { 
    20c6:	61 11       	cpse	r22, r1
    20c8:	09 c0       	rjmp	.+18     	; 0x20dc <pinMode+0x4a>
		uint8_t oldSREG = SREG;
    20ca:	9f b7       	in	r25, 0x3f	; 63
                cli();
    20cc:	f8 94       	cli
		*reg &= ~bit;
    20ce:	88 81       	ld	r24, Y
    20d0:	20 95       	com	r18
    20d2:	82 23       	and	r24, r18
    20d4:	88 83       	st	Y, r24
		*out &= ~bit;
    20d6:	ec 91       	ld	r30, X
    20d8:	2e 23       	and	r18, r30
    20da:	0b c0       	rjmp	.+22     	; 0x20f2 <pinMode+0x60>
		SREG = oldSREG;
	} else if (mode == INPUT_PULLUP) {
    20dc:	62 30       	cpi	r22, 0x02	; 2
    20de:	61 f4       	brne	.+24     	; 0x20f8 <pinMode+0x66>
		uint8_t oldSREG = SREG;
    20e0:	9f b7       	in	r25, 0x3f	; 63
                cli();
    20e2:	f8 94       	cli
		*reg &= ~bit;
    20e4:	88 81       	ld	r24, Y
    20e6:	32 2f       	mov	r19, r18
    20e8:	30 95       	com	r19
    20ea:	83 23       	and	r24, r19
    20ec:	88 83       	st	Y, r24
		*out |= bit;
    20ee:	ec 91       	ld	r30, X
    20f0:	2e 2b       	or	r18, r30
    20f2:	2c 93       	st	X, r18
		SREG = oldSREG;
    20f4:	9f bf       	out	0x3f, r25	; 63
    20f6:	06 c0       	rjmp	.+12     	; 0x2104 <pinMode+0x72>
	} else {
		uint8_t oldSREG = SREG;
    20f8:	8f b7       	in	r24, 0x3f	; 63
                cli();
    20fa:	f8 94       	cli
		*reg |= bit;
    20fc:	e8 81       	ld	r30, Y
    20fe:	2e 2b       	or	r18, r30
    2100:	28 83       	st	Y, r18
		SREG = oldSREG;
    2102:	8f bf       	out	0x3f, r24	; 63
	}
}
    2104:	df 91       	pop	r29
    2106:	cf 91       	pop	r28
    2108:	08 95       	ret

0000210a <digitalWrite>:
		#endif
	}
}

void digitalWrite(uint8_t pin, uint8_t val)
{
    210a:	1f 93       	push	r17
    210c:	cf 93       	push	r28
    210e:	df 93       	push	r29
	uint8_t timer = digitalPinToTimer(pin);
    2110:	28 2f       	mov	r18, r24
    2112:	30 e0       	ldi	r19, 0x00	; 0
    2114:	f9 01       	movw	r30, r18
    2116:	e1 5d       	subi	r30, 0xD1	; 209
    2118:	fe 4f       	sbci	r31, 0xFE	; 254
    211a:	84 91       	lpm	r24, Z
	uint8_t bit = digitalPinToBitMask(pin);
    211c:	f9 01       	movw	r30, r18
    211e:	ed 5b       	subi	r30, 0xBD	; 189
    2120:	fe 4f       	sbci	r31, 0xFE	; 254
    2122:	d4 91       	lpm	r29, Z
	uint8_t port = digitalPinToPort(pin);
    2124:	f9 01       	movw	r30, r18
    2126:	e9 5a       	subi	r30, 0xA9	; 169
    2128:	fe 4f       	sbci	r31, 0xFE	; 254
    212a:	c4 91       	lpm	r28, Z
	volatile uint8_t *out;

	if (port == NOT_A_PIN) return;
    212c:	cc 23       	and	r28, r28
    212e:	c1 f0       	breq	.+48     	; 0x2160 <digitalWrite+0x56>
    2130:	16 2f       	mov	r17, r22

	// If the pin that support PWM output, we need to turn it off
	// before doing a digital write.
	if (timer != NOT_ON_TIMER) turnOffPWM(timer);
    2132:	81 11       	cpse	r24, r1
    2134:	0e 94 10 10 	call	0x2020	; 0x2020 <turnOffPWM>

	out = portOutputRegister(port);
    2138:	ec 2f       	mov	r30, r28
    213a:	f0 e0       	ldi	r31, 0x00	; 0
    213c:	ee 0f       	add	r30, r30
    213e:	ff 1f       	adc	r31, r31
    2140:	e5 59       	subi	r30, 0x95	; 149
    2142:	fe 4f       	sbci	r31, 0xFE	; 254
    2144:	a5 91       	lpm	r26, Z+
    2146:	b4 91       	lpm	r27, Z

	uint8_t oldSREG = SREG;
    2148:	9f b7       	in	r25, 0x3f	; 63
	cli();
    214a:	f8 94       	cli

	if (val == LOW) {
    214c:	11 11       	cpse	r17, r1
    214e:	04 c0       	rjmp	.+8      	; 0x2158 <digitalWrite+0x4e>
		*out &= ~bit;
    2150:	8c 91       	ld	r24, X
    2152:	d0 95       	com	r29
    2154:	d8 23       	and	r29, r24
    2156:	02 c0       	rjmp	.+4      	; 0x215c <digitalWrite+0x52>
	} else {
		*out |= bit;
    2158:	ec 91       	ld	r30, X
    215a:	de 2b       	or	r29, r30
    215c:	dc 93       	st	X, r29
	}

	SREG = oldSREG;
    215e:	9f bf       	out	0x3f, r25	; 63
}
    2160:	df 91       	pop	r29
    2162:	cf 91       	pop	r28
    2164:	1f 91       	pop	r17
    2166:	08 95       	ret

00002168 <__udivmodsi4>:
    2168:	a1 e2       	ldi	r26, 0x21	; 33
    216a:	1a 2e       	mov	r1, r26
    216c:	aa 1b       	sub	r26, r26
    216e:	bb 1b       	sub	r27, r27
    2170:	fd 01       	movw	r30, r26
    2172:	0d c0       	rjmp	.+26     	; 0x218e <__udivmodsi4_ep>

00002174 <__udivmodsi4_loop>:
    2174:	aa 1f       	adc	r26, r26
    2176:	bb 1f       	adc	r27, r27
    2178:	ee 1f       	adc	r30, r30
    217a:	ff 1f       	adc	r31, r31
    217c:	a2 17       	cp	r26, r18
    217e:	b3 07       	cpc	r27, r19
    2180:	e4 07       	cpc	r30, r20
    2182:	f5 07       	cpc	r31, r21
    2184:	20 f0       	brcs	.+8      	; 0x218e <__udivmodsi4_ep>
    2186:	a2 1b       	sub	r26, r18
    2188:	b3 0b       	sbc	r27, r19
    218a:	e4 0b       	sbc	r30, r20
    218c:	f5 0b       	sbc	r31, r21

0000218e <__udivmodsi4_ep>:
    218e:	66 1f       	adc	r22, r22
    2190:	77 1f       	adc	r23, r23
    2192:	88 1f       	adc	r24, r24
    2194:	99 1f       	adc	r25, r25
    2196:	1a 94       	dec	r1
    2198:	69 f7       	brne	.-38     	; 0x2174 <__udivmodsi4_loop>
    219a:	60 95       	com	r22
    219c:	70 95       	com	r23
    219e:	80 95       	com	r24
    21a0:	90 95       	com	r25
    21a2:	9b 01       	movw	r18, r22
    21a4:	ac 01       	movw	r20, r24
    21a6:	bd 01       	movw	r22, r26
    21a8:	cf 01       	movw	r24, r30
    21aa:	08 95       	ret

000021ac <__tablejump2__>:
    21ac:	ee 0f       	add	r30, r30
    21ae:	ff 1f       	adc	r31, r31
    21b0:	05 90       	lpm	r0, Z+
    21b2:	f4 91       	lpm	r31, Z
    21b4:	e0 2d       	mov	r30, r0
    21b6:	09 94       	ijmp

000021b8 <malloc>:
    21b8:	0f 93       	push	r16
    21ba:	1f 93       	push	r17
    21bc:	cf 93       	push	r28
    21be:	df 93       	push	r29
    21c0:	82 30       	cpi	r24, 0x02	; 2
    21c2:	91 05       	cpc	r25, r1
    21c4:	10 f4       	brcc	.+4      	; 0x21ca <malloc+0x12>
    21c6:	82 e0       	ldi	r24, 0x02	; 2
    21c8:	90 e0       	ldi	r25, 0x00	; 0
    21ca:	e0 91 08 04 	lds	r30, 0x0408	; 0x800408 <__flp>
    21ce:	f0 91 09 04 	lds	r31, 0x0409	; 0x800409 <__flp+0x1>
    21d2:	20 e0       	ldi	r18, 0x00	; 0
    21d4:	30 e0       	ldi	r19, 0x00	; 0
    21d6:	a0 e0       	ldi	r26, 0x00	; 0
    21d8:	b0 e0       	ldi	r27, 0x00	; 0
    21da:	30 97       	sbiw	r30, 0x00	; 0
    21dc:	19 f1       	breq	.+70     	; 0x2224 <malloc+0x6c>
    21de:	40 81       	ld	r20, Z
    21e0:	51 81       	ldd	r21, Z+1	; 0x01
    21e2:	02 81       	ldd	r16, Z+2	; 0x02
    21e4:	13 81       	ldd	r17, Z+3	; 0x03
    21e6:	48 17       	cp	r20, r24
    21e8:	59 07       	cpc	r21, r25
    21ea:	c8 f0       	brcs	.+50     	; 0x221e <malloc+0x66>
    21ec:	84 17       	cp	r24, r20
    21ee:	95 07       	cpc	r25, r21
    21f0:	69 f4       	brne	.+26     	; 0x220c <malloc+0x54>
    21f2:	10 97       	sbiw	r26, 0x00	; 0
    21f4:	31 f0       	breq	.+12     	; 0x2202 <malloc+0x4a>
    21f6:	12 96       	adiw	r26, 0x02	; 2
    21f8:	0c 93       	st	X, r16
    21fa:	12 97       	sbiw	r26, 0x02	; 2
    21fc:	13 96       	adiw	r26, 0x03	; 3
    21fe:	1c 93       	st	X, r17
    2200:	27 c0       	rjmp	.+78     	; 0x2250 <malloc+0x98>
    2202:	00 93 08 04 	sts	0x0408, r16	; 0x800408 <__flp>
    2206:	10 93 09 04 	sts	0x0409, r17	; 0x800409 <__flp+0x1>
    220a:	22 c0       	rjmp	.+68     	; 0x2250 <malloc+0x98>
    220c:	21 15       	cp	r18, r1
    220e:	31 05       	cpc	r19, r1
    2210:	19 f0       	breq	.+6      	; 0x2218 <malloc+0x60>
    2212:	42 17       	cp	r20, r18
    2214:	53 07       	cpc	r21, r19
    2216:	18 f4       	brcc	.+6      	; 0x221e <malloc+0x66>
    2218:	9a 01       	movw	r18, r20
    221a:	bd 01       	movw	r22, r26
    221c:	ef 01       	movw	r28, r30
    221e:	df 01       	movw	r26, r30
    2220:	f8 01       	movw	r30, r16
    2222:	db cf       	rjmp	.-74     	; 0x21da <malloc+0x22>
    2224:	21 15       	cp	r18, r1
    2226:	31 05       	cpc	r19, r1
    2228:	f9 f0       	breq	.+62     	; 0x2268 <malloc+0xb0>
    222a:	28 1b       	sub	r18, r24
    222c:	39 0b       	sbc	r19, r25
    222e:	24 30       	cpi	r18, 0x04	; 4
    2230:	31 05       	cpc	r19, r1
    2232:	80 f4       	brcc	.+32     	; 0x2254 <malloc+0x9c>
    2234:	8a 81       	ldd	r24, Y+2	; 0x02
    2236:	9b 81       	ldd	r25, Y+3	; 0x03
    2238:	61 15       	cp	r22, r1
    223a:	71 05       	cpc	r23, r1
    223c:	21 f0       	breq	.+8      	; 0x2246 <malloc+0x8e>
    223e:	fb 01       	movw	r30, r22
    2240:	93 83       	std	Z+3, r25	; 0x03
    2242:	82 83       	std	Z+2, r24	; 0x02
    2244:	04 c0       	rjmp	.+8      	; 0x224e <malloc+0x96>
    2246:	90 93 09 04 	sts	0x0409, r25	; 0x800409 <__flp+0x1>
    224a:	80 93 08 04 	sts	0x0408, r24	; 0x800408 <__flp>
    224e:	fe 01       	movw	r30, r28
    2250:	32 96       	adiw	r30, 0x02	; 2
    2252:	44 c0       	rjmp	.+136    	; 0x22dc <malloc+0x124>
    2254:	fe 01       	movw	r30, r28
    2256:	e2 0f       	add	r30, r18
    2258:	f3 1f       	adc	r31, r19
    225a:	81 93       	st	Z+, r24
    225c:	91 93       	st	Z+, r25
    225e:	22 50       	subi	r18, 0x02	; 2
    2260:	31 09       	sbc	r19, r1
    2262:	39 83       	std	Y+1, r19	; 0x01
    2264:	28 83       	st	Y, r18
    2266:	3a c0       	rjmp	.+116    	; 0x22dc <malloc+0x124>
    2268:	20 91 06 04 	lds	r18, 0x0406	; 0x800406 <__brkval>
    226c:	30 91 07 04 	lds	r19, 0x0407	; 0x800407 <__brkval+0x1>
    2270:	23 2b       	or	r18, r19
    2272:	41 f4       	brne	.+16     	; 0x2284 <malloc+0xcc>
    2274:	20 91 02 01 	lds	r18, 0x0102	; 0x800102 <__malloc_heap_start>
    2278:	30 91 03 01 	lds	r19, 0x0103	; 0x800103 <__malloc_heap_start+0x1>
    227c:	30 93 07 04 	sts	0x0407, r19	; 0x800407 <__brkval+0x1>
    2280:	20 93 06 04 	sts	0x0406, r18	; 0x800406 <__brkval>
    2284:	20 91 00 01 	lds	r18, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
    2288:	30 91 01 01 	lds	r19, 0x0101	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
    228c:	21 15       	cp	r18, r1
    228e:	31 05       	cpc	r19, r1
    2290:	41 f4       	brne	.+16     	; 0x22a2 <malloc+0xea>
    2292:	2d b7       	in	r18, 0x3d	; 61
    2294:	3e b7       	in	r19, 0x3e	; 62
    2296:	40 91 04 01 	lds	r20, 0x0104	; 0x800104 <__malloc_margin>
    229a:	50 91 05 01 	lds	r21, 0x0105	; 0x800105 <__malloc_margin+0x1>
    229e:	24 1b       	sub	r18, r20
    22a0:	35 0b       	sbc	r19, r21
    22a2:	e0 91 06 04 	lds	r30, 0x0406	; 0x800406 <__brkval>
    22a6:	f0 91 07 04 	lds	r31, 0x0407	; 0x800407 <__brkval+0x1>
    22aa:	e2 17       	cp	r30, r18
    22ac:	f3 07       	cpc	r31, r19
    22ae:	a0 f4       	brcc	.+40     	; 0x22d8 <malloc+0x120>
    22b0:	2e 1b       	sub	r18, r30
    22b2:	3f 0b       	sbc	r19, r31
    22b4:	28 17       	cp	r18, r24
    22b6:	39 07       	cpc	r19, r25
    22b8:	78 f0       	brcs	.+30     	; 0x22d8 <malloc+0x120>
    22ba:	ac 01       	movw	r20, r24
    22bc:	4e 5f       	subi	r20, 0xFE	; 254
    22be:	5f 4f       	sbci	r21, 0xFF	; 255
    22c0:	24 17       	cp	r18, r20
    22c2:	35 07       	cpc	r19, r21
    22c4:	48 f0       	brcs	.+18     	; 0x22d8 <malloc+0x120>
    22c6:	4e 0f       	add	r20, r30
    22c8:	5f 1f       	adc	r21, r31
    22ca:	50 93 07 04 	sts	0x0407, r21	; 0x800407 <__brkval+0x1>
    22ce:	40 93 06 04 	sts	0x0406, r20	; 0x800406 <__brkval>
    22d2:	81 93       	st	Z+, r24
    22d4:	91 93       	st	Z+, r25
    22d6:	02 c0       	rjmp	.+4      	; 0x22dc <malloc+0x124>
    22d8:	e0 e0       	ldi	r30, 0x00	; 0
    22da:	f0 e0       	ldi	r31, 0x00	; 0
    22dc:	cf 01       	movw	r24, r30
    22de:	df 91       	pop	r29
    22e0:	cf 91       	pop	r28
    22e2:	1f 91       	pop	r17
    22e4:	0f 91       	pop	r16
    22e6:	08 95       	ret

000022e8 <free>:
    22e8:	cf 93       	push	r28
    22ea:	df 93       	push	r29
    22ec:	00 97       	sbiw	r24, 0x00	; 0
    22ee:	09 f4       	brne	.+2      	; 0x22f2 <free+0xa>
    22f0:	81 c0       	rjmp	.+258    	; 0x23f4 <free+0x10c>
    22f2:	fc 01       	movw	r30, r24
    22f4:	32 97       	sbiw	r30, 0x02	; 2
    22f6:	13 82       	std	Z+3, r1	; 0x03
    22f8:	12 82       	std	Z+2, r1	; 0x02
    22fa:	a0 91 08 04 	lds	r26, 0x0408	; 0x800408 <__flp>
    22fe:	b0 91 09 04 	lds	r27, 0x0409	; 0x800409 <__flp+0x1>
    2302:	10 97       	sbiw	r26, 0x00	; 0
    2304:	81 f4       	brne	.+32     	; 0x2326 <free+0x3e>
    2306:	20 81       	ld	r18, Z
    2308:	31 81       	ldd	r19, Z+1	; 0x01
    230a:	82 0f       	add	r24, r18
    230c:	93 1f       	adc	r25, r19
    230e:	20 91 06 04 	lds	r18, 0x0406	; 0x800406 <__brkval>
    2312:	30 91 07 04 	lds	r19, 0x0407	; 0x800407 <__brkval+0x1>
    2316:	28 17       	cp	r18, r24
    2318:	39 07       	cpc	r19, r25
    231a:	51 f5       	brne	.+84     	; 0x2370 <free+0x88>
    231c:	f0 93 07 04 	sts	0x0407, r31	; 0x800407 <__brkval+0x1>
    2320:	e0 93 06 04 	sts	0x0406, r30	; 0x800406 <__brkval>
    2324:	67 c0       	rjmp	.+206    	; 0x23f4 <free+0x10c>
    2326:	ed 01       	movw	r28, r26
    2328:	20 e0       	ldi	r18, 0x00	; 0
    232a:	30 e0       	ldi	r19, 0x00	; 0
    232c:	ce 17       	cp	r28, r30
    232e:	df 07       	cpc	r29, r31
    2330:	40 f4       	brcc	.+16     	; 0x2342 <free+0x5a>
    2332:	4a 81       	ldd	r20, Y+2	; 0x02
    2334:	5b 81       	ldd	r21, Y+3	; 0x03
    2336:	9e 01       	movw	r18, r28
    2338:	41 15       	cp	r20, r1
    233a:	51 05       	cpc	r21, r1
    233c:	f1 f0       	breq	.+60     	; 0x237a <free+0x92>
    233e:	ea 01       	movw	r28, r20
    2340:	f5 cf       	rjmp	.-22     	; 0x232c <free+0x44>
    2342:	d3 83       	std	Z+3, r29	; 0x03
    2344:	c2 83       	std	Z+2, r28	; 0x02
    2346:	40 81       	ld	r20, Z
    2348:	51 81       	ldd	r21, Z+1	; 0x01
    234a:	84 0f       	add	r24, r20
    234c:	95 1f       	adc	r25, r21
    234e:	c8 17       	cp	r28, r24
    2350:	d9 07       	cpc	r29, r25
    2352:	59 f4       	brne	.+22     	; 0x236a <free+0x82>
    2354:	88 81       	ld	r24, Y
    2356:	99 81       	ldd	r25, Y+1	; 0x01
    2358:	84 0f       	add	r24, r20
    235a:	95 1f       	adc	r25, r21
    235c:	02 96       	adiw	r24, 0x02	; 2
    235e:	91 83       	std	Z+1, r25	; 0x01
    2360:	80 83       	st	Z, r24
    2362:	8a 81       	ldd	r24, Y+2	; 0x02
    2364:	9b 81       	ldd	r25, Y+3	; 0x03
    2366:	93 83       	std	Z+3, r25	; 0x03
    2368:	82 83       	std	Z+2, r24	; 0x02
    236a:	21 15       	cp	r18, r1
    236c:	31 05       	cpc	r19, r1
    236e:	29 f4       	brne	.+10     	; 0x237a <free+0x92>
    2370:	f0 93 09 04 	sts	0x0409, r31	; 0x800409 <__flp+0x1>
    2374:	e0 93 08 04 	sts	0x0408, r30	; 0x800408 <__flp>
    2378:	3d c0       	rjmp	.+122    	; 0x23f4 <free+0x10c>
    237a:	e9 01       	movw	r28, r18
    237c:	fb 83       	std	Y+3, r31	; 0x03
    237e:	ea 83       	std	Y+2, r30	; 0x02
    2380:	49 91       	ld	r20, Y+
    2382:	59 91       	ld	r21, Y+
    2384:	c4 0f       	add	r28, r20
    2386:	d5 1f       	adc	r29, r21
    2388:	ec 17       	cp	r30, r28
    238a:	fd 07       	cpc	r31, r29
    238c:	61 f4       	brne	.+24     	; 0x23a6 <free+0xbe>
    238e:	80 81       	ld	r24, Z
    2390:	91 81       	ldd	r25, Z+1	; 0x01
    2392:	84 0f       	add	r24, r20
    2394:	95 1f       	adc	r25, r21
    2396:	02 96       	adiw	r24, 0x02	; 2
    2398:	e9 01       	movw	r28, r18
    239a:	99 83       	std	Y+1, r25	; 0x01
    239c:	88 83       	st	Y, r24
    239e:	82 81       	ldd	r24, Z+2	; 0x02
    23a0:	93 81       	ldd	r25, Z+3	; 0x03
    23a2:	9b 83       	std	Y+3, r25	; 0x03
    23a4:	8a 83       	std	Y+2, r24	; 0x02
    23a6:	e0 e0       	ldi	r30, 0x00	; 0
    23a8:	f0 e0       	ldi	r31, 0x00	; 0
    23aa:	12 96       	adiw	r26, 0x02	; 2
    23ac:	8d 91       	ld	r24, X+
    23ae:	9c 91       	ld	r25, X
    23b0:	13 97       	sbiw	r26, 0x03	; 3
    23b2:	00 97       	sbiw	r24, 0x00	; 0
    23b4:	19 f0       	breq	.+6      	; 0x23bc <free+0xd4>
    23b6:	fd 01       	movw	r30, r26
    23b8:	dc 01       	movw	r26, r24
    23ba:	f7 cf       	rjmp	.-18     	; 0x23aa <free+0xc2>
    23bc:	8d 91       	ld	r24, X+
    23be:	9c 91       	ld	r25, X
    23c0:	11 97       	sbiw	r26, 0x01	; 1
    23c2:	9d 01       	movw	r18, r26
    23c4:	2e 5f       	subi	r18, 0xFE	; 254
    23c6:	3f 4f       	sbci	r19, 0xFF	; 255
    23c8:	82 0f       	add	r24, r18
    23ca:	93 1f       	adc	r25, r19
    23cc:	20 91 06 04 	lds	r18, 0x0406	; 0x800406 <__brkval>
    23d0:	30 91 07 04 	lds	r19, 0x0407	; 0x800407 <__brkval+0x1>
    23d4:	28 17       	cp	r18, r24
    23d6:	39 07       	cpc	r19, r25
    23d8:	69 f4       	brne	.+26     	; 0x23f4 <free+0x10c>
    23da:	30 97       	sbiw	r30, 0x00	; 0
    23dc:	29 f4       	brne	.+10     	; 0x23e8 <free+0x100>
    23de:	10 92 09 04 	sts	0x0409, r1	; 0x800409 <__flp+0x1>
    23e2:	10 92 08 04 	sts	0x0408, r1	; 0x800408 <__flp>
    23e6:	02 c0       	rjmp	.+4      	; 0x23ec <free+0x104>
    23e8:	13 82       	std	Z+3, r1	; 0x03
    23ea:	12 82       	std	Z+2, r1	; 0x02
    23ec:	b0 93 07 04 	sts	0x0407, r27	; 0x800407 <__brkval+0x1>
    23f0:	a0 93 06 04 	sts	0x0406, r26	; 0x800406 <__brkval>
    23f4:	df 91       	pop	r29
    23f6:	cf 91       	pop	r28
    23f8:	08 95       	ret

000023fa <atoi>:
    23fa:	fc 01       	movw	r30, r24
    23fc:	88 27       	eor	r24, r24
    23fe:	99 27       	eor	r25, r25
    2400:	e8 94       	clt
    2402:	21 91       	ld	r18, Z+
    2404:	20 32       	cpi	r18, 0x20	; 32
    2406:	e9 f3       	breq	.-6      	; 0x2402 <atoi+0x8>
    2408:	29 30       	cpi	r18, 0x09	; 9
    240a:	10 f0       	brcs	.+4      	; 0x2410 <atoi+0x16>
    240c:	2e 30       	cpi	r18, 0x0E	; 14
    240e:	c8 f3       	brcs	.-14     	; 0x2402 <atoi+0x8>
    2410:	2b 32       	cpi	r18, 0x2B	; 43
    2412:	41 f0       	breq	.+16     	; 0x2424 <atoi+0x2a>
    2414:	2d 32       	cpi	r18, 0x2D	; 45
    2416:	39 f4       	brne	.+14     	; 0x2426 <atoi+0x2c>
    2418:	68 94       	set
    241a:	04 c0       	rjmp	.+8      	; 0x2424 <atoi+0x2a>
    241c:	0e 94 2d 12 	call	0x245a	; 0x245a <__mulhi_const_10>
    2420:	82 0f       	add	r24, r18
    2422:	91 1d       	adc	r25, r1
    2424:	21 91       	ld	r18, Z+
    2426:	20 53       	subi	r18, 0x30	; 48
    2428:	2a 30       	cpi	r18, 0x0A	; 10
    242a:	c0 f3       	brcs	.-16     	; 0x241c <atoi+0x22>
    242c:	1e f4       	brtc	.+6      	; 0x2434 <atoi+0x3a>
    242e:	90 95       	com	r25
    2430:	81 95       	neg	r24
    2432:	9f 4f       	sbci	r25, 0xFF	; 255
    2434:	08 95       	ret

00002436 <memmove>:
    2436:	68 17       	cp	r22, r24
    2438:	79 07       	cpc	r23, r25
    243a:	68 f4       	brcc	.+26     	; 0x2456 <memmove+0x20>
    243c:	fb 01       	movw	r30, r22
    243e:	dc 01       	movw	r26, r24
    2440:	e4 0f       	add	r30, r20
    2442:	f5 1f       	adc	r31, r21
    2444:	a4 0f       	add	r26, r20
    2446:	b5 1f       	adc	r27, r21
    2448:	02 c0       	rjmp	.+4      	; 0x244e <memmove+0x18>
    244a:	02 90       	ld	r0, -Z
    244c:	0e 92       	st	-X, r0
    244e:	41 50       	subi	r20, 0x01	; 1
    2450:	50 40       	sbci	r21, 0x00	; 0
    2452:	d8 f7       	brcc	.-10     	; 0x244a <memmove+0x14>
    2454:	08 95       	ret
    2456:	0c 94 4d 14 	jmp	0x289a	; 0x289a <memcpy>

0000245a <__mulhi_const_10>:
    245a:	7a e0       	ldi	r23, 0x0A	; 10
    245c:	97 9f       	mul	r25, r23
    245e:	90 2d       	mov	r25, r0
    2460:	87 9f       	mul	r24, r23
    2462:	80 2d       	mov	r24, r0
    2464:	91 0d       	add	r25, r1
    2466:	11 24       	eor	r1, r1
    2468:	08 95       	ret

0000246a <vsnprintf_P>:
    246a:	ae e0       	ldi	r26, 0x0E	; 14
    246c:	b0 e0       	ldi	r27, 0x00	; 0
    246e:	eb e3       	ldi	r30, 0x3B	; 59
    2470:	f2 e1       	ldi	r31, 0x12	; 18
    2472:	0c 94 09 15 	jmp	0x2a12	; 0x2a12 <__prologue_saves__+0x1c>
    2476:	8c 01       	movw	r16, r24
    2478:	fa 01       	movw	r30, r20
    247a:	8e e0       	ldi	r24, 0x0E	; 14
    247c:	8c 83       	std	Y+4, r24	; 0x04
    247e:	1a 83       	std	Y+2, r17	; 0x02
    2480:	09 83       	std	Y+1, r16	; 0x01
    2482:	77 ff       	sbrs	r23, 7
    2484:	02 c0       	rjmp	.+4      	; 0x248a <vsnprintf_P+0x20>
    2486:	60 e0       	ldi	r22, 0x00	; 0
    2488:	70 e8       	ldi	r23, 0x80	; 128
    248a:	cb 01       	movw	r24, r22
    248c:	01 97       	sbiw	r24, 0x01	; 1
    248e:	9e 83       	std	Y+6, r25	; 0x06
    2490:	8d 83       	std	Y+5, r24	; 0x05
    2492:	a9 01       	movw	r20, r18
    2494:	bf 01       	movw	r22, r30
    2496:	ce 01       	movw	r24, r28
    2498:	01 96       	adiw	r24, 0x01	; 1
    249a:	0e 94 61 12 	call	0x24c2	; 0x24c2 <vfprintf>
    249e:	4d 81       	ldd	r20, Y+5	; 0x05
    24a0:	5e 81       	ldd	r21, Y+6	; 0x06
    24a2:	57 fd       	sbrc	r21, 7
    24a4:	0a c0       	rjmp	.+20     	; 0x24ba <vsnprintf_P+0x50>
    24a6:	2f 81       	ldd	r18, Y+7	; 0x07
    24a8:	38 85       	ldd	r19, Y+8	; 0x08
    24aa:	42 17       	cp	r20, r18
    24ac:	53 07       	cpc	r21, r19
    24ae:	0c f4       	brge	.+2      	; 0x24b2 <vsnprintf_P+0x48>
    24b0:	9a 01       	movw	r18, r20
    24b2:	f8 01       	movw	r30, r16
    24b4:	e2 0f       	add	r30, r18
    24b6:	f3 1f       	adc	r31, r19
    24b8:	10 82       	st	Z, r1
    24ba:	2e 96       	adiw	r28, 0x0e	; 14
    24bc:	e4 e0       	ldi	r30, 0x04	; 4
    24be:	0c 94 25 15 	jmp	0x2a4a	; 0x2a4a <__epilogue_restores__+0x1c>

000024c2 <vfprintf>:
    24c2:	ab e0       	ldi	r26, 0x0B	; 11
    24c4:	b0 e0       	ldi	r27, 0x00	; 0
    24c6:	e7 e6       	ldi	r30, 0x67	; 103
    24c8:	f2 e1       	ldi	r31, 0x12	; 18
    24ca:	0c 94 fb 14 	jmp	0x29f6	; 0x29f6 <__prologue_saves__>
    24ce:	6c 01       	movw	r12, r24
    24d0:	7b 01       	movw	r14, r22
    24d2:	8a 01       	movw	r16, r20
    24d4:	fc 01       	movw	r30, r24
    24d6:	17 82       	std	Z+7, r1	; 0x07
    24d8:	16 82       	std	Z+6, r1	; 0x06
    24da:	83 81       	ldd	r24, Z+3	; 0x03
    24dc:	81 ff       	sbrs	r24, 1
    24de:	cc c1       	rjmp	.+920    	; 0x2878 <vfprintf+0x3b6>
    24e0:	ce 01       	movw	r24, r28
    24e2:	01 96       	adiw	r24, 0x01	; 1
    24e4:	3c 01       	movw	r6, r24
    24e6:	f6 01       	movw	r30, r12
    24e8:	93 81       	ldd	r25, Z+3	; 0x03
    24ea:	f7 01       	movw	r30, r14
    24ec:	93 fd       	sbrc	r25, 3
    24ee:	85 91       	lpm	r24, Z+
    24f0:	93 ff       	sbrs	r25, 3
    24f2:	81 91       	ld	r24, Z+
    24f4:	7f 01       	movw	r14, r30
    24f6:	88 23       	and	r24, r24
    24f8:	09 f4       	brne	.+2      	; 0x24fc <vfprintf+0x3a>
    24fa:	ba c1       	rjmp	.+884    	; 0x2870 <vfprintf+0x3ae>
    24fc:	85 32       	cpi	r24, 0x25	; 37
    24fe:	39 f4       	brne	.+14     	; 0x250e <vfprintf+0x4c>
    2500:	93 fd       	sbrc	r25, 3
    2502:	85 91       	lpm	r24, Z+
    2504:	93 ff       	sbrs	r25, 3
    2506:	81 91       	ld	r24, Z+
    2508:	7f 01       	movw	r14, r30
    250a:	85 32       	cpi	r24, 0x25	; 37
    250c:	29 f4       	brne	.+10     	; 0x2518 <vfprintf+0x56>
    250e:	b6 01       	movw	r22, r12
    2510:	90 e0       	ldi	r25, 0x00	; 0
    2512:	0e 94 61 14 	call	0x28c2	; 0x28c2 <fputc>
    2516:	e7 cf       	rjmp	.-50     	; 0x24e6 <vfprintf+0x24>
    2518:	91 2c       	mov	r9, r1
    251a:	21 2c       	mov	r2, r1
    251c:	31 2c       	mov	r3, r1
    251e:	ff e1       	ldi	r31, 0x1F	; 31
    2520:	f3 15       	cp	r31, r3
    2522:	d8 f0       	brcs	.+54     	; 0x255a <vfprintf+0x98>
    2524:	8b 32       	cpi	r24, 0x2B	; 43
    2526:	79 f0       	breq	.+30     	; 0x2546 <vfprintf+0x84>
    2528:	38 f4       	brcc	.+14     	; 0x2538 <vfprintf+0x76>
    252a:	80 32       	cpi	r24, 0x20	; 32
    252c:	79 f0       	breq	.+30     	; 0x254c <vfprintf+0x8a>
    252e:	83 32       	cpi	r24, 0x23	; 35
    2530:	a1 f4       	brne	.+40     	; 0x255a <vfprintf+0x98>
    2532:	23 2d       	mov	r18, r3
    2534:	20 61       	ori	r18, 0x10	; 16
    2536:	1d c0       	rjmp	.+58     	; 0x2572 <vfprintf+0xb0>
    2538:	8d 32       	cpi	r24, 0x2D	; 45
    253a:	61 f0       	breq	.+24     	; 0x2554 <vfprintf+0x92>
    253c:	80 33       	cpi	r24, 0x30	; 48
    253e:	69 f4       	brne	.+26     	; 0x255a <vfprintf+0x98>
    2540:	23 2d       	mov	r18, r3
    2542:	21 60       	ori	r18, 0x01	; 1
    2544:	16 c0       	rjmp	.+44     	; 0x2572 <vfprintf+0xb0>
    2546:	83 2d       	mov	r24, r3
    2548:	82 60       	ori	r24, 0x02	; 2
    254a:	38 2e       	mov	r3, r24
    254c:	e3 2d       	mov	r30, r3
    254e:	e4 60       	ori	r30, 0x04	; 4
    2550:	3e 2e       	mov	r3, r30
    2552:	2a c0       	rjmp	.+84     	; 0x25a8 <vfprintf+0xe6>
    2554:	f3 2d       	mov	r31, r3
    2556:	f8 60       	ori	r31, 0x08	; 8
    2558:	1d c0       	rjmp	.+58     	; 0x2594 <vfprintf+0xd2>
    255a:	37 fc       	sbrc	r3, 7
    255c:	2d c0       	rjmp	.+90     	; 0x25b8 <vfprintf+0xf6>
    255e:	20 ed       	ldi	r18, 0xD0	; 208
    2560:	28 0f       	add	r18, r24
    2562:	2a 30       	cpi	r18, 0x0A	; 10
    2564:	40 f0       	brcs	.+16     	; 0x2576 <vfprintf+0xb4>
    2566:	8e 32       	cpi	r24, 0x2E	; 46
    2568:	b9 f4       	brne	.+46     	; 0x2598 <vfprintf+0xd6>
    256a:	36 fc       	sbrc	r3, 6
    256c:	81 c1       	rjmp	.+770    	; 0x2870 <vfprintf+0x3ae>
    256e:	23 2d       	mov	r18, r3
    2570:	20 64       	ori	r18, 0x40	; 64
    2572:	32 2e       	mov	r3, r18
    2574:	19 c0       	rjmp	.+50     	; 0x25a8 <vfprintf+0xe6>
    2576:	36 fe       	sbrs	r3, 6
    2578:	06 c0       	rjmp	.+12     	; 0x2586 <vfprintf+0xc4>
    257a:	8a e0       	ldi	r24, 0x0A	; 10
    257c:	98 9e       	mul	r9, r24
    257e:	20 0d       	add	r18, r0
    2580:	11 24       	eor	r1, r1
    2582:	92 2e       	mov	r9, r18
    2584:	11 c0       	rjmp	.+34     	; 0x25a8 <vfprintf+0xe6>
    2586:	ea e0       	ldi	r30, 0x0A	; 10
    2588:	2e 9e       	mul	r2, r30
    258a:	20 0d       	add	r18, r0
    258c:	11 24       	eor	r1, r1
    258e:	22 2e       	mov	r2, r18
    2590:	f3 2d       	mov	r31, r3
    2592:	f0 62       	ori	r31, 0x20	; 32
    2594:	3f 2e       	mov	r3, r31
    2596:	08 c0       	rjmp	.+16     	; 0x25a8 <vfprintf+0xe6>
    2598:	8c 36       	cpi	r24, 0x6C	; 108
    259a:	21 f4       	brne	.+8      	; 0x25a4 <vfprintf+0xe2>
    259c:	83 2d       	mov	r24, r3
    259e:	80 68       	ori	r24, 0x80	; 128
    25a0:	38 2e       	mov	r3, r24
    25a2:	02 c0       	rjmp	.+4      	; 0x25a8 <vfprintf+0xe6>
    25a4:	88 36       	cpi	r24, 0x68	; 104
    25a6:	41 f4       	brne	.+16     	; 0x25b8 <vfprintf+0xf6>
    25a8:	f7 01       	movw	r30, r14
    25aa:	93 fd       	sbrc	r25, 3
    25ac:	85 91       	lpm	r24, Z+
    25ae:	93 ff       	sbrs	r25, 3
    25b0:	81 91       	ld	r24, Z+
    25b2:	7f 01       	movw	r14, r30
    25b4:	81 11       	cpse	r24, r1
    25b6:	b3 cf       	rjmp	.-154    	; 0x251e <vfprintf+0x5c>
    25b8:	98 2f       	mov	r25, r24
    25ba:	9f 7d       	andi	r25, 0xDF	; 223
    25bc:	95 54       	subi	r25, 0x45	; 69
    25be:	93 30       	cpi	r25, 0x03	; 3
    25c0:	28 f4       	brcc	.+10     	; 0x25cc <vfprintf+0x10a>
    25c2:	0c 5f       	subi	r16, 0xFC	; 252
    25c4:	1f 4f       	sbci	r17, 0xFF	; 255
    25c6:	9f e3       	ldi	r25, 0x3F	; 63
    25c8:	99 83       	std	Y+1, r25	; 0x01
    25ca:	0d c0       	rjmp	.+26     	; 0x25e6 <vfprintf+0x124>
    25cc:	83 36       	cpi	r24, 0x63	; 99
    25ce:	31 f0       	breq	.+12     	; 0x25dc <vfprintf+0x11a>
    25d0:	83 37       	cpi	r24, 0x73	; 115
    25d2:	71 f0       	breq	.+28     	; 0x25f0 <vfprintf+0x12e>
    25d4:	83 35       	cpi	r24, 0x53	; 83
    25d6:	09 f0       	breq	.+2      	; 0x25da <vfprintf+0x118>
    25d8:	59 c0       	rjmp	.+178    	; 0x268c <vfprintf+0x1ca>
    25da:	21 c0       	rjmp	.+66     	; 0x261e <vfprintf+0x15c>
    25dc:	f8 01       	movw	r30, r16
    25de:	80 81       	ld	r24, Z
    25e0:	89 83       	std	Y+1, r24	; 0x01
    25e2:	0e 5f       	subi	r16, 0xFE	; 254
    25e4:	1f 4f       	sbci	r17, 0xFF	; 255
    25e6:	88 24       	eor	r8, r8
    25e8:	83 94       	inc	r8
    25ea:	91 2c       	mov	r9, r1
    25ec:	53 01       	movw	r10, r6
    25ee:	13 c0       	rjmp	.+38     	; 0x2616 <vfprintf+0x154>
    25f0:	28 01       	movw	r4, r16
    25f2:	f2 e0       	ldi	r31, 0x02	; 2
    25f4:	4f 0e       	add	r4, r31
    25f6:	51 1c       	adc	r5, r1
    25f8:	f8 01       	movw	r30, r16
    25fa:	a0 80       	ld	r10, Z
    25fc:	b1 80       	ldd	r11, Z+1	; 0x01
    25fe:	36 fe       	sbrs	r3, 6
    2600:	03 c0       	rjmp	.+6      	; 0x2608 <vfprintf+0x146>
    2602:	69 2d       	mov	r22, r9
    2604:	70 e0       	ldi	r23, 0x00	; 0
    2606:	02 c0       	rjmp	.+4      	; 0x260c <vfprintf+0x14a>
    2608:	6f ef       	ldi	r22, 0xFF	; 255
    260a:	7f ef       	ldi	r23, 0xFF	; 255
    260c:	c5 01       	movw	r24, r10
    260e:	0e 94 56 14 	call	0x28ac	; 0x28ac <strnlen>
    2612:	4c 01       	movw	r8, r24
    2614:	82 01       	movw	r16, r4
    2616:	f3 2d       	mov	r31, r3
    2618:	ff 77       	andi	r31, 0x7F	; 127
    261a:	3f 2e       	mov	r3, r31
    261c:	16 c0       	rjmp	.+44     	; 0x264a <vfprintf+0x188>
    261e:	28 01       	movw	r4, r16
    2620:	22 e0       	ldi	r18, 0x02	; 2
    2622:	42 0e       	add	r4, r18
    2624:	51 1c       	adc	r5, r1
    2626:	f8 01       	movw	r30, r16
    2628:	a0 80       	ld	r10, Z
    262a:	b1 80       	ldd	r11, Z+1	; 0x01
    262c:	36 fe       	sbrs	r3, 6
    262e:	03 c0       	rjmp	.+6      	; 0x2636 <vfprintf+0x174>
    2630:	69 2d       	mov	r22, r9
    2632:	70 e0       	ldi	r23, 0x00	; 0
    2634:	02 c0       	rjmp	.+4      	; 0x263a <vfprintf+0x178>
    2636:	6f ef       	ldi	r22, 0xFF	; 255
    2638:	7f ef       	ldi	r23, 0xFF	; 255
    263a:	c5 01       	movw	r24, r10
    263c:	0e 94 42 14 	call	0x2884	; 0x2884 <strnlen_P>
    2640:	4c 01       	movw	r8, r24
    2642:	f3 2d       	mov	r31, r3
    2644:	f0 68       	ori	r31, 0x80	; 128
    2646:	3f 2e       	mov	r3, r31
    2648:	82 01       	movw	r16, r4
    264a:	33 fc       	sbrc	r3, 3
    264c:	1b c0       	rjmp	.+54     	; 0x2684 <vfprintf+0x1c2>
    264e:	82 2d       	mov	r24, r2
    2650:	90 e0       	ldi	r25, 0x00	; 0
    2652:	88 16       	cp	r8, r24
    2654:	99 06       	cpc	r9, r25
    2656:	b0 f4       	brcc	.+44     	; 0x2684 <vfprintf+0x1c2>
    2658:	b6 01       	movw	r22, r12
    265a:	80 e2       	ldi	r24, 0x20	; 32
    265c:	90 e0       	ldi	r25, 0x00	; 0
    265e:	0e 94 61 14 	call	0x28c2	; 0x28c2 <fputc>
    2662:	2a 94       	dec	r2
    2664:	f4 cf       	rjmp	.-24     	; 0x264e <vfprintf+0x18c>
    2666:	f5 01       	movw	r30, r10
    2668:	37 fc       	sbrc	r3, 7
    266a:	85 91       	lpm	r24, Z+
    266c:	37 fe       	sbrs	r3, 7
    266e:	81 91       	ld	r24, Z+
    2670:	5f 01       	movw	r10, r30
    2672:	b6 01       	movw	r22, r12
    2674:	90 e0       	ldi	r25, 0x00	; 0
    2676:	0e 94 61 14 	call	0x28c2	; 0x28c2 <fputc>
    267a:	21 10       	cpse	r2, r1
    267c:	2a 94       	dec	r2
    267e:	21 e0       	ldi	r18, 0x01	; 1
    2680:	82 1a       	sub	r8, r18
    2682:	91 08       	sbc	r9, r1
    2684:	81 14       	cp	r8, r1
    2686:	91 04       	cpc	r9, r1
    2688:	71 f7       	brne	.-36     	; 0x2666 <vfprintf+0x1a4>
    268a:	e8 c0       	rjmp	.+464    	; 0x285c <vfprintf+0x39a>
    268c:	84 36       	cpi	r24, 0x64	; 100
    268e:	11 f0       	breq	.+4      	; 0x2694 <vfprintf+0x1d2>
    2690:	89 36       	cpi	r24, 0x69	; 105
    2692:	41 f5       	brne	.+80     	; 0x26e4 <vfprintf+0x222>
    2694:	f8 01       	movw	r30, r16
    2696:	37 fe       	sbrs	r3, 7
    2698:	07 c0       	rjmp	.+14     	; 0x26a8 <vfprintf+0x1e6>
    269a:	60 81       	ld	r22, Z
    269c:	71 81       	ldd	r23, Z+1	; 0x01
    269e:	82 81       	ldd	r24, Z+2	; 0x02
    26a0:	93 81       	ldd	r25, Z+3	; 0x03
    26a2:	0c 5f       	subi	r16, 0xFC	; 252
    26a4:	1f 4f       	sbci	r17, 0xFF	; 255
    26a6:	08 c0       	rjmp	.+16     	; 0x26b8 <vfprintf+0x1f6>
    26a8:	60 81       	ld	r22, Z
    26aa:	71 81       	ldd	r23, Z+1	; 0x01
    26ac:	07 2e       	mov	r0, r23
    26ae:	00 0c       	add	r0, r0
    26b0:	88 0b       	sbc	r24, r24
    26b2:	99 0b       	sbc	r25, r25
    26b4:	0e 5f       	subi	r16, 0xFE	; 254
    26b6:	1f 4f       	sbci	r17, 0xFF	; 255
    26b8:	f3 2d       	mov	r31, r3
    26ba:	ff 76       	andi	r31, 0x6F	; 111
    26bc:	3f 2e       	mov	r3, r31
    26be:	97 ff       	sbrs	r25, 7
    26c0:	09 c0       	rjmp	.+18     	; 0x26d4 <vfprintf+0x212>
    26c2:	90 95       	com	r25
    26c4:	80 95       	com	r24
    26c6:	70 95       	com	r23
    26c8:	61 95       	neg	r22
    26ca:	7f 4f       	sbci	r23, 0xFF	; 255
    26cc:	8f 4f       	sbci	r24, 0xFF	; 255
    26ce:	9f 4f       	sbci	r25, 0xFF	; 255
    26d0:	f0 68       	ori	r31, 0x80	; 128
    26d2:	3f 2e       	mov	r3, r31
    26d4:	2a e0       	ldi	r18, 0x0A	; 10
    26d6:	30 e0       	ldi	r19, 0x00	; 0
    26d8:	a3 01       	movw	r20, r6
    26da:	0e 94 9d 14 	call	0x293a	; 0x293a <__ultoa_invert>
    26de:	88 2e       	mov	r8, r24
    26e0:	86 18       	sub	r8, r6
    26e2:	45 c0       	rjmp	.+138    	; 0x276e <vfprintf+0x2ac>
    26e4:	85 37       	cpi	r24, 0x75	; 117
    26e6:	31 f4       	brne	.+12     	; 0x26f4 <vfprintf+0x232>
    26e8:	23 2d       	mov	r18, r3
    26ea:	2f 7e       	andi	r18, 0xEF	; 239
    26ec:	b2 2e       	mov	r11, r18
    26ee:	2a e0       	ldi	r18, 0x0A	; 10
    26f0:	30 e0       	ldi	r19, 0x00	; 0
    26f2:	25 c0       	rjmp	.+74     	; 0x273e <vfprintf+0x27c>
    26f4:	93 2d       	mov	r25, r3
    26f6:	99 7f       	andi	r25, 0xF9	; 249
    26f8:	b9 2e       	mov	r11, r25
    26fa:	8f 36       	cpi	r24, 0x6F	; 111
    26fc:	c1 f0       	breq	.+48     	; 0x272e <vfprintf+0x26c>
    26fe:	18 f4       	brcc	.+6      	; 0x2706 <vfprintf+0x244>
    2700:	88 35       	cpi	r24, 0x58	; 88
    2702:	79 f0       	breq	.+30     	; 0x2722 <vfprintf+0x260>
    2704:	b5 c0       	rjmp	.+362    	; 0x2870 <vfprintf+0x3ae>
    2706:	80 37       	cpi	r24, 0x70	; 112
    2708:	19 f0       	breq	.+6      	; 0x2710 <vfprintf+0x24e>
    270a:	88 37       	cpi	r24, 0x78	; 120
    270c:	21 f0       	breq	.+8      	; 0x2716 <vfprintf+0x254>
    270e:	b0 c0       	rjmp	.+352    	; 0x2870 <vfprintf+0x3ae>
    2710:	e9 2f       	mov	r30, r25
    2712:	e0 61       	ori	r30, 0x10	; 16
    2714:	be 2e       	mov	r11, r30
    2716:	b4 fe       	sbrs	r11, 4
    2718:	0d c0       	rjmp	.+26     	; 0x2734 <vfprintf+0x272>
    271a:	fb 2d       	mov	r31, r11
    271c:	f4 60       	ori	r31, 0x04	; 4
    271e:	bf 2e       	mov	r11, r31
    2720:	09 c0       	rjmp	.+18     	; 0x2734 <vfprintf+0x272>
    2722:	34 fe       	sbrs	r3, 4
    2724:	0a c0       	rjmp	.+20     	; 0x273a <vfprintf+0x278>
    2726:	29 2f       	mov	r18, r25
    2728:	26 60       	ori	r18, 0x06	; 6
    272a:	b2 2e       	mov	r11, r18
    272c:	06 c0       	rjmp	.+12     	; 0x273a <vfprintf+0x278>
    272e:	28 e0       	ldi	r18, 0x08	; 8
    2730:	30 e0       	ldi	r19, 0x00	; 0
    2732:	05 c0       	rjmp	.+10     	; 0x273e <vfprintf+0x27c>
    2734:	20 e1       	ldi	r18, 0x10	; 16
    2736:	30 e0       	ldi	r19, 0x00	; 0
    2738:	02 c0       	rjmp	.+4      	; 0x273e <vfprintf+0x27c>
    273a:	20 e1       	ldi	r18, 0x10	; 16
    273c:	32 e0       	ldi	r19, 0x02	; 2
    273e:	f8 01       	movw	r30, r16
    2740:	b7 fe       	sbrs	r11, 7
    2742:	07 c0       	rjmp	.+14     	; 0x2752 <vfprintf+0x290>
    2744:	60 81       	ld	r22, Z
    2746:	71 81       	ldd	r23, Z+1	; 0x01
    2748:	82 81       	ldd	r24, Z+2	; 0x02
    274a:	93 81       	ldd	r25, Z+3	; 0x03
    274c:	0c 5f       	subi	r16, 0xFC	; 252
    274e:	1f 4f       	sbci	r17, 0xFF	; 255
    2750:	06 c0       	rjmp	.+12     	; 0x275e <vfprintf+0x29c>
    2752:	60 81       	ld	r22, Z
    2754:	71 81       	ldd	r23, Z+1	; 0x01
    2756:	80 e0       	ldi	r24, 0x00	; 0
    2758:	90 e0       	ldi	r25, 0x00	; 0
    275a:	0e 5f       	subi	r16, 0xFE	; 254
    275c:	1f 4f       	sbci	r17, 0xFF	; 255
    275e:	a3 01       	movw	r20, r6
    2760:	0e 94 9d 14 	call	0x293a	; 0x293a <__ultoa_invert>
    2764:	88 2e       	mov	r8, r24
    2766:	86 18       	sub	r8, r6
    2768:	fb 2d       	mov	r31, r11
    276a:	ff 77       	andi	r31, 0x7F	; 127
    276c:	3f 2e       	mov	r3, r31
    276e:	36 fe       	sbrs	r3, 6
    2770:	0d c0       	rjmp	.+26     	; 0x278c <vfprintf+0x2ca>
    2772:	23 2d       	mov	r18, r3
    2774:	2e 7f       	andi	r18, 0xFE	; 254
    2776:	a2 2e       	mov	r10, r18
    2778:	89 14       	cp	r8, r9
    277a:	58 f4       	brcc	.+22     	; 0x2792 <vfprintf+0x2d0>
    277c:	34 fe       	sbrs	r3, 4
    277e:	0b c0       	rjmp	.+22     	; 0x2796 <vfprintf+0x2d4>
    2780:	32 fc       	sbrc	r3, 2
    2782:	09 c0       	rjmp	.+18     	; 0x2796 <vfprintf+0x2d4>
    2784:	83 2d       	mov	r24, r3
    2786:	8e 7e       	andi	r24, 0xEE	; 238
    2788:	a8 2e       	mov	r10, r24
    278a:	05 c0       	rjmp	.+10     	; 0x2796 <vfprintf+0x2d4>
    278c:	b8 2c       	mov	r11, r8
    278e:	a3 2c       	mov	r10, r3
    2790:	03 c0       	rjmp	.+6      	; 0x2798 <vfprintf+0x2d6>
    2792:	b8 2c       	mov	r11, r8
    2794:	01 c0       	rjmp	.+2      	; 0x2798 <vfprintf+0x2d6>
    2796:	b9 2c       	mov	r11, r9
    2798:	a4 fe       	sbrs	r10, 4
    279a:	0f c0       	rjmp	.+30     	; 0x27ba <vfprintf+0x2f8>
    279c:	fe 01       	movw	r30, r28
    279e:	e8 0d       	add	r30, r8
    27a0:	f1 1d       	adc	r31, r1
    27a2:	80 81       	ld	r24, Z
    27a4:	80 33       	cpi	r24, 0x30	; 48
    27a6:	21 f4       	brne	.+8      	; 0x27b0 <vfprintf+0x2ee>
    27a8:	9a 2d       	mov	r25, r10
    27aa:	99 7e       	andi	r25, 0xE9	; 233
    27ac:	a9 2e       	mov	r10, r25
    27ae:	09 c0       	rjmp	.+18     	; 0x27c2 <vfprintf+0x300>
    27b0:	a2 fe       	sbrs	r10, 2
    27b2:	06 c0       	rjmp	.+12     	; 0x27c0 <vfprintf+0x2fe>
    27b4:	b3 94       	inc	r11
    27b6:	b3 94       	inc	r11
    27b8:	04 c0       	rjmp	.+8      	; 0x27c2 <vfprintf+0x300>
    27ba:	8a 2d       	mov	r24, r10
    27bc:	86 78       	andi	r24, 0x86	; 134
    27be:	09 f0       	breq	.+2      	; 0x27c2 <vfprintf+0x300>
    27c0:	b3 94       	inc	r11
    27c2:	a3 fc       	sbrc	r10, 3
    27c4:	11 c0       	rjmp	.+34     	; 0x27e8 <vfprintf+0x326>
    27c6:	a0 fe       	sbrs	r10, 0
    27c8:	06 c0       	rjmp	.+12     	; 0x27d6 <vfprintf+0x314>
    27ca:	b2 14       	cp	r11, r2
    27cc:	88 f4       	brcc	.+34     	; 0x27f0 <vfprintf+0x32e>
    27ce:	28 0c       	add	r2, r8
    27d0:	92 2c       	mov	r9, r2
    27d2:	9b 18       	sub	r9, r11
    27d4:	0e c0       	rjmp	.+28     	; 0x27f2 <vfprintf+0x330>
    27d6:	b2 14       	cp	r11, r2
    27d8:	60 f4       	brcc	.+24     	; 0x27f2 <vfprintf+0x330>
    27da:	b6 01       	movw	r22, r12
    27dc:	80 e2       	ldi	r24, 0x20	; 32
    27de:	90 e0       	ldi	r25, 0x00	; 0
    27e0:	0e 94 61 14 	call	0x28c2	; 0x28c2 <fputc>
    27e4:	b3 94       	inc	r11
    27e6:	f7 cf       	rjmp	.-18     	; 0x27d6 <vfprintf+0x314>
    27e8:	b2 14       	cp	r11, r2
    27ea:	18 f4       	brcc	.+6      	; 0x27f2 <vfprintf+0x330>
    27ec:	2b 18       	sub	r2, r11
    27ee:	02 c0       	rjmp	.+4      	; 0x27f4 <vfprintf+0x332>
    27f0:	98 2c       	mov	r9, r8
    27f2:	21 2c       	mov	r2, r1
    27f4:	a4 fe       	sbrs	r10, 4
    27f6:	10 c0       	rjmp	.+32     	; 0x2818 <vfprintf+0x356>
    27f8:	b6 01       	movw	r22, r12
    27fa:	80 e3       	ldi	r24, 0x30	; 48
    27fc:	90 e0       	ldi	r25, 0x00	; 0
    27fe:	0e 94 61 14 	call	0x28c2	; 0x28c2 <fputc>
    2802:	a2 fe       	sbrs	r10, 2
    2804:	17 c0       	rjmp	.+46     	; 0x2834 <vfprintf+0x372>
    2806:	a1 fc       	sbrc	r10, 1
    2808:	03 c0       	rjmp	.+6      	; 0x2810 <vfprintf+0x34e>
    280a:	88 e7       	ldi	r24, 0x78	; 120
    280c:	90 e0       	ldi	r25, 0x00	; 0
    280e:	02 c0       	rjmp	.+4      	; 0x2814 <vfprintf+0x352>
    2810:	88 e5       	ldi	r24, 0x58	; 88
    2812:	90 e0       	ldi	r25, 0x00	; 0
    2814:	b6 01       	movw	r22, r12
    2816:	0c c0       	rjmp	.+24     	; 0x2830 <vfprintf+0x36e>
    2818:	8a 2d       	mov	r24, r10
    281a:	86 78       	andi	r24, 0x86	; 134
    281c:	59 f0       	breq	.+22     	; 0x2834 <vfprintf+0x372>
    281e:	a1 fe       	sbrs	r10, 1
    2820:	02 c0       	rjmp	.+4      	; 0x2826 <vfprintf+0x364>
    2822:	8b e2       	ldi	r24, 0x2B	; 43
    2824:	01 c0       	rjmp	.+2      	; 0x2828 <vfprintf+0x366>
    2826:	80 e2       	ldi	r24, 0x20	; 32
    2828:	a7 fc       	sbrc	r10, 7
    282a:	8d e2       	ldi	r24, 0x2D	; 45
    282c:	b6 01       	movw	r22, r12
    282e:	90 e0       	ldi	r25, 0x00	; 0
    2830:	0e 94 61 14 	call	0x28c2	; 0x28c2 <fputc>
    2834:	89 14       	cp	r8, r9
    2836:	38 f4       	brcc	.+14     	; 0x2846 <vfprintf+0x384>
    2838:	b6 01       	movw	r22, r12
    283a:	80 e3       	ldi	r24, 0x30	; 48
    283c:	90 e0       	ldi	r25, 0x00	; 0
    283e:	0e 94 61 14 	call	0x28c2	; 0x28c2 <fputc>
    2842:	9a 94       	dec	r9
    2844:	f7 cf       	rjmp	.-18     	; 0x2834 <vfprintf+0x372>
    2846:	8a 94       	dec	r8
    2848:	f3 01       	movw	r30, r6
    284a:	e8 0d       	add	r30, r8
    284c:	f1 1d       	adc	r31, r1
    284e:	80 81       	ld	r24, Z
    2850:	b6 01       	movw	r22, r12
    2852:	90 e0       	ldi	r25, 0x00	; 0
    2854:	0e 94 61 14 	call	0x28c2	; 0x28c2 <fputc>
    2858:	81 10       	cpse	r8, r1
    285a:	f5 cf       	rjmp	.-22     	; 0x2846 <vfprintf+0x384>
    285c:	22 20       	and	r2, r2
    285e:	09 f4       	brne	.+2      	; 0x2862 <vfprintf+0x3a0>
    2860:	42 ce       	rjmp	.-892    	; 0x24e6 <vfprintf+0x24>
    2862:	b6 01       	movw	r22, r12
    2864:	80 e2       	ldi	r24, 0x20	; 32
    2866:	90 e0       	ldi	r25, 0x00	; 0
    2868:	0e 94 61 14 	call	0x28c2	; 0x28c2 <fputc>
    286c:	2a 94       	dec	r2
    286e:	f6 cf       	rjmp	.-20     	; 0x285c <vfprintf+0x39a>
    2870:	f6 01       	movw	r30, r12
    2872:	86 81       	ldd	r24, Z+6	; 0x06
    2874:	97 81       	ldd	r25, Z+7	; 0x07
    2876:	02 c0       	rjmp	.+4      	; 0x287c <vfprintf+0x3ba>
    2878:	8f ef       	ldi	r24, 0xFF	; 255
    287a:	9f ef       	ldi	r25, 0xFF	; 255
    287c:	2b 96       	adiw	r28, 0x0b	; 11
    287e:	e2 e1       	ldi	r30, 0x12	; 18
    2880:	0c 94 17 15 	jmp	0x2a2e	; 0x2a2e <__epilogue_restores__>

00002884 <strnlen_P>:
    2884:	fc 01       	movw	r30, r24
    2886:	05 90       	lpm	r0, Z+
    2888:	61 50       	subi	r22, 0x01	; 1
    288a:	70 40       	sbci	r23, 0x00	; 0
    288c:	01 10       	cpse	r0, r1
    288e:	d8 f7       	brcc	.-10     	; 0x2886 <strnlen_P+0x2>
    2890:	80 95       	com	r24
    2892:	90 95       	com	r25
    2894:	8e 0f       	add	r24, r30
    2896:	9f 1f       	adc	r25, r31
    2898:	08 95       	ret

0000289a <memcpy>:
    289a:	fb 01       	movw	r30, r22
    289c:	dc 01       	movw	r26, r24
    289e:	02 c0       	rjmp	.+4      	; 0x28a4 <memcpy+0xa>
    28a0:	01 90       	ld	r0, Z+
    28a2:	0d 92       	st	X+, r0
    28a4:	41 50       	subi	r20, 0x01	; 1
    28a6:	50 40       	sbci	r21, 0x00	; 0
    28a8:	d8 f7       	brcc	.-10     	; 0x28a0 <memcpy+0x6>
    28aa:	08 95       	ret

000028ac <strnlen>:
    28ac:	fc 01       	movw	r30, r24
    28ae:	61 50       	subi	r22, 0x01	; 1
    28b0:	70 40       	sbci	r23, 0x00	; 0
    28b2:	01 90       	ld	r0, Z+
    28b4:	01 10       	cpse	r0, r1
    28b6:	d8 f7       	brcc	.-10     	; 0x28ae <strnlen+0x2>
    28b8:	80 95       	com	r24
    28ba:	90 95       	com	r25
    28bc:	8e 0f       	add	r24, r30
    28be:	9f 1f       	adc	r25, r31
    28c0:	08 95       	ret

000028c2 <fputc>:
    28c2:	0f 93       	push	r16
    28c4:	1f 93       	push	r17
    28c6:	cf 93       	push	r28
    28c8:	df 93       	push	r29
    28ca:	fb 01       	movw	r30, r22
    28cc:	23 81       	ldd	r18, Z+3	; 0x03
    28ce:	21 fd       	sbrc	r18, 1
    28d0:	03 c0       	rjmp	.+6      	; 0x28d8 <fputc+0x16>
    28d2:	8f ef       	ldi	r24, 0xFF	; 255
    28d4:	9f ef       	ldi	r25, 0xFF	; 255
    28d6:	2c c0       	rjmp	.+88     	; 0x2930 <fputc+0x6e>
    28d8:	22 ff       	sbrs	r18, 2
    28da:	16 c0       	rjmp	.+44     	; 0x2908 <fputc+0x46>
    28dc:	46 81       	ldd	r20, Z+6	; 0x06
    28de:	57 81       	ldd	r21, Z+7	; 0x07
    28e0:	24 81       	ldd	r18, Z+4	; 0x04
    28e2:	35 81       	ldd	r19, Z+5	; 0x05
    28e4:	42 17       	cp	r20, r18
    28e6:	53 07       	cpc	r21, r19
    28e8:	44 f4       	brge	.+16     	; 0x28fa <fputc+0x38>
    28ea:	a0 81       	ld	r26, Z
    28ec:	b1 81       	ldd	r27, Z+1	; 0x01
    28ee:	9d 01       	movw	r18, r26
    28f0:	2f 5f       	subi	r18, 0xFF	; 255
    28f2:	3f 4f       	sbci	r19, 0xFF	; 255
    28f4:	31 83       	std	Z+1, r19	; 0x01
    28f6:	20 83       	st	Z, r18
    28f8:	8c 93       	st	X, r24
    28fa:	26 81       	ldd	r18, Z+6	; 0x06
    28fc:	37 81       	ldd	r19, Z+7	; 0x07
    28fe:	2f 5f       	subi	r18, 0xFF	; 255
    2900:	3f 4f       	sbci	r19, 0xFF	; 255
    2902:	37 83       	std	Z+7, r19	; 0x07
    2904:	26 83       	std	Z+6, r18	; 0x06
    2906:	14 c0       	rjmp	.+40     	; 0x2930 <fputc+0x6e>
    2908:	8b 01       	movw	r16, r22
    290a:	ec 01       	movw	r28, r24
    290c:	fb 01       	movw	r30, r22
    290e:	00 84       	ldd	r0, Z+8	; 0x08
    2910:	f1 85       	ldd	r31, Z+9	; 0x09
    2912:	e0 2d       	mov	r30, r0
    2914:	09 95       	icall
    2916:	89 2b       	or	r24, r25
    2918:	e1 f6       	brne	.-72     	; 0x28d2 <fputc+0x10>
    291a:	d8 01       	movw	r26, r16
    291c:	16 96       	adiw	r26, 0x06	; 6
    291e:	8d 91       	ld	r24, X+
    2920:	9c 91       	ld	r25, X
    2922:	17 97       	sbiw	r26, 0x07	; 7
    2924:	01 96       	adiw	r24, 0x01	; 1
    2926:	17 96       	adiw	r26, 0x07	; 7
    2928:	9c 93       	st	X, r25
    292a:	8e 93       	st	-X, r24
    292c:	16 97       	sbiw	r26, 0x06	; 6
    292e:	ce 01       	movw	r24, r28
    2930:	df 91       	pop	r29
    2932:	cf 91       	pop	r28
    2934:	1f 91       	pop	r17
    2936:	0f 91       	pop	r16
    2938:	08 95       	ret

0000293a <__ultoa_invert>:
    293a:	fa 01       	movw	r30, r20
    293c:	aa 27       	eor	r26, r26
    293e:	28 30       	cpi	r18, 0x08	; 8
    2940:	51 f1       	breq	.+84     	; 0x2996 <__ultoa_invert+0x5c>
    2942:	20 31       	cpi	r18, 0x10	; 16
    2944:	81 f1       	breq	.+96     	; 0x29a6 <__ultoa_invert+0x6c>
    2946:	e8 94       	clt
    2948:	6f 93       	push	r22
    294a:	6e 7f       	andi	r22, 0xFE	; 254
    294c:	6e 5f       	subi	r22, 0xFE	; 254
    294e:	7f 4f       	sbci	r23, 0xFF	; 255
    2950:	8f 4f       	sbci	r24, 0xFF	; 255
    2952:	9f 4f       	sbci	r25, 0xFF	; 255
    2954:	af 4f       	sbci	r26, 0xFF	; 255
    2956:	b1 e0       	ldi	r27, 0x01	; 1
    2958:	3e d0       	rcall	.+124    	; 0x29d6 <__ultoa_invert+0x9c>
    295a:	b4 e0       	ldi	r27, 0x04	; 4
    295c:	3c d0       	rcall	.+120    	; 0x29d6 <__ultoa_invert+0x9c>
    295e:	67 0f       	add	r22, r23
    2960:	78 1f       	adc	r23, r24
    2962:	89 1f       	adc	r24, r25
    2964:	9a 1f       	adc	r25, r26
    2966:	a1 1d       	adc	r26, r1
    2968:	68 0f       	add	r22, r24
    296a:	79 1f       	adc	r23, r25
    296c:	8a 1f       	adc	r24, r26
    296e:	91 1d       	adc	r25, r1
    2970:	a1 1d       	adc	r26, r1
    2972:	6a 0f       	add	r22, r26
    2974:	71 1d       	adc	r23, r1
    2976:	81 1d       	adc	r24, r1
    2978:	91 1d       	adc	r25, r1
    297a:	a1 1d       	adc	r26, r1
    297c:	20 d0       	rcall	.+64     	; 0x29be <__ultoa_invert+0x84>
    297e:	09 f4       	brne	.+2      	; 0x2982 <__ultoa_invert+0x48>
    2980:	68 94       	set
    2982:	3f 91       	pop	r19
    2984:	2a e0       	ldi	r18, 0x0A	; 10
    2986:	26 9f       	mul	r18, r22
    2988:	11 24       	eor	r1, r1
    298a:	30 19       	sub	r19, r0
    298c:	30 5d       	subi	r19, 0xD0	; 208
    298e:	31 93       	st	Z+, r19
    2990:	de f6       	brtc	.-74     	; 0x2948 <__ultoa_invert+0xe>
    2992:	cf 01       	movw	r24, r30
    2994:	08 95       	ret
    2996:	46 2f       	mov	r20, r22
    2998:	47 70       	andi	r20, 0x07	; 7
    299a:	40 5d       	subi	r20, 0xD0	; 208
    299c:	41 93       	st	Z+, r20
    299e:	b3 e0       	ldi	r27, 0x03	; 3
    29a0:	0f d0       	rcall	.+30     	; 0x29c0 <__ultoa_invert+0x86>
    29a2:	c9 f7       	brne	.-14     	; 0x2996 <__ultoa_invert+0x5c>
    29a4:	f6 cf       	rjmp	.-20     	; 0x2992 <__ultoa_invert+0x58>
    29a6:	46 2f       	mov	r20, r22
    29a8:	4f 70       	andi	r20, 0x0F	; 15
    29aa:	40 5d       	subi	r20, 0xD0	; 208
    29ac:	4a 33       	cpi	r20, 0x3A	; 58
    29ae:	18 f0       	brcs	.+6      	; 0x29b6 <__ultoa_invert+0x7c>
    29b0:	49 5d       	subi	r20, 0xD9	; 217
    29b2:	31 fd       	sbrc	r19, 1
    29b4:	40 52       	subi	r20, 0x20	; 32
    29b6:	41 93       	st	Z+, r20
    29b8:	02 d0       	rcall	.+4      	; 0x29be <__ultoa_invert+0x84>
    29ba:	a9 f7       	brne	.-22     	; 0x29a6 <__ultoa_invert+0x6c>
    29bc:	ea cf       	rjmp	.-44     	; 0x2992 <__ultoa_invert+0x58>
    29be:	b4 e0       	ldi	r27, 0x04	; 4
    29c0:	a6 95       	lsr	r26
    29c2:	97 95       	ror	r25
    29c4:	87 95       	ror	r24
    29c6:	77 95       	ror	r23
    29c8:	67 95       	ror	r22
    29ca:	ba 95       	dec	r27
    29cc:	c9 f7       	brne	.-14     	; 0x29c0 <__ultoa_invert+0x86>
    29ce:	00 97       	sbiw	r24, 0x00	; 0
    29d0:	61 05       	cpc	r22, r1
    29d2:	71 05       	cpc	r23, r1
    29d4:	08 95       	ret
    29d6:	9b 01       	movw	r18, r22
    29d8:	ac 01       	movw	r20, r24
    29da:	0a 2e       	mov	r0, r26
    29dc:	06 94       	lsr	r0
    29de:	57 95       	ror	r21
    29e0:	47 95       	ror	r20
    29e2:	37 95       	ror	r19
    29e4:	27 95       	ror	r18
    29e6:	ba 95       	dec	r27
    29e8:	c9 f7       	brne	.-14     	; 0x29dc <__ultoa_invert+0xa2>
    29ea:	62 0f       	add	r22, r18
    29ec:	73 1f       	adc	r23, r19
    29ee:	84 1f       	adc	r24, r20
    29f0:	95 1f       	adc	r25, r21
    29f2:	a0 1d       	adc	r26, r0
    29f4:	08 95       	ret

000029f6 <__prologue_saves__>:
    29f6:	2f 92       	push	r2
    29f8:	3f 92       	push	r3
    29fa:	4f 92       	push	r4
    29fc:	5f 92       	push	r5
    29fe:	6f 92       	push	r6
    2a00:	7f 92       	push	r7
    2a02:	8f 92       	push	r8
    2a04:	9f 92       	push	r9
    2a06:	af 92       	push	r10
    2a08:	bf 92       	push	r11
    2a0a:	cf 92       	push	r12
    2a0c:	df 92       	push	r13
    2a0e:	ef 92       	push	r14
    2a10:	ff 92       	push	r15
    2a12:	0f 93       	push	r16
    2a14:	1f 93       	push	r17
    2a16:	cf 93       	push	r28
    2a18:	df 93       	push	r29
    2a1a:	cd b7       	in	r28, 0x3d	; 61
    2a1c:	de b7       	in	r29, 0x3e	; 62
    2a1e:	ca 1b       	sub	r28, r26
    2a20:	db 0b       	sbc	r29, r27
    2a22:	0f b6       	in	r0, 0x3f	; 63
    2a24:	f8 94       	cli
    2a26:	de bf       	out	0x3e, r29	; 62
    2a28:	0f be       	out	0x3f, r0	; 63
    2a2a:	cd bf       	out	0x3d, r28	; 61
    2a2c:	09 94       	ijmp

00002a2e <__epilogue_restores__>:
    2a2e:	2a 88       	ldd	r2, Y+18	; 0x12
    2a30:	39 88       	ldd	r3, Y+17	; 0x11
    2a32:	48 88       	ldd	r4, Y+16	; 0x10
    2a34:	5f 84       	ldd	r5, Y+15	; 0x0f
    2a36:	6e 84       	ldd	r6, Y+14	; 0x0e
    2a38:	7d 84       	ldd	r7, Y+13	; 0x0d
    2a3a:	8c 84       	ldd	r8, Y+12	; 0x0c
    2a3c:	9b 84       	ldd	r9, Y+11	; 0x0b
    2a3e:	aa 84       	ldd	r10, Y+10	; 0x0a
    2a40:	b9 84       	ldd	r11, Y+9	; 0x09
    2a42:	c8 84       	ldd	r12, Y+8	; 0x08
    2a44:	df 80       	ldd	r13, Y+7	; 0x07
    2a46:	ee 80       	ldd	r14, Y+6	; 0x06
    2a48:	fd 80       	ldd	r15, Y+5	; 0x05
    2a4a:	0c 81       	ldd	r16, Y+4	; 0x04
    2a4c:	1b 81       	ldd	r17, Y+3	; 0x03
    2a4e:	aa 81       	ldd	r26, Y+2	; 0x02
    2a50:	b9 81       	ldd	r27, Y+1	; 0x01
    2a52:	ce 0f       	add	r28, r30
    2a54:	d1 1d       	adc	r29, r1
    2a56:	0f b6       	in	r0, 0x3f	; 63
    2a58:	f8 94       	cli
    2a5a:	de bf       	out	0x3e, r29	; 62
    2a5c:	0f be       	out	0x3f, r0	; 63
    2a5e:	cd bf       	out	0x3d, r28	; 61
    2a60:	ed 01       	movw	r28, r26
    2a62:	08 95       	ret

00002a64 <__do_global_dtors>:
    2a64:	10 e0       	ldi	r17, 0x00	; 0
    2a66:	c3 ec       	ldi	r28, 0xC3	; 195
    2a68:	d0 e0       	ldi	r29, 0x00	; 0
    2a6a:	04 c0       	rjmp	.+8      	; 0x2a74 <__do_global_dtors+0x10>
    2a6c:	fe 01       	movw	r30, r28
    2a6e:	0e 94 d6 10 	call	0x21ac	; 0x21ac <__tablejump2__>
    2a72:	21 96       	adiw	r28, 0x01	; 1
    2a74:	c4 3c       	cpi	r28, 0xC4	; 196
    2a76:	d1 07       	cpc	r29, r17
    2a78:	c9 f7       	brne	.-14     	; 0x2a6c <__do_global_dtors+0x8>
    2a7a:	f8 94       	cli

00002a7c <__stop_program>:
    2a7c:	ff cf       	rjmp	.-2      	; 0x2a7c <__stop_program>
