
package firesim.midasexamples

import chisel3._
import chisel3.util._

import freechips.rocketchip.config.Parameters
import chisel3.util.unless
import chisel3.experimental.{withClock, annotate}

import midas.widgets.PeekPokeBridge
import midas.targetutils.FAMEModelAnnotation

class schexc_io_no_master_clk extends Bundle {
  /*[[[cog
import cog
import re
from extract import parse_from_file
ituples, otuples = parse_from_file( "schexc.v")
for (nm, rng) in ituples:
  if rng == '':
    if nm != "master_clk":
      cog.outl(f"val {nm} = Input(Bool())")
  else:
    p = re.compile( '^\[(\d+):(\d+)\]$')
    m = p.match(rng)
    assert m
    lst = m.groups()
    assert len(lst) == 2
    lb = int(lst[1])
    ub = int(lst[0])
    assert ub >= lb, rng
    cog.outl(f"val {nm} = Input(UInt({ub-lb+1}.W))")
for (nm, rng) in otuples:
  if rng == '':
    cog.outl(f"val {nm} = Output(Bool())")
  else:
    p = re.compile( '^\[(\d+):(\d+)\]$')
    m = p.match(rng)
    assert m
    lst = m.groups()
    assert len(lst) == 2
    lb = int(lst[1])
    ub = int(lst[0])
    assert ub >= lb, rng
    cog.outl(f"val {nm} = Output(UInt({ub-lb+1}.W))")
  ]]]*/
  val BistSerialEnPad_Rf = Input(Bool())
  val BistSerialInPad_Rf = Input(Bool())
  val ClkBist = Input(Bool())
  val CppSch_GTmrPEventT0 = Input(Bool())
  val CppSch_GTmrPEventT1 = Input(Bool())
  val CppSch_GTmrVEventT0 = Input(Bool())
  val CppSch_GTmrVEventT1 = Input(Bool())
  val CppSch_GuestFIQ0_n = Input(Bool())
  val CppSch_GuestFIQ1_n = Input(Bool())
  val CppSch_GuestIRQ0_n = Input(Bool())
  val CppSch_GuestIRQ1_n = Input(Bool())
  val CppSch_NativeFIQ0_n = Input(Bool())
  val CppSch_NativeFIQ1_n = Input(Bool())
  val CppSch_NativeIRQ0_n = Input(Bool())
  val CppSch_NativeIRQ1_n = Input(Bool())
  val CppSch_NativeNMI0_n = Input(Bool())
  val CppSch_NativeNMI1_n = Input(Bool())
  val DbgExc_ItrCcT0 = Input(Bool())
  val DbgExc_ItrCcT1 = Input(Bool())
  val DbgExc_QgTuneVec = Input(UInt(2.W))
  val DbgRf_TunevecRf1Exe = Input(UInt(16.W))
  val DbgRf_TunevecRf1Ret = Input(UInt(16.W))
  val DbgRf_TunevecRf2 = Input(UInt(16.W))
  val DbgSch_ContT0 = Input(Bool())
  val DbgSch_ContT1 = Input(Bool())
  val DbgSch_CrossTriggerT0 = Input(Bool())
  val DbgSch_CrossTriggerT1 = Input(Bool())
  val DbgSch_DebugModeT0 = Input(UInt(2.W))
  val DbgSch_DebugModeT1 = Input(UInt(2.W))
  val DbgSch_DtrT0 = Input(Bool())
  val DbgSch_DtrT1 = Input(Bool())
  val DbgSch_DvmComplteT0 = Input(Bool())
  val DbgSch_DvmComplteT1 = Input(Bool())
  val DbgSch_ExternalT0 = Input(Bool())
  val DbgSch_ExternalT1 = Input(Bool())
  val DbgSch_GDIT0 = Input(Bool())
  val DbgSch_GDIT1 = Input(Bool())
  val DbgSch_GEDBGRQT0 = Input(Bool())
  val DbgSch_GEDBGRQT1 = Input(Bool())
  val DbgSch_GevrT0 = Input(Bool())
  val DbgSch_GevrT1 = Input(Bool())
  val DbgSch_GrniXcpnReqT0 = Input(Bool())
  val DbgSch_GrniXcpnReqT1 = Input(Bool())
  val DbgSch_HaltT0 = Input(Bool())
  val DbgSch_HaltT1 = Input(Bool())
  val DbgSch_IntDisT0 = Input(Bool())
  val DbgSch_IntDisT1 = Input(Bool())
  val DbgSch_ItrExecT0 = Input(Bool())
  val DbgSch_ItrExecT1 = Input(Bool())
  val DbgSch_NDbgEnT0 = Input(Bool())
  val DbgSch_NDbgEnT1 = Input(Bool())
  val DbgSch_NevrT0 = Input(Bool())
  val DbgSch_NevrT1 = Input(Bool())
  val DbgSch_NitiT0 = Input(Bool())
  val DbgSch_NitiT1 = Input(Bool())
  val DbgSch_StepT0 = Input(Bool())
  val DbgSch_StepT1 = Input(Bool())
  val DbgSch_VirtualERRT0 = Input(Bool())
  val DbgSch_VirtualERRT1 = Input(Bool())
  val DbgSch_VirtualFIQT0 = Input(Bool())
  val DbgSch_VirtualFIQT1 = Input(Bool())
  val DbgSch_VirtualIRQT0 = Input(Bool())
  val DbgSch_VirtualIRQT1 = Input(Bool())
  val DbgSch_WfeeerT0 = Input(UInt(19.W))
  val DbgSch_WfeeerT1 = Input(UInt(19.W))
  val DbgTstBistControllerSel = Input(UInt(3.W))
  val DbgTstBistModeSel = Input(UInt(4.W))
  val DbgTstMbistEn = Input(Bool())
  val DbgTstSerialIfLoadEn = Input(Bool())
  val DbgTstSerialIfRegEn = Input(UInt(5.W))
  val Dbg_TuneVecEn = Input(Bool())
  val EtmSch_NativeTraceEnT0 = Input(Bool())
  val EtmSch_NativeTraceEnT1 = Input(Bool())
  val ExcClkEn = Input(Bool())
  val ExcRf_PurgeWrap = Input(Bool())
  val FmtExc_PredictedTargetOrSRGIPBlockLocation0_Rb = Input(UInt(3.W))
  val FmtExc_PredictedTargetOrSRGIPBlockLocation1_Rb = Input(UInt(3.W))
  val FmtExc_PredictedTargetOrSRGIPBlockLocation2_Rb = Input(UInt(3.W))
  val FmtExc_PredictedTargetOrSRGIPBlockLocation3_Rb = Input(UInt(3.W))
  val FmtExc_PredictedTargetOrSRGIPTwoPortBlockLocation0_Rb = Input(UInt(3.W))
  val FmtExc_PredictedTargetOrSRGIPTwoPortBlockLocation1_Rb = Input(UInt(3.W))
  val FmtExc_PredictedTargetOrSRGIPTwoPortBlockLocation2_Rb = Input(UInt(3.W))
  val FmtExc_PredictedTargetOrSRGIPTwoPortBlockLocation3_Rb = Input(UInt(3.W))
  val FmtExc_PredictedTargetOrSRGIPTwoPortValid0_Rb = Input(Bool())
  val FmtExc_PredictedTargetOrSRGIPTwoPortValid1_Rb = Input(Bool())
  val FmtExc_PredictedTargetOrSRGIPTwoPortValid2_Rb = Input(Bool())
  val FmtExc_PredictedTargetOrSRGIPTwoPortValid3_Rb = Input(Bool())
  val FmtSch_AguSrc_Blk0_Rt = Input(UInt(6.W))
  val FmtSch_AguSrc_Blk1_Rt = Input(UInt(6.W))
  val FmtSch_AguSrc_Blk2_Rt = Input(UInt(6.W))
  val FmtSch_AguSrc_Blk3_Rt = Input(UInt(6.W))
  val FmtSch_AguSrc_Blk4_Rt = Input(UInt(6.W))
  val FmtSch_AguSrc_Blk5_Rt = Input(UInt(6.W))
  val FmtSch_AguSrc_Blk6_Rt = Input(UInt(6.W))
  val FmtSch_AguSrc_Blk7_Rt = Input(UInt(6.W))
  val FmtSch_BlkExtend_Blk0_Rt = Input(Bool())
  val FmtSch_BlkExtend_Blk1_Rt = Input(Bool())
  val FmtSch_BlkExtend_Blk2_Rt = Input(Bool())
  val FmtSch_BlkExtend_Blk3_Rt = Input(Bool())
  val FmtSch_BlkExtend_Blk4_Rt = Input(Bool())
  val FmtSch_BlkExtend_Blk5_Rt = Input(Bool())
  val FmtSch_BlkExtend_Blk6_Rt = Input(Bool())
  val FmtSch_BlkExtend_Blk7_Rt = Input(Bool())
  val FmtSch_BlkIsRollbackT0_Rt = Input(Bool())
  val FmtSch_BlkIsRollbackT1_Rt = Input(Bool())
  val FmtSch_Block0BodyValid_Rt = Input(UInt(4.W))
  val FmtSch_Block0Body_Rt = Input(UInt(128.W))
  val FmtSch_Block0Pc_Rt = Input(UInt(32.W))
  val FmtSch_Block1BodyValid_Rt = Input(UInt(4.W))
  val FmtSch_Block1Body_Rt = Input(UInt(128.W))
  val FmtSch_Block1Pc_Rt = Input(UInt(32.W))
  val FmtSch_Block2BodyValid_Rt = Input(UInt(4.W))
  val FmtSch_Block2Body_Rt = Input(UInt(128.W))
  val FmtSch_Block2Pc_Rt = Input(UInt(32.W))
  val FmtSch_Block3BodyValid_Rt = Input(UInt(4.W))
  val FmtSch_Block3Body_Rt = Input(UInt(128.W))
  val FmtSch_Block3Pc_Rt = Input(UInt(32.W))
  val FmtSch_Block4BodyValid_Rt = Input(UInt(4.W))
  val FmtSch_Block4Body_Rt = Input(UInt(128.W))
  val FmtSch_Block4Pc_Rt = Input(UInt(32.W))
  val FmtSch_Block5BodyValid_Rt = Input(UInt(4.W))
  val FmtSch_Block5Body_Rt = Input(UInt(128.W))
  val FmtSch_Block5Pc_Rt = Input(UInt(32.W))
  val FmtSch_Block6BodyValid_Rt = Input(UInt(4.W))
  val FmtSch_Block6Body_Rt = Input(UInt(128.W))
  val FmtSch_Block6Pc_Rt = Input(UInt(32.W))
  val FmtSch_Block7BodyValid_Rt = Input(UInt(4.W))
  val FmtSch_Block7Body_Rt = Input(UInt(128.W))
  val FmtSch_Block7Pc_Rt = Input(UInt(32.W))
  val FmtSch_BlockInstruction_Blk0_Rt = Input(Bool())
  val FmtSch_BlockInstruction_Blk1_Rt = Input(Bool())
  val FmtSch_BlockInstruction_Blk2_Rt = Input(Bool())
  val FmtSch_BlockInstruction_Blk3_Rt = Input(Bool())
  val FmtSch_BlockInstruction_Blk4_Rt = Input(Bool())
  val FmtSch_BlockInstruction_Blk5_Rt = Input(Bool())
  val FmtSch_BlockInstruction_Blk6_Rt = Input(Bool())
  val FmtSch_BlockInstruction_Blk7_Rt = Input(Bool())
  val FmtSch_BlockValid_Rt = Input(UInt(8.W))
  val FmtSch_BrnPred_Blk0_Rt = Input(Bool())
  val FmtSch_BrnPred_Blk1_Rt = Input(Bool())
  val FmtSch_BrnPred_Blk2_Rt = Input(Bool())
  val FmtSch_BrnPred_Blk3_Rt = Input(Bool())
  val FmtSch_BrnPred_Blk4_Rt = Input(Bool())
  val FmtSch_BrnPred_Blk5_Rt = Input(Bool())
  val FmtSch_BrnPred_Blk6_Rt = Input(Bool())
  val FmtSch_BrnPred_Blk7_Rt = Input(Bool())
  val FmtSch_Cc_Blk0_Rt = Input(Bool())
  val FmtSch_Cc_Blk1_Rt = Input(Bool())
  val FmtSch_Cc_Blk2_Rt = Input(Bool())
  val FmtSch_Cc_Blk3_Rt = Input(Bool())
  val FmtSch_Cc_Blk4_Rt = Input(Bool())
  val FmtSch_Cc_Blk5_Rt = Input(Bool())
  val FmtSch_Cc_Blk6_Rt = Input(Bool())
  val FmtSch_Cc_Blk7_Rt = Input(Bool())
  val FmtSch_CommitLock_Blk0_Rt = Input(Bool())
  val FmtSch_CommitLock_Blk1_Rt = Input(Bool())
  val FmtSch_CommitLock_Blk2_Rt = Input(Bool())
  val FmtSch_CommitLock_Blk3_Rt = Input(Bool())
  val FmtSch_CommitLock_Blk4_Rt = Input(Bool())
  val FmtSch_CommitLock_Blk5_Rt = Input(Bool())
  val FmtSch_CommitLock_Blk6_Rt = Input(Bool())
  val FmtSch_CommitLock_Blk7_Rt = Input(Bool())
  val FmtSch_CommitThumb_Blk0_Rt = Input(Bool())
  val FmtSch_CommitThumb_Blk1_Rt = Input(Bool())
  val FmtSch_CommitThumb_Blk2_Rt = Input(Bool())
  val FmtSch_CommitThumb_Blk3_Rt = Input(Bool())
  val FmtSch_CommitThumb_Blk4_Rt = Input(Bool())
  val FmtSch_CommitThumb_Blk5_Rt = Input(Bool())
  val FmtSch_CommitThumb_Blk6_Rt = Input(Bool())
  val FmtSch_CommitThumb_Blk7_Rt = Input(Bool())
  val FmtSch_DPRuleViolation_Blk0_Rt = Input(Bool())
  val FmtSch_DPRuleViolation_Blk1_Rt = Input(Bool())
  val FmtSch_DPRuleViolation_Blk2_Rt = Input(Bool())
  val FmtSch_DPRuleViolation_Blk3_Rt = Input(Bool())
  val FmtSch_DPRuleViolation_Blk4_Rt = Input(Bool())
  val FmtSch_DPRuleViolation_Blk5_Rt = Input(Bool())
  val FmtSch_DPRuleViolation_Blk6_Rt = Input(Bool())
  val FmtSch_DPRuleViolation_Blk7_Rt = Input(Bool())
  val FmtSch_DefuseloadDestIsLAD_Blk0_Rt = Input(UInt(2.W))
  val FmtSch_DefuseloadDestIsLAD_Blk1_Rt = Input(UInt(2.W))
  val FmtSch_DefuseloadDestIsLAD_Blk2_Rt = Input(UInt(2.W))
  val FmtSch_DefuseloadDestIsLAD_Blk3_Rt = Input(UInt(2.W))
  val FmtSch_DefuseloadDestIsLAD_Blk4_Rt = Input(UInt(2.W))
  val FmtSch_DefuseloadDestIsLAD_Blk5_Rt = Input(UInt(2.W))
  val FmtSch_DefuseloadDestIsLAD_Blk6_Rt = Input(UInt(2.W))
  val FmtSch_DefuseloadDestIsLAD_Blk7_Rt = Input(UInt(2.W))
  val FmtSch_DefuseloadDestValid_Blk0_Rt = Input(UInt(2.W))
  val FmtSch_DefuseloadDestValid_Blk1_Rt = Input(UInt(2.W))
  val FmtSch_DefuseloadDestValid_Blk2_Rt = Input(UInt(2.W))
  val FmtSch_DefuseloadDestValid_Blk3_Rt = Input(UInt(2.W))
  val FmtSch_DefuseloadDestValid_Blk4_Rt = Input(UInt(2.W))
  val FmtSch_DefuseloadDestValid_Blk5_Rt = Input(UInt(2.W))
  val FmtSch_DefuseloadDestValid_Blk6_Rt = Input(UInt(2.W))
  val FmtSch_DefuseloadDestValid_Blk7_Rt = Input(UInt(2.W))
  val FmtSch_DefuseloadDest_Blk0_Rt = Input(UInt(6.W))
  val FmtSch_DefuseloadDest_Blk1_Rt = Input(UInt(6.W))
  val FmtSch_DefuseloadDest_Blk2_Rt = Input(UInt(6.W))
  val FmtSch_DefuseloadDest_Blk3_Rt = Input(UInt(6.W))
  val FmtSch_DefuseloadDest_Blk4_Rt = Input(UInt(6.W))
  val FmtSch_DefuseloadDest_Blk5_Rt = Input(UInt(6.W))
  val FmtSch_DefuseloadDest_Blk6_Rt = Input(UInt(6.W))
  val FmtSch_DefuseloadDest_Blk7_Rt = Input(UInt(6.W))
  val FmtSch_DenDualVld_Blk0_Rt = Input(Bool())
  val FmtSch_DenDualVld_Blk1_Rt = Input(Bool())
  val FmtSch_DenDualVld_Blk2_Rt = Input(Bool())
  val FmtSch_DenDualVld_Blk3_Rt = Input(Bool())
  val FmtSch_DenDualVld_Blk4_Rt = Input(Bool())
  val FmtSch_DenDualVld_Blk5_Rt = Input(Bool())
  val FmtSch_DenDualVld_Blk6_Rt = Input(Bool())
  val FmtSch_DenDualVld_Blk7_Rt = Input(Bool())
  val FmtSch_DenMulVld_Blk0_Rt = Input(Bool())
  val FmtSch_DenMulVld_Blk1_Rt = Input(Bool())
  val FmtSch_DenMulVld_Blk2_Rt = Input(Bool())
  val FmtSch_DenMulVld_Blk3_Rt = Input(Bool())
  val FmtSch_DenMulVld_Blk4_Rt = Input(Bool())
  val FmtSch_DenMulVld_Blk5_Rt = Input(Bool())
  val FmtSch_DenMulVld_Blk6_Rt = Input(Bool())
  val FmtSch_DenMulVld_Blk7_Rt = Input(Bool())
  val FmtSch_DenSrcSel_Blk0_Rt = Input(Bool())
  val FmtSch_DenSrcSel_Blk1_Rt = Input(Bool())
  val FmtSch_DenSrcSel_Blk2_Rt = Input(Bool())
  val FmtSch_DenSrcSel_Blk3_Rt = Input(Bool())
  val FmtSch_DenSrcSel_Blk4_Rt = Input(Bool())
  val FmtSch_DenSrcSel_Blk5_Rt = Input(Bool())
  val FmtSch_DenSrcSel_Blk6_Rt = Input(Bool())
  val FmtSch_DenSrcSel_Blk7_Rt = Input(Bool())
  val FmtSch_DenormValid_Blk0_Rt = Input(Bool())
  val FmtSch_DenormValid_Blk1_Rt = Input(Bool())
  val FmtSch_DenormValid_Blk2_Rt = Input(Bool())
  val FmtSch_DenormValid_Blk3_Rt = Input(Bool())
  val FmtSch_DenormValid_Blk4_Rt = Input(Bool())
  val FmtSch_DenormValid_Blk5_Rt = Input(Bool())
  val FmtSch_DenormValid_Blk6_Rt = Input(Bool())
  val FmtSch_DenormValid_Blk7_Rt = Input(Bool())
  val FmtSch_DualDispatch_Blk0_Rt = Input(Bool())
  val FmtSch_DualDispatch_Blk1_Rt = Input(Bool())
  val FmtSch_DualDispatch_Blk2_Rt = Input(Bool())
  val FmtSch_DualDispatch_Blk3_Rt = Input(Bool())
  val FmtSch_DualDispatch_Blk4_Rt = Input(Bool())
  val FmtSch_DualDispatch_Blk5_Rt = Input(Bool())
  val FmtSch_DualDispatch_Blk6_Rt = Input(Bool())
  val FmtSch_DualDispatch_Blk7_Rt = Input(Bool())
  val FmtSch_FpTrap_Blk0_Rt = Input(Bool())
  val FmtSch_FpTrap_Blk1_Rt = Input(Bool())
  val FmtSch_FpTrap_Blk2_Rt = Input(Bool())
  val FmtSch_FpTrap_Blk3_Rt = Input(Bool())
  val FmtSch_FpTrap_Blk4_Rt = Input(Bool())
  val FmtSch_FpTrap_Blk5_Rt = Input(Bool())
  val FmtSch_FpTrap_Blk6_Rt = Input(Bool())
  val FmtSch_FpTrap_Blk7_Rt = Input(Bool())
  val FmtSch_FpsrWriteValid_Blk0_Rt = Input(Bool())
  val FmtSch_FpsrWriteValid_Blk1_Rt = Input(Bool())
  val FmtSch_FpsrWriteValid_Blk2_Rt = Input(Bool())
  val FmtSch_FpsrWriteValid_Blk3_Rt = Input(Bool())
  val FmtSch_FpsrWriteValid_Blk4_Rt = Input(Bool())
  val FmtSch_FpsrWriteValid_Blk5_Rt = Input(Bool())
  val FmtSch_FpsrWriteValid_Blk6_Rt = Input(Bool())
  val FmtSch_FpsrWriteValid_Blk7_Rt = Input(Bool())
  val FmtSch_GFRUpdateInfoBlk0_Rt = Input(UInt(6.W))
  val FmtSch_GFRUpdateInfoBlk1_Rt = Input(UInt(6.W))
  val FmtSch_GFRUpdateInfoBlk2_Rt = Input(UInt(6.W))
  val FmtSch_GFRUpdateInfoBlk3_Rt = Input(UInt(6.W))
  val FmtSch_GFRUpdateInfoBlk4_Rt = Input(UInt(6.W))
  val FmtSch_GFRUpdateInfoBlk5_Rt = Input(UInt(6.W))
  val FmtSch_GFRUpdateInfoBlk6_Rt = Input(UInt(6.W))
  val FmtSch_GFRUpdateInfoBlk7_Rt = Input(UInt(6.W))
  val FmtSch_GFRVectorBlk0_Rt = Input(UInt(6.W))
  val FmtSch_GFRVectorBlk1_Rt = Input(UInt(6.W))
  val FmtSch_GFRVectorBlk2_Rt = Input(UInt(6.W))
  val FmtSch_GFRVectorBlk3_Rt = Input(UInt(6.W))
  val FmtSch_GFRVectorBlk4_Rt = Input(UInt(6.W))
  val FmtSch_GFRVectorBlk5_Rt = Input(UInt(6.W))
  val FmtSch_GFRVectorBlk6_Rt = Input(UInt(6.W))
  val FmtSch_GFRVectorBlk7_Rt = Input(UInt(6.W))
  val FmtSch_HeaderDest_Blk0_Rt = Input(UInt(28.W))
  val FmtSch_HeaderDest_Blk1_Rt = Input(UInt(28.W))
  val FmtSch_HeaderDest_Blk2_Rt = Input(UInt(28.W))
  val FmtSch_HeaderDest_Blk3_Rt = Input(UInt(28.W))
  val FmtSch_HeaderDest_Blk4_Rt = Input(UInt(28.W))
  val FmtSch_HeaderDest_Blk5_Rt = Input(UInt(28.W))
  val FmtSch_HeaderDest_Blk6_Rt = Input(UInt(28.W))
  val FmtSch_HeaderDest_Blk7_Rt = Input(UInt(28.W))
  val FmtSch_HeaderSrcDbl_Blk0_Rt = Input(UInt(6.W))
  val FmtSch_HeaderSrcDbl_Blk1_Rt = Input(UInt(6.W))
  val FmtSch_HeaderSrcDbl_Blk2_Rt = Input(UInt(6.W))
  val FmtSch_HeaderSrcDbl_Blk3_Rt = Input(UInt(6.W))
  val FmtSch_HeaderSrcDbl_Blk4_Rt = Input(UInt(6.W))
  val FmtSch_HeaderSrcDbl_Blk5_Rt = Input(UInt(6.W))
  val FmtSch_HeaderSrcDbl_Blk6_Rt = Input(UInt(6.W))
  val FmtSch_HeaderSrcDbl_Blk7_Rt = Input(UInt(6.W))
  val FmtSch_HeaderSrc_Blk0_Rt = Input(UInt(42.W))
  val FmtSch_HeaderSrc_Blk1_Rt = Input(UInt(42.W))
  val FmtSch_HeaderSrc_Blk2_Rt = Input(UInt(42.W))
  val FmtSch_HeaderSrc_Blk3_Rt = Input(UInt(42.W))
  val FmtSch_HeaderSrc_Blk4_Rt = Input(UInt(42.W))
  val FmtSch_HeaderSrc_Blk5_Rt = Input(UInt(42.W))
  val FmtSch_HeaderSrc_Blk6_Rt = Input(UInt(42.W))
  val FmtSch_HeaderSrc_Blk7_Rt = Input(UInt(42.W))
  val FmtSch_IbtIndex_Blk0_Rt = Input(UInt(6.W))
  val FmtSch_IbtIndex_Blk1_Rt = Input(UInt(6.W))
  val FmtSch_IbtIndex_Blk2_Rt = Input(UInt(6.W))
  val FmtSch_IbtIndex_Blk3_Rt = Input(UInt(6.W))
  val FmtSch_IbtIndex_Blk4_Rt = Input(UInt(6.W))
  val FmtSch_IbtIndex_Blk5_Rt = Input(UInt(6.W))
  val FmtSch_IbtIndex_Blk6_Rt = Input(UInt(6.W))
  val FmtSch_IbtIndex_Blk7_Rt = Input(UInt(6.W))
  val FmtSch_ImpliedGfrRead_Blk0_Rt = Input(Bool())
  val FmtSch_ImpliedGfrRead_Blk1_Rt = Input(Bool())
  val FmtSch_ImpliedGfrRead_Blk2_Rt = Input(Bool())
  val FmtSch_ImpliedGfrRead_Blk3_Rt = Input(Bool())
  val FmtSch_ImpliedGfrRead_Blk4_Rt = Input(Bool())
  val FmtSch_ImpliedGfrRead_Blk5_Rt = Input(Bool())
  val FmtSch_ImpliedGfrRead_Blk6_Rt = Input(Bool())
  val FmtSch_ImpliedGfrRead_Blk7_Rt = Input(Bool())
  val FmtSch_ImpliedSrc_Blk0_Rt = Input(UInt(3.W))
  val FmtSch_ImpliedSrc_Blk1_Rt = Input(UInt(3.W))
  val FmtSch_ImpliedSrc_Blk2_Rt = Input(UInt(3.W))
  val FmtSch_ImpliedSrc_Blk3_Rt = Input(UInt(3.W))
  val FmtSch_ImpliedSrc_Blk4_Rt = Input(UInt(3.W))
  val FmtSch_ImpliedSrc_Blk5_Rt = Input(UInt(3.W))
  val FmtSch_ImpliedSrc_Blk6_Rt = Input(UInt(3.W))
  val FmtSch_ImpliedSrc_Blk7_Rt = Input(UInt(3.W))
  val FmtSch_IndirectTargetValid_Blk0_Rt = Input(Bool())
  val FmtSch_IndirectTargetValid_Blk1_Rt = Input(Bool())
  val FmtSch_IndirectTargetValid_Blk2_Rt = Input(Bool())
  val FmtSch_IndirectTargetValid_Blk3_Rt = Input(Bool())
  val FmtSch_IndirectTargetValid_Blk4_Rt = Input(Bool())
  val FmtSch_IndirectTargetValid_Blk5_Rt = Input(Bool())
  val FmtSch_IndirectTargetValid_Blk6_Rt = Input(Bool())
  val FmtSch_IndirectTargetValid_Blk7_Rt = Input(Bool())
  val FmtSch_InstructionValid_Blk0_Rt = Input(UInt(2.W))
  val FmtSch_InstructionValid_Blk1_Rt = Input(UInt(2.W))
  val FmtSch_InstructionValid_Blk2_Rt = Input(UInt(2.W))
  val FmtSch_InstructionValid_Blk3_Rt = Input(UInt(2.W))
  val FmtSch_InstructionValid_Blk4_Rt = Input(UInt(2.W))
  val FmtSch_InstructionValid_Blk5_Rt = Input(UInt(2.W))
  val FmtSch_InstructionValid_Blk6_Rt = Input(UInt(2.W))
  val FmtSch_InstructionValid_Blk7_Rt = Input(UInt(2.W))
  val FmtSch_JV0_Rt = Input(Bool())
  val FmtSch_JV1_Rt = Input(Bool())
  val FmtSch_JV2_Rt = Input(Bool())
  val FmtSch_JV3_Rt = Input(Bool())
  val FmtSch_JV4_Rt = Input(Bool())
  val FmtSch_JV5_Rt = Input(Bool())
  val FmtSch_JV6_Rt = Input(Bool())
  val FmtSch_JV7_Rt = Input(Bool())
  val FmtSch_LSAPLookupHit_Rt = Input(UInt(8.W))
  val FmtSch_LaCnt_Blk0_Rt = Input(UInt(2.W))
  val FmtSch_LaCnt_Blk1_Rt = Input(UInt(2.W))
  val FmtSch_LaCnt_Blk2_Rt = Input(UInt(2.W))
  val FmtSch_LaCnt_Blk3_Rt = Input(UInt(2.W))
  val FmtSch_LaCnt_Blk4_Rt = Input(UInt(2.W))
  val FmtSch_LaCnt_Blk5_Rt = Input(UInt(2.W))
  val FmtSch_LaCnt_Blk6_Rt = Input(UInt(2.W))
  val FmtSch_LaCnt_Blk7_Rt = Input(UInt(2.W))
  val FmtSch_LdIsInSlot1_Blk0_Rt = Input(Bool())
  val FmtSch_LdIsInSlot1_Blk1_Rt = Input(Bool())
  val FmtSch_LdIsInSlot1_Blk2_Rt = Input(Bool())
  val FmtSch_LdIsInSlot1_Blk3_Rt = Input(Bool())
  val FmtSch_LdIsInSlot1_Blk4_Rt = Input(Bool())
  val FmtSch_LdIsInSlot1_Blk5_Rt = Input(Bool())
  val FmtSch_LdIsInSlot1_Blk6_Rt = Input(Bool())
  val FmtSch_LdIsInSlot1_Blk7_Rt = Input(Bool())
  val FmtSch_LookupStoreDelta0_Rt = Input(UInt(6.W))
  val FmtSch_LookupStoreDelta1_Rt = Input(UInt(6.W))
  val FmtSch_LookupStoreDelta2_Rt = Input(UInt(6.W))
  val FmtSch_LookupStoreDelta3_Rt = Input(UInt(6.W))
  val FmtSch_LookupStoreDelta4_Rt = Input(UInt(6.W))
  val FmtSch_LookupStoreDelta5_Rt = Input(UInt(6.W))
  val FmtSch_LookupStoreDelta6_Rt = Input(UInt(6.W))
  val FmtSch_LookupStoreDelta7_Rt = Input(UInt(6.W))
  val FmtSch_MLD_Blk0_Rt = Input(UInt(2.W))
  val FmtSch_MLD_Blk1_Rt = Input(UInt(2.W))
  val FmtSch_MLD_Blk2_Rt = Input(UInt(2.W))
  val FmtSch_MLD_Blk3_Rt = Input(UInt(2.W))
  val FmtSch_MLD_Blk4_Rt = Input(UInt(2.W))
  val FmtSch_MLD_Blk5_Rt = Input(UInt(2.W))
  val FmtSch_MLD_Blk6_Rt = Input(UInt(2.W))
  val FmtSch_MLD_Blk7_Rt = Input(UInt(2.W))
  val FmtSch_MSV_Blk0_Rt = Input(UInt(2.W))
  val FmtSch_MSV_Blk1_Rt = Input(UInt(2.W))
  val FmtSch_MSV_Blk2_Rt = Input(UInt(2.W))
  val FmtSch_MSV_Blk3_Rt = Input(UInt(2.W))
  val FmtSch_MSV_Blk4_Rt = Input(UInt(2.W))
  val FmtSch_MSV_Blk5_Rt = Input(UInt(2.W))
  val FmtSch_MSV_Blk6_Rt = Input(UInt(2.W))
  val FmtSch_MSV_Blk7_Rt = Input(UInt(2.W))
  val FmtSch_NewSmm_Blk0_Rt = Input(Bool())
  val FmtSch_NewSmm_Blk1_Rt = Input(Bool())
  val FmtSch_NewSmm_Blk2_Rt = Input(Bool())
  val FmtSch_NewSmm_Blk3_Rt = Input(Bool())
  val FmtSch_NewSmm_Blk4_Rt = Input(Bool())
  val FmtSch_NewSmm_Blk5_Rt = Input(Bool())
  val FmtSch_NewSmm_Blk6_Rt = Input(Bool())
  val FmtSch_NewSmm_Blk7_Rt = Input(Bool())
  val FmtSch_NewSrm_Blk0_Rt = Input(Bool())
  val FmtSch_NewSrm_Blk1_Rt = Input(Bool())
  val FmtSch_NewSrm_Blk2_Rt = Input(Bool())
  val FmtSch_NewSrm_Blk3_Rt = Input(Bool())
  val FmtSch_NewSrm_Blk4_Rt = Input(Bool())
  val FmtSch_NewSrm_Blk5_Rt = Input(Bool())
  val FmtSch_NewSrm_Blk6_Rt = Input(Bool())
  val FmtSch_NewSrm_Blk7_Rt = Input(Bool())
  val FmtSch_NotEXOnly0_Rt = Input(Bool())
  val FmtSch_NotEXOnly1_Rt = Input(Bool())
  val FmtSch_NotEXOnly2_Rt = Input(Bool())
  val FmtSch_NotEXOnly3_Rt = Input(Bool())
  val FmtSch_NotEXOnly4_Rt = Input(Bool())
  val FmtSch_NotEXOnly5_Rt = Input(Bool())
  val FmtSch_NotEXOnly6_Rt = Input(Bool())
  val FmtSch_NotEXOnly7_Rt = Input(Bool())
  val FmtSch_PageCrossingStoreHit_Rt = Input(UInt(8.W))
  val FmtSch_PrefixSuffixCombinationIsUIBlk0_Rt = Input(UInt(2.W))
  val FmtSch_PrefixSuffixCombinationIsUIBlk1_Rt = Input(UInt(2.W))
  val FmtSch_PrefixSuffixCombinationIsUIBlk2_Rt = Input(UInt(2.W))
  val FmtSch_PrefixSuffixCombinationIsUIBlk3_Rt = Input(UInt(2.W))
  val FmtSch_PrefixSuffixCombinationIsUIBlk4_Rt = Input(UInt(2.W))
  val FmtSch_PrefixSuffixCombinationIsUIBlk5_Rt = Input(UInt(2.W))
  val FmtSch_PrefixSuffixCombinationIsUIBlk6_Rt = Input(UInt(2.W))
  val FmtSch_PrefixSuffixCombinationIsUIBlk7_Rt = Input(UInt(2.W))
  val FmtSch_PrefixValid_Blk0_Rt = Input(UInt(2.W))
  val FmtSch_PrefixValid_Blk1_Rt = Input(UInt(2.W))
  val FmtSch_PrefixValid_Blk2_Rt = Input(UInt(2.W))
  val FmtSch_PrefixValid_Blk3_Rt = Input(UInt(2.W))
  val FmtSch_PrefixValid_Blk4_Rt = Input(UInt(2.W))
  val FmtSch_PrefixValid_Blk5_Rt = Input(UInt(2.W))
  val FmtSch_PrefixValid_Blk6_Rt = Input(UInt(2.W))
  val FmtSch_PrefixValid_Blk7_Rt = Input(UInt(2.W))
  val FmtSch_ReadsNit_Blk0_Rt = Input(Bool())
  val FmtSch_ReadsNit_Blk1_Rt = Input(Bool())
  val FmtSch_ReadsNit_Blk2_Rt = Input(Bool())
  val FmtSch_ReadsNit_Blk3_Rt = Input(Bool())
  val FmtSch_ReadsNit_Blk4_Rt = Input(Bool())
  val FmtSch_ReadsNit_Blk5_Rt = Input(Bool())
  val FmtSch_ReadsNit_Blk6_Rt = Input(Bool())
  val FmtSch_ReadsNit_Blk7_Rt = Input(Bool())
  val FmtSch_ReadsSrtIndex_Blk0_Rt = Input(Bool())
  val FmtSch_ReadsSrtIndex_Blk1_Rt = Input(Bool())
  val FmtSch_ReadsSrtIndex_Blk2_Rt = Input(Bool())
  val FmtSch_ReadsSrtIndex_Blk3_Rt = Input(Bool())
  val FmtSch_ReadsSrtIndex_Blk4_Rt = Input(Bool())
  val FmtSch_ReadsSrtIndex_Blk5_Rt = Input(Bool())
  val FmtSch_ReadsSrtIndex_Blk6_Rt = Input(Bool())
  val FmtSch_ReadsSrtIndex_Blk7_Rt = Input(Bool())
  val FmtSch_RgipUpdate_Blk0_Rt = Input(Bool())
  val FmtSch_RgipUpdate_Blk1_Rt = Input(Bool())
  val FmtSch_RgipUpdate_Blk2_Rt = Input(Bool())
  val FmtSch_RgipUpdate_Blk3_Rt = Input(Bool())
  val FmtSch_RgipUpdate_Blk4_Rt = Input(Bool())
  val FmtSch_RgipUpdate_Blk5_Rt = Input(Bool())
  val FmtSch_RgipUpdate_Blk6_Rt = Input(Bool())
  val FmtSch_RgipUpdate_Blk7_Rt = Input(Bool())
  val FmtSch_SaCnt_Blk0_Rt = Input(UInt(2.W))
  val FmtSch_SaCnt_Blk1_Rt = Input(UInt(2.W))
  val FmtSch_SaCnt_Blk2_Rt = Input(UInt(2.W))
  val FmtSch_SaCnt_Blk3_Rt = Input(UInt(2.W))
  val FmtSch_SaCnt_Blk4_Rt = Input(UInt(2.W))
  val FmtSch_SaCnt_Blk5_Rt = Input(UInt(2.W))
  val FmtSch_SaCnt_Blk6_Rt = Input(UInt(2.W))
  val FmtSch_SaCnt_Blk7_Rt = Input(UInt(2.W))
  val FmtSch_SdSaCntBlk0_Rt = Input(UInt(12.W))
  val FmtSch_SdSaCntBlk1_Rt = Input(UInt(12.W))
  val FmtSch_SdSaCntBlk2_Rt = Input(UInt(12.W))
  val FmtSch_SdSaCntBlk3_Rt = Input(UInt(12.W))
  val FmtSch_SdSaCntBlk4_Rt = Input(UInt(12.W))
  val FmtSch_SdSaCntBlk5_Rt = Input(UInt(12.W))
  val FmtSch_SdSaCntBlk6_Rt = Input(UInt(12.W))
  val FmtSch_SdSaCntBlk7_Rt = Input(UInt(12.W))
  val FmtSch_SdSaCntValidBlk0_Rt = Input(UInt(2.W))
  val FmtSch_SdSaCntValidBlk1_Rt = Input(UInt(2.W))
  val FmtSch_SdSaCntValidBlk2_Rt = Input(UInt(2.W))
  val FmtSch_SdSaCntValidBlk3_Rt = Input(UInt(2.W))
  val FmtSch_SdSaCntValidBlk4_Rt = Input(UInt(2.W))
  val FmtSch_SdSaCntValidBlk5_Rt = Input(UInt(2.W))
  val FmtSch_SdSaCntValidBlk6_Rt = Input(UInt(2.W))
  val FmtSch_SdSaCntValidBlk7_Rt = Input(UInt(2.W))
  val FmtSch_Serialize_Blk0_Rt = Input(UInt(5.W))
  val FmtSch_Serialize_Blk1_Rt = Input(UInt(5.W))
  val FmtSch_Serialize_Blk2_Rt = Input(UInt(5.W))
  val FmtSch_Serialize_Blk3_Rt = Input(UInt(5.W))
  val FmtSch_Serialize_Blk4_Rt = Input(UInt(5.W))
  val FmtSch_Serialize_Blk5_Rt = Input(UInt(5.W))
  val FmtSch_Serialize_Blk6_Rt = Input(UInt(5.W))
  val FmtSch_Serialize_Blk7_Rt = Input(UInt(5.W))
  val FmtSch_SimdDtTypeQualifier_Blk0_Rt = Input(UInt(2.W))
  val FmtSch_SimdDtTypeQualifier_Blk1_Rt = Input(UInt(2.W))
  val FmtSch_SimdDtTypeQualifier_Blk2_Rt = Input(UInt(2.W))
  val FmtSch_SimdDtTypeQualifier_Blk3_Rt = Input(UInt(2.W))
  val FmtSch_SimdDtTypeQualifier_Blk4_Rt = Input(UInt(2.W))
  val FmtSch_SimdDtTypeQualifier_Blk5_Rt = Input(UInt(2.W))
  val FmtSch_SimdDtTypeQualifier_Blk6_Rt = Input(UInt(2.W))
  val FmtSch_SimdDtTypeQualifier_Blk7_Rt = Input(UInt(2.W))
  val FmtSch_SimdSrcTypeQualifier_Blk0_Rt = Input(UInt(2.W))
  val FmtSch_SimdSrcTypeQualifier_Blk1_Rt = Input(UInt(2.W))
  val FmtSch_SimdSrcTypeQualifier_Blk2_Rt = Input(UInt(2.W))
  val FmtSch_SimdSrcTypeQualifier_Blk3_Rt = Input(UInt(2.W))
  val FmtSch_SimdSrcTypeQualifier_Blk4_Rt = Input(UInt(2.W))
  val FmtSch_SimdSrcTypeQualifier_Blk5_Rt = Input(UInt(2.W))
  val FmtSch_SimdSrcTypeQualifier_Blk6_Rt = Input(UInt(2.W))
  val FmtSch_SimdSrcTypeQualifier_Blk7_Rt = Input(UInt(2.W))
  val FmtSch_SimdSrcType_Blk0_Rt = Input(UInt(12.W))
  val FmtSch_SimdSrcType_Blk1_Rt = Input(UInt(12.W))
  val FmtSch_SimdSrcType_Blk2_Rt = Input(UInt(12.W))
  val FmtSch_SimdSrcType_Blk3_Rt = Input(UInt(12.W))
  val FmtSch_SimdSrcType_Blk4_Rt = Input(UInt(12.W))
  val FmtSch_SimdSrcType_Blk5_Rt = Input(UInt(12.W))
  val FmtSch_SimdSrcType_Blk6_Rt = Input(UInt(12.W))
  val FmtSch_SimdSrcType_Blk7_Rt = Input(UInt(12.W))
  val FmtSch_Smm_Blk0_Rt = Input(Bool())
  val FmtSch_Smm_Blk1_Rt = Input(Bool())
  val FmtSch_Smm_Blk2_Rt = Input(Bool())
  val FmtSch_Smm_Blk3_Rt = Input(Bool())
  val FmtSch_Smm_Blk4_Rt = Input(Bool())
  val FmtSch_Smm_Blk5_Rt = Input(Bool())
  val FmtSch_Smm_Blk6_Rt = Input(Bool())
  val FmtSch_Smm_Blk7_Rt = Input(Bool())
  val FmtSch_Srm_Blk0_Rt = Input(Bool())
  val FmtSch_Srm_Blk1_Rt = Input(Bool())
  val FmtSch_Srm_Blk2_Rt = Input(Bool())
  val FmtSch_Srm_Blk3_Rt = Input(Bool())
  val FmtSch_Srm_Blk4_Rt = Input(Bool())
  val FmtSch_Srm_Blk5_Rt = Input(Bool())
  val FmtSch_Srm_Blk6_Rt = Input(Bool())
  val FmtSch_Srm_Blk7_Rt = Input(Bool())
  val FmtSch_Tid_B2 = Input(Bool())
  val FmtSch_TwoCycleBlock_Blk0_Rt = Input(Bool())
  val FmtSch_TwoCycleBlock_Blk1_Rt = Input(Bool())
  val FmtSch_TwoCycleBlock_Blk2_Rt = Input(Bool())
  val FmtSch_TwoCycleBlock_Blk3_Rt = Input(Bool())
  val FmtSch_TwoCycleBlock_Blk4_Rt = Input(Bool())
  val FmtSch_TwoCycleBlock_Blk5_Rt = Input(Bool())
  val FmtSch_TwoCycleBlock_Blk6_Rt = Input(Bool())
  val FmtSch_TwoCycleBlock_Blk7_Rt = Input(Bool())
  val FmtSch_TwoPortBlock_Blk0_Rt = Input(Bool())
  val FmtSch_TwoPortBlock_Blk1_Rt = Input(Bool())
  val FmtSch_TwoPortBlock_Blk2_Rt = Input(Bool())
  val FmtSch_TwoPortBlock_Blk3_Rt = Input(Bool())
  val FmtSch_TwoPortBlock_Blk4_Rt = Input(Bool())
  val FmtSch_TwoPortBlock_Blk5_Rt = Input(Bool())
  val FmtSch_TwoPortBlock_Blk6_Rt = Input(Bool())
  val FmtSch_TwoPortBlock_Blk7_Rt = Input(Bool())
  val FmtSch_ZEU64_Blk0_Rt = Input(UInt(2.W))
  val FmtSch_ZEU64_Blk1_Rt = Input(UInt(2.W))
  val FmtSch_ZEU64_Blk2_Rt = Input(UInt(2.W))
  val FmtSch_ZEU64_Blk3_Rt = Input(UInt(2.W))
  val FmtSch_ZEU64_Blk4_Rt = Input(UInt(2.W))
  val FmtSch_ZEU64_Blk5_Rt = Input(UInt(2.W))
  val FmtSch_ZEU64_Blk6_Rt = Input(UInt(2.W))
  val FmtSch_ZEU64_Blk7_Rt = Input(UInt(2.W))
  val IfuExc_PredictedTargetOrSRGIP0_Eb = Input(UInt(49.W))
  val IfuExc_PredictedTargetOrSRGIP1_Eb = Input(UInt(49.W))
  val IfuExc_PredictedTargetOrSRGIP2_Eb = Input(UInt(49.W))
  val IfuExc_PredictedTargetOrSRGIP3_Eb = Input(UInt(49.W))
  val IfuSch_ImcNipfPcT0 = Input(UInt(30.W))
  val IfuSch_ImcNipfPcT1 = Input(UInt(30.W))
  val IfuSch_ImcValidT0 = Input(Bool())
  val IfuSch_ImcValidT1 = Input(Bool())
  val IfuSch_NipfValidT0 = Input(Bool())
  val IfuSch_NipfValidT1 = Input(Bool())
  val IfuSch_PendingClbInsT0 = Input(Bool())
  val IfuSch_PendingClbInsT1 = Input(Bool())
  val IfuSch_UnresolvedGBrnExceptionT0 = Input(Bool())
  val IfuSch_UnresolvedGBrnExceptionT1 = Input(Bool())
  val IfuSch_UnresolvedGBrnExceptionTypeT0 = Input(UInt(2.W))
  val IfuSch_UnresolvedGBrnExceptionTypeT1 = Input(UInt(2.W))
  val IfuSch_UnresolvedGBrnInstrTypeT0 = Input(UInt(2.W))
  val IfuSch_UnresolvedGBrnInstrTypeT1 = Input(UInt(2.W))
  val IfuSch_UnresolvedGBrnValidT0 = Input(Bool())
  val IfuSch_UnresolvedGBrnValidT1 = Input(Bool())
  val L2Sch_AmcXcpnReqT0 = Input(Bool())
  val L2Sch_AmcXcpnReqT1 = Input(Bool())
  val LsqExc_LdData0_Eb = Input(UInt(64.W))
  val LsqExc_LdData1_Eb = Input(UInt(64.W))
  val LsqExc_LdData2_Eb = Input(UInt(64.W))
  val LsqExc_LdData3_Eb = Input(UInt(64.W))
  val LsqExc_LdPredCancel0_Eb = Input(Bool())
  val LsqExc_LdPredCancel1_Eb = Input(Bool())
  val LsqExc_LdPredCancel2_Eb = Input(Bool())
  val LsqExc_LdPredCancel3_Eb = Input(Bool())
  val LsqRf_CommitStallT0 = Input(Bool())
  val LsqRf_CommitStallT1 = Input(Bool())
  val LsqRf_PartialCmtBlockNumT0_feedthru0 = Input(UInt(8.W))
  val LsqRf_PartialCmtBlockNumT1_feedthru0 = Input(UInt(8.W))
  val LsqRf_PartialCmtBlockVldT0_feedthru0 = Input(Bool())
  val LsqRf_PartialCmtBlockVldT1_feedthru0 = Input(Bool())
  val LsqSch_AspecXcpT0 = Input(Bool())
  val LsqSch_AspecXcpT1 = Input(Bool())
  val LsqSch_CommitStallT0 = Input(Bool())
  val LsqSch_CommitStallT1 = Input(Bool())
  val LsqSch_DataReadyQid0 = Input(UInt(7.W))
  val LsqSch_DataReadyQid1 = Input(UInt(7.W))
  val LsqSch_DataReadyQid2 = Input(UInt(7.W))
  val LsqSch_DataReadyTid0 = Input(Bool())
  val LsqSch_DataReadyTid1 = Input(Bool())
  val LsqSch_DataReadyTid2 = Input(Bool())
  val LsqSch_DataReadyVld0 = Input(Bool())
  val LsqSch_DataReadyVld1 = Input(Bool())
  val LsqSch_DataReadyVld2 = Input(Bool())
  val LsqSch_DfsdRetQid0T0 = Input(UInt(7.W))
  val LsqSch_DfsdRetQid0T1 = Input(UInt(7.W))
  val LsqSch_DfsdRetQid1T0 = Input(UInt(7.W))
  val LsqSch_DfsdRetQid1T1 = Input(UInt(7.W))
  val LsqSch_DfsdRetQid2T0 = Input(UInt(7.W))
  val LsqSch_DfsdRetQid2T1 = Input(UInt(7.W))
  val LsqSch_DfsdRetQid3T0 = Input(UInt(7.W))
  val LsqSch_DfsdRetQid3T1 = Input(UInt(7.W))
  val LsqSch_DfsdRetVal0T0 = Input(Bool())
  val LsqSch_DfsdRetVal0T1 = Input(Bool())
  val LsqSch_DfsdRetVal1T0 = Input(Bool())
  val LsqSch_DfsdRetVal1T1 = Input(Bool())
  val LsqSch_DfsdRetVal2T0 = Input(Bool())
  val LsqSch_DfsdRetVal2T1 = Input(Bool())
  val LsqSch_DfsdRetVal3T0 = Input(Bool())
  val LsqSch_DfsdRetVal3T1 = Input(Bool())
  val LsqSch_L1MissExcPortHi_Dd = Input(UInt(8.W))
  val LsqSch_L1MissExcPortLo_Dd = Input(UInt(8.W))
  val LsqSch_L1TpMissExcPortHi_Dd = Input(UInt(8.W))
  val LsqSch_L1TpMissExcPortLo_Dd = Input(UInt(8.W))
  val LsqSch_L2TpMissExcPortHi_Ud = Input(UInt(8.W))
  val LsqSch_L2TpMissExcPortLo_Ud = Input(UInt(8.W))
  val LsqSch_LoadCreditCntT0 = Input(UInt(4.W))
  val LsqSch_LoadCreditCntT1 = Input(UInt(4.W))
  val LsqSch_MemMispredictSchQIdxT0 = Input(UInt(8.W))
  val LsqSch_MemMispredictSchQIdxT1 = Input(UInt(8.W))
  val LsqSch_MemMispredictT0Vld = Input(Bool())
  val LsqSch_MemMispredictT1Vld = Input(Bool())
  val LsqSch_OldestBlockStatusT0 = Input(UInt(18.W))
  val LsqSch_OldestBlockStatusT1 = Input(UInt(18.W))
  val LsqSch_PartialCmtBlockNumT0 = Input(UInt(8.W))
  val LsqSch_PartialCmtBlockNumT1 = Input(UInt(8.W))
  val LsqSch_PartialCmtBlockVldT0 = Input(Bool())
  val LsqSch_PartialCmtBlockVldT1 = Input(Bool())
  val LsqSch_SRBDone = Input(UInt(2.W))
  val LsqSch_SrbFullForException = Input(UInt(2.W))
  val LsqSch_StatusBlockIdT0_Cm = Input(Bool())
  val LsqSch_StatusBlockIdT1_Cm = Input(Bool())
  val LsqSch_StatusBlockNumT0_Cm = Input(UInt(8.W))
  val LsqSch_StatusBlockNumT1_Cm = Input(UInt(8.W))
  val LsqSch_StatusProblemVldT0_Cm = Input(Bool())
  val LsqSch_StatusProblemVldT1_Cm = Input(Bool())
  val LsqSch_StatusXcpNumT0_Cm = Input(UInt(6.W))
  val LsqSch_StatusXcpNumT1_Cm = Input(UInt(6.W))
  val LsqSch_StoreCreditCntT0 = Input(UInt(3.W))
  val LsqSch_StoreCreditCntT1 = Input(UInt(3.W))
  val LsqSch_XcpCauseT0 = Input(UInt(3.W))
  val LsqSch_XcpCauseT1 = Input(UInt(3.W))
  val MmuDbg_CIDR0 = Input(UInt(32.W))
  val MmuDbg_CIDR1 = Input(UInt(32.W))
  val MmuExc_DR0_CMXE_T0 = Input(Bool())
  val MmuExc_DR0_CMXE_T1 = Input(Bool())
  val MmuExc_DR0_PPALLE_T0 = Input(Bool())
  val MmuExc_DR0_PPALLE_T1 = Input(Bool())
  val MmuExc_DR0_RBXE_T0 = Input(Bool())
  val MmuExc_DR0_RBXE_T1 = Input(Bool())
  val MmuExc_GSCTLR_ELES_T0 = Input(UInt(4.W))
  val MmuExc_GSCTLR_ELES_T1 = Input(UInt(4.W))
  val MmuExc_NSCTLR_AC_T0 = Input(Bool())
  val MmuExc_NSCTLR_AC_T1 = Input(Bool())
  val MmuExc_NSCTLR_NEES_T0 = Input(Bool())
  val MmuExc_NSCTLR_NEES_T1 = Input(Bool())
  val MmuExc_SCTLR_A_T0 = Input(Bool())
  val MmuExc_SCTLR_A_T1 = Input(Bool())
  val MmuExc_SCTLR_SA_T0 = Input(Bool())
  val MmuExc_SCTLR_SA_T1 = Input(Bool())
  val MmuSch_DR0_DisDenorm_T0 = Input(Bool())
  val MmuSch_DR0_DisDenorm_T1 = Input(Bool())
  val MmuSch_DR0_T0_SIDE = Input(Bool())
  val MmuSch_DR0_T1_SIDE = Input(Bool())
  val MmuSch_DR1_EAE = Input(Bool())
  val MmuSch_DR1_ECE = Input(Bool())
  val MmuSch_DR1_EPE = Input(Bool())
  val MmuSch_DR1_STOP0 = Input(Bool())
  val MmuSch_DR1_STOP1 = Input(Bool())
  val MmuSch_HCR_EL2_T0_AMO = Input(Bool())
  val MmuSch_HCR_EL2_T0_FMO = Input(Bool())
  val MmuSch_HCR_EL2_T0_IMO = Input(Bool())
  val MmuSch_HCR_EL2_T0_TGE = Input(Bool())
  val MmuSch_HCR_EL2_T1_AMO = Input(Bool())
  val MmuSch_HCR_EL2_T1_FMO = Input(Bool())
  val MmuSch_HCR_EL2_T1_IMO = Input(Bool())
  val MmuSch_HCR_EL2_T1_TGE = Input(Bool())
  val MmuSch_SR_GSCTLR_WFEAT0 = Input(UInt(2.W))
  val MmuSch_SR_GSCTLR_WFEAT1 = Input(UInt(2.W))
  val MmuSch_SR_GSCTLR_WFIAT0 = Input(UInt(2.W))
  val MmuSch_SR_GSCTLR_WFIAT1 = Input(UInt(2.W))
  val MmuSch_SR_NSCTLR_SCMT0 = Input(Bool())
  val MmuSch_SR_NSCTLR_SCMT1 = Input(Bool())
  val MmuSch_SR_NSCTLR_WFIGWET0 = Input(Bool())
  val MmuSch_SR_NSCTLR_WFIGWET1 = Input(Bool())
  val MmuSch_SrReqAddr = Input(UInt(14.W))
  val MmuSch_SrReqCmd = Input(UInt(2.W))
  val MmuSch_SrReqData = Input(UInt(64.W))
  val MmuSch_SrReqEe = Input(Bool())
  val MmuSch_SrReqException = Input(UInt(3.W))
  val MmuSch_SrReqSrc = Input(Bool())
  val MmuSch_SrReqTid = Input(UInt(2.W))
  val MmuSch_SrReqVa12 = Input(Bool())
  val MmuSch_SrReqVld = Input(Bool())
  val MmuSch_SrReqWr64 = Input(Bool())
  val Mmu_CfdbrSctdT0 = Input(Bool())
  val Mmu_CfdbrSctdT1 = Input(Bool())
  val Mmu_CfdbrSrtdT0 = Input(Bool())
  val Mmu_CfdbrSrtdT1 = Input(Bool())
  val Mmu_GSCTLR_EL10SS_T0 = Input(Bool())
  val Mmu_GSCTLR_EL10SS_T1 = Input(Bool())
  val Mmu_GSCTLR_ELES_T0 = Input(UInt(4.W))
  val Mmu_GSCTLR_ELES_T1 = Input(UInt(4.W))
  val NcuSch_IdleT0 = Input(Bool())
  val NcuSch_IdleT1 = Input(Bool())
  val Pmu_EnableT0 = Input(Bool())
  val Pmu_EnableT1 = Input(Bool())
  val RcExc_ResetT0 = Input(Bool())
  val RcExc_ResetT1 = Input(Bool())
  val RcRf_ResetT0 = Input(Bool())
  val RcRf_ResetT1 = Input(Bool())
  val RcSch_POResetT0 = Input(Bool())
  val RcSch_POResetT1 = Input(Bool())
  val RcSch_PmrAcquireOk = Input(Bool())
  val RcSch_ResetT0 = Input(Bool())
  val RcSch_ResetT1 = Input(Bool())
  val RcSch_ThreadEnableT0 = Input(Bool())
  val RcSch_ThreadEnableT1 = Input(Bool())
  val RcSsv_ResetT0 = Input(Bool())
  val RcSsv_ResetT1 = Input(Bool())
  val RcSsv_ThreadEnableT0 = Input(Bool())
  val RcSsv_ThreadEnableT1 = Input(Bool())
  val ResetBist = Input(Bool())
  val RfClkEn = Input(Bool())
  val SchClkEn = Input(Bool())
  val Sch_PurgeEndBnum = Input(UInt(8.W))
  val Sch_PurgeWrap = Input(Bool())
  val SsvClkEn = Input(Bool())
  val TstBistControllerSel_Rf = Input(UInt(3.W))
  val TstBistModeSel_Rf = Input(UInt(4.W))
  val TstCcScanEnable = Input(Bool())
  val TstCcScanIn = Input(Bool())
  val TstCompBypass = Input(Bool())
  val TstCompClk = Input(Bool())
  val TstCompLpShiftEn = Input(Bool())
  val TstCompSingleBypassChain = Input(Bool())
  val TstCompUpdate = Input(Bool())
  val TstGatedClkEn = Input(Bool())
  val TstGatedClkEnMem = Input(Bool())
  val TstMbistEn = Input(Bool())
  val TstScanEnable = Input(Bool())
  val TstScanInExc = Input(UInt(2.W))
  val TstScanInRf = Input(UInt(2.W))
  val TstScanInSch = Input(UInt(2.W))
  val TstScanInSsv = Input(UInt(2.W))
  val TstScanMode = Input(Bool())
  val TstScanModeMem = Input(Bool())
  val TstSerialIfLoadEn_Rf = Input(Bool())
  val TstSerialIfRegEn_Rf = Input(UInt(5.W))
  val BistBitmapValid_Rf = Output(Bool())
  val BistEnd_Rf_Rf1Exe = Output(Bool())
  val BistEnd_Rf_Rf1Ret = Output(Bool())
  val BistEnd_Rf_Rf2 = Output(Bool())
  val BistResultRf1Exe = Output(Bool())
  val BistResultRf1Ret = Output(Bool())
  val BistResultRf2 = Output(Bool())
  val BistSerialEnPadOut = Output(Bool())
  val BistSerialOutPad_Rf_FeedTh = Output(Bool())
  val EmbLsq_ClrGvaT0_Ex = Output(Bool())
  val EmbLsq_ClrGvaT1_Ex = Output(Bool())
  val EmbLsq_ClrTypeT0_Ex = Output(UInt(2.W))
  val EmbLsq_ClrTypeT1_Ex = Output(UInt(2.W))
  val EmbLsq_ClrVldT0_Ex = Output(Bool())
  val EmbLsq_ClrVldT1_Ex = Output(Bool())
  val EmbLsq_La0_Ex = Output(UInt(49.W))
  val EmbLsq_La1_Ex = Output(UInt(49.W))
  val EmbLsq_La2_Ex = Output(UInt(49.W))
  val EmbLsq_La3_Ex = Output(UInt(49.W))
  val EmbLsq_LaBlockId_Eb = Output(UInt(4.W))
  val EmbLsq_LaBlockNum0_Eb = Output(UInt(8.W))
  val EmbLsq_LaBlockNum1_Eb = Output(UInt(8.W))
  val EmbLsq_LaBlockNum2_Eb = Output(UInt(8.W))
  val EmbLsq_LaBlockNum3_Eb = Output(UInt(8.W))
  val EmbLsq_LaBlockTid_Eb = Output(UInt(4.W))
  val EmbLsq_LaBlockWrap_Eb = Output(UInt(4.W))
  val EmbLsq_LaCancel_Ex = Output(UInt(4.W))
  val EmbLsq_LaCmd0_Eb = Output(UInt(5.W))
  val EmbLsq_LaCmd1_Eb = Output(UInt(5.W))
  val EmbLsq_LaCmd2_Eb = Output(UInt(5.W))
  val EmbLsq_LaCmd3_Eb = Output(UInt(5.W))
  val EmbLsq_LaExcPortId0_Eb = Output(UInt(3.W))
  val EmbLsq_LaExcPortId1_Eb = Output(UInt(3.W))
  val EmbLsq_LaExcPortId2_Eb = Output(UInt(3.W))
  val EmbLsq_LaExcPortId3_Eb = Output(UInt(3.W))
  val EmbLsq_LaGvaVld_Eb = Output(UInt(4.W))
  val EmbLsq_LaHashPc0_Eb = Output(UInt(16.W))
  val EmbLsq_LaHashPc1_Eb = Output(UInt(16.W))
  val EmbLsq_LaHashPc2_Eb = Output(UInt(16.W))
  val EmbLsq_LaHashPc3_Eb = Output(UInt(16.W))
  val EmbLsq_LaHi0_Dt = Output(UInt(15.W))
  val EmbLsq_LaHi1_Dt = Output(UInt(15.W))
  val EmbLsq_LaHi2_Dt = Output(UInt(15.W))
  val EmbLsq_LaHi3_Dt = Output(UInt(15.W))
  val EmbLsq_LaLsapHitVld_Eb = Output(UInt(4.W))
  val EmbLsq_LaMidTag0_Eb = Output(UInt(3.W))
  val EmbLsq_LaMidTag1_Eb = Output(UInt(3.W))
  val EmbLsq_LaMidTag2_Eb = Output(UInt(3.W))
  val EmbLsq_LaMidTag3_Eb = Output(UInt(3.W))
  val EmbLsq_LaOpSize0_Eb = Output(UInt(2.W))
  val EmbLsq_LaOpSize1_Eb = Output(UInt(2.W))
  val EmbLsq_LaOpSize2_Eb = Output(UInt(2.W))
  val EmbLsq_LaOpSize3_Eb = Output(UInt(2.W))
  val EmbLsq_LaQid0_Eb = Output(UInt(7.W))
  val EmbLsq_LaQid1_Eb = Output(UInt(7.W))
  val EmbLsq_LaQid2_Eb = Output(UInt(7.W))
  val EmbLsq_LaQid3_Eb = Output(UInt(7.W))
  val EmbLsq_LaS2Imm0_Ex = Output(UInt(8.W))
  val EmbLsq_LaS2Imm1_Ex = Output(UInt(8.W))
  val EmbLsq_LaS2Imm2_Ex = Output(UInt(8.W))
  val EmbLsq_LaS2Imm3_Ex = Output(UInt(8.W))
  val EmbLsq_LaSimdVld0_Eb = Output(UInt(2.W))
  val EmbLsq_LaSimdVld1_Eb = Output(UInt(2.W))
  val EmbLsq_LaSimdVld2_Eb = Output(UInt(2.W))
  val EmbLsq_LaSimdVld3_Eb = Output(UInt(2.W))
  val EmbLsq_LaSmmVld0_Eb = Output(Bool())
  val EmbLsq_LaSmmVld1_Eb = Output(Bool())
  val EmbLsq_LaSmmVld2_Eb = Output(Bool())
  val EmbLsq_LaSmmVld3_Eb = Output(Bool())
  val EmbLsq_LaSmmVld_Eb = Output(UInt(4.W))
  val EmbLsq_LaValid_Eb = Output(UInt(4.W))
  val EmbLsq_LaXcAl_Ex = Output(UInt(4.W))
  val EmbLsq_LpSaBnum0_Eb = Output(UInt(8.W))
  val EmbLsq_LpSaBnum1_Eb = Output(UInt(8.W))
  val EmbLsq_LpSaBnum2_Eb = Output(UInt(8.W))
  val EmbLsq_LpSaBnum3_Eb = Output(UInt(8.W))
  val EmbLsq_LpSaQid0_Eb = Output(UInt(10.W))
  val EmbLsq_LpSaQid1_Eb = Output(UInt(10.W))
  val EmbLsq_LpSaQid2_Eb = Output(UInt(10.W))
  val EmbLsq_LpSaQid3_Eb = Output(UInt(10.W))
  val EmbLsq_LpSaValid_Eb = Output(UInt(4.W))
  val EmbLsq_LpSaWrap_Eb = Output(UInt(4.W))
  val EmbLsq_Sa0_Ex = Output(UInt(49.W))
  val EmbLsq_Sa1_Ex = Output(UInt(49.W))
  val EmbLsq_Sa2_Ex = Output(UInt(49.W))
  val EmbLsq_Sa3_Ex = Output(UInt(49.W))
  val EmbLsq_SaBlockId_Eb = Output(UInt(4.W))
  val EmbLsq_SaBlockNum0_Eb = Output(UInt(8.W))
  val EmbLsq_SaBlockNum1_Eb = Output(UInt(8.W))
  val EmbLsq_SaBlockNum2_Eb = Output(UInt(8.W))
  val EmbLsq_SaBlockNum3_Eb = Output(UInt(8.W))
  val EmbLsq_SaBlockTid_Eb = Output(UInt(4.W))
  val EmbLsq_SaBlockWrap_Eb = Output(UInt(4.W))
  val EmbLsq_SaCancel_Ex = Output(UInt(4.W))
  val EmbLsq_SaCmd0_Eb = Output(UInt(5.W))
  val EmbLsq_SaCmd1_Eb = Output(UInt(5.W))
  val EmbLsq_SaCmd2_Eb = Output(UInt(5.W))
  val EmbLsq_SaCmd3_Eb = Output(UInt(5.W))
  val EmbLsq_SaForceAc0_Eb = Output(Bool())
  val EmbLsq_SaForceAc1_Eb = Output(Bool())
  val EmbLsq_SaForceAc2_Eb = Output(Bool())
  val EmbLsq_SaForceAc3_Eb = Output(Bool())
  val EmbLsq_SaGvaVld_Eb = Output(UInt(4.W))
  val EmbLsq_SaHashPc0_Eb = Output(UInt(16.W))
  val EmbLsq_SaHashPc1_Eb = Output(UInt(16.W))
  val EmbLsq_SaHashPc2_Eb = Output(UInt(16.W))
  val EmbLsq_SaHashPc3_Eb = Output(UInt(16.W))
  val EmbLsq_SaHi0_Dt = Output(UInt(15.W))
  val EmbLsq_SaHi1_Dt = Output(UInt(15.W))
  val EmbLsq_SaHi2_Dt = Output(UInt(15.W))
  val EmbLsq_SaHi3_Dt = Output(UInt(15.W))
  val EmbLsq_SaMidTag0_Eb = Output(UInt(3.W))
  val EmbLsq_SaMidTag1_Eb = Output(UInt(3.W))
  val EmbLsq_SaMidTag2_Eb = Output(UInt(3.W))
  val EmbLsq_SaMidTag3_Eb = Output(UInt(3.W))
  val EmbLsq_SaOpSize0_Eb = Output(UInt(2.W))
  val EmbLsq_SaOpSize1_Eb = Output(UInt(2.W))
  val EmbLsq_SaOpSize2_Eb = Output(UInt(2.W))
  val EmbLsq_SaOpSize3_Eb = Output(UInt(2.W))
  val EmbLsq_SaPcsHit0_Eb = Output(Bool())
  val EmbLsq_SaPcsHit1_Eb = Output(Bool())
  val EmbLsq_SaPcsHit2_Eb = Output(Bool())
  val EmbLsq_SaPcsHit3_Eb = Output(Bool())
  val EmbLsq_SaQid0_Eb = Output(UInt(7.W))
  val EmbLsq_SaQid1_Eb = Output(UInt(7.W))
  val EmbLsq_SaQid2_Eb = Output(UInt(7.W))
  val EmbLsq_SaQid3_Eb = Output(UInt(7.W))
  val EmbLsq_SaSmmVld_Eb = Output(UInt(4.W))
  val EmbLsq_SaValid_Eb = Output(UInt(4.W))
  val EmbLsq_SaXcAl_Ex = Output(UInt(4.W))
  val EmbLsq_Sd0_Dt = Output(UInt(64.W))
  val EmbLsq_Sd1_Dt = Output(UInt(64.W))
  val EmbLsq_Sd2_Dt = Output(UInt(64.W))
  val EmbLsq_Sd3_Dt = Output(UInt(64.W))
  val EmbLsq_SdBlockId_Eb = Output(UInt(4.W))
  val EmbLsq_SdClkEn_Eb = Output(Bool())
  val EmbLsq_SdQid0_Eb = Output(UInt(7.W))
  val EmbLsq_SdQid1_Eb = Output(UInt(7.W))
  val EmbLsq_SdQid2_Eb = Output(UInt(7.W))
  val EmbLsq_SdQid3_Eb = Output(UInt(7.W))
  val EmbLsq_SdSchQIdx0_Eb = Output(UInt(8.W))
  val EmbLsq_SdSchQIdx1_Eb = Output(UInt(8.W))
  val EmbLsq_SdSchQIdx2_Eb = Output(UInt(8.W))
  val EmbLsq_SdSchQIdx3_Eb = Output(UInt(8.W))
  val EmbLsq_SdTid_Eb = Output(UInt(4.W))
  val EmbLsq_SdValid_Eb = Output(UInt(4.W))
  val ExcDbg_ClearEventRcvedT0 = Output(Bool())
  val ExcDbg_ClearEventRcvedT1 = Output(Bool())
  val ExcDbg_EventRcvedT0 = Output(Bool())
  val ExcDbg_EventRcvedT1 = Output(Bool())
  val ExcDbg_GaexWfetT0 = Output(Bool())
  val ExcDbg_GaexWfetT1 = Output(Bool())
  val ExcDbg_GaexWfitT0 = Output(Bool())
  val ExcDbg_GaexWfitT1 = Output(Bool())
  val ExcDbg_PswNesT0 = Output(Bool())
  val ExcDbg_PswNesT1 = Output(Bool())
  val ExcDbg_WFEKillT0 = Output(Bool())
  val ExcDbg_WFEKillT1 = Output(Bool())
  val ExcFmt_DenTid_Dd = Output(Bool())
  val ExcFmt_DenVld_Dd = Output(Bool())
  val ExcFmt_Flush = Output(UInt(2.W))
  val ExcFmt_PswNesT0 = Output(Bool())
  val ExcFmt_PswNesT1 = Output(Bool())
  val ExcIfu_ClbIns_Dd = Output(Bool())
  val ExcIfu_FeInstrTid_Dd = Output(Bool())
  val ExcIfu_GrasFlush_Dd = Output(Bool())
  val ExcIfu_PrflBrn_Dd = Output(Bool())
  val ExcIfu_PswCpmT0 = Output(UInt(2.W))
  val ExcIfu_PswCpmT1 = Output(UInt(2.W))
  val ExcIfu_PswGelT0 = Output(UInt(2.W))
  val ExcIfu_PswGelT1 = Output(UInt(2.W))
  val ExcIfu_PswNasT0 = Output(Bool())
  val ExcIfu_PswNasT1 = Output(Bool())
  val ExcIfu_PswNesT0 = Output(Bool())
  val ExcIfu_PswNesT1 = Output(Bool())
  val ExcIfu_PswNnsT0 = Output(Bool())
  val ExcIfu_PswNnsT1 = Output(Bool())
  val ExcIfu_PurgeReq_Dd = Output(Bool())
  val ExcIfu_PurgeTid_Dd = Output(Bool())
  val ExcIfu_RedirectBranchMispredict_Dd = Output(Bool())
  val ExcIfu_RedirectBrnMisOrIntRtn_Dd = Output(Bool())
  val ExcIfu_RedirectDirection_Dd = Output(Bool())
  val ExcIfu_RedirectDispSmall_Dd = Output(Bool())
  val ExcIfu_RedirectEnterWfeWfi_Dd = Output(Bool())
  val ExcIfu_RedirectExceptionTaken_Dd = Output(Bool())
  val ExcIfu_RedirectGBrnRtn_Dd = Output(Bool())
  val ExcIfu_RedirectGuestBranch_Dd = Output(Bool())
  val ExcIfu_RedirectGvaOrNva_Dd = Output(UInt(49.W))
  val ExcIfu_RedirectIbtIndex_Dd = Output(UInt(6.W))
  val ExcIfu_RedirectIndirectBranch_Dd = Output(Bool())
  val ExcIfu_RedirectNvaForGBrnRtnOrNBrnValid_Dd = Output(Bool())
  val ExcIfu_RedirectNvaForGBrnRtnOrNBrn_Dd = Output(UInt(30.W))
  val ExcIfu_RedirectPCFromExc_Dd = Output(Bool())
  val ExcIfu_RedirectPCSelExc_Dd = Output(Bool())
  val ExcIfu_RedirectTid_Dd = Output(Bool())
  val ExcIfu_RedirectTypeX_Dd = Output(Bool())
  val ExcIfu_RedirectValid_Dd = Output(Bool())
  val ExcL2_PurgeReq = Output(Bool())
  val ExcL2_PurgeStartIdx = Output(UInt(8.W))
  val ExcL2_PurgeTid = Output(Bool())
  val ExcLsq_BlkHasProbT0_Dt = Output(UInt(8.W))
  val ExcLsq_BlkHasProbT1_Dt = Output(UInt(8.W))
  val ExcLsq_ClrExGva_Dt = Output(UInt(2.W))
  val ExcLsq_ClrExValid_Dt = Output(UInt(2.W))
  val ExcLsq_FlushPointQIdxT0_Dt = Output(UInt(8.W))
  val ExcLsq_FlushPointQIdxT1_Dt = Output(UInt(8.W))
  val ExcLsq_FlushPointVldT0_Dt = Output(Bool())
  val ExcLsq_FlushPointVldT1_Dt = Output(Bool())
  val ExcMem_PswAseT0 = Output(Bool())
  val ExcMem_PswAseT1 = Output(Bool())
  val ExcMem_PswGelT0 = Output(UInt(2.W))
  val ExcMem_PswGelT1 = Output(UInt(2.W))
  val ExcMem_PswNasT0 = Output(Bool())
  val ExcMem_PswNasT1 = Output(Bool())
  val ExcMem_PswNesT0 = Output(Bool())
  val ExcMem_PswNesT1 = Output(Bool())
  val ExcMem_PswNnsT0 = Output(Bool())
  val ExcMem_PswNnsT1 = Output(Bool())
  val ExcMem_PurgeForException = Output(Bool())
  val ExcMem_PurgeReq = Output(Bool())
  val ExcMem_PurgeStartIdx = Output(UInt(8.W))
  val ExcMem_PurgeTid = Output(Bool())
  val ExcPmu_br_cpredT0 = Output(UInt(4.W))
  val ExcPmu_br_cpredT1 = Output(UInt(4.W))
  val ExcPmu_commit_execT0 = Output(UInt(4.W))
  val ExcPmu_commit_execT1 = Output(UInt(4.W))
  val ExcPmu_gbr_execT0 = Output(UInt(4.W))
  val ExcPmu_gbr_execT1 = Output(UInt(4.W))
  val ExcPmu_ind_br_execT0 = Output(UInt(4.W))
  val ExcPmu_ind_br_execT1 = Output(UInt(4.W))
  val ExcPmu_inst_execT0 = Output(UInt(5.W))
  val ExcPmu_inst_execT1 = Output(UInt(5.W))
  val ExcPmu_ld_execT0 = Output(UInt(5.W))
  val ExcPmu_ld_execT1 = Output(UInt(5.W))
  val ExcPmu_mis_br_execT0 = Output(UInt(4.W))
  val ExcPmu_mis_br_execT1 = Output(UInt(4.W))
  val ExcPmu_nbr_execT0 = Output(UInt(4.W))
  val ExcPmu_nbr_execT1 = Output(UInt(4.W))
  val ExcPmu_ret_br_execT0 = Output(UInt(4.W))
  val ExcPmu_ret_br_execT1 = Output(UInt(4.W))
  val ExcPmu_st_execT0 = Output(UInt(5.W))
  val ExcPmu_st_execT1 = Output(UInt(5.W))
  val ExcRc_EnterWfe_Dd = Output(Bool())
  val ExcRc_EnterWfi_Dd = Output(Bool())
  val Exc_DenDualVld_Dd = Output(Bool())
  val Exc_DenMulVld_Dd = Output(Bool())
  val Exc_DenSrcSel_Dd = Output(Bool())
  val Exc_DenVld_Dd = Output(Bool())
  val Exc_PurgeIsXcp = Output(Bool())
  val Exc_Tesr = Output(UInt(2.W))
  val FcuSch_BrnTaken_Dt = Output(Bool())
  val FcuSch_DenDstEvent_Ex = Output(Bool())
  val FcuSch_DenEvent_Ex = Output(Bool())
  val FcuSch_GuestBrnImm9Vld_Ex = Output(Bool())
  val FcuSch_GuestBrnXVld_Ex = Output(Bool())
  val FcuSch_RedirectVld_Ex = Output(Bool())
  val FcuSch_SrgipPointer_Ex = Output(UInt(4.W))
  val FcuSch_Tid_Ex = Output(Bool())
  val FcuSch_WrsasPswMis_Dt = Output(Bool())
  val PurFcu_SRTIdxP0_Dt = Output(UInt(5.W))
  val PurFcu_SRTIdxP1_Dt = Output(UInt(5.W))
  val PurFcu_SRTIdxP2_Dt = Output(UInt(5.W))
  val PurFcu_SRTIdxP3_Dt = Output(UInt(5.W))
  val PurFcu_SRTIdxP4_Dt = Output(UInt(5.W))
  val PurFcu_SRTIdxP5_Dt = Output(UInt(5.W))
  val PurFcu_SRTIdxP6_Dt = Output(UInt(5.W))
  val PurFcu_SRTIdxP7_Dt = Output(UInt(5.W))
  val RfLsq_CommitStall_FeedTh = Output(Bool())
  val SchDbg_CPUDoneT0 = Output(Bool())
  val SchDbg_CPUDoneT1 = Output(Bool())
  val SchDbg_DvmSyncT0 = Output(Bool())
  val SchDbg_DvmSyncT1 = Output(Bool())
  val SchDbg_HaltMoeT0 = Output(UInt(4.W))
  val SchDbg_HaltMoeT1 = Output(UInt(4.W))
  val SchDbg_HaltedT0 = Output(Bool())
  val SchDbg_HaltedT1 = Output(Bool())
  val SchDbg_InWfeT0 = Output(Bool())
  val SchDbg_InWfeT1 = Output(Bool())
  val SchDbg_InWfiT0 = Output(Bool())
  val SchDbg_InWfiT1 = Output(Bool())
  val SchDbg_ItrCmpT0 = Output(Bool())
  val SchDbg_ItrCmpT1 = Output(Bool())
  val SchDbg_ItrExceptionT0 = Output(Bool())
  val SchDbg_ItrExceptionT1 = Output(Bool())
  val SchDbg_LocalError = Output(Bool())
  val SchDbg_MwaitEventT0 = Output(Bool())
  val SchDbg_MwaitEventT1 = Output(Bool())
  val SchDbg_MwaitT0 = Output(Bool())
  val SchDbg_MwaitT1 = Output(Bool())
  val SchDbg_NpcT0 = Output(UInt(32.W))
  val SchDbg_NpcT1 = Output(UInt(32.W))
  val SchDbg_StepCmpT0 = Output(Bool())
  val SchDbg_StepCmpT1 = Output(Bool())
  val SchDbg_VerrDoneT0 = Output(Bool())
  val SchDbg_VerrDoneT1 = Output(Bool())
  val SchDbg_WfeWakeT0 = Output(Bool())
  val SchDbg_WfeWakeT1 = Output(Bool())
  val SchDbg_WfiWakeT0 = Output(Bool())
  val SchDbg_WfiWakeT1 = Output(Bool())
  val SchEtm_BrGuest_T0 = Output(UInt(8.W))
  val SchEtm_BrGuest_T1 = Output(UInt(8.W))
  val SchEtm_BrRelative_T0 = Output(UInt(8.W))
  val SchEtm_BrRelative_T1 = Output(UInt(8.W))
  val SchEtm_BrTaken = Output(UInt(8.W))
  val SchEtm_BrTaken_T0 = Output(UInt(8.W))
  val SchEtm_BrTaken_T1 = Output(UInt(8.W))
  val SchEtm_CCbit_T0 = Output(Bool())
  val SchEtm_CCbit_T1 = Output(Bool())
  val SchEtm_CmtBrVld = Output(UInt(8.W))
  val SchEtm_CmtBrVld_T0 = Output(UInt(8.W))
  val SchEtm_CmtBrVld_T1 = Output(UInt(8.W))
  val SchEtm_CmtTid = Output(Bool())
  val SchEtm_CmtTraceVld_T0 = Output(Bool())
  val SchEtm_CmtTraceVld_T1 = Output(Bool())
  val SchEtm_CmtVld = Output(Bool())
  val SchEtm_FlushTid = Output(Bool())
  val SchEtm_IntRetVld = Output(Bool())
  val SchEtm_IntRetVld_T0 = Output(Bool())
  val SchEtm_IntRetVld_T1 = Output(Bool())
  val SchEtm_RollbackCmtPtr_T0 = Output(UInt(3.W))
  val SchEtm_RollbackCmtPtr_T1 = Output(UInt(3.W))
  val SchEtm_RollbackVld_T0 = Output(Bool())
  val SchEtm_RollbackVld_T1 = Output(Bool())
  val SchEtm_SpecMode_T0 = Output(UInt(8.W))
  val SchEtm_SpecMode_T1 = Output(UInt(8.W))
  val SchEtm_StartPC = Output(UInt(32.W))
  val SchEtm_XcpRedirectPC = Output(UInt(30.W))
  val SchEtm_XcpVector = Output(UInt(6.W))
  val SchEtm_XcpVector_T0 = Output(UInt(6.W))
  val SchEtm_XcpVector_T1 = Output(UInt(6.W))
  val SchEtm_XcpVld = Output(Bool())
  val SchEtm_XcpVld_T0 = Output(Bool())
  val SchEtm_XcpVld_T1 = Output(Bool())
  val SchExc_IntEvent = Output(Bool())
  val SchFmt_AvailableEntry = Output(UInt(4.W))
  val SchFmt_AvailableEntryT0 = Output(UInt(4.W))
  val SchFmt_AvailableEntryT1 = Output(UInt(4.W))
  val SchFmt_BlockCommitTid_Dd = Output(Bool())
  val SchFmt_BlockCommitValid_Dd = Output(UInt(8.W))
  val SchFmt_BlockDispatchForNitOrSRGIP_Bc = Output(UInt(8.W))
  val SchFmt_BlockDispatchIbtIndex0_Bc = Output(UInt(6.W))
  val SchFmt_BlockDispatchIbtIndex1_Bc = Output(UInt(6.W))
  val SchFmt_BlockDispatchIbtIndex2_Bc = Output(UInt(6.W))
  val SchFmt_BlockDispatchIbtIndex3_Bc = Output(UInt(6.W))
  val SchFmt_BlockDispatchIbtIndex4_Bc = Output(UInt(6.W))
  val SchFmt_BlockDispatchIbtIndex5_Bc = Output(UInt(6.W))
  val SchFmt_BlockDispatchIbtIndex6_Bc = Output(UInt(6.W))
  val SchFmt_BlockDispatchIbtIndex7_Bc = Output(UInt(6.W))
  val SchFmt_BlockDispatchSrtIndex0_Rg = Output(UInt(5.W))
  val SchFmt_BlockDispatchSrtIndex1_Rg = Output(UInt(5.W))
  val SchFmt_BlockDispatchSrtIndex2_Rg = Output(UInt(5.W))
  val SchFmt_BlockDispatchSrtIndex3_Rg = Output(UInt(5.W))
  val SchFmt_BlockDispatchSrtIndex4_Rg = Output(UInt(5.W))
  val SchFmt_BlockDispatchSrtIndex5_Rg = Output(UInt(5.W))
  val SchFmt_BlockDispatchSrtIndex6_Rg = Output(UInt(5.W))
  val SchFmt_BlockDispatchSrtIndex7_Rg = Output(UInt(5.W))
  val SchFmt_BlockDispatchValid_Bc = Output(UInt(8.W))
  val SchFmt_ChunkingPtr = Output(UInt(6.W))
  val SchFmt_DefuseSaSaCnt_Dd = Output(UInt(48.W))
  val SchFmt_DefuseSaSaCnt_Dr = Output(UInt(48.W))
  val SchFmt_DefuseSaSaVld_Dr = Output(UInt(8.W))
  val SchFmt_DspTwoPort_Bc = Output(UInt(8.W))
  val SchFmt_Empty = Output(UInt(2.W))
  val SchFmt_FlushPSWSMM_Dd = Output(Bool())
  val SchFmt_FlushSAAccCnt = Output(UInt(11.W))
  val SchFmt_FlushVector = Output(UInt(6.W))
  val SchFmt_LABlkLeftT0 = Output(UInt(4.W))
  val SchFmt_LABlkLeftT1 = Output(UInt(4.W))
  val SchFmt_PswCC = Output(Bool())
  val SchFmt_RollbackVectorVld = Output(Bool())
  val SchFmt_SIMDPair_Bc = Output(UInt(8.W))
  val SchFmt_SerialQFull = Output(Bool())
  val SchFmt_SerialQFullT0 = Output(Bool())
  val SchFmt_SerialQFullT1 = Output(Bool())
  val SchFmt_SmmReg = Output(Bool())
  val SchFmt_StopRollbackT0 = Output(Bool())
  val SchFmt_StopRollbackT1 = Output(Bool())
  val SchIfu_BlockCommitBranch_Dd = Output(UInt(8.W))
  val SchIfu_BlockCommitDirection_Dd = Output(UInt(8.W))
  val SchIfu_BlockCommitIbtIndex0_Dd = Output(UInt(6.W))
  val SchIfu_BlockCommitIbtIndex1_Dd = Output(UInt(6.W))
  val SchIfu_BlockCommitIbtIndex2_Dd = Output(UInt(6.W))
  val SchIfu_BlockCommitIbtIndex3_Dd = Output(UInt(6.W))
  val SchIfu_BlockCommitIbtIndex4_Dd = Output(UInt(6.W))
  val SchIfu_BlockCommitIbtIndex5_Dd = Output(UInt(6.W))
  val SchIfu_BlockCommitIbtIndex6_Dd = Output(UInt(6.W))
  val SchIfu_BlockCommitIbtIndex7_Dd = Output(UInt(6.W))
  val SchIfu_BlockCommitTid_Dd = Output(Bool())
  val SchIfu_BlockCommitValid_Dd = Output(UInt(8.W))
  val SchIfu_ExceptionTakenValid_Dd = Output(Bool())
  val SchIfu_HaltedNextT0 = Output(Bool())
  val SchIfu_HaltedNextT1 = Output(Bool())
  val SchIfu_IDBExceptionNative_Dd = Output(Bool())
  val SchIfu_IDBException_Dd = Output(Bool())
  val SchIfu_PackOneT0 = Output(Bool())
  val SchIfu_PackOneT1 = Output(Bool())
  val SchIfu_RedirectIbtIndex_Dd = Output(UInt(6.W))
  val SchIfu_RedirectPc_Dd = Output(UInt(30.W))
  val SchIfu_SrReqAddr = Output(UInt(14.W))
  val SchIfu_SrReqCmd = Output(UInt(2.W))
  val SchIfu_SrReqData = Output(UInt(64.W))
  val SchIfu_SrReqEe = Output(Bool())
  val SchIfu_SrReqException = Output(UInt(3.W))
  val SchIfu_SrReqSrc = Output(Bool())
  val SchIfu_SrReqTid = Output(UInt(2.W))
  val SchIfu_SrReqVa12 = Output(Bool())
  val SchIfu_SrReqVld = Output(Bool())
  val SchIfu_SrReqWr64 = Output(Bool())
  val SchIfu_StarvationFixingModeT0 = Output(Bool())
  val SchIfu_StarvationFixingModeT1 = Output(Bool())
  val SchIfu_Stop = Output(Bool())
  val SchIfu_TracingMode_Dd = Output(Bool())
  val SchL2_StarvationFixingModeT0 = Output(Bool())
  val SchL2_StarvationFixingModeT1 = Output(Bool())
  val SchLsq_CmtPtrT0 = Output(UInt(8.W))
  val SchLsq_CmtPtrT0_Early = Output(UInt(8.W))
  val SchLsq_CmtPtrT1 = Output(UInt(8.W))
  val SchLsq_CmtPtrT1_Early = Output(UInt(8.W))
  val SchLsq_CmtTID_Dt = Output(Bool())
  val SchLsq_CmtThread_Rb = Output(Bool())
  val SchLsq_CmtTraceUnQual_Dt = Output(UInt(8.W))
  val SchLsq_CmtVldUnQual_Dt = Output(Bool())
  val SchLsq_CommitStallT0 = Output(Bool())
  val SchLsq_CommitStallT1 = Output(Bool())
  val SchLsq_CommitTraceOverride = Output(Bool())
  val SchLsq_CommitTraceOverrideQIdx = Output(UInt(8.W))
  val SchLsq_CurrCmtRangeChunkT0_Dt = Output(UInt(5.W))
  val SchLsq_CurrCmtRangeChunkT1_Dt = Output(UInt(5.W))
  val SchLsq_CurrCmtRangeChunkVldT0_Dt = Output(Bool())
  val SchLsq_CurrCmtRangeChunkVldT1_Dt = Output(Bool())
  val SchLsq_FlushBlkIdxRecT0_Dm = Output(UInt(8.W))
  val SchLsq_FlushBlkIdxRecT1_Dm = Output(UInt(8.W))
  val SchLsq_LdCancel0_Rg = Output(Bool())
  val SchLsq_LdCancel1_Rg = Output(Bool())
  val SchLsq_LdCancel2_Rg = Output(Bool())
  val SchLsq_LdCancel3_Rg = Output(Bool())
  val SchLsq_LdSchQIdx0_Rg = Output(UInt(8.W))
  val SchLsq_LdSchQIdx1_Rg = Output(UInt(8.W))
  val SchLsq_LdSchQIdx2_Rg = Output(UInt(8.W))
  val SchLsq_LdSchQIdx3_Rg = Output(UInt(8.W))
  val SchLsq_LdTid0_Rg = Output(Bool())
  val SchLsq_LdTid1_Rg = Output(Bool())
  val SchLsq_LdTid2_Rg = Output(Bool())
  val SchLsq_LdTid3_Rg = Output(Bool())
  val SchLsq_NxtCmtRangeChunkT0_Dt = Output(UInt(5.W))
  val SchLsq_NxtCmtRangeChunkT1_Dt = Output(UInt(5.W))
  val SchLsq_NxtCmtRangeChunkVldT0_Dt = Output(Bool())
  val SchLsq_NxtCmtRangeChunkVldT1_Dt = Output(Bool())
  val SchLsq_OldestUnCmtQIdxT0 = Output(UInt(8.W))
  val SchLsq_OldestUnCmtQIdxT1 = Output(UInt(8.W))
  val SchLsq_PartialCmtQIdxT0_Dt = Output(UInt(8.W))
  val SchLsq_PartialCmtQIdxT1_Dt = Output(UInt(8.W))
  val SchLsq_PartialCmtVldT0_Dt = Output(Bool())
  val SchLsq_PartialCmtVldT1_Dt = Output(Bool())
  val SchLsq_PurTraceUnQual_Dt = Output(Bool())
  val SchLsq_ResendDRdyT0 = Output(Bool())
  val SchLsq_ResendDRdyT1 = Output(Bool())
  val SchLsq_StarvationFixingModeT0 = Output(Bool())
  val SchLsq_StarvationFixingModeT1 = Output(Bool())
  val SchLsq_StronglyOrderedT0 = Output(Bool())
  val SchLsq_StronglyOrderedT1 = Output(Bool())
  val SchMmu_StarvationFixingModeT0 = Output(Bool())
  val SchMmu_StarvationFixingModeT1 = Output(Bool())
  val SchNcu_StarvationFixingModeT0 = Output(Bool())
  val SchNcu_StarvationFixingModeT1 = Output(Bool())
  val SchPmu_CcT0 = Output(Bool())
  val SchPmu_CcT1 = Output(Bool())
  val SchPmu_alloc_stallT0 = Output(Bool())
  val SchPmu_alloc_stallT1 = Output(Bool())
  val SchPmu_arch_insnT0 = Output(UInt(5.W))
  val SchPmu_arch_insnT1 = Output(UInt(5.W))
  val SchPmu_blks_allocT0 = Output(UInt(4.W))
  val SchPmu_blks_allocT1 = Output(UInt(4.W))
  val SchPmu_blks_comT0 = Output(UInt(4.W))
  val SchPmu_blks_comT1 = Output(UInt(4.W))
  val SchPmu_blks_dispT0 = Output(UInt(4.W))
  val SchPmu_blks_dispT1 = Output(UInt(4.W))
  val SchPmu_br_mispredT0 = Output(Bool())
  val SchPmu_br_mispredT1 = Output(Bool())
  val SchPmu_br_tgt_mispredT0 = Output(Bool())
  val SchPmu_br_tgt_mispredT1 = Output(Bool())
  val SchPmu_commit_stallT0 = Output(Bool())
  val SchPmu_commit_stallT1 = Output(Bool())
  val SchPmu_exception_returnT0 = Output(Bool())
  val SchPmu_exception_returnT1 = Output(Bool())
  val SchPmu_exception_takenT0 = Output(Bool())
  val SchPmu_exception_takenT1 = Output(Bool())
  val SchPmu_interrupt_takenT0 = Output(Bool())
  val SchPmu_interrupt_takenT1 = Output(Bool())
  val SchPmu_pos_ser_allocT0 = Output(UInt(3.W))
  val SchPmu_pos_ser_allocT1 = Output(UInt(3.W))
  val SchPmu_pre_ser_allocT0 = Output(UInt(3.W))
  val SchPmu_pre_ser_allocT1 = Output(UInt(3.W))
  val SchPmu_rob_emptyT0 = Output(Bool())
  val SchPmu_rob_emptyT1 = Output(Bool())
  val SchPmu_rob_fullT0 = Output(Bool())
  val SchPmu_rob_fullT1 = Output(Bool())
  val SchPmu_wrsas_mispredT0 = Output(Bool())
  val SchPmu_wrsas_mispredT1 = Output(Bool())
  val SchRc_PmrAcquireReady = Output(Bool())
  val SchRc_PmrReleaseReady = Output(Bool())
  val Sch_XcpSrcId = Output(UInt(2.W))
  val SsvLsq_LdCancel0_Rb = Output(Bool())
  val SsvLsq_LdCancel1_Rb = Output(Bool())
  val SsvLsq_LdCancel2_Rb = Output(Bool())
  val SsvLsq_LdCancel3_Rb = Output(Bool())
  val SsvLsq_LdCount0_Rg = Output(UInt(10.W))
  val SsvLsq_LdCount1_Rg = Output(UInt(10.W))
  val SsvLsq_LdCount2_Rg = Output(UInt(10.W))
  val SsvLsq_LdCount3_Rg = Output(UInt(10.W))
  val SsvLsq_LdDfsd0_Rg = Output(Bool())
  val SsvLsq_LdDfsd1_Rg = Output(Bool())
  val SsvLsq_LdDfsd2_Rg = Output(Bool())
  val SsvLsq_LdDfsd3_Rg = Output(Bool())
  val SsvLsq_LdIsInSlot1_Rg = Output(UInt(4.W))
  val SsvLsq_LdMid0_Rg = Output(UInt(3.W))
  val SsvLsq_LdMid1_Rg = Output(UInt(3.W))
  val SsvLsq_LdMid2_Rg = Output(UInt(3.W))
  val SsvLsq_LdMid3_Rg = Output(UInt(3.W))
  val SsvLsq_LdQid0_Rg = Output(UInt(7.W))
  val SsvLsq_LdQid1_Rg = Output(UInt(7.W))
  val SsvLsq_LdQid2_Rg = Output(UInt(7.W))
  val SsvLsq_LdQid3_Rg = Output(UInt(7.W))
  val SsvLsq_LdRtrd0_Rg = Output(Bool())
  val SsvLsq_LdRtrd1_Rg = Output(Bool())
  val SsvLsq_LdRtrd2_Rg = Output(Bool())
  val SsvLsq_LdRtrd3_Rg = Output(Bool())
  val SsvLsq_LdValid_Rg = Output(UInt(4.W))
  val SsvLsq_SpecLdValid_Bc = Output(Bool())
  val TstCcScanOut = Output(Bool())
  val TstScanOutExc = Output(UInt(2.W))
  val TstScanOutRf = Output(UInt(2.W))
  val TstScanOutSch = Output(UInt(2.W))
  val TstScanOutSsv = Output(UInt(2.W))
  //[[[end]]] (checksum: 9690d2e3270abb606d9daeca7dfa6ae9)
}

class schexc_io extends Bundle {
  /*[[[cog
import cog
import re
from extract import parse_from_file
ituples, otuples = parse_from_file( "schexc.v")
for (nm, rng) in ituples:
  if rng == '':
    if nm == "master_clk": 
      cog.outl(f"val {nm} = Input(Clock())")
    else:
      cog.outl(f"val {nm} = Input(Bool())")
  else:
    p = re.compile( '^\[(\d+):(\d+)\]$')
    m = p.match(rng)
    assert m
    lst = m.groups()
    assert len(lst) == 2
    lb = int(lst[1])
    ub = int(lst[0])
    assert ub >= lb, rng
    cog.outl(f"val {nm} = Input(UInt({ub-lb+1}.W))")
for (nm, rng) in otuples:
  if rng == '':
    cog.outl(f"val {nm} = Output(Bool())")
  else:
    p = re.compile( '^\[(\d+):(\d+)\]$')
    m = p.match(rng)
    assert m
    lst = m.groups()
    assert len(lst) == 2
    lb = int(lst[1])
    ub = int(lst[0])
    assert ub >= lb, rng
    cog.outl(f"val {nm} = Output(UInt({ub-lb+1}.W))")
  ]]]*/
  val BistSerialEnPad_Rf = Input(Bool())
  val BistSerialInPad_Rf = Input(Bool())
  val ClkBist = Input(Bool())
  val CppSch_GTmrPEventT0 = Input(Bool())
  val CppSch_GTmrPEventT1 = Input(Bool())
  val CppSch_GTmrVEventT0 = Input(Bool())
  val CppSch_GTmrVEventT1 = Input(Bool())
  val CppSch_GuestFIQ0_n = Input(Bool())
  val CppSch_GuestFIQ1_n = Input(Bool())
  val CppSch_GuestIRQ0_n = Input(Bool())
  val CppSch_GuestIRQ1_n = Input(Bool())
  val CppSch_NativeFIQ0_n = Input(Bool())
  val CppSch_NativeFIQ1_n = Input(Bool())
  val CppSch_NativeIRQ0_n = Input(Bool())
  val CppSch_NativeIRQ1_n = Input(Bool())
  val CppSch_NativeNMI0_n = Input(Bool())
  val CppSch_NativeNMI1_n = Input(Bool())
  val DbgExc_ItrCcT0 = Input(Bool())
  val DbgExc_ItrCcT1 = Input(Bool())
  val DbgExc_QgTuneVec = Input(UInt(2.W))
  val DbgRf_TunevecRf1Exe = Input(UInt(16.W))
  val DbgRf_TunevecRf1Ret = Input(UInt(16.W))
  val DbgRf_TunevecRf2 = Input(UInt(16.W))
  val DbgSch_ContT0 = Input(Bool())
  val DbgSch_ContT1 = Input(Bool())
  val DbgSch_CrossTriggerT0 = Input(Bool())
  val DbgSch_CrossTriggerT1 = Input(Bool())
  val DbgSch_DebugModeT0 = Input(UInt(2.W))
  val DbgSch_DebugModeT1 = Input(UInt(2.W))
  val DbgSch_DtrT0 = Input(Bool())
  val DbgSch_DtrT1 = Input(Bool())
  val DbgSch_DvmComplteT0 = Input(Bool())
  val DbgSch_DvmComplteT1 = Input(Bool())
  val DbgSch_ExternalT0 = Input(Bool())
  val DbgSch_ExternalT1 = Input(Bool())
  val DbgSch_GDIT0 = Input(Bool())
  val DbgSch_GDIT1 = Input(Bool())
  val DbgSch_GEDBGRQT0 = Input(Bool())
  val DbgSch_GEDBGRQT1 = Input(Bool())
  val DbgSch_GevrT0 = Input(Bool())
  val DbgSch_GevrT1 = Input(Bool())
  val DbgSch_GrniXcpnReqT0 = Input(Bool())
  val DbgSch_GrniXcpnReqT1 = Input(Bool())
  val DbgSch_HaltT0 = Input(Bool())
  val DbgSch_HaltT1 = Input(Bool())
  val DbgSch_IntDisT0 = Input(Bool())
  val DbgSch_IntDisT1 = Input(Bool())
  val DbgSch_ItrExecT0 = Input(Bool())
  val DbgSch_ItrExecT1 = Input(Bool())
  val DbgSch_NDbgEnT0 = Input(Bool())
  val DbgSch_NDbgEnT1 = Input(Bool())
  val DbgSch_NevrT0 = Input(Bool())
  val DbgSch_NevrT1 = Input(Bool())
  val DbgSch_NitiT0 = Input(Bool())
  val DbgSch_NitiT1 = Input(Bool())
  val DbgSch_StepT0 = Input(Bool())
  val DbgSch_StepT1 = Input(Bool())
  val DbgSch_VirtualERRT0 = Input(Bool())
  val DbgSch_VirtualERRT1 = Input(Bool())
  val DbgSch_VirtualFIQT0 = Input(Bool())
  val DbgSch_VirtualFIQT1 = Input(Bool())
  val DbgSch_VirtualIRQT0 = Input(Bool())
  val DbgSch_VirtualIRQT1 = Input(Bool())
  val DbgSch_WfeeerT0 = Input(UInt(19.W))
  val DbgSch_WfeeerT1 = Input(UInt(19.W))
  val DbgTstBistControllerSel = Input(UInt(3.W))
  val DbgTstBistModeSel = Input(UInt(4.W))
  val DbgTstMbistEn = Input(Bool())
  val DbgTstSerialIfLoadEn = Input(Bool())
  val DbgTstSerialIfRegEn = Input(UInt(5.W))
  val Dbg_TuneVecEn = Input(Bool())
  val EtmSch_NativeTraceEnT0 = Input(Bool())
  val EtmSch_NativeTraceEnT1 = Input(Bool())
  val ExcClkEn = Input(Bool())
  val ExcRf_PurgeWrap = Input(Bool())
  val FmtExc_PredictedTargetOrSRGIPBlockLocation0_Rb = Input(UInt(3.W))
  val FmtExc_PredictedTargetOrSRGIPBlockLocation1_Rb = Input(UInt(3.W))
  val FmtExc_PredictedTargetOrSRGIPBlockLocation2_Rb = Input(UInt(3.W))
  val FmtExc_PredictedTargetOrSRGIPBlockLocation3_Rb = Input(UInt(3.W))
  val FmtExc_PredictedTargetOrSRGIPTwoPortBlockLocation0_Rb = Input(UInt(3.W))
  val FmtExc_PredictedTargetOrSRGIPTwoPortBlockLocation1_Rb = Input(UInt(3.W))
  val FmtExc_PredictedTargetOrSRGIPTwoPortBlockLocation2_Rb = Input(UInt(3.W))
  val FmtExc_PredictedTargetOrSRGIPTwoPortBlockLocation3_Rb = Input(UInt(3.W))
  val FmtExc_PredictedTargetOrSRGIPTwoPortValid0_Rb = Input(Bool())
  val FmtExc_PredictedTargetOrSRGIPTwoPortValid1_Rb = Input(Bool())
  val FmtExc_PredictedTargetOrSRGIPTwoPortValid2_Rb = Input(Bool())
  val FmtExc_PredictedTargetOrSRGIPTwoPortValid3_Rb = Input(Bool())
  val FmtSch_AguSrc_Blk0_Rt = Input(UInt(6.W))
  val FmtSch_AguSrc_Blk1_Rt = Input(UInt(6.W))
  val FmtSch_AguSrc_Blk2_Rt = Input(UInt(6.W))
  val FmtSch_AguSrc_Blk3_Rt = Input(UInt(6.W))
  val FmtSch_AguSrc_Blk4_Rt = Input(UInt(6.W))
  val FmtSch_AguSrc_Blk5_Rt = Input(UInt(6.W))
  val FmtSch_AguSrc_Blk6_Rt = Input(UInt(6.W))
  val FmtSch_AguSrc_Blk7_Rt = Input(UInt(6.W))
  val FmtSch_BlkExtend_Blk0_Rt = Input(Bool())
  val FmtSch_BlkExtend_Blk1_Rt = Input(Bool())
  val FmtSch_BlkExtend_Blk2_Rt = Input(Bool())
  val FmtSch_BlkExtend_Blk3_Rt = Input(Bool())
  val FmtSch_BlkExtend_Blk4_Rt = Input(Bool())
  val FmtSch_BlkExtend_Blk5_Rt = Input(Bool())
  val FmtSch_BlkExtend_Blk6_Rt = Input(Bool())
  val FmtSch_BlkExtend_Blk7_Rt = Input(Bool())
  val FmtSch_BlkIsRollbackT0_Rt = Input(Bool())
  val FmtSch_BlkIsRollbackT1_Rt = Input(Bool())
  val FmtSch_Block0BodyValid_Rt = Input(UInt(4.W))
  val FmtSch_Block0Body_Rt = Input(UInt(128.W))
  val FmtSch_Block0Pc_Rt = Input(UInt(32.W))
  val FmtSch_Block1BodyValid_Rt = Input(UInt(4.W))
  val FmtSch_Block1Body_Rt = Input(UInt(128.W))
  val FmtSch_Block1Pc_Rt = Input(UInt(32.W))
  val FmtSch_Block2BodyValid_Rt = Input(UInt(4.W))
  val FmtSch_Block2Body_Rt = Input(UInt(128.W))
  val FmtSch_Block2Pc_Rt = Input(UInt(32.W))
  val FmtSch_Block3BodyValid_Rt = Input(UInt(4.W))
  val FmtSch_Block3Body_Rt = Input(UInt(128.W))
  val FmtSch_Block3Pc_Rt = Input(UInt(32.W))
  val FmtSch_Block4BodyValid_Rt = Input(UInt(4.W))
  val FmtSch_Block4Body_Rt = Input(UInt(128.W))
  val FmtSch_Block4Pc_Rt = Input(UInt(32.W))
  val FmtSch_Block5BodyValid_Rt = Input(UInt(4.W))
  val FmtSch_Block5Body_Rt = Input(UInt(128.W))
  val FmtSch_Block5Pc_Rt = Input(UInt(32.W))
  val FmtSch_Block6BodyValid_Rt = Input(UInt(4.W))
  val FmtSch_Block6Body_Rt = Input(UInt(128.W))
  val FmtSch_Block6Pc_Rt = Input(UInt(32.W))
  val FmtSch_Block7BodyValid_Rt = Input(UInt(4.W))
  val FmtSch_Block7Body_Rt = Input(UInt(128.W))
  val FmtSch_Block7Pc_Rt = Input(UInt(32.W))
  val FmtSch_BlockInstruction_Blk0_Rt = Input(Bool())
  val FmtSch_BlockInstruction_Blk1_Rt = Input(Bool())
  val FmtSch_BlockInstruction_Blk2_Rt = Input(Bool())
  val FmtSch_BlockInstruction_Blk3_Rt = Input(Bool())
  val FmtSch_BlockInstruction_Blk4_Rt = Input(Bool())
  val FmtSch_BlockInstruction_Blk5_Rt = Input(Bool())
  val FmtSch_BlockInstruction_Blk6_Rt = Input(Bool())
  val FmtSch_BlockInstruction_Blk7_Rt = Input(Bool())
  val FmtSch_BlockValid_Rt = Input(UInt(8.W))
  val FmtSch_BrnPred_Blk0_Rt = Input(Bool())
  val FmtSch_BrnPred_Blk1_Rt = Input(Bool())
  val FmtSch_BrnPred_Blk2_Rt = Input(Bool())
  val FmtSch_BrnPred_Blk3_Rt = Input(Bool())
  val FmtSch_BrnPred_Blk4_Rt = Input(Bool())
  val FmtSch_BrnPred_Blk5_Rt = Input(Bool())
  val FmtSch_BrnPred_Blk6_Rt = Input(Bool())
  val FmtSch_BrnPred_Blk7_Rt = Input(Bool())
  val FmtSch_Cc_Blk0_Rt = Input(Bool())
  val FmtSch_Cc_Blk1_Rt = Input(Bool())
  val FmtSch_Cc_Blk2_Rt = Input(Bool())
  val FmtSch_Cc_Blk3_Rt = Input(Bool())
  val FmtSch_Cc_Blk4_Rt = Input(Bool())
  val FmtSch_Cc_Blk5_Rt = Input(Bool())
  val FmtSch_Cc_Blk6_Rt = Input(Bool())
  val FmtSch_Cc_Blk7_Rt = Input(Bool())
  val FmtSch_CommitLock_Blk0_Rt = Input(Bool())
  val FmtSch_CommitLock_Blk1_Rt = Input(Bool())
  val FmtSch_CommitLock_Blk2_Rt = Input(Bool())
  val FmtSch_CommitLock_Blk3_Rt = Input(Bool())
  val FmtSch_CommitLock_Blk4_Rt = Input(Bool())
  val FmtSch_CommitLock_Blk5_Rt = Input(Bool())
  val FmtSch_CommitLock_Blk6_Rt = Input(Bool())
  val FmtSch_CommitLock_Blk7_Rt = Input(Bool())
  val FmtSch_CommitThumb_Blk0_Rt = Input(Bool())
  val FmtSch_CommitThumb_Blk1_Rt = Input(Bool())
  val FmtSch_CommitThumb_Blk2_Rt = Input(Bool())
  val FmtSch_CommitThumb_Blk3_Rt = Input(Bool())
  val FmtSch_CommitThumb_Blk4_Rt = Input(Bool())
  val FmtSch_CommitThumb_Blk5_Rt = Input(Bool())
  val FmtSch_CommitThumb_Blk6_Rt = Input(Bool())
  val FmtSch_CommitThumb_Blk7_Rt = Input(Bool())
  val FmtSch_DPRuleViolation_Blk0_Rt = Input(Bool())
  val FmtSch_DPRuleViolation_Blk1_Rt = Input(Bool())
  val FmtSch_DPRuleViolation_Blk2_Rt = Input(Bool())
  val FmtSch_DPRuleViolation_Blk3_Rt = Input(Bool())
  val FmtSch_DPRuleViolation_Blk4_Rt = Input(Bool())
  val FmtSch_DPRuleViolation_Blk5_Rt = Input(Bool())
  val FmtSch_DPRuleViolation_Blk6_Rt = Input(Bool())
  val FmtSch_DPRuleViolation_Blk7_Rt = Input(Bool())
  val FmtSch_DefuseloadDestIsLAD_Blk0_Rt = Input(UInt(2.W))
  val FmtSch_DefuseloadDestIsLAD_Blk1_Rt = Input(UInt(2.W))
  val FmtSch_DefuseloadDestIsLAD_Blk2_Rt = Input(UInt(2.W))
  val FmtSch_DefuseloadDestIsLAD_Blk3_Rt = Input(UInt(2.W))
  val FmtSch_DefuseloadDestIsLAD_Blk4_Rt = Input(UInt(2.W))
  val FmtSch_DefuseloadDestIsLAD_Blk5_Rt = Input(UInt(2.W))
  val FmtSch_DefuseloadDestIsLAD_Blk6_Rt = Input(UInt(2.W))
  val FmtSch_DefuseloadDestIsLAD_Blk7_Rt = Input(UInt(2.W))
  val FmtSch_DefuseloadDestValid_Blk0_Rt = Input(UInt(2.W))
  val FmtSch_DefuseloadDestValid_Blk1_Rt = Input(UInt(2.W))
  val FmtSch_DefuseloadDestValid_Blk2_Rt = Input(UInt(2.W))
  val FmtSch_DefuseloadDestValid_Blk3_Rt = Input(UInt(2.W))
  val FmtSch_DefuseloadDestValid_Blk4_Rt = Input(UInt(2.W))
  val FmtSch_DefuseloadDestValid_Blk5_Rt = Input(UInt(2.W))
  val FmtSch_DefuseloadDestValid_Blk6_Rt = Input(UInt(2.W))
  val FmtSch_DefuseloadDestValid_Blk7_Rt = Input(UInt(2.W))
  val FmtSch_DefuseloadDest_Blk0_Rt = Input(UInt(6.W))
  val FmtSch_DefuseloadDest_Blk1_Rt = Input(UInt(6.W))
  val FmtSch_DefuseloadDest_Blk2_Rt = Input(UInt(6.W))
  val FmtSch_DefuseloadDest_Blk3_Rt = Input(UInt(6.W))
  val FmtSch_DefuseloadDest_Blk4_Rt = Input(UInt(6.W))
  val FmtSch_DefuseloadDest_Blk5_Rt = Input(UInt(6.W))
  val FmtSch_DefuseloadDest_Blk6_Rt = Input(UInt(6.W))
  val FmtSch_DefuseloadDest_Blk7_Rt = Input(UInt(6.W))
  val FmtSch_DenDualVld_Blk0_Rt = Input(Bool())
  val FmtSch_DenDualVld_Blk1_Rt = Input(Bool())
  val FmtSch_DenDualVld_Blk2_Rt = Input(Bool())
  val FmtSch_DenDualVld_Blk3_Rt = Input(Bool())
  val FmtSch_DenDualVld_Blk4_Rt = Input(Bool())
  val FmtSch_DenDualVld_Blk5_Rt = Input(Bool())
  val FmtSch_DenDualVld_Blk6_Rt = Input(Bool())
  val FmtSch_DenDualVld_Blk7_Rt = Input(Bool())
  val FmtSch_DenMulVld_Blk0_Rt = Input(Bool())
  val FmtSch_DenMulVld_Blk1_Rt = Input(Bool())
  val FmtSch_DenMulVld_Blk2_Rt = Input(Bool())
  val FmtSch_DenMulVld_Blk3_Rt = Input(Bool())
  val FmtSch_DenMulVld_Blk4_Rt = Input(Bool())
  val FmtSch_DenMulVld_Blk5_Rt = Input(Bool())
  val FmtSch_DenMulVld_Blk6_Rt = Input(Bool())
  val FmtSch_DenMulVld_Blk7_Rt = Input(Bool())
  val FmtSch_DenSrcSel_Blk0_Rt = Input(Bool())
  val FmtSch_DenSrcSel_Blk1_Rt = Input(Bool())
  val FmtSch_DenSrcSel_Blk2_Rt = Input(Bool())
  val FmtSch_DenSrcSel_Blk3_Rt = Input(Bool())
  val FmtSch_DenSrcSel_Blk4_Rt = Input(Bool())
  val FmtSch_DenSrcSel_Blk5_Rt = Input(Bool())
  val FmtSch_DenSrcSel_Blk6_Rt = Input(Bool())
  val FmtSch_DenSrcSel_Blk7_Rt = Input(Bool())
  val FmtSch_DenormValid_Blk0_Rt = Input(Bool())
  val FmtSch_DenormValid_Blk1_Rt = Input(Bool())
  val FmtSch_DenormValid_Blk2_Rt = Input(Bool())
  val FmtSch_DenormValid_Blk3_Rt = Input(Bool())
  val FmtSch_DenormValid_Blk4_Rt = Input(Bool())
  val FmtSch_DenormValid_Blk5_Rt = Input(Bool())
  val FmtSch_DenormValid_Blk6_Rt = Input(Bool())
  val FmtSch_DenormValid_Blk7_Rt = Input(Bool())
  val FmtSch_DualDispatch_Blk0_Rt = Input(Bool())
  val FmtSch_DualDispatch_Blk1_Rt = Input(Bool())
  val FmtSch_DualDispatch_Blk2_Rt = Input(Bool())
  val FmtSch_DualDispatch_Blk3_Rt = Input(Bool())
  val FmtSch_DualDispatch_Blk4_Rt = Input(Bool())
  val FmtSch_DualDispatch_Blk5_Rt = Input(Bool())
  val FmtSch_DualDispatch_Blk6_Rt = Input(Bool())
  val FmtSch_DualDispatch_Blk7_Rt = Input(Bool())
  val FmtSch_FpTrap_Blk0_Rt = Input(Bool())
  val FmtSch_FpTrap_Blk1_Rt = Input(Bool())
  val FmtSch_FpTrap_Blk2_Rt = Input(Bool())
  val FmtSch_FpTrap_Blk3_Rt = Input(Bool())
  val FmtSch_FpTrap_Blk4_Rt = Input(Bool())
  val FmtSch_FpTrap_Blk5_Rt = Input(Bool())
  val FmtSch_FpTrap_Blk6_Rt = Input(Bool())
  val FmtSch_FpTrap_Blk7_Rt = Input(Bool())
  val FmtSch_FpsrWriteValid_Blk0_Rt = Input(Bool())
  val FmtSch_FpsrWriteValid_Blk1_Rt = Input(Bool())
  val FmtSch_FpsrWriteValid_Blk2_Rt = Input(Bool())
  val FmtSch_FpsrWriteValid_Blk3_Rt = Input(Bool())
  val FmtSch_FpsrWriteValid_Blk4_Rt = Input(Bool())
  val FmtSch_FpsrWriteValid_Blk5_Rt = Input(Bool())
  val FmtSch_FpsrWriteValid_Blk6_Rt = Input(Bool())
  val FmtSch_FpsrWriteValid_Blk7_Rt = Input(Bool())
  val FmtSch_GFRUpdateInfoBlk0_Rt = Input(UInt(6.W))
  val FmtSch_GFRUpdateInfoBlk1_Rt = Input(UInt(6.W))
  val FmtSch_GFRUpdateInfoBlk2_Rt = Input(UInt(6.W))
  val FmtSch_GFRUpdateInfoBlk3_Rt = Input(UInt(6.W))
  val FmtSch_GFRUpdateInfoBlk4_Rt = Input(UInt(6.W))
  val FmtSch_GFRUpdateInfoBlk5_Rt = Input(UInt(6.W))
  val FmtSch_GFRUpdateInfoBlk6_Rt = Input(UInt(6.W))
  val FmtSch_GFRUpdateInfoBlk7_Rt = Input(UInt(6.W))
  val FmtSch_GFRVectorBlk0_Rt = Input(UInt(6.W))
  val FmtSch_GFRVectorBlk1_Rt = Input(UInt(6.W))
  val FmtSch_GFRVectorBlk2_Rt = Input(UInt(6.W))
  val FmtSch_GFRVectorBlk3_Rt = Input(UInt(6.W))
  val FmtSch_GFRVectorBlk4_Rt = Input(UInt(6.W))
  val FmtSch_GFRVectorBlk5_Rt = Input(UInt(6.W))
  val FmtSch_GFRVectorBlk6_Rt = Input(UInt(6.W))
  val FmtSch_GFRVectorBlk7_Rt = Input(UInt(6.W))
  val FmtSch_HeaderDest_Blk0_Rt = Input(UInt(28.W))
  val FmtSch_HeaderDest_Blk1_Rt = Input(UInt(28.W))
  val FmtSch_HeaderDest_Blk2_Rt = Input(UInt(28.W))
  val FmtSch_HeaderDest_Blk3_Rt = Input(UInt(28.W))
  val FmtSch_HeaderDest_Blk4_Rt = Input(UInt(28.W))
  val FmtSch_HeaderDest_Blk5_Rt = Input(UInt(28.W))
  val FmtSch_HeaderDest_Blk6_Rt = Input(UInt(28.W))
  val FmtSch_HeaderDest_Blk7_Rt = Input(UInt(28.W))
  val FmtSch_HeaderSrcDbl_Blk0_Rt = Input(UInt(6.W))
  val FmtSch_HeaderSrcDbl_Blk1_Rt = Input(UInt(6.W))
  val FmtSch_HeaderSrcDbl_Blk2_Rt = Input(UInt(6.W))
  val FmtSch_HeaderSrcDbl_Blk3_Rt = Input(UInt(6.W))
  val FmtSch_HeaderSrcDbl_Blk4_Rt = Input(UInt(6.W))
  val FmtSch_HeaderSrcDbl_Blk5_Rt = Input(UInt(6.W))
  val FmtSch_HeaderSrcDbl_Blk6_Rt = Input(UInt(6.W))
  val FmtSch_HeaderSrcDbl_Blk7_Rt = Input(UInt(6.W))
  val FmtSch_HeaderSrc_Blk0_Rt = Input(UInt(42.W))
  val FmtSch_HeaderSrc_Blk1_Rt = Input(UInt(42.W))
  val FmtSch_HeaderSrc_Blk2_Rt = Input(UInt(42.W))
  val FmtSch_HeaderSrc_Blk3_Rt = Input(UInt(42.W))
  val FmtSch_HeaderSrc_Blk4_Rt = Input(UInt(42.W))
  val FmtSch_HeaderSrc_Blk5_Rt = Input(UInt(42.W))
  val FmtSch_HeaderSrc_Blk6_Rt = Input(UInt(42.W))
  val FmtSch_HeaderSrc_Blk7_Rt = Input(UInt(42.W))
  val FmtSch_IbtIndex_Blk0_Rt = Input(UInt(6.W))
  val FmtSch_IbtIndex_Blk1_Rt = Input(UInt(6.W))
  val FmtSch_IbtIndex_Blk2_Rt = Input(UInt(6.W))
  val FmtSch_IbtIndex_Blk3_Rt = Input(UInt(6.W))
  val FmtSch_IbtIndex_Blk4_Rt = Input(UInt(6.W))
  val FmtSch_IbtIndex_Blk5_Rt = Input(UInt(6.W))
  val FmtSch_IbtIndex_Blk6_Rt = Input(UInt(6.W))
  val FmtSch_IbtIndex_Blk7_Rt = Input(UInt(6.W))
  val FmtSch_ImpliedGfrRead_Blk0_Rt = Input(Bool())
  val FmtSch_ImpliedGfrRead_Blk1_Rt = Input(Bool())
  val FmtSch_ImpliedGfrRead_Blk2_Rt = Input(Bool())
  val FmtSch_ImpliedGfrRead_Blk3_Rt = Input(Bool())
  val FmtSch_ImpliedGfrRead_Blk4_Rt = Input(Bool())
  val FmtSch_ImpliedGfrRead_Blk5_Rt = Input(Bool())
  val FmtSch_ImpliedGfrRead_Blk6_Rt = Input(Bool())
  val FmtSch_ImpliedGfrRead_Blk7_Rt = Input(Bool())
  val FmtSch_ImpliedSrc_Blk0_Rt = Input(UInt(3.W))
  val FmtSch_ImpliedSrc_Blk1_Rt = Input(UInt(3.W))
  val FmtSch_ImpliedSrc_Blk2_Rt = Input(UInt(3.W))
  val FmtSch_ImpliedSrc_Blk3_Rt = Input(UInt(3.W))
  val FmtSch_ImpliedSrc_Blk4_Rt = Input(UInt(3.W))
  val FmtSch_ImpliedSrc_Blk5_Rt = Input(UInt(3.W))
  val FmtSch_ImpliedSrc_Blk6_Rt = Input(UInt(3.W))
  val FmtSch_ImpliedSrc_Blk7_Rt = Input(UInt(3.W))
  val FmtSch_IndirectTargetValid_Blk0_Rt = Input(Bool())
  val FmtSch_IndirectTargetValid_Blk1_Rt = Input(Bool())
  val FmtSch_IndirectTargetValid_Blk2_Rt = Input(Bool())
  val FmtSch_IndirectTargetValid_Blk3_Rt = Input(Bool())
  val FmtSch_IndirectTargetValid_Blk4_Rt = Input(Bool())
  val FmtSch_IndirectTargetValid_Blk5_Rt = Input(Bool())
  val FmtSch_IndirectTargetValid_Blk6_Rt = Input(Bool())
  val FmtSch_IndirectTargetValid_Blk7_Rt = Input(Bool())
  val FmtSch_InstructionValid_Blk0_Rt = Input(UInt(2.W))
  val FmtSch_InstructionValid_Blk1_Rt = Input(UInt(2.W))
  val FmtSch_InstructionValid_Blk2_Rt = Input(UInt(2.W))
  val FmtSch_InstructionValid_Blk3_Rt = Input(UInt(2.W))
  val FmtSch_InstructionValid_Blk4_Rt = Input(UInt(2.W))
  val FmtSch_InstructionValid_Blk5_Rt = Input(UInt(2.W))
  val FmtSch_InstructionValid_Blk6_Rt = Input(UInt(2.W))
  val FmtSch_InstructionValid_Blk7_Rt = Input(UInt(2.W))
  val FmtSch_JV0_Rt = Input(Bool())
  val FmtSch_JV1_Rt = Input(Bool())
  val FmtSch_JV2_Rt = Input(Bool())
  val FmtSch_JV3_Rt = Input(Bool())
  val FmtSch_JV4_Rt = Input(Bool())
  val FmtSch_JV5_Rt = Input(Bool())
  val FmtSch_JV6_Rt = Input(Bool())
  val FmtSch_JV7_Rt = Input(Bool())
  val FmtSch_LSAPLookupHit_Rt = Input(UInt(8.W))
  val FmtSch_LaCnt_Blk0_Rt = Input(UInt(2.W))
  val FmtSch_LaCnt_Blk1_Rt = Input(UInt(2.W))
  val FmtSch_LaCnt_Blk2_Rt = Input(UInt(2.W))
  val FmtSch_LaCnt_Blk3_Rt = Input(UInt(2.W))
  val FmtSch_LaCnt_Blk4_Rt = Input(UInt(2.W))
  val FmtSch_LaCnt_Blk5_Rt = Input(UInt(2.W))
  val FmtSch_LaCnt_Blk6_Rt = Input(UInt(2.W))
  val FmtSch_LaCnt_Blk7_Rt = Input(UInt(2.W))
  val FmtSch_LdIsInSlot1_Blk0_Rt = Input(Bool())
  val FmtSch_LdIsInSlot1_Blk1_Rt = Input(Bool())
  val FmtSch_LdIsInSlot1_Blk2_Rt = Input(Bool())
  val FmtSch_LdIsInSlot1_Blk3_Rt = Input(Bool())
  val FmtSch_LdIsInSlot1_Blk4_Rt = Input(Bool())
  val FmtSch_LdIsInSlot1_Blk5_Rt = Input(Bool())
  val FmtSch_LdIsInSlot1_Blk6_Rt = Input(Bool())
  val FmtSch_LdIsInSlot1_Blk7_Rt = Input(Bool())
  val FmtSch_LookupStoreDelta0_Rt = Input(UInt(6.W))
  val FmtSch_LookupStoreDelta1_Rt = Input(UInt(6.W))
  val FmtSch_LookupStoreDelta2_Rt = Input(UInt(6.W))
  val FmtSch_LookupStoreDelta3_Rt = Input(UInt(6.W))
  val FmtSch_LookupStoreDelta4_Rt = Input(UInt(6.W))
  val FmtSch_LookupStoreDelta5_Rt = Input(UInt(6.W))
  val FmtSch_LookupStoreDelta6_Rt = Input(UInt(6.W))
  val FmtSch_LookupStoreDelta7_Rt = Input(UInt(6.W))
  val FmtSch_MLD_Blk0_Rt = Input(UInt(2.W))
  val FmtSch_MLD_Blk1_Rt = Input(UInt(2.W))
  val FmtSch_MLD_Blk2_Rt = Input(UInt(2.W))
  val FmtSch_MLD_Blk3_Rt = Input(UInt(2.W))
  val FmtSch_MLD_Blk4_Rt = Input(UInt(2.W))
  val FmtSch_MLD_Blk5_Rt = Input(UInt(2.W))
  val FmtSch_MLD_Blk6_Rt = Input(UInt(2.W))
  val FmtSch_MLD_Blk7_Rt = Input(UInt(2.W))
  val FmtSch_MSV_Blk0_Rt = Input(UInt(2.W))
  val FmtSch_MSV_Blk1_Rt = Input(UInt(2.W))
  val FmtSch_MSV_Blk2_Rt = Input(UInt(2.W))
  val FmtSch_MSV_Blk3_Rt = Input(UInt(2.W))
  val FmtSch_MSV_Blk4_Rt = Input(UInt(2.W))
  val FmtSch_MSV_Blk5_Rt = Input(UInt(2.W))
  val FmtSch_MSV_Blk6_Rt = Input(UInt(2.W))
  val FmtSch_MSV_Blk7_Rt = Input(UInt(2.W))
  val FmtSch_NewSmm_Blk0_Rt = Input(Bool())
  val FmtSch_NewSmm_Blk1_Rt = Input(Bool())
  val FmtSch_NewSmm_Blk2_Rt = Input(Bool())
  val FmtSch_NewSmm_Blk3_Rt = Input(Bool())
  val FmtSch_NewSmm_Blk4_Rt = Input(Bool())
  val FmtSch_NewSmm_Blk5_Rt = Input(Bool())
  val FmtSch_NewSmm_Blk6_Rt = Input(Bool())
  val FmtSch_NewSmm_Blk7_Rt = Input(Bool())
  val FmtSch_NewSrm_Blk0_Rt = Input(Bool())
  val FmtSch_NewSrm_Blk1_Rt = Input(Bool())
  val FmtSch_NewSrm_Blk2_Rt = Input(Bool())
  val FmtSch_NewSrm_Blk3_Rt = Input(Bool())
  val FmtSch_NewSrm_Blk4_Rt = Input(Bool())
  val FmtSch_NewSrm_Blk5_Rt = Input(Bool())
  val FmtSch_NewSrm_Blk6_Rt = Input(Bool())
  val FmtSch_NewSrm_Blk7_Rt = Input(Bool())
  val FmtSch_NotEXOnly0_Rt = Input(Bool())
  val FmtSch_NotEXOnly1_Rt = Input(Bool())
  val FmtSch_NotEXOnly2_Rt = Input(Bool())
  val FmtSch_NotEXOnly3_Rt = Input(Bool())
  val FmtSch_NotEXOnly4_Rt = Input(Bool())
  val FmtSch_NotEXOnly5_Rt = Input(Bool())
  val FmtSch_NotEXOnly6_Rt = Input(Bool())
  val FmtSch_NotEXOnly7_Rt = Input(Bool())
  val FmtSch_PageCrossingStoreHit_Rt = Input(UInt(8.W))
  val FmtSch_PrefixSuffixCombinationIsUIBlk0_Rt = Input(UInt(2.W))
  val FmtSch_PrefixSuffixCombinationIsUIBlk1_Rt = Input(UInt(2.W))
  val FmtSch_PrefixSuffixCombinationIsUIBlk2_Rt = Input(UInt(2.W))
  val FmtSch_PrefixSuffixCombinationIsUIBlk3_Rt = Input(UInt(2.W))
  val FmtSch_PrefixSuffixCombinationIsUIBlk4_Rt = Input(UInt(2.W))
  val FmtSch_PrefixSuffixCombinationIsUIBlk5_Rt = Input(UInt(2.W))
  val FmtSch_PrefixSuffixCombinationIsUIBlk6_Rt = Input(UInt(2.W))
  val FmtSch_PrefixSuffixCombinationIsUIBlk7_Rt = Input(UInt(2.W))
  val FmtSch_PrefixValid_Blk0_Rt = Input(UInt(2.W))
  val FmtSch_PrefixValid_Blk1_Rt = Input(UInt(2.W))
  val FmtSch_PrefixValid_Blk2_Rt = Input(UInt(2.W))
  val FmtSch_PrefixValid_Blk3_Rt = Input(UInt(2.W))
  val FmtSch_PrefixValid_Blk4_Rt = Input(UInt(2.W))
  val FmtSch_PrefixValid_Blk5_Rt = Input(UInt(2.W))
  val FmtSch_PrefixValid_Blk6_Rt = Input(UInt(2.W))
  val FmtSch_PrefixValid_Blk7_Rt = Input(UInt(2.W))
  val FmtSch_ReadsNit_Blk0_Rt = Input(Bool())
  val FmtSch_ReadsNit_Blk1_Rt = Input(Bool())
  val FmtSch_ReadsNit_Blk2_Rt = Input(Bool())
  val FmtSch_ReadsNit_Blk3_Rt = Input(Bool())
  val FmtSch_ReadsNit_Blk4_Rt = Input(Bool())
  val FmtSch_ReadsNit_Blk5_Rt = Input(Bool())
  val FmtSch_ReadsNit_Blk6_Rt = Input(Bool())
  val FmtSch_ReadsNit_Blk7_Rt = Input(Bool())
  val FmtSch_ReadsSrtIndex_Blk0_Rt = Input(Bool())
  val FmtSch_ReadsSrtIndex_Blk1_Rt = Input(Bool())
  val FmtSch_ReadsSrtIndex_Blk2_Rt = Input(Bool())
  val FmtSch_ReadsSrtIndex_Blk3_Rt = Input(Bool())
  val FmtSch_ReadsSrtIndex_Blk4_Rt = Input(Bool())
  val FmtSch_ReadsSrtIndex_Blk5_Rt = Input(Bool())
  val FmtSch_ReadsSrtIndex_Blk6_Rt = Input(Bool())
  val FmtSch_ReadsSrtIndex_Blk7_Rt = Input(Bool())
  val FmtSch_RgipUpdate_Blk0_Rt = Input(Bool())
  val FmtSch_RgipUpdate_Blk1_Rt = Input(Bool())
  val FmtSch_RgipUpdate_Blk2_Rt = Input(Bool())
  val FmtSch_RgipUpdate_Blk3_Rt = Input(Bool())
  val FmtSch_RgipUpdate_Blk4_Rt = Input(Bool())
  val FmtSch_RgipUpdate_Blk5_Rt = Input(Bool())
  val FmtSch_RgipUpdate_Blk6_Rt = Input(Bool())
  val FmtSch_RgipUpdate_Blk7_Rt = Input(Bool())
  val FmtSch_SaCnt_Blk0_Rt = Input(UInt(2.W))
  val FmtSch_SaCnt_Blk1_Rt = Input(UInt(2.W))
  val FmtSch_SaCnt_Blk2_Rt = Input(UInt(2.W))
  val FmtSch_SaCnt_Blk3_Rt = Input(UInt(2.W))
  val FmtSch_SaCnt_Blk4_Rt = Input(UInt(2.W))
  val FmtSch_SaCnt_Blk5_Rt = Input(UInt(2.W))
  val FmtSch_SaCnt_Blk6_Rt = Input(UInt(2.W))
  val FmtSch_SaCnt_Blk7_Rt = Input(UInt(2.W))
  val FmtSch_SdSaCntBlk0_Rt = Input(UInt(12.W))
  val FmtSch_SdSaCntBlk1_Rt = Input(UInt(12.W))
  val FmtSch_SdSaCntBlk2_Rt = Input(UInt(12.W))
  val FmtSch_SdSaCntBlk3_Rt = Input(UInt(12.W))
  val FmtSch_SdSaCntBlk4_Rt = Input(UInt(12.W))
  val FmtSch_SdSaCntBlk5_Rt = Input(UInt(12.W))
  val FmtSch_SdSaCntBlk6_Rt = Input(UInt(12.W))
  val FmtSch_SdSaCntBlk7_Rt = Input(UInt(12.W))
  val FmtSch_SdSaCntValidBlk0_Rt = Input(UInt(2.W))
  val FmtSch_SdSaCntValidBlk1_Rt = Input(UInt(2.W))
  val FmtSch_SdSaCntValidBlk2_Rt = Input(UInt(2.W))
  val FmtSch_SdSaCntValidBlk3_Rt = Input(UInt(2.W))
  val FmtSch_SdSaCntValidBlk4_Rt = Input(UInt(2.W))
  val FmtSch_SdSaCntValidBlk5_Rt = Input(UInt(2.W))
  val FmtSch_SdSaCntValidBlk6_Rt = Input(UInt(2.W))
  val FmtSch_SdSaCntValidBlk7_Rt = Input(UInt(2.W))
  val FmtSch_Serialize_Blk0_Rt = Input(UInt(5.W))
  val FmtSch_Serialize_Blk1_Rt = Input(UInt(5.W))
  val FmtSch_Serialize_Blk2_Rt = Input(UInt(5.W))
  val FmtSch_Serialize_Blk3_Rt = Input(UInt(5.W))
  val FmtSch_Serialize_Blk4_Rt = Input(UInt(5.W))
  val FmtSch_Serialize_Blk5_Rt = Input(UInt(5.W))
  val FmtSch_Serialize_Blk6_Rt = Input(UInt(5.W))
  val FmtSch_Serialize_Blk7_Rt = Input(UInt(5.W))
  val FmtSch_SimdDtTypeQualifier_Blk0_Rt = Input(UInt(2.W))
  val FmtSch_SimdDtTypeQualifier_Blk1_Rt = Input(UInt(2.W))
  val FmtSch_SimdDtTypeQualifier_Blk2_Rt = Input(UInt(2.W))
  val FmtSch_SimdDtTypeQualifier_Blk3_Rt = Input(UInt(2.W))
  val FmtSch_SimdDtTypeQualifier_Blk4_Rt = Input(UInt(2.W))
  val FmtSch_SimdDtTypeQualifier_Blk5_Rt = Input(UInt(2.W))
  val FmtSch_SimdDtTypeQualifier_Blk6_Rt = Input(UInt(2.W))
  val FmtSch_SimdDtTypeQualifier_Blk7_Rt = Input(UInt(2.W))
  val FmtSch_SimdSrcTypeQualifier_Blk0_Rt = Input(UInt(2.W))
  val FmtSch_SimdSrcTypeQualifier_Blk1_Rt = Input(UInt(2.W))
  val FmtSch_SimdSrcTypeQualifier_Blk2_Rt = Input(UInt(2.W))
  val FmtSch_SimdSrcTypeQualifier_Blk3_Rt = Input(UInt(2.W))
  val FmtSch_SimdSrcTypeQualifier_Blk4_Rt = Input(UInt(2.W))
  val FmtSch_SimdSrcTypeQualifier_Blk5_Rt = Input(UInt(2.W))
  val FmtSch_SimdSrcTypeQualifier_Blk6_Rt = Input(UInt(2.W))
  val FmtSch_SimdSrcTypeQualifier_Blk7_Rt = Input(UInt(2.W))
  val FmtSch_SimdSrcType_Blk0_Rt = Input(UInt(12.W))
  val FmtSch_SimdSrcType_Blk1_Rt = Input(UInt(12.W))
  val FmtSch_SimdSrcType_Blk2_Rt = Input(UInt(12.W))
  val FmtSch_SimdSrcType_Blk3_Rt = Input(UInt(12.W))
  val FmtSch_SimdSrcType_Blk4_Rt = Input(UInt(12.W))
  val FmtSch_SimdSrcType_Blk5_Rt = Input(UInt(12.W))
  val FmtSch_SimdSrcType_Blk6_Rt = Input(UInt(12.W))
  val FmtSch_SimdSrcType_Blk7_Rt = Input(UInt(12.W))
  val FmtSch_Smm_Blk0_Rt = Input(Bool())
  val FmtSch_Smm_Blk1_Rt = Input(Bool())
  val FmtSch_Smm_Blk2_Rt = Input(Bool())
  val FmtSch_Smm_Blk3_Rt = Input(Bool())
  val FmtSch_Smm_Blk4_Rt = Input(Bool())
  val FmtSch_Smm_Blk5_Rt = Input(Bool())
  val FmtSch_Smm_Blk6_Rt = Input(Bool())
  val FmtSch_Smm_Blk7_Rt = Input(Bool())
  val FmtSch_Srm_Blk0_Rt = Input(Bool())
  val FmtSch_Srm_Blk1_Rt = Input(Bool())
  val FmtSch_Srm_Blk2_Rt = Input(Bool())
  val FmtSch_Srm_Blk3_Rt = Input(Bool())
  val FmtSch_Srm_Blk4_Rt = Input(Bool())
  val FmtSch_Srm_Blk5_Rt = Input(Bool())
  val FmtSch_Srm_Blk6_Rt = Input(Bool())
  val FmtSch_Srm_Blk7_Rt = Input(Bool())
  val FmtSch_Tid_B2 = Input(Bool())
  val FmtSch_TwoCycleBlock_Blk0_Rt = Input(Bool())
  val FmtSch_TwoCycleBlock_Blk1_Rt = Input(Bool())
  val FmtSch_TwoCycleBlock_Blk2_Rt = Input(Bool())
  val FmtSch_TwoCycleBlock_Blk3_Rt = Input(Bool())
  val FmtSch_TwoCycleBlock_Blk4_Rt = Input(Bool())
  val FmtSch_TwoCycleBlock_Blk5_Rt = Input(Bool())
  val FmtSch_TwoCycleBlock_Blk6_Rt = Input(Bool())
  val FmtSch_TwoCycleBlock_Blk7_Rt = Input(Bool())
  val FmtSch_TwoPortBlock_Blk0_Rt = Input(Bool())
  val FmtSch_TwoPortBlock_Blk1_Rt = Input(Bool())
  val FmtSch_TwoPortBlock_Blk2_Rt = Input(Bool())
  val FmtSch_TwoPortBlock_Blk3_Rt = Input(Bool())
  val FmtSch_TwoPortBlock_Blk4_Rt = Input(Bool())
  val FmtSch_TwoPortBlock_Blk5_Rt = Input(Bool())
  val FmtSch_TwoPortBlock_Blk6_Rt = Input(Bool())
  val FmtSch_TwoPortBlock_Blk7_Rt = Input(Bool())
  val FmtSch_ZEU64_Blk0_Rt = Input(UInt(2.W))
  val FmtSch_ZEU64_Blk1_Rt = Input(UInt(2.W))
  val FmtSch_ZEU64_Blk2_Rt = Input(UInt(2.W))
  val FmtSch_ZEU64_Blk3_Rt = Input(UInt(2.W))
  val FmtSch_ZEU64_Blk4_Rt = Input(UInt(2.W))
  val FmtSch_ZEU64_Blk5_Rt = Input(UInt(2.W))
  val FmtSch_ZEU64_Blk6_Rt = Input(UInt(2.W))
  val FmtSch_ZEU64_Blk7_Rt = Input(UInt(2.W))
  val IfuExc_PredictedTargetOrSRGIP0_Eb = Input(UInt(49.W))
  val IfuExc_PredictedTargetOrSRGIP1_Eb = Input(UInt(49.W))
  val IfuExc_PredictedTargetOrSRGIP2_Eb = Input(UInt(49.W))
  val IfuExc_PredictedTargetOrSRGIP3_Eb = Input(UInt(49.W))
  val IfuSch_ImcNipfPcT0 = Input(UInt(30.W))
  val IfuSch_ImcNipfPcT1 = Input(UInt(30.W))
  val IfuSch_ImcValidT0 = Input(Bool())
  val IfuSch_ImcValidT1 = Input(Bool())
  val IfuSch_NipfValidT0 = Input(Bool())
  val IfuSch_NipfValidT1 = Input(Bool())
  val IfuSch_PendingClbInsT0 = Input(Bool())
  val IfuSch_PendingClbInsT1 = Input(Bool())
  val IfuSch_UnresolvedGBrnExceptionT0 = Input(Bool())
  val IfuSch_UnresolvedGBrnExceptionT1 = Input(Bool())
  val IfuSch_UnresolvedGBrnExceptionTypeT0 = Input(UInt(2.W))
  val IfuSch_UnresolvedGBrnExceptionTypeT1 = Input(UInt(2.W))
  val IfuSch_UnresolvedGBrnInstrTypeT0 = Input(UInt(2.W))
  val IfuSch_UnresolvedGBrnInstrTypeT1 = Input(UInt(2.W))
  val IfuSch_UnresolvedGBrnValidT0 = Input(Bool())
  val IfuSch_UnresolvedGBrnValidT1 = Input(Bool())
  val L2Sch_AmcXcpnReqT0 = Input(Bool())
  val L2Sch_AmcXcpnReqT1 = Input(Bool())
  val LsqExc_LdData0_Eb = Input(UInt(64.W))
  val LsqExc_LdData1_Eb = Input(UInt(64.W))
  val LsqExc_LdData2_Eb = Input(UInt(64.W))
  val LsqExc_LdData3_Eb = Input(UInt(64.W))
  val LsqExc_LdPredCancel0_Eb = Input(Bool())
  val LsqExc_LdPredCancel1_Eb = Input(Bool())
  val LsqExc_LdPredCancel2_Eb = Input(Bool())
  val LsqExc_LdPredCancel3_Eb = Input(Bool())
  val LsqRf_CommitStallT0 = Input(Bool())
  val LsqRf_CommitStallT1 = Input(Bool())
  val LsqRf_PartialCmtBlockNumT0_feedthru0 = Input(UInt(8.W))
  val LsqRf_PartialCmtBlockNumT1_feedthru0 = Input(UInt(8.W))
  val LsqRf_PartialCmtBlockVldT0_feedthru0 = Input(Bool())
  val LsqRf_PartialCmtBlockVldT1_feedthru0 = Input(Bool())
  val LsqSch_AspecXcpT0 = Input(Bool())
  val LsqSch_AspecXcpT1 = Input(Bool())
  val LsqSch_CommitStallT0 = Input(Bool())
  val LsqSch_CommitStallT1 = Input(Bool())
  val LsqSch_DataReadyQid0 = Input(UInt(7.W))
  val LsqSch_DataReadyQid1 = Input(UInt(7.W))
  val LsqSch_DataReadyQid2 = Input(UInt(7.W))
  val LsqSch_DataReadyTid0 = Input(Bool())
  val LsqSch_DataReadyTid1 = Input(Bool())
  val LsqSch_DataReadyTid2 = Input(Bool())
  val LsqSch_DataReadyVld0 = Input(Bool())
  val LsqSch_DataReadyVld1 = Input(Bool())
  val LsqSch_DataReadyVld2 = Input(Bool())
  val LsqSch_DfsdRetQid0T0 = Input(UInt(7.W))
  val LsqSch_DfsdRetQid0T1 = Input(UInt(7.W))
  val LsqSch_DfsdRetQid1T0 = Input(UInt(7.W))
  val LsqSch_DfsdRetQid1T1 = Input(UInt(7.W))
  val LsqSch_DfsdRetQid2T0 = Input(UInt(7.W))
  val LsqSch_DfsdRetQid2T1 = Input(UInt(7.W))
  val LsqSch_DfsdRetQid3T0 = Input(UInt(7.W))
  val LsqSch_DfsdRetQid3T1 = Input(UInt(7.W))
  val LsqSch_DfsdRetVal0T0 = Input(Bool())
  val LsqSch_DfsdRetVal0T1 = Input(Bool())
  val LsqSch_DfsdRetVal1T0 = Input(Bool())
  val LsqSch_DfsdRetVal1T1 = Input(Bool())
  val LsqSch_DfsdRetVal2T0 = Input(Bool())
  val LsqSch_DfsdRetVal2T1 = Input(Bool())
  val LsqSch_DfsdRetVal3T0 = Input(Bool())
  val LsqSch_DfsdRetVal3T1 = Input(Bool())
  val LsqSch_L1MissExcPortHi_Dd = Input(UInt(8.W))
  val LsqSch_L1MissExcPortLo_Dd = Input(UInt(8.W))
  val LsqSch_L1TpMissExcPortHi_Dd = Input(UInt(8.W))
  val LsqSch_L1TpMissExcPortLo_Dd = Input(UInt(8.W))
  val LsqSch_L2TpMissExcPortHi_Ud = Input(UInt(8.W))
  val LsqSch_L2TpMissExcPortLo_Ud = Input(UInt(8.W))
  val LsqSch_LoadCreditCntT0 = Input(UInt(4.W))
  val LsqSch_LoadCreditCntT1 = Input(UInt(4.W))
  val LsqSch_MemMispredictSchQIdxT0 = Input(UInt(8.W))
  val LsqSch_MemMispredictSchQIdxT1 = Input(UInt(8.W))
  val LsqSch_MemMispredictT0Vld = Input(Bool())
  val LsqSch_MemMispredictT1Vld = Input(Bool())
  val LsqSch_OldestBlockStatusT0 = Input(UInt(18.W))
  val LsqSch_OldestBlockStatusT1 = Input(UInt(18.W))
  val LsqSch_PartialCmtBlockNumT0 = Input(UInt(8.W))
  val LsqSch_PartialCmtBlockNumT1 = Input(UInt(8.W))
  val LsqSch_PartialCmtBlockVldT0 = Input(Bool())
  val LsqSch_PartialCmtBlockVldT1 = Input(Bool())
  val LsqSch_SRBDone = Input(UInt(2.W))
  val LsqSch_SrbFullForException = Input(UInt(2.W))
  val LsqSch_StatusBlockIdT0_Cm = Input(Bool())
  val LsqSch_StatusBlockIdT1_Cm = Input(Bool())
  val LsqSch_StatusBlockNumT0_Cm = Input(UInt(8.W))
  val LsqSch_StatusBlockNumT1_Cm = Input(UInt(8.W))
  val LsqSch_StatusProblemVldT0_Cm = Input(Bool())
  val LsqSch_StatusProblemVldT1_Cm = Input(Bool())
  val LsqSch_StatusXcpNumT0_Cm = Input(UInt(6.W))
  val LsqSch_StatusXcpNumT1_Cm = Input(UInt(6.W))
  val LsqSch_StoreCreditCntT0 = Input(UInt(3.W))
  val LsqSch_StoreCreditCntT1 = Input(UInt(3.W))
  val LsqSch_XcpCauseT0 = Input(UInt(3.W))
  val LsqSch_XcpCauseT1 = Input(UInt(3.W))
  val MmuDbg_CIDR0 = Input(UInt(32.W))
  val MmuDbg_CIDR1 = Input(UInt(32.W))
  val MmuExc_DR0_CMXE_T0 = Input(Bool())
  val MmuExc_DR0_CMXE_T1 = Input(Bool())
  val MmuExc_DR0_PPALLE_T0 = Input(Bool())
  val MmuExc_DR0_PPALLE_T1 = Input(Bool())
  val MmuExc_DR0_RBXE_T0 = Input(Bool())
  val MmuExc_DR0_RBXE_T1 = Input(Bool())
  val MmuExc_GSCTLR_ELES_T0 = Input(UInt(4.W))
  val MmuExc_GSCTLR_ELES_T1 = Input(UInt(4.W))
  val MmuExc_NSCTLR_AC_T0 = Input(Bool())
  val MmuExc_NSCTLR_AC_T1 = Input(Bool())
  val MmuExc_NSCTLR_NEES_T0 = Input(Bool())
  val MmuExc_NSCTLR_NEES_T1 = Input(Bool())
  val MmuExc_SCTLR_A_T0 = Input(Bool())
  val MmuExc_SCTLR_A_T1 = Input(Bool())
  val MmuExc_SCTLR_SA_T0 = Input(Bool())
  val MmuExc_SCTLR_SA_T1 = Input(Bool())
  val MmuSch_DR0_DisDenorm_T0 = Input(Bool())
  val MmuSch_DR0_DisDenorm_T1 = Input(Bool())
  val MmuSch_DR0_T0_SIDE = Input(Bool())
  val MmuSch_DR0_T1_SIDE = Input(Bool())
  val MmuSch_DR1_EAE = Input(Bool())
  val MmuSch_DR1_ECE = Input(Bool())
  val MmuSch_DR1_EPE = Input(Bool())
  val MmuSch_DR1_STOP0 = Input(Bool())
  val MmuSch_DR1_STOP1 = Input(Bool())
  val MmuSch_HCR_EL2_T0_AMO = Input(Bool())
  val MmuSch_HCR_EL2_T0_FMO = Input(Bool())
  val MmuSch_HCR_EL2_T0_IMO = Input(Bool())
  val MmuSch_HCR_EL2_T0_TGE = Input(Bool())
  val MmuSch_HCR_EL2_T1_AMO = Input(Bool())
  val MmuSch_HCR_EL2_T1_FMO = Input(Bool())
  val MmuSch_HCR_EL2_T1_IMO = Input(Bool())
  val MmuSch_HCR_EL2_T1_TGE = Input(Bool())
  val MmuSch_SR_GSCTLR_WFEAT0 = Input(UInt(2.W))
  val MmuSch_SR_GSCTLR_WFEAT1 = Input(UInt(2.W))
  val MmuSch_SR_GSCTLR_WFIAT0 = Input(UInt(2.W))
  val MmuSch_SR_GSCTLR_WFIAT1 = Input(UInt(2.W))
  val MmuSch_SR_NSCTLR_SCMT0 = Input(Bool())
  val MmuSch_SR_NSCTLR_SCMT1 = Input(Bool())
  val MmuSch_SR_NSCTLR_WFIGWET0 = Input(Bool())
  val MmuSch_SR_NSCTLR_WFIGWET1 = Input(Bool())
  val MmuSch_SrReqAddr = Input(UInt(14.W))
  val MmuSch_SrReqCmd = Input(UInt(2.W))
  val MmuSch_SrReqData = Input(UInt(64.W))
  val MmuSch_SrReqEe = Input(Bool())
  val MmuSch_SrReqException = Input(UInt(3.W))
  val MmuSch_SrReqSrc = Input(Bool())
  val MmuSch_SrReqTid = Input(UInt(2.W))
  val MmuSch_SrReqVa12 = Input(Bool())
  val MmuSch_SrReqVld = Input(Bool())
  val MmuSch_SrReqWr64 = Input(Bool())
  val Mmu_CfdbrSctdT0 = Input(Bool())
  val Mmu_CfdbrSctdT1 = Input(Bool())
  val Mmu_CfdbrSrtdT0 = Input(Bool())
  val Mmu_CfdbrSrtdT1 = Input(Bool())
  val Mmu_GSCTLR_EL10SS_T0 = Input(Bool())
  val Mmu_GSCTLR_EL10SS_T1 = Input(Bool())
  val Mmu_GSCTLR_ELES_T0 = Input(UInt(4.W))
  val Mmu_GSCTLR_ELES_T1 = Input(UInt(4.W))
  val NcuSch_IdleT0 = Input(Bool())
  val NcuSch_IdleT1 = Input(Bool())
  val Pmu_EnableT0 = Input(Bool())
  val Pmu_EnableT1 = Input(Bool())
  val RcExc_ResetT0 = Input(Bool())
  val RcExc_ResetT1 = Input(Bool())
  val RcRf_ResetT0 = Input(Bool())
  val RcRf_ResetT1 = Input(Bool())
  val RcSch_POResetT0 = Input(Bool())
  val RcSch_POResetT1 = Input(Bool())
  val RcSch_PmrAcquireOk = Input(Bool())
  val RcSch_ResetT0 = Input(Bool())
  val RcSch_ResetT1 = Input(Bool())
  val RcSch_ThreadEnableT0 = Input(Bool())
  val RcSch_ThreadEnableT1 = Input(Bool())
  val RcSsv_ResetT0 = Input(Bool())
  val RcSsv_ResetT1 = Input(Bool())
  val RcSsv_ThreadEnableT0 = Input(Bool())
  val RcSsv_ThreadEnableT1 = Input(Bool())
  val ResetBist = Input(Bool())
  val RfClkEn = Input(Bool())
  val SchClkEn = Input(Bool())
  val Sch_PurgeEndBnum = Input(UInt(8.W))
  val Sch_PurgeWrap = Input(Bool())
  val SsvClkEn = Input(Bool())
  val TstBistControllerSel_Rf = Input(UInt(3.W))
  val TstBistModeSel_Rf = Input(UInt(4.W))
  val TstCcScanEnable = Input(Bool())
  val TstCcScanIn = Input(Bool())
  val TstCompBypass = Input(Bool())
  val TstCompClk = Input(Bool())
  val TstCompLpShiftEn = Input(Bool())
  val TstCompSingleBypassChain = Input(Bool())
  val TstCompUpdate = Input(Bool())
  val TstGatedClkEn = Input(Bool())
  val TstGatedClkEnMem = Input(Bool())
  val TstMbistEn = Input(Bool())
  val TstScanEnable = Input(Bool())
  val TstScanInExc = Input(UInt(2.W))
  val TstScanInRf = Input(UInt(2.W))
  val TstScanInSch = Input(UInt(2.W))
  val TstScanInSsv = Input(UInt(2.W))
  val TstScanMode = Input(Bool())
  val TstScanModeMem = Input(Bool())
  val TstSerialIfLoadEn_Rf = Input(Bool())
  val TstSerialIfRegEn_Rf = Input(UInt(5.W))
  val master_clk = Input(Clock())
  val BistBitmapValid_Rf = Output(Bool())
  val BistEnd_Rf_Rf1Exe = Output(Bool())
  val BistEnd_Rf_Rf1Ret = Output(Bool())
  val BistEnd_Rf_Rf2 = Output(Bool())
  val BistResultRf1Exe = Output(Bool())
  val BistResultRf1Ret = Output(Bool())
  val BistResultRf2 = Output(Bool())
  val BistSerialEnPadOut = Output(Bool())
  val BistSerialOutPad_Rf_FeedTh = Output(Bool())
  val EmbLsq_ClrGvaT0_Ex = Output(Bool())
  val EmbLsq_ClrGvaT1_Ex = Output(Bool())
  val EmbLsq_ClrTypeT0_Ex = Output(UInt(2.W))
  val EmbLsq_ClrTypeT1_Ex = Output(UInt(2.W))
  val EmbLsq_ClrVldT0_Ex = Output(Bool())
  val EmbLsq_ClrVldT1_Ex = Output(Bool())
  val EmbLsq_La0_Ex = Output(UInt(49.W))
  val EmbLsq_La1_Ex = Output(UInt(49.W))
  val EmbLsq_La2_Ex = Output(UInt(49.W))
  val EmbLsq_La3_Ex = Output(UInt(49.W))
  val EmbLsq_LaBlockId_Eb = Output(UInt(4.W))
  val EmbLsq_LaBlockNum0_Eb = Output(UInt(8.W))
  val EmbLsq_LaBlockNum1_Eb = Output(UInt(8.W))
  val EmbLsq_LaBlockNum2_Eb = Output(UInt(8.W))
  val EmbLsq_LaBlockNum3_Eb = Output(UInt(8.W))
  val EmbLsq_LaBlockTid_Eb = Output(UInt(4.W))
  val EmbLsq_LaBlockWrap_Eb = Output(UInt(4.W))
  val EmbLsq_LaCancel_Ex = Output(UInt(4.W))
  val EmbLsq_LaCmd0_Eb = Output(UInt(5.W))
  val EmbLsq_LaCmd1_Eb = Output(UInt(5.W))
  val EmbLsq_LaCmd2_Eb = Output(UInt(5.W))
  val EmbLsq_LaCmd3_Eb = Output(UInt(5.W))
  val EmbLsq_LaExcPortId0_Eb = Output(UInt(3.W))
  val EmbLsq_LaExcPortId1_Eb = Output(UInt(3.W))
  val EmbLsq_LaExcPortId2_Eb = Output(UInt(3.W))
  val EmbLsq_LaExcPortId3_Eb = Output(UInt(3.W))
  val EmbLsq_LaGvaVld_Eb = Output(UInt(4.W))
  val EmbLsq_LaHashPc0_Eb = Output(UInt(16.W))
  val EmbLsq_LaHashPc1_Eb = Output(UInt(16.W))
  val EmbLsq_LaHashPc2_Eb = Output(UInt(16.W))
  val EmbLsq_LaHashPc3_Eb = Output(UInt(16.W))
  val EmbLsq_LaHi0_Dt = Output(UInt(15.W))
  val EmbLsq_LaHi1_Dt = Output(UInt(15.W))
  val EmbLsq_LaHi2_Dt = Output(UInt(15.W))
  val EmbLsq_LaHi3_Dt = Output(UInt(15.W))
  val EmbLsq_LaLsapHitVld_Eb = Output(UInt(4.W))
  val EmbLsq_LaMidTag0_Eb = Output(UInt(3.W))
  val EmbLsq_LaMidTag1_Eb = Output(UInt(3.W))
  val EmbLsq_LaMidTag2_Eb = Output(UInt(3.W))
  val EmbLsq_LaMidTag3_Eb = Output(UInt(3.W))
  val EmbLsq_LaOpSize0_Eb = Output(UInt(2.W))
  val EmbLsq_LaOpSize1_Eb = Output(UInt(2.W))
  val EmbLsq_LaOpSize2_Eb = Output(UInt(2.W))
  val EmbLsq_LaOpSize3_Eb = Output(UInt(2.W))
  val EmbLsq_LaQid0_Eb = Output(UInt(7.W))
  val EmbLsq_LaQid1_Eb = Output(UInt(7.W))
  val EmbLsq_LaQid2_Eb = Output(UInt(7.W))
  val EmbLsq_LaQid3_Eb = Output(UInt(7.W))
  val EmbLsq_LaS2Imm0_Ex = Output(UInt(8.W))
  val EmbLsq_LaS2Imm1_Ex = Output(UInt(8.W))
  val EmbLsq_LaS2Imm2_Ex = Output(UInt(8.W))
  val EmbLsq_LaS2Imm3_Ex = Output(UInt(8.W))
  val EmbLsq_LaSimdVld0_Eb = Output(UInt(2.W))
  val EmbLsq_LaSimdVld1_Eb = Output(UInt(2.W))
  val EmbLsq_LaSimdVld2_Eb = Output(UInt(2.W))
  val EmbLsq_LaSimdVld3_Eb = Output(UInt(2.W))
  val EmbLsq_LaSmmVld0_Eb = Output(Bool())
  val EmbLsq_LaSmmVld1_Eb = Output(Bool())
  val EmbLsq_LaSmmVld2_Eb = Output(Bool())
  val EmbLsq_LaSmmVld3_Eb = Output(Bool())
  val EmbLsq_LaSmmVld_Eb = Output(UInt(4.W))
  val EmbLsq_LaValid_Eb = Output(UInt(4.W))
  val EmbLsq_LaXcAl_Ex = Output(UInt(4.W))
  val EmbLsq_LpSaBnum0_Eb = Output(UInt(8.W))
  val EmbLsq_LpSaBnum1_Eb = Output(UInt(8.W))
  val EmbLsq_LpSaBnum2_Eb = Output(UInt(8.W))
  val EmbLsq_LpSaBnum3_Eb = Output(UInt(8.W))
  val EmbLsq_LpSaQid0_Eb = Output(UInt(10.W))
  val EmbLsq_LpSaQid1_Eb = Output(UInt(10.W))
  val EmbLsq_LpSaQid2_Eb = Output(UInt(10.W))
  val EmbLsq_LpSaQid3_Eb = Output(UInt(10.W))
  val EmbLsq_LpSaValid_Eb = Output(UInt(4.W))
  val EmbLsq_LpSaWrap_Eb = Output(UInt(4.W))
  val EmbLsq_Sa0_Ex = Output(UInt(49.W))
  val EmbLsq_Sa1_Ex = Output(UInt(49.W))
  val EmbLsq_Sa2_Ex = Output(UInt(49.W))
  val EmbLsq_Sa3_Ex = Output(UInt(49.W))
  val EmbLsq_SaBlockId_Eb = Output(UInt(4.W))
  val EmbLsq_SaBlockNum0_Eb = Output(UInt(8.W))
  val EmbLsq_SaBlockNum1_Eb = Output(UInt(8.W))
  val EmbLsq_SaBlockNum2_Eb = Output(UInt(8.W))
  val EmbLsq_SaBlockNum3_Eb = Output(UInt(8.W))
  val EmbLsq_SaBlockTid_Eb = Output(UInt(4.W))
  val EmbLsq_SaBlockWrap_Eb = Output(UInt(4.W))
  val EmbLsq_SaCancel_Ex = Output(UInt(4.W))
  val EmbLsq_SaCmd0_Eb = Output(UInt(5.W))
  val EmbLsq_SaCmd1_Eb = Output(UInt(5.W))
  val EmbLsq_SaCmd2_Eb = Output(UInt(5.W))
  val EmbLsq_SaCmd3_Eb = Output(UInt(5.W))
  val EmbLsq_SaForceAc0_Eb = Output(Bool())
  val EmbLsq_SaForceAc1_Eb = Output(Bool())
  val EmbLsq_SaForceAc2_Eb = Output(Bool())
  val EmbLsq_SaForceAc3_Eb = Output(Bool())
  val EmbLsq_SaGvaVld_Eb = Output(UInt(4.W))
  val EmbLsq_SaHashPc0_Eb = Output(UInt(16.W))
  val EmbLsq_SaHashPc1_Eb = Output(UInt(16.W))
  val EmbLsq_SaHashPc2_Eb = Output(UInt(16.W))
  val EmbLsq_SaHashPc3_Eb = Output(UInt(16.W))
  val EmbLsq_SaHi0_Dt = Output(UInt(15.W))
  val EmbLsq_SaHi1_Dt = Output(UInt(15.W))
  val EmbLsq_SaHi2_Dt = Output(UInt(15.W))
  val EmbLsq_SaHi3_Dt = Output(UInt(15.W))
  val EmbLsq_SaMidTag0_Eb = Output(UInt(3.W))
  val EmbLsq_SaMidTag1_Eb = Output(UInt(3.W))
  val EmbLsq_SaMidTag2_Eb = Output(UInt(3.W))
  val EmbLsq_SaMidTag3_Eb = Output(UInt(3.W))
  val EmbLsq_SaOpSize0_Eb = Output(UInt(2.W))
  val EmbLsq_SaOpSize1_Eb = Output(UInt(2.W))
  val EmbLsq_SaOpSize2_Eb = Output(UInt(2.W))
  val EmbLsq_SaOpSize3_Eb = Output(UInt(2.W))
  val EmbLsq_SaPcsHit0_Eb = Output(Bool())
  val EmbLsq_SaPcsHit1_Eb = Output(Bool())
  val EmbLsq_SaPcsHit2_Eb = Output(Bool())
  val EmbLsq_SaPcsHit3_Eb = Output(Bool())
  val EmbLsq_SaQid0_Eb = Output(UInt(7.W))
  val EmbLsq_SaQid1_Eb = Output(UInt(7.W))
  val EmbLsq_SaQid2_Eb = Output(UInt(7.W))
  val EmbLsq_SaQid3_Eb = Output(UInt(7.W))
  val EmbLsq_SaSmmVld_Eb = Output(UInt(4.W))
  val EmbLsq_SaValid_Eb = Output(UInt(4.W))
  val EmbLsq_SaXcAl_Ex = Output(UInt(4.W))
  val EmbLsq_Sd0_Dt = Output(UInt(64.W))
  val EmbLsq_Sd1_Dt = Output(UInt(64.W))
  val EmbLsq_Sd2_Dt = Output(UInt(64.W))
  val EmbLsq_Sd3_Dt = Output(UInt(64.W))
  val EmbLsq_SdBlockId_Eb = Output(UInt(4.W))
  val EmbLsq_SdClkEn_Eb = Output(Bool())
  val EmbLsq_SdQid0_Eb = Output(UInt(7.W))
  val EmbLsq_SdQid1_Eb = Output(UInt(7.W))
  val EmbLsq_SdQid2_Eb = Output(UInt(7.W))
  val EmbLsq_SdQid3_Eb = Output(UInt(7.W))
  val EmbLsq_SdSchQIdx0_Eb = Output(UInt(8.W))
  val EmbLsq_SdSchQIdx1_Eb = Output(UInt(8.W))
  val EmbLsq_SdSchQIdx2_Eb = Output(UInt(8.W))
  val EmbLsq_SdSchQIdx3_Eb = Output(UInt(8.W))
  val EmbLsq_SdTid_Eb = Output(UInt(4.W))
  val EmbLsq_SdValid_Eb = Output(UInt(4.W))
  val ExcDbg_ClearEventRcvedT0 = Output(Bool())
  val ExcDbg_ClearEventRcvedT1 = Output(Bool())
  val ExcDbg_EventRcvedT0 = Output(Bool())
  val ExcDbg_EventRcvedT1 = Output(Bool())
  val ExcDbg_GaexWfetT0 = Output(Bool())
  val ExcDbg_GaexWfetT1 = Output(Bool())
  val ExcDbg_GaexWfitT0 = Output(Bool())
  val ExcDbg_GaexWfitT1 = Output(Bool())
  val ExcDbg_PswNesT0 = Output(Bool())
  val ExcDbg_PswNesT1 = Output(Bool())
  val ExcDbg_WFEKillT0 = Output(Bool())
  val ExcDbg_WFEKillT1 = Output(Bool())
  val ExcFmt_DenTid_Dd = Output(Bool())
  val ExcFmt_DenVld_Dd = Output(Bool())
  val ExcFmt_Flush = Output(UInt(2.W))
  val ExcFmt_PswNesT0 = Output(Bool())
  val ExcFmt_PswNesT1 = Output(Bool())
  val ExcIfu_ClbIns_Dd = Output(Bool())
  val ExcIfu_FeInstrTid_Dd = Output(Bool())
  val ExcIfu_GrasFlush_Dd = Output(Bool())
  val ExcIfu_PrflBrn_Dd = Output(Bool())
  val ExcIfu_PswCpmT0 = Output(UInt(2.W))
  val ExcIfu_PswCpmT1 = Output(UInt(2.W))
  val ExcIfu_PswGelT0 = Output(UInt(2.W))
  val ExcIfu_PswGelT1 = Output(UInt(2.W))
  val ExcIfu_PswNasT0 = Output(Bool())
  val ExcIfu_PswNasT1 = Output(Bool())
  val ExcIfu_PswNesT0 = Output(Bool())
  val ExcIfu_PswNesT1 = Output(Bool())
  val ExcIfu_PswNnsT0 = Output(Bool())
  val ExcIfu_PswNnsT1 = Output(Bool())
  val ExcIfu_PurgeReq_Dd = Output(Bool())
  val ExcIfu_PurgeTid_Dd = Output(Bool())
  val ExcIfu_RedirectBranchMispredict_Dd = Output(Bool())
  val ExcIfu_RedirectBrnMisOrIntRtn_Dd = Output(Bool())
  val ExcIfu_RedirectDirection_Dd = Output(Bool())
  val ExcIfu_RedirectDispSmall_Dd = Output(Bool())
  val ExcIfu_RedirectEnterWfeWfi_Dd = Output(Bool())
  val ExcIfu_RedirectExceptionTaken_Dd = Output(Bool())
  val ExcIfu_RedirectGBrnRtn_Dd = Output(Bool())
  val ExcIfu_RedirectGuestBranch_Dd = Output(Bool())
  val ExcIfu_RedirectGvaOrNva_Dd = Output(UInt(49.W))
  val ExcIfu_RedirectIbtIndex_Dd = Output(UInt(6.W))
  val ExcIfu_RedirectIndirectBranch_Dd = Output(Bool())
  val ExcIfu_RedirectNvaForGBrnRtnOrNBrnValid_Dd = Output(Bool())
  val ExcIfu_RedirectNvaForGBrnRtnOrNBrn_Dd = Output(UInt(30.W))
  val ExcIfu_RedirectPCFromExc_Dd = Output(Bool())
  val ExcIfu_RedirectPCSelExc_Dd = Output(Bool())
  val ExcIfu_RedirectTid_Dd = Output(Bool())
  val ExcIfu_RedirectTypeX_Dd = Output(Bool())
  val ExcIfu_RedirectValid_Dd = Output(Bool())
  val ExcL2_PurgeReq = Output(Bool())
  val ExcL2_PurgeStartIdx = Output(UInt(8.W))
  val ExcL2_PurgeTid = Output(Bool())
  val ExcLsq_BlkHasProbT0_Dt = Output(UInt(8.W))
  val ExcLsq_BlkHasProbT1_Dt = Output(UInt(8.W))
  val ExcLsq_ClrExGva_Dt = Output(UInt(2.W))
  val ExcLsq_ClrExValid_Dt = Output(UInt(2.W))
  val ExcLsq_FlushPointQIdxT0_Dt = Output(UInt(8.W))
  val ExcLsq_FlushPointQIdxT1_Dt = Output(UInt(8.W))
  val ExcLsq_FlushPointVldT0_Dt = Output(Bool())
  val ExcLsq_FlushPointVldT1_Dt = Output(Bool())
  val ExcMem_PswAseT0 = Output(Bool())
  val ExcMem_PswAseT1 = Output(Bool())
  val ExcMem_PswGelT0 = Output(UInt(2.W))
  val ExcMem_PswGelT1 = Output(UInt(2.W))
  val ExcMem_PswNasT0 = Output(Bool())
  val ExcMem_PswNasT1 = Output(Bool())
  val ExcMem_PswNesT0 = Output(Bool())
  val ExcMem_PswNesT1 = Output(Bool())
  val ExcMem_PswNnsT0 = Output(Bool())
  val ExcMem_PswNnsT1 = Output(Bool())
  val ExcMem_PurgeForException = Output(Bool())
  val ExcMem_PurgeReq = Output(Bool())
  val ExcMem_PurgeStartIdx = Output(UInt(8.W))
  val ExcMem_PurgeTid = Output(Bool())
  val ExcPmu_br_cpredT0 = Output(UInt(4.W))
  val ExcPmu_br_cpredT1 = Output(UInt(4.W))
  val ExcPmu_commit_execT0 = Output(UInt(4.W))
  val ExcPmu_commit_execT1 = Output(UInt(4.W))
  val ExcPmu_gbr_execT0 = Output(UInt(4.W))
  val ExcPmu_gbr_execT1 = Output(UInt(4.W))
  val ExcPmu_ind_br_execT0 = Output(UInt(4.W))
  val ExcPmu_ind_br_execT1 = Output(UInt(4.W))
  val ExcPmu_inst_execT0 = Output(UInt(5.W))
  val ExcPmu_inst_execT1 = Output(UInt(5.W))
  val ExcPmu_ld_execT0 = Output(UInt(5.W))
  val ExcPmu_ld_execT1 = Output(UInt(5.W))
  val ExcPmu_mis_br_execT0 = Output(UInt(4.W))
  val ExcPmu_mis_br_execT1 = Output(UInt(4.W))
  val ExcPmu_nbr_execT0 = Output(UInt(4.W))
  val ExcPmu_nbr_execT1 = Output(UInt(4.W))
  val ExcPmu_ret_br_execT0 = Output(UInt(4.W))
  val ExcPmu_ret_br_execT1 = Output(UInt(4.W))
  val ExcPmu_st_execT0 = Output(UInt(5.W))
  val ExcPmu_st_execT1 = Output(UInt(5.W))
  val ExcRc_EnterWfe_Dd = Output(Bool())
  val ExcRc_EnterWfi_Dd = Output(Bool())
  val Exc_DenDualVld_Dd = Output(Bool())
  val Exc_DenMulVld_Dd = Output(Bool())
  val Exc_DenSrcSel_Dd = Output(Bool())
  val Exc_DenVld_Dd = Output(Bool())
  val Exc_PurgeIsXcp = Output(Bool())
  val Exc_Tesr = Output(UInt(2.W))
  val FcuSch_BrnTaken_Dt = Output(Bool())
  val FcuSch_DenDstEvent_Ex = Output(Bool())
  val FcuSch_DenEvent_Ex = Output(Bool())
  val FcuSch_GuestBrnImm9Vld_Ex = Output(Bool())
  val FcuSch_GuestBrnXVld_Ex = Output(Bool())
  val FcuSch_RedirectVld_Ex = Output(Bool())
  val FcuSch_SrgipPointer_Ex = Output(UInt(4.W))
  val FcuSch_Tid_Ex = Output(Bool())
  val FcuSch_WrsasPswMis_Dt = Output(Bool())
  val PurFcu_SRTIdxP0_Dt = Output(UInt(5.W))
  val PurFcu_SRTIdxP1_Dt = Output(UInt(5.W))
  val PurFcu_SRTIdxP2_Dt = Output(UInt(5.W))
  val PurFcu_SRTIdxP3_Dt = Output(UInt(5.W))
  val PurFcu_SRTIdxP4_Dt = Output(UInt(5.W))
  val PurFcu_SRTIdxP5_Dt = Output(UInt(5.W))
  val PurFcu_SRTIdxP6_Dt = Output(UInt(5.W))
  val PurFcu_SRTIdxP7_Dt = Output(UInt(5.W))
  val RfLsq_CommitStall_FeedTh = Output(Bool())
  val SchDbg_CPUDoneT0 = Output(Bool())
  val SchDbg_CPUDoneT1 = Output(Bool())
  val SchDbg_DvmSyncT0 = Output(Bool())
  val SchDbg_DvmSyncT1 = Output(Bool())
  val SchDbg_HaltMoeT0 = Output(UInt(4.W))
  val SchDbg_HaltMoeT1 = Output(UInt(4.W))
  val SchDbg_HaltedT0 = Output(Bool())
  val SchDbg_HaltedT1 = Output(Bool())
  val SchDbg_InWfeT0 = Output(Bool())
  val SchDbg_InWfeT1 = Output(Bool())
  val SchDbg_InWfiT0 = Output(Bool())
  val SchDbg_InWfiT1 = Output(Bool())
  val SchDbg_ItrCmpT0 = Output(Bool())
  val SchDbg_ItrCmpT1 = Output(Bool())
  val SchDbg_ItrExceptionT0 = Output(Bool())
  val SchDbg_ItrExceptionT1 = Output(Bool())
  val SchDbg_LocalError = Output(Bool())
  val SchDbg_MwaitEventT0 = Output(Bool())
  val SchDbg_MwaitEventT1 = Output(Bool())
  val SchDbg_MwaitT0 = Output(Bool())
  val SchDbg_MwaitT1 = Output(Bool())
  val SchDbg_NpcT0 = Output(UInt(32.W))
  val SchDbg_NpcT1 = Output(UInt(32.W))
  val SchDbg_StepCmpT0 = Output(Bool())
  val SchDbg_StepCmpT1 = Output(Bool())
  val SchDbg_VerrDoneT0 = Output(Bool())
  val SchDbg_VerrDoneT1 = Output(Bool())
  val SchDbg_WfeWakeT0 = Output(Bool())
  val SchDbg_WfeWakeT1 = Output(Bool())
  val SchDbg_WfiWakeT0 = Output(Bool())
  val SchDbg_WfiWakeT1 = Output(Bool())
  val SchEtm_BrGuest_T0 = Output(UInt(8.W))
  val SchEtm_BrGuest_T1 = Output(UInt(8.W))
  val SchEtm_BrRelative_T0 = Output(UInt(8.W))
  val SchEtm_BrRelative_T1 = Output(UInt(8.W))
  val SchEtm_BrTaken = Output(UInt(8.W))
  val SchEtm_BrTaken_T0 = Output(UInt(8.W))
  val SchEtm_BrTaken_T1 = Output(UInt(8.W))
  val SchEtm_CCbit_T0 = Output(Bool())
  val SchEtm_CCbit_T1 = Output(Bool())
  val SchEtm_CmtBrVld = Output(UInt(8.W))
  val SchEtm_CmtBrVld_T0 = Output(UInt(8.W))
  val SchEtm_CmtBrVld_T1 = Output(UInt(8.W))
  val SchEtm_CmtTid = Output(Bool())
  val SchEtm_CmtTraceVld_T0 = Output(Bool())
  val SchEtm_CmtTraceVld_T1 = Output(Bool())
  val SchEtm_CmtVld = Output(Bool())
  val SchEtm_FlushTid = Output(Bool())
  val SchEtm_IntRetVld = Output(Bool())
  val SchEtm_IntRetVld_T0 = Output(Bool())
  val SchEtm_IntRetVld_T1 = Output(Bool())
  val SchEtm_RollbackCmtPtr_T0 = Output(UInt(3.W))
  val SchEtm_RollbackCmtPtr_T1 = Output(UInt(3.W))
  val SchEtm_RollbackVld_T0 = Output(Bool())
  val SchEtm_RollbackVld_T1 = Output(Bool())
  val SchEtm_SpecMode_T0 = Output(UInt(8.W))
  val SchEtm_SpecMode_T1 = Output(UInt(8.W))
  val SchEtm_StartPC = Output(UInt(32.W))
  val SchEtm_XcpRedirectPC = Output(UInt(30.W))
  val SchEtm_XcpVector = Output(UInt(6.W))
  val SchEtm_XcpVector_T0 = Output(UInt(6.W))
  val SchEtm_XcpVector_T1 = Output(UInt(6.W))
  val SchEtm_XcpVld = Output(Bool())
  val SchEtm_XcpVld_T0 = Output(Bool())
  val SchEtm_XcpVld_T1 = Output(Bool())
  val SchExc_IntEvent = Output(Bool())
  val SchFmt_AvailableEntry = Output(UInt(4.W))
  val SchFmt_AvailableEntryT0 = Output(UInt(4.W))
  val SchFmt_AvailableEntryT1 = Output(UInt(4.W))
  val SchFmt_BlockCommitTid_Dd = Output(Bool())
  val SchFmt_BlockCommitValid_Dd = Output(UInt(8.W))
  val SchFmt_BlockDispatchForNitOrSRGIP_Bc = Output(UInt(8.W))
  val SchFmt_BlockDispatchIbtIndex0_Bc = Output(UInt(6.W))
  val SchFmt_BlockDispatchIbtIndex1_Bc = Output(UInt(6.W))
  val SchFmt_BlockDispatchIbtIndex2_Bc = Output(UInt(6.W))
  val SchFmt_BlockDispatchIbtIndex3_Bc = Output(UInt(6.W))
  val SchFmt_BlockDispatchIbtIndex4_Bc = Output(UInt(6.W))
  val SchFmt_BlockDispatchIbtIndex5_Bc = Output(UInt(6.W))
  val SchFmt_BlockDispatchIbtIndex6_Bc = Output(UInt(6.W))
  val SchFmt_BlockDispatchIbtIndex7_Bc = Output(UInt(6.W))
  val SchFmt_BlockDispatchSrtIndex0_Rg = Output(UInt(5.W))
  val SchFmt_BlockDispatchSrtIndex1_Rg = Output(UInt(5.W))
  val SchFmt_BlockDispatchSrtIndex2_Rg = Output(UInt(5.W))
  val SchFmt_BlockDispatchSrtIndex3_Rg = Output(UInt(5.W))
  val SchFmt_BlockDispatchSrtIndex4_Rg = Output(UInt(5.W))
  val SchFmt_BlockDispatchSrtIndex5_Rg = Output(UInt(5.W))
  val SchFmt_BlockDispatchSrtIndex6_Rg = Output(UInt(5.W))
  val SchFmt_BlockDispatchSrtIndex7_Rg = Output(UInt(5.W))
  val SchFmt_BlockDispatchValid_Bc = Output(UInt(8.W))
  val SchFmt_ChunkingPtr = Output(UInt(6.W))
  val SchFmt_DefuseSaSaCnt_Dd = Output(UInt(48.W))
  val SchFmt_DefuseSaSaCnt_Dr = Output(UInt(48.W))
  val SchFmt_DefuseSaSaVld_Dr = Output(UInt(8.W))
  val SchFmt_DspTwoPort_Bc = Output(UInt(8.W))
  val SchFmt_Empty = Output(UInt(2.W))
  val SchFmt_FlushPSWSMM_Dd = Output(Bool())
  val SchFmt_FlushSAAccCnt = Output(UInt(11.W))
  val SchFmt_FlushVector = Output(UInt(6.W))
  val SchFmt_LABlkLeftT0 = Output(UInt(4.W))
  val SchFmt_LABlkLeftT1 = Output(UInt(4.W))
  val SchFmt_PswCC = Output(Bool())
  val SchFmt_RollbackVectorVld = Output(Bool())
  val SchFmt_SIMDPair_Bc = Output(UInt(8.W))
  val SchFmt_SerialQFull = Output(Bool())
  val SchFmt_SerialQFullT0 = Output(Bool())
  val SchFmt_SerialQFullT1 = Output(Bool())
  val SchFmt_SmmReg = Output(Bool())
  val SchFmt_StopRollbackT0 = Output(Bool())
  val SchFmt_StopRollbackT1 = Output(Bool())
  val SchIfu_BlockCommitBranch_Dd = Output(UInt(8.W))
  val SchIfu_BlockCommitDirection_Dd = Output(UInt(8.W))
  val SchIfu_BlockCommitIbtIndex0_Dd = Output(UInt(6.W))
  val SchIfu_BlockCommitIbtIndex1_Dd = Output(UInt(6.W))
  val SchIfu_BlockCommitIbtIndex2_Dd = Output(UInt(6.W))
  val SchIfu_BlockCommitIbtIndex3_Dd = Output(UInt(6.W))
  val SchIfu_BlockCommitIbtIndex4_Dd = Output(UInt(6.W))
  val SchIfu_BlockCommitIbtIndex5_Dd = Output(UInt(6.W))
  val SchIfu_BlockCommitIbtIndex6_Dd = Output(UInt(6.W))
  val SchIfu_BlockCommitIbtIndex7_Dd = Output(UInt(6.W))
  val SchIfu_BlockCommitTid_Dd = Output(Bool())
  val SchIfu_BlockCommitValid_Dd = Output(UInt(8.W))
  val SchIfu_ExceptionTakenValid_Dd = Output(Bool())
  val SchIfu_HaltedNextT0 = Output(Bool())
  val SchIfu_HaltedNextT1 = Output(Bool())
  val SchIfu_IDBExceptionNative_Dd = Output(Bool())
  val SchIfu_IDBException_Dd = Output(Bool())
  val SchIfu_PackOneT0 = Output(Bool())
  val SchIfu_PackOneT1 = Output(Bool())
  val SchIfu_RedirectIbtIndex_Dd = Output(UInt(6.W))
  val SchIfu_RedirectPc_Dd = Output(UInt(30.W))
  val SchIfu_SrReqAddr = Output(UInt(14.W))
  val SchIfu_SrReqCmd = Output(UInt(2.W))
  val SchIfu_SrReqData = Output(UInt(64.W))
  val SchIfu_SrReqEe = Output(Bool())
  val SchIfu_SrReqException = Output(UInt(3.W))
  val SchIfu_SrReqSrc = Output(Bool())
  val SchIfu_SrReqTid = Output(UInt(2.W))
  val SchIfu_SrReqVa12 = Output(Bool())
  val SchIfu_SrReqVld = Output(Bool())
  val SchIfu_SrReqWr64 = Output(Bool())
  val SchIfu_StarvationFixingModeT0 = Output(Bool())
  val SchIfu_StarvationFixingModeT1 = Output(Bool())
  val SchIfu_Stop = Output(Bool())
  val SchIfu_TracingMode_Dd = Output(Bool())
  val SchL2_StarvationFixingModeT0 = Output(Bool())
  val SchL2_StarvationFixingModeT1 = Output(Bool())
  val SchLsq_CmtPtrT0 = Output(UInt(8.W))
  val SchLsq_CmtPtrT0_Early = Output(UInt(8.W))
  val SchLsq_CmtPtrT1 = Output(UInt(8.W))
  val SchLsq_CmtPtrT1_Early = Output(UInt(8.W))
  val SchLsq_CmtTID_Dt = Output(Bool())
  val SchLsq_CmtThread_Rb = Output(Bool())
  val SchLsq_CmtTraceUnQual_Dt = Output(UInt(8.W))
  val SchLsq_CmtVldUnQual_Dt = Output(Bool())
  val SchLsq_CommitStallT0 = Output(Bool())
  val SchLsq_CommitStallT1 = Output(Bool())
  val SchLsq_CommitTraceOverride = Output(Bool())
  val SchLsq_CommitTraceOverrideQIdx = Output(UInt(8.W))
  val SchLsq_CurrCmtRangeChunkT0_Dt = Output(UInt(5.W))
  val SchLsq_CurrCmtRangeChunkT1_Dt = Output(UInt(5.W))
  val SchLsq_CurrCmtRangeChunkVldT0_Dt = Output(Bool())
  val SchLsq_CurrCmtRangeChunkVldT1_Dt = Output(Bool())
  val SchLsq_FlushBlkIdxRecT0_Dm = Output(UInt(8.W))
  val SchLsq_FlushBlkIdxRecT1_Dm = Output(UInt(8.W))
  val SchLsq_LdCancel0_Rg = Output(Bool())
  val SchLsq_LdCancel1_Rg = Output(Bool())
  val SchLsq_LdCancel2_Rg = Output(Bool())
  val SchLsq_LdCancel3_Rg = Output(Bool())
  val SchLsq_LdSchQIdx0_Rg = Output(UInt(8.W))
  val SchLsq_LdSchQIdx1_Rg = Output(UInt(8.W))
  val SchLsq_LdSchQIdx2_Rg = Output(UInt(8.W))
  val SchLsq_LdSchQIdx3_Rg = Output(UInt(8.W))
  val SchLsq_LdTid0_Rg = Output(Bool())
  val SchLsq_LdTid1_Rg = Output(Bool())
  val SchLsq_LdTid2_Rg = Output(Bool())
  val SchLsq_LdTid3_Rg = Output(Bool())
  val SchLsq_NxtCmtRangeChunkT0_Dt = Output(UInt(5.W))
  val SchLsq_NxtCmtRangeChunkT1_Dt = Output(UInt(5.W))
  val SchLsq_NxtCmtRangeChunkVldT0_Dt = Output(Bool())
  val SchLsq_NxtCmtRangeChunkVldT1_Dt = Output(Bool())
  val SchLsq_OldestUnCmtQIdxT0 = Output(UInt(8.W))
  val SchLsq_OldestUnCmtQIdxT1 = Output(UInt(8.W))
  val SchLsq_PartialCmtQIdxT0_Dt = Output(UInt(8.W))
  val SchLsq_PartialCmtQIdxT1_Dt = Output(UInt(8.W))
  val SchLsq_PartialCmtVldT0_Dt = Output(Bool())
  val SchLsq_PartialCmtVldT1_Dt = Output(Bool())
  val SchLsq_PurTraceUnQual_Dt = Output(Bool())
  val SchLsq_ResendDRdyT0 = Output(Bool())
  val SchLsq_ResendDRdyT1 = Output(Bool())
  val SchLsq_StarvationFixingModeT0 = Output(Bool())
  val SchLsq_StarvationFixingModeT1 = Output(Bool())
  val SchLsq_StronglyOrderedT0 = Output(Bool())
  val SchLsq_StronglyOrderedT1 = Output(Bool())
  val SchMmu_StarvationFixingModeT0 = Output(Bool())
  val SchMmu_StarvationFixingModeT1 = Output(Bool())
  val SchNcu_StarvationFixingModeT0 = Output(Bool())
  val SchNcu_StarvationFixingModeT1 = Output(Bool())
  val SchPmu_CcT0 = Output(Bool())
  val SchPmu_CcT1 = Output(Bool())
  val SchPmu_alloc_stallT0 = Output(Bool())
  val SchPmu_alloc_stallT1 = Output(Bool())
  val SchPmu_arch_insnT0 = Output(UInt(5.W))
  val SchPmu_arch_insnT1 = Output(UInt(5.W))
  val SchPmu_blks_allocT0 = Output(UInt(4.W))
  val SchPmu_blks_allocT1 = Output(UInt(4.W))
  val SchPmu_blks_comT0 = Output(UInt(4.W))
  val SchPmu_blks_comT1 = Output(UInt(4.W))
  val SchPmu_blks_dispT0 = Output(UInt(4.W))
  val SchPmu_blks_dispT1 = Output(UInt(4.W))
  val SchPmu_br_mispredT0 = Output(Bool())
  val SchPmu_br_mispredT1 = Output(Bool())
  val SchPmu_br_tgt_mispredT0 = Output(Bool())
  val SchPmu_br_tgt_mispredT1 = Output(Bool())
  val SchPmu_commit_stallT0 = Output(Bool())
  val SchPmu_commit_stallT1 = Output(Bool())
  val SchPmu_exception_returnT0 = Output(Bool())
  val SchPmu_exception_returnT1 = Output(Bool())
  val SchPmu_exception_takenT0 = Output(Bool())
  val SchPmu_exception_takenT1 = Output(Bool())
  val SchPmu_interrupt_takenT0 = Output(Bool())
  val SchPmu_interrupt_takenT1 = Output(Bool())
  val SchPmu_pos_ser_allocT0 = Output(UInt(3.W))
  val SchPmu_pos_ser_allocT1 = Output(UInt(3.W))
  val SchPmu_pre_ser_allocT0 = Output(UInt(3.W))
  val SchPmu_pre_ser_allocT1 = Output(UInt(3.W))
  val SchPmu_rob_emptyT0 = Output(Bool())
  val SchPmu_rob_emptyT1 = Output(Bool())
  val SchPmu_rob_fullT0 = Output(Bool())
  val SchPmu_rob_fullT1 = Output(Bool())
  val SchPmu_wrsas_mispredT0 = Output(Bool())
  val SchPmu_wrsas_mispredT1 = Output(Bool())
  val SchRc_PmrAcquireReady = Output(Bool())
  val SchRc_PmrReleaseReady = Output(Bool())
  val Sch_XcpSrcId = Output(UInt(2.W))
  val SsvLsq_LdCancel0_Rb = Output(Bool())
  val SsvLsq_LdCancel1_Rb = Output(Bool())
  val SsvLsq_LdCancel2_Rb = Output(Bool())
  val SsvLsq_LdCancel3_Rb = Output(Bool())
  val SsvLsq_LdCount0_Rg = Output(UInt(10.W))
  val SsvLsq_LdCount1_Rg = Output(UInt(10.W))
  val SsvLsq_LdCount2_Rg = Output(UInt(10.W))
  val SsvLsq_LdCount3_Rg = Output(UInt(10.W))
  val SsvLsq_LdDfsd0_Rg = Output(Bool())
  val SsvLsq_LdDfsd1_Rg = Output(Bool())
  val SsvLsq_LdDfsd2_Rg = Output(Bool())
  val SsvLsq_LdDfsd3_Rg = Output(Bool())
  val SsvLsq_LdIsInSlot1_Rg = Output(UInt(4.W))
  val SsvLsq_LdMid0_Rg = Output(UInt(3.W))
  val SsvLsq_LdMid1_Rg = Output(UInt(3.W))
  val SsvLsq_LdMid2_Rg = Output(UInt(3.W))
  val SsvLsq_LdMid3_Rg = Output(UInt(3.W))
  val SsvLsq_LdQid0_Rg = Output(UInt(7.W))
  val SsvLsq_LdQid1_Rg = Output(UInt(7.W))
  val SsvLsq_LdQid2_Rg = Output(UInt(7.W))
  val SsvLsq_LdQid3_Rg = Output(UInt(7.W))
  val SsvLsq_LdRtrd0_Rg = Output(Bool())
  val SsvLsq_LdRtrd1_Rg = Output(Bool())
  val SsvLsq_LdRtrd2_Rg = Output(Bool())
  val SsvLsq_LdRtrd3_Rg = Output(Bool())
  val SsvLsq_LdValid_Rg = Output(UInt(4.W))
  val SsvLsq_SpecLdValid_Bc = Output(Bool())
  val TstCcScanOut = Output(Bool())
  val TstScanOutExc = Output(UInt(2.W))
  val TstScanOutRf = Output(UInt(2.W))
  val TstScanOutSch = Output(UInt(2.W))
  val TstScanOutSsv = Output(UInt(2.W))
  //[[[end]]] (checksum: cb43afe102de369c659a75bf374d2468)
}

class schexc extends BlackBox with HasBlackBoxResource {
  val io = IO(new schexc_io)      
  //addResource("/verilog/schexc.v")	    
}

class schexc_top extends Module {
  val clock_count = RegInit(init=0.U(64.W))
  clock_count := clock_count + 1.U
  dontTouch(clock_count)

  val io = IO(new schexc_io_no_master_clk)
  val m = Module(new schexc) 
  /*[[[cog
import cog
import re
from extract import parse_from_file
ituples, otuples = parse_from_file( "./schexc.v")
for (nm, rng) in ituples:
  if nm != "master_clk":
     cog.outl(f"m.io.{nm} := io.{nm}")
  else: 
     cog.outl(f"m.io.{nm} := clock")
for (nm, rng) in otuples:
  cog.outl(f"io.{nm} := m.io.{nm}")
  ]]]*/
  m.io.BistSerialEnPad_Rf := io.BistSerialEnPad_Rf
  m.io.BistSerialInPad_Rf := io.BistSerialInPad_Rf
  m.io.ClkBist := io.ClkBist
  m.io.CppSch_GTmrPEventT0 := io.CppSch_GTmrPEventT0
  m.io.CppSch_GTmrPEventT1 := io.CppSch_GTmrPEventT1
  m.io.CppSch_GTmrVEventT0 := io.CppSch_GTmrVEventT0
  m.io.CppSch_GTmrVEventT1 := io.CppSch_GTmrVEventT1
  m.io.CppSch_GuestFIQ0_n := io.CppSch_GuestFIQ0_n
  m.io.CppSch_GuestFIQ1_n := io.CppSch_GuestFIQ1_n
  m.io.CppSch_GuestIRQ0_n := io.CppSch_GuestIRQ0_n
  m.io.CppSch_GuestIRQ1_n := io.CppSch_GuestIRQ1_n
  m.io.CppSch_NativeFIQ0_n := io.CppSch_NativeFIQ0_n
  m.io.CppSch_NativeFIQ1_n := io.CppSch_NativeFIQ1_n
  m.io.CppSch_NativeIRQ0_n := io.CppSch_NativeIRQ0_n
  m.io.CppSch_NativeIRQ1_n := io.CppSch_NativeIRQ1_n
  m.io.CppSch_NativeNMI0_n := io.CppSch_NativeNMI0_n
  m.io.CppSch_NativeNMI1_n := io.CppSch_NativeNMI1_n
  m.io.DbgExc_ItrCcT0 := io.DbgExc_ItrCcT0
  m.io.DbgExc_ItrCcT1 := io.DbgExc_ItrCcT1
  m.io.DbgExc_QgTuneVec := io.DbgExc_QgTuneVec
  m.io.DbgRf_TunevecRf1Exe := io.DbgRf_TunevecRf1Exe
  m.io.DbgRf_TunevecRf1Ret := io.DbgRf_TunevecRf1Ret
  m.io.DbgRf_TunevecRf2 := io.DbgRf_TunevecRf2
  m.io.DbgSch_ContT0 := io.DbgSch_ContT0
  m.io.DbgSch_ContT1 := io.DbgSch_ContT1
  m.io.DbgSch_CrossTriggerT0 := io.DbgSch_CrossTriggerT0
  m.io.DbgSch_CrossTriggerT1 := io.DbgSch_CrossTriggerT1
  m.io.DbgSch_DebugModeT0 := io.DbgSch_DebugModeT0
  m.io.DbgSch_DebugModeT1 := io.DbgSch_DebugModeT1
  m.io.DbgSch_DtrT0 := io.DbgSch_DtrT0
  m.io.DbgSch_DtrT1 := io.DbgSch_DtrT1
  m.io.DbgSch_DvmComplteT0 := io.DbgSch_DvmComplteT0
  m.io.DbgSch_DvmComplteT1 := io.DbgSch_DvmComplteT1
  m.io.DbgSch_ExternalT0 := io.DbgSch_ExternalT0
  m.io.DbgSch_ExternalT1 := io.DbgSch_ExternalT1
  m.io.DbgSch_GDIT0 := io.DbgSch_GDIT0
  m.io.DbgSch_GDIT1 := io.DbgSch_GDIT1
  m.io.DbgSch_GEDBGRQT0 := io.DbgSch_GEDBGRQT0
  m.io.DbgSch_GEDBGRQT1 := io.DbgSch_GEDBGRQT1
  m.io.DbgSch_GevrT0 := io.DbgSch_GevrT0
  m.io.DbgSch_GevrT1 := io.DbgSch_GevrT1
  m.io.DbgSch_GrniXcpnReqT0 := io.DbgSch_GrniXcpnReqT0
  m.io.DbgSch_GrniXcpnReqT1 := io.DbgSch_GrniXcpnReqT1
  m.io.DbgSch_HaltT0 := io.DbgSch_HaltT0
  m.io.DbgSch_HaltT1 := io.DbgSch_HaltT1
  m.io.DbgSch_IntDisT0 := io.DbgSch_IntDisT0
  m.io.DbgSch_IntDisT1 := io.DbgSch_IntDisT1
  m.io.DbgSch_ItrExecT0 := io.DbgSch_ItrExecT0
  m.io.DbgSch_ItrExecT1 := io.DbgSch_ItrExecT1
  m.io.DbgSch_NDbgEnT0 := io.DbgSch_NDbgEnT0
  m.io.DbgSch_NDbgEnT1 := io.DbgSch_NDbgEnT1
  m.io.DbgSch_NevrT0 := io.DbgSch_NevrT0
  m.io.DbgSch_NevrT1 := io.DbgSch_NevrT1
  m.io.DbgSch_NitiT0 := io.DbgSch_NitiT0
  m.io.DbgSch_NitiT1 := io.DbgSch_NitiT1
  m.io.DbgSch_StepT0 := io.DbgSch_StepT0
  m.io.DbgSch_StepT1 := io.DbgSch_StepT1
  m.io.DbgSch_VirtualERRT0 := io.DbgSch_VirtualERRT0
  m.io.DbgSch_VirtualERRT1 := io.DbgSch_VirtualERRT1
  m.io.DbgSch_VirtualFIQT0 := io.DbgSch_VirtualFIQT0
  m.io.DbgSch_VirtualFIQT1 := io.DbgSch_VirtualFIQT1
  m.io.DbgSch_VirtualIRQT0 := io.DbgSch_VirtualIRQT0
  m.io.DbgSch_VirtualIRQT1 := io.DbgSch_VirtualIRQT1
  m.io.DbgSch_WfeeerT0 := io.DbgSch_WfeeerT0
  m.io.DbgSch_WfeeerT1 := io.DbgSch_WfeeerT1
  m.io.DbgTstBistControllerSel := io.DbgTstBistControllerSel
  m.io.DbgTstBistModeSel := io.DbgTstBistModeSel
  m.io.DbgTstMbistEn := io.DbgTstMbistEn
  m.io.DbgTstSerialIfLoadEn := io.DbgTstSerialIfLoadEn
  m.io.DbgTstSerialIfRegEn := io.DbgTstSerialIfRegEn
  m.io.Dbg_TuneVecEn := io.Dbg_TuneVecEn
  m.io.EtmSch_NativeTraceEnT0 := io.EtmSch_NativeTraceEnT0
  m.io.EtmSch_NativeTraceEnT1 := io.EtmSch_NativeTraceEnT1
  m.io.ExcClkEn := io.ExcClkEn
  m.io.ExcRf_PurgeWrap := io.ExcRf_PurgeWrap
  m.io.FmtExc_PredictedTargetOrSRGIPBlockLocation0_Rb := io.FmtExc_PredictedTargetOrSRGIPBlockLocation0_Rb
  m.io.FmtExc_PredictedTargetOrSRGIPBlockLocation1_Rb := io.FmtExc_PredictedTargetOrSRGIPBlockLocation1_Rb
  m.io.FmtExc_PredictedTargetOrSRGIPBlockLocation2_Rb := io.FmtExc_PredictedTargetOrSRGIPBlockLocation2_Rb
  m.io.FmtExc_PredictedTargetOrSRGIPBlockLocation3_Rb := io.FmtExc_PredictedTargetOrSRGIPBlockLocation3_Rb
  m.io.FmtExc_PredictedTargetOrSRGIPTwoPortBlockLocation0_Rb := io.FmtExc_PredictedTargetOrSRGIPTwoPortBlockLocation0_Rb
  m.io.FmtExc_PredictedTargetOrSRGIPTwoPortBlockLocation1_Rb := io.FmtExc_PredictedTargetOrSRGIPTwoPortBlockLocation1_Rb
  m.io.FmtExc_PredictedTargetOrSRGIPTwoPortBlockLocation2_Rb := io.FmtExc_PredictedTargetOrSRGIPTwoPortBlockLocation2_Rb
  m.io.FmtExc_PredictedTargetOrSRGIPTwoPortBlockLocation3_Rb := io.FmtExc_PredictedTargetOrSRGIPTwoPortBlockLocation3_Rb
  m.io.FmtExc_PredictedTargetOrSRGIPTwoPortValid0_Rb := io.FmtExc_PredictedTargetOrSRGIPTwoPortValid0_Rb
  m.io.FmtExc_PredictedTargetOrSRGIPTwoPortValid1_Rb := io.FmtExc_PredictedTargetOrSRGIPTwoPortValid1_Rb
  m.io.FmtExc_PredictedTargetOrSRGIPTwoPortValid2_Rb := io.FmtExc_PredictedTargetOrSRGIPTwoPortValid2_Rb
  m.io.FmtExc_PredictedTargetOrSRGIPTwoPortValid3_Rb := io.FmtExc_PredictedTargetOrSRGIPTwoPortValid3_Rb
  m.io.FmtSch_AguSrc_Blk0_Rt := io.FmtSch_AguSrc_Blk0_Rt
  m.io.FmtSch_AguSrc_Blk1_Rt := io.FmtSch_AguSrc_Blk1_Rt
  m.io.FmtSch_AguSrc_Blk2_Rt := io.FmtSch_AguSrc_Blk2_Rt
  m.io.FmtSch_AguSrc_Blk3_Rt := io.FmtSch_AguSrc_Blk3_Rt
  m.io.FmtSch_AguSrc_Blk4_Rt := io.FmtSch_AguSrc_Blk4_Rt
  m.io.FmtSch_AguSrc_Blk5_Rt := io.FmtSch_AguSrc_Blk5_Rt
  m.io.FmtSch_AguSrc_Blk6_Rt := io.FmtSch_AguSrc_Blk6_Rt
  m.io.FmtSch_AguSrc_Blk7_Rt := io.FmtSch_AguSrc_Blk7_Rt
  m.io.FmtSch_BlkExtend_Blk0_Rt := io.FmtSch_BlkExtend_Blk0_Rt
  m.io.FmtSch_BlkExtend_Blk1_Rt := io.FmtSch_BlkExtend_Blk1_Rt
  m.io.FmtSch_BlkExtend_Blk2_Rt := io.FmtSch_BlkExtend_Blk2_Rt
  m.io.FmtSch_BlkExtend_Blk3_Rt := io.FmtSch_BlkExtend_Blk3_Rt
  m.io.FmtSch_BlkExtend_Blk4_Rt := io.FmtSch_BlkExtend_Blk4_Rt
  m.io.FmtSch_BlkExtend_Blk5_Rt := io.FmtSch_BlkExtend_Blk5_Rt
  m.io.FmtSch_BlkExtend_Blk6_Rt := io.FmtSch_BlkExtend_Blk6_Rt
  m.io.FmtSch_BlkExtend_Blk7_Rt := io.FmtSch_BlkExtend_Blk7_Rt
  m.io.FmtSch_BlkIsRollbackT0_Rt := io.FmtSch_BlkIsRollbackT0_Rt
  m.io.FmtSch_BlkIsRollbackT1_Rt := io.FmtSch_BlkIsRollbackT1_Rt
  m.io.FmtSch_Block0BodyValid_Rt := io.FmtSch_Block0BodyValid_Rt
  m.io.FmtSch_Block0Body_Rt := io.FmtSch_Block0Body_Rt
  m.io.FmtSch_Block0Pc_Rt := io.FmtSch_Block0Pc_Rt
  m.io.FmtSch_Block1BodyValid_Rt := io.FmtSch_Block1BodyValid_Rt
  m.io.FmtSch_Block1Body_Rt := io.FmtSch_Block1Body_Rt
  m.io.FmtSch_Block1Pc_Rt := io.FmtSch_Block1Pc_Rt
  m.io.FmtSch_Block2BodyValid_Rt := io.FmtSch_Block2BodyValid_Rt
  m.io.FmtSch_Block2Body_Rt := io.FmtSch_Block2Body_Rt
  m.io.FmtSch_Block2Pc_Rt := io.FmtSch_Block2Pc_Rt
  m.io.FmtSch_Block3BodyValid_Rt := io.FmtSch_Block3BodyValid_Rt
  m.io.FmtSch_Block3Body_Rt := io.FmtSch_Block3Body_Rt
  m.io.FmtSch_Block3Pc_Rt := io.FmtSch_Block3Pc_Rt
  m.io.FmtSch_Block4BodyValid_Rt := io.FmtSch_Block4BodyValid_Rt
  m.io.FmtSch_Block4Body_Rt := io.FmtSch_Block4Body_Rt
  m.io.FmtSch_Block4Pc_Rt := io.FmtSch_Block4Pc_Rt
  m.io.FmtSch_Block5BodyValid_Rt := io.FmtSch_Block5BodyValid_Rt
  m.io.FmtSch_Block5Body_Rt := io.FmtSch_Block5Body_Rt
  m.io.FmtSch_Block5Pc_Rt := io.FmtSch_Block5Pc_Rt
  m.io.FmtSch_Block6BodyValid_Rt := io.FmtSch_Block6BodyValid_Rt
  m.io.FmtSch_Block6Body_Rt := io.FmtSch_Block6Body_Rt
  m.io.FmtSch_Block6Pc_Rt := io.FmtSch_Block6Pc_Rt
  m.io.FmtSch_Block7BodyValid_Rt := io.FmtSch_Block7BodyValid_Rt
  m.io.FmtSch_Block7Body_Rt := io.FmtSch_Block7Body_Rt
  m.io.FmtSch_Block7Pc_Rt := io.FmtSch_Block7Pc_Rt
  m.io.FmtSch_BlockInstruction_Blk0_Rt := io.FmtSch_BlockInstruction_Blk0_Rt
  m.io.FmtSch_BlockInstruction_Blk1_Rt := io.FmtSch_BlockInstruction_Blk1_Rt
  m.io.FmtSch_BlockInstruction_Blk2_Rt := io.FmtSch_BlockInstruction_Blk2_Rt
  m.io.FmtSch_BlockInstruction_Blk3_Rt := io.FmtSch_BlockInstruction_Blk3_Rt
  m.io.FmtSch_BlockInstruction_Blk4_Rt := io.FmtSch_BlockInstruction_Blk4_Rt
  m.io.FmtSch_BlockInstruction_Blk5_Rt := io.FmtSch_BlockInstruction_Blk5_Rt
  m.io.FmtSch_BlockInstruction_Blk6_Rt := io.FmtSch_BlockInstruction_Blk6_Rt
  m.io.FmtSch_BlockInstruction_Blk7_Rt := io.FmtSch_BlockInstruction_Blk7_Rt
  m.io.FmtSch_BlockValid_Rt := io.FmtSch_BlockValid_Rt
  m.io.FmtSch_BrnPred_Blk0_Rt := io.FmtSch_BrnPred_Blk0_Rt
  m.io.FmtSch_BrnPred_Blk1_Rt := io.FmtSch_BrnPred_Blk1_Rt
  m.io.FmtSch_BrnPred_Blk2_Rt := io.FmtSch_BrnPred_Blk2_Rt
  m.io.FmtSch_BrnPred_Blk3_Rt := io.FmtSch_BrnPred_Blk3_Rt
  m.io.FmtSch_BrnPred_Blk4_Rt := io.FmtSch_BrnPred_Blk4_Rt
  m.io.FmtSch_BrnPred_Blk5_Rt := io.FmtSch_BrnPred_Blk5_Rt
  m.io.FmtSch_BrnPred_Blk6_Rt := io.FmtSch_BrnPred_Blk6_Rt
  m.io.FmtSch_BrnPred_Blk7_Rt := io.FmtSch_BrnPred_Blk7_Rt
  m.io.FmtSch_Cc_Blk0_Rt := io.FmtSch_Cc_Blk0_Rt
  m.io.FmtSch_Cc_Blk1_Rt := io.FmtSch_Cc_Blk1_Rt
  m.io.FmtSch_Cc_Blk2_Rt := io.FmtSch_Cc_Blk2_Rt
  m.io.FmtSch_Cc_Blk3_Rt := io.FmtSch_Cc_Blk3_Rt
  m.io.FmtSch_Cc_Blk4_Rt := io.FmtSch_Cc_Blk4_Rt
  m.io.FmtSch_Cc_Blk5_Rt := io.FmtSch_Cc_Blk5_Rt
  m.io.FmtSch_Cc_Blk6_Rt := io.FmtSch_Cc_Blk6_Rt
  m.io.FmtSch_Cc_Blk7_Rt := io.FmtSch_Cc_Blk7_Rt
  m.io.FmtSch_CommitLock_Blk0_Rt := io.FmtSch_CommitLock_Blk0_Rt
  m.io.FmtSch_CommitLock_Blk1_Rt := io.FmtSch_CommitLock_Blk1_Rt
  m.io.FmtSch_CommitLock_Blk2_Rt := io.FmtSch_CommitLock_Blk2_Rt
  m.io.FmtSch_CommitLock_Blk3_Rt := io.FmtSch_CommitLock_Blk3_Rt
  m.io.FmtSch_CommitLock_Blk4_Rt := io.FmtSch_CommitLock_Blk4_Rt
  m.io.FmtSch_CommitLock_Blk5_Rt := io.FmtSch_CommitLock_Blk5_Rt
  m.io.FmtSch_CommitLock_Blk6_Rt := io.FmtSch_CommitLock_Blk6_Rt
  m.io.FmtSch_CommitLock_Blk7_Rt := io.FmtSch_CommitLock_Blk7_Rt
  m.io.FmtSch_CommitThumb_Blk0_Rt := io.FmtSch_CommitThumb_Blk0_Rt
  m.io.FmtSch_CommitThumb_Blk1_Rt := io.FmtSch_CommitThumb_Blk1_Rt
  m.io.FmtSch_CommitThumb_Blk2_Rt := io.FmtSch_CommitThumb_Blk2_Rt
  m.io.FmtSch_CommitThumb_Blk3_Rt := io.FmtSch_CommitThumb_Blk3_Rt
  m.io.FmtSch_CommitThumb_Blk4_Rt := io.FmtSch_CommitThumb_Blk4_Rt
  m.io.FmtSch_CommitThumb_Blk5_Rt := io.FmtSch_CommitThumb_Blk5_Rt
  m.io.FmtSch_CommitThumb_Blk6_Rt := io.FmtSch_CommitThumb_Blk6_Rt
  m.io.FmtSch_CommitThumb_Blk7_Rt := io.FmtSch_CommitThumb_Blk7_Rt
  m.io.FmtSch_DPRuleViolation_Blk0_Rt := io.FmtSch_DPRuleViolation_Blk0_Rt
  m.io.FmtSch_DPRuleViolation_Blk1_Rt := io.FmtSch_DPRuleViolation_Blk1_Rt
  m.io.FmtSch_DPRuleViolation_Blk2_Rt := io.FmtSch_DPRuleViolation_Blk2_Rt
  m.io.FmtSch_DPRuleViolation_Blk3_Rt := io.FmtSch_DPRuleViolation_Blk3_Rt
  m.io.FmtSch_DPRuleViolation_Blk4_Rt := io.FmtSch_DPRuleViolation_Blk4_Rt
  m.io.FmtSch_DPRuleViolation_Blk5_Rt := io.FmtSch_DPRuleViolation_Blk5_Rt
  m.io.FmtSch_DPRuleViolation_Blk6_Rt := io.FmtSch_DPRuleViolation_Blk6_Rt
  m.io.FmtSch_DPRuleViolation_Blk7_Rt := io.FmtSch_DPRuleViolation_Blk7_Rt
  m.io.FmtSch_DefuseloadDestIsLAD_Blk0_Rt := io.FmtSch_DefuseloadDestIsLAD_Blk0_Rt
  m.io.FmtSch_DefuseloadDestIsLAD_Blk1_Rt := io.FmtSch_DefuseloadDestIsLAD_Blk1_Rt
  m.io.FmtSch_DefuseloadDestIsLAD_Blk2_Rt := io.FmtSch_DefuseloadDestIsLAD_Blk2_Rt
  m.io.FmtSch_DefuseloadDestIsLAD_Blk3_Rt := io.FmtSch_DefuseloadDestIsLAD_Blk3_Rt
  m.io.FmtSch_DefuseloadDestIsLAD_Blk4_Rt := io.FmtSch_DefuseloadDestIsLAD_Blk4_Rt
  m.io.FmtSch_DefuseloadDestIsLAD_Blk5_Rt := io.FmtSch_DefuseloadDestIsLAD_Blk5_Rt
  m.io.FmtSch_DefuseloadDestIsLAD_Blk6_Rt := io.FmtSch_DefuseloadDestIsLAD_Blk6_Rt
  m.io.FmtSch_DefuseloadDestIsLAD_Blk7_Rt := io.FmtSch_DefuseloadDestIsLAD_Blk7_Rt
  m.io.FmtSch_DefuseloadDestValid_Blk0_Rt := io.FmtSch_DefuseloadDestValid_Blk0_Rt
  m.io.FmtSch_DefuseloadDestValid_Blk1_Rt := io.FmtSch_DefuseloadDestValid_Blk1_Rt
  m.io.FmtSch_DefuseloadDestValid_Blk2_Rt := io.FmtSch_DefuseloadDestValid_Blk2_Rt
  m.io.FmtSch_DefuseloadDestValid_Blk3_Rt := io.FmtSch_DefuseloadDestValid_Blk3_Rt
  m.io.FmtSch_DefuseloadDestValid_Blk4_Rt := io.FmtSch_DefuseloadDestValid_Blk4_Rt
  m.io.FmtSch_DefuseloadDestValid_Blk5_Rt := io.FmtSch_DefuseloadDestValid_Blk5_Rt
  m.io.FmtSch_DefuseloadDestValid_Blk6_Rt := io.FmtSch_DefuseloadDestValid_Blk6_Rt
  m.io.FmtSch_DefuseloadDestValid_Blk7_Rt := io.FmtSch_DefuseloadDestValid_Blk7_Rt
  m.io.FmtSch_DefuseloadDest_Blk0_Rt := io.FmtSch_DefuseloadDest_Blk0_Rt
  m.io.FmtSch_DefuseloadDest_Blk1_Rt := io.FmtSch_DefuseloadDest_Blk1_Rt
  m.io.FmtSch_DefuseloadDest_Blk2_Rt := io.FmtSch_DefuseloadDest_Blk2_Rt
  m.io.FmtSch_DefuseloadDest_Blk3_Rt := io.FmtSch_DefuseloadDest_Blk3_Rt
  m.io.FmtSch_DefuseloadDest_Blk4_Rt := io.FmtSch_DefuseloadDest_Blk4_Rt
  m.io.FmtSch_DefuseloadDest_Blk5_Rt := io.FmtSch_DefuseloadDest_Blk5_Rt
  m.io.FmtSch_DefuseloadDest_Blk6_Rt := io.FmtSch_DefuseloadDest_Blk6_Rt
  m.io.FmtSch_DefuseloadDest_Blk7_Rt := io.FmtSch_DefuseloadDest_Blk7_Rt
  m.io.FmtSch_DenDualVld_Blk0_Rt := io.FmtSch_DenDualVld_Blk0_Rt
  m.io.FmtSch_DenDualVld_Blk1_Rt := io.FmtSch_DenDualVld_Blk1_Rt
  m.io.FmtSch_DenDualVld_Blk2_Rt := io.FmtSch_DenDualVld_Blk2_Rt
  m.io.FmtSch_DenDualVld_Blk3_Rt := io.FmtSch_DenDualVld_Blk3_Rt
  m.io.FmtSch_DenDualVld_Blk4_Rt := io.FmtSch_DenDualVld_Blk4_Rt
  m.io.FmtSch_DenDualVld_Blk5_Rt := io.FmtSch_DenDualVld_Blk5_Rt
  m.io.FmtSch_DenDualVld_Blk6_Rt := io.FmtSch_DenDualVld_Blk6_Rt
  m.io.FmtSch_DenDualVld_Blk7_Rt := io.FmtSch_DenDualVld_Blk7_Rt
  m.io.FmtSch_DenMulVld_Blk0_Rt := io.FmtSch_DenMulVld_Blk0_Rt
  m.io.FmtSch_DenMulVld_Blk1_Rt := io.FmtSch_DenMulVld_Blk1_Rt
  m.io.FmtSch_DenMulVld_Blk2_Rt := io.FmtSch_DenMulVld_Blk2_Rt
  m.io.FmtSch_DenMulVld_Blk3_Rt := io.FmtSch_DenMulVld_Blk3_Rt
  m.io.FmtSch_DenMulVld_Blk4_Rt := io.FmtSch_DenMulVld_Blk4_Rt
  m.io.FmtSch_DenMulVld_Blk5_Rt := io.FmtSch_DenMulVld_Blk5_Rt
  m.io.FmtSch_DenMulVld_Blk6_Rt := io.FmtSch_DenMulVld_Blk6_Rt
  m.io.FmtSch_DenMulVld_Blk7_Rt := io.FmtSch_DenMulVld_Blk7_Rt
  m.io.FmtSch_DenSrcSel_Blk0_Rt := io.FmtSch_DenSrcSel_Blk0_Rt
  m.io.FmtSch_DenSrcSel_Blk1_Rt := io.FmtSch_DenSrcSel_Blk1_Rt
  m.io.FmtSch_DenSrcSel_Blk2_Rt := io.FmtSch_DenSrcSel_Blk2_Rt
  m.io.FmtSch_DenSrcSel_Blk3_Rt := io.FmtSch_DenSrcSel_Blk3_Rt
  m.io.FmtSch_DenSrcSel_Blk4_Rt := io.FmtSch_DenSrcSel_Blk4_Rt
  m.io.FmtSch_DenSrcSel_Blk5_Rt := io.FmtSch_DenSrcSel_Blk5_Rt
  m.io.FmtSch_DenSrcSel_Blk6_Rt := io.FmtSch_DenSrcSel_Blk6_Rt
  m.io.FmtSch_DenSrcSel_Blk7_Rt := io.FmtSch_DenSrcSel_Blk7_Rt
  m.io.FmtSch_DenormValid_Blk0_Rt := io.FmtSch_DenormValid_Blk0_Rt
  m.io.FmtSch_DenormValid_Blk1_Rt := io.FmtSch_DenormValid_Blk1_Rt
  m.io.FmtSch_DenormValid_Blk2_Rt := io.FmtSch_DenormValid_Blk2_Rt
  m.io.FmtSch_DenormValid_Blk3_Rt := io.FmtSch_DenormValid_Blk3_Rt
  m.io.FmtSch_DenormValid_Blk4_Rt := io.FmtSch_DenormValid_Blk4_Rt
  m.io.FmtSch_DenormValid_Blk5_Rt := io.FmtSch_DenormValid_Blk5_Rt
  m.io.FmtSch_DenormValid_Blk6_Rt := io.FmtSch_DenormValid_Blk6_Rt
  m.io.FmtSch_DenormValid_Blk7_Rt := io.FmtSch_DenormValid_Blk7_Rt
  m.io.FmtSch_DualDispatch_Blk0_Rt := io.FmtSch_DualDispatch_Blk0_Rt
  m.io.FmtSch_DualDispatch_Blk1_Rt := io.FmtSch_DualDispatch_Blk1_Rt
  m.io.FmtSch_DualDispatch_Blk2_Rt := io.FmtSch_DualDispatch_Blk2_Rt
  m.io.FmtSch_DualDispatch_Blk3_Rt := io.FmtSch_DualDispatch_Blk3_Rt
  m.io.FmtSch_DualDispatch_Blk4_Rt := io.FmtSch_DualDispatch_Blk4_Rt
  m.io.FmtSch_DualDispatch_Blk5_Rt := io.FmtSch_DualDispatch_Blk5_Rt
  m.io.FmtSch_DualDispatch_Blk6_Rt := io.FmtSch_DualDispatch_Blk6_Rt
  m.io.FmtSch_DualDispatch_Blk7_Rt := io.FmtSch_DualDispatch_Blk7_Rt
  m.io.FmtSch_FpTrap_Blk0_Rt := io.FmtSch_FpTrap_Blk0_Rt
  m.io.FmtSch_FpTrap_Blk1_Rt := io.FmtSch_FpTrap_Blk1_Rt
  m.io.FmtSch_FpTrap_Blk2_Rt := io.FmtSch_FpTrap_Blk2_Rt
  m.io.FmtSch_FpTrap_Blk3_Rt := io.FmtSch_FpTrap_Blk3_Rt
  m.io.FmtSch_FpTrap_Blk4_Rt := io.FmtSch_FpTrap_Blk4_Rt
  m.io.FmtSch_FpTrap_Blk5_Rt := io.FmtSch_FpTrap_Blk5_Rt
  m.io.FmtSch_FpTrap_Blk6_Rt := io.FmtSch_FpTrap_Blk6_Rt
  m.io.FmtSch_FpTrap_Blk7_Rt := io.FmtSch_FpTrap_Blk7_Rt
  m.io.FmtSch_FpsrWriteValid_Blk0_Rt := io.FmtSch_FpsrWriteValid_Blk0_Rt
  m.io.FmtSch_FpsrWriteValid_Blk1_Rt := io.FmtSch_FpsrWriteValid_Blk1_Rt
  m.io.FmtSch_FpsrWriteValid_Blk2_Rt := io.FmtSch_FpsrWriteValid_Blk2_Rt
  m.io.FmtSch_FpsrWriteValid_Blk3_Rt := io.FmtSch_FpsrWriteValid_Blk3_Rt
  m.io.FmtSch_FpsrWriteValid_Blk4_Rt := io.FmtSch_FpsrWriteValid_Blk4_Rt
  m.io.FmtSch_FpsrWriteValid_Blk5_Rt := io.FmtSch_FpsrWriteValid_Blk5_Rt
  m.io.FmtSch_FpsrWriteValid_Blk6_Rt := io.FmtSch_FpsrWriteValid_Blk6_Rt
  m.io.FmtSch_FpsrWriteValid_Blk7_Rt := io.FmtSch_FpsrWriteValid_Blk7_Rt
  m.io.FmtSch_GFRUpdateInfoBlk0_Rt := io.FmtSch_GFRUpdateInfoBlk0_Rt
  m.io.FmtSch_GFRUpdateInfoBlk1_Rt := io.FmtSch_GFRUpdateInfoBlk1_Rt
  m.io.FmtSch_GFRUpdateInfoBlk2_Rt := io.FmtSch_GFRUpdateInfoBlk2_Rt
  m.io.FmtSch_GFRUpdateInfoBlk3_Rt := io.FmtSch_GFRUpdateInfoBlk3_Rt
  m.io.FmtSch_GFRUpdateInfoBlk4_Rt := io.FmtSch_GFRUpdateInfoBlk4_Rt
  m.io.FmtSch_GFRUpdateInfoBlk5_Rt := io.FmtSch_GFRUpdateInfoBlk5_Rt
  m.io.FmtSch_GFRUpdateInfoBlk6_Rt := io.FmtSch_GFRUpdateInfoBlk6_Rt
  m.io.FmtSch_GFRUpdateInfoBlk7_Rt := io.FmtSch_GFRUpdateInfoBlk7_Rt
  m.io.FmtSch_GFRVectorBlk0_Rt := io.FmtSch_GFRVectorBlk0_Rt
  m.io.FmtSch_GFRVectorBlk1_Rt := io.FmtSch_GFRVectorBlk1_Rt
  m.io.FmtSch_GFRVectorBlk2_Rt := io.FmtSch_GFRVectorBlk2_Rt
  m.io.FmtSch_GFRVectorBlk3_Rt := io.FmtSch_GFRVectorBlk3_Rt
  m.io.FmtSch_GFRVectorBlk4_Rt := io.FmtSch_GFRVectorBlk4_Rt
  m.io.FmtSch_GFRVectorBlk5_Rt := io.FmtSch_GFRVectorBlk5_Rt
  m.io.FmtSch_GFRVectorBlk6_Rt := io.FmtSch_GFRVectorBlk6_Rt
  m.io.FmtSch_GFRVectorBlk7_Rt := io.FmtSch_GFRVectorBlk7_Rt
  m.io.FmtSch_HeaderDest_Blk0_Rt := io.FmtSch_HeaderDest_Blk0_Rt
  m.io.FmtSch_HeaderDest_Blk1_Rt := io.FmtSch_HeaderDest_Blk1_Rt
  m.io.FmtSch_HeaderDest_Blk2_Rt := io.FmtSch_HeaderDest_Blk2_Rt
  m.io.FmtSch_HeaderDest_Blk3_Rt := io.FmtSch_HeaderDest_Blk3_Rt
  m.io.FmtSch_HeaderDest_Blk4_Rt := io.FmtSch_HeaderDest_Blk4_Rt
  m.io.FmtSch_HeaderDest_Blk5_Rt := io.FmtSch_HeaderDest_Blk5_Rt
  m.io.FmtSch_HeaderDest_Blk6_Rt := io.FmtSch_HeaderDest_Blk6_Rt
  m.io.FmtSch_HeaderDest_Blk7_Rt := io.FmtSch_HeaderDest_Blk7_Rt
  m.io.FmtSch_HeaderSrcDbl_Blk0_Rt := io.FmtSch_HeaderSrcDbl_Blk0_Rt
  m.io.FmtSch_HeaderSrcDbl_Blk1_Rt := io.FmtSch_HeaderSrcDbl_Blk1_Rt
  m.io.FmtSch_HeaderSrcDbl_Blk2_Rt := io.FmtSch_HeaderSrcDbl_Blk2_Rt
  m.io.FmtSch_HeaderSrcDbl_Blk3_Rt := io.FmtSch_HeaderSrcDbl_Blk3_Rt
  m.io.FmtSch_HeaderSrcDbl_Blk4_Rt := io.FmtSch_HeaderSrcDbl_Blk4_Rt
  m.io.FmtSch_HeaderSrcDbl_Blk5_Rt := io.FmtSch_HeaderSrcDbl_Blk5_Rt
  m.io.FmtSch_HeaderSrcDbl_Blk6_Rt := io.FmtSch_HeaderSrcDbl_Blk6_Rt
  m.io.FmtSch_HeaderSrcDbl_Blk7_Rt := io.FmtSch_HeaderSrcDbl_Blk7_Rt
  m.io.FmtSch_HeaderSrc_Blk0_Rt := io.FmtSch_HeaderSrc_Blk0_Rt
  m.io.FmtSch_HeaderSrc_Blk1_Rt := io.FmtSch_HeaderSrc_Blk1_Rt
  m.io.FmtSch_HeaderSrc_Blk2_Rt := io.FmtSch_HeaderSrc_Blk2_Rt
  m.io.FmtSch_HeaderSrc_Blk3_Rt := io.FmtSch_HeaderSrc_Blk3_Rt
  m.io.FmtSch_HeaderSrc_Blk4_Rt := io.FmtSch_HeaderSrc_Blk4_Rt
  m.io.FmtSch_HeaderSrc_Blk5_Rt := io.FmtSch_HeaderSrc_Blk5_Rt
  m.io.FmtSch_HeaderSrc_Blk6_Rt := io.FmtSch_HeaderSrc_Blk6_Rt
  m.io.FmtSch_HeaderSrc_Blk7_Rt := io.FmtSch_HeaderSrc_Blk7_Rt
  m.io.FmtSch_IbtIndex_Blk0_Rt := io.FmtSch_IbtIndex_Blk0_Rt
  m.io.FmtSch_IbtIndex_Blk1_Rt := io.FmtSch_IbtIndex_Blk1_Rt
  m.io.FmtSch_IbtIndex_Blk2_Rt := io.FmtSch_IbtIndex_Blk2_Rt
  m.io.FmtSch_IbtIndex_Blk3_Rt := io.FmtSch_IbtIndex_Blk3_Rt
  m.io.FmtSch_IbtIndex_Blk4_Rt := io.FmtSch_IbtIndex_Blk4_Rt
  m.io.FmtSch_IbtIndex_Blk5_Rt := io.FmtSch_IbtIndex_Blk5_Rt
  m.io.FmtSch_IbtIndex_Blk6_Rt := io.FmtSch_IbtIndex_Blk6_Rt
  m.io.FmtSch_IbtIndex_Blk7_Rt := io.FmtSch_IbtIndex_Blk7_Rt
  m.io.FmtSch_ImpliedGfrRead_Blk0_Rt := io.FmtSch_ImpliedGfrRead_Blk0_Rt
  m.io.FmtSch_ImpliedGfrRead_Blk1_Rt := io.FmtSch_ImpliedGfrRead_Blk1_Rt
  m.io.FmtSch_ImpliedGfrRead_Blk2_Rt := io.FmtSch_ImpliedGfrRead_Blk2_Rt
  m.io.FmtSch_ImpliedGfrRead_Blk3_Rt := io.FmtSch_ImpliedGfrRead_Blk3_Rt
  m.io.FmtSch_ImpliedGfrRead_Blk4_Rt := io.FmtSch_ImpliedGfrRead_Blk4_Rt
  m.io.FmtSch_ImpliedGfrRead_Blk5_Rt := io.FmtSch_ImpliedGfrRead_Blk5_Rt
  m.io.FmtSch_ImpliedGfrRead_Blk6_Rt := io.FmtSch_ImpliedGfrRead_Blk6_Rt
  m.io.FmtSch_ImpliedGfrRead_Blk7_Rt := io.FmtSch_ImpliedGfrRead_Blk7_Rt
  m.io.FmtSch_ImpliedSrc_Blk0_Rt := io.FmtSch_ImpliedSrc_Blk0_Rt
  m.io.FmtSch_ImpliedSrc_Blk1_Rt := io.FmtSch_ImpliedSrc_Blk1_Rt
  m.io.FmtSch_ImpliedSrc_Blk2_Rt := io.FmtSch_ImpliedSrc_Blk2_Rt
  m.io.FmtSch_ImpliedSrc_Blk3_Rt := io.FmtSch_ImpliedSrc_Blk3_Rt
  m.io.FmtSch_ImpliedSrc_Blk4_Rt := io.FmtSch_ImpliedSrc_Blk4_Rt
  m.io.FmtSch_ImpliedSrc_Blk5_Rt := io.FmtSch_ImpliedSrc_Blk5_Rt
  m.io.FmtSch_ImpliedSrc_Blk6_Rt := io.FmtSch_ImpliedSrc_Blk6_Rt
  m.io.FmtSch_ImpliedSrc_Blk7_Rt := io.FmtSch_ImpliedSrc_Blk7_Rt
  m.io.FmtSch_IndirectTargetValid_Blk0_Rt := io.FmtSch_IndirectTargetValid_Blk0_Rt
  m.io.FmtSch_IndirectTargetValid_Blk1_Rt := io.FmtSch_IndirectTargetValid_Blk1_Rt
  m.io.FmtSch_IndirectTargetValid_Blk2_Rt := io.FmtSch_IndirectTargetValid_Blk2_Rt
  m.io.FmtSch_IndirectTargetValid_Blk3_Rt := io.FmtSch_IndirectTargetValid_Blk3_Rt
  m.io.FmtSch_IndirectTargetValid_Blk4_Rt := io.FmtSch_IndirectTargetValid_Blk4_Rt
  m.io.FmtSch_IndirectTargetValid_Blk5_Rt := io.FmtSch_IndirectTargetValid_Blk5_Rt
  m.io.FmtSch_IndirectTargetValid_Blk6_Rt := io.FmtSch_IndirectTargetValid_Blk6_Rt
  m.io.FmtSch_IndirectTargetValid_Blk7_Rt := io.FmtSch_IndirectTargetValid_Blk7_Rt
  m.io.FmtSch_InstructionValid_Blk0_Rt := io.FmtSch_InstructionValid_Blk0_Rt
  m.io.FmtSch_InstructionValid_Blk1_Rt := io.FmtSch_InstructionValid_Blk1_Rt
  m.io.FmtSch_InstructionValid_Blk2_Rt := io.FmtSch_InstructionValid_Blk2_Rt
  m.io.FmtSch_InstructionValid_Blk3_Rt := io.FmtSch_InstructionValid_Blk3_Rt
  m.io.FmtSch_InstructionValid_Blk4_Rt := io.FmtSch_InstructionValid_Blk4_Rt
  m.io.FmtSch_InstructionValid_Blk5_Rt := io.FmtSch_InstructionValid_Blk5_Rt
  m.io.FmtSch_InstructionValid_Blk6_Rt := io.FmtSch_InstructionValid_Blk6_Rt
  m.io.FmtSch_InstructionValid_Blk7_Rt := io.FmtSch_InstructionValid_Blk7_Rt
  m.io.FmtSch_JV0_Rt := io.FmtSch_JV0_Rt
  m.io.FmtSch_JV1_Rt := io.FmtSch_JV1_Rt
  m.io.FmtSch_JV2_Rt := io.FmtSch_JV2_Rt
  m.io.FmtSch_JV3_Rt := io.FmtSch_JV3_Rt
  m.io.FmtSch_JV4_Rt := io.FmtSch_JV4_Rt
  m.io.FmtSch_JV5_Rt := io.FmtSch_JV5_Rt
  m.io.FmtSch_JV6_Rt := io.FmtSch_JV6_Rt
  m.io.FmtSch_JV7_Rt := io.FmtSch_JV7_Rt
  m.io.FmtSch_LSAPLookupHit_Rt := io.FmtSch_LSAPLookupHit_Rt
  m.io.FmtSch_LaCnt_Blk0_Rt := io.FmtSch_LaCnt_Blk0_Rt
  m.io.FmtSch_LaCnt_Blk1_Rt := io.FmtSch_LaCnt_Blk1_Rt
  m.io.FmtSch_LaCnt_Blk2_Rt := io.FmtSch_LaCnt_Blk2_Rt
  m.io.FmtSch_LaCnt_Blk3_Rt := io.FmtSch_LaCnt_Blk3_Rt
  m.io.FmtSch_LaCnt_Blk4_Rt := io.FmtSch_LaCnt_Blk4_Rt
  m.io.FmtSch_LaCnt_Blk5_Rt := io.FmtSch_LaCnt_Blk5_Rt
  m.io.FmtSch_LaCnt_Blk6_Rt := io.FmtSch_LaCnt_Blk6_Rt
  m.io.FmtSch_LaCnt_Blk7_Rt := io.FmtSch_LaCnt_Blk7_Rt
  m.io.FmtSch_LdIsInSlot1_Blk0_Rt := io.FmtSch_LdIsInSlot1_Blk0_Rt
  m.io.FmtSch_LdIsInSlot1_Blk1_Rt := io.FmtSch_LdIsInSlot1_Blk1_Rt
  m.io.FmtSch_LdIsInSlot1_Blk2_Rt := io.FmtSch_LdIsInSlot1_Blk2_Rt
  m.io.FmtSch_LdIsInSlot1_Blk3_Rt := io.FmtSch_LdIsInSlot1_Blk3_Rt
  m.io.FmtSch_LdIsInSlot1_Blk4_Rt := io.FmtSch_LdIsInSlot1_Blk4_Rt
  m.io.FmtSch_LdIsInSlot1_Blk5_Rt := io.FmtSch_LdIsInSlot1_Blk5_Rt
  m.io.FmtSch_LdIsInSlot1_Blk6_Rt := io.FmtSch_LdIsInSlot1_Blk6_Rt
  m.io.FmtSch_LdIsInSlot1_Blk7_Rt := io.FmtSch_LdIsInSlot1_Blk7_Rt
  m.io.FmtSch_LookupStoreDelta0_Rt := io.FmtSch_LookupStoreDelta0_Rt
  m.io.FmtSch_LookupStoreDelta1_Rt := io.FmtSch_LookupStoreDelta1_Rt
  m.io.FmtSch_LookupStoreDelta2_Rt := io.FmtSch_LookupStoreDelta2_Rt
  m.io.FmtSch_LookupStoreDelta3_Rt := io.FmtSch_LookupStoreDelta3_Rt
  m.io.FmtSch_LookupStoreDelta4_Rt := io.FmtSch_LookupStoreDelta4_Rt
  m.io.FmtSch_LookupStoreDelta5_Rt := io.FmtSch_LookupStoreDelta5_Rt
  m.io.FmtSch_LookupStoreDelta6_Rt := io.FmtSch_LookupStoreDelta6_Rt
  m.io.FmtSch_LookupStoreDelta7_Rt := io.FmtSch_LookupStoreDelta7_Rt
  m.io.FmtSch_MLD_Blk0_Rt := io.FmtSch_MLD_Blk0_Rt
  m.io.FmtSch_MLD_Blk1_Rt := io.FmtSch_MLD_Blk1_Rt
  m.io.FmtSch_MLD_Blk2_Rt := io.FmtSch_MLD_Blk2_Rt
  m.io.FmtSch_MLD_Blk3_Rt := io.FmtSch_MLD_Blk3_Rt
  m.io.FmtSch_MLD_Blk4_Rt := io.FmtSch_MLD_Blk4_Rt
  m.io.FmtSch_MLD_Blk5_Rt := io.FmtSch_MLD_Blk5_Rt
  m.io.FmtSch_MLD_Blk6_Rt := io.FmtSch_MLD_Blk6_Rt
  m.io.FmtSch_MLD_Blk7_Rt := io.FmtSch_MLD_Blk7_Rt
  m.io.FmtSch_MSV_Blk0_Rt := io.FmtSch_MSV_Blk0_Rt
  m.io.FmtSch_MSV_Blk1_Rt := io.FmtSch_MSV_Blk1_Rt
  m.io.FmtSch_MSV_Blk2_Rt := io.FmtSch_MSV_Blk2_Rt
  m.io.FmtSch_MSV_Blk3_Rt := io.FmtSch_MSV_Blk3_Rt
  m.io.FmtSch_MSV_Blk4_Rt := io.FmtSch_MSV_Blk4_Rt
  m.io.FmtSch_MSV_Blk5_Rt := io.FmtSch_MSV_Blk5_Rt
  m.io.FmtSch_MSV_Blk6_Rt := io.FmtSch_MSV_Blk6_Rt
  m.io.FmtSch_MSV_Blk7_Rt := io.FmtSch_MSV_Blk7_Rt
  m.io.FmtSch_NewSmm_Blk0_Rt := io.FmtSch_NewSmm_Blk0_Rt
  m.io.FmtSch_NewSmm_Blk1_Rt := io.FmtSch_NewSmm_Blk1_Rt
  m.io.FmtSch_NewSmm_Blk2_Rt := io.FmtSch_NewSmm_Blk2_Rt
  m.io.FmtSch_NewSmm_Blk3_Rt := io.FmtSch_NewSmm_Blk3_Rt
  m.io.FmtSch_NewSmm_Blk4_Rt := io.FmtSch_NewSmm_Blk4_Rt
  m.io.FmtSch_NewSmm_Blk5_Rt := io.FmtSch_NewSmm_Blk5_Rt
  m.io.FmtSch_NewSmm_Blk6_Rt := io.FmtSch_NewSmm_Blk6_Rt
  m.io.FmtSch_NewSmm_Blk7_Rt := io.FmtSch_NewSmm_Blk7_Rt
  m.io.FmtSch_NewSrm_Blk0_Rt := io.FmtSch_NewSrm_Blk0_Rt
  m.io.FmtSch_NewSrm_Blk1_Rt := io.FmtSch_NewSrm_Blk1_Rt
  m.io.FmtSch_NewSrm_Blk2_Rt := io.FmtSch_NewSrm_Blk2_Rt
  m.io.FmtSch_NewSrm_Blk3_Rt := io.FmtSch_NewSrm_Blk3_Rt
  m.io.FmtSch_NewSrm_Blk4_Rt := io.FmtSch_NewSrm_Blk4_Rt
  m.io.FmtSch_NewSrm_Blk5_Rt := io.FmtSch_NewSrm_Blk5_Rt
  m.io.FmtSch_NewSrm_Blk6_Rt := io.FmtSch_NewSrm_Blk6_Rt
  m.io.FmtSch_NewSrm_Blk7_Rt := io.FmtSch_NewSrm_Blk7_Rt
  m.io.FmtSch_NotEXOnly0_Rt := io.FmtSch_NotEXOnly0_Rt
  m.io.FmtSch_NotEXOnly1_Rt := io.FmtSch_NotEXOnly1_Rt
  m.io.FmtSch_NotEXOnly2_Rt := io.FmtSch_NotEXOnly2_Rt
  m.io.FmtSch_NotEXOnly3_Rt := io.FmtSch_NotEXOnly3_Rt
  m.io.FmtSch_NotEXOnly4_Rt := io.FmtSch_NotEXOnly4_Rt
  m.io.FmtSch_NotEXOnly5_Rt := io.FmtSch_NotEXOnly5_Rt
  m.io.FmtSch_NotEXOnly6_Rt := io.FmtSch_NotEXOnly6_Rt
  m.io.FmtSch_NotEXOnly7_Rt := io.FmtSch_NotEXOnly7_Rt
  m.io.FmtSch_PageCrossingStoreHit_Rt := io.FmtSch_PageCrossingStoreHit_Rt
  m.io.FmtSch_PrefixSuffixCombinationIsUIBlk0_Rt := io.FmtSch_PrefixSuffixCombinationIsUIBlk0_Rt
  m.io.FmtSch_PrefixSuffixCombinationIsUIBlk1_Rt := io.FmtSch_PrefixSuffixCombinationIsUIBlk1_Rt
  m.io.FmtSch_PrefixSuffixCombinationIsUIBlk2_Rt := io.FmtSch_PrefixSuffixCombinationIsUIBlk2_Rt
  m.io.FmtSch_PrefixSuffixCombinationIsUIBlk3_Rt := io.FmtSch_PrefixSuffixCombinationIsUIBlk3_Rt
  m.io.FmtSch_PrefixSuffixCombinationIsUIBlk4_Rt := io.FmtSch_PrefixSuffixCombinationIsUIBlk4_Rt
  m.io.FmtSch_PrefixSuffixCombinationIsUIBlk5_Rt := io.FmtSch_PrefixSuffixCombinationIsUIBlk5_Rt
  m.io.FmtSch_PrefixSuffixCombinationIsUIBlk6_Rt := io.FmtSch_PrefixSuffixCombinationIsUIBlk6_Rt
  m.io.FmtSch_PrefixSuffixCombinationIsUIBlk7_Rt := io.FmtSch_PrefixSuffixCombinationIsUIBlk7_Rt
  m.io.FmtSch_PrefixValid_Blk0_Rt := io.FmtSch_PrefixValid_Blk0_Rt
  m.io.FmtSch_PrefixValid_Blk1_Rt := io.FmtSch_PrefixValid_Blk1_Rt
  m.io.FmtSch_PrefixValid_Blk2_Rt := io.FmtSch_PrefixValid_Blk2_Rt
  m.io.FmtSch_PrefixValid_Blk3_Rt := io.FmtSch_PrefixValid_Blk3_Rt
  m.io.FmtSch_PrefixValid_Blk4_Rt := io.FmtSch_PrefixValid_Blk4_Rt
  m.io.FmtSch_PrefixValid_Blk5_Rt := io.FmtSch_PrefixValid_Blk5_Rt
  m.io.FmtSch_PrefixValid_Blk6_Rt := io.FmtSch_PrefixValid_Blk6_Rt
  m.io.FmtSch_PrefixValid_Blk7_Rt := io.FmtSch_PrefixValid_Blk7_Rt
  m.io.FmtSch_ReadsNit_Blk0_Rt := io.FmtSch_ReadsNit_Blk0_Rt
  m.io.FmtSch_ReadsNit_Blk1_Rt := io.FmtSch_ReadsNit_Blk1_Rt
  m.io.FmtSch_ReadsNit_Blk2_Rt := io.FmtSch_ReadsNit_Blk2_Rt
  m.io.FmtSch_ReadsNit_Blk3_Rt := io.FmtSch_ReadsNit_Blk3_Rt
  m.io.FmtSch_ReadsNit_Blk4_Rt := io.FmtSch_ReadsNit_Blk4_Rt
  m.io.FmtSch_ReadsNit_Blk5_Rt := io.FmtSch_ReadsNit_Blk5_Rt
  m.io.FmtSch_ReadsNit_Blk6_Rt := io.FmtSch_ReadsNit_Blk6_Rt
  m.io.FmtSch_ReadsNit_Blk7_Rt := io.FmtSch_ReadsNit_Blk7_Rt
  m.io.FmtSch_ReadsSrtIndex_Blk0_Rt := io.FmtSch_ReadsSrtIndex_Blk0_Rt
  m.io.FmtSch_ReadsSrtIndex_Blk1_Rt := io.FmtSch_ReadsSrtIndex_Blk1_Rt
  m.io.FmtSch_ReadsSrtIndex_Blk2_Rt := io.FmtSch_ReadsSrtIndex_Blk2_Rt
  m.io.FmtSch_ReadsSrtIndex_Blk3_Rt := io.FmtSch_ReadsSrtIndex_Blk3_Rt
  m.io.FmtSch_ReadsSrtIndex_Blk4_Rt := io.FmtSch_ReadsSrtIndex_Blk4_Rt
  m.io.FmtSch_ReadsSrtIndex_Blk5_Rt := io.FmtSch_ReadsSrtIndex_Blk5_Rt
  m.io.FmtSch_ReadsSrtIndex_Blk6_Rt := io.FmtSch_ReadsSrtIndex_Blk6_Rt
  m.io.FmtSch_ReadsSrtIndex_Blk7_Rt := io.FmtSch_ReadsSrtIndex_Blk7_Rt
  m.io.FmtSch_RgipUpdate_Blk0_Rt := io.FmtSch_RgipUpdate_Blk0_Rt
  m.io.FmtSch_RgipUpdate_Blk1_Rt := io.FmtSch_RgipUpdate_Blk1_Rt
  m.io.FmtSch_RgipUpdate_Blk2_Rt := io.FmtSch_RgipUpdate_Blk2_Rt
  m.io.FmtSch_RgipUpdate_Blk3_Rt := io.FmtSch_RgipUpdate_Blk3_Rt
  m.io.FmtSch_RgipUpdate_Blk4_Rt := io.FmtSch_RgipUpdate_Blk4_Rt
  m.io.FmtSch_RgipUpdate_Blk5_Rt := io.FmtSch_RgipUpdate_Blk5_Rt
  m.io.FmtSch_RgipUpdate_Blk6_Rt := io.FmtSch_RgipUpdate_Blk6_Rt
  m.io.FmtSch_RgipUpdate_Blk7_Rt := io.FmtSch_RgipUpdate_Blk7_Rt
  m.io.FmtSch_SaCnt_Blk0_Rt := io.FmtSch_SaCnt_Blk0_Rt
  m.io.FmtSch_SaCnt_Blk1_Rt := io.FmtSch_SaCnt_Blk1_Rt
  m.io.FmtSch_SaCnt_Blk2_Rt := io.FmtSch_SaCnt_Blk2_Rt
  m.io.FmtSch_SaCnt_Blk3_Rt := io.FmtSch_SaCnt_Blk3_Rt
  m.io.FmtSch_SaCnt_Blk4_Rt := io.FmtSch_SaCnt_Blk4_Rt
  m.io.FmtSch_SaCnt_Blk5_Rt := io.FmtSch_SaCnt_Blk5_Rt
  m.io.FmtSch_SaCnt_Blk6_Rt := io.FmtSch_SaCnt_Blk6_Rt
  m.io.FmtSch_SaCnt_Blk7_Rt := io.FmtSch_SaCnt_Blk7_Rt
  m.io.FmtSch_SdSaCntBlk0_Rt := io.FmtSch_SdSaCntBlk0_Rt
  m.io.FmtSch_SdSaCntBlk1_Rt := io.FmtSch_SdSaCntBlk1_Rt
  m.io.FmtSch_SdSaCntBlk2_Rt := io.FmtSch_SdSaCntBlk2_Rt
  m.io.FmtSch_SdSaCntBlk3_Rt := io.FmtSch_SdSaCntBlk3_Rt
  m.io.FmtSch_SdSaCntBlk4_Rt := io.FmtSch_SdSaCntBlk4_Rt
  m.io.FmtSch_SdSaCntBlk5_Rt := io.FmtSch_SdSaCntBlk5_Rt
  m.io.FmtSch_SdSaCntBlk6_Rt := io.FmtSch_SdSaCntBlk6_Rt
  m.io.FmtSch_SdSaCntBlk7_Rt := io.FmtSch_SdSaCntBlk7_Rt
  m.io.FmtSch_SdSaCntValidBlk0_Rt := io.FmtSch_SdSaCntValidBlk0_Rt
  m.io.FmtSch_SdSaCntValidBlk1_Rt := io.FmtSch_SdSaCntValidBlk1_Rt
  m.io.FmtSch_SdSaCntValidBlk2_Rt := io.FmtSch_SdSaCntValidBlk2_Rt
  m.io.FmtSch_SdSaCntValidBlk3_Rt := io.FmtSch_SdSaCntValidBlk3_Rt
  m.io.FmtSch_SdSaCntValidBlk4_Rt := io.FmtSch_SdSaCntValidBlk4_Rt
  m.io.FmtSch_SdSaCntValidBlk5_Rt := io.FmtSch_SdSaCntValidBlk5_Rt
  m.io.FmtSch_SdSaCntValidBlk6_Rt := io.FmtSch_SdSaCntValidBlk6_Rt
  m.io.FmtSch_SdSaCntValidBlk7_Rt := io.FmtSch_SdSaCntValidBlk7_Rt
  m.io.FmtSch_Serialize_Blk0_Rt := io.FmtSch_Serialize_Blk0_Rt
  m.io.FmtSch_Serialize_Blk1_Rt := io.FmtSch_Serialize_Blk1_Rt
  m.io.FmtSch_Serialize_Blk2_Rt := io.FmtSch_Serialize_Blk2_Rt
  m.io.FmtSch_Serialize_Blk3_Rt := io.FmtSch_Serialize_Blk3_Rt
  m.io.FmtSch_Serialize_Blk4_Rt := io.FmtSch_Serialize_Blk4_Rt
  m.io.FmtSch_Serialize_Blk5_Rt := io.FmtSch_Serialize_Blk5_Rt
  m.io.FmtSch_Serialize_Blk6_Rt := io.FmtSch_Serialize_Blk6_Rt
  m.io.FmtSch_Serialize_Blk7_Rt := io.FmtSch_Serialize_Blk7_Rt
  m.io.FmtSch_SimdDtTypeQualifier_Blk0_Rt := io.FmtSch_SimdDtTypeQualifier_Blk0_Rt
  m.io.FmtSch_SimdDtTypeQualifier_Blk1_Rt := io.FmtSch_SimdDtTypeQualifier_Blk1_Rt
  m.io.FmtSch_SimdDtTypeQualifier_Blk2_Rt := io.FmtSch_SimdDtTypeQualifier_Blk2_Rt
  m.io.FmtSch_SimdDtTypeQualifier_Blk3_Rt := io.FmtSch_SimdDtTypeQualifier_Blk3_Rt
  m.io.FmtSch_SimdDtTypeQualifier_Blk4_Rt := io.FmtSch_SimdDtTypeQualifier_Blk4_Rt
  m.io.FmtSch_SimdDtTypeQualifier_Blk5_Rt := io.FmtSch_SimdDtTypeQualifier_Blk5_Rt
  m.io.FmtSch_SimdDtTypeQualifier_Blk6_Rt := io.FmtSch_SimdDtTypeQualifier_Blk6_Rt
  m.io.FmtSch_SimdDtTypeQualifier_Blk7_Rt := io.FmtSch_SimdDtTypeQualifier_Blk7_Rt
  m.io.FmtSch_SimdSrcTypeQualifier_Blk0_Rt := io.FmtSch_SimdSrcTypeQualifier_Blk0_Rt
  m.io.FmtSch_SimdSrcTypeQualifier_Blk1_Rt := io.FmtSch_SimdSrcTypeQualifier_Blk1_Rt
  m.io.FmtSch_SimdSrcTypeQualifier_Blk2_Rt := io.FmtSch_SimdSrcTypeQualifier_Blk2_Rt
  m.io.FmtSch_SimdSrcTypeQualifier_Blk3_Rt := io.FmtSch_SimdSrcTypeQualifier_Blk3_Rt
  m.io.FmtSch_SimdSrcTypeQualifier_Blk4_Rt := io.FmtSch_SimdSrcTypeQualifier_Blk4_Rt
  m.io.FmtSch_SimdSrcTypeQualifier_Blk5_Rt := io.FmtSch_SimdSrcTypeQualifier_Blk5_Rt
  m.io.FmtSch_SimdSrcTypeQualifier_Blk6_Rt := io.FmtSch_SimdSrcTypeQualifier_Blk6_Rt
  m.io.FmtSch_SimdSrcTypeQualifier_Blk7_Rt := io.FmtSch_SimdSrcTypeQualifier_Blk7_Rt
  m.io.FmtSch_SimdSrcType_Blk0_Rt := io.FmtSch_SimdSrcType_Blk0_Rt
  m.io.FmtSch_SimdSrcType_Blk1_Rt := io.FmtSch_SimdSrcType_Blk1_Rt
  m.io.FmtSch_SimdSrcType_Blk2_Rt := io.FmtSch_SimdSrcType_Blk2_Rt
  m.io.FmtSch_SimdSrcType_Blk3_Rt := io.FmtSch_SimdSrcType_Blk3_Rt
  m.io.FmtSch_SimdSrcType_Blk4_Rt := io.FmtSch_SimdSrcType_Blk4_Rt
  m.io.FmtSch_SimdSrcType_Blk5_Rt := io.FmtSch_SimdSrcType_Blk5_Rt
  m.io.FmtSch_SimdSrcType_Blk6_Rt := io.FmtSch_SimdSrcType_Blk6_Rt
  m.io.FmtSch_SimdSrcType_Blk7_Rt := io.FmtSch_SimdSrcType_Blk7_Rt
  m.io.FmtSch_Smm_Blk0_Rt := io.FmtSch_Smm_Blk0_Rt
  m.io.FmtSch_Smm_Blk1_Rt := io.FmtSch_Smm_Blk1_Rt
  m.io.FmtSch_Smm_Blk2_Rt := io.FmtSch_Smm_Blk2_Rt
  m.io.FmtSch_Smm_Blk3_Rt := io.FmtSch_Smm_Blk3_Rt
  m.io.FmtSch_Smm_Blk4_Rt := io.FmtSch_Smm_Blk4_Rt
  m.io.FmtSch_Smm_Blk5_Rt := io.FmtSch_Smm_Blk5_Rt
  m.io.FmtSch_Smm_Blk6_Rt := io.FmtSch_Smm_Blk6_Rt
  m.io.FmtSch_Smm_Blk7_Rt := io.FmtSch_Smm_Blk7_Rt
  m.io.FmtSch_Srm_Blk0_Rt := io.FmtSch_Srm_Blk0_Rt
  m.io.FmtSch_Srm_Blk1_Rt := io.FmtSch_Srm_Blk1_Rt
  m.io.FmtSch_Srm_Blk2_Rt := io.FmtSch_Srm_Blk2_Rt
  m.io.FmtSch_Srm_Blk3_Rt := io.FmtSch_Srm_Blk3_Rt
  m.io.FmtSch_Srm_Blk4_Rt := io.FmtSch_Srm_Blk4_Rt
  m.io.FmtSch_Srm_Blk5_Rt := io.FmtSch_Srm_Blk5_Rt
  m.io.FmtSch_Srm_Blk6_Rt := io.FmtSch_Srm_Blk6_Rt
  m.io.FmtSch_Srm_Blk7_Rt := io.FmtSch_Srm_Blk7_Rt
  m.io.FmtSch_Tid_B2 := io.FmtSch_Tid_B2
  m.io.FmtSch_TwoCycleBlock_Blk0_Rt := io.FmtSch_TwoCycleBlock_Blk0_Rt
  m.io.FmtSch_TwoCycleBlock_Blk1_Rt := io.FmtSch_TwoCycleBlock_Blk1_Rt
  m.io.FmtSch_TwoCycleBlock_Blk2_Rt := io.FmtSch_TwoCycleBlock_Blk2_Rt
  m.io.FmtSch_TwoCycleBlock_Blk3_Rt := io.FmtSch_TwoCycleBlock_Blk3_Rt
  m.io.FmtSch_TwoCycleBlock_Blk4_Rt := io.FmtSch_TwoCycleBlock_Blk4_Rt
  m.io.FmtSch_TwoCycleBlock_Blk5_Rt := io.FmtSch_TwoCycleBlock_Blk5_Rt
  m.io.FmtSch_TwoCycleBlock_Blk6_Rt := io.FmtSch_TwoCycleBlock_Blk6_Rt
  m.io.FmtSch_TwoCycleBlock_Blk7_Rt := io.FmtSch_TwoCycleBlock_Blk7_Rt
  m.io.FmtSch_TwoPortBlock_Blk0_Rt := io.FmtSch_TwoPortBlock_Blk0_Rt
  m.io.FmtSch_TwoPortBlock_Blk1_Rt := io.FmtSch_TwoPortBlock_Blk1_Rt
  m.io.FmtSch_TwoPortBlock_Blk2_Rt := io.FmtSch_TwoPortBlock_Blk2_Rt
  m.io.FmtSch_TwoPortBlock_Blk3_Rt := io.FmtSch_TwoPortBlock_Blk3_Rt
  m.io.FmtSch_TwoPortBlock_Blk4_Rt := io.FmtSch_TwoPortBlock_Blk4_Rt
  m.io.FmtSch_TwoPortBlock_Blk5_Rt := io.FmtSch_TwoPortBlock_Blk5_Rt
  m.io.FmtSch_TwoPortBlock_Blk6_Rt := io.FmtSch_TwoPortBlock_Blk6_Rt
  m.io.FmtSch_TwoPortBlock_Blk7_Rt := io.FmtSch_TwoPortBlock_Blk7_Rt
  m.io.FmtSch_ZEU64_Blk0_Rt := io.FmtSch_ZEU64_Blk0_Rt
  m.io.FmtSch_ZEU64_Blk1_Rt := io.FmtSch_ZEU64_Blk1_Rt
  m.io.FmtSch_ZEU64_Blk2_Rt := io.FmtSch_ZEU64_Blk2_Rt
  m.io.FmtSch_ZEU64_Blk3_Rt := io.FmtSch_ZEU64_Blk3_Rt
  m.io.FmtSch_ZEU64_Blk4_Rt := io.FmtSch_ZEU64_Blk4_Rt
  m.io.FmtSch_ZEU64_Blk5_Rt := io.FmtSch_ZEU64_Blk5_Rt
  m.io.FmtSch_ZEU64_Blk6_Rt := io.FmtSch_ZEU64_Blk6_Rt
  m.io.FmtSch_ZEU64_Blk7_Rt := io.FmtSch_ZEU64_Blk7_Rt
  m.io.IfuExc_PredictedTargetOrSRGIP0_Eb := io.IfuExc_PredictedTargetOrSRGIP0_Eb
  m.io.IfuExc_PredictedTargetOrSRGIP1_Eb := io.IfuExc_PredictedTargetOrSRGIP1_Eb
  m.io.IfuExc_PredictedTargetOrSRGIP2_Eb := io.IfuExc_PredictedTargetOrSRGIP2_Eb
  m.io.IfuExc_PredictedTargetOrSRGIP3_Eb := io.IfuExc_PredictedTargetOrSRGIP3_Eb
  m.io.IfuSch_ImcNipfPcT0 := io.IfuSch_ImcNipfPcT0
  m.io.IfuSch_ImcNipfPcT1 := io.IfuSch_ImcNipfPcT1
  m.io.IfuSch_ImcValidT0 := io.IfuSch_ImcValidT0
  m.io.IfuSch_ImcValidT1 := io.IfuSch_ImcValidT1
  m.io.IfuSch_NipfValidT0 := io.IfuSch_NipfValidT0
  m.io.IfuSch_NipfValidT1 := io.IfuSch_NipfValidT1
  m.io.IfuSch_PendingClbInsT0 := io.IfuSch_PendingClbInsT0
  m.io.IfuSch_PendingClbInsT1 := io.IfuSch_PendingClbInsT1
  m.io.IfuSch_UnresolvedGBrnExceptionT0 := io.IfuSch_UnresolvedGBrnExceptionT0
  m.io.IfuSch_UnresolvedGBrnExceptionT1 := io.IfuSch_UnresolvedGBrnExceptionT1
  m.io.IfuSch_UnresolvedGBrnExceptionTypeT0 := io.IfuSch_UnresolvedGBrnExceptionTypeT0
  m.io.IfuSch_UnresolvedGBrnExceptionTypeT1 := io.IfuSch_UnresolvedGBrnExceptionTypeT1
  m.io.IfuSch_UnresolvedGBrnInstrTypeT0 := io.IfuSch_UnresolvedGBrnInstrTypeT0
  m.io.IfuSch_UnresolvedGBrnInstrTypeT1 := io.IfuSch_UnresolvedGBrnInstrTypeT1
  m.io.IfuSch_UnresolvedGBrnValidT0 := io.IfuSch_UnresolvedGBrnValidT0
  m.io.IfuSch_UnresolvedGBrnValidT1 := io.IfuSch_UnresolvedGBrnValidT1
  m.io.L2Sch_AmcXcpnReqT0 := io.L2Sch_AmcXcpnReqT0
  m.io.L2Sch_AmcXcpnReqT1 := io.L2Sch_AmcXcpnReqT1
  m.io.LsqExc_LdData0_Eb := io.LsqExc_LdData0_Eb
  m.io.LsqExc_LdData1_Eb := io.LsqExc_LdData1_Eb
  m.io.LsqExc_LdData2_Eb := io.LsqExc_LdData2_Eb
  m.io.LsqExc_LdData3_Eb := io.LsqExc_LdData3_Eb
  m.io.LsqExc_LdPredCancel0_Eb := io.LsqExc_LdPredCancel0_Eb
  m.io.LsqExc_LdPredCancel1_Eb := io.LsqExc_LdPredCancel1_Eb
  m.io.LsqExc_LdPredCancel2_Eb := io.LsqExc_LdPredCancel2_Eb
  m.io.LsqExc_LdPredCancel3_Eb := io.LsqExc_LdPredCancel3_Eb
  m.io.LsqRf_CommitStallT0 := io.LsqRf_CommitStallT0
  m.io.LsqRf_CommitStallT1 := io.LsqRf_CommitStallT1
  m.io.LsqRf_PartialCmtBlockNumT0_feedthru0 := io.LsqRf_PartialCmtBlockNumT0_feedthru0
  m.io.LsqRf_PartialCmtBlockNumT1_feedthru0 := io.LsqRf_PartialCmtBlockNumT1_feedthru0
  m.io.LsqRf_PartialCmtBlockVldT0_feedthru0 := io.LsqRf_PartialCmtBlockVldT0_feedthru0
  m.io.LsqRf_PartialCmtBlockVldT1_feedthru0 := io.LsqRf_PartialCmtBlockVldT1_feedthru0
  m.io.LsqSch_AspecXcpT0 := io.LsqSch_AspecXcpT0
  m.io.LsqSch_AspecXcpT1 := io.LsqSch_AspecXcpT1
  m.io.LsqSch_CommitStallT0 := io.LsqSch_CommitStallT0
  m.io.LsqSch_CommitStallT1 := io.LsqSch_CommitStallT1
  m.io.LsqSch_DataReadyQid0 := io.LsqSch_DataReadyQid0
  m.io.LsqSch_DataReadyQid1 := io.LsqSch_DataReadyQid1
  m.io.LsqSch_DataReadyQid2 := io.LsqSch_DataReadyQid2
  m.io.LsqSch_DataReadyTid0 := io.LsqSch_DataReadyTid0
  m.io.LsqSch_DataReadyTid1 := io.LsqSch_DataReadyTid1
  m.io.LsqSch_DataReadyTid2 := io.LsqSch_DataReadyTid2
  m.io.LsqSch_DataReadyVld0 := io.LsqSch_DataReadyVld0
  m.io.LsqSch_DataReadyVld1 := io.LsqSch_DataReadyVld1
  m.io.LsqSch_DataReadyVld2 := io.LsqSch_DataReadyVld2
  m.io.LsqSch_DfsdRetQid0T0 := io.LsqSch_DfsdRetQid0T0
  m.io.LsqSch_DfsdRetQid0T1 := io.LsqSch_DfsdRetQid0T1
  m.io.LsqSch_DfsdRetQid1T0 := io.LsqSch_DfsdRetQid1T0
  m.io.LsqSch_DfsdRetQid1T1 := io.LsqSch_DfsdRetQid1T1
  m.io.LsqSch_DfsdRetQid2T0 := io.LsqSch_DfsdRetQid2T0
  m.io.LsqSch_DfsdRetQid2T1 := io.LsqSch_DfsdRetQid2T1
  m.io.LsqSch_DfsdRetQid3T0 := io.LsqSch_DfsdRetQid3T0
  m.io.LsqSch_DfsdRetQid3T1 := io.LsqSch_DfsdRetQid3T1
  m.io.LsqSch_DfsdRetVal0T0 := io.LsqSch_DfsdRetVal0T0
  m.io.LsqSch_DfsdRetVal0T1 := io.LsqSch_DfsdRetVal0T1
  m.io.LsqSch_DfsdRetVal1T0 := io.LsqSch_DfsdRetVal1T0
  m.io.LsqSch_DfsdRetVal1T1 := io.LsqSch_DfsdRetVal1T1
  m.io.LsqSch_DfsdRetVal2T0 := io.LsqSch_DfsdRetVal2T0
  m.io.LsqSch_DfsdRetVal2T1 := io.LsqSch_DfsdRetVal2T1
  m.io.LsqSch_DfsdRetVal3T0 := io.LsqSch_DfsdRetVal3T0
  m.io.LsqSch_DfsdRetVal3T1 := io.LsqSch_DfsdRetVal3T1
  m.io.LsqSch_L1MissExcPortHi_Dd := io.LsqSch_L1MissExcPortHi_Dd
  m.io.LsqSch_L1MissExcPortLo_Dd := io.LsqSch_L1MissExcPortLo_Dd
  m.io.LsqSch_L1TpMissExcPortHi_Dd := io.LsqSch_L1TpMissExcPortHi_Dd
  m.io.LsqSch_L1TpMissExcPortLo_Dd := io.LsqSch_L1TpMissExcPortLo_Dd
  m.io.LsqSch_L2TpMissExcPortHi_Ud := io.LsqSch_L2TpMissExcPortHi_Ud
  m.io.LsqSch_L2TpMissExcPortLo_Ud := io.LsqSch_L2TpMissExcPortLo_Ud
  m.io.LsqSch_LoadCreditCntT0 := io.LsqSch_LoadCreditCntT0
  m.io.LsqSch_LoadCreditCntT1 := io.LsqSch_LoadCreditCntT1
  m.io.LsqSch_MemMispredictSchQIdxT0 := io.LsqSch_MemMispredictSchQIdxT0
  m.io.LsqSch_MemMispredictSchQIdxT1 := io.LsqSch_MemMispredictSchQIdxT1
  m.io.LsqSch_MemMispredictT0Vld := io.LsqSch_MemMispredictT0Vld
  m.io.LsqSch_MemMispredictT1Vld := io.LsqSch_MemMispredictT1Vld
  m.io.LsqSch_OldestBlockStatusT0 := io.LsqSch_OldestBlockStatusT0
  m.io.LsqSch_OldestBlockStatusT1 := io.LsqSch_OldestBlockStatusT1
  m.io.LsqSch_PartialCmtBlockNumT0 := io.LsqSch_PartialCmtBlockNumT0
  m.io.LsqSch_PartialCmtBlockNumT1 := io.LsqSch_PartialCmtBlockNumT1
  m.io.LsqSch_PartialCmtBlockVldT0 := io.LsqSch_PartialCmtBlockVldT0
  m.io.LsqSch_PartialCmtBlockVldT1 := io.LsqSch_PartialCmtBlockVldT1
  m.io.LsqSch_SRBDone := io.LsqSch_SRBDone
  m.io.LsqSch_SrbFullForException := io.LsqSch_SrbFullForException
  m.io.LsqSch_StatusBlockIdT0_Cm := io.LsqSch_StatusBlockIdT0_Cm
  m.io.LsqSch_StatusBlockIdT1_Cm := io.LsqSch_StatusBlockIdT1_Cm
  m.io.LsqSch_StatusBlockNumT0_Cm := io.LsqSch_StatusBlockNumT0_Cm
  m.io.LsqSch_StatusBlockNumT1_Cm := io.LsqSch_StatusBlockNumT1_Cm
  m.io.LsqSch_StatusProblemVldT0_Cm := io.LsqSch_StatusProblemVldT0_Cm
  m.io.LsqSch_StatusProblemVldT1_Cm := io.LsqSch_StatusProblemVldT1_Cm
  m.io.LsqSch_StatusXcpNumT0_Cm := io.LsqSch_StatusXcpNumT0_Cm
  m.io.LsqSch_StatusXcpNumT1_Cm := io.LsqSch_StatusXcpNumT1_Cm
  m.io.LsqSch_StoreCreditCntT0 := io.LsqSch_StoreCreditCntT0
  m.io.LsqSch_StoreCreditCntT1 := io.LsqSch_StoreCreditCntT1
  m.io.LsqSch_XcpCauseT0 := io.LsqSch_XcpCauseT0
  m.io.LsqSch_XcpCauseT1 := io.LsqSch_XcpCauseT1
  m.io.MmuDbg_CIDR0 := io.MmuDbg_CIDR0
  m.io.MmuDbg_CIDR1 := io.MmuDbg_CIDR1
  m.io.MmuExc_DR0_CMXE_T0 := io.MmuExc_DR0_CMXE_T0
  m.io.MmuExc_DR0_CMXE_T1 := io.MmuExc_DR0_CMXE_T1
  m.io.MmuExc_DR0_PPALLE_T0 := io.MmuExc_DR0_PPALLE_T0
  m.io.MmuExc_DR0_PPALLE_T1 := io.MmuExc_DR0_PPALLE_T1
  m.io.MmuExc_DR0_RBXE_T0 := io.MmuExc_DR0_RBXE_T0
  m.io.MmuExc_DR0_RBXE_T1 := io.MmuExc_DR0_RBXE_T1
  m.io.MmuExc_GSCTLR_ELES_T0 := io.MmuExc_GSCTLR_ELES_T0
  m.io.MmuExc_GSCTLR_ELES_T1 := io.MmuExc_GSCTLR_ELES_T1
  m.io.MmuExc_NSCTLR_AC_T0 := io.MmuExc_NSCTLR_AC_T0
  m.io.MmuExc_NSCTLR_AC_T1 := io.MmuExc_NSCTLR_AC_T1
  m.io.MmuExc_NSCTLR_NEES_T0 := io.MmuExc_NSCTLR_NEES_T0
  m.io.MmuExc_NSCTLR_NEES_T1 := io.MmuExc_NSCTLR_NEES_T1
  m.io.MmuExc_SCTLR_A_T0 := io.MmuExc_SCTLR_A_T0
  m.io.MmuExc_SCTLR_A_T1 := io.MmuExc_SCTLR_A_T1
  m.io.MmuExc_SCTLR_SA_T0 := io.MmuExc_SCTLR_SA_T0
  m.io.MmuExc_SCTLR_SA_T1 := io.MmuExc_SCTLR_SA_T1
  m.io.MmuSch_DR0_DisDenorm_T0 := io.MmuSch_DR0_DisDenorm_T0
  m.io.MmuSch_DR0_DisDenorm_T1 := io.MmuSch_DR0_DisDenorm_T1
  m.io.MmuSch_DR0_T0_SIDE := io.MmuSch_DR0_T0_SIDE
  m.io.MmuSch_DR0_T1_SIDE := io.MmuSch_DR0_T1_SIDE
  m.io.MmuSch_DR1_EAE := io.MmuSch_DR1_EAE
  m.io.MmuSch_DR1_ECE := io.MmuSch_DR1_ECE
  m.io.MmuSch_DR1_EPE := io.MmuSch_DR1_EPE
  m.io.MmuSch_DR1_STOP0 := io.MmuSch_DR1_STOP0
  m.io.MmuSch_DR1_STOP1 := io.MmuSch_DR1_STOP1
  m.io.MmuSch_HCR_EL2_T0_AMO := io.MmuSch_HCR_EL2_T0_AMO
  m.io.MmuSch_HCR_EL2_T0_FMO := io.MmuSch_HCR_EL2_T0_FMO
  m.io.MmuSch_HCR_EL2_T0_IMO := io.MmuSch_HCR_EL2_T0_IMO
  m.io.MmuSch_HCR_EL2_T0_TGE := io.MmuSch_HCR_EL2_T0_TGE
  m.io.MmuSch_HCR_EL2_T1_AMO := io.MmuSch_HCR_EL2_T1_AMO
  m.io.MmuSch_HCR_EL2_T1_FMO := io.MmuSch_HCR_EL2_T1_FMO
  m.io.MmuSch_HCR_EL2_T1_IMO := io.MmuSch_HCR_EL2_T1_IMO
  m.io.MmuSch_HCR_EL2_T1_TGE := io.MmuSch_HCR_EL2_T1_TGE
  m.io.MmuSch_SR_GSCTLR_WFEAT0 := io.MmuSch_SR_GSCTLR_WFEAT0
  m.io.MmuSch_SR_GSCTLR_WFEAT1 := io.MmuSch_SR_GSCTLR_WFEAT1
  m.io.MmuSch_SR_GSCTLR_WFIAT0 := io.MmuSch_SR_GSCTLR_WFIAT0
  m.io.MmuSch_SR_GSCTLR_WFIAT1 := io.MmuSch_SR_GSCTLR_WFIAT1
  m.io.MmuSch_SR_NSCTLR_SCMT0 := io.MmuSch_SR_NSCTLR_SCMT0
  m.io.MmuSch_SR_NSCTLR_SCMT1 := io.MmuSch_SR_NSCTLR_SCMT1
  m.io.MmuSch_SR_NSCTLR_WFIGWET0 := io.MmuSch_SR_NSCTLR_WFIGWET0
  m.io.MmuSch_SR_NSCTLR_WFIGWET1 := io.MmuSch_SR_NSCTLR_WFIGWET1
  m.io.MmuSch_SrReqAddr := io.MmuSch_SrReqAddr
  m.io.MmuSch_SrReqCmd := io.MmuSch_SrReqCmd
  m.io.MmuSch_SrReqData := io.MmuSch_SrReqData
  m.io.MmuSch_SrReqEe := io.MmuSch_SrReqEe
  m.io.MmuSch_SrReqException := io.MmuSch_SrReqException
  m.io.MmuSch_SrReqSrc := io.MmuSch_SrReqSrc
  m.io.MmuSch_SrReqTid := io.MmuSch_SrReqTid
  m.io.MmuSch_SrReqVa12 := io.MmuSch_SrReqVa12
  m.io.MmuSch_SrReqVld := io.MmuSch_SrReqVld
  m.io.MmuSch_SrReqWr64 := io.MmuSch_SrReqWr64
  m.io.Mmu_CfdbrSctdT0 := io.Mmu_CfdbrSctdT0
  m.io.Mmu_CfdbrSctdT1 := io.Mmu_CfdbrSctdT1
  m.io.Mmu_CfdbrSrtdT0 := io.Mmu_CfdbrSrtdT0
  m.io.Mmu_CfdbrSrtdT1 := io.Mmu_CfdbrSrtdT1
  m.io.Mmu_GSCTLR_EL10SS_T0 := io.Mmu_GSCTLR_EL10SS_T0
  m.io.Mmu_GSCTLR_EL10SS_T1 := io.Mmu_GSCTLR_EL10SS_T1
  m.io.Mmu_GSCTLR_ELES_T0 := io.Mmu_GSCTLR_ELES_T0
  m.io.Mmu_GSCTLR_ELES_T1 := io.Mmu_GSCTLR_ELES_T1
  m.io.NcuSch_IdleT0 := io.NcuSch_IdleT0
  m.io.NcuSch_IdleT1 := io.NcuSch_IdleT1
  m.io.Pmu_EnableT0 := io.Pmu_EnableT0
  m.io.Pmu_EnableT1 := io.Pmu_EnableT1
  m.io.RcExc_ResetT0 := io.RcExc_ResetT0
  m.io.RcExc_ResetT1 := io.RcExc_ResetT1
  m.io.RcRf_ResetT0 := io.RcRf_ResetT0
  m.io.RcRf_ResetT1 := io.RcRf_ResetT1
  m.io.RcSch_POResetT0 := io.RcSch_POResetT0
  m.io.RcSch_POResetT1 := io.RcSch_POResetT1
  m.io.RcSch_PmrAcquireOk := io.RcSch_PmrAcquireOk
  m.io.RcSch_ResetT0 := io.RcSch_ResetT0
  m.io.RcSch_ResetT1 := io.RcSch_ResetT1
  m.io.RcSch_ThreadEnableT0 := io.RcSch_ThreadEnableT0
  m.io.RcSch_ThreadEnableT1 := io.RcSch_ThreadEnableT1
  m.io.RcSsv_ResetT0 := io.RcSsv_ResetT0
  m.io.RcSsv_ResetT1 := io.RcSsv_ResetT1
  m.io.RcSsv_ThreadEnableT0 := io.RcSsv_ThreadEnableT0
  m.io.RcSsv_ThreadEnableT1 := io.RcSsv_ThreadEnableT1
  m.io.ResetBist := io.ResetBist
  m.io.RfClkEn := io.RfClkEn
  m.io.SchClkEn := io.SchClkEn
  m.io.Sch_PurgeEndBnum := io.Sch_PurgeEndBnum
  m.io.Sch_PurgeWrap := io.Sch_PurgeWrap
  m.io.SsvClkEn := io.SsvClkEn
  m.io.TstBistControllerSel_Rf := io.TstBistControllerSel_Rf
  m.io.TstBistModeSel_Rf := io.TstBistModeSel_Rf
  m.io.TstCcScanEnable := io.TstCcScanEnable
  m.io.TstCcScanIn := io.TstCcScanIn
  m.io.TstCompBypass := io.TstCompBypass
  m.io.TstCompClk := io.TstCompClk
  m.io.TstCompLpShiftEn := io.TstCompLpShiftEn
  m.io.TstCompSingleBypassChain := io.TstCompSingleBypassChain
  m.io.TstCompUpdate := io.TstCompUpdate
  m.io.TstGatedClkEn := io.TstGatedClkEn
  m.io.TstGatedClkEnMem := io.TstGatedClkEnMem
  m.io.TstMbistEn := io.TstMbistEn
  m.io.TstScanEnable := io.TstScanEnable
  m.io.TstScanInExc := io.TstScanInExc
  m.io.TstScanInRf := io.TstScanInRf
  m.io.TstScanInSch := io.TstScanInSch
  m.io.TstScanInSsv := io.TstScanInSsv
  m.io.TstScanMode := io.TstScanMode
  m.io.TstScanModeMem := io.TstScanModeMem
  m.io.TstSerialIfLoadEn_Rf := io.TstSerialIfLoadEn_Rf
  m.io.TstSerialIfRegEn_Rf := io.TstSerialIfRegEn_Rf
  m.io.master_clk := clock
  io.BistBitmapValid_Rf := m.io.BistBitmapValid_Rf
  io.BistEnd_Rf_Rf1Exe := m.io.BistEnd_Rf_Rf1Exe
  io.BistEnd_Rf_Rf1Ret := m.io.BistEnd_Rf_Rf1Ret
  io.BistEnd_Rf_Rf2 := m.io.BistEnd_Rf_Rf2
  io.BistResultRf1Exe := m.io.BistResultRf1Exe
  io.BistResultRf1Ret := m.io.BistResultRf1Ret
  io.BistResultRf2 := m.io.BistResultRf2
  io.BistSerialEnPadOut := m.io.BistSerialEnPadOut
  io.BistSerialOutPad_Rf_FeedTh := m.io.BistSerialOutPad_Rf_FeedTh
  io.EmbLsq_ClrGvaT0_Ex := m.io.EmbLsq_ClrGvaT0_Ex
  io.EmbLsq_ClrGvaT1_Ex := m.io.EmbLsq_ClrGvaT1_Ex
  io.EmbLsq_ClrTypeT0_Ex := m.io.EmbLsq_ClrTypeT0_Ex
  io.EmbLsq_ClrTypeT1_Ex := m.io.EmbLsq_ClrTypeT1_Ex
  io.EmbLsq_ClrVldT0_Ex := m.io.EmbLsq_ClrVldT0_Ex
  io.EmbLsq_ClrVldT1_Ex := m.io.EmbLsq_ClrVldT1_Ex
  io.EmbLsq_La0_Ex := m.io.EmbLsq_La0_Ex
  io.EmbLsq_La1_Ex := m.io.EmbLsq_La1_Ex
  io.EmbLsq_La2_Ex := m.io.EmbLsq_La2_Ex
  io.EmbLsq_La3_Ex := m.io.EmbLsq_La3_Ex
  io.EmbLsq_LaBlockId_Eb := m.io.EmbLsq_LaBlockId_Eb
  io.EmbLsq_LaBlockNum0_Eb := m.io.EmbLsq_LaBlockNum0_Eb
  io.EmbLsq_LaBlockNum1_Eb := m.io.EmbLsq_LaBlockNum1_Eb
  io.EmbLsq_LaBlockNum2_Eb := m.io.EmbLsq_LaBlockNum2_Eb
  io.EmbLsq_LaBlockNum3_Eb := m.io.EmbLsq_LaBlockNum3_Eb
  io.EmbLsq_LaBlockTid_Eb := m.io.EmbLsq_LaBlockTid_Eb
  io.EmbLsq_LaBlockWrap_Eb := m.io.EmbLsq_LaBlockWrap_Eb
  io.EmbLsq_LaCancel_Ex := m.io.EmbLsq_LaCancel_Ex
  io.EmbLsq_LaCmd0_Eb := m.io.EmbLsq_LaCmd0_Eb
  io.EmbLsq_LaCmd1_Eb := m.io.EmbLsq_LaCmd1_Eb
  io.EmbLsq_LaCmd2_Eb := m.io.EmbLsq_LaCmd2_Eb
  io.EmbLsq_LaCmd3_Eb := m.io.EmbLsq_LaCmd3_Eb
  io.EmbLsq_LaExcPortId0_Eb := m.io.EmbLsq_LaExcPortId0_Eb
  io.EmbLsq_LaExcPortId1_Eb := m.io.EmbLsq_LaExcPortId1_Eb
  io.EmbLsq_LaExcPortId2_Eb := m.io.EmbLsq_LaExcPortId2_Eb
  io.EmbLsq_LaExcPortId3_Eb := m.io.EmbLsq_LaExcPortId3_Eb
  io.EmbLsq_LaGvaVld_Eb := m.io.EmbLsq_LaGvaVld_Eb
  io.EmbLsq_LaHashPc0_Eb := m.io.EmbLsq_LaHashPc0_Eb
  io.EmbLsq_LaHashPc1_Eb := m.io.EmbLsq_LaHashPc1_Eb
  io.EmbLsq_LaHashPc2_Eb := m.io.EmbLsq_LaHashPc2_Eb
  io.EmbLsq_LaHashPc3_Eb := m.io.EmbLsq_LaHashPc3_Eb
  io.EmbLsq_LaHi0_Dt := m.io.EmbLsq_LaHi0_Dt
  io.EmbLsq_LaHi1_Dt := m.io.EmbLsq_LaHi1_Dt
  io.EmbLsq_LaHi2_Dt := m.io.EmbLsq_LaHi2_Dt
  io.EmbLsq_LaHi3_Dt := m.io.EmbLsq_LaHi3_Dt
  io.EmbLsq_LaLsapHitVld_Eb := m.io.EmbLsq_LaLsapHitVld_Eb
  io.EmbLsq_LaMidTag0_Eb := m.io.EmbLsq_LaMidTag0_Eb
  io.EmbLsq_LaMidTag1_Eb := m.io.EmbLsq_LaMidTag1_Eb
  io.EmbLsq_LaMidTag2_Eb := m.io.EmbLsq_LaMidTag2_Eb
  io.EmbLsq_LaMidTag3_Eb := m.io.EmbLsq_LaMidTag3_Eb
  io.EmbLsq_LaOpSize0_Eb := m.io.EmbLsq_LaOpSize0_Eb
  io.EmbLsq_LaOpSize1_Eb := m.io.EmbLsq_LaOpSize1_Eb
  io.EmbLsq_LaOpSize2_Eb := m.io.EmbLsq_LaOpSize2_Eb
  io.EmbLsq_LaOpSize3_Eb := m.io.EmbLsq_LaOpSize3_Eb
  io.EmbLsq_LaQid0_Eb := m.io.EmbLsq_LaQid0_Eb
  io.EmbLsq_LaQid1_Eb := m.io.EmbLsq_LaQid1_Eb
  io.EmbLsq_LaQid2_Eb := m.io.EmbLsq_LaQid2_Eb
  io.EmbLsq_LaQid3_Eb := m.io.EmbLsq_LaQid3_Eb
  io.EmbLsq_LaS2Imm0_Ex := m.io.EmbLsq_LaS2Imm0_Ex
  io.EmbLsq_LaS2Imm1_Ex := m.io.EmbLsq_LaS2Imm1_Ex
  io.EmbLsq_LaS2Imm2_Ex := m.io.EmbLsq_LaS2Imm2_Ex
  io.EmbLsq_LaS2Imm3_Ex := m.io.EmbLsq_LaS2Imm3_Ex
  io.EmbLsq_LaSimdVld0_Eb := m.io.EmbLsq_LaSimdVld0_Eb
  io.EmbLsq_LaSimdVld1_Eb := m.io.EmbLsq_LaSimdVld1_Eb
  io.EmbLsq_LaSimdVld2_Eb := m.io.EmbLsq_LaSimdVld2_Eb
  io.EmbLsq_LaSimdVld3_Eb := m.io.EmbLsq_LaSimdVld3_Eb
  io.EmbLsq_LaSmmVld0_Eb := m.io.EmbLsq_LaSmmVld0_Eb
  io.EmbLsq_LaSmmVld1_Eb := m.io.EmbLsq_LaSmmVld1_Eb
  io.EmbLsq_LaSmmVld2_Eb := m.io.EmbLsq_LaSmmVld2_Eb
  io.EmbLsq_LaSmmVld3_Eb := m.io.EmbLsq_LaSmmVld3_Eb
  io.EmbLsq_LaSmmVld_Eb := m.io.EmbLsq_LaSmmVld_Eb
  io.EmbLsq_LaValid_Eb := m.io.EmbLsq_LaValid_Eb
  io.EmbLsq_LaXcAl_Ex := m.io.EmbLsq_LaXcAl_Ex
  io.EmbLsq_LpSaBnum0_Eb := m.io.EmbLsq_LpSaBnum0_Eb
  io.EmbLsq_LpSaBnum1_Eb := m.io.EmbLsq_LpSaBnum1_Eb
  io.EmbLsq_LpSaBnum2_Eb := m.io.EmbLsq_LpSaBnum2_Eb
  io.EmbLsq_LpSaBnum3_Eb := m.io.EmbLsq_LpSaBnum3_Eb
  io.EmbLsq_LpSaQid0_Eb := m.io.EmbLsq_LpSaQid0_Eb
  io.EmbLsq_LpSaQid1_Eb := m.io.EmbLsq_LpSaQid1_Eb
  io.EmbLsq_LpSaQid2_Eb := m.io.EmbLsq_LpSaQid2_Eb
  io.EmbLsq_LpSaQid3_Eb := m.io.EmbLsq_LpSaQid3_Eb
  io.EmbLsq_LpSaValid_Eb := m.io.EmbLsq_LpSaValid_Eb
  io.EmbLsq_LpSaWrap_Eb := m.io.EmbLsq_LpSaWrap_Eb
  io.EmbLsq_Sa0_Ex := m.io.EmbLsq_Sa0_Ex
  io.EmbLsq_Sa1_Ex := m.io.EmbLsq_Sa1_Ex
  io.EmbLsq_Sa2_Ex := m.io.EmbLsq_Sa2_Ex
  io.EmbLsq_Sa3_Ex := m.io.EmbLsq_Sa3_Ex
  io.EmbLsq_SaBlockId_Eb := m.io.EmbLsq_SaBlockId_Eb
  io.EmbLsq_SaBlockNum0_Eb := m.io.EmbLsq_SaBlockNum0_Eb
  io.EmbLsq_SaBlockNum1_Eb := m.io.EmbLsq_SaBlockNum1_Eb
  io.EmbLsq_SaBlockNum2_Eb := m.io.EmbLsq_SaBlockNum2_Eb
  io.EmbLsq_SaBlockNum3_Eb := m.io.EmbLsq_SaBlockNum3_Eb
  io.EmbLsq_SaBlockTid_Eb := m.io.EmbLsq_SaBlockTid_Eb
  io.EmbLsq_SaBlockWrap_Eb := m.io.EmbLsq_SaBlockWrap_Eb
  io.EmbLsq_SaCancel_Ex := m.io.EmbLsq_SaCancel_Ex
  io.EmbLsq_SaCmd0_Eb := m.io.EmbLsq_SaCmd0_Eb
  io.EmbLsq_SaCmd1_Eb := m.io.EmbLsq_SaCmd1_Eb
  io.EmbLsq_SaCmd2_Eb := m.io.EmbLsq_SaCmd2_Eb
  io.EmbLsq_SaCmd3_Eb := m.io.EmbLsq_SaCmd3_Eb
  io.EmbLsq_SaForceAc0_Eb := m.io.EmbLsq_SaForceAc0_Eb
  io.EmbLsq_SaForceAc1_Eb := m.io.EmbLsq_SaForceAc1_Eb
  io.EmbLsq_SaForceAc2_Eb := m.io.EmbLsq_SaForceAc2_Eb
  io.EmbLsq_SaForceAc3_Eb := m.io.EmbLsq_SaForceAc3_Eb
  io.EmbLsq_SaGvaVld_Eb := m.io.EmbLsq_SaGvaVld_Eb
  io.EmbLsq_SaHashPc0_Eb := m.io.EmbLsq_SaHashPc0_Eb
  io.EmbLsq_SaHashPc1_Eb := m.io.EmbLsq_SaHashPc1_Eb
  io.EmbLsq_SaHashPc2_Eb := m.io.EmbLsq_SaHashPc2_Eb
  io.EmbLsq_SaHashPc3_Eb := m.io.EmbLsq_SaHashPc3_Eb
  io.EmbLsq_SaHi0_Dt := m.io.EmbLsq_SaHi0_Dt
  io.EmbLsq_SaHi1_Dt := m.io.EmbLsq_SaHi1_Dt
  io.EmbLsq_SaHi2_Dt := m.io.EmbLsq_SaHi2_Dt
  io.EmbLsq_SaHi3_Dt := m.io.EmbLsq_SaHi3_Dt
  io.EmbLsq_SaMidTag0_Eb := m.io.EmbLsq_SaMidTag0_Eb
  io.EmbLsq_SaMidTag1_Eb := m.io.EmbLsq_SaMidTag1_Eb
  io.EmbLsq_SaMidTag2_Eb := m.io.EmbLsq_SaMidTag2_Eb
  io.EmbLsq_SaMidTag3_Eb := m.io.EmbLsq_SaMidTag3_Eb
  io.EmbLsq_SaOpSize0_Eb := m.io.EmbLsq_SaOpSize0_Eb
  io.EmbLsq_SaOpSize1_Eb := m.io.EmbLsq_SaOpSize1_Eb
  io.EmbLsq_SaOpSize2_Eb := m.io.EmbLsq_SaOpSize2_Eb
  io.EmbLsq_SaOpSize3_Eb := m.io.EmbLsq_SaOpSize3_Eb
  io.EmbLsq_SaPcsHit0_Eb := m.io.EmbLsq_SaPcsHit0_Eb
  io.EmbLsq_SaPcsHit1_Eb := m.io.EmbLsq_SaPcsHit1_Eb
  io.EmbLsq_SaPcsHit2_Eb := m.io.EmbLsq_SaPcsHit2_Eb
  io.EmbLsq_SaPcsHit3_Eb := m.io.EmbLsq_SaPcsHit3_Eb
  io.EmbLsq_SaQid0_Eb := m.io.EmbLsq_SaQid0_Eb
  io.EmbLsq_SaQid1_Eb := m.io.EmbLsq_SaQid1_Eb
  io.EmbLsq_SaQid2_Eb := m.io.EmbLsq_SaQid2_Eb
  io.EmbLsq_SaQid3_Eb := m.io.EmbLsq_SaQid3_Eb
  io.EmbLsq_SaSmmVld_Eb := m.io.EmbLsq_SaSmmVld_Eb
  io.EmbLsq_SaValid_Eb := m.io.EmbLsq_SaValid_Eb
  io.EmbLsq_SaXcAl_Ex := m.io.EmbLsq_SaXcAl_Ex
  io.EmbLsq_Sd0_Dt := m.io.EmbLsq_Sd0_Dt
  io.EmbLsq_Sd1_Dt := m.io.EmbLsq_Sd1_Dt
  io.EmbLsq_Sd2_Dt := m.io.EmbLsq_Sd2_Dt
  io.EmbLsq_Sd3_Dt := m.io.EmbLsq_Sd3_Dt
  io.EmbLsq_SdBlockId_Eb := m.io.EmbLsq_SdBlockId_Eb
  io.EmbLsq_SdClkEn_Eb := m.io.EmbLsq_SdClkEn_Eb
  io.EmbLsq_SdQid0_Eb := m.io.EmbLsq_SdQid0_Eb
  io.EmbLsq_SdQid1_Eb := m.io.EmbLsq_SdQid1_Eb
  io.EmbLsq_SdQid2_Eb := m.io.EmbLsq_SdQid2_Eb
  io.EmbLsq_SdQid3_Eb := m.io.EmbLsq_SdQid3_Eb
  io.EmbLsq_SdSchQIdx0_Eb := m.io.EmbLsq_SdSchQIdx0_Eb
  io.EmbLsq_SdSchQIdx1_Eb := m.io.EmbLsq_SdSchQIdx1_Eb
  io.EmbLsq_SdSchQIdx2_Eb := m.io.EmbLsq_SdSchQIdx2_Eb
  io.EmbLsq_SdSchQIdx3_Eb := m.io.EmbLsq_SdSchQIdx3_Eb
  io.EmbLsq_SdTid_Eb := m.io.EmbLsq_SdTid_Eb
  io.EmbLsq_SdValid_Eb := m.io.EmbLsq_SdValid_Eb
  io.ExcDbg_ClearEventRcvedT0 := m.io.ExcDbg_ClearEventRcvedT0
  io.ExcDbg_ClearEventRcvedT1 := m.io.ExcDbg_ClearEventRcvedT1
  io.ExcDbg_EventRcvedT0 := m.io.ExcDbg_EventRcvedT0
  io.ExcDbg_EventRcvedT1 := m.io.ExcDbg_EventRcvedT1
  io.ExcDbg_GaexWfetT0 := m.io.ExcDbg_GaexWfetT0
  io.ExcDbg_GaexWfetT1 := m.io.ExcDbg_GaexWfetT1
  io.ExcDbg_GaexWfitT0 := m.io.ExcDbg_GaexWfitT0
  io.ExcDbg_GaexWfitT1 := m.io.ExcDbg_GaexWfitT1
  io.ExcDbg_PswNesT0 := m.io.ExcDbg_PswNesT0
  io.ExcDbg_PswNesT1 := m.io.ExcDbg_PswNesT1
  io.ExcDbg_WFEKillT0 := m.io.ExcDbg_WFEKillT0
  io.ExcDbg_WFEKillT1 := m.io.ExcDbg_WFEKillT1
  io.ExcFmt_DenTid_Dd := m.io.ExcFmt_DenTid_Dd
  io.ExcFmt_DenVld_Dd := m.io.ExcFmt_DenVld_Dd
  io.ExcFmt_Flush := m.io.ExcFmt_Flush
  io.ExcFmt_PswNesT0 := m.io.ExcFmt_PswNesT0
  io.ExcFmt_PswNesT1 := m.io.ExcFmt_PswNesT1
  io.ExcIfu_ClbIns_Dd := m.io.ExcIfu_ClbIns_Dd
  io.ExcIfu_FeInstrTid_Dd := m.io.ExcIfu_FeInstrTid_Dd
  io.ExcIfu_GrasFlush_Dd := m.io.ExcIfu_GrasFlush_Dd
  io.ExcIfu_PrflBrn_Dd := m.io.ExcIfu_PrflBrn_Dd
  io.ExcIfu_PswCpmT0 := m.io.ExcIfu_PswCpmT0
  io.ExcIfu_PswCpmT1 := m.io.ExcIfu_PswCpmT1
  io.ExcIfu_PswGelT0 := m.io.ExcIfu_PswGelT0
  io.ExcIfu_PswGelT1 := m.io.ExcIfu_PswGelT1
  io.ExcIfu_PswNasT0 := m.io.ExcIfu_PswNasT0
  io.ExcIfu_PswNasT1 := m.io.ExcIfu_PswNasT1
  io.ExcIfu_PswNesT0 := m.io.ExcIfu_PswNesT0
  io.ExcIfu_PswNesT1 := m.io.ExcIfu_PswNesT1
  io.ExcIfu_PswNnsT0 := m.io.ExcIfu_PswNnsT0
  io.ExcIfu_PswNnsT1 := m.io.ExcIfu_PswNnsT1
  io.ExcIfu_PurgeReq_Dd := m.io.ExcIfu_PurgeReq_Dd
  io.ExcIfu_PurgeTid_Dd := m.io.ExcIfu_PurgeTid_Dd
  io.ExcIfu_RedirectBranchMispredict_Dd := m.io.ExcIfu_RedirectBranchMispredict_Dd
  io.ExcIfu_RedirectBrnMisOrIntRtn_Dd := m.io.ExcIfu_RedirectBrnMisOrIntRtn_Dd
  io.ExcIfu_RedirectDirection_Dd := m.io.ExcIfu_RedirectDirection_Dd
  io.ExcIfu_RedirectDispSmall_Dd := m.io.ExcIfu_RedirectDispSmall_Dd
  io.ExcIfu_RedirectEnterWfeWfi_Dd := m.io.ExcIfu_RedirectEnterWfeWfi_Dd
  io.ExcIfu_RedirectExceptionTaken_Dd := m.io.ExcIfu_RedirectExceptionTaken_Dd
  io.ExcIfu_RedirectGBrnRtn_Dd := m.io.ExcIfu_RedirectGBrnRtn_Dd
  io.ExcIfu_RedirectGuestBranch_Dd := m.io.ExcIfu_RedirectGuestBranch_Dd
  io.ExcIfu_RedirectGvaOrNva_Dd := m.io.ExcIfu_RedirectGvaOrNva_Dd
  io.ExcIfu_RedirectIbtIndex_Dd := m.io.ExcIfu_RedirectIbtIndex_Dd
  io.ExcIfu_RedirectIndirectBranch_Dd := m.io.ExcIfu_RedirectIndirectBranch_Dd
  io.ExcIfu_RedirectNvaForGBrnRtnOrNBrnValid_Dd := m.io.ExcIfu_RedirectNvaForGBrnRtnOrNBrnValid_Dd
  io.ExcIfu_RedirectNvaForGBrnRtnOrNBrn_Dd := m.io.ExcIfu_RedirectNvaForGBrnRtnOrNBrn_Dd
  io.ExcIfu_RedirectPCFromExc_Dd := m.io.ExcIfu_RedirectPCFromExc_Dd
  io.ExcIfu_RedirectPCSelExc_Dd := m.io.ExcIfu_RedirectPCSelExc_Dd
  io.ExcIfu_RedirectTid_Dd := m.io.ExcIfu_RedirectTid_Dd
  io.ExcIfu_RedirectTypeX_Dd := m.io.ExcIfu_RedirectTypeX_Dd
  io.ExcIfu_RedirectValid_Dd := m.io.ExcIfu_RedirectValid_Dd
  io.ExcL2_PurgeReq := m.io.ExcL2_PurgeReq
  io.ExcL2_PurgeStartIdx := m.io.ExcL2_PurgeStartIdx
  io.ExcL2_PurgeTid := m.io.ExcL2_PurgeTid
  io.ExcLsq_BlkHasProbT0_Dt := m.io.ExcLsq_BlkHasProbT0_Dt
  io.ExcLsq_BlkHasProbT1_Dt := m.io.ExcLsq_BlkHasProbT1_Dt
  io.ExcLsq_ClrExGva_Dt := m.io.ExcLsq_ClrExGva_Dt
  io.ExcLsq_ClrExValid_Dt := m.io.ExcLsq_ClrExValid_Dt
  io.ExcLsq_FlushPointQIdxT0_Dt := m.io.ExcLsq_FlushPointQIdxT0_Dt
  io.ExcLsq_FlushPointQIdxT1_Dt := m.io.ExcLsq_FlushPointQIdxT1_Dt
  io.ExcLsq_FlushPointVldT0_Dt := m.io.ExcLsq_FlushPointVldT0_Dt
  io.ExcLsq_FlushPointVldT1_Dt := m.io.ExcLsq_FlushPointVldT1_Dt
  io.ExcMem_PswAseT0 := m.io.ExcMem_PswAseT0
  io.ExcMem_PswAseT1 := m.io.ExcMem_PswAseT1
  io.ExcMem_PswGelT0 := m.io.ExcMem_PswGelT0
  io.ExcMem_PswGelT1 := m.io.ExcMem_PswGelT1
  io.ExcMem_PswNasT0 := m.io.ExcMem_PswNasT0
  io.ExcMem_PswNasT1 := m.io.ExcMem_PswNasT1
  io.ExcMem_PswNesT0 := m.io.ExcMem_PswNesT0
  io.ExcMem_PswNesT1 := m.io.ExcMem_PswNesT1
  io.ExcMem_PswNnsT0 := m.io.ExcMem_PswNnsT0
  io.ExcMem_PswNnsT1 := m.io.ExcMem_PswNnsT1
  io.ExcMem_PurgeForException := m.io.ExcMem_PurgeForException
  io.ExcMem_PurgeReq := m.io.ExcMem_PurgeReq
  io.ExcMem_PurgeStartIdx := m.io.ExcMem_PurgeStartIdx
  io.ExcMem_PurgeTid := m.io.ExcMem_PurgeTid
  io.ExcPmu_br_cpredT0 := m.io.ExcPmu_br_cpredT0
  io.ExcPmu_br_cpredT1 := m.io.ExcPmu_br_cpredT1
  io.ExcPmu_commit_execT0 := m.io.ExcPmu_commit_execT0
  io.ExcPmu_commit_execT1 := m.io.ExcPmu_commit_execT1
  io.ExcPmu_gbr_execT0 := m.io.ExcPmu_gbr_execT0
  io.ExcPmu_gbr_execT1 := m.io.ExcPmu_gbr_execT1
  io.ExcPmu_ind_br_execT0 := m.io.ExcPmu_ind_br_execT0
  io.ExcPmu_ind_br_execT1 := m.io.ExcPmu_ind_br_execT1
  io.ExcPmu_inst_execT0 := m.io.ExcPmu_inst_execT0
  io.ExcPmu_inst_execT1 := m.io.ExcPmu_inst_execT1
  io.ExcPmu_ld_execT0 := m.io.ExcPmu_ld_execT0
  io.ExcPmu_ld_execT1 := m.io.ExcPmu_ld_execT1
  io.ExcPmu_mis_br_execT0 := m.io.ExcPmu_mis_br_execT0
  io.ExcPmu_mis_br_execT1 := m.io.ExcPmu_mis_br_execT1
  io.ExcPmu_nbr_execT0 := m.io.ExcPmu_nbr_execT0
  io.ExcPmu_nbr_execT1 := m.io.ExcPmu_nbr_execT1
  io.ExcPmu_ret_br_execT0 := m.io.ExcPmu_ret_br_execT0
  io.ExcPmu_ret_br_execT1 := m.io.ExcPmu_ret_br_execT1
  io.ExcPmu_st_execT0 := m.io.ExcPmu_st_execT0
  io.ExcPmu_st_execT1 := m.io.ExcPmu_st_execT1
  io.ExcRc_EnterWfe_Dd := m.io.ExcRc_EnterWfe_Dd
  io.ExcRc_EnterWfi_Dd := m.io.ExcRc_EnterWfi_Dd
  io.Exc_DenDualVld_Dd := m.io.Exc_DenDualVld_Dd
  io.Exc_DenMulVld_Dd := m.io.Exc_DenMulVld_Dd
  io.Exc_DenSrcSel_Dd := m.io.Exc_DenSrcSel_Dd
  io.Exc_DenVld_Dd := m.io.Exc_DenVld_Dd
  io.Exc_PurgeIsXcp := m.io.Exc_PurgeIsXcp
  io.Exc_Tesr := m.io.Exc_Tesr
  io.FcuSch_BrnTaken_Dt := m.io.FcuSch_BrnTaken_Dt
  io.FcuSch_DenDstEvent_Ex := m.io.FcuSch_DenDstEvent_Ex
  io.FcuSch_DenEvent_Ex := m.io.FcuSch_DenEvent_Ex
  io.FcuSch_GuestBrnImm9Vld_Ex := m.io.FcuSch_GuestBrnImm9Vld_Ex
  io.FcuSch_GuestBrnXVld_Ex := m.io.FcuSch_GuestBrnXVld_Ex
  io.FcuSch_RedirectVld_Ex := m.io.FcuSch_RedirectVld_Ex
  io.FcuSch_SrgipPointer_Ex := m.io.FcuSch_SrgipPointer_Ex
  io.FcuSch_Tid_Ex := m.io.FcuSch_Tid_Ex
  io.FcuSch_WrsasPswMis_Dt := m.io.FcuSch_WrsasPswMis_Dt
  io.PurFcu_SRTIdxP0_Dt := m.io.PurFcu_SRTIdxP0_Dt
  io.PurFcu_SRTIdxP1_Dt := m.io.PurFcu_SRTIdxP1_Dt
  io.PurFcu_SRTIdxP2_Dt := m.io.PurFcu_SRTIdxP2_Dt
  io.PurFcu_SRTIdxP3_Dt := m.io.PurFcu_SRTIdxP3_Dt
  io.PurFcu_SRTIdxP4_Dt := m.io.PurFcu_SRTIdxP4_Dt
  io.PurFcu_SRTIdxP5_Dt := m.io.PurFcu_SRTIdxP5_Dt
  io.PurFcu_SRTIdxP6_Dt := m.io.PurFcu_SRTIdxP6_Dt
  io.PurFcu_SRTIdxP7_Dt := m.io.PurFcu_SRTIdxP7_Dt
  io.RfLsq_CommitStall_FeedTh := m.io.RfLsq_CommitStall_FeedTh
  io.SchDbg_CPUDoneT0 := m.io.SchDbg_CPUDoneT0
  io.SchDbg_CPUDoneT1 := m.io.SchDbg_CPUDoneT1
  io.SchDbg_DvmSyncT0 := m.io.SchDbg_DvmSyncT0
  io.SchDbg_DvmSyncT1 := m.io.SchDbg_DvmSyncT1
  io.SchDbg_HaltMoeT0 := m.io.SchDbg_HaltMoeT0
  io.SchDbg_HaltMoeT1 := m.io.SchDbg_HaltMoeT1
  io.SchDbg_HaltedT0 := m.io.SchDbg_HaltedT0
  io.SchDbg_HaltedT1 := m.io.SchDbg_HaltedT1
  io.SchDbg_InWfeT0 := m.io.SchDbg_InWfeT0
  io.SchDbg_InWfeT1 := m.io.SchDbg_InWfeT1
  io.SchDbg_InWfiT0 := m.io.SchDbg_InWfiT0
  io.SchDbg_InWfiT1 := m.io.SchDbg_InWfiT1
  io.SchDbg_ItrCmpT0 := m.io.SchDbg_ItrCmpT0
  io.SchDbg_ItrCmpT1 := m.io.SchDbg_ItrCmpT1
  io.SchDbg_ItrExceptionT0 := m.io.SchDbg_ItrExceptionT0
  io.SchDbg_ItrExceptionT1 := m.io.SchDbg_ItrExceptionT1
  io.SchDbg_LocalError := m.io.SchDbg_LocalError
  io.SchDbg_MwaitEventT0 := m.io.SchDbg_MwaitEventT0
  io.SchDbg_MwaitEventT1 := m.io.SchDbg_MwaitEventT1
  io.SchDbg_MwaitT0 := m.io.SchDbg_MwaitT0
  io.SchDbg_MwaitT1 := m.io.SchDbg_MwaitT1
  io.SchDbg_NpcT0 := m.io.SchDbg_NpcT0
  io.SchDbg_NpcT1 := m.io.SchDbg_NpcT1
  io.SchDbg_StepCmpT0 := m.io.SchDbg_StepCmpT0
  io.SchDbg_StepCmpT1 := m.io.SchDbg_StepCmpT1
  io.SchDbg_VerrDoneT0 := m.io.SchDbg_VerrDoneT0
  io.SchDbg_VerrDoneT1 := m.io.SchDbg_VerrDoneT1
  io.SchDbg_WfeWakeT0 := m.io.SchDbg_WfeWakeT0
  io.SchDbg_WfeWakeT1 := m.io.SchDbg_WfeWakeT1
  io.SchDbg_WfiWakeT0 := m.io.SchDbg_WfiWakeT0
  io.SchDbg_WfiWakeT1 := m.io.SchDbg_WfiWakeT1
  io.SchEtm_BrGuest_T0 := m.io.SchEtm_BrGuest_T0
  io.SchEtm_BrGuest_T1 := m.io.SchEtm_BrGuest_T1
  io.SchEtm_BrRelative_T0 := m.io.SchEtm_BrRelative_T0
  io.SchEtm_BrRelative_T1 := m.io.SchEtm_BrRelative_T1
  io.SchEtm_BrTaken := m.io.SchEtm_BrTaken
  io.SchEtm_BrTaken_T0 := m.io.SchEtm_BrTaken_T0
  io.SchEtm_BrTaken_T1 := m.io.SchEtm_BrTaken_T1
  io.SchEtm_CCbit_T0 := m.io.SchEtm_CCbit_T0
  io.SchEtm_CCbit_T1 := m.io.SchEtm_CCbit_T1
  io.SchEtm_CmtBrVld := m.io.SchEtm_CmtBrVld
  io.SchEtm_CmtBrVld_T0 := m.io.SchEtm_CmtBrVld_T0
  io.SchEtm_CmtBrVld_T1 := m.io.SchEtm_CmtBrVld_T1
  io.SchEtm_CmtTid := m.io.SchEtm_CmtTid
  io.SchEtm_CmtTraceVld_T0 := m.io.SchEtm_CmtTraceVld_T0
  io.SchEtm_CmtTraceVld_T1 := m.io.SchEtm_CmtTraceVld_T1
  io.SchEtm_CmtVld := m.io.SchEtm_CmtVld
  io.SchEtm_FlushTid := m.io.SchEtm_FlushTid
  io.SchEtm_IntRetVld := m.io.SchEtm_IntRetVld
  io.SchEtm_IntRetVld_T0 := m.io.SchEtm_IntRetVld_T0
  io.SchEtm_IntRetVld_T1 := m.io.SchEtm_IntRetVld_T1
  io.SchEtm_RollbackCmtPtr_T0 := m.io.SchEtm_RollbackCmtPtr_T0
  io.SchEtm_RollbackCmtPtr_T1 := m.io.SchEtm_RollbackCmtPtr_T1
  io.SchEtm_RollbackVld_T0 := m.io.SchEtm_RollbackVld_T0
  io.SchEtm_RollbackVld_T1 := m.io.SchEtm_RollbackVld_T1
  io.SchEtm_SpecMode_T0 := m.io.SchEtm_SpecMode_T0
  io.SchEtm_SpecMode_T1 := m.io.SchEtm_SpecMode_T1
  io.SchEtm_StartPC := m.io.SchEtm_StartPC
  io.SchEtm_XcpRedirectPC := m.io.SchEtm_XcpRedirectPC
  io.SchEtm_XcpVector := m.io.SchEtm_XcpVector
  io.SchEtm_XcpVector_T0 := m.io.SchEtm_XcpVector_T0
  io.SchEtm_XcpVector_T1 := m.io.SchEtm_XcpVector_T1
  io.SchEtm_XcpVld := m.io.SchEtm_XcpVld
  io.SchEtm_XcpVld_T0 := m.io.SchEtm_XcpVld_T0
  io.SchEtm_XcpVld_T1 := m.io.SchEtm_XcpVld_T1
  io.SchExc_IntEvent := m.io.SchExc_IntEvent
  io.SchFmt_AvailableEntry := m.io.SchFmt_AvailableEntry
  io.SchFmt_AvailableEntryT0 := m.io.SchFmt_AvailableEntryT0
  io.SchFmt_AvailableEntryT1 := m.io.SchFmt_AvailableEntryT1
  io.SchFmt_BlockCommitTid_Dd := m.io.SchFmt_BlockCommitTid_Dd
  io.SchFmt_BlockCommitValid_Dd := m.io.SchFmt_BlockCommitValid_Dd
  io.SchFmt_BlockDispatchForNitOrSRGIP_Bc := m.io.SchFmt_BlockDispatchForNitOrSRGIP_Bc
  io.SchFmt_BlockDispatchIbtIndex0_Bc := m.io.SchFmt_BlockDispatchIbtIndex0_Bc
  io.SchFmt_BlockDispatchIbtIndex1_Bc := m.io.SchFmt_BlockDispatchIbtIndex1_Bc
  io.SchFmt_BlockDispatchIbtIndex2_Bc := m.io.SchFmt_BlockDispatchIbtIndex2_Bc
  io.SchFmt_BlockDispatchIbtIndex3_Bc := m.io.SchFmt_BlockDispatchIbtIndex3_Bc
  io.SchFmt_BlockDispatchIbtIndex4_Bc := m.io.SchFmt_BlockDispatchIbtIndex4_Bc
  io.SchFmt_BlockDispatchIbtIndex5_Bc := m.io.SchFmt_BlockDispatchIbtIndex5_Bc
  io.SchFmt_BlockDispatchIbtIndex6_Bc := m.io.SchFmt_BlockDispatchIbtIndex6_Bc
  io.SchFmt_BlockDispatchIbtIndex7_Bc := m.io.SchFmt_BlockDispatchIbtIndex7_Bc
  io.SchFmt_BlockDispatchSrtIndex0_Rg := m.io.SchFmt_BlockDispatchSrtIndex0_Rg
  io.SchFmt_BlockDispatchSrtIndex1_Rg := m.io.SchFmt_BlockDispatchSrtIndex1_Rg
  io.SchFmt_BlockDispatchSrtIndex2_Rg := m.io.SchFmt_BlockDispatchSrtIndex2_Rg
  io.SchFmt_BlockDispatchSrtIndex3_Rg := m.io.SchFmt_BlockDispatchSrtIndex3_Rg
  io.SchFmt_BlockDispatchSrtIndex4_Rg := m.io.SchFmt_BlockDispatchSrtIndex4_Rg
  io.SchFmt_BlockDispatchSrtIndex5_Rg := m.io.SchFmt_BlockDispatchSrtIndex5_Rg
  io.SchFmt_BlockDispatchSrtIndex6_Rg := m.io.SchFmt_BlockDispatchSrtIndex6_Rg
  io.SchFmt_BlockDispatchSrtIndex7_Rg := m.io.SchFmt_BlockDispatchSrtIndex7_Rg
  io.SchFmt_BlockDispatchValid_Bc := m.io.SchFmt_BlockDispatchValid_Bc
  io.SchFmt_ChunkingPtr := m.io.SchFmt_ChunkingPtr
  io.SchFmt_DefuseSaSaCnt_Dd := m.io.SchFmt_DefuseSaSaCnt_Dd
  io.SchFmt_DefuseSaSaCnt_Dr := m.io.SchFmt_DefuseSaSaCnt_Dr
  io.SchFmt_DefuseSaSaVld_Dr := m.io.SchFmt_DefuseSaSaVld_Dr
  io.SchFmt_DspTwoPort_Bc := m.io.SchFmt_DspTwoPort_Bc
  io.SchFmt_Empty := m.io.SchFmt_Empty
  io.SchFmt_FlushPSWSMM_Dd := m.io.SchFmt_FlushPSWSMM_Dd
  io.SchFmt_FlushSAAccCnt := m.io.SchFmt_FlushSAAccCnt
  io.SchFmt_FlushVector := m.io.SchFmt_FlushVector
  io.SchFmt_LABlkLeftT0 := m.io.SchFmt_LABlkLeftT0
  io.SchFmt_LABlkLeftT1 := m.io.SchFmt_LABlkLeftT1
  io.SchFmt_PswCC := m.io.SchFmt_PswCC
  io.SchFmt_RollbackVectorVld := m.io.SchFmt_RollbackVectorVld
  io.SchFmt_SIMDPair_Bc := m.io.SchFmt_SIMDPair_Bc
  io.SchFmt_SerialQFull := m.io.SchFmt_SerialQFull
  io.SchFmt_SerialQFullT0 := m.io.SchFmt_SerialQFullT0
  io.SchFmt_SerialQFullT1 := m.io.SchFmt_SerialQFullT1
  io.SchFmt_SmmReg := m.io.SchFmt_SmmReg
  io.SchFmt_StopRollbackT0 := m.io.SchFmt_StopRollbackT0
  io.SchFmt_StopRollbackT1 := m.io.SchFmt_StopRollbackT1
  io.SchIfu_BlockCommitBranch_Dd := m.io.SchIfu_BlockCommitBranch_Dd
  io.SchIfu_BlockCommitDirection_Dd := m.io.SchIfu_BlockCommitDirection_Dd
  io.SchIfu_BlockCommitIbtIndex0_Dd := m.io.SchIfu_BlockCommitIbtIndex0_Dd
  io.SchIfu_BlockCommitIbtIndex1_Dd := m.io.SchIfu_BlockCommitIbtIndex1_Dd
  io.SchIfu_BlockCommitIbtIndex2_Dd := m.io.SchIfu_BlockCommitIbtIndex2_Dd
  io.SchIfu_BlockCommitIbtIndex3_Dd := m.io.SchIfu_BlockCommitIbtIndex3_Dd
  io.SchIfu_BlockCommitIbtIndex4_Dd := m.io.SchIfu_BlockCommitIbtIndex4_Dd
  io.SchIfu_BlockCommitIbtIndex5_Dd := m.io.SchIfu_BlockCommitIbtIndex5_Dd
  io.SchIfu_BlockCommitIbtIndex6_Dd := m.io.SchIfu_BlockCommitIbtIndex6_Dd
  io.SchIfu_BlockCommitIbtIndex7_Dd := m.io.SchIfu_BlockCommitIbtIndex7_Dd
  io.SchIfu_BlockCommitTid_Dd := m.io.SchIfu_BlockCommitTid_Dd
  io.SchIfu_BlockCommitValid_Dd := m.io.SchIfu_BlockCommitValid_Dd
  io.SchIfu_ExceptionTakenValid_Dd := m.io.SchIfu_ExceptionTakenValid_Dd
  io.SchIfu_HaltedNextT0 := m.io.SchIfu_HaltedNextT0
  io.SchIfu_HaltedNextT1 := m.io.SchIfu_HaltedNextT1
  io.SchIfu_IDBExceptionNative_Dd := m.io.SchIfu_IDBExceptionNative_Dd
  io.SchIfu_IDBException_Dd := m.io.SchIfu_IDBException_Dd
  io.SchIfu_PackOneT0 := m.io.SchIfu_PackOneT0
  io.SchIfu_PackOneT1 := m.io.SchIfu_PackOneT1
  io.SchIfu_RedirectIbtIndex_Dd := m.io.SchIfu_RedirectIbtIndex_Dd
  io.SchIfu_RedirectPc_Dd := m.io.SchIfu_RedirectPc_Dd
  io.SchIfu_SrReqAddr := m.io.SchIfu_SrReqAddr
  io.SchIfu_SrReqCmd := m.io.SchIfu_SrReqCmd
  io.SchIfu_SrReqData := m.io.SchIfu_SrReqData
  io.SchIfu_SrReqEe := m.io.SchIfu_SrReqEe
  io.SchIfu_SrReqException := m.io.SchIfu_SrReqException
  io.SchIfu_SrReqSrc := m.io.SchIfu_SrReqSrc
  io.SchIfu_SrReqTid := m.io.SchIfu_SrReqTid
  io.SchIfu_SrReqVa12 := m.io.SchIfu_SrReqVa12
  io.SchIfu_SrReqVld := m.io.SchIfu_SrReqVld
  io.SchIfu_SrReqWr64 := m.io.SchIfu_SrReqWr64
  io.SchIfu_StarvationFixingModeT0 := m.io.SchIfu_StarvationFixingModeT0
  io.SchIfu_StarvationFixingModeT1 := m.io.SchIfu_StarvationFixingModeT1
  io.SchIfu_Stop := m.io.SchIfu_Stop
  io.SchIfu_TracingMode_Dd := m.io.SchIfu_TracingMode_Dd
  io.SchL2_StarvationFixingModeT0 := m.io.SchL2_StarvationFixingModeT0
  io.SchL2_StarvationFixingModeT1 := m.io.SchL2_StarvationFixingModeT1
  io.SchLsq_CmtPtrT0 := m.io.SchLsq_CmtPtrT0
  io.SchLsq_CmtPtrT0_Early := m.io.SchLsq_CmtPtrT0_Early
  io.SchLsq_CmtPtrT1 := m.io.SchLsq_CmtPtrT1
  io.SchLsq_CmtPtrT1_Early := m.io.SchLsq_CmtPtrT1_Early
  io.SchLsq_CmtTID_Dt := m.io.SchLsq_CmtTID_Dt
  io.SchLsq_CmtThread_Rb := m.io.SchLsq_CmtThread_Rb
  io.SchLsq_CmtTraceUnQual_Dt := m.io.SchLsq_CmtTraceUnQual_Dt
  io.SchLsq_CmtVldUnQual_Dt := m.io.SchLsq_CmtVldUnQual_Dt
  io.SchLsq_CommitStallT0 := m.io.SchLsq_CommitStallT0
  io.SchLsq_CommitStallT1 := m.io.SchLsq_CommitStallT1
  io.SchLsq_CommitTraceOverride := m.io.SchLsq_CommitTraceOverride
  io.SchLsq_CommitTraceOverrideQIdx := m.io.SchLsq_CommitTraceOverrideQIdx
  io.SchLsq_CurrCmtRangeChunkT0_Dt := m.io.SchLsq_CurrCmtRangeChunkT0_Dt
  io.SchLsq_CurrCmtRangeChunkT1_Dt := m.io.SchLsq_CurrCmtRangeChunkT1_Dt
  io.SchLsq_CurrCmtRangeChunkVldT0_Dt := m.io.SchLsq_CurrCmtRangeChunkVldT0_Dt
  io.SchLsq_CurrCmtRangeChunkVldT1_Dt := m.io.SchLsq_CurrCmtRangeChunkVldT1_Dt
  io.SchLsq_FlushBlkIdxRecT0_Dm := m.io.SchLsq_FlushBlkIdxRecT0_Dm
  io.SchLsq_FlushBlkIdxRecT1_Dm := m.io.SchLsq_FlushBlkIdxRecT1_Dm
  io.SchLsq_LdCancel0_Rg := m.io.SchLsq_LdCancel0_Rg
  io.SchLsq_LdCancel1_Rg := m.io.SchLsq_LdCancel1_Rg
  io.SchLsq_LdCancel2_Rg := m.io.SchLsq_LdCancel2_Rg
  io.SchLsq_LdCancel3_Rg := m.io.SchLsq_LdCancel3_Rg
  io.SchLsq_LdSchQIdx0_Rg := m.io.SchLsq_LdSchQIdx0_Rg
  io.SchLsq_LdSchQIdx1_Rg := m.io.SchLsq_LdSchQIdx1_Rg
  io.SchLsq_LdSchQIdx2_Rg := m.io.SchLsq_LdSchQIdx2_Rg
  io.SchLsq_LdSchQIdx3_Rg := m.io.SchLsq_LdSchQIdx3_Rg
  io.SchLsq_LdTid0_Rg := m.io.SchLsq_LdTid0_Rg
  io.SchLsq_LdTid1_Rg := m.io.SchLsq_LdTid1_Rg
  io.SchLsq_LdTid2_Rg := m.io.SchLsq_LdTid2_Rg
  io.SchLsq_LdTid3_Rg := m.io.SchLsq_LdTid3_Rg
  io.SchLsq_NxtCmtRangeChunkT0_Dt := m.io.SchLsq_NxtCmtRangeChunkT0_Dt
  io.SchLsq_NxtCmtRangeChunkT1_Dt := m.io.SchLsq_NxtCmtRangeChunkT1_Dt
  io.SchLsq_NxtCmtRangeChunkVldT0_Dt := m.io.SchLsq_NxtCmtRangeChunkVldT0_Dt
  io.SchLsq_NxtCmtRangeChunkVldT1_Dt := m.io.SchLsq_NxtCmtRangeChunkVldT1_Dt
  io.SchLsq_OldestUnCmtQIdxT0 := m.io.SchLsq_OldestUnCmtQIdxT0
  io.SchLsq_OldestUnCmtQIdxT1 := m.io.SchLsq_OldestUnCmtQIdxT1
  io.SchLsq_PartialCmtQIdxT0_Dt := m.io.SchLsq_PartialCmtQIdxT0_Dt
  io.SchLsq_PartialCmtQIdxT1_Dt := m.io.SchLsq_PartialCmtQIdxT1_Dt
  io.SchLsq_PartialCmtVldT0_Dt := m.io.SchLsq_PartialCmtVldT0_Dt
  io.SchLsq_PartialCmtVldT1_Dt := m.io.SchLsq_PartialCmtVldT1_Dt
  io.SchLsq_PurTraceUnQual_Dt := m.io.SchLsq_PurTraceUnQual_Dt
  io.SchLsq_ResendDRdyT0 := m.io.SchLsq_ResendDRdyT0
  io.SchLsq_ResendDRdyT1 := m.io.SchLsq_ResendDRdyT1
  io.SchLsq_StarvationFixingModeT0 := m.io.SchLsq_StarvationFixingModeT0
  io.SchLsq_StarvationFixingModeT1 := m.io.SchLsq_StarvationFixingModeT1
  io.SchLsq_StronglyOrderedT0 := m.io.SchLsq_StronglyOrderedT0
  io.SchLsq_StronglyOrderedT1 := m.io.SchLsq_StronglyOrderedT1
  io.SchMmu_StarvationFixingModeT0 := m.io.SchMmu_StarvationFixingModeT0
  io.SchMmu_StarvationFixingModeT1 := m.io.SchMmu_StarvationFixingModeT1
  io.SchNcu_StarvationFixingModeT0 := m.io.SchNcu_StarvationFixingModeT0
  io.SchNcu_StarvationFixingModeT1 := m.io.SchNcu_StarvationFixingModeT1
  io.SchPmu_CcT0 := m.io.SchPmu_CcT0
  io.SchPmu_CcT1 := m.io.SchPmu_CcT1
  io.SchPmu_alloc_stallT0 := m.io.SchPmu_alloc_stallT0
  io.SchPmu_alloc_stallT1 := m.io.SchPmu_alloc_stallT1
  io.SchPmu_arch_insnT0 := m.io.SchPmu_arch_insnT0
  io.SchPmu_arch_insnT1 := m.io.SchPmu_arch_insnT1
  io.SchPmu_blks_allocT0 := m.io.SchPmu_blks_allocT0
  io.SchPmu_blks_allocT1 := m.io.SchPmu_blks_allocT1
  io.SchPmu_blks_comT0 := m.io.SchPmu_blks_comT0
  io.SchPmu_blks_comT1 := m.io.SchPmu_blks_comT1
  io.SchPmu_blks_dispT0 := m.io.SchPmu_blks_dispT0
  io.SchPmu_blks_dispT1 := m.io.SchPmu_blks_dispT1
  io.SchPmu_br_mispredT0 := m.io.SchPmu_br_mispredT0
  io.SchPmu_br_mispredT1 := m.io.SchPmu_br_mispredT1
  io.SchPmu_br_tgt_mispredT0 := m.io.SchPmu_br_tgt_mispredT0
  io.SchPmu_br_tgt_mispredT1 := m.io.SchPmu_br_tgt_mispredT1
  io.SchPmu_commit_stallT0 := m.io.SchPmu_commit_stallT0
  io.SchPmu_commit_stallT1 := m.io.SchPmu_commit_stallT1
  io.SchPmu_exception_returnT0 := m.io.SchPmu_exception_returnT0
  io.SchPmu_exception_returnT1 := m.io.SchPmu_exception_returnT1
  io.SchPmu_exception_takenT0 := m.io.SchPmu_exception_takenT0
  io.SchPmu_exception_takenT1 := m.io.SchPmu_exception_takenT1
  io.SchPmu_interrupt_takenT0 := m.io.SchPmu_interrupt_takenT0
  io.SchPmu_interrupt_takenT1 := m.io.SchPmu_interrupt_takenT1
  io.SchPmu_pos_ser_allocT0 := m.io.SchPmu_pos_ser_allocT0
  io.SchPmu_pos_ser_allocT1 := m.io.SchPmu_pos_ser_allocT1
  io.SchPmu_pre_ser_allocT0 := m.io.SchPmu_pre_ser_allocT0
  io.SchPmu_pre_ser_allocT1 := m.io.SchPmu_pre_ser_allocT1
  io.SchPmu_rob_emptyT0 := m.io.SchPmu_rob_emptyT0
  io.SchPmu_rob_emptyT1 := m.io.SchPmu_rob_emptyT1
  io.SchPmu_rob_fullT0 := m.io.SchPmu_rob_fullT0
  io.SchPmu_rob_fullT1 := m.io.SchPmu_rob_fullT1
  io.SchPmu_wrsas_mispredT0 := m.io.SchPmu_wrsas_mispredT0
  io.SchPmu_wrsas_mispredT1 := m.io.SchPmu_wrsas_mispredT1
  io.SchRc_PmrAcquireReady := m.io.SchRc_PmrAcquireReady
  io.SchRc_PmrReleaseReady := m.io.SchRc_PmrReleaseReady
  io.Sch_XcpSrcId := m.io.Sch_XcpSrcId
  io.SsvLsq_LdCancel0_Rb := m.io.SsvLsq_LdCancel0_Rb
  io.SsvLsq_LdCancel1_Rb := m.io.SsvLsq_LdCancel1_Rb
  io.SsvLsq_LdCancel2_Rb := m.io.SsvLsq_LdCancel2_Rb
  io.SsvLsq_LdCancel3_Rb := m.io.SsvLsq_LdCancel3_Rb
  io.SsvLsq_LdCount0_Rg := m.io.SsvLsq_LdCount0_Rg
  io.SsvLsq_LdCount1_Rg := m.io.SsvLsq_LdCount1_Rg
  io.SsvLsq_LdCount2_Rg := m.io.SsvLsq_LdCount2_Rg
  io.SsvLsq_LdCount3_Rg := m.io.SsvLsq_LdCount3_Rg
  io.SsvLsq_LdDfsd0_Rg := m.io.SsvLsq_LdDfsd0_Rg
  io.SsvLsq_LdDfsd1_Rg := m.io.SsvLsq_LdDfsd1_Rg
  io.SsvLsq_LdDfsd2_Rg := m.io.SsvLsq_LdDfsd2_Rg
  io.SsvLsq_LdDfsd3_Rg := m.io.SsvLsq_LdDfsd3_Rg
  io.SsvLsq_LdIsInSlot1_Rg := m.io.SsvLsq_LdIsInSlot1_Rg
  io.SsvLsq_LdMid0_Rg := m.io.SsvLsq_LdMid0_Rg
  io.SsvLsq_LdMid1_Rg := m.io.SsvLsq_LdMid1_Rg
  io.SsvLsq_LdMid2_Rg := m.io.SsvLsq_LdMid2_Rg
  io.SsvLsq_LdMid3_Rg := m.io.SsvLsq_LdMid3_Rg
  io.SsvLsq_LdQid0_Rg := m.io.SsvLsq_LdQid0_Rg
  io.SsvLsq_LdQid1_Rg := m.io.SsvLsq_LdQid1_Rg
  io.SsvLsq_LdQid2_Rg := m.io.SsvLsq_LdQid2_Rg
  io.SsvLsq_LdQid3_Rg := m.io.SsvLsq_LdQid3_Rg
  io.SsvLsq_LdRtrd0_Rg := m.io.SsvLsq_LdRtrd0_Rg
  io.SsvLsq_LdRtrd1_Rg := m.io.SsvLsq_LdRtrd1_Rg
  io.SsvLsq_LdRtrd2_Rg := m.io.SsvLsq_LdRtrd2_Rg
  io.SsvLsq_LdRtrd3_Rg := m.io.SsvLsq_LdRtrd3_Rg
  io.SsvLsq_LdValid_Rg := m.io.SsvLsq_LdValid_Rg
  io.SsvLsq_SpecLdValid_Bc := m.io.SsvLsq_SpecLdValid_Bc
  io.TstCcScanOut := m.io.TstCcScanOut
  io.TstScanOutExc := m.io.TstScanOutExc
  io.TstScanOutRf := m.io.TstScanOutRf
  io.TstScanOutSch := m.io.TstScanOutSch
  io.TstScanOutSsv := m.io.TstScanOutSsv
  //[[[end]]] (checksum: 0456e612c7a59bc066df279a169b40cc)
}

class SchExcJson(implicit p: Parameters) extends PeekPokeMidasExampleHarness( () => new schexc_top)

import chisel3.stage.{ChiselStage, ChiselGeneratorAnnotation}

object schexc_top {
  def main(args: Array[String]): Unit = {
    val factory = () => new schexc_top
    (new ChiselStage).execute( args, Seq(ChiselGeneratorAnnotation( factory)))
  }
}

