Suchismita Roy , P. P. Chakrabarti , Pallab Dasgupta, SAT based timing analysis for fixed and rise/fall gate delay models, Integration, the VLSI Journal, v.45 n.4, p.357-364, September, 2012
Suchismita Roy , P. P. Chakrabarti , Pallab Dasgupta, Bounded delay timing analysis and power estimation using SAT, Microelectronics Journal, v.41 n.5, p.317-324, May, 2010
Jasper C. C. Chang , Ryan H.-M. Huang , Louis Y.-Z. Lin , Charles H.-P. Wen, TA-FTA: transition-aware functional timing analysis with a four-valued encoding, Proceedings of the 52nd Annual Design Automation Conference, p.1-6, June 07-11, 2015, San Francisco, California
Suchismita Roy , P. P. Chakrabarti , Pallab Dasgupta, Event propagation for accurate circuit delay calculation using SAT, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.12 n.3, p.1-23, August 2007
Lu Wan , Deming Chen, Analysis of circuit dynamic behavior with timed ternary decision diagram, Proceedings of the International Conference on Computer-Aided Design, November 07-11, 2010, San Jose, California
Lu Wan , Deming Chen, CCP: common case promotion for improved timing error resilience with energy efficiency, Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design, July 30-August 01, 2012, Redondo Beach, California, USA
Yi-Ting Chung , Jie-Hong Roland Jiang, Functional timing analysis made fast and general, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California
Yu-Min Kuo , Yue-Lung Chang , Shih-Chieh Chang, Efficient Boolean characteristic function for fast timed ATPG, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California
Yu-Min Kuo , Yue-Lung Chang , Shih-Chieh Chang, Efficient Boolean characteristic function for timed automatic test pattern generation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.3, p.417-425, March 2009
D. Tadesse , D. Sheffield , E. Lenge , R. I. Bahar , J. Grodstein, Accurate timing analysis using SAT and pattern-dependent delay models, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Desta Tadesse , R. Iris Bahar , Joel Grodstein, Test Vector Generation for Post-Silicon Delay Testing Using SAT-Based Decision Problems, Journal of Electronic Testing: Theory and Applications, v.27 n.2, p.123-136, April     2011
Chen-Kuan Tsai , Chun-Yao Wang , Ching-Yi Huang , Yung-Chih Chen, Sensitization criterion for threshold logic circuits and its application, Proceedings of the International Conference on Computer-Aided Design, November 18-21, 2013, San Jose, California
Laung-Terng Wang , Yao-Wen Chang , Kwang-Ting (Tim) Cheng, Electronic Design Automation: Synthesis, Verification, and Test, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2009
