m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/20.1
vram
Z0 !s110 1626255429
!i10b 1
!s100 TIl0?3@9eBJ1e=f4Me[CK2
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
Il`U6>B>N[3ADW2W?:cN6Y3
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dC:/Users/lenovo/Desktop/VLSI/Verilog_Labs/ram/sim
w1626255105
8C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/ram/rtl/ram.v
FC:/Users/lenovo/Desktop/VLSI/Verilog_Labs/ram/rtl/ram.v
!i122 0
L0 1 20
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1626255429.000000
!s107 C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/ram/rtl/ram.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/ram/rtl/ram.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
vram_tb
R0
!i10b 1
!s100 Z2Cf>OLGNXMAA5Nd<`6dJ3
R1
IIh2RZ;aUM1QGZVf=W;a853
R2
R3
w1626255343
8C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/ram/tb/ram_tb.v
FC:/Users/lenovo/Desktop/VLSI/Verilog_Labs/ram/tb/ram_tb.v
!i122 1
L0 1 72
R4
r1
!s85 0
31
R5
!s107 C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/ram/tb/ram_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/lenovo/Desktop/VLSI/Verilog_Labs/ram/tb/ram_tb.v|
!i113 1
R6
R7
