{"vcs1":{"timestamp_begin":1747747179.026214980, "rt":10.99, "ut":11.15, "st":0.59}}
{"vcselab":{"timestamp_begin":1747747190.095657808, "rt":0.39, "ut":0.28, "st":0.11}}
{"link":{"timestamp_begin":1747747190.549172182, "rt":0.43, "ut":0.21, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747747178.376814990}
{"VCS_COMP_START_TIME": 1747747178.376814990}
{"VCS_COMP_END_TIME": 1747747191.129769955}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 493892}}
{"vcselab": {"peak_mem": 183892}}
