Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_Pipeline_behav xil_defaultlib.Test_Pipeline -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 16 is different from right argument length 1 for 'std_logic_vector_93' array [/home/froussea/cours_4a/2e semestre/compil/compilo/compilo.srcs/sources_1/new/ALU.vhd:94]
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 4 is different from right argument length 3 for 'std_logic_vector_93' array [/home/froussea/cours_4a/2e semestre/compil/compilo/compilo.srcs/sources_1/new/ALU.vhd:95]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
