// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.355562,HLS_SYN_LAT=3,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=18,HLS_SYN_FF=727,HLS_SYN_LUT=1907,HLS_VERSION=2020_1}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V_ap_vld,
        x_V,
        y_0_V,
        y_0_V_ap_vld,
        y_1_V,
        y_1_V_ap_vld,
        y_2_V,
        y_2_V_ap_vld,
        y_3_V,
        y_3_V_ap_vld,
        y_4_V,
        y_4_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   x_V_ap_vld;
input  [95:0] x_V;
output  [5:0] y_0_V;
output   y_0_V_ap_vld;
output  [5:0] y_1_V;
output   y_1_V_ap_vld;
output  [5:0] y_2_V;
output   y_2_V_ap_vld;
output  [5:0] y_3_V;
output   y_3_V_ap_vld;
output  [5:0] y_4_V;
output   y_4_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg y_0_V_ap_vld;
reg y_1_V_ap_vld;
reg y_2_V_ap_vld;
reg y_3_V_ap_vld;
reg y_4_V_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
reg    x_V_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_11001;
reg   [95:0] x_V_preg;
reg   [95:0] x_V_in_sig;
reg    x_V_ap_vld_preg;
reg    x_V_blk_n;
wire    ap_block_pp0_stage0;
wire  signed [5:0] tmp_1_fu_191_p4;
reg  signed [5:0] tmp_1_reg_1559;
reg  signed [5:0] tmp_1_reg_1559_pp0_iter1_reg;
reg  signed [5:0] tmp_1_reg_1559_pp0_iter2_reg;
wire  signed [5:0] tmp_2_fu_205_p4;
reg  signed [5:0] tmp_2_reg_1573;
reg  signed [5:0] tmp_2_reg_1573_pp0_iter1_reg;
reg  signed [5:0] tmp_2_reg_1573_pp0_iter2_reg;
wire  signed [11:0] sext_ln1118_4_fu_245_p1;
reg  signed [11:0] sext_ln1118_4_reg_1586;
wire   [17:0] ret_V_fu_267_p2;
reg   [17:0] ret_V_reg_1591;
wire  signed [5:0] p_Val2_24_fu_273_p4;
reg  signed [5:0] p_Val2_24_reg_1596;
reg  signed [5:0] p_Val2_24_reg_1596_pp0_iter1_reg;
wire  signed [6:0] r_V_4_fu_283_p3;
reg  signed [6:0] r_V_4_reg_1611;
reg  signed [6:0] r_V_4_reg_1611_pp0_iter1_reg;
wire  signed [12:0] r_V_58_fu_295_p2;
reg  signed [12:0] r_V_58_reg_1616;
wire  signed [11:0] sext_ln1118_16_fu_301_p1;
reg  signed [11:0] sext_ln1118_16_reg_1622;
reg  signed [5:0] tmp_4_reg_1628;
reg  signed [5:0] tmp_4_reg_1628_pp0_iter1_reg;
reg  signed [5:0] tmp_5_reg_1639;
reg  signed [5:0] tmp_5_reg_1639_pp0_iter1_reg;
wire   [11:0] mul_ln1118_fu_325_p2;
reg  signed [11:0] mul_ln1118_reg_1653;
wire  signed [16:0] mul_ln1192_1_fu_1425_p2;
reg  signed [16:0] mul_ln1192_1_reg_1658;
wire  signed [7:0] r_V_20_fu_363_p3;
reg  signed [7:0] r_V_20_reg_1663;
wire  signed [8:0] r_V_57_fu_374_p2;
reg  signed [8:0] r_V_57_reg_1668;
(* use_dsp48 = "no" *) wire   [19:0] ret_V_3_fu_415_p2;
reg   [19:0] ret_V_3_reg_1673;
wire   [11:0] r_V_10_fu_420_p2;
reg  signed [11:0] r_V_10_reg_1678;
wire  signed [17:0] mul_ln728_1_fu_1440_p2;
reg  signed [17:0] mul_ln728_1_reg_1683;
wire  signed [16:0] mul_ln728_2_fu_1446_p2;
reg  signed [16:0] mul_ln728_2_reg_1688;
wire  signed [8:0] r_V_63_fu_479_p2;
reg  signed [8:0] r_V_63_reg_1693;
wire   [13:0] mul_ln728_3_fu_489_p2;
reg   [13:0] mul_ln728_3_reg_1698;
wire  signed [15:0] mul_ln728_4_fu_1452_p2;
reg  signed [15:0] mul_ln728_4_reg_1703;
wire  signed [15:0] mul_ln728_5_fu_1458_p2;
reg  signed [15:0] mul_ln728_5_reg_1708;
wire  signed [14:0] grp_fu_1464_p3;
reg  signed [14:0] mul_ln728_6_reg_1713;
wire  signed [14:0] grp_fu_1472_p3;
reg  signed [14:0] mul_ln728_7_reg_1718;
wire  signed [11:0] sext_ln1118_31_fu_524_p1;
reg  signed [11:0] sext_ln1118_31_reg_1723;
wire   [12:0] r_V_38_fu_530_p2;
reg  signed [12:0] r_V_38_reg_1728;
wire   [19:0] ret_V_19_fu_628_p2;
reg   [19:0] ret_V_19_reg_1733;
wire   [19:0] ret_V_26_fu_664_p2;
reg   [19:0] ret_V_26_reg_1738;
wire  signed [15:0] mul_ln728_12_fu_1488_p2;
reg  signed [15:0] mul_ln728_12_reg_1743;
wire  signed [15:0] mul_ln728_13_fu_1494_p2;
reg  signed [15:0] mul_ln728_13_reg_1748;
wire   [20:0] ret_V_5_fu_739_p2;
reg   [20:0] ret_V_5_reg_1753;
wire  signed [7:0] r_V_2_fu_748_p3;
reg  signed [7:0] r_V_2_reg_1758;
reg   [5:0] trunc_ln708_1_reg_1763;
wire   [20:0] add_ln1192_7_fu_990_p2;
reg   [20:0] add_ln1192_7_reg_1768;
wire  signed [14:0] mul_ln728_10_fu_1544_p2;
reg  signed [14:0] mul_ln728_10_reg_1773;
wire   [11:0] r_V_67_fu_1012_p2;
reg   [11:0] r_V_67_reg_1778;
wire   [9:0] r_V_68_fu_1039_p2;
reg   [9:0] r_V_68_reg_1783;
reg   [5:0] trunc_ln708_3_reg_1788;
reg   [5:0] trunc_ln708_4_reg_1793;
reg    ap_block_pp0_stage0_subdone;
reg    ap_block_pp0_stage0_01001;
wire  signed [5:0] trunc_ln1117_fu_187_p1;
wire   [6:0] r_V_fu_215_p3;
wire  signed [5:0] r_V_55_fu_227_p0;
wire  signed [12:0] sext_ln1117_1_fu_201_p1;
wire  signed [6:0] r_V_55_fu_227_p1;
wire   [12:0] r_V_55_fu_227_p2;
wire  signed [5:0] r_V_56_fu_249_p0;
wire  signed [11:0] sext_ln1116_1_fu_241_p1;
wire  signed [5:0] r_V_56_fu_249_p1;
wire   [11:0] r_V_56_fu_249_p2;
wire   [16:0] rhs_V_1_fu_255_p3;
wire  signed [17:0] sext_ln728_2_fu_263_p1;
wire   [17:0] rhs_V_fu_233_p3;
wire  signed [5:0] r_V_58_fu_295_p0;
wire  signed [6:0] r_V_58_fu_295_p1;
wire  signed [5:0] mul_ln1118_fu_325_p0;
wire  signed [5:0] mul_ln1118_fu_325_p1;
wire  signed [5:0] r_V_45_fu_331_p0;
wire  signed [5:0] r_V_45_fu_331_p1;
wire  signed [11:0] r_V_45_fu_331_p2;
wire  signed [8:0] sext_ln1118_8_fu_370_p1;
wire  signed [8:0] sext_ln1118_6_fu_360_p1;
wire  signed [18:0] sext_ln703_fu_380_p1;
wire   [18:0] rhs_V_2_fu_383_p3;
wire  signed [18:0] ret_V_1_fu_391_p2;
wire   [17:0] rhs_V_3_fu_404_p3;
wire  signed [19:0] grp_fu_1431_p3;
wire  signed [19:0] sext_ln728_3_fu_411_p1;
wire  signed [5:0] r_V_10_fu_420_p0;
wire  signed [11:0] sext_ln1117_fu_348_p1;
wire  signed [5:0] r_V_10_fu_420_p1;
wire  signed [5:0] r_V_22_fu_441_p0;
wire  signed [13:0] sext_ln1118_19_fu_431_p1;
wire  signed [7:0] r_V_22_fu_441_p1;
wire  signed [13:0] r_V_22_fu_441_p2;
wire  signed [6:0] r_V_26_fu_451_p3;
wire  signed [5:0] r_V_27_fu_466_p0;
wire  signed [6:0] r_V_27_fu_466_p1;
wire  signed [12:0] sext_ln1116_6_fu_462_p1;
wire  signed [12:0] r_V_27_fu_466_p2;
wire  signed [5:0] mul_ln728_3_fu_489_p0;
wire  signed [8:0] mul_ln728_3_fu_489_p1;
wire  signed [5:0] r_V_64_fu_495_p0;
wire  signed [5:0] r_V_64_fu_495_p1;
wire  signed [11:0] r_V_64_fu_495_p2;
wire  signed [8:0] r_V_46_fu_510_p3;
wire  signed [5:0] r_V_38_fu_530_p0;
wire  signed [6:0] r_V_38_fu_530_p1;
wire  signed [5:0] r_V_69_fu_546_p0;
wire  signed [8:0] r_V_69_fu_546_p1;
wire  signed [16:0] grp_fu_1480_p3;
wire   [14:0] r_V_69_fu_546_p2;
wire  signed [19:0] sext_ln703_7_fu_552_p1;
wire   [19:0] rhs_V_22_fu_555_p3;
wire  signed [16:0] rhs_V_23_fu_569_p3;
wire   [19:0] ret_V_16_fu_563_p2;
wire  signed [19:0] sext_ln728_21_fu_577_p1;
wire  signed [5:0] r_V_70_fu_587_p0;
wire  signed [6:0] r_V_70_fu_587_p1;
wire   [12:0] r_V_70_fu_587_p2;
wire   [17:0] rhs_V_24_fu_593_p3;
wire   [19:0] ret_V_17_fu_581_p2;
wire  signed [19:0] sext_ln728_22_fu_601_p1;
wire  signed [5:0] r_V_71_fu_611_p0;
wire  signed [5:0] r_V_71_fu_611_p1;
wire   [11:0] r_V_71_fu_611_p2;
wire  signed [16:0] rhs_V_25_fu_616_p3;
wire   [19:0] ret_V_18_fu_605_p2;
wire  signed [19:0] sext_ln728_23_fu_624_p1;
wire   [16:0] ret_V_24_fu_634_p2;
wire  signed [9:0] sext_ln1118_28_fu_517_p1;
wire  signed [9:0] sext_ln1118_5_fu_357_p1;
wire   [16:0] ret_V_25_fu_640_p2;
wire   [9:0] r_V_74_fu_646_p2;
wire  signed [19:0] sext_ln703_9_fu_652_p1;
wire   [19:0] rhs_V_31_fu_656_p3;
wire  signed [5:0] r_V_51_fu_670_p0;
wire  signed [5:0] r_V_51_fu_670_p1;
wire  signed [11:0] r_V_51_fu_670_p2;
wire  signed [5:0] r_V_53_fu_683_p0;
wire  signed [5:0] r_V_53_fu_683_p1;
wire  signed [11:0] r_V_53_fu_683_p2;
wire   [8:0] r_V_72_fu_714_p3;
wire  signed [19:0] grp_fu_1500_p3;
wire  signed [14:0] grp_fu_1508_p3;
wire   [19:0] rhs_V_4_fu_728_p3;
wire  signed [20:0] sext_ln703_4_fu_725_p1;
wire  signed [20:0] sext_ln728_5_fu_735_p1;
wire   [22:0] rhs_V_8_fu_759_p3;
wire   [21:0] rhs_V_9_fu_773_p3;
wire  signed [23:0] sext_ln728_9_fu_780_p1;
wire  signed [23:0] sext_ln728_8_fu_766_p1;
wire   [23:0] ret_V_7_fu_784_p2;
wire   [23:0] rhs_V_10_fu_794_p3;
wire  signed [24:0] sext_ln703_5_fu_790_p1;
wire  signed [24:0] sext_ln728_10_fu_801_p1;
wire   [20:0] rhs_V_11_fu_811_p3;
wire   [24:0] ret_V_8_fu_805_p2;
wire  signed [24:0] sext_ln728_11_fu_818_p1;
wire   [20:0] rhs_V_12_fu_828_p3;
wire   [24:0] ret_V_9_fu_822_p2;
wire  signed [24:0] sext_ln728_12_fu_835_p1;
wire   [24:0] ret_V_10_fu_839_p2;
wire   [24:0] rhs_V_13_fu_849_p3;
wire  signed [25:0] sext_ln703_6_fu_845_p1;
wire  signed [25:0] sext_ln728_14_fu_856_p1;
wire   [24:0] rhs_V_14_fu_872_p3;
wire   [25:0] ret_V_11_fu_860_p2;
wire  signed [25:0] sext_ln728_18_fu_879_p1;
wire   [9:0] shl_ln1118_6_fu_889_p3;
wire  signed [10:0] sext_ln1118_30_fu_896_p1;
wire  signed [10:0] sext_ln1118_7_fu_699_p1;
wire   [10:0] r_V_65_fu_900_p2;
wire   [25:0] ret_V_12_fu_883_p2;
wire   [25:0] rhs_V_15_fu_906_p3;
wire   [25:0] sub_ln1192_2_fu_914_p2;
wire   [25:0] ret_V_13_fu_920_p2;
wire  signed [7:0] shl_ln1118_7_fu_949_p3;
wire  signed [13:0] grp_fu_1526_p3;
wire   [18:0] rhs_V_17_fu_963_p3;
wire  signed [20:0] grp_fu_1517_p3;
wire  signed [20:0] sext_ln1192_3_fu_970_p1;
wire  signed [13:0] grp_fu_1535_p3;
wire   [18:0] rhs_V_18_fu_979_p3;
(* use_dsp48 = "no" *) wire   [20:0] sub_ln1192_4_fu_974_p2;
wire  signed [20:0] sext_ln1192_4_fu_986_p1;
wire  signed [5:0] r_V_42_fu_1002_p1;
wire  signed [10:0] r_V_42_fu_1002_p2;
wire  signed [5:0] r_V_67_fu_1012_p0;
wire  signed [5:0] r_V_67_fu_1012_p1;
wire   [8:0] r_V_73_fu_1017_p3;
wire   [6:0] shl_ln1118_9_fu_1028_p3;
wire  signed [9:0] sext_ln1118_40_fu_1035_p1;
wire  signed [9:0] sext_ln1118_39_fu_1024_p1;
wire  signed [5:0] mul_ln728_11_fu_1048_p0;
wire  signed [8:0] mul_ln728_11_fu_1048_p1;
wire   [13:0] mul_ln728_11_fu_1048_p2;
wire   [18:0] rhs_V_26_fu_1057_p3;
wire  signed [20:0] sext_ln703_8_fu_1054_p1;
wire  signed [20:0] sext_ln728_25_fu_1065_p1;
wire   [18:0] rhs_V_27_fu_1075_p3;
wire   [20:0] ret_V_20_fu_1069_p2;
wire  signed [20:0] sext_ln728_26_fu_1082_p1;
wire   [18:0] rhs_V_28_fu_1092_p3;
wire   [20:0] ret_V_21_fu_1086_p2;
wire  signed [20:0] sext_ln728_27_fu_1099_p1;
wire   [18:0] rhs_V_29_fu_1109_p3;
wire   [20:0] ret_V_22_fu_1103_p2;
wire  signed [20:0] sext_ln1192_10_fu_1116_p1;
wire   [15:0] rhs_V_30_fu_1126_p3;
wire   [20:0] sub_ln1192_8_fu_1120_p2;
wire  signed [20:0] sext_ln1192_11_fu_1133_p1;
wire   [20:0] sub_ln1192_9_fu_1137_p2;
wire   [20:0] ret_V_23_fu_1143_p2;
wire   [20:0] rhs_V_32_fu_1166_p3;
wire   [24:0] lhs_V_fu_1159_p3;
wire  signed [24:0] sext_ln728_28_fu_1173_p1;
wire  signed [9:0] sext_ln1118_11_fu_721_p1;
wire  signed [9:0] sext_ln700_fu_702_p1;
wire   [24:0] ret_V_27_fu_1177_p2;
wire   [9:0] r_V_75_fu_1183_p2;
wire   [24:0] rhs_V_33_fu_1193_p3;
wire  signed [25:0] sext_ln703_10_fu_1189_p1;
wire  signed [25:0] sext_ln728_29_fu_1201_p1;
wire   [20:0] rhs_V_34_fu_1211_p3;
wire   [25:0] ret_V_28_fu_1205_p2;
wire  signed [25:0] sext_ln728_30_fu_1218_p1;
wire  signed [14:0] grp_fu_1550_p3;
wire   [24:0] rhs_V_35_fu_1228_p3;
wire   [25:0] ret_V_29_fu_1222_p2;
wire  signed [25:0] sext_ln1192_12_fu_1235_p1;
wire   [25:0] sub_ln1192_10_fu_1239_p2;
wire   [25:0] ret_V_30_fu_1245_p2;
wire   [19:0] rhs_V_5_fu_1264_p3;
wire  signed [20:0] sext_ln1192_fu_1271_p1;
wire  signed [5:0] r_V_61_fu_1286_p0;
wire  signed [7:0] r_V_61_fu_1286_p1;
wire   [13:0] r_V_61_fu_1286_p2;
wire   [18:0] rhs_V_6_fu_1292_p3;
wire   [20:0] add_ln1192_fu_1275_p2;
wire  signed [20:0] sext_ln1192_1_fu_1300_p1;
wire   [9:0] shl_ln1118_5_fu_1310_p3;
wire  signed [10:0] sext_ln1118_12_fu_1280_p1;
wire  signed [10:0] sext_ln1118_15_fu_1317_p1;
wire   [10:0] r_V_62_fu_1321_p2;
wire   [20:0] add_ln1192_1_fu_1304_p2;
wire   [20:0] rhs_V_7_fu_1327_p3;
wire   [20:0] sub_ln1192_fu_1335_p2;
wire   [20:0] ret_V_6_fu_1341_p2;
wire   [19:0] rhs_V_19_fu_1358_p3;
wire  signed [20:0] sext_ln1192_5_fu_1365_p1;
wire   [16:0] rhs_V_20_fu_1374_p3;
wire   [20:0] sub_ln1192_5_fu_1369_p2;
wire  signed [20:0] sext_ln1192_6_fu_1381_p1;
wire   [19:0] rhs_V_21_fu_1391_p3;
wire   [20:0] sub_ln1192_6_fu_1385_p2;
wire  signed [20:0] sext_ln1192_7_fu_1398_p1;
wire   [20:0] add_ln1192_8_fu_1402_p2;
wire   [20:0] ret_V_14_fu_1408_p2;
wire  signed [11:0] mul_ln728_4_fu_1452_p1;
wire  signed [15:0] sext_ln1118_25_fu_500_p1;
wire  signed [11:0] mul_ln728_5_fu_1458_p1;
wire  signed [5:0] grp_fu_1464_p0;
wire  signed [8:0] grp_fu_1464_p1;
wire  signed [8:0] grp_fu_1472_p0;
wire  signed [5:0] mul_ln728_12_fu_1488_p0;
wire  signed [15:0] sext_ln1118_44_fu_680_p1;
wire  signed [5:0] mul_ln728_13_fu_1494_p0;
wire  signed [8:0] grp_fu_1508_p0;
wire   [20:0] grp_fu_1517_p2;
wire  signed [5:0] grp_fu_1526_p2;
wire  signed [13:0] sext_ln1118_35_fu_960_p1;
wire  signed [5:0] grp_fu_1535_p2;
wire  signed [5:0] mul_ln728_10_fu_1544_p0;
wire  signed [14:0] sext_ln728_19_fu_936_p1;
wire  signed [8:0] grp_fu_1550_p0;
wire  signed [5:0] grp_fu_1550_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to2;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 x_V_preg = 96'd0;
#0 x_V_ap_vld_preg = 1'b0;
end

myproject_mul_mul_6s_12s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 17 ))
myproject_mul_mul_6s_12s_17_1_1_U1(
    .din0(tmp_2_fu_205_p4),
    .din1(r_V_45_fu_331_p2),
    .dout(mul_ln1192_1_fu_1425_p2)
);

myproject_mac_muladd_6s_13s_19s_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 20 ))
myproject_mac_muladd_6s_13s_19s_20_1_1_U2(
    .din0(tmp_2_reg_1573),
    .din1(r_V_58_reg_1616),
    .din2(ret_V_1_fu_391_p2),
    .dout(grp_fu_1431_p3)
);

myproject_mul_mul_6s_14s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 18 ))
myproject_mul_mul_6s_14s_18_1_1_U3(
    .din0(tmp_1_reg_1559),
    .din1(r_V_22_fu_441_p2),
    .dout(mul_ln728_1_fu_1440_p2)
);

myproject_mul_mul_6s_13s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 17 ))
myproject_mul_mul_6s_13s_17_1_1_U4(
    .din0(tmp_4_reg_1628),
    .din1(r_V_27_fu_466_p2),
    .dout(mul_ln728_2_fu_1446_p2)
);

myproject_mul_mul_6s_12s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 16 ))
myproject_mul_mul_6s_12s_16_1_1_U5(
    .din0(tmp_1_reg_1559),
    .din1(mul_ln728_4_fu_1452_p1),
    .dout(mul_ln728_4_fu_1452_p2)
);

myproject_mul_mul_6s_12s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 16 ))
myproject_mul_mul_6s_12s_16_1_1_U6(
    .din0(tmp_4_reg_1628),
    .din1(mul_ln728_5_fu_1458_p1),
    .dout(mul_ln728_5_fu_1458_p2)
);

myproject_am_addmul_6s_9s_6s_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 6 ),
    .dout_WIDTH( 15 ))
myproject_am_addmul_6s_9s_6s_15_1_1_U7(
    .din0(grp_fu_1464_p0),
    .din1(grp_fu_1464_p1),
    .din2(tmp_1_reg_1559),
    .dout(grp_fu_1464_p3)
);

myproject_am_submul_9s_7s_6s_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 6 ),
    .dout_WIDTH( 15 ))
myproject_am_submul_9s_7s_6s_15_1_1_U8(
    .din0(grp_fu_1472_p0),
    .din1(r_V_26_fu_451_p3),
    .din2(tmp_4_reg_1628),
    .dout(grp_fu_1472_p3)
);

myproject_mac_mulsub_6s_12s_17s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
myproject_mac_mulsub_6s_12s_17s_17_1_1_U9(
    .din0(p_Val2_24_reg_1596),
    .din1(mul_ln1118_reg_1653),
    .din2(mul_ln1192_1_reg_1658),
    .dout(grp_fu_1480_p3)
);

myproject_mul_mul_6s_12s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 16 ))
myproject_mul_mul_6s_12s_16_1_1_U10(
    .din0(mul_ln728_12_fu_1488_p0),
    .din1(r_V_51_fu_670_p2),
    .dout(mul_ln728_12_fu_1488_p2)
);

myproject_mul_mul_6s_12s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 16 ))
myproject_mul_mul_6s_12s_16_1_1_U11(
    .din0(mul_ln728_13_fu_1494_p0),
    .din1(r_V_53_fu_683_p2),
    .dout(mul_ln728_13_fu_1494_p2)
);

myproject_mac_mulsub_6s_12s_20ns_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 20 ),
    .dout_WIDTH( 20 ))
myproject_mac_mulsub_6s_12s_20ns_20_1_1_U12(
    .din0(tmp_2_reg_1573_pp0_iter1_reg),
    .din1(r_V_10_reg_1678),
    .din2(ret_V_3_reg_1673),
    .dout(grp_fu_1500_p3)
);

myproject_am_addmul_9s_7s_6s_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 6 ),
    .dout_WIDTH( 15 ))
myproject_am_addmul_9s_7s_6s_15_1_1_U13(
    .din0(grp_fu_1508_p0),
    .din1(r_V_4_reg_1611_pp0_iter1_reg),
    .din2(tmp_2_reg_1573_pp0_iter1_reg),
    .dout(grp_fu_1508_p3)
);

myproject_mac_mul_sub_6s_13s_21ns_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
myproject_mac_mul_sub_6s_13s_21ns_21_1_1_U14(
    .din0(tmp_4_reg_1628_pp0_iter1_reg),
    .din1(r_V_38_reg_1728),
    .din2(grp_fu_1517_p2),
    .dout(grp_fu_1517_p3)
);

myproject_am_submul_8s_6s_6s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 6 ),
    .dout_WIDTH( 14 ))
myproject_am_submul_8s_6s_6s_14_1_1_U15(
    .din0(shl_ln1118_7_fu_949_p3),
    .din1(tmp_1_reg_1559_pp0_iter1_reg),
    .din2(grp_fu_1526_p2),
    .dout(grp_fu_1526_p3)
);

myproject_am_submul_8s_6s_6s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 6 ),
    .dout_WIDTH( 14 ))
myproject_am_submul_8s_6s_6s_14_1_1_U16(
    .din0(r_V_2_fu_748_p3),
    .din1(tmp_2_reg_1573_pp0_iter1_reg),
    .din2(grp_fu_1535_p2),
    .dout(grp_fu_1535_p3)
);

myproject_mul_mul_6s_11s_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 15 ))
myproject_mul_mul_6s_11s_15_1_1_U17(
    .din0(mul_ln728_10_fu_1544_p0),
    .din1(r_V_42_fu_1002_p2),
    .dout(mul_ln728_10_fu_1544_p2)
);

myproject_am_submul_9s_6s_6s_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 6 ),
    .dout_WIDTH( 15 ))
myproject_am_submul_9s_6s_6s_15_1_1_U18(
    .din0(grp_fu_1550_p0),
    .din1(tmp_5_reg_1639_pp0_iter1_reg),
    .din2(grp_fu_1550_p2),
    .dout(grp_fu_1550_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            x_V_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_ap_vld_preg <= x_V_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_preg <= 96'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_preg <= x_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln1192_7_reg_1768 <= add_ln1192_7_fu_990_p2;
        mul_ln728_10_reg_1773 <= mul_ln728_10_fu_1544_p2;
        r_V_2_reg_1758[7 : 2] <= r_V_2_fu_748_p3[7 : 2];
        r_V_67_reg_1778 <= r_V_67_fu_1012_p2;
        r_V_68_reg_1783[9 : 1] <= r_V_68_fu_1039_p2[9 : 1];
        ret_V_5_reg_1753 <= ret_V_5_fu_739_p2;
        tmp_1_reg_1559_pp0_iter2_reg <= tmp_1_reg_1559_pp0_iter1_reg;
        tmp_2_reg_1573_pp0_iter2_reg <= tmp_2_reg_1573_pp0_iter1_reg;
        trunc_ln708_1_reg_1763 <= {{ret_V_13_fu_920_p2[25:20]}};
        trunc_ln708_3_reg_1788 <= {{ret_V_23_fu_1143_p2[20:15]}};
        trunc_ln708_4_reg_1793 <= {{ret_V_30_fu_1245_p2[25:20]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_ln1118_reg_1653 <= mul_ln1118_fu_325_p2;
        mul_ln1192_1_reg_1658 <= mul_ln1192_1_fu_1425_p2;
        mul_ln728_12_reg_1743 <= mul_ln728_12_fu_1488_p2;
        mul_ln728_13_reg_1748 <= mul_ln728_13_fu_1494_p2;
        mul_ln728_1_reg_1683 <= mul_ln728_1_fu_1440_p2;
        mul_ln728_2_reg_1688 <= mul_ln728_2_fu_1446_p2;
        mul_ln728_3_reg_1698 <= mul_ln728_3_fu_489_p2;
        mul_ln728_4_reg_1703 <= mul_ln728_4_fu_1452_p2;
        mul_ln728_5_reg_1708 <= mul_ln728_5_fu_1458_p2;
        p_Val2_24_reg_1596 <= {{x_V_in_sig[89:84]}};
        p_Val2_24_reg_1596_pp0_iter1_reg <= p_Val2_24_reg_1596;
        r_V_10_reg_1678 <= r_V_10_fu_420_p2;
        r_V_20_reg_1663[7 : 2] <= r_V_20_fu_363_p3[7 : 2];
        r_V_38_reg_1728[12 : 1] <= r_V_38_fu_530_p2[12 : 1];
        r_V_4_reg_1611[6 : 1] <= r_V_4_fu_283_p3[6 : 1];
        r_V_4_reg_1611_pp0_iter1_reg[6 : 1] <= r_V_4_reg_1611[6 : 1];
        r_V_57_reg_1668 <= r_V_57_fu_374_p2;
        r_V_58_reg_1616[12 : 1] <= r_V_58_fu_295_p2[12 : 1];
        r_V_63_reg_1693 <= r_V_63_fu_479_p2;
        ret_V_19_reg_1733 <= ret_V_19_fu_628_p2;
        ret_V_26_reg_1738[19 : 5] <= ret_V_26_fu_664_p2[19 : 5];
        ret_V_3_reg_1673 <= ret_V_3_fu_415_p2;
        ret_V_reg_1591[17 : 5] <= ret_V_fu_267_p2[17 : 5];
        sext_ln1118_16_reg_1622 <= sext_ln1118_16_fu_301_p1;
        sext_ln1118_31_reg_1723 <= sext_ln1118_31_fu_524_p1;
        sext_ln1118_4_reg_1586 <= sext_ln1118_4_fu_245_p1;
        tmp_1_reg_1559 <= {{x_V_in_sig[95:90]}};
        tmp_1_reg_1559_pp0_iter1_reg <= tmp_1_reg_1559;
        tmp_2_reg_1573 <= {{x_V_in_sig[17:12]}};
        tmp_2_reg_1573_pp0_iter1_reg <= tmp_2_reg_1573;
        tmp_4_reg_1628 <= {{x_V_in_sig[29:24]}};
        tmp_4_reg_1628_pp0_iter1_reg <= tmp_4_reg_1628;
        tmp_5_reg_1639 <= {{x_V_in_sig[23:18]}};
        tmp_5_reg_1639_pp0_iter1_reg <= tmp_5_reg_1639;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_ln728_6_reg_1713 <= grp_fu_1464_p3;
        mul_ln728_7_reg_1718 <= grp_fu_1472_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_ap_vld_in_sig = x_V_ap_vld;
    end else begin
        x_V_ap_vld_in_sig = x_V_ap_vld_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_V_blk_n = x_V_ap_vld;
    end else begin
        x_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_in_sig = x_V;
    end else begin
        x_V_in_sig = x_V_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        y_0_V_ap_vld = 1'b1;
    end else begin
        y_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        y_1_V_ap_vld = 1'b1;
    end else begin
        y_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        y_2_V_ap_vld = 1'b1;
    end else begin
        y_2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        y_3_V_ap_vld = 1'b1;
    end else begin
        y_3_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        y_4_V_ap_vld = 1'b1;
    end else begin
        y_4_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1192_1_fu_1304_p2 = ($signed(add_ln1192_fu_1275_p2) + $signed(sext_ln1192_1_fu_1300_p1));

assign add_ln1192_7_fu_990_p2 = ($signed(sub_ln1192_4_fu_974_p2) + $signed(sext_ln1192_4_fu_986_p1));

assign add_ln1192_8_fu_1402_p2 = ($signed(sub_ln1192_6_fu_1385_p2) + $signed(sext_ln1192_7_fu_1398_p1));

assign add_ln1192_fu_1275_p2 = ($signed(ret_V_5_reg_1753) + $signed(sext_ln1192_fu_1271_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign grp_fu_1464_p0 = sext_ln1118_5_fu_357_p1;

assign grp_fu_1464_p1 = sext_ln1118_28_fu_517_p1;

assign grp_fu_1472_p0 = sext_ln1118_28_fu_517_p1;

assign grp_fu_1508_p0 = sext_ln1118_11_fu_721_p1;

assign grp_fu_1517_p2 = {{p_Val2_24_reg_1596_pp0_iter1_reg}, {15'd0}};

assign grp_fu_1526_p2 = sext_ln1118_35_fu_960_p1;

assign grp_fu_1535_p2 = sext_ln1118_35_fu_960_p1;

assign grp_fu_1550_p0 = sext_ln1118_39_fu_1024_p1;

assign grp_fu_1550_p2 = sext_ln728_19_fu_936_p1;

assign lhs_V_fu_1159_p3 = {{ret_V_26_reg_1738}, {5'd0}};

assign mul_ln1118_fu_325_p0 = sext_ln1118_16_fu_301_p1;

assign mul_ln1118_fu_325_p1 = sext_ln1116_1_fu_241_p1;

assign mul_ln1118_fu_325_p2 = ($signed(mul_ln1118_fu_325_p0) * $signed(mul_ln1118_fu_325_p1));

assign mul_ln728_10_fu_1544_p0 = sext_ln728_19_fu_936_p1;

assign mul_ln728_11_fu_1048_p0 = tmp_4_reg_1628_pp0_iter1_reg;

assign mul_ln728_11_fu_1048_p1 = r_V_57_reg_1668;

assign mul_ln728_11_fu_1048_p2 = ($signed(mul_ln728_11_fu_1048_p0) * $signed(mul_ln728_11_fu_1048_p1));

assign mul_ln728_12_fu_1488_p0 = sext_ln1118_44_fu_680_p1;

assign mul_ln728_13_fu_1494_p0 = sext_ln1118_44_fu_680_p1;

assign mul_ln728_3_fu_489_p0 = sext_ln1118_19_fu_431_p1;

assign mul_ln728_3_fu_489_p1 = r_V_63_fu_479_p2;

assign mul_ln728_3_fu_489_p2 = ($signed(mul_ln728_3_fu_489_p0) * $signed(mul_ln728_3_fu_489_p1));

assign mul_ln728_4_fu_1452_p1 = sext_ln1118_25_fu_500_p1;

assign mul_ln728_5_fu_1458_p1 = sext_ln1118_25_fu_500_p1;

assign p_Val2_24_fu_273_p4 = {{x_V_in_sig[89:84]}};

assign r_V_10_fu_420_p0 = sext_ln1117_fu_348_p1;

assign r_V_10_fu_420_p1 = sext_ln1118_4_reg_1586;

assign r_V_10_fu_420_p2 = ($signed(r_V_10_fu_420_p0) * $signed(r_V_10_fu_420_p1));

assign r_V_20_fu_363_p3 = {{p_Val2_24_reg_1596}, {2'd0}};

assign r_V_22_fu_441_p0 = sext_ln1118_19_fu_431_p1;

assign r_V_22_fu_441_p1 = r_V_20_fu_363_p3;

assign r_V_22_fu_441_p2 = ($signed(r_V_22_fu_441_p0) * $signed(r_V_22_fu_441_p1));

assign r_V_26_fu_451_p3 = {{p_Val2_24_reg_1596}, {1'd0}};

assign r_V_27_fu_466_p0 = p_Val2_24_reg_1596;

assign r_V_27_fu_466_p1 = sext_ln1116_6_fu_462_p1;

assign r_V_27_fu_466_p2 = ($signed(r_V_27_fu_466_p0) * $signed(r_V_27_fu_466_p1));

assign r_V_2_fu_748_p3 = {{tmp_2_reg_1573_pp0_iter1_reg}, {2'd0}};

assign r_V_38_fu_530_p0 = tmp_5_reg_1639;

assign r_V_38_fu_530_p1 = sext_ln1116_6_fu_462_p1;

assign r_V_38_fu_530_p2 = ($signed(r_V_38_fu_530_p0) * $signed(r_V_38_fu_530_p1));

assign r_V_42_fu_1002_p1 = tmp_5_reg_1639_pp0_iter1_reg;

assign r_V_42_fu_1002_p2 = ($signed({{1'b0}, {11'd11}}) * $signed(r_V_42_fu_1002_p1));

assign r_V_45_fu_331_p0 = sext_ln1118_16_fu_301_p1;

assign r_V_45_fu_331_p1 = sext_ln1118_16_fu_301_p1;

assign r_V_45_fu_331_p2 = ($signed(r_V_45_fu_331_p0) * $signed(r_V_45_fu_331_p1));

assign r_V_46_fu_510_p3 = {{p_Val2_24_reg_1596}, {3'd0}};

assign r_V_4_fu_283_p3 = {{tmp_1_fu_191_p4}, {1'd0}};

assign r_V_51_fu_670_p0 = sext_ln1117_fu_348_p1;

assign r_V_51_fu_670_p1 = sext_ln1118_31_fu_524_p1;

assign r_V_51_fu_670_p2 = ($signed(r_V_51_fu_670_p0) * $signed(r_V_51_fu_670_p1));

assign r_V_53_fu_683_p0 = sext_ln1118_31_fu_524_p1;

assign r_V_53_fu_683_p1 = sext_ln1118_31_fu_524_p1;

assign r_V_53_fu_683_p2 = ($signed(r_V_53_fu_683_p0) * $signed(r_V_53_fu_683_p1));

assign r_V_55_fu_227_p0 = sext_ln1117_1_fu_201_p1;

assign r_V_55_fu_227_p1 = r_V_fu_215_p3;

assign r_V_55_fu_227_p2 = ($signed(r_V_55_fu_227_p0) * $signed(r_V_55_fu_227_p1));

assign r_V_56_fu_249_p0 = sext_ln1116_1_fu_241_p1;

assign r_V_56_fu_249_p1 = tmp_2_fu_205_p4;

assign r_V_56_fu_249_p2 = ($signed(r_V_56_fu_249_p0) * $signed(r_V_56_fu_249_p1));

assign r_V_57_fu_374_p2 = ($signed(sext_ln1118_8_fu_370_p1) - $signed(sext_ln1118_6_fu_360_p1));

assign r_V_58_fu_295_p0 = sext_ln1117_1_fu_201_p1;

assign r_V_58_fu_295_p1 = r_V_4_fu_283_p3;

assign r_V_58_fu_295_p2 = ($signed(r_V_58_fu_295_p0) * $signed(r_V_58_fu_295_p1));

assign r_V_61_fu_1286_p0 = tmp_2_reg_1573_pp0_iter2_reg;

assign r_V_61_fu_1286_p1 = r_V_2_reg_1758;

assign r_V_61_fu_1286_p2 = ($signed(r_V_61_fu_1286_p0) * $signed(r_V_61_fu_1286_p1));

assign r_V_62_fu_1321_p2 = ($signed(sext_ln1118_12_fu_1280_p1) + $signed(sext_ln1118_15_fu_1317_p1));

assign r_V_63_fu_479_p2 = ($signed(sext_ln1118_6_fu_360_p1) + $signed(sext_ln1118_8_fu_370_p1));

assign r_V_64_fu_495_p0 = sext_ln1117_fu_348_p1;

assign r_V_64_fu_495_p1 = sext_ln1118_16_reg_1622;

assign r_V_64_fu_495_p2 = ($signed(r_V_64_fu_495_p0) * $signed(r_V_64_fu_495_p1));

assign r_V_65_fu_900_p2 = ($signed(sext_ln1118_30_fu_896_p1) - $signed(sext_ln1118_7_fu_699_p1));

assign r_V_67_fu_1012_p0 = sext_ln1118_31_reg_1723;

assign r_V_67_fu_1012_p1 = tmp_4_reg_1628_pp0_iter1_reg;

assign r_V_67_fu_1012_p2 = ($signed(r_V_67_fu_1012_p0) * $signed(r_V_67_fu_1012_p1));

assign r_V_68_fu_1039_p2 = ($signed(sext_ln1118_40_fu_1035_p1) - $signed(sext_ln1118_39_fu_1024_p1));

assign r_V_69_fu_546_p0 = p_Val2_24_reg_1596;

assign r_V_69_fu_546_p1 = r_V_46_fu_510_p3;

assign r_V_69_fu_546_p2 = ($signed(r_V_69_fu_546_p0) * $signed(r_V_69_fu_546_p1));

assign r_V_70_fu_587_p0 = tmp_2_reg_1573;

assign r_V_70_fu_587_p1 = sext_ln1116_6_fu_462_p1;

assign r_V_70_fu_587_p2 = ($signed(r_V_70_fu_587_p0) * $signed(r_V_70_fu_587_p1));

assign r_V_71_fu_611_p0 = sext_ln1118_16_reg_1622;

assign r_V_71_fu_611_p1 = sext_ln1118_31_fu_524_p1;

assign r_V_71_fu_611_p2 = ($signed(r_V_71_fu_611_p0) * $signed(r_V_71_fu_611_p1));

assign r_V_72_fu_714_p3 = {{tmp_1_reg_1559_pp0_iter1_reg}, {3'd0}};

assign r_V_73_fu_1017_p3 = {{tmp_5_reg_1639_pp0_iter1_reg}, {3'd0}};

assign r_V_74_fu_646_p2 = ($signed(sext_ln1118_28_fu_517_p1) - $signed(sext_ln1118_5_fu_357_p1));

assign r_V_75_fu_1183_p2 = ($signed(sext_ln1118_11_fu_721_p1) - $signed(sext_ln700_fu_702_p1));

assign r_V_fu_215_p3 = {{trunc_ln1117_fu_187_p1}, {1'd0}};

assign ret_V_10_fu_839_p2 = ($signed(ret_V_9_fu_822_p2) + $signed(sext_ln728_12_fu_835_p1));

assign ret_V_11_fu_860_p2 = ($signed(sext_ln703_6_fu_845_p1) + $signed(sext_ln728_14_fu_856_p1));

assign ret_V_12_fu_883_p2 = ($signed(ret_V_11_fu_860_p2) - $signed(sext_ln728_18_fu_879_p1));

assign ret_V_13_fu_920_p2 = ($signed(26'd39845888) + $signed(sub_ln1192_2_fu_914_p2));

assign ret_V_14_fu_1408_p2 = ($signed(21'd1769472) + $signed(add_ln1192_8_fu_1402_p2));

assign ret_V_16_fu_563_p2 = ($signed(sext_ln703_7_fu_552_p1) - $signed(rhs_V_22_fu_555_p3));

assign ret_V_17_fu_581_p2 = ($signed(ret_V_16_fu_563_p2) + $signed(sext_ln728_21_fu_577_p1));

assign ret_V_18_fu_605_p2 = ($signed(ret_V_17_fu_581_p2) - $signed(sext_ln728_22_fu_601_p1));

assign ret_V_19_fu_628_p2 = ($signed(ret_V_18_fu_605_p2) + $signed(sext_ln728_23_fu_624_p1));

assign ret_V_1_fu_391_p2 = ($signed(sext_ln703_fu_380_p1) + $signed(rhs_V_2_fu_383_p3));

assign ret_V_20_fu_1069_p2 = ($signed(sext_ln703_8_fu_1054_p1) + $signed(sext_ln728_25_fu_1065_p1));

assign ret_V_21_fu_1086_p2 = ($signed(ret_V_20_fu_1069_p2) + $signed(sext_ln728_26_fu_1082_p1));

assign ret_V_22_fu_1103_p2 = ($signed(ret_V_21_fu_1086_p2) - $signed(sext_ln728_27_fu_1099_p1));

assign ret_V_23_fu_1143_p2 = ($signed(21'd1605632) + $signed(sub_ln1192_9_fu_1137_p2));

assign ret_V_24_fu_634_p2 = ($signed(17'd0) - $signed(rhs_V_23_fu_569_p3));

assign ret_V_25_fu_640_p2 = ($signed(ret_V_24_fu_634_p2) - $signed(rhs_V_25_fu_616_p3));

assign ret_V_26_fu_664_p2 = ($signed(sext_ln703_9_fu_652_p1) + $signed(rhs_V_31_fu_656_p3));

assign ret_V_27_fu_1177_p2 = ($signed(lhs_V_fu_1159_p3) + $signed(sext_ln728_28_fu_1173_p1));

assign ret_V_28_fu_1205_p2 = ($signed(sext_ln703_10_fu_1189_p1) - $signed(sext_ln728_29_fu_1201_p1));

assign ret_V_29_fu_1222_p2 = ($signed(ret_V_28_fu_1205_p2) + $signed(sext_ln728_30_fu_1218_p1));

assign ret_V_30_fu_1245_p2 = ($signed(26'd53477376) + $signed(sub_ln1192_10_fu_1239_p2));

assign ret_V_3_fu_415_p2 = ($signed(grp_fu_1431_p3) + $signed(sext_ln728_3_fu_411_p1));

assign ret_V_5_fu_739_p2 = ($signed(sext_ln703_4_fu_725_p1) - $signed(sext_ln728_5_fu_735_p1));

assign ret_V_6_fu_1341_p2 = ($signed(21'd1376256) + $signed(sub_ln1192_fu_1335_p2));

assign ret_V_7_fu_784_p2 = ($signed(sext_ln728_9_fu_780_p1) - $signed(sext_ln728_8_fu_766_p1));

assign ret_V_8_fu_805_p2 = ($signed(sext_ln703_5_fu_790_p1) + $signed(sext_ln728_10_fu_801_p1));

assign ret_V_9_fu_822_p2 = ($signed(ret_V_8_fu_805_p2) - $signed(sext_ln728_11_fu_818_p1));

assign ret_V_fu_267_p2 = ($signed(sext_ln728_2_fu_263_p1) - $signed(rhs_V_fu_233_p3));

assign rhs_V_10_fu_794_p3 = {{mul_ln728_3_reg_1698}, {10'd0}};

assign rhs_V_11_fu_811_p3 = {{mul_ln728_4_reg_1703}, {5'd0}};

assign rhs_V_12_fu_828_p3 = {{mul_ln728_5_reg_1708}, {5'd0}};

assign rhs_V_13_fu_849_p3 = {{mul_ln728_6_reg_1713}, {10'd0}};

assign rhs_V_14_fu_872_p3 = {{mul_ln728_7_reg_1718}, {10'd0}};

assign rhs_V_15_fu_906_p3 = {{r_V_65_fu_900_p2}, {15'd0}};

assign rhs_V_17_fu_963_p3 = {{grp_fu_1526_p3}, {5'd0}};

assign rhs_V_18_fu_979_p3 = {{grp_fu_1535_p3}, {5'd0}};

assign rhs_V_19_fu_1358_p3 = {{mul_ln728_10_reg_1773}, {5'd0}};

assign rhs_V_1_fu_255_p3 = {{r_V_56_fu_249_p2}, {5'd0}};

assign rhs_V_20_fu_1374_p3 = {{r_V_67_reg_1778}, {5'd0}};

assign rhs_V_21_fu_1391_p3 = {{r_V_68_reg_1783}, {10'd0}};

assign rhs_V_22_fu_555_p3 = {{r_V_69_fu_546_p2}, {5'd0}};

assign rhs_V_23_fu_569_p3 = {{r_V_64_fu_495_p2}, {5'd0}};

assign rhs_V_24_fu_593_p3 = {{r_V_70_fu_587_p2}, {5'd0}};

assign rhs_V_25_fu_616_p3 = {{r_V_71_fu_611_p2}, {5'd0}};

assign rhs_V_26_fu_1057_p3 = {{mul_ln728_11_fu_1048_p2}, {5'd0}};

assign rhs_V_27_fu_1075_p3 = {{r_V_63_reg_1693}, {10'd0}};

assign rhs_V_28_fu_1092_p3 = {{tmp_1_reg_1559_pp0_iter1_reg}, {13'd0}};

assign rhs_V_29_fu_1109_p3 = {{tmp_5_reg_1639_pp0_iter1_reg}, {13'd0}};

assign rhs_V_2_fu_383_p3 = {{r_V_57_fu_374_p2}, {10'd0}};

assign rhs_V_30_fu_1126_p3 = {{tmp_4_reg_1628_pp0_iter1_reg}, {10'd0}};

assign rhs_V_31_fu_656_p3 = {{r_V_74_fu_646_p2}, {10'd0}};

assign rhs_V_32_fu_1166_p3 = {{mul_ln728_12_reg_1743}, {5'd0}};

assign rhs_V_33_fu_1193_p3 = {{r_V_75_fu_1183_p2}, {15'd0}};

assign rhs_V_34_fu_1211_p3 = {{mul_ln728_13_reg_1748}, {5'd0}};

assign rhs_V_35_fu_1228_p3 = {{grp_fu_1550_p3}, {10'd0}};

assign rhs_V_3_fu_404_p3 = {{r_V_58_reg_1616}, {5'd0}};

assign rhs_V_4_fu_728_p3 = {{grp_fu_1508_p3}, {5'd0}};

assign rhs_V_5_fu_1264_p3 = {{tmp_1_reg_1559_pp0_iter2_reg}, {14'd0}};

assign rhs_V_6_fu_1292_p3 = {{r_V_61_fu_1286_p2}, {5'd0}};

assign rhs_V_7_fu_1327_p3 = {{r_V_62_fu_1321_p2}, {10'd0}};

assign rhs_V_8_fu_759_p3 = {{mul_ln728_1_reg_1683}, {5'd0}};

assign rhs_V_9_fu_773_p3 = {{mul_ln728_2_reg_1688}, {5'd0}};

assign rhs_V_fu_233_p3 = {{r_V_55_fu_227_p2}, {5'd0}};

assign sext_ln1116_1_fu_241_p1 = trunc_ln1117_fu_187_p1;

assign sext_ln1116_6_fu_462_p1 = r_V_26_fu_451_p3;

assign sext_ln1117_1_fu_201_p1 = tmp_1_fu_191_p4;

assign sext_ln1117_fu_348_p1 = tmp_1_reg_1559;

assign sext_ln1118_11_fu_721_p1 = $signed(r_V_72_fu_714_p3);

assign sext_ln1118_12_fu_1280_p1 = tmp_2_reg_1573_pp0_iter2_reg;

assign sext_ln1118_15_fu_1317_p1 = $signed(shl_ln1118_5_fu_1310_p3);

assign sext_ln1118_16_fu_301_p1 = p_Val2_24_fu_273_p4;

assign sext_ln1118_19_fu_431_p1 = p_Val2_24_reg_1596;

assign sext_ln1118_25_fu_500_p1 = r_V_64_fu_495_p2;

assign sext_ln1118_28_fu_517_p1 = r_V_46_fu_510_p3;

assign sext_ln1118_30_fu_896_p1 = $signed(shl_ln1118_6_fu_889_p3);

assign sext_ln1118_31_fu_524_p1 = tmp_5_reg_1639;

assign sext_ln1118_35_fu_960_p1 = tmp_5_reg_1639_pp0_iter1_reg;

assign sext_ln1118_39_fu_1024_p1 = $signed(r_V_73_fu_1017_p3);

assign sext_ln1118_40_fu_1035_p1 = $signed(shl_ln1118_9_fu_1028_p3);

assign sext_ln1118_44_fu_680_p1 = tmp_5_reg_1639;

assign sext_ln1118_4_fu_245_p1 = tmp_2_fu_205_p4;

assign sext_ln1118_5_fu_357_p1 = p_Val2_24_reg_1596;

assign sext_ln1118_6_fu_360_p1 = p_Val2_24_reg_1596;

assign sext_ln1118_7_fu_699_p1 = r_V_20_reg_1663;

assign sext_ln1118_8_fu_370_p1 = r_V_20_fu_363_p3;

assign sext_ln1192_10_fu_1116_p1 = $signed(rhs_V_29_fu_1109_p3);

assign sext_ln1192_11_fu_1133_p1 = $signed(rhs_V_30_fu_1126_p3);

assign sext_ln1192_12_fu_1235_p1 = $signed(rhs_V_35_fu_1228_p3);

assign sext_ln1192_1_fu_1300_p1 = $signed(rhs_V_6_fu_1292_p3);

assign sext_ln1192_3_fu_970_p1 = $signed(rhs_V_17_fu_963_p3);

assign sext_ln1192_4_fu_986_p1 = $signed(rhs_V_18_fu_979_p3);

assign sext_ln1192_5_fu_1365_p1 = $signed(rhs_V_19_fu_1358_p3);

assign sext_ln1192_6_fu_1381_p1 = $signed(rhs_V_20_fu_1374_p3);

assign sext_ln1192_7_fu_1398_p1 = $signed(rhs_V_21_fu_1391_p3);

assign sext_ln1192_fu_1271_p1 = $signed(rhs_V_5_fu_1264_p3);

assign sext_ln700_fu_702_p1 = tmp_1_reg_1559_pp0_iter1_reg;

assign sext_ln703_10_fu_1189_p1 = $signed(ret_V_27_fu_1177_p2);

assign sext_ln703_4_fu_725_p1 = grp_fu_1500_p3;

assign sext_ln703_5_fu_790_p1 = $signed(ret_V_7_fu_784_p2);

assign sext_ln703_6_fu_845_p1 = $signed(ret_V_10_fu_839_p2);

assign sext_ln703_7_fu_552_p1 = grp_fu_1480_p3;

assign sext_ln703_8_fu_1054_p1 = $signed(ret_V_19_reg_1733);

assign sext_ln703_9_fu_652_p1 = $signed(ret_V_25_fu_640_p2);

assign sext_ln703_fu_380_p1 = $signed(ret_V_reg_1591);

assign sext_ln728_10_fu_801_p1 = $signed(rhs_V_10_fu_794_p3);

assign sext_ln728_11_fu_818_p1 = $signed(rhs_V_11_fu_811_p3);

assign sext_ln728_12_fu_835_p1 = $signed(rhs_V_12_fu_828_p3);

assign sext_ln728_14_fu_856_p1 = $signed(rhs_V_13_fu_849_p3);

assign sext_ln728_18_fu_879_p1 = $signed(rhs_V_14_fu_872_p3);

assign sext_ln728_19_fu_936_p1 = tmp_5_reg_1639_pp0_iter1_reg;

assign sext_ln728_21_fu_577_p1 = rhs_V_23_fu_569_p3;

assign sext_ln728_22_fu_601_p1 = $signed(rhs_V_24_fu_593_p3);

assign sext_ln728_23_fu_624_p1 = rhs_V_25_fu_616_p3;

assign sext_ln728_25_fu_1065_p1 = $signed(rhs_V_26_fu_1057_p3);

assign sext_ln728_26_fu_1082_p1 = $signed(rhs_V_27_fu_1075_p3);

assign sext_ln728_27_fu_1099_p1 = $signed(rhs_V_28_fu_1092_p3);

assign sext_ln728_28_fu_1173_p1 = $signed(rhs_V_32_fu_1166_p3);

assign sext_ln728_29_fu_1201_p1 = $signed(rhs_V_33_fu_1193_p3);

assign sext_ln728_2_fu_263_p1 = $signed(rhs_V_1_fu_255_p3);

assign sext_ln728_30_fu_1218_p1 = $signed(rhs_V_34_fu_1211_p3);

assign sext_ln728_3_fu_411_p1 = $signed(rhs_V_3_fu_404_p3);

assign sext_ln728_5_fu_735_p1 = $signed(rhs_V_4_fu_728_p3);

assign sext_ln728_8_fu_766_p1 = $signed(rhs_V_8_fu_759_p3);

assign sext_ln728_9_fu_780_p1 = $signed(rhs_V_9_fu_773_p3);

assign shl_ln1118_5_fu_1310_p3 = {{tmp_2_reg_1573_pp0_iter2_reg}, {4'd0}};

assign shl_ln1118_6_fu_889_p3 = {{p_Val2_24_reg_1596_pp0_iter1_reg}, {4'd0}};

assign shl_ln1118_7_fu_949_p3 = {{tmp_1_reg_1559_pp0_iter1_reg}, {2'd0}};

assign shl_ln1118_9_fu_1028_p3 = {{tmp_5_reg_1639_pp0_iter1_reg}, {1'd0}};

assign sub_ln1192_10_fu_1239_p2 = ($signed(ret_V_29_fu_1222_p2) - $signed(sext_ln1192_12_fu_1235_p1));

assign sub_ln1192_2_fu_914_p2 = (ret_V_12_fu_883_p2 - rhs_V_15_fu_906_p3);

assign sub_ln1192_4_fu_974_p2 = ($signed(grp_fu_1517_p3) - $signed(sext_ln1192_3_fu_970_p1));

assign sub_ln1192_5_fu_1369_p2 = ($signed(add_ln1192_7_reg_1768) - $signed(sext_ln1192_5_fu_1365_p1));

assign sub_ln1192_6_fu_1385_p2 = ($signed(sub_ln1192_5_fu_1369_p2) - $signed(sext_ln1192_6_fu_1381_p1));

assign sub_ln1192_8_fu_1120_p2 = ($signed(ret_V_22_fu_1103_p2) - $signed(sext_ln1192_10_fu_1116_p1));

assign sub_ln1192_9_fu_1137_p2 = ($signed(sub_ln1192_8_fu_1120_p2) - $signed(sext_ln1192_11_fu_1133_p1));

assign sub_ln1192_fu_1335_p2 = (add_ln1192_1_fu_1304_p2 - rhs_V_7_fu_1327_p3);

assign tmp_1_fu_191_p4 = {{x_V_in_sig[95:90]}};

assign tmp_2_fu_205_p4 = {{x_V_in_sig[17:12]}};

assign trunc_ln1117_fu_187_p1 = x_V_in_sig[5:0];

assign y_0_V = {{ret_V_6_fu_1341_p2[20:15]}};

assign y_1_V = trunc_ln708_1_reg_1763;

assign y_2_V = {{ret_V_14_fu_1408_p2[20:15]}};

assign y_3_V = trunc_ln708_3_reg_1788;

assign y_4_V = trunc_ln708_4_reg_1793;

always @ (posedge ap_clk) begin
    ret_V_reg_1591[4:0] <= 5'b00000;
    r_V_4_reg_1611[0] <= 1'b0;
    r_V_4_reg_1611_pp0_iter1_reg[0] <= 1'b0;
    r_V_58_reg_1616[0] <= 1'b0;
    r_V_20_reg_1663[1:0] <= 2'b00;
    r_V_38_reg_1728[0] <= 1'b0;
    ret_V_26_reg_1738[4:0] <= 5'b00000;
    r_V_2_reg_1758[1:0] <= 2'b00;
    r_V_68_reg_1783[0] <= 1'b0;
end

endmodule //myproject
