//
// Milkyway Hierarchical Verilog Dump:
// Generated on 05/16/2023 at 23:07:53
// Design Generated by Consolidated Verilog Reader
// File produced by Consolidated Verilog Writer
// Library Name :design_lib
// Cell Name    :fsm
// Hierarchy delimiter:'/'
// Write Command : write_verilog ./results/fsm.apr.v -pg -unconnected_ports -no_core_filler_cells -diode_ports  
//   -supply_statement "none"
//


module fsm (Status , Output2 , Output1 , B , A , Clock , Reset );
output [2:0] Status ;
output Output2 ;
output Output1 ;
input  B ;
input  A ;
input  Clock ;
input  Reset ;


wire [2:0] ps ;

DFF_X1 Status_reg_0_ (.D ( N60 ) , .CK ( Clock ) , .Q ( Status[0] ) 
    , .QN ( SYNOPSYS_UNCONNECTED_0 ) , .VDD ( VDD ) , .VSS ( VSS ) ) ;
DFF_X1 Output2_reg (.D ( N63 ) , .CK ( Clock ) , .Q ( Output2 ) 
    , .QN ( SYNOPSYS_UNCONNECTED_1 ) , .VDD ( VDD ) , .VSS ( VSS ) ) ;
DFF_X1 ps_reg_2_ (.D ( n3 ) , .CK ( Clock ) , .Q ( ps[2] ) 
    , .QN ( SYNOPSYS_UNCONNECTED_2 ) , .VDD ( VDD ) , .VSS ( VSS ) ) ;
DFF_X1 ps_reg_0_ (.D ( n5 ) , .CK ( Clock ) , .Q ( ps[0] ) , .QN ( n50 ) 
    , .VDD ( VDD ) , .VSS ( VSS ) ) ;
WELLTAP_X1 \tapfiller!WELLTAP!WELLTAP_X1!0 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
WELLTAP_X1 \tapfiller!WELLTAP!WELLTAP_X1!1 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
WELLTAP_X1 \tapfiller!WELLTAP!WELLTAP_X1!2 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
WELLTAP_X1 \tapfiller!WELLTAP!WELLTAP_X1!3 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
NOR2_X1 U41 (.A1 ( ps[2] ) , .A2 ( Reset ) , .ZN ( n34 ) , .VDD ( VDD ) 
    , .VSS ( VSS ) ) ;
AOI21_X1 U40 (.A ( Status[1] ) , .B1 ( B ) , .B2 ( A ) , .ZN ( n29 ) 
    , .VDD ( VDD ) , .VSS ( VSS ) ) ;
INV_X1 U39 (.A ( n28 ) , .ZN ( n31 ) , .VDD ( VDD ) , .VSS ( VSS ) ) ;
OAI21_X1 U38 (.A ( n26 ) , .B1 ( A ) , .B2 ( n27 ) , .ZN ( n28 ) , .VDD ( VDD ) 
    , .VSS ( VSS ) ) ;
AOI21_X1 U37 (.A ( n49 ) , .B1 ( A ) , .B2 ( n27 ) , .ZN ( n26 ) , .VDD ( VDD ) 
    , .VSS ( VSS ) ) ;
NAND2_X1 U36 (.A1 ( ps[0] ) , .A2 ( B ) , .ZN ( n27 ) , .VDD ( VDD ) 
    , .VSS ( VSS ) ) ;
DFF_X1 Status_reg_1_ (.D ( N61 ) , .CK ( Clock ) , .Q ( Status[1] ) 
    , .QN ( n49 ) , .VDD ( VDD ) , .VSS ( VSS ) ) ;
DFF_X1 Output1_reg (.D ( N62 ) , .CK ( Clock ) , .Q ( Output1 ) 
    , .QN ( SYNOPSYS_UNCONNECTED_3 ) , .VDD ( VDD ) , .VSS ( VSS ) ) ;
NAND2_X1 U49 (.A1 ( ps[0] ) , .A2 ( n34 ) , .ZN ( n38 ) , .VDD ( VDD ) 
    , .VSS ( VSS ) ) ;
OR2_X1 U48 (.A1 ( n45 ) , .A2 ( B ) , .ZN ( n42 ) , .VDD ( VDD ) , .VSS ( VSS ) ) ;
INV_X1 U47 (.A ( A ) , .ZN ( n45 ) , .VDD ( VDD ) , .VSS ( VSS ) ) ;
MUX2_X1 U46 (.A ( n33 ) , .B ( n32 ) , .S ( n50 ) , .Z ( n5 ) , .VDD ( VDD ) 
    , .VSS ( VSS ) ) ;
NOR2_X1 U45 (.A1 ( n31 ) , .A2 ( n40 ) , .ZN ( n32 ) , .VDD ( VDD ) 
    , .VSS ( VSS ) ) ;
INV_X1 U44 (.A ( n34 ) , .ZN ( n40 ) , .VDD ( VDD ) , .VSS ( VSS ) ) ;
INV_X1 U43 (.A ( n30 ) , .ZN ( n33 ) , .VDD ( VDD ) , .VSS ( VSS ) ) ;
OAI21_X1 U42 (.A ( n34 ) , .B1 ( n31 ) , .B2 ( n29 ) , .ZN ( n30 ) , .VDD ( VDD ) 
    , .VSS ( VSS ) ) ;
NAND3_X1 U57 (.A1 ( A ) , .A2 ( B ) , .A3 ( n39 ) , .ZN ( n47 ) , .VDD ( VDD ) 
    , .VSS ( VSS ) ) ;
NOR2_X1 U56 (.A1 ( Status[1] ) , .A2 ( n38 ) , .ZN ( n39 ) , .VDD ( VDD ) 
    , .VSS ( VSS ) ) ;
NAND2_X1 U55 (.A1 ( n50 ) , .A2 ( n44 ) , .ZN ( n48 ) , .VDD ( VDD ) 
    , .VSS ( VSS ) ) ;
NOR2_X1 U54 (.A1 ( n49 ) , .A2 ( n40 ) , .ZN ( n44 ) , .VDD ( VDD ) 
    , .VSS ( VSS ) ) ;
MUX2_X1 U53 (.A ( n37 ) , .B ( n36 ) , .S ( n49 ) , .Z ( n3 ) , .VDD ( VDD ) 
    , .VSS ( VSS ) ) ;
AND3_X1 U52 (.A1 ( ps[2] ) , .A2 ( n50 ) , .A3 ( n35 ) , .ZN ( n36 ) 
    , .VDD ( VDD ) , .VSS ( VSS ) ) ;
INV_X1 U51 (.A ( Reset ) , .ZN ( n35 ) , .VDD ( VDD ) , .VSS ( VSS ) ) ;
NOR2_X1 U50 (.A1 ( n42 ) , .A2 ( n38 ) , .ZN ( n37 ) , .VDD ( VDD ) 
    , .VSS ( VSS ) ) ;
INV_X1 U34 (.A ( \LOGIC1_X1!U0_net ) , .ZN ( Status[2] ) , .VDD ( VDD ) 
    , .VSS ( VSS ) ) ;
NAND3_X1 U64 (.A1 ( n48 ) , .A2 ( n47 ) , .A3 ( n46 ) , .ZN ( N61 ) 
    , .VDD ( VDD ) , .VSS ( VSS ) ) ;
OAI22_X1 U63 (.A1 ( n50 ) , .A2 ( n46 ) , .B1 ( n45 ) , .B2 ( n48 ) , .ZN ( N60 ) 
    , .VDD ( VDD ) , .VSS ( VSS ) ) ;
NAND3_X1 U62 (.A1 ( n44 ) , .A2 ( n43 ) , .A3 ( n42 ) , .ZN ( n46 ) 
    , .VDD ( VDD ) , .VSS ( VSS ) ) ;
NAND2_X1 U61 (.A1 ( B ) , .A2 ( n45 ) , .ZN ( n43 ) , .VDD ( VDD ) , .VSS ( VSS ) ) ;
AOI21_X1 U60 (.A ( n40 ) , .B1 ( Status[1] ) , .B2 ( n41 ) , .ZN ( N62 ) 
    , .VDD ( VDD ) , .VSS ( VSS ) ) ;
NAND2_X1 U59 (.A1 ( n50 ) , .A2 ( n45 ) , .ZN ( n41 ) , .VDD ( VDD ) 
    , .VSS ( VSS ) ) ;
OAI21_X1 U58 (.A ( n47 ) , .B1 ( A ) , .B2 ( n48 ) , .ZN ( N63 ) , .VDD ( VDD ) 
    , .VSS ( VSS ) ) ;
WELLTAP_X1 \tapfiller!WELLTAP!WELLTAP_X1!4 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
LOGIC1_X1 \LOGIC1_X1!U0 (.Z ( \LOGIC1_X1!U0_net ) , .VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X32 \xofiller!FILLCELL_X32!1 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X32 \xofiller!FILLCELL_X32!2 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X16 \xofiller!FILLCELL_X16!1 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X16 \xofiller!FILLCELL_X16!2 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X16 \xofiller!FILLCELL_X16!3 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X16 \xofiller!FILLCELL_X16!4 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X16 \xofiller!FILLCELL_X16!5 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X8 \xofiller!FILLCELL_X8!1 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X8 \xofiller!FILLCELL_X8!2 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X8 \xofiller!FILLCELL_X8!3 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X8 \xofiller!FILLCELL_X8!4 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X8 \xofiller!FILLCELL_X8!5 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X8 \xofiller!FILLCELL_X8!6 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X8 \xofiller!FILLCELL_X8!7 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X8 \xofiller!FILLCELL_X8!8 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X8 \xofiller!FILLCELL_X8!9 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X8 \xofiller!FILLCELL_X8!10 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X8 \xofiller!FILLCELL_X8!11 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X8 \xofiller!FILLCELL_X8!12 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X8 \xofiller!FILLCELL_X8!13 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X4 \xofiller!FILLCELL_X4!1 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X4 \xofiller!FILLCELL_X4!2 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X4 \xofiller!FILLCELL_X4!3 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X4 \xofiller!FILLCELL_X4!4 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X4 \xofiller!FILLCELL_X4!5 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X4 \xofiller!FILLCELL_X4!6 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X4 \xofiller!FILLCELL_X4!7 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X4 \xofiller!FILLCELL_X4!8 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X4 \xofiller!FILLCELL_X4!9 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X4 \xofiller!FILLCELL_X4!10 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X4 \xofiller!FILLCELL_X4!11 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X4 \xofiller!FILLCELL_X4!12 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X4 \xofiller!FILLCELL_X4!13 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X4 \xofiller!FILLCELL_X4!14 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X4 \xofiller!FILLCELL_X4!15 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X4 \xofiller!FILLCELL_X4!16 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X4 \xofiller!FILLCELL_X4!17 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X2 \xofiller!FILLCELL_X2!1 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X2 \xofiller!FILLCELL_X2!2 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X2 \xofiller!FILLCELL_X2!3 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X2 \xofiller!FILLCELL_X2!4 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X2 \xofiller!FILLCELL_X2!5 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X2 \xofiller!FILLCELL_X2!6 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X2 \xofiller!FILLCELL_X2!7 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X2 \xofiller!FILLCELL_X2!8 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X2 \xofiller!FILLCELL_X2!9 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X2 \xofiller!FILLCELL_X2!10 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X2 \xofiller!FILLCELL_X2!11 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X2 \xofiller!FILLCELL_X2!12 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X2 \xofiller!FILLCELL_X2!13 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X2 \xofiller!FILLCELL_X2!14 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X2 \xofiller!FILLCELL_X2!15 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X2 \xofiller!FILLCELL_X2!16 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X2 \xofiller!FILLCELL_X2!17 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X2 \xofiller!FILLCELL_X2!18 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X2 \xofiller!FILLCELL_X2!19 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X2 \xofiller!FILLCELL_X2!20 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X2 \xofiller!FILLCELL_X2!21 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X2 \xofiller!FILLCELL_X2!22 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X2 \xofiller!FILLCELL_X2!23 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X2 \xofiller!FILLCELL_X2!24 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X2 \xofiller!FILLCELL_X2!25 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X2 \xofiller!FILLCELL_X2!26 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X2 \xofiller!FILLCELL_X2!27 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X2 \xofiller!FILLCELL_X2!28 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X2 \xofiller!FILLCELL_X2!29 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X2 \xofiller!FILLCELL_X2!30 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X2 \xofiller!FILLCELL_X2!31 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X2 \xofiller!FILLCELL_X2!32 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X2 \xofiller!FILLCELL_X2!33 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X2 \xofiller!FILLCELL_X2!34 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X2 \xofiller!FILLCELL_X2!35 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X2 \xofiller!FILLCELL_X2!36 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X2 \xofiller!FILLCELL_X2!37 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X2 \xofiller!FILLCELL_X2!38 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X2 \xofiller!FILLCELL_X2!39 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X2 \xofiller!FILLCELL_X2!40 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X2 \xofiller!FILLCELL_X2!41 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X2 \xofiller!FILLCELL_X2!42 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X2 \xofiller!FILLCELL_X2!43 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X2 \xofiller!FILLCELL_X2!44 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X2 \xofiller!FILLCELL_X2!45 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X2 \xofiller!FILLCELL_X2!46 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X2 \xofiller!FILLCELL_X2!47 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
FILLCELL_X2 \xofiller!FILLCELL_X2!48 (.VDD ( VDD ) , .VSS ( VSS ) ) ;
endmodule


