
module regn(R, Rin, Clock, Q);
parameter n = 16;
	(
		input  wire [n-1:0] R,
		input  wire 		  Rin,
		input  wire 		  Clock,
		
		output reg  [n-1:0] Q
	);
always @(posedge Clock)
if (Rin)
Q <= R;
endmodule