// Seed: 1351466283
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_12;
  reg  id_13;
  always @(posedge 1) wait (1) id_13 <= 1;
  wire id_14, id_15, id_16;
  genvar id_17;
endmodule
module module_1 ();
  logic [7:0] id_1, id_2;
  wire id_3;
  always if (1'b0 == 1);
  module_0(
      id_3, id_3, id_3, id_3, id_3, id_3, id_3, id_3, id_3, id_3, id_3
  );
  assign id_1 = ~1;
  assign id_1[1] = id_2;
endmodule
