module check(Din,Flag);
input [7:0]Din;
output [7:1]Flag;
always @ (Din)
	begin
		for (i=1;i<=6;i=i+1)
			if (Din[i]=Din[0]) Flag[i]=0;
			else Flag=1;
	end
endmodule
