{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1497902053304 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1497902053305 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 19 15:54:13 2017 " "Processing started: Mon Jun 19 15:54:13 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1497902053305 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902053305 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Energy_Channel_Sensing -c Energy_Channel_Sensing " "Command: quartus_map --read_settings_files=on --write_settings_files=off Energy_Channel_Sensing -c Energy_Channel_Sensing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902053305 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1497902053545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/wsrg/verilog/research-ayush/source/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/wsrg/verilog/research-ayush/source/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../source/counter.v" "" { Text "/home/wsrg/verilog/research-ayush/source/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497902061438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/wsrg/verilog/research-ayush/source/comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/wsrg/verilog/research-ayush/source/comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "../source/comparator.v" "" { Text "/home/wsrg/verilog/research-ayush/source/comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497902061438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/wsrg/verilog/research-ayush/source/square_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/wsrg/verilog/research-ayush/source/square_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 square_adder " "Found entity 1: square_adder" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497902061439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Energy_Channel_Sensing.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Energy_Channel_Sensing.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Energy_Channel_Sensing " "Found entity 1: Energy_Channel_Sensing" {  } { { "Energy_Channel_Sensing.bdf" "" { Schematic "/home/wsrg/verilog/research-ayush/quartus/Energy_Channel_Sensing.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497902061439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "clk_gen.v" "" { Text "/home/wsrg/verilog/research-ayush/quartus/clk_gen.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497902061440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_gen/clk_gen_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_gen/clk_gen_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen_0002 " "Found entity 1: clk_gen_0002" {  } { { "clk_gen/clk_gen_0002.v" "" { Text "/home/wsrg/verilog/research-ayush/quartus/clk_gen/clk_gen_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497902061440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061440 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Energy_Channel_Sensing " "Elaborating entity \"Energy_Channel_Sensing\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1497902061478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_adder square_adder:signal " "Elaborating entity \"square_adder\" for hierarchy \"square_adder:signal\"" {  } { { "Energy_Channel_Sensing.bdf" "signal" { Schematic "/home/wsrg/verilog/research-ayush/quartus/Energy_Channel_Sensing.bdf" { { 80 248 488 192 "signal" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497902061479 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_real square_adder.v(32) " "Verilog HDL Always Construct warning at square_adder.v(32): inferring latch(es) for variable \"temp_real\", which holds its previous value in one or more paths through the always construct" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1497902061480 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_imag square_adder.v(32) " "Verilog HDL Always Construct warning at square_adder.v(32): inferring latch(es) for variable \"temp_imag\", which holds its previous value in one or more paths through the always construct" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1497902061480 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "total square_adder.v(32) " "Verilog HDL Always Construct warning at square_adder.v(32): inferring latch(es) for variable \"total\", which holds its previous value in one or more paths through the always construct" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1497902061480 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "complete square_adder.v(32) " "Verilog HDL Always Construct warning at square_adder.v(32): inferring latch(es) for variable \"complete\", which holds its previous value in one or more paths through the always construct" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1497902061480 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "signal_out square_adder.v(32) " "Verilog HDL Always Construct warning at square_adder.v(32): inferring latch(es) for variable \"signal_out\", which holds its previous value in one or more paths through the always construct" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1497902061480 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "standby square_adder.v(14) " "Output port \"standby\" at square_adder.v(14) has no driver" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1497902061480 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[0\] square_adder.v(32) " "Inferred latch for \"signal_out\[0\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061480 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[1\] square_adder.v(32) " "Inferred latch for \"signal_out\[1\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061480 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[2\] square_adder.v(32) " "Inferred latch for \"signal_out\[2\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061480 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[3\] square_adder.v(32) " "Inferred latch for \"signal_out\[3\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061480 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[4\] square_adder.v(32) " "Inferred latch for \"signal_out\[4\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061480 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[5\] square_adder.v(32) " "Inferred latch for \"signal_out\[5\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061480 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[6\] square_adder.v(32) " "Inferred latch for \"signal_out\[6\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061480 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[7\] square_adder.v(32) " "Inferred latch for \"signal_out\[7\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061480 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[8\] square_adder.v(32) " "Inferred latch for \"signal_out\[8\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061480 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[9\] square_adder.v(32) " "Inferred latch for \"signal_out\[9\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061480 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[10\] square_adder.v(32) " "Inferred latch for \"signal_out\[10\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061480 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[11\] square_adder.v(32) " "Inferred latch for \"signal_out\[11\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061480 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[12\] square_adder.v(32) " "Inferred latch for \"signal_out\[12\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061480 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[13\] square_adder.v(32) " "Inferred latch for \"signal_out\[13\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061480 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[14\] square_adder.v(32) " "Inferred latch for \"signal_out\[14\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061480 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[15\] square_adder.v(32) " "Inferred latch for \"signal_out\[15\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061480 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[16\] square_adder.v(32) " "Inferred latch for \"signal_out\[16\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061480 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[17\] square_adder.v(32) " "Inferred latch for \"signal_out\[17\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061480 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[18\] square_adder.v(32) " "Inferred latch for \"signal_out\[18\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[19\] square_adder.v(32) " "Inferred latch for \"signal_out\[19\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[20\] square_adder.v(32) " "Inferred latch for \"signal_out\[20\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[21\] square_adder.v(32) " "Inferred latch for \"signal_out\[21\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[22\] square_adder.v(32) " "Inferred latch for \"signal_out\[22\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[23\] square_adder.v(32) " "Inferred latch for \"signal_out\[23\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[24\] square_adder.v(32) " "Inferred latch for \"signal_out\[24\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[25\] square_adder.v(32) " "Inferred latch for \"signal_out\[25\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[26\] square_adder.v(32) " "Inferred latch for \"signal_out\[26\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[27\] square_adder.v(32) " "Inferred latch for \"signal_out\[27\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[28\] square_adder.v(32) " "Inferred latch for \"signal_out\[28\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[29\] square_adder.v(32) " "Inferred latch for \"signal_out\[29\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "complete square_adder.v(32) " "Inferred latch for \"complete\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[0\] square_adder.v(32) " "Inferred latch for \"total\[0\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[1\] square_adder.v(32) " "Inferred latch for \"total\[1\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[2\] square_adder.v(32) " "Inferred latch for \"total\[2\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[3\] square_adder.v(32) " "Inferred latch for \"total\[3\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[4\] square_adder.v(32) " "Inferred latch for \"total\[4\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[5\] square_adder.v(32) " "Inferred latch for \"total\[5\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[6\] square_adder.v(32) " "Inferred latch for \"total\[6\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[7\] square_adder.v(32) " "Inferred latch for \"total\[7\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[8\] square_adder.v(32) " "Inferred latch for \"total\[8\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[9\] square_adder.v(32) " "Inferred latch for \"total\[9\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[10\] square_adder.v(32) " "Inferred latch for \"total\[10\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[11\] square_adder.v(32) " "Inferred latch for \"total\[11\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[12\] square_adder.v(32) " "Inferred latch for \"total\[12\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[13\] square_adder.v(32) " "Inferred latch for \"total\[13\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[14\] square_adder.v(32) " "Inferred latch for \"total\[14\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[15\] square_adder.v(32) " "Inferred latch for \"total\[15\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[16\] square_adder.v(32) " "Inferred latch for \"total\[16\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[17\] square_adder.v(32) " "Inferred latch for \"total\[17\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[18\] square_adder.v(32) " "Inferred latch for \"total\[18\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[19\] square_adder.v(32) " "Inferred latch for \"total\[19\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[20\] square_adder.v(32) " "Inferred latch for \"total\[20\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[21\] square_adder.v(32) " "Inferred latch for \"total\[21\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[22\] square_adder.v(32) " "Inferred latch for \"total\[22\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[23\] square_adder.v(32) " "Inferred latch for \"total\[23\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[24\] square_adder.v(32) " "Inferred latch for \"total\[24\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[25\] square_adder.v(32) " "Inferred latch for \"total\[25\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[26\] square_adder.v(32) " "Inferred latch for \"total\[26\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[27\] square_adder.v(32) " "Inferred latch for \"total\[27\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[28\] square_adder.v(32) " "Inferred latch for \"total\[28\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[29\] square_adder.v(32) " "Inferred latch for \"total\[29\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_imag\[0\] square_adder.v(32) " "Inferred latch for \"temp_imag\[0\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_imag\[1\] square_adder.v(32) " "Inferred latch for \"temp_imag\[1\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_imag\[2\] square_adder.v(32) " "Inferred latch for \"temp_imag\[2\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_imag\[3\] square_adder.v(32) " "Inferred latch for \"temp_imag\[3\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_imag\[4\] square_adder.v(32) " "Inferred latch for \"temp_imag\[4\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_imag\[5\] square_adder.v(32) " "Inferred latch for \"temp_imag\[5\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_imag\[6\] square_adder.v(32) " "Inferred latch for \"temp_imag\[6\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_imag\[7\] square_adder.v(32) " "Inferred latch for \"temp_imag\[7\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061482 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_imag\[8\] square_adder.v(32) " "Inferred latch for \"temp_imag\[8\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061482 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_real\[0\] square_adder.v(32) " "Inferred latch for \"temp_real\[0\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061482 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_real\[1\] square_adder.v(32) " "Inferred latch for \"temp_real\[1\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061482 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_real\[2\] square_adder.v(32) " "Inferred latch for \"temp_real\[2\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061482 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_real\[3\] square_adder.v(32) " "Inferred latch for \"temp_real\[3\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061482 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_real\[4\] square_adder.v(32) " "Inferred latch for \"temp_real\[4\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061482 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_real\[5\] square_adder.v(32) " "Inferred latch for \"temp_real\[5\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061482 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_real\[6\] square_adder.v(32) " "Inferred latch for \"temp_real\[6\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061482 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_real\[7\] square_adder.v(32) " "Inferred latch for \"temp_real\[7\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061482 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_real\[8\] square_adder.v(32) " "Inferred latch for \"temp_real\[8\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061482 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst " "Elaborating entity \"counter\" for hierarchy \"counter:inst\"" {  } { { "Energy_Channel_Sensing.bdf" "inst" { Schematic "/home/wsrg/verilog/research-ayush/quartus/Energy_Channel_Sensing.bdf" { { 80 -104 64 192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497902061482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen clk_gen:inst7 " "Elaborating entity \"clk_gen\" for hierarchy \"clk_gen:inst7\"" {  } { { "Energy_Channel_Sensing.bdf" "inst7" { Schematic "/home/wsrg/verilog/research-ayush/quartus/Energy_Channel_Sensing.bdf" { { 296 -112 48 440 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497902061483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen_0002 clk_gen:inst7\|clk_gen_0002:clk_gen_inst " "Elaborating entity \"clk_gen_0002\" for hierarchy \"clk_gen:inst7\|clk_gen_0002:clk_gen_inst\"" {  } { { "clk_gen.v" "clk_gen_inst" { Text "/home/wsrg/verilog/research-ayush/quartus/clk_gen.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497902061484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll clk_gen:inst7\|clk_gen_0002:clk_gen_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"clk_gen:inst7\|clk_gen_0002:clk_gen_inst\|altera_pll:altera_pll_i\"" {  } { { "clk_gen/clk_gen_0002.v" "altera_pll_i" { Text "/home/wsrg/verilog/research-ayush/quartus/clk_gen/clk_gen_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497902061497 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1497902061499 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk_gen:inst7\|clk_gen_0002:clk_gen_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"clk_gen:inst7\|clk_gen_0002:clk_gen_inst\|altera_pll:altera_pll_i\"" {  } { { "clk_gen/clk_gen_0002.v" "" { Text "/home/wsrg/verilog/research-ayush/quartus/clk_gen/clk_gen_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497902061499 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk_gen:inst7\|clk_gen_0002:clk_gen_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"clk_gen:inst7\|clk_gen_0002:clk_gen_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 5.000000 MHz " "Parameter \"output_clock_frequency0\" = \"5.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""}  } { { "clk_gen/clk_gen_0002.v" "" { Text "/home/wsrg/verilog/research-ayush/quartus/clk_gen/clk_gen_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1497902061499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:inst2 " "Elaborating entity \"comparator\" for hierarchy \"comparator:inst2\"" {  } { { "Energy_Channel_Sensing.bdf" "inst2" { Schematic "/home/wsrg/verilog/research-ayush/quartus/Energy_Channel_Sensing.bdf" { { 152 640 816 264 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497902061501 ""}
{ "Warning" "WSGN_SEARCH_FILE" "constant.v 1 1 " "Using design file constant.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 constant " "Found entity 1: constant" {  } { { "constant.v" "" { Text "/home/wsrg/verilog/research-ayush/quartus/constant.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497902061503 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1497902061503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant constant:inst6 " "Elaborating entity \"constant\" for hierarchy \"constant:inst6\"" {  } { { "Energy_Channel_Sensing.bdf" "inst6" { Schematic "/home/wsrg/verilog/research-ayush/quartus/Energy_Channel_Sensing.bdf" { { 192 -264 -152 240 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497902061503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant constant:inst6\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"constant:inst6\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "constant.v" "LPM_CONSTANT_component" { Text "/home/wsrg/verilog/research-ayush/quartus/constant.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497902061511 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "constant:inst6\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"constant:inst6\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "constant.v" "" { Text "/home/wsrg/verilog/research-ayush/quartus/constant.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497902061511 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "constant:inst6\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"constant:inst6\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 100 " "Parameter \"lpm_cvalue\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061511 ""}  } { { "constant.v" "" { Text "/home/wsrg/verilog/research-ayush/quartus/constant.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1497902061511 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "square_adder:Noise\|temp_imag\[1\] square_adder:signal\|temp_imag\[1\] " "Duplicate LATCH primitive \"square_adder:Noise\|temp_imag\[1\]\" merged with LATCH primitive \"square_adder:signal\|temp_imag\[1\]\"" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061992 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "square_adder:signal\|temp_real\[1\] square_adder:signal\|temp_imag\[1\] " "Duplicate LATCH primitive \"square_adder:signal\|temp_real\[1\]\" merged with LATCH primitive \"square_adder:signal\|temp_imag\[1\]\"" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061992 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "square_adder:Noise\|temp_real\[1\] square_adder:signal\|temp_imag\[1\] " "Duplicate LATCH primitive \"square_adder:Noise\|temp_real\[1\]\" merged with LATCH primitive \"square_adder:signal\|temp_imag\[1\]\"" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061992 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "square_adder:Noise\|temp_imag\[2\] square_adder:signal\|temp_imag\[2\] " "Duplicate LATCH primitive \"square_adder:Noise\|temp_imag\[2\]\" merged with LATCH primitive \"square_adder:signal\|temp_imag\[2\]\"" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061992 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "square_adder:signal\|temp_real\[2\] square_adder:signal\|temp_imag\[2\] " "Duplicate LATCH primitive \"square_adder:signal\|temp_real\[2\]\" merged with LATCH primitive \"square_adder:signal\|temp_imag\[2\]\"" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061992 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "square_adder:Noise\|temp_real\[2\] square_adder:signal\|temp_imag\[2\] " "Duplicate LATCH primitive \"square_adder:Noise\|temp_real\[2\]\" merged with LATCH primitive \"square_adder:signal\|temp_imag\[2\]\"" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061992 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "square_adder:Noise\|temp_imag\[3\] square_adder:signal\|temp_imag\[3\] " "Duplicate LATCH primitive \"square_adder:Noise\|temp_imag\[3\]\" merged with LATCH primitive \"square_adder:signal\|temp_imag\[3\]\"" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061992 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "square_adder:signal\|temp_real\[3\] square_adder:signal\|temp_imag\[3\] " "Duplicate LATCH primitive \"square_adder:signal\|temp_real\[3\]\" merged with LATCH primitive \"square_adder:signal\|temp_imag\[3\]\"" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061992 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "square_adder:Noise\|temp_real\[3\] square_adder:signal\|temp_imag\[3\] " "Duplicate LATCH primitive \"square_adder:Noise\|temp_real\[3\]\" merged with LATCH primitive \"square_adder:signal\|temp_imag\[3\]\"" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061992 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "square_adder:Noise\|temp_imag\[4\] square_adder:signal\|temp_imag\[4\] " "Duplicate LATCH primitive \"square_adder:Noise\|temp_imag\[4\]\" merged with LATCH primitive \"square_adder:signal\|temp_imag\[4\]\"" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061992 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "square_adder:signal\|temp_real\[4\] square_adder:signal\|temp_imag\[4\] " "Duplicate LATCH primitive \"square_adder:signal\|temp_real\[4\]\" merged with LATCH primitive \"square_adder:signal\|temp_imag\[4\]\"" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061992 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "square_adder:Noise\|temp_real\[4\] square_adder:signal\|temp_imag\[4\] " "Duplicate LATCH primitive \"square_adder:Noise\|temp_real\[4\]\" merged with LATCH primitive \"square_adder:signal\|temp_imag\[4\]\"" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061992 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "square_adder:Noise\|temp_imag\[5\] square_adder:signal\|temp_imag\[5\] " "Duplicate LATCH primitive \"square_adder:Noise\|temp_imag\[5\]\" merged with LATCH primitive \"square_adder:signal\|temp_imag\[5\]\"" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061992 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "square_adder:signal\|temp_real\[5\] square_adder:signal\|temp_imag\[5\] " "Duplicate LATCH primitive \"square_adder:signal\|temp_real\[5\]\" merged with LATCH primitive \"square_adder:signal\|temp_imag\[5\]\"" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061992 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "square_adder:Noise\|temp_real\[5\] square_adder:signal\|temp_imag\[5\] " "Duplicate LATCH primitive \"square_adder:Noise\|temp_real\[5\]\" merged with LATCH primitive \"square_adder:signal\|temp_imag\[5\]\"" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061992 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "square_adder:Noise\|temp_imag\[6\] square_adder:signal\|temp_imag\[6\] " "Duplicate LATCH primitive \"square_adder:Noise\|temp_imag\[6\]\" merged with LATCH primitive \"square_adder:signal\|temp_imag\[6\]\"" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061992 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "square_adder:signal\|temp_real\[6\] square_adder:signal\|temp_imag\[6\] " "Duplicate LATCH primitive \"square_adder:signal\|temp_real\[6\]\" merged with LATCH primitive \"square_adder:signal\|temp_imag\[6\]\"" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061992 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "square_adder:Noise\|temp_real\[6\] square_adder:signal\|temp_imag\[6\] " "Duplicate LATCH primitive \"square_adder:Noise\|temp_real\[6\]\" merged with LATCH primitive \"square_adder:signal\|temp_imag\[6\]\"" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061992 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "square_adder:Noise\|temp_imag\[7\] square_adder:signal\|temp_imag\[7\] " "Duplicate LATCH primitive \"square_adder:Noise\|temp_imag\[7\]\" merged with LATCH primitive \"square_adder:signal\|temp_imag\[7\]\"" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061992 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "square_adder:signal\|temp_real\[7\] square_adder:signal\|temp_imag\[7\] " "Duplicate LATCH primitive \"square_adder:signal\|temp_real\[7\]\" merged with LATCH primitive \"square_adder:signal\|temp_imag\[7\]\"" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061992 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "square_adder:Noise\|temp_real\[7\] square_adder:signal\|temp_imag\[7\] " "Duplicate LATCH primitive \"square_adder:Noise\|temp_real\[7\]\" merged with LATCH primitive \"square_adder:signal\|temp_imag\[7\]\"" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061992 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "square_adder:Noise\|temp_imag\[8\] square_adder:signal\|temp_imag\[8\] " "Duplicate LATCH primitive \"square_adder:Noise\|temp_imag\[8\]\" merged with LATCH primitive \"square_adder:signal\|temp_imag\[8\]\"" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061992 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "square_adder:Noise\|temp_real\[8\] square_adder:signal\|temp_imag\[8\] " "Duplicate LATCH primitive \"square_adder:Noise\|temp_real\[8\]\" merged with LATCH primitive \"square_adder:signal\|temp_imag\[8\]\"" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061992 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "square_adder:signal\|temp_real\[8\] square_adder:signal\|temp_imag\[8\] " "Duplicate LATCH primitive \"square_adder:signal\|temp_real\[8\]\" merged with LATCH primitive \"square_adder:signal\|temp_imag\[8\]\"" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061992 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1497902061992 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Standby_s GND " "Pin \"Standby_s\" is stuck at GND" {  } { { "Energy_Channel_Sensing.bdf" "" { Schematic "/home/wsrg/verilog/research-ayush/quartus/Energy_Channel_Sensing.bdf" { { 136 832 1008 152 "Standby_s" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497902062073 "|Energy_Channel_Sensing|Standby_s"} { "Warning" "WMLS_MLS_STUCK_PIN" "Standby_n GND " "Pin \"Standby_n\" is stuck at GND" {  } { { "Energy_Channel_Sensing.bdf" "" { Schematic "/home/wsrg/verilog/research-ayush/quartus/Energy_Channel_Sensing.bdf" { { 312 832 1008 328 "Standby_n" "" } { 304 488 832 320 "standby_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497902062073 "|Energy_Channel_Sensing|Standby_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] VCC " "Pin \"LED\[1\]\" is stuck at VCC" {  } { { "Energy_Channel_Sensing.bdf" "" { Schematic "/home/wsrg/verilog/research-ayush/quartus/Energy_Channel_Sensing.bdf" { { 176 832 1008 192 "LED\[0\]" "" } { 192 832 1008 208 "LED\[1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497902062073 "|Energy_Channel_Sensing|LED[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1497902062073 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1497902062133 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1497902062469 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497902062469 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "193 " "Implemented 193 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1497902062736 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1497902062736 ""} { "Info" "ICUT_CUT_TM_LCELLS" "180 " "Implemented 180 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1497902062736 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1497902062736 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1497902062736 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1497902062736 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1060 " "Peak virtual memory: 1060 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1497902062745 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 19 15:54:22 2017 " "Processing ended: Mon Jun 19 15:54:22 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1497902062745 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1497902062745 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1497902062745 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902062745 ""}
