// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2023.2.1.288.0
// Netlist written on Tue Oct 14 17:35:32 2025
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/clk_48mhz/rtl/clk_48mhz.v"
// file 1 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/fifo_mem/rtl/fifo_mem.v"
// file 2 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/stm32_fifo/rtl/stm32_fifo.v"
// file 3 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/controller_rhd_fifo.vhd"
// file 4 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/controller_rhd_sampling.vhd"
// file 5 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/controller_rhd_sampling_tb.vhd"
// file 6 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/spi_master.vhd"
// file 7 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/spi_master_cs.vhd"
// file 8 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/top_level.vhd"
// file 9 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/top_level_tb.vhd"
// file 10 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v"
// file 11 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.vhd"
// file 12 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 13 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 14 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 15 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 16 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 17 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 18 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 19 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ib.v"
// file 20 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 21 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 22 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 23 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ob.v"
// file 24 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 25 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 26 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 27 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/rgb.v"
// file 28 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 29 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 30 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/legacy.v"
// file 31 "c:/lscc/radiant/2023.2/ip/avant/fifo/rtl/lscc_fifo.v"
// file 32 "c:/lscc/radiant/2023.2/ip/avant/fifo_dc/rtl/lscc_fifo_dc.v"
// file 33 "c:/lscc/radiant/2023.2/ip/avant/ram_dp/rtl/lscc_ram_dp.v"
// file 34 "c:/lscc/radiant/2023.2/ip/avant/ram_dq/rtl/lscc_ram_dq.v"
// file 35 "c:/lscc/radiant/2023.2/ip/avant/rom/rtl/lscc_rom.v"
// file 36 "c:/lscc/radiant/2023.2/ip/common/adder/rtl/lscc_adder.v"
// file 37 "c:/lscc/radiant/2023.2/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 38 "c:/lscc/radiant/2023.2/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 39 "c:/lscc/radiant/2023.2/ip/common/counter/rtl/lscc_cntr.v"
// file 40 "c:/lscc/radiant/2023.2/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 41 "c:/lscc/radiant/2023.2/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 42 "c:/lscc/radiant/2023.2/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 43 "c:/lscc/radiant/2023.2/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 44 "c:/lscc/radiant/2023.2/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 45 "c:/lscc/radiant/2023.2/ip/pmi/pmi_add.v"
// file 46 "c:/lscc/radiant/2023.2/ip/pmi/pmi_addsub.v"
// file 47 "c:/lscc/radiant/2023.2/ip/pmi/pmi_complex_mult.v"
// file 48 "c:/lscc/radiant/2023.2/ip/pmi/pmi_counter.v"
// file 49 "c:/lscc/radiant/2023.2/ip/pmi/pmi_dsp.v"
// file 50 "c:/lscc/radiant/2023.2/ip/pmi/pmi_fifo.v"
// file 51 "c:/lscc/radiant/2023.2/ip/pmi/pmi_fifo_dc.v"
// file 52 "c:/lscc/radiant/2023.2/ip/pmi/pmi_mac.v"
// file 53 "c:/lscc/radiant/2023.2/ip/pmi/pmi_mult.v"
// file 54 "c:/lscc/radiant/2023.2/ip/pmi/pmi_multaddsub.v"
// file 55 "c:/lscc/radiant/2023.2/ip/pmi/pmi_multaddsubsum.v"
// file 56 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dp.v"
// file 57 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dp_be.v"
// file 58 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dq.v"
// file 59 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dq_be.v"
// file 60 "c:/lscc/radiant/2023.2/ip/pmi/pmi_rom.v"
// file 61 "c:/lscc/radiant/2023.2/ip/pmi/pmi_sub.v"

//
// Verilog Description of module top_level
//

module top_level (input i_clk, inout o_STM32_SPI_MOSI, output i_STM32_SPI_MISO, 
            inout o_STM32_SPI_Clk, inout o_STM32_SPI_CS_n, output o_RHD_SPI_MOSI, 
            input i_RHD_SPI_MISO, output o_RHD_SPI_Clk, output o_RHD_SPI_CS_n, 
            input CTRL0_IN, output RGB0_OUT, output RGB1_OUT, output RGB2_OUT, 
            output LED1_OUT, output LED2_OUT, output LED3_OUT, output LED4_OUT, 
            output [3:0]o_Controller_Mode, output o_reset, output [7:0]o_reset_Counter);
    
    (* is_clock=1, lineinfo="@8(22[9],22[14])" *) wire i_clk_c;
    (* is_clock=1, lineinfo="@8(104[9],104[20])" *) wire pll_clk_int;
    
    wire GND_net, VCC_net, i_STM32_SPI_MISO_c, o_RHD_SPI_MOSI_c, i_RHD_SPI_MISO_c, 
        o_RHD_SPI_Clk_c, o_RHD_SPI_CS_n_c, RGB0_OUT_c_c, o_reset_c, 
        o_Controller_Mode_c_1, o_Controller_Mode_c_0, o_reset_Counter_c_7, 
        o_reset_Counter_c_6, o_reset_Counter_c_5, o_reset_Counter_c_4, 
        o_reset_Counter_c_3, o_reset_Counter_c_2, o_reset_Counter_c_1, 
        o_reset_Counter_c_0, stop_counting, int_RHD_SPI_MOSI, int_RHD_SPI_MISO, 
        int_RHD_SPI_CS_n, int_RHD_SPI_Clk, int_STM32_SPI_MOSI, int_STM32_SPI_Clk, 
        int_STM32_SPI_CS_n, n1099, n1121, o_RHD_SPI_CS_n_c_N_2424, o_RHD_SPI_Clk_c_N_2422, 
        o_RHD_SPI_MOSI_c_N_2420;
    wire [7:0]o_reset_Counter_c_7_N_2429;
    
    wire n10823, n19350, n12109, n12107, n13976, n13974, n13980, 
        n7310, n19395, n19392, n19389, n19386, n13978, maxfan_replicated_net_1413, 
        maxfan_replicated_net_999;
    
    VHI i2 (.Z(VCC_net));
    (* lineinfo="@8(118[12],118[28])" *) CLK_48MHz pll_inst (GND_net, i_clk_c, 
            VCC_net, pll_clk_int);
    (* lse_init_val=0, lineinfo="@8(303[9],322[16])" *) FD1P3XZ w_Controller_Mode__i1 (.D(n1121), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(n12109), .Q(o_Controller_Mode_c_0));
    defparam w_Controller_Mode__i1.REGSET = "RESET";
    defparam w_Controller_Mode__i1.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(319[22],319[35])" *) FD1P3XZ reset_counter_1437__i1 (.D(o_reset_Counter_c_7_N_2429[0]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(o_reset_Counter_c_0));
    defparam reset_counter_1437__i1.REGSET = "RESET";
    defparam reset_counter_1437__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="((B)+!A)", lineinfo="@8(172[8],172[32])" *) LUT4 equal_1036_i3_2_lut (.A(o_Controller_Mode_c_0), 
            .B(o_Controller_Mode_c_1), .Z(n1099));
    defparam equal_1036_i3_2_lut.INIT = "0xdddd";
    (* lineinfo="@8(39[9],39[23])" *) OB o_RHD_SPI_MOSI_pad (.I(o_RHD_SPI_MOSI_c), 
            .O(o_RHD_SPI_MOSI));
    (* lineinfo="@8(26[9],26[25])" *) OB i_STM32_SPI_MISO_pad (.I(i_STM32_SPI_MISO_c), 
            .O(i_STM32_SPI_MISO));
    (* lineinfo="@8(170[2],195[13])" *) BB_B o_STM32_SPI_CS_n_pad (.T_N(n1099), 
            .I(int_STM32_SPI_CS_n), .O(o_RHD_SPI_CS_n_c_N_2424), .B(o_STM32_SPI_CS_n));
    (* lineinfo="@8(170[2],195[13])" *) BB_B o_STM32_SPI_Clk_pad (.T_N(n1099), 
            .I(int_STM32_SPI_Clk), .O(o_RHD_SPI_Clk_c_N_2422), .B(o_STM32_SPI_Clk));
    (* lineinfo="@8(170[2],195[13])" *) BB_B o_STM32_SPI_MOSI_pad (.T_N(n1099), 
            .I(int_STM32_SPI_MOSI), .O(o_RHD_SPI_MOSI_c_N_2420), .B(o_STM32_SPI_MOSI));
    (* lse_init_val=0, lineinfo="@8(303[9],322[16])" *) FD1P3XZ stop_counting_c (.D(n10823), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(stop_counting));
    defparam stop_counting_c.REGSET = "RESET";
    defparam stop_counting_c.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, lineinfo="@8(303[9],322[16])" *) FD1P3XZ w_Controller_Mode__i2 (.D(RGB0_OUT_c_c), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(n12109), .Q(o_Controller_Mode_c_1));
    defparam w_Controller_Mode__i2.REGSET = "RESET";
    defparam w_Controller_Mode__i2.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@8(41[9],41[22])" *) OB o_RHD_SPI_Clk_pad (.I(o_RHD_SPI_Clk_c), 
            .O(o_RHD_SPI_Clk));
    VLO i1 (.Z(GND_net));
    (* lineinfo="@8(42[9],42[23])" *) OB o_RHD_SPI_CS_n_pad (.I(o_RHD_SPI_CS_n_c), 
            .O(o_RHD_SPI_CS_n));
    (* lineinfo="@8(46[9],46[17])" *) OB RGB0_OUT_pad (.I(RGB0_OUT_c_c), .O(RGB0_OUT));
    (* lineinfo="@8(47[9],47[17])" *) OB RGB1_OUT_pad (.I(VCC_net), .O(RGB1_OUT));
    (* lineinfo="@8(48[9],48[17])" *) OB RGB2_OUT_pad (.I(VCC_net), .O(RGB2_OUT));
    (* lineinfo="@8(50[3],50[11])" *) OB LED1_OUT_pad (.I(VCC_net), .O(LED1_OUT));
    (* lineinfo="@8(51[3],51[11])" *) OB LED2_OUT_pad (.I(VCC_net), .O(LED2_OUT));
    (* lineinfo="@8(52[3],52[11])" *) OB LED3_OUT_pad (.I(VCC_net), .O(LED3_OUT));
    (* lineinfo="@8(53[3],53[11])" *) OB LED4_OUT_pad (.I(VCC_net), .O(LED4_OUT));
    (* lineinfo="@8(55[3],55[20])" *) OB \o_Controller_Mode_pad[3]  (.I(GND_net), 
            .O(o_Controller_Mode[3]));
    (* lineinfo="@8(55[3],55[20])" *) OB \o_Controller_Mode_pad[2]  (.I(GND_net), 
            .O(o_Controller_Mode[2]));
    (* lineinfo="@8(55[3],55[20])" *) OB \o_Controller_Mode_pad[1]  (.I(o_Controller_Mode_c_1), 
            .O(o_Controller_Mode[1]));
    (* lineinfo="@8(55[3],55[20])" *) OB \o_Controller_Mode_pad[0]  (.I(o_Controller_Mode_c_0), 
            .O(o_Controller_Mode[0]));
    (* lineinfo="@8(56[3],56[10])" *) OB o_reset_pad (.I(maxfan_replicated_net_1413), 
            .O(o_reset));
    (* lineinfo="@8(57[3],57[18])" *) OB \o_reset_Counter_pad[7]  (.I(o_reset_Counter_c_7), 
            .O(o_reset_Counter[7]));
    (* lineinfo="@8(57[3],57[18])" *) OB \o_reset_Counter_pad[6]  (.I(o_reset_Counter_c_6), 
            .O(o_reset_Counter[6]));
    (* lineinfo="@8(57[3],57[18])" *) OB \o_reset_Counter_pad[5]  (.I(o_reset_Counter_c_5), 
            .O(o_reset_Counter[5]));
    (* lineinfo="@8(57[3],57[18])" *) OB \o_reset_Counter_pad[4]  (.I(o_reset_Counter_c_4), 
            .O(o_reset_Counter[4]));
    (* lineinfo="@8(57[3],57[18])" *) OB \o_reset_Counter_pad[3]  (.I(o_reset_Counter_c_3), 
            .O(o_reset_Counter[3]));
    (* lineinfo="@8(57[3],57[18])" *) OB \o_reset_Counter_pad[2]  (.I(o_reset_Counter_c_2), 
            .O(o_reset_Counter[2]));
    (* lineinfo="@8(57[3],57[18])" *) OB \o_reset_Counter_pad[1]  (.I(o_reset_Counter_c_1), 
            .O(o_reset_Counter[1]));
    (* lineinfo="@8(57[3],57[18])" *) OB \o_reset_Counter_pad[0]  (.I(o_reset_Counter_c_0), 
            .O(o_reset_Counter[0]));
    (* lineinfo="@8(22[9],22[14])" *) IB i_clk_pad (.I(i_clk), .O(i_clk_c));
    (* lineinfo="@8(40[3],40[17])" *) IB i_RHD_SPI_MISO_pad (.I(i_RHD_SPI_MISO), 
            .O(i_RHD_SPI_MISO_c));
    (* lineinfo="@8(44[3],44[11])" *) IB RGB0_OUT_c_pad (.I(CTRL0_IN), .O(RGB0_OUT_c_c));
    (* syn_use_carry_chain=1, lineinfo="@8(319[22],319[35])" *) FD1P3XZ reset_counter_1437__i2 (.D(o_reset_Counter_c_7_N_2429[1]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(o_reset_Counter_c_1));
    defparam reset_counter_1437__i2.REGSET = "RESET";
    defparam reset_counter_1437__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(319[22],319[35])" *) FD1P3XZ reset_counter_1437__i3 (.D(o_reset_Counter_c_7_N_2429[2]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(o_reset_Counter_c_2));
    defparam reset_counter_1437__i3.REGSET = "RESET";
    defparam reset_counter_1437__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(319[22],319[35])" *) FD1P3XZ reset_counter_1437__i4 (.D(o_reset_Counter_c_7_N_2429[3]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(o_reset_Counter_c_3));
    defparam reset_counter_1437__i4.REGSET = "RESET";
    defparam reset_counter_1437__i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))", lineinfo="@8(311[5],315[12])" *) LUT4 i1031_1_lut (.A(RGB0_OUT_c_c), 
            .Z(n1121));
    defparam i1031_1_lut.INIT = "0x5555";
    (* lut_function="(A (B)+!A (B (C)))" *) LUT4 i5267_3_lut (.A(o_reset_Counter_c_2), 
            .B(o_reset_Counter_c_4), .C(o_reset_Counter_c_3), .Z(n12107));
    defparam i5267_3_lut.INIT = "0xc8c8";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i8982_4_lut (.A(n12107), 
            .B(o_reset_Counter_c_5), .C(o_reset_Counter_c_7), .D(o_reset_Counter_c_6), 
            .Z(n12109));
    defparam i8982_4_lut.INIT = "0x0001";
    (* syn_use_carry_chain=1, lineinfo="@8(319[22],319[35])" *) FD1P3XZ reset_counter_1437__i5 (.D(o_reset_Counter_c_7_N_2429[4]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(o_reset_Counter_c_4));
    defparam reset_counter_1437__i5.REGSET = "RESET";
    defparam reset_counter_1437__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(319[22],319[35])" *) FD1P3XZ reset_counter_1437__i6 (.D(o_reset_Counter_c_7_N_2429[5]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(o_reset_Counter_c_5));
    defparam reset_counter_1437__i6.REGSET = "RESET";
    defparam reset_counter_1437__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(319[22],319[35])" *) FD1P3XZ reset_counter_1437__i7 (.D(o_reset_Counter_c_7_N_2429[6]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(o_reset_Counter_c_6));
    defparam reset_counter_1437__i7.REGSET = "RESET";
    defparam reset_counter_1437__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(319[22],319[35])" *) FD1P3XZ reset_counter_1437__i8 (.D(o_reset_Counter_c_7_N_2429[7]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(o_reset_Counter_c_7));
    defparam reset_counter_1437__i8.REGSET = "RESET";
    defparam reset_counter_1437__i8.SRMODE = "CE_OVER_LSR";
    (* maxfan_replicated_inst=1, lineinfo="@8(303[9],322[16])" *) FD1P3XZ w_reset_rep_163 (.D(n12109), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(maxfan_replicated_net_1413));
    defparam w_reset_rep_163.REGSET = "RESET";
    defparam w_reset_rep_163.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+!(B))", lineinfo="@8(303[9],322[16])" *) LUT4 i5273_2_lut (.A(stop_counting), 
            .B(n12109), .Z(n10823));
    defparam i5273_2_lut.INIT = "0xbbbb";
    (* lut_function="(!(A))", lineinfo="@8(303[9],322[16])" *) LUT4 i1428_1_lut (.A(stop_counting), 
            .Z(n7310));
    defparam i1428_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!((D)+!C))+!A (B ((D)+!C)))", lineinfo="@8(172[5],194[12])" *) LUT4 i_RHD_SPI_MISO_c_I_0_4_lut (.A(int_RHD_SPI_MISO), 
            .B(i_RHD_SPI_MISO_c), .C(o_Controller_Mode_c_0), .D(o_Controller_Mode_c_1), 
            .Z(int_RHD_SPI_MISO));
    defparam i_RHD_SPI_MISO_c_I_0_4_lut.INIT = "0xccac";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@8(172[5],194[12])" *) LUT4 i_STM32_SPI_MISO_c_I_0_4_lut (.A(i_STM32_SPI_MISO_c), 
            .B(i_RHD_SPI_MISO_c), .C(o_Controller_Mode_c_0), .D(o_Controller_Mode_c_1), 
            .Z(i_STM32_SPI_MISO_c));
    defparam i_STM32_SPI_MISO_c_I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@8(172[5],194[12])" *) LUT4 int_RHD_SPI_CS_n_I_0_4_lut (.A(int_RHD_SPI_CS_n), 
            .B(o_RHD_SPI_CS_n_c_N_2424), .C(o_Controller_Mode_c_0), .D(o_Controller_Mode_c_1), 
            .Z(o_RHD_SPI_CS_n_c));
    defparam int_RHD_SPI_CS_n_I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@8(172[5],194[12])" *) LUT4 int_RHD_SPI_MOSI_I_0_4_lut (.A(int_RHD_SPI_MOSI), 
            .B(o_RHD_SPI_MOSI_c_N_2420), .C(o_Controller_Mode_c_0), .D(o_Controller_Mode_c_1), 
            .Z(o_RHD_SPI_MOSI_c));
    defparam int_RHD_SPI_MOSI_I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@8(172[5],194[12])" *) LUT4 int_RHD_SPI_Clk_I_0_4_lut (.A(int_RHD_SPI_Clk), 
            .B(o_RHD_SPI_Clk_c_N_2422), .C(o_Controller_Mode_c_0), .D(o_Controller_Mode_c_1), 
            .Z(o_RHD_SPI_Clk_c));
    defparam int_RHD_SPI_Clk_I_0_4_lut.INIT = "0xaaca";
    (* lineinfo="@8(319[22],319[35])" *) FA2 reset_counter_1437_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(o_reset_Counter_c_7), .D0(n13980), .CI0(n13980), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n19395), .CI1(n19395), 
            .CO0(n19395), .S0(o_reset_Counter_c_7_N_2429[7]));
    defparam reset_counter_1437_add_4_9.INIT0 = "0xc33c";
    defparam reset_counter_1437_add_4_9.INIT1 = "0xc33c";
    (* lineinfo="@8(319[22],319[35])" *) FA2 reset_counter_1437_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(o_reset_Counter_c_5), .D0(n13978), .CI0(n13978), 
            .A1(GND_net), .B1(GND_net), .C1(o_reset_Counter_c_6), .D1(n19392), 
            .CI1(n19392), .CO0(n19392), .CO1(n13980), .S0(o_reset_Counter_c_7_N_2429[5]), 
            .S1(o_reset_Counter_c_7_N_2429[6]));
    defparam reset_counter_1437_add_4_7.INIT0 = "0xc33c";
    defparam reset_counter_1437_add_4_7.INIT1 = "0xc33c";
    (* lineinfo="@8(319[22],319[35])" *) FA2 reset_counter_1437_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(o_reset_Counter_c_3), .D0(n13976), .CI0(n13976), 
            .A1(GND_net), .B1(GND_net), .C1(o_reset_Counter_c_4), .D1(n19389), 
            .CI1(n19389), .CO0(n19389), .CO1(n13978), .S0(o_reset_Counter_c_7_N_2429[3]), 
            .S1(o_reset_Counter_c_7_N_2429[4]));
    defparam reset_counter_1437_add_4_5.INIT0 = "0xc33c";
    defparam reset_counter_1437_add_4_5.INIT1 = "0xc33c";
    (* lineinfo="@8(319[22],319[35])" *) FA2 reset_counter_1437_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(o_reset_Counter_c_1), .D0(n13974), .CI0(n13974), 
            .A1(GND_net), .B1(GND_net), .C1(o_reset_Counter_c_2), .D1(n19386), 
            .CI1(n19386), .CO0(n19386), .CO1(n13976), .S0(o_reset_Counter_c_7_N_2429[1]), 
            .S1(o_reset_Counter_c_7_N_2429[2]));
    defparam reset_counter_1437_add_4_3.INIT0 = "0xc33c";
    defparam reset_counter_1437_add_4_3.INIT1 = "0xc33c";
    (* lineinfo="@8(319[22],319[35])" *) FA2 reset_counter_1437_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(n7310), .C1(o_reset_Counter_c_0), 
            .D1(n19350), .CI1(n19350), .CO0(n19350), .CO1(n13974), .S1(o_reset_Counter_c_7_N_2429[0]));
    defparam reset_counter_1437_add_4_1.INIT0 = "0xc33c";
    defparam reset_counter_1437_add_4_1.INIT1 = "0xc33c";
    (* lineinfo="@8(303[9],322[16])" *) FD1P3XZ w_reset (.D(n12109), .SP(VCC_net), 
            .CK(pll_clk_int), .SR(GND_net), .Q(o_reset_c));
    defparam w_reset.REGSET = "RESET";
    defparam w_reset.SRMODE = "CE_OVER_LSR";
    (* maxfan_replicated_inst=1, lineinfo="@8(303[9],322[16])" *) FD1P3XZ w_reset_rep_162 (.D(n12109), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(maxfan_replicated_net_999));
    defparam w_reset_rep_162.REGSET = "RESET";
    defparam w_reset_rep_162.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@8(125[23],125[58])" *) \Controller_RHD_Sampling(stm32_spi_num_bits_per_packet=512,stm32_clks_per_half_bit=1,stm32_cs_inactive_clks=2,rhd_spi_ddr_mode=0,rhd_clks_per_half_bit=1,rhd_cs_inactive_clks=2) Controller_inst (pll_clk_int, 
            o_reset_c, maxfan_replicated_net_1413, o_Controller_Mode_c_0, 
            o_Controller_Mode_c_1, maxfan_replicated_net_999, VCC_net, 
            n1099, GND_net, int_STM32_SPI_CS_n, int_STM32_SPI_MOSI, 
            int_STM32_SPI_Clk, int_RHD_SPI_CS_n, int_RHD_SPI_MISO, int_RHD_SPI_Clk, 
            int_RHD_SPI_MOSI);
    
endmodule

//
// Verilog Description of module CLK_48MHz
//

module CLK_48MHz (input GND_net, input i_clk_c, input VCC_net, output pll_clk_int);
    
    (* is_clock=1, lineinfo="@8(22[9],22[14])" *) wire i_clk_c;
    (* is_clock=1, lineinfo="@8(104[9],104[20])" *) wire pll_clk_int;
    
    (* lineinfo="@0(35[41],48[26])" *) \CLK_48MHz_ipgen_lscc_pll(DIVR="0",DIVF="55",DIVQ="4",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") lscc_pll_inst (GND_net, 
            i_clk_c, VCC_net, pll_clk_int);
    
endmodule

//
// Verilog Description of module \CLK_48MHz_ipgen_lscc_pll(DIVR="0",DIVF="55",DIVQ="4",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") 
//

module \CLK_48MHz_ipgen_lscc_pll(DIVR="0",DIVF="55",DIVQ="4",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") (input GND_net, 
            input i_clk_c, input VCC_net, output pll_clk_int);
    
    (* is_clock=1, lineinfo="@8(22[9],22[14])" *) wire i_clk_c;
    (* is_clock=1, lineinfo="@8(104[9],104[20])" *) wire pll_clk_int;
    
    wire feedback_w;
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=72, LSE_LCOL=41, LSE_RCOL=26, LSE_LLINE=35, LSE_RLINE=48, lineinfo="@0(35[41],48[26])" *) PLL_B u_PLL_B (.REFERENCECLK(i_clk_c), 
            .FEEDBACK(feedback_w), .DYNAMICDELAY7(GND_net), .DYNAMICDELAY6(GND_net), 
            .DYNAMICDELAY5(GND_net), .DYNAMICDELAY4(GND_net), .DYNAMICDELAY3(GND_net), 
            .DYNAMICDELAY2(GND_net), .DYNAMICDELAY1(GND_net), .DYNAMICDELAY0(GND_net), 
            .BYPASS(GND_net), .RESET_N(VCC_net), .SCLK(GND_net), .SDI(GND_net), 
            .LATCH(GND_net), .INTFBOUT(feedback_w), .OUTGLOBAL(pll_clk_int));
    defparam u_PLL_B.FEEDBACK_PATH = "SIMPLE";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
    defparam u_PLL_B.FDA_FEEDBACK = "0";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
    defparam u_PLL_B.FDA_RELATIVE = "0";
    defparam u_PLL_B.SHIFTREG_DIV_MODE = "0";
    defparam u_PLL_B.PLLOUT_SELECT_PORTA = "GENCLK";
    defparam u_PLL_B.PLLOUT_SELECT_PORTB = "GENCLK";
    defparam u_PLL_B.DIVR = "0";
    defparam u_PLL_B.DIVF = "55";
    defparam u_PLL_B.DIVQ = "4";
    defparam u_PLL_B.FILTER_RANGE = "1";
    defparam u_PLL_B.EXTERNAL_DIVIDE_FACTOR = "NONE";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTA = "0";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTB = "0";
    defparam u_PLL_B.TEST_MODE = "0";
    defparam u_PLL_B.FREQUENCY_PIN_REFERENCECLK = "12.000000";
    
endmodule

//
// Verilog Description of module \Controller_RHD_Sampling(stm32_spi_num_bits_per_packet=512,stm32_clks_per_half_bit=1,stm32_cs_inactive_clks=2,rhd_spi_ddr_mode=0,rhd_clks_per_half_bit=1,rhd_cs_inactive_clks=2) 
//

module \Controller_RHD_Sampling(stm32_spi_num_bits_per_packet=512,stm32_clks_per_half_bit=1,stm32_cs_inactive_clks=2,rhd_spi_ddr_mode=0,rhd_clks_per_half_bit=1,rhd_cs_inactive_clks=2) (input pll_clk_int, 
            input o_reset_c, input maxfan_replicated_net_1413, input o_Controller_Mode_c_0, 
            input o_Controller_Mode_c_1, input maxfan_replicated_net_999, 
            input VCC_net, input n1099, input GND_net, output int_STM32_SPI_CS_n, 
            output int_STM32_SPI_MOSI, output int_STM32_SPI_Clk, output int_RHD_SPI_CS_n, 
            input int_RHD_SPI_MISO, output int_RHD_SPI_Clk, output int_RHD_SPI_MOSI);
    
    (* is_clock=1, lineinfo="@8(104[9],104[20])" *) wire pll_clk_int;
    wire [31:0]n133;
    (* lineinfo="@4(186[9],186[20])" *) wire [31:0]stm32_state;
    wire [31:0]n167;
    (* lineinfo="@4(152[9],152[19])" *) wire [31:0]int_FIFO_Q;
    
    wire n7414;
    (* lineinfo="@4(261[11],261[21])" *) wire [15:0]\temp_array[4] ;
    
    wire n7428;
    (* lineinfo="@4(261[11],261[21])" *) wire [15:0]\temp_array[5] ;
    
    wire n9993, n3, n7396;
    (* lineinfo="@4(261[11],261[21])" *) wire [15:0]\temp_array[2] ;
    
    wire n4;
    (* lineinfo="@4(188[9],188[17])" *) wire [31:0]NUM_DATA;
    (* lineinfo="@4(179[9],179[22])" *) wire [31:0]stm32_counter;
    
    wire n6, n8, n7406;
    (* lineinfo="@4(261[11],261[21])" *) wire [15:0]\temp_array[3] ;
    
    wire n7444;
    (* lineinfo="@4(261[11],261[21])" *) wire [15:0]\temp_array[6] ;
    
    wire n7464;
    (* lineinfo="@4(261[11],261[21])" *) wire [15:0]\temp_array[7] ;
    
    wire n7480;
    (* lineinfo="@4(261[11],261[21])" *) wire [15:0]\temp_array[8] ;
    
    wire n7350;
    (* lineinfo="@4(261[11],261[21])" *) wire [15:0]\temp_array[9] ;
    
    wire n7356;
    (* lineinfo="@4(261[11],261[21])" *) wire [15:0]\temp_array[10] ;
    
    wire n7364;
    (* lineinfo="@4(261[11],261[21])" *) wire [15:0]\temp_array[11] ;
    
    wire n7370;
    (* lineinfo="@4(261[11],261[21])" *) wire [15:0]\temp_array[12] ;
    
    wire n7374;
    (* lineinfo="@4(261[11],261[21])" *) wire [15:0]\temp_array[13] ;
    
    wire n7416;
    (* lineinfo="@4(261[11],261[21])" *) wire [15:0]\temp_array[14] ;
    
    wire n7424;
    (* lineinfo="@4(261[11],261[21])" *) wire [15:0]\temp_array[15] ;
    
    wire n7432;
    (* lineinfo="@4(261[11],261[21])" *) wire [15:0]\temp_array[16] ;
    
    wire n7438;
    (* lineinfo="@4(261[11],261[21])" *) wire [15:0]\temp_array[17] ;
    
    wire n7448;
    (* lineinfo="@4(261[11],261[21])" *) wire [15:0]\temp_array[18] ;
    
    wire n7454;
    (* lineinfo="@4(261[11],261[21])" *) wire [15:0]\temp_array[19] ;
    
    wire n7456;
    (* lineinfo="@4(261[11],261[21])" *) wire [15:0]\temp_array[20] ;
    
    wire n7460;
    (* lineinfo="@4(261[11],261[21])" *) wire [15:0]\temp_array[21] ;
    
    wire n7470;
    (* lineinfo="@4(261[11],261[21])" *) wire [15:0]\temp_array[22] ;
    
    wire n7474;
    (* lineinfo="@4(261[11],261[21])" *) wire [15:0]\temp_array[23] ;
    
    wire n7476;
    (* lineinfo="@4(261[11],261[21])" *) wire [15:0]\temp_array[24] ;
    
    wire n7478;
    (* lineinfo="@4(261[11],261[21])" *) wire [15:0]\temp_array[25] ;
    
    wire n7380;
    (* lineinfo="@4(261[11],261[21])" *) wire [15:0]\temp_array[26] ;
    
    wire n7382;
    (* lineinfo="@4(261[11],261[21])" *) wire [15:0]\temp_array[27] ;
    
    wire n7388;
    (* lineinfo="@4(261[11],261[21])" *) wire [15:0]\temp_array[28] ;
    
    wire n7394;
    (* lineinfo="@4(261[11],261[21])" *) wire [15:0]\temp_array[29] ;
    
    wire n7400;
    (* lineinfo="@4(261[11],261[21])" *) wire [15:0]\temp_array[30] ;
    
    wire n7402;
    (* lineinfo="@4(261[11],261[21])" *) wire [15:0]\temp_array[31] ;
    (* lineinfo="@4(192[9],192[20])" *) wire [511:0]temp_buffer;
    
    wire n7404;
    (* lineinfo="@4(173[9],173[26])" *) wire [511:0]int_STM32_TX_Byte;
    
    wire n10119;
    (* lineinfo="@4(378[18],378[23])" *) wire [31:0]index;
    wire [15:0]n9546;
    
    wire n3_adj_2494, n10121, n9970, n15312, n18656, n10, n10824;
    (* lineinfo="@4(162[9],162[24])" *) wire [15:0]int_RHD_TX_Byte;
    
    wire n10822, init_FIFO_Read, n10821, int_RHD_TX_DV;
    (* lineinfo="@4(261[11],261[21])" *) wire [15:0]\temp_array[0] ;
    (* lineinfo="@4(261[11],261[21])" *) wire [15:0]\temp_array[1] ;
    
    wire n12, n9452, n6_adj_2495, n18658;
    wire [0:0]n6777;
    
    wire n2;
    (* lineinfo="@4(367[18],367[23])" *) wire [31:0]state;
    
    wire n7231, n15775;
    wire [31:0]n167_adj_2606;
    
    wire n2_adj_2497, n1, n7386, n14, n6_adj_2498, n11, n10_adj_2499, 
        n11902, n11_adj_2500, n9, n13, n11_adj_2501, n9989, n1213, 
        n10_adj_2502, n11856, n4_adj_2503, n10429, n14_adj_2504, int_FIFO_RE, 
        int_STM32_TX_DV, n16, n7390, n18, n20, n22, n24, n26, 
        n28, n30, n32, n34, n36, n38, n40, n42, n44, n46, 
        n15825, n48, n50, n52, n11_adj_2505, n15828, n54, n56, 
        n58, n60, n1215, n15329, n62, n12136, n13_adj_2506, n15331, 
        n33, int_RHD_TX_Ready, n48_adj_2507, n46_adj_2508, n47, n45, 
        n44_adj_2509, n43, n54_adj_2510, n49, n14081, n19335, n14083, 
        n47_adj_2511, n49_adj_2512, n4_adj_2513, n14952, n14013, n19443, 
        n9580, n14079, n19332, n43_adj_2514, n45_adj_2515, n14011, 
        n19440;
    wire [31:0]n133_adj_2607;
    
    wire n8_adj_2516, n14077, n19329, n39, n41, n14009, n19437, 
        n14075, n19326, n35, n37, n14007, n19434, n14073, n19323, 
        n31, n33_adj_2518, n14005, n19431, n14071, n19320, n27, 
        n29, n14003, n19428, n14069, n19317, n23, n25, n14001, 
        n19425, n14067, n19314, n19, n21, n13999, n19422, n14065, 
        n19311;
    wire [31:0]n167_adj_2608;
    
    wire n17, n7398, n10011, n11_adj_2556;
    (* lineinfo="@4(149[9],149[23])" *) wire [7:0]int_FIFO_COUNT;
    
    wire n4_adj_2584, n6_adj_2586, n8_adj_2588, n10_adj_2590, n12_adj_2592, 
        n14_adj_2594, n16_adj_2595, n51, n15813, n59, n15809, n15811, 
        n53, n37_adj_2596, n57, n15817, n46_adj_2597, n55, n61, 
        n15815, n9979, n11878, n11996, n8_adj_2599, n9922, n15785, 
        n16473, n16472, n13989, n19407, n13991, n14063, n19308, 
        n13987, n19404, n14061, n19305, n14059, n19302, n19299, 
        n9_adj_2600, n14_adj_2601, n14_adj_2602, n14_adj_2603, n14_adj_2604, 
        n13985, n19401, n13983, n19398, n14046, n19491, n14044, 
        n19488, n14042, n19485, n14040, n19482, n8_adj_2605, n14038, 
        n19479, n14089, n19347, n14087, n19344, n14085, n19341, 
        n13995, n19416, n13997, n14036, n19476, n14034, n19473, 
        n19338, n14032, n19470, n14030, n19467, n14028, n19464, 
        n19353, n14026, n19461, n19410, n13993, n19419, n14024, 
        n19458, n14022, n19455, n14020, n19452, n19413, n14018, 
        n19449, n14016, n19446, n19356, VCC_net_2, GND_net_2;
    
    (* lut_function="(A (B))", lineinfo="@4(317[23],317[36])" *) LUT4 i5197_2_lut (.A(n133[17]), 
            .B(stm32_state[0]), .Z(n167[17]));
    defparam i5197_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(317[23],317[36])" *) LUT4 i5196_2_lut (.A(n133[16]), 
            .B(stm32_state[0]), .Z(n167[16]));
    defparam i5196_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(317[23],317[36])" *) LUT4 i5195_2_lut (.A(n133[15]), 
            .B(stm32_state[0]), .Z(n167[15]));
    defparam i5195_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[4]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7414), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[4] [14]));
    defparam \temp_array[4]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[4]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7414), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[4] [15]));
    defparam \temp_array[4]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i15 .SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@4(317[23],317[36])" *) LUT4 i5194_2_lut (.A(n133[14]), 
            .B(stm32_state[0]), .Z(n167[14]));
    defparam i5194_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[5]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7428), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[5] [1]));
    defparam \temp_array[5]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[5]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7428), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[5] [2]));
    defparam \temp_array[5]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[5]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7428), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[5] [3]));
    defparam \temp_array[5]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[5]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7428), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[5] [4]));
    defparam \temp_array[5]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i4 .SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@4(317[23],317[36])" *) LUT4 i5193_2_lut (.A(n133[13]), 
            .B(stm32_state[0]), .Z(n167[13]));
    defparam i5193_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[5]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7428), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[5] [5]));
    defparam \temp_array[5]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[5]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7428), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[5] [6]));
    defparam \temp_array[5]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i6 .SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@4(317[23],317[36])" *) LUT4 i5192_2_lut (.A(n133[12]), 
            .B(stm32_state[0]), .Z(n167[12]));
    defparam i5192_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[5]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7428), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[5] [7]));
    defparam \temp_array[5]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[5]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7428), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[5] [8]));
    defparam \temp_array[5]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i8 .SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@4(317[23],317[36])" *) LUT4 i5191_2_lut (.A(n133[11]), 
            .B(stm32_state[0]), .Z(n167[11]));
    defparam i5191_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(317[23],317[36])" *) LUT4 i5190_2_lut (.A(n133[10]), 
            .B(stm32_state[0]), .Z(n167[10]));
    defparam i5190_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[5]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7428), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(\temp_array[5] [9]));
    defparam \temp_array[5]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[5]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7428), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[5] [10]));
    defparam \temp_array[5]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[5]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7428), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[5] [11]));
    defparam \temp_array[5]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[5]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7428), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[5] [12]));
    defparam \temp_array[5]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i12 .SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@4(317[23],317[36])" *) LUT4 i5189_2_lut (.A(n133[9]), 
            .B(stm32_state[0]), .Z(n167[9]));
    defparam i5189_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(317[23],317[36])" *) LUT4 i5188_2_lut (.A(n133[8]), 
            .B(stm32_state[0]), .Z(n167[8]));
    defparam i5188_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[5]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7428), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[5] [13]));
    defparam \temp_array[5]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i13 .SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@4(317[23],317[36])" *) LUT4 i5187_2_lut (.A(n133[7]), 
            .B(stm32_state[0]), .Z(n167[7]));
    defparam i5187_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[4]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7414), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[4] [10]));
    defparam \temp_array[4]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i10 .SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@4(317[23],317[36])" *) LUT4 i5186_2_lut (.A(n133[6]), 
            .B(stm32_state[0]), .Z(n167[6]));
    defparam i5186_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[4]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7414), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[4] [9]));
    defparam \temp_array[4]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[4]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7414), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[4] [8]));
    defparam \temp_array[4]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i8 .SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@4(317[23],317[36])" *) LUT4 i5185_2_lut (.A(n133[5]), 
            .B(stm32_state[0]), .Z(n167[5]));
    defparam i5185_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[4]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7414), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[4] [7]));
    defparam \temp_array[4]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[4]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7414), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[4] [6]));
    defparam \temp_array[4]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[2]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7396), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[2] [0]));
    defparam \temp_array[2]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i0 .SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@4(317[23],317[36])" *) LUT4 i5184_2_lut (.A(n133[4]), 
            .B(stm32_state[0]), .Z(n167[4]));
    defparam i5184_2_lut.INIT = "0x8888";
    (* lut_function="(A+!(B))", lineinfo="@4(307[9],307[10])" *) LUT4 i1_2_lut (.A(stm32_state[3]), 
            .B(stm32_state[1]), .Z(n9993));
    defparam i1_2_lut.INIT = "0xbbbb";
    (* lut_function="(A+!(B))", lineinfo="@4(293[8],293[32])" *) LUT4 equal_1032_i3_2_lut (.A(o_Controller_Mode_c_0), 
            .B(o_Controller_Mode_c_1), .Z(n3));
    defparam equal_1032_i3_2_lut.INIT = "0xbbbb";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[3]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7406), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[3] [0]));
    defparam \temp_array[3]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i0 .SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(308[8],308[32])" *) LUT4 LessThan_11_i6_3_lut (.A(n4), 
            .B(NUM_DATA[2]), .C(stm32_counter[2]), .Z(n6));
    defparam LessThan_11_i6_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B))", lineinfo="@4(317[23],317[36])" *) LUT4 i5183_2_lut (.A(n133[3]), 
            .B(stm32_state[0]), .Z(n167[3]));
    defparam i5183_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(308[8],308[32])" *) LUT4 LessThan_11_i8_3_lut (.A(n6), 
            .B(NUM_DATA[3]), .C(stm32_counter[3]), .Z(n8));
    defparam LessThan_11_i8_3_lut.INIT = "0x8e8e";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[4]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7414), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[4] [0]));
    defparam \temp_array[4]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i0 .SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@4(317[23],317[36])" *) LUT4 i5182_2_lut (.A(n133[2]), 
            .B(stm32_state[0]), .Z(n167[2]));
    defparam i5182_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[5]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7428), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[5] [0]));
    defparam \temp_array[5]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i0 .SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@4(317[23],317[36])" *) LUT4 i5181_2_lut (.A(n133[1]), 
            .B(stm32_state[0]), .Z(n167[1]));
    defparam i5181_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[6]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7444), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[6] [0]));
    defparam \temp_array[6]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[7]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7464), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[7] [0]));
    defparam \temp_array[7]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[8]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7480), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[8] [0]));
    defparam \temp_array[8]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[9]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7350), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[9] [0]));
    defparam \temp_array[9]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[10]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7356), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[10] [0]));
    defparam \temp_array[10]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[11]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7364), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[11] [0]));
    defparam \temp_array[11]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[12]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7370), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[12] [0]));
    defparam \temp_array[12]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[13]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7374), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[13] [0]));
    defparam \temp_array[13]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[14]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7416), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[14] [0]));
    defparam \temp_array[14]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[15]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7424), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[15] [0]));
    defparam \temp_array[15]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[16]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7432), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[16] [0]));
    defparam \temp_array[16]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[17]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7438), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[17] [0]));
    defparam \temp_array[17]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[18]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7448), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[18] [0]));
    defparam \temp_array[18]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[19]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7454), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[19] [0]));
    defparam \temp_array[19]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[20]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7456), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[20] [0]));
    defparam \temp_array[20]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[21]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7460), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[21] [0]));
    defparam \temp_array[21]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[22]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7470), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[22] [0]));
    defparam \temp_array[22]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[23]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7474), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[23] [0]));
    defparam \temp_array[23]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[24]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7476), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[24] [0]));
    defparam \temp_array[24]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[25]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7478), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[25] [0]));
    defparam \temp_array[25]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[26]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7380), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[26] [0]));
    defparam \temp_array[26]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[27]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7382), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[27] [0]));
    defparam \temp_array[27]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[28]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7388), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[28] [0]));
    defparam \temp_array[28]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[29]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7394), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[29] [0]));
    defparam \temp_array[29]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[30]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7400), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[30] [0]));
    defparam \temp_array[30]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[31]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7402), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[31] [0]));
    defparam \temp_array[31]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i0 (.D(temp_buffer[0]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[0]));
    defparam int_STM32_TX_Byte_i0_i0.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i0 (.D(\temp_array[31] [0]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[0]));
    defparam temp_buffer_i0_i0.REGSET = "RESET";
    defparam temp_buffer_i0_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[5]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7428), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[5] [14]));
    defparam \temp_array[5]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[5]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7428), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[5] [15]));
    defparam \temp_array[5]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[5]_i0_i15 .SRMODE = "ASYNC";
    (* lut_function="(A (B)+!A (B (C)))", lineinfo="@4(390[55],390[60])" *) LUT4 i5164_3_lut (.A(index[0]), 
            .B(index[2]), .C(index[1]), .Z(n9546[12]));
    defparam i5164_3_lut.INIT = "0xc8c8";
    (* lse_init_val=0, LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ stm32_state_i0_i3 (.D(n3_adj_2494), 
            .SP(n10121), .CK(pll_clk_int), .SR(o_reset_c), .Q(stm32_state[3]));
    defparam stm32_state_i0_i3.REGSET = "RESET";
    defparam stm32_state_i0_i3.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ stm32_state_i0_i2 (.D(n9970), 
            .SP(n10121), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_state[2]));
    defparam stm32_state_i0_i2.REGSET = "RESET";
    defparam stm32_state_i0_i2.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ stm32_state_i0_i1 (.D(n15312), 
            .SP(n10121), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(stm32_state[1]));
    defparam stm32_state_i0_i1.REGSET = "RESET";
    defparam stm32_state_i0_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[6]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7444), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[6] [1]));
    defparam \temp_array[6]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i1 .SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ stm32_state_i0_i0 (.D(n18656), 
            .SP(n10121), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(stm32_state[0]));
    defparam stm32_state_i0_i0.REGSET = "RESET";
    defparam stm32_state_i0_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(380[9],416[16])" *) FD1P3XZ int_RHD_TX_Byte__i6 (.D(n10824), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_RHD_TX_Byte[15]));
    defparam int_RHD_TX_Byte__i6.REGSET = "RESET";
    defparam int_RHD_TX_Byte__i6.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(308[8],308[32])" *) LUT4 LessThan_11_i10_3_lut (.A(n8), 
            .B(NUM_DATA[4]), .C(stm32_counter[4]), .Z(n10));
    defparam LessThan_11_i10_3_lut.INIT = "0x8e8e";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ init_FIFO_Read_c (.D(n10822), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(init_FIFO_Read));
    defparam init_FIFO_Read_c.REGSET = "RESET";
    defparam init_FIFO_Read_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(380[9],416[16])" *) FD1P3XZ int_RHD_TX_DV_c (.D(n10821), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_RHD_TX_DV));
    defparam int_RHD_TX_DV_c.REGSET = "RESET";
    defparam int_RHD_TX_DV_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i511 (.D(\temp_array[0] [15]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[511]));
    defparam temp_buffer_i0_i511.REGSET = "RESET";
    defparam temp_buffer_i0_i511.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i510 (.D(\temp_array[0] [14]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[510]));
    defparam temp_buffer_i0_i510.REGSET = "RESET";
    defparam temp_buffer_i0_i510.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i509 (.D(\temp_array[0] [13]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[509]));
    defparam temp_buffer_i0_i509.REGSET = "RESET";
    defparam temp_buffer_i0_i509.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i508 (.D(\temp_array[0] [12]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[508]));
    defparam temp_buffer_i0_i508.REGSET = "RESET";
    defparam temp_buffer_i0_i508.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i507 (.D(\temp_array[0] [11]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[507]));
    defparam temp_buffer_i0_i507.REGSET = "RESET";
    defparam temp_buffer_i0_i507.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i506 (.D(\temp_array[0] [10]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[506]));
    defparam temp_buffer_i0_i506.REGSET = "RESET";
    defparam temp_buffer_i0_i506.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i505 (.D(\temp_array[0] [9]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[505]));
    defparam temp_buffer_i0_i505.REGSET = "RESET";
    defparam temp_buffer_i0_i505.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i504 (.D(\temp_array[0] [8]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[504]));
    defparam temp_buffer_i0_i504.REGSET = "RESET";
    defparam temp_buffer_i0_i504.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i503 (.D(\temp_array[0] [7]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[503]));
    defparam temp_buffer_i0_i503.REGSET = "RESET";
    defparam temp_buffer_i0_i503.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i502 (.D(\temp_array[0] [6]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[502]));
    defparam temp_buffer_i0_i502.REGSET = "RESET";
    defparam temp_buffer_i0_i502.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i501 (.D(\temp_array[0] [5]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[501]));
    defparam temp_buffer_i0_i501.REGSET = "RESET";
    defparam temp_buffer_i0_i501.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i500 (.D(\temp_array[0] [4]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(temp_buffer[500]));
    defparam temp_buffer_i0_i500.REGSET = "RESET";
    defparam temp_buffer_i0_i500.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i499 (.D(\temp_array[0] [3]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[499]));
    defparam temp_buffer_i0_i499.REGSET = "RESET";
    defparam temp_buffer_i0_i499.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i498 (.D(\temp_array[0] [2]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[498]));
    defparam temp_buffer_i0_i498.REGSET = "RESET";
    defparam temp_buffer_i0_i498.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i497 (.D(\temp_array[0] [1]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[497]));
    defparam temp_buffer_i0_i497.REGSET = "RESET";
    defparam temp_buffer_i0_i497.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i496 (.D(\temp_array[0] [0]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[496]));
    defparam temp_buffer_i0_i496.REGSET = "RESET";
    defparam temp_buffer_i0_i496.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i495 (.D(\temp_array[1] [15]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[495]));
    defparam temp_buffer_i0_i495.REGSET = "RESET";
    defparam temp_buffer_i0_i495.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i494 (.D(\temp_array[1] [14]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[494]));
    defparam temp_buffer_i0_i494.REGSET = "RESET";
    defparam temp_buffer_i0_i494.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i493 (.D(\temp_array[1] [13]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[493]));
    defparam temp_buffer_i0_i493.REGSET = "RESET";
    defparam temp_buffer_i0_i493.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[6]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7444), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[6] [2]));
    defparam \temp_array[6]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[6]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7444), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[6] [3]));
    defparam \temp_array[6]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[6]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7444), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[6] [4]));
    defparam \temp_array[6]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i492 (.D(\temp_array[1] [12]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[492]));
    defparam temp_buffer_i0_i492.REGSET = "RESET";
    defparam temp_buffer_i0_i492.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i491 (.D(\temp_array[1] [11]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[491]));
    defparam temp_buffer_i0_i491.REGSET = "RESET";
    defparam temp_buffer_i0_i491.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i490 (.D(\temp_array[1] [10]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[490]));
    defparam temp_buffer_i0_i490.REGSET = "RESET";
    defparam temp_buffer_i0_i490.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i489 (.D(\temp_array[1] [9]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[489]));
    defparam temp_buffer_i0_i489.REGSET = "RESET";
    defparam temp_buffer_i0_i489.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i488 (.D(\temp_array[1] [8]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[488]));
    defparam temp_buffer_i0_i488.REGSET = "RESET";
    defparam temp_buffer_i0_i488.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i487 (.D(\temp_array[1] [7]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[487]));
    defparam temp_buffer_i0_i487.REGSET = "RESET";
    defparam temp_buffer_i0_i487.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i486 (.D(\temp_array[1] [6]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[486]));
    defparam temp_buffer_i0_i486.REGSET = "RESET";
    defparam temp_buffer_i0_i486.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i485 (.D(\temp_array[1] [5]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[485]));
    defparam temp_buffer_i0_i485.REGSET = "RESET";
    defparam temp_buffer_i0_i485.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i484 (.D(\temp_array[1] [4]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[484]));
    defparam temp_buffer_i0_i484.REGSET = "RESET";
    defparam temp_buffer_i0_i484.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i483 (.D(\temp_array[1] [3]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[483]));
    defparam temp_buffer_i0_i483.REGSET = "RESET";
    defparam temp_buffer_i0_i483.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i482 (.D(\temp_array[1] [2]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[482]));
    defparam temp_buffer_i0_i482.REGSET = "RESET";
    defparam temp_buffer_i0_i482.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i481 (.D(\temp_array[1] [1]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[481]));
    defparam temp_buffer_i0_i481.REGSET = "RESET";
    defparam temp_buffer_i0_i481.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i480 (.D(\temp_array[1] [0]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[480]));
    defparam temp_buffer_i0_i480.REGSET = "RESET";
    defparam temp_buffer_i0_i480.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i479 (.D(\temp_array[2] [15]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[479]));
    defparam temp_buffer_i0_i479.REGSET = "RESET";
    defparam temp_buffer_i0_i479.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i478 (.D(\temp_array[2] [14]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[478]));
    defparam temp_buffer_i0_i478.REGSET = "RESET";
    defparam temp_buffer_i0_i478.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i477 (.D(\temp_array[2] [13]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[477]));
    defparam temp_buffer_i0_i477.REGSET = "RESET";
    defparam temp_buffer_i0_i477.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i476 (.D(\temp_array[2] [12]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[476]));
    defparam temp_buffer_i0_i476.REGSET = "RESET";
    defparam temp_buffer_i0_i476.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i475 (.D(\temp_array[2] [11]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[475]));
    defparam temp_buffer_i0_i475.REGSET = "RESET";
    defparam temp_buffer_i0_i475.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i474 (.D(\temp_array[2] [10]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[474]));
    defparam temp_buffer_i0_i474.REGSET = "RESET";
    defparam temp_buffer_i0_i474.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i473 (.D(\temp_array[2] [9]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[473]));
    defparam temp_buffer_i0_i473.REGSET = "RESET";
    defparam temp_buffer_i0_i473.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i472 (.D(\temp_array[2] [8]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[472]));
    defparam temp_buffer_i0_i472.REGSET = "RESET";
    defparam temp_buffer_i0_i472.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i471 (.D(\temp_array[2] [7]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[471]));
    defparam temp_buffer_i0_i471.REGSET = "RESET";
    defparam temp_buffer_i0_i471.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i470 (.D(\temp_array[2] [6]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[470]));
    defparam temp_buffer_i0_i470.REGSET = "RESET";
    defparam temp_buffer_i0_i470.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i469 (.D(\temp_array[2] [5]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[469]));
    defparam temp_buffer_i0_i469.REGSET = "RESET";
    defparam temp_buffer_i0_i469.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i468 (.D(\temp_array[2] [4]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[468]));
    defparam temp_buffer_i0_i468.REGSET = "RESET";
    defparam temp_buffer_i0_i468.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i467 (.D(\temp_array[2] [3]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[467]));
    defparam temp_buffer_i0_i467.REGSET = "RESET";
    defparam temp_buffer_i0_i467.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i466 (.D(\temp_array[2] [2]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[466]));
    defparam temp_buffer_i0_i466.REGSET = "RESET";
    defparam temp_buffer_i0_i466.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i465 (.D(\temp_array[2] [1]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[465]));
    defparam temp_buffer_i0_i465.REGSET = "RESET";
    defparam temp_buffer_i0_i465.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i464 (.D(\temp_array[2] [0]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[464]));
    defparam temp_buffer_i0_i464.REGSET = "RESET";
    defparam temp_buffer_i0_i464.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i463 (.D(\temp_array[3] [15]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[463]));
    defparam temp_buffer_i0_i463.REGSET = "RESET";
    defparam temp_buffer_i0_i463.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i462 (.D(\temp_array[3] [14]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[462]));
    defparam temp_buffer_i0_i462.REGSET = "RESET";
    defparam temp_buffer_i0_i462.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i461 (.D(\temp_array[3] [13]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[461]));
    defparam temp_buffer_i0_i461.REGSET = "RESET";
    defparam temp_buffer_i0_i461.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i460 (.D(\temp_array[3] [12]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[460]));
    defparam temp_buffer_i0_i460.REGSET = "RESET";
    defparam temp_buffer_i0_i460.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i459 (.D(\temp_array[3] [11]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[459]));
    defparam temp_buffer_i0_i459.REGSET = "RESET";
    defparam temp_buffer_i0_i459.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i458 (.D(\temp_array[3] [10]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[458]));
    defparam temp_buffer_i0_i458.REGSET = "RESET";
    defparam temp_buffer_i0_i458.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i457 (.D(\temp_array[3] [9]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[457]));
    defparam temp_buffer_i0_i457.REGSET = "RESET";
    defparam temp_buffer_i0_i457.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i456 (.D(\temp_array[3] [8]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[456]));
    defparam temp_buffer_i0_i456.REGSET = "RESET";
    defparam temp_buffer_i0_i456.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i455 (.D(\temp_array[3] [7]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[455]));
    defparam temp_buffer_i0_i455.REGSET = "RESET";
    defparam temp_buffer_i0_i455.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i454 (.D(\temp_array[3] [6]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[454]));
    defparam temp_buffer_i0_i454.REGSET = "RESET";
    defparam temp_buffer_i0_i454.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i453 (.D(\temp_array[3] [5]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[453]));
    defparam temp_buffer_i0_i453.REGSET = "RESET";
    defparam temp_buffer_i0_i453.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i452 (.D(\temp_array[3] [4]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[452]));
    defparam temp_buffer_i0_i452.REGSET = "RESET";
    defparam temp_buffer_i0_i452.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i451 (.D(\temp_array[3] [3]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(temp_buffer[451]));
    defparam temp_buffer_i0_i451.REGSET = "RESET";
    defparam temp_buffer_i0_i451.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i450 (.D(\temp_array[3] [2]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[450]));
    defparam temp_buffer_i0_i450.REGSET = "RESET";
    defparam temp_buffer_i0_i450.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i449 (.D(\temp_array[3] [1]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[449]));
    defparam temp_buffer_i0_i449.REGSET = "RESET";
    defparam temp_buffer_i0_i449.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i448 (.D(\temp_array[3] [0]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[448]));
    defparam temp_buffer_i0_i448.REGSET = "RESET";
    defparam temp_buffer_i0_i448.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i447 (.D(\temp_array[4] [15]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[447]));
    defparam temp_buffer_i0_i447.REGSET = "RESET";
    defparam temp_buffer_i0_i447.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i446 (.D(\temp_array[4] [14]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[446]));
    defparam temp_buffer_i0_i446.REGSET = "RESET";
    defparam temp_buffer_i0_i446.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i445 (.D(\temp_array[4] [13]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[445]));
    defparam temp_buffer_i0_i445.REGSET = "RESET";
    defparam temp_buffer_i0_i445.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i444 (.D(\temp_array[4] [12]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[444]));
    defparam temp_buffer_i0_i444.REGSET = "RESET";
    defparam temp_buffer_i0_i444.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i443 (.D(\temp_array[4] [11]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[443]));
    defparam temp_buffer_i0_i443.REGSET = "RESET";
    defparam temp_buffer_i0_i443.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i442 (.D(\temp_array[4] [10]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[442]));
    defparam temp_buffer_i0_i442.REGSET = "RESET";
    defparam temp_buffer_i0_i442.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i441 (.D(\temp_array[4] [9]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[441]));
    defparam temp_buffer_i0_i441.REGSET = "RESET";
    defparam temp_buffer_i0_i441.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i440 (.D(\temp_array[4] [8]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[440]));
    defparam temp_buffer_i0_i440.REGSET = "RESET";
    defparam temp_buffer_i0_i440.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i439 (.D(\temp_array[4] [7]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[439]));
    defparam temp_buffer_i0_i439.REGSET = "RESET";
    defparam temp_buffer_i0_i439.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i438 (.D(\temp_array[4] [6]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[438]));
    defparam temp_buffer_i0_i438.REGSET = "RESET";
    defparam temp_buffer_i0_i438.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i437 (.D(\temp_array[4] [5]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[437]));
    defparam temp_buffer_i0_i437.REGSET = "RESET";
    defparam temp_buffer_i0_i437.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i436 (.D(\temp_array[4] [4]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[436]));
    defparam temp_buffer_i0_i436.REGSET = "RESET";
    defparam temp_buffer_i0_i436.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i435 (.D(\temp_array[4] [3]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[435]));
    defparam temp_buffer_i0_i435.REGSET = "RESET";
    defparam temp_buffer_i0_i435.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i434 (.D(\temp_array[4] [2]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[434]));
    defparam temp_buffer_i0_i434.REGSET = "RESET";
    defparam temp_buffer_i0_i434.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i433 (.D(\temp_array[4] [1]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[433]));
    defparam temp_buffer_i0_i433.REGSET = "RESET";
    defparam temp_buffer_i0_i433.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i432 (.D(\temp_array[4] [0]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[432]));
    defparam temp_buffer_i0_i432.REGSET = "RESET";
    defparam temp_buffer_i0_i432.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i431 (.D(\temp_array[5] [15]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[431]));
    defparam temp_buffer_i0_i431.REGSET = "RESET";
    defparam temp_buffer_i0_i431.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i430 (.D(\temp_array[5] [14]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[430]));
    defparam temp_buffer_i0_i430.REGSET = "RESET";
    defparam temp_buffer_i0_i430.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i429 (.D(\temp_array[5] [13]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[429]));
    defparam temp_buffer_i0_i429.REGSET = "RESET";
    defparam temp_buffer_i0_i429.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i428 (.D(\temp_array[5] [12]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[428]));
    defparam temp_buffer_i0_i428.REGSET = "RESET";
    defparam temp_buffer_i0_i428.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i427 (.D(\temp_array[5] [11]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[427]));
    defparam temp_buffer_i0_i427.REGSET = "RESET";
    defparam temp_buffer_i0_i427.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i426 (.D(\temp_array[5] [10]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[426]));
    defparam temp_buffer_i0_i426.REGSET = "RESET";
    defparam temp_buffer_i0_i426.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i425 (.D(\temp_array[5] [9]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[425]));
    defparam temp_buffer_i0_i425.REGSET = "RESET";
    defparam temp_buffer_i0_i425.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i424 (.D(\temp_array[5] [8]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[424]));
    defparam temp_buffer_i0_i424.REGSET = "RESET";
    defparam temp_buffer_i0_i424.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i423 (.D(\temp_array[5] [7]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[423]));
    defparam temp_buffer_i0_i423.REGSET = "RESET";
    defparam temp_buffer_i0_i423.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i422 (.D(\temp_array[5] [6]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[422]));
    defparam temp_buffer_i0_i422.REGSET = "RESET";
    defparam temp_buffer_i0_i422.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i421 (.D(\temp_array[5] [5]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[421]));
    defparam temp_buffer_i0_i421.REGSET = "RESET";
    defparam temp_buffer_i0_i421.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i420 (.D(\temp_array[5] [4]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[420]));
    defparam temp_buffer_i0_i420.REGSET = "RESET";
    defparam temp_buffer_i0_i420.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i419 (.D(\temp_array[5] [3]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[419]));
    defparam temp_buffer_i0_i419.REGSET = "RESET";
    defparam temp_buffer_i0_i419.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i418 (.D(\temp_array[5] [2]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[418]));
    defparam temp_buffer_i0_i418.REGSET = "RESET";
    defparam temp_buffer_i0_i418.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i417 (.D(\temp_array[5] [1]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[417]));
    defparam temp_buffer_i0_i417.REGSET = "RESET";
    defparam temp_buffer_i0_i417.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i416 (.D(\temp_array[5] [0]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[416]));
    defparam temp_buffer_i0_i416.REGSET = "RESET";
    defparam temp_buffer_i0_i416.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i415 (.D(\temp_array[6] [15]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[415]));
    defparam temp_buffer_i0_i415.REGSET = "RESET";
    defparam temp_buffer_i0_i415.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i414 (.D(\temp_array[6] [14]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[414]));
    defparam temp_buffer_i0_i414.REGSET = "RESET";
    defparam temp_buffer_i0_i414.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i413 (.D(\temp_array[6] [13]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[413]));
    defparam temp_buffer_i0_i413.REGSET = "RESET";
    defparam temp_buffer_i0_i413.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i412 (.D(\temp_array[6] [12]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[412]));
    defparam temp_buffer_i0_i412.REGSET = "RESET";
    defparam temp_buffer_i0_i412.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i411 (.D(\temp_array[6] [11]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[411]));
    defparam temp_buffer_i0_i411.REGSET = "RESET";
    defparam temp_buffer_i0_i411.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i410 (.D(\temp_array[6] [10]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[410]));
    defparam temp_buffer_i0_i410.REGSET = "RESET";
    defparam temp_buffer_i0_i410.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i409 (.D(\temp_array[6] [9]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[409]));
    defparam temp_buffer_i0_i409.REGSET = "RESET";
    defparam temp_buffer_i0_i409.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i408 (.D(\temp_array[6] [8]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[408]));
    defparam temp_buffer_i0_i408.REGSET = "RESET";
    defparam temp_buffer_i0_i408.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(308[8],308[32])" *) LUT4 LessThan_11_i12_3_lut (.A(n10), 
            .B(NUM_DATA[5]), .C(stm32_counter[5]), .Z(n12));
    defparam LessThan_11_i12_3_lut.INIT = "0x8e8e";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i407 (.D(\temp_array[6] [7]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[407]));
    defparam temp_buffer_i0_i407.REGSET = "RESET";
    defparam temp_buffer_i0_i407.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i406 (.D(\temp_array[6] [6]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[406]));
    defparam temp_buffer_i0_i406.REGSET = "RESET";
    defparam temp_buffer_i0_i406.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i405 (.D(\temp_array[6] [5]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[405]));
    defparam temp_buffer_i0_i405.REGSET = "RESET";
    defparam temp_buffer_i0_i405.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i404 (.D(\temp_array[6] [4]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[404]));
    defparam temp_buffer_i0_i404.REGSET = "RESET";
    defparam temp_buffer_i0_i404.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i403 (.D(\temp_array[6] [3]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[403]));
    defparam temp_buffer_i0_i403.REGSET = "RESET";
    defparam temp_buffer_i0_i403.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i402 (.D(\temp_array[6] [2]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[402]));
    defparam temp_buffer_i0_i402.REGSET = "RESET";
    defparam temp_buffer_i0_i402.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i401 (.D(\temp_array[6] [1]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[401]));
    defparam temp_buffer_i0_i401.REGSET = "RESET";
    defparam temp_buffer_i0_i401.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i400 (.D(\temp_array[6] [0]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[400]));
    defparam temp_buffer_i0_i400.REGSET = "RESET";
    defparam temp_buffer_i0_i400.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i399 (.D(\temp_array[7] [15]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[399]));
    defparam temp_buffer_i0_i399.REGSET = "RESET";
    defparam temp_buffer_i0_i399.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i398 (.D(\temp_array[7] [14]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[398]));
    defparam temp_buffer_i0_i398.REGSET = "RESET";
    defparam temp_buffer_i0_i398.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i397 (.D(\temp_array[7] [13]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[397]));
    defparam temp_buffer_i0_i397.REGSET = "RESET";
    defparam temp_buffer_i0_i397.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i396 (.D(\temp_array[7] [12]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[396]));
    defparam temp_buffer_i0_i396.REGSET = "RESET";
    defparam temp_buffer_i0_i396.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[6]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7444), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[6] [5]));
    defparam \temp_array[6]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i395 (.D(\temp_array[7] [11]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[395]));
    defparam temp_buffer_i0_i395.REGSET = "RESET";
    defparam temp_buffer_i0_i395.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i394 (.D(\temp_array[7] [10]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[394]));
    defparam temp_buffer_i0_i394.REGSET = "RESET";
    defparam temp_buffer_i0_i394.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[6]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7444), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[6] [6]));
    defparam \temp_array[6]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i393 (.D(\temp_array[7] [9]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[393]));
    defparam temp_buffer_i0_i393.REGSET = "RESET";
    defparam temp_buffer_i0_i393.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[6]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7444), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[6] [7]));
    defparam \temp_array[6]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i392 (.D(\temp_array[7] [8]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[392]));
    defparam temp_buffer_i0_i392.REGSET = "RESET";
    defparam temp_buffer_i0_i392.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i391 (.D(\temp_array[7] [7]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[391]));
    defparam temp_buffer_i0_i391.REGSET = "RESET";
    defparam temp_buffer_i0_i391.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i390 (.D(\temp_array[7] [6]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[390]));
    defparam temp_buffer_i0_i390.REGSET = "RESET";
    defparam temp_buffer_i0_i390.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i389 (.D(\temp_array[7] [5]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[389]));
    defparam temp_buffer_i0_i389.REGSET = "RESET";
    defparam temp_buffer_i0_i389.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i388 (.D(\temp_array[7] [4]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[388]));
    defparam temp_buffer_i0_i388.REGSET = "RESET";
    defparam temp_buffer_i0_i388.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i387 (.D(\temp_array[7] [3]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[387]));
    defparam temp_buffer_i0_i387.REGSET = "RESET";
    defparam temp_buffer_i0_i387.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i386 (.D(\temp_array[7] [2]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[386]));
    defparam temp_buffer_i0_i386.REGSET = "RESET";
    defparam temp_buffer_i0_i386.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i385 (.D(\temp_array[7] [1]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[385]));
    defparam temp_buffer_i0_i385.REGSET = "RESET";
    defparam temp_buffer_i0_i385.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i384 (.D(\temp_array[7] [0]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[384]));
    defparam temp_buffer_i0_i384.REGSET = "RESET";
    defparam temp_buffer_i0_i384.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i383 (.D(\temp_array[8] [15]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[383]));
    defparam temp_buffer_i0_i383.REGSET = "RESET";
    defparam temp_buffer_i0_i383.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i382 (.D(\temp_array[8] [14]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[382]));
    defparam temp_buffer_i0_i382.REGSET = "RESET";
    defparam temp_buffer_i0_i382.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[6]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7444), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[6] [8]));
    defparam \temp_array[6]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i381 (.D(\temp_array[8] [13]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[381]));
    defparam temp_buffer_i0_i381.REGSET = "RESET";
    defparam temp_buffer_i0_i381.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i380 (.D(\temp_array[8] [12]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[380]));
    defparam temp_buffer_i0_i380.REGSET = "RESET";
    defparam temp_buffer_i0_i380.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[6]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7444), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[6] [9]));
    defparam \temp_array[6]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i379 (.D(\temp_array[8] [11]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[379]));
    defparam temp_buffer_i0_i379.REGSET = "RESET";
    defparam temp_buffer_i0_i379.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[6]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7444), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[6] [10]));
    defparam \temp_array[6]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i378 (.D(\temp_array[8] [10]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[378]));
    defparam temp_buffer_i0_i378.REGSET = "RESET";
    defparam temp_buffer_i0_i378.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i377 (.D(\temp_array[8] [9]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[377]));
    defparam temp_buffer_i0_i377.REGSET = "RESET";
    defparam temp_buffer_i0_i377.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i376 (.D(\temp_array[8] [8]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[376]));
    defparam temp_buffer_i0_i376.REGSET = "RESET";
    defparam temp_buffer_i0_i376.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[6]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7444), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[6] [11]));
    defparam \temp_array[6]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[6]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7444), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[6] [12]));
    defparam \temp_array[6]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i375 (.D(\temp_array[8] [7]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[375]));
    defparam temp_buffer_i0_i375.REGSET = "RESET";
    defparam temp_buffer_i0_i375.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i374 (.D(\temp_array[8] [6]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[374]));
    defparam temp_buffer_i0_i374.REGSET = "RESET";
    defparam temp_buffer_i0_i374.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i373 (.D(\temp_array[8] [5]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[373]));
    defparam temp_buffer_i0_i373.REGSET = "RESET";
    defparam temp_buffer_i0_i373.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i372 (.D(\temp_array[8] [4]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[372]));
    defparam temp_buffer_i0_i372.REGSET = "RESET";
    defparam temp_buffer_i0_i372.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i371 (.D(\temp_array[8] [3]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[371]));
    defparam temp_buffer_i0_i371.REGSET = "RESET";
    defparam temp_buffer_i0_i371.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i370 (.D(\temp_array[8] [2]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[370]));
    defparam temp_buffer_i0_i370.REGSET = "RESET";
    defparam temp_buffer_i0_i370.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i369 (.D(\temp_array[8] [1]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[369]));
    defparam temp_buffer_i0_i369.REGSET = "RESET";
    defparam temp_buffer_i0_i369.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i368 (.D(\temp_array[8] [0]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[368]));
    defparam temp_buffer_i0_i368.REGSET = "RESET";
    defparam temp_buffer_i0_i368.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i367 (.D(\temp_array[9] [15]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[367]));
    defparam temp_buffer_i0_i367.REGSET = "RESET";
    defparam temp_buffer_i0_i367.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[6]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7444), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[6] [13]));
    defparam \temp_array[6]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i366 (.D(\temp_array[9] [14]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(temp_buffer[366]));
    defparam temp_buffer_i0_i366.REGSET = "RESET";
    defparam temp_buffer_i0_i366.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[6]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7444), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[6] [14]));
    defparam \temp_array[6]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i365 (.D(\temp_array[9] [13]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[365]));
    defparam temp_buffer_i0_i365.REGSET = "RESET";
    defparam temp_buffer_i0_i365.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[6]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7444), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[6] [15]));
    defparam \temp_array[6]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[6]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i364 (.D(\temp_array[9] [12]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[364]));
    defparam temp_buffer_i0_i364.REGSET = "RESET";
    defparam temp_buffer_i0_i364.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i363 (.D(\temp_array[9] [11]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[363]));
    defparam temp_buffer_i0_i363.REGSET = "RESET";
    defparam temp_buffer_i0_i363.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[7]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7464), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[7] [1]));
    defparam \temp_array[7]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i362 (.D(\temp_array[9] [10]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[362]));
    defparam temp_buffer_i0_i362.REGSET = "RESET";
    defparam temp_buffer_i0_i362.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[7]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7464), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[7] [2]));
    defparam \temp_array[7]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i361 (.D(\temp_array[9] [9]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[361]));
    defparam temp_buffer_i0_i361.REGSET = "RESET";
    defparam temp_buffer_i0_i361.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[7]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7464), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[7] [3]));
    defparam \temp_array[7]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i360 (.D(\temp_array[9] [8]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[360]));
    defparam temp_buffer_i0_i360.REGSET = "RESET";
    defparam temp_buffer_i0_i360.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[7]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7464), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[7] [4]));
    defparam \temp_array[7]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[7]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7464), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[7] [5]));
    defparam \temp_array[7]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i359 (.D(\temp_array[9] [7]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[359]));
    defparam temp_buffer_i0_i359.REGSET = "RESET";
    defparam temp_buffer_i0_i359.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[7]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7464), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[7] [6]));
    defparam \temp_array[7]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i358 (.D(\temp_array[9] [6]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[358]));
    defparam temp_buffer_i0_i358.REGSET = "RESET";
    defparam temp_buffer_i0_i358.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i357 (.D(\temp_array[9] [5]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[357]));
    defparam temp_buffer_i0_i357.REGSET = "RESET";
    defparam temp_buffer_i0_i357.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i356 (.D(\temp_array[9] [4]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[356]));
    defparam temp_buffer_i0_i356.REGSET = "RESET";
    defparam temp_buffer_i0_i356.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i355 (.D(\temp_array[9] [3]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[355]));
    defparam temp_buffer_i0_i355.REGSET = "RESET";
    defparam temp_buffer_i0_i355.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i354 (.D(\temp_array[9] [2]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[354]));
    defparam temp_buffer_i0_i354.REGSET = "RESET";
    defparam temp_buffer_i0_i354.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i353 (.D(\temp_array[9] [1]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[353]));
    defparam temp_buffer_i0_i353.REGSET = "RESET";
    defparam temp_buffer_i0_i353.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i352 (.D(\temp_array[9] [0]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[352]));
    defparam temp_buffer_i0_i352.REGSET = "RESET";
    defparam temp_buffer_i0_i352.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i351 (.D(\temp_array[10] [15]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[351]));
    defparam temp_buffer_i0_i351.REGSET = "RESET";
    defparam temp_buffer_i0_i351.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i350 (.D(\temp_array[10] [14]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[350]));
    defparam temp_buffer_i0_i350.REGSET = "RESET";
    defparam temp_buffer_i0_i350.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i349 (.D(\temp_array[10] [13]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[349]));
    defparam temp_buffer_i0_i349.REGSET = "RESET";
    defparam temp_buffer_i0_i349.SRMODE = "ASYNC";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i4_4_lut (.A(n9452), .B(n3), 
            .C(stm32_state[2]), .D(n6_adj_2495), .Z(n18658));
    defparam i4_4_lut.INIT = "0x2000";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i348 (.D(\temp_array[10] [12]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[348]));
    defparam temp_buffer_i0_i348.REGSET = "RESET";
    defparam temp_buffer_i0_i348.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i347 (.D(\temp_array[10] [11]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[347]));
    defparam temp_buffer_i0_i347.REGSET = "RESET";
    defparam temp_buffer_i0_i347.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i346 (.D(\temp_array[10] [10]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[346]));
    defparam temp_buffer_i0_i346.REGSET = "RESET";
    defparam temp_buffer_i0_i346.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i345 (.D(\temp_array[10] [9]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[345]));
    defparam temp_buffer_i0_i345.REGSET = "RESET";
    defparam temp_buffer_i0_i345.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[7]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7464), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[7] [7]));
    defparam \temp_array[7]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i344 (.D(\temp_array[10] [8]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[344]));
    defparam temp_buffer_i0_i344.REGSET = "RESET";
    defparam temp_buffer_i0_i344.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[7]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7464), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[7] [8]));
    defparam \temp_array[7]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i343 (.D(\temp_array[10] [7]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[343]));
    defparam temp_buffer_i0_i343.REGSET = "RESET";
    defparam temp_buffer_i0_i343.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[7]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7464), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[7] [9]));
    defparam \temp_array[7]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i342 (.D(\temp_array[10] [6]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[342]));
    defparam temp_buffer_i0_i342.REGSET = "RESET";
    defparam temp_buffer_i0_i342.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i341 (.D(\temp_array[10] [5]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[341]));
    defparam temp_buffer_i0_i341.REGSET = "RESET";
    defparam temp_buffer_i0_i341.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i340 (.D(\temp_array[10] [4]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[340]));
    defparam temp_buffer_i0_i340.REGSET = "RESET";
    defparam temp_buffer_i0_i340.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i339 (.D(\temp_array[10] [3]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[339]));
    defparam temp_buffer_i0_i339.REGSET = "RESET";
    defparam temp_buffer_i0_i339.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i338 (.D(\temp_array[10] [2]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[338]));
    defparam temp_buffer_i0_i338.REGSET = "RESET";
    defparam temp_buffer_i0_i338.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i337 (.D(\temp_array[10] [1]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[337]));
    defparam temp_buffer_i0_i337.REGSET = "RESET";
    defparam temp_buffer_i0_i337.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i336 (.D(\temp_array[10] [0]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[336]));
    defparam temp_buffer_i0_i336.REGSET = "RESET";
    defparam temp_buffer_i0_i336.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i335 (.D(\temp_array[11] [15]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[335]));
    defparam temp_buffer_i0_i335.REGSET = "RESET";
    defparam temp_buffer_i0_i335.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i334 (.D(\temp_array[11] [14]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[334]));
    defparam temp_buffer_i0_i334.REGSET = "RESET";
    defparam temp_buffer_i0_i334.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i333 (.D(\temp_array[11] [13]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[333]));
    defparam temp_buffer_i0_i333.REGSET = "RESET";
    defparam temp_buffer_i0_i333.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i332 (.D(\temp_array[11] [12]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[332]));
    defparam temp_buffer_i0_i332.REGSET = "RESET";
    defparam temp_buffer_i0_i332.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i331 (.D(\temp_array[11] [11]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[331]));
    defparam temp_buffer_i0_i331.REGSET = "RESET";
    defparam temp_buffer_i0_i331.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i330 (.D(\temp_array[11] [10]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[330]));
    defparam temp_buffer_i0_i330.REGSET = "RESET";
    defparam temp_buffer_i0_i330.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i329 (.D(\temp_array[11] [9]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[329]));
    defparam temp_buffer_i0_i329.REGSET = "RESET";
    defparam temp_buffer_i0_i329.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i328 (.D(\temp_array[11] [8]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[328]));
    defparam temp_buffer_i0_i328.REGSET = "RESET";
    defparam temp_buffer_i0_i328.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i327 (.D(\temp_array[11] [7]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[327]));
    defparam temp_buffer_i0_i327.REGSET = "RESET";
    defparam temp_buffer_i0_i327.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i326 (.D(\temp_array[11] [6]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[326]));
    defparam temp_buffer_i0_i326.REGSET = "RESET";
    defparam temp_buffer_i0_i326.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i325 (.D(\temp_array[11] [5]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[325]));
    defparam temp_buffer_i0_i325.REGSET = "RESET";
    defparam temp_buffer_i0_i325.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i324 (.D(\temp_array[11] [4]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[324]));
    defparam temp_buffer_i0_i324.REGSET = "RESET";
    defparam temp_buffer_i0_i324.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i323 (.D(\temp_array[11] [3]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[323]));
    defparam temp_buffer_i0_i323.REGSET = "RESET";
    defparam temp_buffer_i0_i323.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i322 (.D(\temp_array[11] [2]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[322]));
    defparam temp_buffer_i0_i322.REGSET = "RESET";
    defparam temp_buffer_i0_i322.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i321 (.D(\temp_array[11] [1]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[321]));
    defparam temp_buffer_i0_i321.REGSET = "RESET";
    defparam temp_buffer_i0_i321.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[7]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7464), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[7] [10]));
    defparam \temp_array[7]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[4]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7414), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(\temp_array[4] [5]));
    defparam \temp_array[4]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i320 (.D(\temp_array[11] [0]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[320]));
    defparam temp_buffer_i0_i320.REGSET = "RESET";
    defparam temp_buffer_i0_i320.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i319 (.D(\temp_array[12] [15]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[319]));
    defparam temp_buffer_i0_i319.REGSET = "RESET";
    defparam temp_buffer_i0_i319.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[7]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7464), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[7] [11]));
    defparam \temp_array[7]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[7]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7464), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[7] [12]));
    defparam \temp_array[7]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i318 (.D(\temp_array[12] [14]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[318]));
    defparam temp_buffer_i0_i318.REGSET = "RESET";
    defparam temp_buffer_i0_i318.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i317 (.D(\temp_array[12] [13]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[317]));
    defparam temp_buffer_i0_i317.REGSET = "RESET";
    defparam temp_buffer_i0_i317.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i316 (.D(\temp_array[12] [12]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[316]));
    defparam temp_buffer_i0_i316.REGSET = "RESET";
    defparam temp_buffer_i0_i316.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i315 (.D(\temp_array[12] [11]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[315]));
    defparam temp_buffer_i0_i315.REGSET = "RESET";
    defparam temp_buffer_i0_i315.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[4]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7414), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[4] [4]));
    defparam \temp_array[4]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i314 (.D(\temp_array[12] [10]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[314]));
    defparam temp_buffer_i0_i314.REGSET = "RESET";
    defparam temp_buffer_i0_i314.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i313 (.D(\temp_array[12] [9]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[313]));
    defparam temp_buffer_i0_i313.REGSET = "RESET";
    defparam temp_buffer_i0_i313.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i312 (.D(\temp_array[12] [8]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[312]));
    defparam temp_buffer_i0_i312.REGSET = "RESET";
    defparam temp_buffer_i0_i312.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i311 (.D(\temp_array[12] [7]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[311]));
    defparam temp_buffer_i0_i311.REGSET = "RESET";
    defparam temp_buffer_i0_i311.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i310 (.D(\temp_array[12] [6]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[310]));
    defparam temp_buffer_i0_i310.REGSET = "RESET";
    defparam temp_buffer_i0_i310.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[4]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7414), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[4] [3]));
    defparam \temp_array[4]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i309 (.D(\temp_array[12] [5]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[309]));
    defparam temp_buffer_i0_i309.REGSET = "RESET";
    defparam temp_buffer_i0_i309.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i308 (.D(\temp_array[12] [4]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[308]));
    defparam temp_buffer_i0_i308.REGSET = "RESET";
    defparam temp_buffer_i0_i308.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i307 (.D(\temp_array[12] [3]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[307]));
    defparam temp_buffer_i0_i307.REGSET = "RESET";
    defparam temp_buffer_i0_i307.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i306 (.D(\temp_array[12] [2]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[306]));
    defparam temp_buffer_i0_i306.REGSET = "RESET";
    defparam temp_buffer_i0_i306.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i305 (.D(\temp_array[12] [1]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[305]));
    defparam temp_buffer_i0_i305.REGSET = "RESET";
    defparam temp_buffer_i0_i305.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i304 (.D(\temp_array[12] [0]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[304]));
    defparam temp_buffer_i0_i304.REGSET = "RESET";
    defparam temp_buffer_i0_i304.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[7]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7464), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[7] [13]));
    defparam \temp_array[7]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[7]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7464), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[7] [14]));
    defparam \temp_array[7]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[7]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7464), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[7] [15]));
    defparam \temp_array[7]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[7]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i303 (.D(\temp_array[13] [15]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[303]));
    defparam temp_buffer_i0_i303.REGSET = "RESET";
    defparam temp_buffer_i0_i303.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i302 (.D(\temp_array[13] [14]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[302]));
    defparam temp_buffer_i0_i302.REGSET = "RESET";
    defparam temp_buffer_i0_i302.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i301 (.D(\temp_array[13] [13]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[301]));
    defparam temp_buffer_i0_i301.REGSET = "RESET";
    defparam temp_buffer_i0_i301.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i300 (.D(\temp_array[13] [12]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[300]));
    defparam temp_buffer_i0_i300.REGSET = "RESET";
    defparam temp_buffer_i0_i300.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i299 (.D(\temp_array[13] [11]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[299]));
    defparam temp_buffer_i0_i299.REGSET = "RESET";
    defparam temp_buffer_i0_i299.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@4(294[3],359[13])" *) LUT4 i5076_2_lut (.A(stm32_state[0]), 
            .B(stm32_state[1]), .Z(n6777[0]));
    defparam i5076_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i298 (.D(\temp_array[13] [10]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[298]));
    defparam temp_buffer_i0_i298.REGSET = "RESET";
    defparam temp_buffer_i0_i298.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i297 (.D(\temp_array[13] [9]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[297]));
    defparam temp_buffer_i0_i297.REGSET = "RESET";
    defparam temp_buffer_i0_i297.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i296 (.D(\temp_array[13] [8]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[296]));
    defparam temp_buffer_i0_i296.REGSET = "RESET";
    defparam temp_buffer_i0_i296.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[8]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7480), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[8] [1]));
    defparam \temp_array[8]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[8]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7480), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[8] [2]));
    defparam \temp_array[8]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i2 .SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(317[23],317[36])" *) FD1P3XZ stm32_counter_1438__i0 (.D(n167[0]), 
            .SP(n2), .CK(pll_clk_int), .SR(o_reset_c), .Q(stm32_counter[0]));
    defparam stm32_counter_1438__i0.REGSET = "RESET";
    defparam stm32_counter_1438__i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i295 (.D(\temp_array[13] [7]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[295]));
    defparam temp_buffer_i0_i295.REGSET = "RESET";
    defparam temp_buffer_i0_i295.SRMODE = "ASYNC";
    (* lut_function="(A (B (C)+!B !(C))+!A (B))", lineinfo="@4(380[9],416[16])" *) LUT4 i13_3_lut (.A(state[0]), 
            .B(state[1]), .C(n7231), .Z(n15775));
    defparam i13_3_lut.INIT = "0xc6c6";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[8]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7480), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[8] [3]));
    defparam \temp_array[8]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i294 (.D(\temp_array[13] [6]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[294]));
    defparam temp_buffer_i0_i294.REGSET = "RESET";
    defparam temp_buffer_i0_i294.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i293 (.D(\temp_array[13] [5]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[293]));
    defparam temp_buffer_i0_i293.REGSET = "RESET";
    defparam temp_buffer_i0_i293.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i292 (.D(\temp_array[13] [4]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[292]));
    defparam temp_buffer_i0_i292.REGSET = "RESET";
    defparam temp_buffer_i0_i292.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i291 (.D(\temp_array[13] [3]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[291]));
    defparam temp_buffer_i0_i291.REGSET = "RESET";
    defparam temp_buffer_i0_i291.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i290 (.D(\temp_array[13] [2]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[290]));
    defparam temp_buffer_i0_i290.REGSET = "RESET";
    defparam temp_buffer_i0_i290.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(406[38],406[43])" *) FD1P3XZ index_1440__i0 (.D(n167_adj_2606[0]), 
            .SP(n2_adj_2497), .CK(pll_clk_int), .SR(o_reset_c), .Q(index[0]));
    defparam index_1440__i0.REGSET = "RESET";
    defparam index_1440__i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i289 (.D(\temp_array[13] [1]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[289]));
    defparam temp_buffer_i0_i289.REGSET = "RESET";
    defparam temp_buffer_i0_i289.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[4]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7414), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[4] [2]));
    defparam \temp_array[4]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i288 (.D(\temp_array[13] [0]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[288]));
    defparam temp_buffer_i0_i288.REGSET = "RESET";
    defparam temp_buffer_i0_i288.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i287 (.D(\temp_array[14] [15]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[287]));
    defparam temp_buffer_i0_i287.REGSET = "RESET";
    defparam temp_buffer_i0_i287.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i286 (.D(\temp_array[14] [14]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[286]));
    defparam temp_buffer_i0_i286.REGSET = "RESET";
    defparam temp_buffer_i0_i286.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i285 (.D(\temp_array[14] [13]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(temp_buffer[285]));
    defparam temp_buffer_i0_i285.REGSET = "RESET";
    defparam temp_buffer_i0_i285.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i284 (.D(\temp_array[14] [12]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[284]));
    defparam temp_buffer_i0_i284.REGSET = "RESET";
    defparam temp_buffer_i0_i284.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i283 (.D(\temp_array[14] [11]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[283]));
    defparam temp_buffer_i0_i283.REGSET = "RESET";
    defparam temp_buffer_i0_i283.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i282 (.D(\temp_array[14] [10]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[282]));
    defparam temp_buffer_i0_i282.REGSET = "RESET";
    defparam temp_buffer_i0_i282.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i281 (.D(\temp_array[14] [9]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[281]));
    defparam temp_buffer_i0_i281.REGSET = "RESET";
    defparam temp_buffer_i0_i281.SRMODE = "ASYNC";
    (* lut_function="(!(A))" *) LUT4 i1_1_lut (.A(o_Controller_Mode_c_0), 
            .Z(n1));
    defparam i1_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i280 (.D(\temp_array[14] [8]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[280]));
    defparam temp_buffer_i0_i280.REGSET = "RESET";
    defparam temp_buffer_i0_i280.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[0]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7386), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[0] [0]));
    defparam \temp_array[0]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i279 (.D(\temp_array[14] [7]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[279]));
    defparam temp_buffer_i0_i279.REGSET = "RESET";
    defparam temp_buffer_i0_i279.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i278 (.D(\temp_array[14] [6]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[278]));
    defparam temp_buffer_i0_i278.REGSET = "RESET";
    defparam temp_buffer_i0_i278.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i277 (.D(\temp_array[14] [5]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[277]));
    defparam temp_buffer_i0_i277.REGSET = "RESET";
    defparam temp_buffer_i0_i277.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i276 (.D(\temp_array[14] [4]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[276]));
    defparam temp_buffer_i0_i276.REGSET = "RESET";
    defparam temp_buffer_i0_i276.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i275 (.D(\temp_array[14] [3]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[275]));
    defparam temp_buffer_i0_i275.REGSET = "RESET";
    defparam temp_buffer_i0_i275.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i274 (.D(\temp_array[14] [2]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[274]));
    defparam temp_buffer_i0_i274.REGSET = "RESET";
    defparam temp_buffer_i0_i274.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[8]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7480), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[8] [4]));
    defparam \temp_array[8]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i273 (.D(\temp_array[14] [1]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[273]));
    defparam temp_buffer_i0_i273.REGSET = "RESET";
    defparam temp_buffer_i0_i273.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i272 (.D(\temp_array[14] [0]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[272]));
    defparam temp_buffer_i0_i272.REGSET = "RESET";
    defparam temp_buffer_i0_i272.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[8]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7480), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[8] [5]));
    defparam \temp_array[8]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[8]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7480), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[8] [6]));
    defparam \temp_array[8]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i271 (.D(\temp_array[15] [15]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[271]));
    defparam temp_buffer_i0_i271.REGSET = "RESET";
    defparam temp_buffer_i0_i271.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i270 (.D(\temp_array[15] [14]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[270]));
    defparam temp_buffer_i0_i270.REGSET = "RESET";
    defparam temp_buffer_i0_i270.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i269 (.D(\temp_array[15] [13]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[269]));
    defparam temp_buffer_i0_i269.REGSET = "RESET";
    defparam temp_buffer_i0_i269.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i268 (.D(\temp_array[15] [12]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[268]));
    defparam temp_buffer_i0_i268.REGSET = "RESET";
    defparam temp_buffer_i0_i268.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i267 (.D(\temp_array[15] [11]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[267]));
    defparam temp_buffer_i0_i267.REGSET = "RESET";
    defparam temp_buffer_i0_i267.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i266 (.D(\temp_array[15] [10]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[266]));
    defparam temp_buffer_i0_i266.REGSET = "RESET";
    defparam temp_buffer_i0_i266.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i265 (.D(\temp_array[15] [9]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[265]));
    defparam temp_buffer_i0_i265.REGSET = "RESET";
    defparam temp_buffer_i0_i265.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[8]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7480), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[8] [7]));
    defparam \temp_array[8]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[8]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7480), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[8] [8]));
    defparam \temp_array[8]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[8]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7480), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[8] [9]));
    defparam \temp_array[8]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i264 (.D(\temp_array[15] [8]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[264]));
    defparam temp_buffer_i0_i264.REGSET = "RESET";
    defparam temp_buffer_i0_i264.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i263 (.D(\temp_array[15] [7]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[263]));
    defparam temp_buffer_i0_i263.REGSET = "RESET";
    defparam temp_buffer_i0_i263.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i262 (.D(\temp_array[15] [6]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[262]));
    defparam temp_buffer_i0_i262.REGSET = "RESET";
    defparam temp_buffer_i0_i262.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i261 (.D(\temp_array[15] [5]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[261]));
    defparam temp_buffer_i0_i261.REGSET = "RESET";
    defparam temp_buffer_i0_i261.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i260 (.D(\temp_array[15] [4]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[260]));
    defparam temp_buffer_i0_i260.REGSET = "RESET";
    defparam temp_buffer_i0_i260.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i259 (.D(\temp_array[15] [3]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[259]));
    defparam temp_buffer_i0_i259.REGSET = "RESET";
    defparam temp_buffer_i0_i259.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i258 (.D(\temp_array[15] [2]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[258]));
    defparam temp_buffer_i0_i258.REGSET = "RESET";
    defparam temp_buffer_i0_i258.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i257 (.D(\temp_array[15] [1]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[257]));
    defparam temp_buffer_i0_i257.REGSET = "RESET";
    defparam temp_buffer_i0_i257.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i256 (.D(\temp_array[15] [0]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[256]));
    defparam temp_buffer_i0_i256.REGSET = "RESET";
    defparam temp_buffer_i0_i256.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i255 (.D(\temp_array[16] [15]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[255]));
    defparam temp_buffer_i0_i255.REGSET = "RESET";
    defparam temp_buffer_i0_i255.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i254 (.D(\temp_array[16] [14]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[254]));
    defparam temp_buffer_i0_i254.REGSET = "RESET";
    defparam temp_buffer_i0_i254.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i253 (.D(\temp_array[16] [13]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[253]));
    defparam temp_buffer_i0_i253.REGSET = "RESET";
    defparam temp_buffer_i0_i253.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i252 (.D(\temp_array[16] [12]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[252]));
    defparam temp_buffer_i0_i252.REGSET = "RESET";
    defparam temp_buffer_i0_i252.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i251 (.D(\temp_array[16] [11]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[251]));
    defparam temp_buffer_i0_i251.REGSET = "RESET";
    defparam temp_buffer_i0_i251.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[8]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7480), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[8] [10]));
    defparam \temp_array[8]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i250 (.D(\temp_array[16] [10]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[250]));
    defparam temp_buffer_i0_i250.REGSET = "RESET";
    defparam temp_buffer_i0_i250.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[8]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7480), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[8] [11]));
    defparam \temp_array[8]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i249 (.D(\temp_array[16] [9]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[249]));
    defparam temp_buffer_i0_i249.REGSET = "RESET";
    defparam temp_buffer_i0_i249.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i248 (.D(\temp_array[16] [8]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[248]));
    defparam temp_buffer_i0_i248.REGSET = "RESET";
    defparam temp_buffer_i0_i248.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[8]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7480), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[8] [12]));
    defparam \temp_array[8]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i247 (.D(\temp_array[16] [7]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[247]));
    defparam temp_buffer_i0_i247.REGSET = "RESET";
    defparam temp_buffer_i0_i247.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i246 (.D(\temp_array[16] [6]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[246]));
    defparam temp_buffer_i0_i246.REGSET = "RESET";
    defparam temp_buffer_i0_i246.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i245 (.D(\temp_array[16] [5]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[245]));
    defparam temp_buffer_i0_i245.REGSET = "RESET";
    defparam temp_buffer_i0_i245.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i244 (.D(\temp_array[16] [4]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[244]));
    defparam temp_buffer_i0_i244.REGSET = "RESET";
    defparam temp_buffer_i0_i244.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(308[8],308[32])" *) LUT4 LessThan_11_i14_3_lut (.A(n12), 
            .B(NUM_DATA[6]), .C(stm32_counter[6]), .Z(n14));
    defparam LessThan_11_i14_3_lut.INIT = "0x8e8e";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i243 (.D(\temp_array[16] [3]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(temp_buffer[243]));
    defparam temp_buffer_i0_i243.REGSET = "RESET";
    defparam temp_buffer_i0_i243.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i242 (.D(\temp_array[16] [2]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[242]));
    defparam temp_buffer_i0_i242.REGSET = "RESET";
    defparam temp_buffer_i0_i242.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i241 (.D(\temp_array[16] [1]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[241]));
    defparam temp_buffer_i0_i241.REGSET = "RESET";
    defparam temp_buffer_i0_i241.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i240 (.D(\temp_array[16] [0]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[240]));
    defparam temp_buffer_i0_i240.REGSET = "RESET";
    defparam temp_buffer_i0_i240.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i239 (.D(\temp_array[17] [15]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[239]));
    defparam temp_buffer_i0_i239.REGSET = "RESET";
    defparam temp_buffer_i0_i239.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i238 (.D(\temp_array[17] [14]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[238]));
    defparam temp_buffer_i0_i238.REGSET = "RESET";
    defparam temp_buffer_i0_i238.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i237 (.D(\temp_array[17] [13]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[237]));
    defparam temp_buffer_i0_i237.REGSET = "RESET";
    defparam temp_buffer_i0_i237.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i236 (.D(\temp_array[17] [12]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[236]));
    defparam temp_buffer_i0_i236.REGSET = "RESET";
    defparam temp_buffer_i0_i236.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i235 (.D(\temp_array[17] [11]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[235]));
    defparam temp_buffer_i0_i235.REGSET = "RESET";
    defparam temp_buffer_i0_i235.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i234 (.D(\temp_array[17] [10]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[234]));
    defparam temp_buffer_i0_i234.REGSET = "RESET";
    defparam temp_buffer_i0_i234.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i233 (.D(\temp_array[17] [9]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[233]));
    defparam temp_buffer_i0_i233.REGSET = "RESET";
    defparam temp_buffer_i0_i233.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i232 (.D(\temp_array[17] [8]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[232]));
    defparam temp_buffer_i0_i232.REGSET = "RESET";
    defparam temp_buffer_i0_i232.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i231 (.D(\temp_array[17] [7]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[231]));
    defparam temp_buffer_i0_i231.REGSET = "RESET";
    defparam temp_buffer_i0_i231.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i230 (.D(\temp_array[17] [6]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[230]));
    defparam temp_buffer_i0_i230.REGSET = "RESET";
    defparam temp_buffer_i0_i230.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i229 (.D(\temp_array[17] [5]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[229]));
    defparam temp_buffer_i0_i229.REGSET = "RESET";
    defparam temp_buffer_i0_i229.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i228 (.D(\temp_array[17] [4]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[228]));
    defparam temp_buffer_i0_i228.REGSET = "RESET";
    defparam temp_buffer_i0_i228.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i227 (.D(\temp_array[17] [3]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[227]));
    defparam temp_buffer_i0_i227.REGSET = "RESET";
    defparam temp_buffer_i0_i227.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i226 (.D(\temp_array[17] [2]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[226]));
    defparam temp_buffer_i0_i226.REGSET = "RESET";
    defparam temp_buffer_i0_i226.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i225 (.D(\temp_array[17] [1]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[225]));
    defparam temp_buffer_i0_i225.REGSET = "RESET";
    defparam temp_buffer_i0_i225.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i224 (.D(\temp_array[17] [0]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[224]));
    defparam temp_buffer_i0_i224.REGSET = "RESET";
    defparam temp_buffer_i0_i224.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i223 (.D(\temp_array[18] [15]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[223]));
    defparam temp_buffer_i0_i223.REGSET = "RESET";
    defparam temp_buffer_i0_i223.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[8]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7480), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[8] [13]));
    defparam \temp_array[8]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i222 (.D(\temp_array[18] [14]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[222]));
    defparam temp_buffer_i0_i222.REGSET = "RESET";
    defparam temp_buffer_i0_i222.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i221 (.D(\temp_array[18] [13]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[221]));
    defparam temp_buffer_i0_i221.REGSET = "RESET";
    defparam temp_buffer_i0_i221.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i220 (.D(\temp_array[18] [12]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[220]));
    defparam temp_buffer_i0_i220.REGSET = "RESET";
    defparam temp_buffer_i0_i220.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i219 (.D(\temp_array[18] [11]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[219]));
    defparam temp_buffer_i0_i219.REGSET = "RESET";
    defparam temp_buffer_i0_i219.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i218 (.D(\temp_array[18] [10]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[218]));
    defparam temp_buffer_i0_i218.REGSET = "RESET";
    defparam temp_buffer_i0_i218.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i217 (.D(\temp_array[18] [9]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[217]));
    defparam temp_buffer_i0_i217.REGSET = "RESET";
    defparam temp_buffer_i0_i217.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i216 (.D(\temp_array[18] [8]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[216]));
    defparam temp_buffer_i0_i216.REGSET = "RESET";
    defparam temp_buffer_i0_i216.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i215 (.D(\temp_array[18] [7]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[215]));
    defparam temp_buffer_i0_i215.REGSET = "RESET";
    defparam temp_buffer_i0_i215.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i214 (.D(\temp_array[18] [6]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[214]));
    defparam temp_buffer_i0_i214.REGSET = "RESET";
    defparam temp_buffer_i0_i214.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i213 (.D(\temp_array[18] [5]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[213]));
    defparam temp_buffer_i0_i213.REGSET = "RESET";
    defparam temp_buffer_i0_i213.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i212 (.D(\temp_array[18] [4]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[212]));
    defparam temp_buffer_i0_i212.REGSET = "RESET";
    defparam temp_buffer_i0_i212.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i211 (.D(\temp_array[18] [3]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(temp_buffer[211]));
    defparam temp_buffer_i0_i211.REGSET = "RESET";
    defparam temp_buffer_i0_i211.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i210 (.D(\temp_array[18] [2]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[210]));
    defparam temp_buffer_i0_i210.REGSET = "RESET";
    defparam temp_buffer_i0_i210.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i209 (.D(\temp_array[18] [1]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[209]));
    defparam temp_buffer_i0_i209.REGSET = "RESET";
    defparam temp_buffer_i0_i209.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i208 (.D(\temp_array[18] [0]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[208]));
    defparam temp_buffer_i0_i208.REGSET = "RESET";
    defparam temp_buffer_i0_i208.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i207 (.D(\temp_array[19] [15]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[207]));
    defparam temp_buffer_i0_i207.REGSET = "RESET";
    defparam temp_buffer_i0_i207.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i206 (.D(\temp_array[19] [14]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(temp_buffer[206]));
    defparam temp_buffer_i0_i206.REGSET = "RESET";
    defparam temp_buffer_i0_i206.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i205 (.D(\temp_array[19] [13]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[205]));
    defparam temp_buffer_i0_i205.REGSET = "RESET";
    defparam temp_buffer_i0_i205.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i204 (.D(\temp_array[19] [12]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[204]));
    defparam temp_buffer_i0_i204.REGSET = "RESET";
    defparam temp_buffer_i0_i204.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i203 (.D(\temp_array[19] [11]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[203]));
    defparam temp_buffer_i0_i203.REGSET = "RESET";
    defparam temp_buffer_i0_i203.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i202 (.D(\temp_array[19] [10]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[202]));
    defparam temp_buffer_i0_i202.REGSET = "RESET";
    defparam temp_buffer_i0_i202.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(380[9],416[16])" *) FD1P3XZ state_i0_i0 (.D(n6_adj_2498), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net_2), .Q(state[0]));
    defparam state_i0_i0.REGSET = "RESET";
    defparam state_i0_i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i201 (.D(\temp_array[19] [9]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(temp_buffer[201]));
    defparam temp_buffer_i0_i201.REGSET = "RESET";
    defparam temp_buffer_i0_i201.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i200 (.D(\temp_array[19] [8]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[200]));
    defparam temp_buffer_i0_i200.REGSET = "RESET";
    defparam temp_buffer_i0_i200.SRMODE = "ASYNC";
    (* lut_function="(!(A+!(B (C (D)))))" *) LUT4 i6_2_lut_3_lut_4_lut (.A(stm32_counter[4]), 
            .B(stm32_counter[3]), .C(n11), .D(n10_adj_2499), .Z(n7416));
    defparam i6_2_lut_3_lut_4_lut.INIT = "0x4000";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i199 (.D(\temp_array[19] [7]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[199]));
    defparam temp_buffer_i0_i199.REGSET = "RESET";
    defparam temp_buffer_i0_i199.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[4]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7414), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[4] [1]));
    defparam \temp_array[4]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i198 (.D(\temp_array[19] [6]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[198]));
    defparam temp_buffer_i0_i198.REGSET = "RESET";
    defparam temp_buffer_i0_i198.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i197 (.D(\temp_array[19] [5]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[197]));
    defparam temp_buffer_i0_i197.REGSET = "RESET";
    defparam temp_buffer_i0_i197.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i196 (.D(\temp_array[19] [4]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(temp_buffer[196]));
    defparam temp_buffer_i0_i196.REGSET = "RESET";
    defparam temp_buffer_i0_i196.SRMODE = "ASYNC";
    (* lut_function="(!(A+(((D)+!C)+!B)))" *) LUT4 i2_3_lut_4_lut (.A(stm32_counter[4]), 
            .B(stm32_counter[3]), .C(n11), .D(n11902), .Z(n7480));
    defparam i2_3_lut_4_lut.INIT = "0x0040";
    (* lut_function="(!(A+!(B (C (D)))))" *) LUT4 i6_2_lut_3_lut_4_lut_adj_38 (.A(stm32_counter[4]), 
            .B(stm32_counter[3]), .C(n11_adj_2500), .D(n10_adj_2499), 
            .Z(n7424));
    defparam i6_2_lut_3_lut_4_lut_adj_38.INIT = "0x4000";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i195 (.D(\temp_array[19] [3]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(temp_buffer[195]));
    defparam temp_buffer_i0_i195.REGSET = "RESET";
    defparam temp_buffer_i0_i195.SRMODE = "ASYNC";
    (* lut_function="(!((B+!(C))+!A))" *) LUT4 i6_2_lut_3_lut (.A(n9), .B(n11902), 
            .C(n11_adj_2500), .Z(n7438));
    defparam i6_2_lut_3_lut.INIT = "0x2020";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i194 (.D(\temp_array[19] [2]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[194]));
    defparam temp_buffer_i0_i194.REGSET = "RESET";
    defparam temp_buffer_i0_i194.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i193 (.D(\temp_array[19] [1]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[193]));
    defparam temp_buffer_i0_i193.REGSET = "RESET";
    defparam temp_buffer_i0_i193.SRMODE = "ASYNC";
    (* lut_function="(!((B+!(C))+!A))" *) LUT4 i6_2_lut_3_lut_adj_39 (.A(n9), 
            .B(n11902), .C(n11), .Z(n7432));
    defparam i6_2_lut_3_lut_adj_39.INIT = "0x2020";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i192 (.D(\temp_array[19] [0]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[192]));
    defparam temp_buffer_i0_i192.REGSET = "RESET";
    defparam temp_buffer_i0_i192.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i191 (.D(\temp_array[20] [15]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(temp_buffer[191]));
    defparam temp_buffer_i0_i191.REGSET = "RESET";
    defparam temp_buffer_i0_i191.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i190 (.D(\temp_array[20] [14]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[190]));
    defparam temp_buffer_i0_i190.REGSET = "RESET";
    defparam temp_buffer_i0_i190.SRMODE = "ASYNC";
    (* lut_function="(!(A+!(B (C (D)))))" *) LUT4 i6_2_lut_4_lut (.A(stm32_counter[2]), 
            .B(stm32_counter[1]), .C(n9), .D(n11_adj_2500), .Z(n7454));
    defparam i6_2_lut_4_lut.INIT = "0x4000";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i189 (.D(\temp_array[20] [13]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[189]));
    defparam temp_buffer_i0_i189.REGSET = "RESET";
    defparam temp_buffer_i0_i189.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i188 (.D(\temp_array[20] [12]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[188]));
    defparam temp_buffer_i0_i188.REGSET = "RESET";
    defparam temp_buffer_i0_i188.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i187 (.D(\temp_array[20] [11]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(temp_buffer[187]));
    defparam temp_buffer_i0_i187.REGSET = "RESET";
    defparam temp_buffer_i0_i187.SRMODE = "ASYNC";
    (* lut_function="(!(A+!(B (C (D)))))" *) LUT4 i6_2_lut_4_lut_adj_40 (.A(stm32_counter[2]), 
            .B(stm32_counter[1]), .C(n9), .D(n11), .Z(n7448));
    defparam i6_2_lut_4_lut_adj_40.INIT = "0x4000";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i6_2_lut_4_lut_adj_41 (.A(stm32_counter[2]), 
            .B(stm32_counter[1]), .C(n9), .D(n11_adj_2500), .Z(n7460));
    defparam i6_2_lut_4_lut_adj_41.INIT = "0x2000";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i6_2_lut_4_lut_adj_42 (.A(stm32_counter[2]), 
            .B(stm32_counter[1]), .C(n9), .D(n11), .Z(n7456));
    defparam i6_2_lut_4_lut_adj_42.INIT = "0x2000";
    (* lut_function="(A (B (C)))" *) LUT4 i6_2_lut_3_lut_adj_43 (.A(n9), .B(n10_adj_2499), 
            .C(n11_adj_2500), .Z(n7474));
    defparam i6_2_lut_3_lut_adj_43.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i6_2_lut_3_lut_adj_44 (.A(n9), .B(n10_adj_2499), 
            .C(n11), .Z(n7470));
    defparam i6_2_lut_3_lut_adj_44.INIT = "0x8080";
    (* lut_function="(!(A+!(B (C (D)))))" *) LUT4 i6_2_lut_4_lut_adj_45 (.A(n11902), 
            .B(stm32_counter[3]), .C(stm32_counter[4]), .D(n11_adj_2500), 
            .Z(n7478));
    defparam i6_2_lut_4_lut_adj_45.INIT = "0x4000";
    (* lut_function="(!(A+!(B (C (D)))))" *) LUT4 i6_2_lut_4_lut_adj_46 (.A(n11902), 
            .B(stm32_counter[3]), .C(stm32_counter[4]), .D(n11), .Z(n7476));
    defparam i6_2_lut_4_lut_adj_46.INIT = "0x4000";
    (* lut_function="(!(((C+!(D))+!B)+!A))" *) LUT4 i1_2_lut_3_lut_4_lut (.A(n13), 
            .B(n11_adj_2501), .C(stm32_counter[0]), .D(stm32_counter[1]), 
            .Z(n7400));
    defparam i1_2_lut_3_lut_4_lut.INIT = "0x0800";
    (* lut_function="(A (B (C (D))))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_47 (.A(n13), 
            .B(n11_adj_2501), .C(stm32_counter[0]), .D(stm32_counter[1]), 
            .Z(n7402));
    defparam i1_2_lut_3_lut_4_lut_adj_47.INIT = "0x8000";
    (* lut_function="(!(A+(B+(C+!(D)))))", lineinfo="@4(339[9],339[10])" *) LUT4 select_94_Select_0_i10_3_lut_4_lut (.A(stm32_state[3]), 
            .B(stm32_state[1]), .C(n9989), .D(n1213), .Z(n10_adj_2502));
    defparam select_94_Select_0_i10_3_lut_4_lut.INIT = "0x0100";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i186 (.D(\temp_array[20] [10]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(temp_buffer[186]));
    defparam temp_buffer_i0_i186.REGSET = "RESET";
    defparam temp_buffer_i0_i186.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_FIFO_RE_c (.D(n10429), 
            .SP(n14_adj_2504), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_FIFO_RE));
    defparam int_FIFO_RE_c.REGSET = "RESET";
    defparam int_FIFO_RE_c.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B+!(C (D)))))", lineinfo="@4(339[9],339[10])" *) LUT4 i1_3_lut_4_lut (.A(stm32_state[3]), 
            .B(stm32_state[1]), .C(n11856), .D(n4_adj_2503), .Z(n7404));
    defparam i1_3_lut_4_lut.INIT = "0x1000";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i185 (.D(\temp_array[20] [9]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(temp_buffer[185]));
    defparam temp_buffer_i0_i185.REGSET = "RESET";
    defparam temp_buffer_i0_i185.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i184 (.D(\temp_array[20] [8]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[184]));
    defparam temp_buffer_i0_i184.REGSET = "RESET";
    defparam temp_buffer_i0_i184.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i183 (.D(\temp_array[20] [7]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[183]));
    defparam temp_buffer_i0_i183.REGSET = "RESET";
    defparam temp_buffer_i0_i183.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i182 (.D(\temp_array[20] [6]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[182]));
    defparam temp_buffer_i0_i182.REGSET = "RESET";
    defparam temp_buffer_i0_i182.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i181 (.D(\temp_array[20] [5]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(temp_buffer[181]));
    defparam temp_buffer_i0_i181.REGSET = "RESET";
    defparam temp_buffer_i0_i181.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i180 (.D(\temp_array[20] [4]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[180]));
    defparam temp_buffer_i0_i180.REGSET = "RESET";
    defparam temp_buffer_i0_i180.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i179 (.D(\temp_array[20] [3]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[179]));
    defparam temp_buffer_i0_i179.REGSET = "RESET";
    defparam temp_buffer_i0_i179.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i178 (.D(\temp_array[20] [2]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[178]));
    defparam temp_buffer_i0_i178.REGSET = "RESET";
    defparam temp_buffer_i0_i178.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i177 (.D(\temp_array[20] [1]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[177]));
    defparam temp_buffer_i0_i177.REGSET = "RESET";
    defparam temp_buffer_i0_i177.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i176 (.D(\temp_array[20] [0]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[176]));
    defparam temp_buffer_i0_i176.REGSET = "RESET";
    defparam temp_buffer_i0_i176.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i175 (.D(\temp_array[21] [15]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[175]));
    defparam temp_buffer_i0_i175.REGSET = "RESET";
    defparam temp_buffer_i0_i175.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i174 (.D(\temp_array[21] [14]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[174]));
    defparam temp_buffer_i0_i174.REGSET = "RESET";
    defparam temp_buffer_i0_i174.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i173 (.D(\temp_array[21] [13]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[173]));
    defparam temp_buffer_i0_i173.REGSET = "RESET";
    defparam temp_buffer_i0_i173.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i172 (.D(\temp_array[21] [12]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[172]));
    defparam temp_buffer_i0_i172.REGSET = "RESET";
    defparam temp_buffer_i0_i172.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i171 (.D(\temp_array[21] [11]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[171]));
    defparam temp_buffer_i0_i171.REGSET = "RESET";
    defparam temp_buffer_i0_i171.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i170 (.D(\temp_array[21] [10]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[170]));
    defparam temp_buffer_i0_i170.REGSET = "RESET";
    defparam temp_buffer_i0_i170.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i169 (.D(\temp_array[21] [9]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[169]));
    defparam temp_buffer_i0_i169.REGSET = "RESET";
    defparam temp_buffer_i0_i169.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i168 (.D(\temp_array[21] [8]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[168]));
    defparam temp_buffer_i0_i168.REGSET = "RESET";
    defparam temp_buffer_i0_i168.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i167 (.D(\temp_array[21] [7]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[167]));
    defparam temp_buffer_i0_i167.REGSET = "RESET";
    defparam temp_buffer_i0_i167.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i166 (.D(\temp_array[21] [6]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[166]));
    defparam temp_buffer_i0_i166.REGSET = "RESET";
    defparam temp_buffer_i0_i166.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i165 (.D(\temp_array[21] [5]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[165]));
    defparam temp_buffer_i0_i165.REGSET = "RESET";
    defparam temp_buffer_i0_i165.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i164 (.D(\temp_array[21] [4]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[164]));
    defparam temp_buffer_i0_i164.REGSET = "RESET";
    defparam temp_buffer_i0_i164.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i163 (.D(\temp_array[21] [3]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[163]));
    defparam temp_buffer_i0_i163.REGSET = "RESET";
    defparam temp_buffer_i0_i163.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i162 (.D(\temp_array[21] [2]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[162]));
    defparam temp_buffer_i0_i162.REGSET = "RESET";
    defparam temp_buffer_i0_i162.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i161 (.D(\temp_array[21] [1]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[161]));
    defparam temp_buffer_i0_i161.REGSET = "RESET";
    defparam temp_buffer_i0_i161.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i160 (.D(\temp_array[21] [0]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[160]));
    defparam temp_buffer_i0_i160.REGSET = "RESET";
    defparam temp_buffer_i0_i160.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i159 (.D(\temp_array[22] [15]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[159]));
    defparam temp_buffer_i0_i159.REGSET = "RESET";
    defparam temp_buffer_i0_i159.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i158 (.D(\temp_array[22] [14]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[158]));
    defparam temp_buffer_i0_i158.REGSET = "RESET";
    defparam temp_buffer_i0_i158.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i157 (.D(\temp_array[22] [13]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[157]));
    defparam temp_buffer_i0_i157.REGSET = "RESET";
    defparam temp_buffer_i0_i157.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i156 (.D(\temp_array[22] [12]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[156]));
    defparam temp_buffer_i0_i156.REGSET = "RESET";
    defparam temp_buffer_i0_i156.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i155 (.D(\temp_array[22] [11]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[155]));
    defparam temp_buffer_i0_i155.REGSET = "RESET";
    defparam temp_buffer_i0_i155.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i154 (.D(\temp_array[22] [10]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[154]));
    defparam temp_buffer_i0_i154.REGSET = "RESET";
    defparam temp_buffer_i0_i154.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i153 (.D(\temp_array[22] [9]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[153]));
    defparam temp_buffer_i0_i153.REGSET = "RESET";
    defparam temp_buffer_i0_i153.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i152 (.D(\temp_array[22] [8]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[152]));
    defparam temp_buffer_i0_i152.REGSET = "RESET";
    defparam temp_buffer_i0_i152.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i151 (.D(\temp_array[22] [7]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[151]));
    defparam temp_buffer_i0_i151.REGSET = "RESET";
    defparam temp_buffer_i0_i151.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i150 (.D(\temp_array[22] [6]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[150]));
    defparam temp_buffer_i0_i150.REGSET = "RESET";
    defparam temp_buffer_i0_i150.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i149 (.D(\temp_array[22] [5]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[149]));
    defparam temp_buffer_i0_i149.REGSET = "RESET";
    defparam temp_buffer_i0_i149.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i148 (.D(\temp_array[22] [4]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[148]));
    defparam temp_buffer_i0_i148.REGSET = "RESET";
    defparam temp_buffer_i0_i148.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i147 (.D(\temp_array[22] [3]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[147]));
    defparam temp_buffer_i0_i147.REGSET = "RESET";
    defparam temp_buffer_i0_i147.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i146 (.D(\temp_array[22] [2]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[146]));
    defparam temp_buffer_i0_i146.REGSET = "RESET";
    defparam temp_buffer_i0_i146.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i145 (.D(\temp_array[22] [1]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[145]));
    defparam temp_buffer_i0_i145.REGSET = "RESET";
    defparam temp_buffer_i0_i145.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i144 (.D(\temp_array[22] [0]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[144]));
    defparam temp_buffer_i0_i144.REGSET = "RESET";
    defparam temp_buffer_i0_i144.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i143 (.D(\temp_array[23] [15]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[143]));
    defparam temp_buffer_i0_i143.REGSET = "RESET";
    defparam temp_buffer_i0_i143.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i142 (.D(\temp_array[23] [14]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[142]));
    defparam temp_buffer_i0_i142.REGSET = "RESET";
    defparam temp_buffer_i0_i142.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i141 (.D(\temp_array[23] [13]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[141]));
    defparam temp_buffer_i0_i141.REGSET = "RESET";
    defparam temp_buffer_i0_i141.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i140 (.D(\temp_array[23] [12]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[140]));
    defparam temp_buffer_i0_i140.REGSET = "RESET";
    defparam temp_buffer_i0_i140.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i139 (.D(\temp_array[23] [11]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[139]));
    defparam temp_buffer_i0_i139.REGSET = "RESET";
    defparam temp_buffer_i0_i139.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i138 (.D(\temp_array[23] [10]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[138]));
    defparam temp_buffer_i0_i138.REGSET = "RESET";
    defparam temp_buffer_i0_i138.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i137 (.D(\temp_array[23] [9]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[137]));
    defparam temp_buffer_i0_i137.REGSET = "RESET";
    defparam temp_buffer_i0_i137.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i136 (.D(\temp_array[23] [8]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[136]));
    defparam temp_buffer_i0_i136.REGSET = "RESET";
    defparam temp_buffer_i0_i136.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i135 (.D(\temp_array[23] [7]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[135]));
    defparam temp_buffer_i0_i135.REGSET = "RESET";
    defparam temp_buffer_i0_i135.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i134 (.D(\temp_array[23] [6]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[134]));
    defparam temp_buffer_i0_i134.REGSET = "RESET";
    defparam temp_buffer_i0_i134.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i133 (.D(\temp_array[23] [5]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[133]));
    defparam temp_buffer_i0_i133.REGSET = "RESET";
    defparam temp_buffer_i0_i133.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i132 (.D(\temp_array[23] [4]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[132]));
    defparam temp_buffer_i0_i132.REGSET = "RESET";
    defparam temp_buffer_i0_i132.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i131 (.D(\temp_array[23] [3]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[131]));
    defparam temp_buffer_i0_i131.REGSET = "RESET";
    defparam temp_buffer_i0_i131.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i130 (.D(\temp_array[23] [2]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[130]));
    defparam temp_buffer_i0_i130.REGSET = "RESET";
    defparam temp_buffer_i0_i130.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i129 (.D(\temp_array[23] [1]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[129]));
    defparam temp_buffer_i0_i129.REGSET = "RESET";
    defparam temp_buffer_i0_i129.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i128 (.D(\temp_array[23] [0]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[128]));
    defparam temp_buffer_i0_i128.REGSET = "RESET";
    defparam temp_buffer_i0_i128.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i127 (.D(\temp_array[24] [15]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[127]));
    defparam temp_buffer_i0_i127.REGSET = "RESET";
    defparam temp_buffer_i0_i127.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i126 (.D(\temp_array[24] [14]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[126]));
    defparam temp_buffer_i0_i126.REGSET = "RESET";
    defparam temp_buffer_i0_i126.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i125 (.D(\temp_array[24] [13]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[125]));
    defparam temp_buffer_i0_i125.REGSET = "RESET";
    defparam temp_buffer_i0_i125.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i124 (.D(\temp_array[24] [12]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[124]));
    defparam temp_buffer_i0_i124.REGSET = "RESET";
    defparam temp_buffer_i0_i124.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i123 (.D(\temp_array[24] [11]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[123]));
    defparam temp_buffer_i0_i123.REGSET = "RESET";
    defparam temp_buffer_i0_i123.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i122 (.D(\temp_array[24] [10]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[122]));
    defparam temp_buffer_i0_i122.REGSET = "RESET";
    defparam temp_buffer_i0_i122.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i121 (.D(\temp_array[24] [9]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[121]));
    defparam temp_buffer_i0_i121.REGSET = "RESET";
    defparam temp_buffer_i0_i121.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i120 (.D(\temp_array[24] [8]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[120]));
    defparam temp_buffer_i0_i120.REGSET = "RESET";
    defparam temp_buffer_i0_i120.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i119 (.D(\temp_array[24] [7]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[119]));
    defparam temp_buffer_i0_i119.REGSET = "RESET";
    defparam temp_buffer_i0_i119.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[4]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7414), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[4] [12]));
    defparam \temp_array[4]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_DV_c (.D(n6777[0]), 
            .SP(n18658), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_DV));
    defparam int_STM32_TX_DV_c.REGSET = "RESET";
    defparam int_STM32_TX_DV_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i118 (.D(\temp_array[24] [6]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[118]));
    defparam temp_buffer_i0_i118.REGSET = "RESET";
    defparam temp_buffer_i0_i118.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i117 (.D(\temp_array[24] [5]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(temp_buffer[117]));
    defparam temp_buffer_i0_i117.REGSET = "RESET";
    defparam temp_buffer_i0_i117.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i116 (.D(\temp_array[24] [4]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[116]));
    defparam temp_buffer_i0_i116.REGSET = "RESET";
    defparam temp_buffer_i0_i116.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i115 (.D(\temp_array[24] [3]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[115]));
    defparam temp_buffer_i0_i115.REGSET = "RESET";
    defparam temp_buffer_i0_i115.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i114 (.D(\temp_array[24] [2]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[114]));
    defparam temp_buffer_i0_i114.REGSET = "RESET";
    defparam temp_buffer_i0_i114.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i113 (.D(\temp_array[24] [1]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[113]));
    defparam temp_buffer_i0_i113.REGSET = "RESET";
    defparam temp_buffer_i0_i113.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i112 (.D(\temp_array[24] [0]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[112]));
    defparam temp_buffer_i0_i112.REGSET = "RESET";
    defparam temp_buffer_i0_i112.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i111 (.D(\temp_array[25] [15]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[111]));
    defparam temp_buffer_i0_i111.REGSET = "RESET";
    defparam temp_buffer_i0_i111.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i110 (.D(\temp_array[25] [14]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[110]));
    defparam temp_buffer_i0_i110.REGSET = "RESET";
    defparam temp_buffer_i0_i110.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i109 (.D(\temp_array[25] [13]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[109]));
    defparam temp_buffer_i0_i109.REGSET = "RESET";
    defparam temp_buffer_i0_i109.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i108 (.D(\temp_array[25] [12]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[108]));
    defparam temp_buffer_i0_i108.REGSET = "RESET";
    defparam temp_buffer_i0_i108.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i107 (.D(\temp_array[25] [11]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[107]));
    defparam temp_buffer_i0_i107.REGSET = "RESET";
    defparam temp_buffer_i0_i107.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i106 (.D(\temp_array[25] [10]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[106]));
    defparam temp_buffer_i0_i106.REGSET = "RESET";
    defparam temp_buffer_i0_i106.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i105 (.D(\temp_array[25] [9]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[105]));
    defparam temp_buffer_i0_i105.REGSET = "RESET";
    defparam temp_buffer_i0_i105.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i104 (.D(\temp_array[25] [8]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[104]));
    defparam temp_buffer_i0_i104.REGSET = "RESET";
    defparam temp_buffer_i0_i104.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i103 (.D(\temp_array[25] [7]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[103]));
    defparam temp_buffer_i0_i103.REGSET = "RESET";
    defparam temp_buffer_i0_i103.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i102 (.D(\temp_array[25] [6]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[102]));
    defparam temp_buffer_i0_i102.REGSET = "RESET";
    defparam temp_buffer_i0_i102.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i101 (.D(\temp_array[25] [5]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[101]));
    defparam temp_buffer_i0_i101.REGSET = "RESET";
    defparam temp_buffer_i0_i101.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i100 (.D(\temp_array[25] [4]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[100]));
    defparam temp_buffer_i0_i100.REGSET = "RESET";
    defparam temp_buffer_i0_i100.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i99 (.D(\temp_array[25] [3]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[99]));
    defparam temp_buffer_i0_i99.REGSET = "RESET";
    defparam temp_buffer_i0_i99.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i98 (.D(\temp_array[25] [2]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[98]));
    defparam temp_buffer_i0_i98.REGSET = "RESET";
    defparam temp_buffer_i0_i98.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i97 (.D(\temp_array[25] [1]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[97]));
    defparam temp_buffer_i0_i97.REGSET = "RESET";
    defparam temp_buffer_i0_i97.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i96 (.D(\temp_array[25] [0]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[96]));
    defparam temp_buffer_i0_i96.REGSET = "RESET";
    defparam temp_buffer_i0_i96.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i95 (.D(\temp_array[26] [15]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[95]));
    defparam temp_buffer_i0_i95.REGSET = "RESET";
    defparam temp_buffer_i0_i95.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i94 (.D(\temp_array[26] [14]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[94]));
    defparam temp_buffer_i0_i94.REGSET = "RESET";
    defparam temp_buffer_i0_i94.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i93 (.D(\temp_array[26] [13]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[93]));
    defparam temp_buffer_i0_i93.REGSET = "RESET";
    defparam temp_buffer_i0_i93.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i92 (.D(\temp_array[26] [12]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[92]));
    defparam temp_buffer_i0_i92.REGSET = "RESET";
    defparam temp_buffer_i0_i92.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i91 (.D(\temp_array[26] [11]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[91]));
    defparam temp_buffer_i0_i91.REGSET = "RESET";
    defparam temp_buffer_i0_i91.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i90 (.D(\temp_array[26] [10]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[90]));
    defparam temp_buffer_i0_i90.REGSET = "RESET";
    defparam temp_buffer_i0_i90.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i89 (.D(\temp_array[26] [9]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[89]));
    defparam temp_buffer_i0_i89.REGSET = "RESET";
    defparam temp_buffer_i0_i89.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i88 (.D(\temp_array[26] [8]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[88]));
    defparam temp_buffer_i0_i88.REGSET = "RESET";
    defparam temp_buffer_i0_i88.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i87 (.D(\temp_array[26] [7]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[87]));
    defparam temp_buffer_i0_i87.REGSET = "RESET";
    defparam temp_buffer_i0_i87.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i86 (.D(\temp_array[26] [6]), 
            .SP(n10119), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(temp_buffer[86]));
    defparam temp_buffer_i0_i86.REGSET = "RESET";
    defparam temp_buffer_i0_i86.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i85 (.D(\temp_array[26] [5]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[85]));
    defparam temp_buffer_i0_i85.REGSET = "RESET";
    defparam temp_buffer_i0_i85.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i84 (.D(\temp_array[26] [4]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[84]));
    defparam temp_buffer_i0_i84.REGSET = "RESET";
    defparam temp_buffer_i0_i84.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i83 (.D(\temp_array[26] [3]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[83]));
    defparam temp_buffer_i0_i83.REGSET = "RESET";
    defparam temp_buffer_i0_i83.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[3]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7406), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[3] [15]));
    defparam \temp_array[3]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i82 (.D(\temp_array[26] [2]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[82]));
    defparam temp_buffer_i0_i82.REGSET = "RESET";
    defparam temp_buffer_i0_i82.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i81 (.D(\temp_array[26] [1]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[81]));
    defparam temp_buffer_i0_i81.REGSET = "RESET";
    defparam temp_buffer_i0_i81.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i80 (.D(\temp_array[26] [0]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[80]));
    defparam temp_buffer_i0_i80.REGSET = "RESET";
    defparam temp_buffer_i0_i80.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i79 (.D(\temp_array[27] [15]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[79]));
    defparam temp_buffer_i0_i79.REGSET = "RESET";
    defparam temp_buffer_i0_i79.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i78 (.D(\temp_array[27] [14]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[78]));
    defparam temp_buffer_i0_i78.REGSET = "RESET";
    defparam temp_buffer_i0_i78.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i77 (.D(\temp_array[27] [13]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[77]));
    defparam temp_buffer_i0_i77.REGSET = "RESET";
    defparam temp_buffer_i0_i77.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i76 (.D(\temp_array[27] [12]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[76]));
    defparam temp_buffer_i0_i76.REGSET = "RESET";
    defparam temp_buffer_i0_i76.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(308[8],308[32])" *) LUT4 LessThan_11_i16_3_lut (.A(n14), 
            .B(NUM_DATA[7]), .C(stm32_counter[7]), .Z(n16));
    defparam LessThan_11_i16_3_lut.INIT = "0x8e8e";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i75 (.D(\temp_array[27] [11]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[75]));
    defparam temp_buffer_i0_i75.REGSET = "RESET";
    defparam temp_buffer_i0_i75.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i74 (.D(\temp_array[27] [10]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[74]));
    defparam temp_buffer_i0_i74.REGSET = "RESET";
    defparam temp_buffer_i0_i74.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i73 (.D(\temp_array[27] [9]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[73]));
    defparam temp_buffer_i0_i73.REGSET = "RESET";
    defparam temp_buffer_i0_i73.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i72 (.D(\temp_array[27] [8]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[72]));
    defparam temp_buffer_i0_i72.REGSET = "RESET";
    defparam temp_buffer_i0_i72.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i71 (.D(\temp_array[27] [7]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[71]));
    defparam temp_buffer_i0_i71.REGSET = "RESET";
    defparam temp_buffer_i0_i71.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i70 (.D(\temp_array[27] [6]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[70]));
    defparam temp_buffer_i0_i70.REGSET = "RESET";
    defparam temp_buffer_i0_i70.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i69 (.D(\temp_array[27] [5]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[69]));
    defparam temp_buffer_i0_i69.REGSET = "RESET";
    defparam temp_buffer_i0_i69.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i68 (.D(\temp_array[27] [4]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[68]));
    defparam temp_buffer_i0_i68.REGSET = "RESET";
    defparam temp_buffer_i0_i68.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i67 (.D(\temp_array[27] [3]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[67]));
    defparam temp_buffer_i0_i67.REGSET = "RESET";
    defparam temp_buffer_i0_i67.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i66 (.D(\temp_array[27] [2]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[66]));
    defparam temp_buffer_i0_i66.REGSET = "RESET";
    defparam temp_buffer_i0_i66.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i65 (.D(\temp_array[27] [1]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[65]));
    defparam temp_buffer_i0_i65.REGSET = "RESET";
    defparam temp_buffer_i0_i65.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i64 (.D(\temp_array[27] [0]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[64]));
    defparam temp_buffer_i0_i64.REGSET = "RESET";
    defparam temp_buffer_i0_i64.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i63 (.D(\temp_array[28] [15]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[63]));
    defparam temp_buffer_i0_i63.REGSET = "RESET";
    defparam temp_buffer_i0_i63.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i62 (.D(\temp_array[28] [14]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[62]));
    defparam temp_buffer_i0_i62.REGSET = "RESET";
    defparam temp_buffer_i0_i62.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i61 (.D(\temp_array[28] [13]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[61]));
    defparam temp_buffer_i0_i61.REGSET = "RESET";
    defparam temp_buffer_i0_i61.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i60 (.D(\temp_array[28] [12]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[60]));
    defparam temp_buffer_i0_i60.REGSET = "RESET";
    defparam temp_buffer_i0_i60.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i59 (.D(\temp_array[28] [11]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[59]));
    defparam temp_buffer_i0_i59.REGSET = "RESET";
    defparam temp_buffer_i0_i59.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i58 (.D(\temp_array[28] [10]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[58]));
    defparam temp_buffer_i0_i58.REGSET = "RESET";
    defparam temp_buffer_i0_i58.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i57 (.D(\temp_array[28] [9]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[57]));
    defparam temp_buffer_i0_i57.REGSET = "RESET";
    defparam temp_buffer_i0_i57.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i56 (.D(\temp_array[28] [8]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[56]));
    defparam temp_buffer_i0_i56.REGSET = "RESET";
    defparam temp_buffer_i0_i56.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i55 (.D(\temp_array[28] [7]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[55]));
    defparam temp_buffer_i0_i55.REGSET = "RESET";
    defparam temp_buffer_i0_i55.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i54 (.D(\temp_array[28] [6]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[54]));
    defparam temp_buffer_i0_i54.REGSET = "RESET";
    defparam temp_buffer_i0_i54.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i53 (.D(\temp_array[28] [5]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[53]));
    defparam temp_buffer_i0_i53.REGSET = "RESET";
    defparam temp_buffer_i0_i53.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i52 (.D(\temp_array[28] [4]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[52]));
    defparam temp_buffer_i0_i52.REGSET = "RESET";
    defparam temp_buffer_i0_i52.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i51 (.D(\temp_array[28] [3]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[51]));
    defparam temp_buffer_i0_i51.REGSET = "RESET";
    defparam temp_buffer_i0_i51.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i50 (.D(\temp_array[28] [2]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[50]));
    defparam temp_buffer_i0_i50.REGSET = "RESET";
    defparam temp_buffer_i0_i50.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i49 (.D(\temp_array[28] [1]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[49]));
    defparam temp_buffer_i0_i49.REGSET = "RESET";
    defparam temp_buffer_i0_i49.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i48 (.D(\temp_array[28] [0]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[48]));
    defparam temp_buffer_i0_i48.REGSET = "RESET";
    defparam temp_buffer_i0_i48.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i47 (.D(\temp_array[29] [15]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[47]));
    defparam temp_buffer_i0_i47.REGSET = "RESET";
    defparam temp_buffer_i0_i47.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i46 (.D(\temp_array[29] [14]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[46]));
    defparam temp_buffer_i0_i46.REGSET = "RESET";
    defparam temp_buffer_i0_i46.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i45 (.D(\temp_array[29] [13]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[45]));
    defparam temp_buffer_i0_i45.REGSET = "RESET";
    defparam temp_buffer_i0_i45.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i44 (.D(\temp_array[29] [12]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[44]));
    defparam temp_buffer_i0_i44.REGSET = "RESET";
    defparam temp_buffer_i0_i44.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i43 (.D(\temp_array[29] [11]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[43]));
    defparam temp_buffer_i0_i43.REGSET = "RESET";
    defparam temp_buffer_i0_i43.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i42 (.D(\temp_array[29] [10]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[42]));
    defparam temp_buffer_i0_i42.REGSET = "RESET";
    defparam temp_buffer_i0_i42.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i41 (.D(\temp_array[29] [9]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[41]));
    defparam temp_buffer_i0_i41.REGSET = "RESET";
    defparam temp_buffer_i0_i41.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i40 (.D(\temp_array[29] [8]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[40]));
    defparam temp_buffer_i0_i40.REGSET = "RESET";
    defparam temp_buffer_i0_i40.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i39 (.D(\temp_array[29] [7]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[39]));
    defparam temp_buffer_i0_i39.REGSET = "RESET";
    defparam temp_buffer_i0_i39.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i38 (.D(\temp_array[29] [6]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[38]));
    defparam temp_buffer_i0_i38.REGSET = "RESET";
    defparam temp_buffer_i0_i38.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i37 (.D(\temp_array[29] [5]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[37]));
    defparam temp_buffer_i0_i37.REGSET = "RESET";
    defparam temp_buffer_i0_i37.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i36 (.D(\temp_array[29] [4]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[36]));
    defparam temp_buffer_i0_i36.REGSET = "RESET";
    defparam temp_buffer_i0_i36.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i35 (.D(\temp_array[29] [3]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[35]));
    defparam temp_buffer_i0_i35.REGSET = "RESET";
    defparam temp_buffer_i0_i35.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i34 (.D(\temp_array[29] [2]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[34]));
    defparam temp_buffer_i0_i34.REGSET = "RESET";
    defparam temp_buffer_i0_i34.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i33 (.D(\temp_array[29] [1]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[33]));
    defparam temp_buffer_i0_i33.REGSET = "RESET";
    defparam temp_buffer_i0_i33.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i32 (.D(\temp_array[29] [0]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[32]));
    defparam temp_buffer_i0_i32.REGSET = "RESET";
    defparam temp_buffer_i0_i32.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i31 (.D(\temp_array[30] [15]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[31]));
    defparam temp_buffer_i0_i31.REGSET = "RESET";
    defparam temp_buffer_i0_i31.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i30 (.D(\temp_array[30] [14]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[30]));
    defparam temp_buffer_i0_i30.REGSET = "RESET";
    defparam temp_buffer_i0_i30.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i29 (.D(\temp_array[30] [13]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[29]));
    defparam temp_buffer_i0_i29.REGSET = "RESET";
    defparam temp_buffer_i0_i29.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i28 (.D(\temp_array[30] [12]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[28]));
    defparam temp_buffer_i0_i28.REGSET = "RESET";
    defparam temp_buffer_i0_i28.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i27 (.D(\temp_array[30] [11]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[27]));
    defparam temp_buffer_i0_i27.REGSET = "RESET";
    defparam temp_buffer_i0_i27.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i26 (.D(\temp_array[30] [10]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[26]));
    defparam temp_buffer_i0_i26.REGSET = "RESET";
    defparam temp_buffer_i0_i26.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i25 (.D(\temp_array[30] [9]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[25]));
    defparam temp_buffer_i0_i25.REGSET = "RESET";
    defparam temp_buffer_i0_i25.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i24 (.D(\temp_array[30] [8]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[24]));
    defparam temp_buffer_i0_i24.REGSET = "RESET";
    defparam temp_buffer_i0_i24.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i23 (.D(\temp_array[30] [7]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[23]));
    defparam temp_buffer_i0_i23.REGSET = "RESET";
    defparam temp_buffer_i0_i23.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i22 (.D(\temp_array[30] [6]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[22]));
    defparam temp_buffer_i0_i22.REGSET = "RESET";
    defparam temp_buffer_i0_i22.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i21 (.D(\temp_array[30] [5]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[21]));
    defparam temp_buffer_i0_i21.REGSET = "RESET";
    defparam temp_buffer_i0_i21.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i20 (.D(\temp_array[30] [4]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[20]));
    defparam temp_buffer_i0_i20.REGSET = "RESET";
    defparam temp_buffer_i0_i20.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i19 (.D(\temp_array[30] [3]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[19]));
    defparam temp_buffer_i0_i19.REGSET = "RESET";
    defparam temp_buffer_i0_i19.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i18 (.D(\temp_array[30] [2]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[18]));
    defparam temp_buffer_i0_i18.REGSET = "RESET";
    defparam temp_buffer_i0_i18.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i17 (.D(\temp_array[30] [1]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[17]));
    defparam temp_buffer_i0_i17.REGSET = "RESET";
    defparam temp_buffer_i0_i17.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i16 (.D(\temp_array[30] [0]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[16]));
    defparam temp_buffer_i0_i16.REGSET = "RESET";
    defparam temp_buffer_i0_i16.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i15 (.D(\temp_array[31] [15]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[15]));
    defparam temp_buffer_i0_i15.REGSET = "RESET";
    defparam temp_buffer_i0_i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i14 (.D(\temp_array[31] [14]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[14]));
    defparam temp_buffer_i0_i14.REGSET = "RESET";
    defparam temp_buffer_i0_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i13 (.D(\temp_array[31] [13]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[13]));
    defparam temp_buffer_i0_i13.REGSET = "RESET";
    defparam temp_buffer_i0_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i12 (.D(\temp_array[31] [12]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[12]));
    defparam temp_buffer_i0_i12.REGSET = "RESET";
    defparam temp_buffer_i0_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i11 (.D(\temp_array[31] [11]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[11]));
    defparam temp_buffer_i0_i11.REGSET = "RESET";
    defparam temp_buffer_i0_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i10 (.D(\temp_array[31] [10]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[10]));
    defparam temp_buffer_i0_i10.REGSET = "RESET";
    defparam temp_buffer_i0_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i9 (.D(\temp_array[31] [9]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[9]));
    defparam temp_buffer_i0_i9.REGSET = "RESET";
    defparam temp_buffer_i0_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i8 (.D(\temp_array[31] [8]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[8]));
    defparam temp_buffer_i0_i8.REGSET = "RESET";
    defparam temp_buffer_i0_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i7 (.D(\temp_array[31] [7]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[7]));
    defparam temp_buffer_i0_i7.REGSET = "RESET";
    defparam temp_buffer_i0_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i6 (.D(\temp_array[31] [6]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[6]));
    defparam temp_buffer_i0_i6.REGSET = "RESET";
    defparam temp_buffer_i0_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i5 (.D(\temp_array[31] [5]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[5]));
    defparam temp_buffer_i0_i5.REGSET = "RESET";
    defparam temp_buffer_i0_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i4 (.D(\temp_array[31] [4]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[4]));
    defparam temp_buffer_i0_i4.REGSET = "RESET";
    defparam temp_buffer_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i3 (.D(\temp_array[31] [3]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[3]));
    defparam temp_buffer_i0_i3.REGSET = "RESET";
    defparam temp_buffer_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i2 (.D(\temp_array[31] [2]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[2]));
    defparam temp_buffer_i0_i2.REGSET = "RESET";
    defparam temp_buffer_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ temp_buffer_i0_i1 (.D(\temp_array[31] [1]), 
            .SP(n10119), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[1]));
    defparam temp_buffer_i0_i1.REGSET = "RESET";
    defparam temp_buffer_i0_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i511 (.D(temp_buffer[511]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[511]));
    defparam int_STM32_TX_Byte_i0_i511.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i511.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i510 (.D(temp_buffer[510]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[510]));
    defparam int_STM32_TX_Byte_i0_i510.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i510.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i509 (.D(temp_buffer[509]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[509]));
    defparam int_STM32_TX_Byte_i0_i509.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i509.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i508 (.D(temp_buffer[508]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[508]));
    defparam int_STM32_TX_Byte_i0_i508.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i508.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i507 (.D(temp_buffer[507]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[507]));
    defparam int_STM32_TX_Byte_i0_i507.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i507.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i506 (.D(temp_buffer[506]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[506]));
    defparam int_STM32_TX_Byte_i0_i506.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i506.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i505 (.D(temp_buffer[505]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[505]));
    defparam int_STM32_TX_Byte_i0_i505.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i505.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i504 (.D(temp_buffer[504]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[504]));
    defparam int_STM32_TX_Byte_i0_i504.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i504.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i503 (.D(temp_buffer[503]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[503]));
    defparam int_STM32_TX_Byte_i0_i503.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i503.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i502 (.D(temp_buffer[502]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[502]));
    defparam int_STM32_TX_Byte_i0_i502.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i502.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i501 (.D(temp_buffer[501]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[501]));
    defparam int_STM32_TX_Byte_i0_i501.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i501.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i500 (.D(temp_buffer[500]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[500]));
    defparam int_STM32_TX_Byte_i0_i500.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i500.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i499 (.D(temp_buffer[499]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[499]));
    defparam int_STM32_TX_Byte_i0_i499.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i499.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i498 (.D(temp_buffer[498]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[498]));
    defparam int_STM32_TX_Byte_i0_i498.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i498.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i497 (.D(temp_buffer[497]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[497]));
    defparam int_STM32_TX_Byte_i0_i497.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i497.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i496 (.D(temp_buffer[496]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[496]));
    defparam int_STM32_TX_Byte_i0_i496.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i496.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i495 (.D(temp_buffer[495]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[495]));
    defparam int_STM32_TX_Byte_i0_i495.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i495.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i494 (.D(temp_buffer[494]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[494]));
    defparam int_STM32_TX_Byte_i0_i494.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i494.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i493 (.D(temp_buffer[493]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[493]));
    defparam int_STM32_TX_Byte_i0_i493.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i493.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i492 (.D(temp_buffer[492]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[492]));
    defparam int_STM32_TX_Byte_i0_i492.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i492.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i491 (.D(temp_buffer[491]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[491]));
    defparam int_STM32_TX_Byte_i0_i491.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i491.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i490 (.D(temp_buffer[490]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[490]));
    defparam int_STM32_TX_Byte_i0_i490.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i490.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i489 (.D(temp_buffer[489]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[489]));
    defparam int_STM32_TX_Byte_i0_i489.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i489.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i488 (.D(temp_buffer[488]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[488]));
    defparam int_STM32_TX_Byte_i0_i488.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i488.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i487 (.D(temp_buffer[487]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[487]));
    defparam int_STM32_TX_Byte_i0_i487.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i487.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i486 (.D(temp_buffer[486]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[486]));
    defparam int_STM32_TX_Byte_i0_i486.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i486.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i485 (.D(temp_buffer[485]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[485]));
    defparam int_STM32_TX_Byte_i0_i485.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i485.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i484 (.D(temp_buffer[484]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[484]));
    defparam int_STM32_TX_Byte_i0_i484.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i484.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i483 (.D(temp_buffer[483]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[483]));
    defparam int_STM32_TX_Byte_i0_i483.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i483.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i482 (.D(temp_buffer[482]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[482]));
    defparam int_STM32_TX_Byte_i0_i482.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i482.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i481 (.D(temp_buffer[481]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[481]));
    defparam int_STM32_TX_Byte_i0_i481.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i481.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i480 (.D(temp_buffer[480]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[480]));
    defparam int_STM32_TX_Byte_i0_i480.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i480.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i479 (.D(temp_buffer[479]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[479]));
    defparam int_STM32_TX_Byte_i0_i479.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i479.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i478 (.D(temp_buffer[478]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[478]));
    defparam int_STM32_TX_Byte_i0_i478.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i478.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i477 (.D(temp_buffer[477]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[477]));
    defparam int_STM32_TX_Byte_i0_i477.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i477.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i476 (.D(temp_buffer[476]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[476]));
    defparam int_STM32_TX_Byte_i0_i476.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i476.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i475 (.D(temp_buffer[475]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[475]));
    defparam int_STM32_TX_Byte_i0_i475.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i475.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i474 (.D(temp_buffer[474]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[474]));
    defparam int_STM32_TX_Byte_i0_i474.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i474.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i473 (.D(temp_buffer[473]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[473]));
    defparam int_STM32_TX_Byte_i0_i473.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i473.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i472 (.D(temp_buffer[472]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[472]));
    defparam int_STM32_TX_Byte_i0_i472.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i472.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i471 (.D(temp_buffer[471]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[471]));
    defparam int_STM32_TX_Byte_i0_i471.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i471.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i470 (.D(temp_buffer[470]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[470]));
    defparam int_STM32_TX_Byte_i0_i470.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i470.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i469 (.D(temp_buffer[469]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[469]));
    defparam int_STM32_TX_Byte_i0_i469.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i469.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i468 (.D(temp_buffer[468]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[468]));
    defparam int_STM32_TX_Byte_i0_i468.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i468.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i467 (.D(temp_buffer[467]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[467]));
    defparam int_STM32_TX_Byte_i0_i467.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i467.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i466 (.D(temp_buffer[466]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[466]));
    defparam int_STM32_TX_Byte_i0_i466.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i466.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i465 (.D(temp_buffer[465]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[465]));
    defparam int_STM32_TX_Byte_i0_i465.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i465.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i464 (.D(temp_buffer[464]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[464]));
    defparam int_STM32_TX_Byte_i0_i464.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i464.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i463 (.D(temp_buffer[463]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[463]));
    defparam int_STM32_TX_Byte_i0_i463.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i463.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i462 (.D(temp_buffer[462]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[462]));
    defparam int_STM32_TX_Byte_i0_i462.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i462.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i461 (.D(temp_buffer[461]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[461]));
    defparam int_STM32_TX_Byte_i0_i461.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i461.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i460 (.D(temp_buffer[460]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[460]));
    defparam int_STM32_TX_Byte_i0_i460.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i460.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i459 (.D(temp_buffer[459]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[459]));
    defparam int_STM32_TX_Byte_i0_i459.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i459.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i458 (.D(temp_buffer[458]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[458]));
    defparam int_STM32_TX_Byte_i0_i458.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i458.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i457 (.D(temp_buffer[457]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[457]));
    defparam int_STM32_TX_Byte_i0_i457.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i457.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i456 (.D(temp_buffer[456]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[456]));
    defparam int_STM32_TX_Byte_i0_i456.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i456.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i455 (.D(temp_buffer[455]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[455]));
    defparam int_STM32_TX_Byte_i0_i455.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i455.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i454 (.D(temp_buffer[454]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[454]));
    defparam int_STM32_TX_Byte_i0_i454.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i454.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i453 (.D(temp_buffer[453]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[453]));
    defparam int_STM32_TX_Byte_i0_i453.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i453.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i452 (.D(temp_buffer[452]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[452]));
    defparam int_STM32_TX_Byte_i0_i452.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i452.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i451 (.D(temp_buffer[451]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[451]));
    defparam int_STM32_TX_Byte_i0_i451.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i451.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i450 (.D(temp_buffer[450]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[450]));
    defparam int_STM32_TX_Byte_i0_i450.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i450.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i449 (.D(temp_buffer[449]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[449]));
    defparam int_STM32_TX_Byte_i0_i449.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i449.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i448 (.D(temp_buffer[448]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[448]));
    defparam int_STM32_TX_Byte_i0_i448.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i448.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i447 (.D(temp_buffer[447]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[447]));
    defparam int_STM32_TX_Byte_i0_i447.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i447.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i446 (.D(temp_buffer[446]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[446]));
    defparam int_STM32_TX_Byte_i0_i446.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i446.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i445 (.D(temp_buffer[445]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[445]));
    defparam int_STM32_TX_Byte_i0_i445.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i445.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i444 (.D(temp_buffer[444]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[444]));
    defparam int_STM32_TX_Byte_i0_i444.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i444.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i443 (.D(temp_buffer[443]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[443]));
    defparam int_STM32_TX_Byte_i0_i443.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i443.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i442 (.D(temp_buffer[442]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[442]));
    defparam int_STM32_TX_Byte_i0_i442.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i442.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i441 (.D(temp_buffer[441]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[441]));
    defparam int_STM32_TX_Byte_i0_i441.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i441.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i440 (.D(temp_buffer[440]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[440]));
    defparam int_STM32_TX_Byte_i0_i440.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i440.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i439 (.D(temp_buffer[439]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[439]));
    defparam int_STM32_TX_Byte_i0_i439.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i439.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i438 (.D(temp_buffer[438]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[438]));
    defparam int_STM32_TX_Byte_i0_i438.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i438.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i437 (.D(temp_buffer[437]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[437]));
    defparam int_STM32_TX_Byte_i0_i437.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i437.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i436 (.D(temp_buffer[436]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[436]));
    defparam int_STM32_TX_Byte_i0_i436.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i436.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i435 (.D(temp_buffer[435]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[435]));
    defparam int_STM32_TX_Byte_i0_i435.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i435.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i434 (.D(temp_buffer[434]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[434]));
    defparam int_STM32_TX_Byte_i0_i434.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i434.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i433 (.D(temp_buffer[433]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[433]));
    defparam int_STM32_TX_Byte_i0_i433.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i433.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i432 (.D(temp_buffer[432]), 
            .SP(n7404), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[432]));
    defparam int_STM32_TX_Byte_i0_i432.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i432.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i431 (.D(temp_buffer[431]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[431]));
    defparam int_STM32_TX_Byte_i0_i431.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i431.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i430 (.D(temp_buffer[430]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[430]));
    defparam int_STM32_TX_Byte_i0_i430.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i430.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i429 (.D(temp_buffer[429]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[429]));
    defparam int_STM32_TX_Byte_i0_i429.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i429.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i428 (.D(temp_buffer[428]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[428]));
    defparam int_STM32_TX_Byte_i0_i428.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i428.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i427 (.D(temp_buffer[427]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[427]));
    defparam int_STM32_TX_Byte_i0_i427.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i427.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i426 (.D(temp_buffer[426]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[426]));
    defparam int_STM32_TX_Byte_i0_i426.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i426.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i425 (.D(temp_buffer[425]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[425]));
    defparam int_STM32_TX_Byte_i0_i425.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i425.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i424 (.D(temp_buffer[424]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[424]));
    defparam int_STM32_TX_Byte_i0_i424.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i424.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i423 (.D(temp_buffer[423]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[423]));
    defparam int_STM32_TX_Byte_i0_i423.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i423.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i422 (.D(temp_buffer[422]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[422]));
    defparam int_STM32_TX_Byte_i0_i422.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i422.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i421 (.D(temp_buffer[421]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[421]));
    defparam int_STM32_TX_Byte_i0_i421.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i421.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i420 (.D(temp_buffer[420]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[420]));
    defparam int_STM32_TX_Byte_i0_i420.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i420.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i419 (.D(temp_buffer[419]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[419]));
    defparam int_STM32_TX_Byte_i0_i419.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i419.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i418 (.D(temp_buffer[418]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[418]));
    defparam int_STM32_TX_Byte_i0_i418.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i418.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i417 (.D(temp_buffer[417]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[417]));
    defparam int_STM32_TX_Byte_i0_i417.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i417.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i416 (.D(temp_buffer[416]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[416]));
    defparam int_STM32_TX_Byte_i0_i416.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i416.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i415 (.D(temp_buffer[415]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[415]));
    defparam int_STM32_TX_Byte_i0_i415.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i415.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i414 (.D(temp_buffer[414]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[414]));
    defparam int_STM32_TX_Byte_i0_i414.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i414.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i413 (.D(temp_buffer[413]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[413]));
    defparam int_STM32_TX_Byte_i0_i413.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i413.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i412 (.D(temp_buffer[412]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[412]));
    defparam int_STM32_TX_Byte_i0_i412.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i412.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i411 (.D(temp_buffer[411]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[411]));
    defparam int_STM32_TX_Byte_i0_i411.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i411.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i410 (.D(temp_buffer[410]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[410]));
    defparam int_STM32_TX_Byte_i0_i410.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i410.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i409 (.D(temp_buffer[409]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[409]));
    defparam int_STM32_TX_Byte_i0_i409.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i409.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i408 (.D(temp_buffer[408]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[408]));
    defparam int_STM32_TX_Byte_i0_i408.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i408.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i407 (.D(temp_buffer[407]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[407]));
    defparam int_STM32_TX_Byte_i0_i407.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i407.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i406 (.D(temp_buffer[406]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[406]));
    defparam int_STM32_TX_Byte_i0_i406.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i406.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i405 (.D(temp_buffer[405]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[405]));
    defparam int_STM32_TX_Byte_i0_i405.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i405.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i404 (.D(temp_buffer[404]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[404]));
    defparam int_STM32_TX_Byte_i0_i404.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i404.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i403 (.D(temp_buffer[403]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[403]));
    defparam int_STM32_TX_Byte_i0_i403.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i403.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i402 (.D(temp_buffer[402]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[402]));
    defparam int_STM32_TX_Byte_i0_i402.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i402.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i401 (.D(temp_buffer[401]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[401]));
    defparam int_STM32_TX_Byte_i0_i401.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i401.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i400 (.D(temp_buffer[400]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[400]));
    defparam int_STM32_TX_Byte_i0_i400.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i400.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i399 (.D(temp_buffer[399]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[399]));
    defparam int_STM32_TX_Byte_i0_i399.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i399.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i398 (.D(temp_buffer[398]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[398]));
    defparam int_STM32_TX_Byte_i0_i398.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i398.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i397 (.D(temp_buffer[397]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[397]));
    defparam int_STM32_TX_Byte_i0_i397.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i397.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i396 (.D(temp_buffer[396]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[396]));
    defparam int_STM32_TX_Byte_i0_i396.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i396.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i395 (.D(temp_buffer[395]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[395]));
    defparam int_STM32_TX_Byte_i0_i395.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i395.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i394 (.D(temp_buffer[394]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[394]));
    defparam int_STM32_TX_Byte_i0_i394.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i394.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i393 (.D(temp_buffer[393]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[393]));
    defparam int_STM32_TX_Byte_i0_i393.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i393.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i392 (.D(temp_buffer[392]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[392]));
    defparam int_STM32_TX_Byte_i0_i392.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i392.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i391 (.D(temp_buffer[391]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[391]));
    defparam int_STM32_TX_Byte_i0_i391.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i391.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i390 (.D(temp_buffer[390]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[390]));
    defparam int_STM32_TX_Byte_i0_i390.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i390.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i389 (.D(temp_buffer[389]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[389]));
    defparam int_STM32_TX_Byte_i0_i389.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i389.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i388 (.D(temp_buffer[388]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[388]));
    defparam int_STM32_TX_Byte_i0_i388.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i388.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i387 (.D(temp_buffer[387]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[387]));
    defparam int_STM32_TX_Byte_i0_i387.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i387.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i386 (.D(temp_buffer[386]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[386]));
    defparam int_STM32_TX_Byte_i0_i386.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i386.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i385 (.D(temp_buffer[385]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[385]));
    defparam int_STM32_TX_Byte_i0_i385.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i385.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i384 (.D(temp_buffer[384]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[384]));
    defparam int_STM32_TX_Byte_i0_i384.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i384.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i383 (.D(temp_buffer[383]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[383]));
    defparam int_STM32_TX_Byte_i0_i383.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i383.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i382 (.D(temp_buffer[382]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[382]));
    defparam int_STM32_TX_Byte_i0_i382.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i382.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i381 (.D(temp_buffer[381]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[381]));
    defparam int_STM32_TX_Byte_i0_i381.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i381.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i380 (.D(temp_buffer[380]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[380]));
    defparam int_STM32_TX_Byte_i0_i380.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i380.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i379 (.D(temp_buffer[379]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[379]));
    defparam int_STM32_TX_Byte_i0_i379.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i379.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i378 (.D(temp_buffer[378]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[378]));
    defparam int_STM32_TX_Byte_i0_i378.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i378.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i377 (.D(temp_buffer[377]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[377]));
    defparam int_STM32_TX_Byte_i0_i377.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i377.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i376 (.D(temp_buffer[376]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[376]));
    defparam int_STM32_TX_Byte_i0_i376.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i376.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i375 (.D(temp_buffer[375]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[375]));
    defparam int_STM32_TX_Byte_i0_i375.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i375.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i374 (.D(temp_buffer[374]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[374]));
    defparam int_STM32_TX_Byte_i0_i374.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i374.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i373 (.D(temp_buffer[373]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[373]));
    defparam int_STM32_TX_Byte_i0_i373.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i373.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i372 (.D(temp_buffer[372]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[372]));
    defparam int_STM32_TX_Byte_i0_i372.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i372.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i371 (.D(temp_buffer[371]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[371]));
    defparam int_STM32_TX_Byte_i0_i371.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i371.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i370 (.D(temp_buffer[370]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[370]));
    defparam int_STM32_TX_Byte_i0_i370.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i370.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i369 (.D(temp_buffer[369]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[369]));
    defparam int_STM32_TX_Byte_i0_i369.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i369.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i368 (.D(temp_buffer[368]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[368]));
    defparam int_STM32_TX_Byte_i0_i368.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i368.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i367 (.D(temp_buffer[367]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[367]));
    defparam int_STM32_TX_Byte_i0_i367.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i367.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i366 (.D(temp_buffer[366]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[366]));
    defparam int_STM32_TX_Byte_i0_i366.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i366.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i365 (.D(temp_buffer[365]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[365]));
    defparam int_STM32_TX_Byte_i0_i365.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i365.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i364 (.D(temp_buffer[364]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[364]));
    defparam int_STM32_TX_Byte_i0_i364.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i364.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i363 (.D(temp_buffer[363]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[363]));
    defparam int_STM32_TX_Byte_i0_i363.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i363.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i362 (.D(temp_buffer[362]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[362]));
    defparam int_STM32_TX_Byte_i0_i362.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i362.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i361 (.D(temp_buffer[361]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[361]));
    defparam int_STM32_TX_Byte_i0_i361.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i361.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i360 (.D(temp_buffer[360]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[360]));
    defparam int_STM32_TX_Byte_i0_i360.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i360.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i359 (.D(temp_buffer[359]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[359]));
    defparam int_STM32_TX_Byte_i0_i359.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i359.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i358 (.D(temp_buffer[358]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[358]));
    defparam int_STM32_TX_Byte_i0_i358.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i358.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i357 (.D(temp_buffer[357]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[357]));
    defparam int_STM32_TX_Byte_i0_i357.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i357.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i356 (.D(temp_buffer[356]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[356]));
    defparam int_STM32_TX_Byte_i0_i356.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i356.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i355 (.D(temp_buffer[355]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[355]));
    defparam int_STM32_TX_Byte_i0_i355.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i355.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i354 (.D(temp_buffer[354]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[354]));
    defparam int_STM32_TX_Byte_i0_i354.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i354.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i353 (.D(temp_buffer[353]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[353]));
    defparam int_STM32_TX_Byte_i0_i353.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i353.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i352 (.D(temp_buffer[352]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[352]));
    defparam int_STM32_TX_Byte_i0_i352.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i352.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i351 (.D(temp_buffer[351]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[351]));
    defparam int_STM32_TX_Byte_i0_i351.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i351.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i350 (.D(temp_buffer[350]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[350]));
    defparam int_STM32_TX_Byte_i0_i350.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i350.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i349 (.D(temp_buffer[349]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[349]));
    defparam int_STM32_TX_Byte_i0_i349.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i349.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i348 (.D(temp_buffer[348]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[348]));
    defparam int_STM32_TX_Byte_i0_i348.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i348.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i347 (.D(temp_buffer[347]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[347]));
    defparam int_STM32_TX_Byte_i0_i347.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i347.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i346 (.D(temp_buffer[346]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[346]));
    defparam int_STM32_TX_Byte_i0_i346.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i346.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i345 (.D(temp_buffer[345]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[345]));
    defparam int_STM32_TX_Byte_i0_i345.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i345.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i344 (.D(temp_buffer[344]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[344]));
    defparam int_STM32_TX_Byte_i0_i344.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i344.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i343 (.D(temp_buffer[343]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[343]));
    defparam int_STM32_TX_Byte_i0_i343.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i343.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i342 (.D(temp_buffer[342]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[342]));
    defparam int_STM32_TX_Byte_i0_i342.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i342.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i341 (.D(temp_buffer[341]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[341]));
    defparam int_STM32_TX_Byte_i0_i341.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i341.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i340 (.D(temp_buffer[340]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[340]));
    defparam int_STM32_TX_Byte_i0_i340.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i340.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i339 (.D(temp_buffer[339]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[339]));
    defparam int_STM32_TX_Byte_i0_i339.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i339.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i338 (.D(temp_buffer[338]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[338]));
    defparam int_STM32_TX_Byte_i0_i338.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i338.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i337 (.D(temp_buffer[337]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[337]));
    defparam int_STM32_TX_Byte_i0_i337.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i337.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i336 (.D(temp_buffer[336]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[336]));
    defparam int_STM32_TX_Byte_i0_i336.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i336.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i335 (.D(temp_buffer[335]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[335]));
    defparam int_STM32_TX_Byte_i0_i335.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i335.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i334 (.D(temp_buffer[334]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[334]));
    defparam int_STM32_TX_Byte_i0_i334.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i334.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i333 (.D(temp_buffer[333]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[333]));
    defparam int_STM32_TX_Byte_i0_i333.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i333.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i332 (.D(temp_buffer[332]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[332]));
    defparam int_STM32_TX_Byte_i0_i332.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i332.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i331 (.D(temp_buffer[331]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[331]));
    defparam int_STM32_TX_Byte_i0_i331.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i331.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i330 (.D(temp_buffer[330]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[330]));
    defparam int_STM32_TX_Byte_i0_i330.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i330.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i329 (.D(temp_buffer[329]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[329]));
    defparam int_STM32_TX_Byte_i0_i329.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i329.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i328 (.D(temp_buffer[328]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[328]));
    defparam int_STM32_TX_Byte_i0_i328.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i328.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i327 (.D(temp_buffer[327]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[327]));
    defparam int_STM32_TX_Byte_i0_i327.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i327.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i326 (.D(temp_buffer[326]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[326]));
    defparam int_STM32_TX_Byte_i0_i326.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i326.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i325 (.D(temp_buffer[325]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[325]));
    defparam int_STM32_TX_Byte_i0_i325.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i325.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i324 (.D(temp_buffer[324]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[324]));
    defparam int_STM32_TX_Byte_i0_i324.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i324.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i323 (.D(temp_buffer[323]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[323]));
    defparam int_STM32_TX_Byte_i0_i323.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i323.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i322 (.D(temp_buffer[322]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[322]));
    defparam int_STM32_TX_Byte_i0_i322.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i322.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i321 (.D(temp_buffer[321]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[321]));
    defparam int_STM32_TX_Byte_i0_i321.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i321.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i320 (.D(temp_buffer[320]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[320]));
    defparam int_STM32_TX_Byte_i0_i320.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i320.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i319 (.D(temp_buffer[319]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[319]));
    defparam int_STM32_TX_Byte_i0_i319.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i319.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i318 (.D(temp_buffer[318]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[318]));
    defparam int_STM32_TX_Byte_i0_i318.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i318.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i317 (.D(temp_buffer[317]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[317]));
    defparam int_STM32_TX_Byte_i0_i317.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i317.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i316 (.D(temp_buffer[316]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[316]));
    defparam int_STM32_TX_Byte_i0_i316.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i316.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i315 (.D(temp_buffer[315]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[315]));
    defparam int_STM32_TX_Byte_i0_i315.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i315.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i314 (.D(temp_buffer[314]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[314]));
    defparam int_STM32_TX_Byte_i0_i314.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i314.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i313 (.D(temp_buffer[313]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[313]));
    defparam int_STM32_TX_Byte_i0_i313.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i313.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i312 (.D(temp_buffer[312]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[312]));
    defparam int_STM32_TX_Byte_i0_i312.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i312.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i311 (.D(temp_buffer[311]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[311]));
    defparam int_STM32_TX_Byte_i0_i311.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i311.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i310 (.D(temp_buffer[310]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[310]));
    defparam int_STM32_TX_Byte_i0_i310.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i310.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i309 (.D(temp_buffer[309]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[309]));
    defparam int_STM32_TX_Byte_i0_i309.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i309.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i308 (.D(temp_buffer[308]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[308]));
    defparam int_STM32_TX_Byte_i0_i308.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i308.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i307 (.D(temp_buffer[307]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[307]));
    defparam int_STM32_TX_Byte_i0_i307.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i307.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i306 (.D(temp_buffer[306]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[306]));
    defparam int_STM32_TX_Byte_i0_i306.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i306.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i305 (.D(temp_buffer[305]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[305]));
    defparam int_STM32_TX_Byte_i0_i305.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i305.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i304 (.D(temp_buffer[304]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[304]));
    defparam int_STM32_TX_Byte_i0_i304.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i304.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i303 (.D(temp_buffer[303]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[303]));
    defparam int_STM32_TX_Byte_i0_i303.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i303.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i302 (.D(temp_buffer[302]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[302]));
    defparam int_STM32_TX_Byte_i0_i302.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i302.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i301 (.D(temp_buffer[301]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[301]));
    defparam int_STM32_TX_Byte_i0_i301.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i301.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i300 (.D(temp_buffer[300]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[300]));
    defparam int_STM32_TX_Byte_i0_i300.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i300.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i299 (.D(temp_buffer[299]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[299]));
    defparam int_STM32_TX_Byte_i0_i299.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i299.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i298 (.D(temp_buffer[298]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[298]));
    defparam int_STM32_TX_Byte_i0_i298.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i298.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i297 (.D(temp_buffer[297]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[297]));
    defparam int_STM32_TX_Byte_i0_i297.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i297.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i296 (.D(temp_buffer[296]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[296]));
    defparam int_STM32_TX_Byte_i0_i296.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i296.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i295 (.D(temp_buffer[295]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[295]));
    defparam int_STM32_TX_Byte_i0_i295.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i295.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i294 (.D(temp_buffer[294]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[294]));
    defparam int_STM32_TX_Byte_i0_i294.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i294.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i293 (.D(temp_buffer[293]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[293]));
    defparam int_STM32_TX_Byte_i0_i293.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i293.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i292 (.D(temp_buffer[292]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[292]));
    defparam int_STM32_TX_Byte_i0_i292.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i292.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i291 (.D(temp_buffer[291]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[291]));
    defparam int_STM32_TX_Byte_i0_i291.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i291.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i290 (.D(temp_buffer[290]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[290]));
    defparam int_STM32_TX_Byte_i0_i290.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i290.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i289 (.D(temp_buffer[289]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[289]));
    defparam int_STM32_TX_Byte_i0_i289.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i289.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i288 (.D(temp_buffer[288]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[288]));
    defparam int_STM32_TX_Byte_i0_i288.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i288.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i287 (.D(temp_buffer[287]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[287]));
    defparam int_STM32_TX_Byte_i0_i287.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i287.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i286 (.D(temp_buffer[286]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[286]));
    defparam int_STM32_TX_Byte_i0_i286.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i286.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i285 (.D(temp_buffer[285]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[285]));
    defparam int_STM32_TX_Byte_i0_i285.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i285.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i284 (.D(temp_buffer[284]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[284]));
    defparam int_STM32_TX_Byte_i0_i284.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i284.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i283 (.D(temp_buffer[283]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[283]));
    defparam int_STM32_TX_Byte_i0_i283.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i283.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i282 (.D(temp_buffer[282]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[282]));
    defparam int_STM32_TX_Byte_i0_i282.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i282.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i281 (.D(temp_buffer[281]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[281]));
    defparam int_STM32_TX_Byte_i0_i281.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i281.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i280 (.D(temp_buffer[280]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[280]));
    defparam int_STM32_TX_Byte_i0_i280.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i280.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i279 (.D(temp_buffer[279]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[279]));
    defparam int_STM32_TX_Byte_i0_i279.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i279.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i278 (.D(temp_buffer[278]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[278]));
    defparam int_STM32_TX_Byte_i0_i278.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i278.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i277 (.D(temp_buffer[277]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[277]));
    defparam int_STM32_TX_Byte_i0_i277.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i277.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i276 (.D(temp_buffer[276]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[276]));
    defparam int_STM32_TX_Byte_i0_i276.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i276.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i275 (.D(temp_buffer[275]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[275]));
    defparam int_STM32_TX_Byte_i0_i275.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i275.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i274 (.D(temp_buffer[274]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[274]));
    defparam int_STM32_TX_Byte_i0_i274.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i274.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i273 (.D(temp_buffer[273]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[273]));
    defparam int_STM32_TX_Byte_i0_i273.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i273.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i272 (.D(temp_buffer[272]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[272]));
    defparam int_STM32_TX_Byte_i0_i272.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i272.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i271 (.D(temp_buffer[271]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[271]));
    defparam int_STM32_TX_Byte_i0_i271.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i271.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i270 (.D(temp_buffer[270]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[270]));
    defparam int_STM32_TX_Byte_i0_i270.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i270.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i269 (.D(temp_buffer[269]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[269]));
    defparam int_STM32_TX_Byte_i0_i269.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i269.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i268 (.D(temp_buffer[268]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[268]));
    defparam int_STM32_TX_Byte_i0_i268.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i268.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i267 (.D(temp_buffer[267]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[267]));
    defparam int_STM32_TX_Byte_i0_i267.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i267.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i266 (.D(temp_buffer[266]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[266]));
    defparam int_STM32_TX_Byte_i0_i266.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i266.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i265 (.D(temp_buffer[265]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[265]));
    defparam int_STM32_TX_Byte_i0_i265.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i265.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i264 (.D(temp_buffer[264]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[264]));
    defparam int_STM32_TX_Byte_i0_i264.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i264.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i263 (.D(temp_buffer[263]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[263]));
    defparam int_STM32_TX_Byte_i0_i263.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i263.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i262 (.D(temp_buffer[262]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[262]));
    defparam int_STM32_TX_Byte_i0_i262.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i262.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i261 (.D(temp_buffer[261]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[261]));
    defparam int_STM32_TX_Byte_i0_i261.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i261.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i260 (.D(temp_buffer[260]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[260]));
    defparam int_STM32_TX_Byte_i0_i260.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i260.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i259 (.D(temp_buffer[259]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[259]));
    defparam int_STM32_TX_Byte_i0_i259.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i259.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i258 (.D(temp_buffer[258]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[258]));
    defparam int_STM32_TX_Byte_i0_i258.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i258.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i257 (.D(temp_buffer[257]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[257]));
    defparam int_STM32_TX_Byte_i0_i257.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i257.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i256 (.D(temp_buffer[256]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[256]));
    defparam int_STM32_TX_Byte_i0_i256.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i256.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i255 (.D(temp_buffer[255]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[255]));
    defparam int_STM32_TX_Byte_i0_i255.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i255.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i254 (.D(temp_buffer[254]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[254]));
    defparam int_STM32_TX_Byte_i0_i254.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i254.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i253 (.D(temp_buffer[253]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[253]));
    defparam int_STM32_TX_Byte_i0_i253.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i253.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i252 (.D(temp_buffer[252]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[252]));
    defparam int_STM32_TX_Byte_i0_i252.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i252.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i251 (.D(temp_buffer[251]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[251]));
    defparam int_STM32_TX_Byte_i0_i251.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i251.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i250 (.D(temp_buffer[250]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[250]));
    defparam int_STM32_TX_Byte_i0_i250.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i250.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i249 (.D(temp_buffer[249]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[249]));
    defparam int_STM32_TX_Byte_i0_i249.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i249.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i248 (.D(temp_buffer[248]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_STM32_TX_Byte[248]));
    defparam int_STM32_TX_Byte_i0_i248.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i248.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i247 (.D(temp_buffer[247]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[247]));
    defparam int_STM32_TX_Byte_i0_i247.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i247.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i246 (.D(temp_buffer[246]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[246]));
    defparam int_STM32_TX_Byte_i0_i246.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i246.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i245 (.D(temp_buffer[245]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[245]));
    defparam int_STM32_TX_Byte_i0_i245.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i245.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i244 (.D(temp_buffer[244]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[244]));
    defparam int_STM32_TX_Byte_i0_i244.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i244.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i243 (.D(temp_buffer[243]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[243]));
    defparam int_STM32_TX_Byte_i0_i243.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i243.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i242 (.D(temp_buffer[242]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[242]));
    defparam int_STM32_TX_Byte_i0_i242.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i242.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i241 (.D(temp_buffer[241]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[241]));
    defparam int_STM32_TX_Byte_i0_i241.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i241.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i240 (.D(temp_buffer[240]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[240]));
    defparam int_STM32_TX_Byte_i0_i240.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i240.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i239 (.D(temp_buffer[239]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[239]));
    defparam int_STM32_TX_Byte_i0_i239.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i239.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i238 (.D(temp_buffer[238]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[238]));
    defparam int_STM32_TX_Byte_i0_i238.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i238.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i237 (.D(temp_buffer[237]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[237]));
    defparam int_STM32_TX_Byte_i0_i237.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i237.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i236 (.D(temp_buffer[236]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[236]));
    defparam int_STM32_TX_Byte_i0_i236.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i236.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i235 (.D(temp_buffer[235]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[235]));
    defparam int_STM32_TX_Byte_i0_i235.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i235.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i234 (.D(temp_buffer[234]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[234]));
    defparam int_STM32_TX_Byte_i0_i234.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i234.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i233 (.D(temp_buffer[233]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[233]));
    defparam int_STM32_TX_Byte_i0_i233.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i233.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i232 (.D(temp_buffer[232]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[232]));
    defparam int_STM32_TX_Byte_i0_i232.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i232.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i231 (.D(temp_buffer[231]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[231]));
    defparam int_STM32_TX_Byte_i0_i231.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i231.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i230 (.D(temp_buffer[230]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[230]));
    defparam int_STM32_TX_Byte_i0_i230.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i230.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i229 (.D(temp_buffer[229]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[229]));
    defparam int_STM32_TX_Byte_i0_i229.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i229.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i228 (.D(temp_buffer[228]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[228]));
    defparam int_STM32_TX_Byte_i0_i228.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i228.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i227 (.D(temp_buffer[227]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[227]));
    defparam int_STM32_TX_Byte_i0_i227.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i227.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i226 (.D(temp_buffer[226]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[226]));
    defparam int_STM32_TX_Byte_i0_i226.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i226.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i225 (.D(temp_buffer[225]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[225]));
    defparam int_STM32_TX_Byte_i0_i225.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i225.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i224 (.D(temp_buffer[224]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[224]));
    defparam int_STM32_TX_Byte_i0_i224.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i224.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i223 (.D(temp_buffer[223]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[223]));
    defparam int_STM32_TX_Byte_i0_i223.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i223.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i222 (.D(temp_buffer[222]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[222]));
    defparam int_STM32_TX_Byte_i0_i222.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i222.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i221 (.D(temp_buffer[221]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[221]));
    defparam int_STM32_TX_Byte_i0_i221.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i221.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i220 (.D(temp_buffer[220]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[220]));
    defparam int_STM32_TX_Byte_i0_i220.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i220.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i219 (.D(temp_buffer[219]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[219]));
    defparam int_STM32_TX_Byte_i0_i219.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i219.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i218 (.D(temp_buffer[218]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[218]));
    defparam int_STM32_TX_Byte_i0_i218.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i218.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i217 (.D(temp_buffer[217]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[217]));
    defparam int_STM32_TX_Byte_i0_i217.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i217.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i216 (.D(temp_buffer[216]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[216]));
    defparam int_STM32_TX_Byte_i0_i216.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i216.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i215 (.D(temp_buffer[215]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[215]));
    defparam int_STM32_TX_Byte_i0_i215.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i215.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i214 (.D(temp_buffer[214]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[214]));
    defparam int_STM32_TX_Byte_i0_i214.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i214.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i213 (.D(temp_buffer[213]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[213]));
    defparam int_STM32_TX_Byte_i0_i213.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i213.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i212 (.D(temp_buffer[212]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[212]));
    defparam int_STM32_TX_Byte_i0_i212.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i212.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i211 (.D(temp_buffer[211]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[211]));
    defparam int_STM32_TX_Byte_i0_i211.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i211.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i210 (.D(temp_buffer[210]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[210]));
    defparam int_STM32_TX_Byte_i0_i210.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i210.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i209 (.D(temp_buffer[209]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[209]));
    defparam int_STM32_TX_Byte_i0_i209.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i209.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i208 (.D(temp_buffer[208]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[208]));
    defparam int_STM32_TX_Byte_i0_i208.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i208.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i207 (.D(temp_buffer[207]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[207]));
    defparam int_STM32_TX_Byte_i0_i207.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i207.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i206 (.D(temp_buffer[206]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[206]));
    defparam int_STM32_TX_Byte_i0_i206.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i206.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i205 (.D(temp_buffer[205]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[205]));
    defparam int_STM32_TX_Byte_i0_i205.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i205.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i204 (.D(temp_buffer[204]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[204]));
    defparam int_STM32_TX_Byte_i0_i204.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i204.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i203 (.D(temp_buffer[203]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[203]));
    defparam int_STM32_TX_Byte_i0_i203.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i203.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i202 (.D(temp_buffer[202]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[202]));
    defparam int_STM32_TX_Byte_i0_i202.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i202.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i201 (.D(temp_buffer[201]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[201]));
    defparam int_STM32_TX_Byte_i0_i201.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i201.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i200 (.D(temp_buffer[200]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[200]));
    defparam int_STM32_TX_Byte_i0_i200.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i200.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i199 (.D(temp_buffer[199]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[199]));
    defparam int_STM32_TX_Byte_i0_i199.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i199.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i198 (.D(temp_buffer[198]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[198]));
    defparam int_STM32_TX_Byte_i0_i198.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i198.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i197 (.D(temp_buffer[197]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[197]));
    defparam int_STM32_TX_Byte_i0_i197.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i197.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i196 (.D(temp_buffer[196]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[196]));
    defparam int_STM32_TX_Byte_i0_i196.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i196.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i195 (.D(temp_buffer[195]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[195]));
    defparam int_STM32_TX_Byte_i0_i195.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i195.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i194 (.D(temp_buffer[194]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[194]));
    defparam int_STM32_TX_Byte_i0_i194.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i194.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i193 (.D(temp_buffer[193]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[193]));
    defparam int_STM32_TX_Byte_i0_i193.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i193.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i192 (.D(temp_buffer[192]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[192]));
    defparam int_STM32_TX_Byte_i0_i192.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i192.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i191 (.D(temp_buffer[191]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[191]));
    defparam int_STM32_TX_Byte_i0_i191.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i191.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i190 (.D(temp_buffer[190]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[190]));
    defparam int_STM32_TX_Byte_i0_i190.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i190.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i189 (.D(temp_buffer[189]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[189]));
    defparam int_STM32_TX_Byte_i0_i189.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i189.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i188 (.D(temp_buffer[188]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[188]));
    defparam int_STM32_TX_Byte_i0_i188.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i188.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i187 (.D(temp_buffer[187]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[187]));
    defparam int_STM32_TX_Byte_i0_i187.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i187.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i186 (.D(temp_buffer[186]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[186]));
    defparam int_STM32_TX_Byte_i0_i186.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i186.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i185 (.D(temp_buffer[185]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[185]));
    defparam int_STM32_TX_Byte_i0_i185.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i185.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i184 (.D(temp_buffer[184]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[184]));
    defparam int_STM32_TX_Byte_i0_i184.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i184.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i183 (.D(temp_buffer[183]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[183]));
    defparam int_STM32_TX_Byte_i0_i183.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i183.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i182 (.D(temp_buffer[182]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[182]));
    defparam int_STM32_TX_Byte_i0_i182.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i182.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i181 (.D(temp_buffer[181]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[181]));
    defparam int_STM32_TX_Byte_i0_i181.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i181.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i180 (.D(temp_buffer[180]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[180]));
    defparam int_STM32_TX_Byte_i0_i180.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i180.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i179 (.D(temp_buffer[179]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[179]));
    defparam int_STM32_TX_Byte_i0_i179.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i179.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i178 (.D(temp_buffer[178]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[178]));
    defparam int_STM32_TX_Byte_i0_i178.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i178.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i177 (.D(temp_buffer[177]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[177]));
    defparam int_STM32_TX_Byte_i0_i177.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i177.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i176 (.D(temp_buffer[176]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[176]));
    defparam int_STM32_TX_Byte_i0_i176.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i176.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i175 (.D(temp_buffer[175]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[175]));
    defparam int_STM32_TX_Byte_i0_i175.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i175.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i174 (.D(temp_buffer[174]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[174]));
    defparam int_STM32_TX_Byte_i0_i174.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i174.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i173 (.D(temp_buffer[173]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[173]));
    defparam int_STM32_TX_Byte_i0_i173.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i173.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i172 (.D(temp_buffer[172]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[172]));
    defparam int_STM32_TX_Byte_i0_i172.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i172.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i171 (.D(temp_buffer[171]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[171]));
    defparam int_STM32_TX_Byte_i0_i171.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i171.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i170 (.D(temp_buffer[170]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[170]));
    defparam int_STM32_TX_Byte_i0_i170.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i170.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i169 (.D(temp_buffer[169]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[169]));
    defparam int_STM32_TX_Byte_i0_i169.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i169.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i168 (.D(temp_buffer[168]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[168]));
    defparam int_STM32_TX_Byte_i0_i168.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i168.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i167 (.D(temp_buffer[167]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[167]));
    defparam int_STM32_TX_Byte_i0_i167.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i167.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i166 (.D(temp_buffer[166]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[166]));
    defparam int_STM32_TX_Byte_i0_i166.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i166.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i165 (.D(temp_buffer[165]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[165]));
    defparam int_STM32_TX_Byte_i0_i165.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i165.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i164 (.D(temp_buffer[164]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[164]));
    defparam int_STM32_TX_Byte_i0_i164.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i164.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i163 (.D(temp_buffer[163]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[163]));
    defparam int_STM32_TX_Byte_i0_i163.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i163.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i162 (.D(temp_buffer[162]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[162]));
    defparam int_STM32_TX_Byte_i0_i162.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i162.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i161 (.D(temp_buffer[161]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[161]));
    defparam int_STM32_TX_Byte_i0_i161.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i161.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i160 (.D(temp_buffer[160]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[160]));
    defparam int_STM32_TX_Byte_i0_i160.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i160.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i159 (.D(temp_buffer[159]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[159]));
    defparam int_STM32_TX_Byte_i0_i159.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i159.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i158 (.D(temp_buffer[158]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[158]));
    defparam int_STM32_TX_Byte_i0_i158.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i158.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i157 (.D(temp_buffer[157]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[157]));
    defparam int_STM32_TX_Byte_i0_i157.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i157.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i156 (.D(temp_buffer[156]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[156]));
    defparam int_STM32_TX_Byte_i0_i156.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i156.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i155 (.D(temp_buffer[155]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[155]));
    defparam int_STM32_TX_Byte_i0_i155.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i155.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i154 (.D(temp_buffer[154]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[154]));
    defparam int_STM32_TX_Byte_i0_i154.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i154.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i153 (.D(temp_buffer[153]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[153]));
    defparam int_STM32_TX_Byte_i0_i153.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i153.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i152 (.D(temp_buffer[152]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[152]));
    defparam int_STM32_TX_Byte_i0_i152.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i152.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i151 (.D(temp_buffer[151]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[151]));
    defparam int_STM32_TX_Byte_i0_i151.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i151.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i150 (.D(temp_buffer[150]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[150]));
    defparam int_STM32_TX_Byte_i0_i150.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i150.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i149 (.D(temp_buffer[149]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[149]));
    defparam int_STM32_TX_Byte_i0_i149.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i149.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i148 (.D(temp_buffer[148]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[148]));
    defparam int_STM32_TX_Byte_i0_i148.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i148.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i147 (.D(temp_buffer[147]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[147]));
    defparam int_STM32_TX_Byte_i0_i147.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i147.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i146 (.D(temp_buffer[146]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[146]));
    defparam int_STM32_TX_Byte_i0_i146.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i146.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i145 (.D(temp_buffer[145]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[145]));
    defparam int_STM32_TX_Byte_i0_i145.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i145.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i144 (.D(temp_buffer[144]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[144]));
    defparam int_STM32_TX_Byte_i0_i144.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i144.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i143 (.D(temp_buffer[143]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[143]));
    defparam int_STM32_TX_Byte_i0_i143.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i143.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i142 (.D(temp_buffer[142]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[142]));
    defparam int_STM32_TX_Byte_i0_i142.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i142.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i141 (.D(temp_buffer[141]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[141]));
    defparam int_STM32_TX_Byte_i0_i141.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i141.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i140 (.D(temp_buffer[140]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[140]));
    defparam int_STM32_TX_Byte_i0_i140.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i140.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i139 (.D(temp_buffer[139]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[139]));
    defparam int_STM32_TX_Byte_i0_i139.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i139.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i138 (.D(temp_buffer[138]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[138]));
    defparam int_STM32_TX_Byte_i0_i138.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i138.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i137 (.D(temp_buffer[137]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[137]));
    defparam int_STM32_TX_Byte_i0_i137.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i137.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i136 (.D(temp_buffer[136]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[136]));
    defparam int_STM32_TX_Byte_i0_i136.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i136.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i135 (.D(temp_buffer[135]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[135]));
    defparam int_STM32_TX_Byte_i0_i135.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i135.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i134 (.D(temp_buffer[134]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[134]));
    defparam int_STM32_TX_Byte_i0_i134.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i134.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i133 (.D(temp_buffer[133]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[133]));
    defparam int_STM32_TX_Byte_i0_i133.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i133.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i132 (.D(temp_buffer[132]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[132]));
    defparam int_STM32_TX_Byte_i0_i132.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i132.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i131 (.D(temp_buffer[131]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[131]));
    defparam int_STM32_TX_Byte_i0_i131.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i131.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i130 (.D(temp_buffer[130]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[130]));
    defparam int_STM32_TX_Byte_i0_i130.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i130.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i129 (.D(temp_buffer[129]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[129]));
    defparam int_STM32_TX_Byte_i0_i129.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i129.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i128 (.D(temp_buffer[128]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[128]));
    defparam int_STM32_TX_Byte_i0_i128.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i128.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i127 (.D(temp_buffer[127]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[127]));
    defparam int_STM32_TX_Byte_i0_i127.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i127.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i126 (.D(temp_buffer[126]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[126]));
    defparam int_STM32_TX_Byte_i0_i126.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i126.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i125 (.D(temp_buffer[125]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[125]));
    defparam int_STM32_TX_Byte_i0_i125.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i125.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i124 (.D(temp_buffer[124]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[124]));
    defparam int_STM32_TX_Byte_i0_i124.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i124.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i123 (.D(temp_buffer[123]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[123]));
    defparam int_STM32_TX_Byte_i0_i123.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i123.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i122 (.D(temp_buffer[122]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[122]));
    defparam int_STM32_TX_Byte_i0_i122.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i122.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i121 (.D(temp_buffer[121]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[121]));
    defparam int_STM32_TX_Byte_i0_i121.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i121.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i120 (.D(temp_buffer[120]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[120]));
    defparam int_STM32_TX_Byte_i0_i120.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i120.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i119 (.D(temp_buffer[119]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[119]));
    defparam int_STM32_TX_Byte_i0_i119.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i119.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i118 (.D(temp_buffer[118]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[118]));
    defparam int_STM32_TX_Byte_i0_i118.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i118.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i117 (.D(temp_buffer[117]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[117]));
    defparam int_STM32_TX_Byte_i0_i117.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i117.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i116 (.D(temp_buffer[116]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[116]));
    defparam int_STM32_TX_Byte_i0_i116.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i116.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i115 (.D(temp_buffer[115]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[115]));
    defparam int_STM32_TX_Byte_i0_i115.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i115.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i114 (.D(temp_buffer[114]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[114]));
    defparam int_STM32_TX_Byte_i0_i114.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i114.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i113 (.D(temp_buffer[113]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[113]));
    defparam int_STM32_TX_Byte_i0_i113.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i113.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i112 (.D(temp_buffer[112]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[112]));
    defparam int_STM32_TX_Byte_i0_i112.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i112.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i111 (.D(temp_buffer[111]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[111]));
    defparam int_STM32_TX_Byte_i0_i111.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i111.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i110 (.D(temp_buffer[110]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[110]));
    defparam int_STM32_TX_Byte_i0_i110.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i110.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i109 (.D(temp_buffer[109]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[109]));
    defparam int_STM32_TX_Byte_i0_i109.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i109.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i108 (.D(temp_buffer[108]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[108]));
    defparam int_STM32_TX_Byte_i0_i108.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i108.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i107 (.D(temp_buffer[107]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[107]));
    defparam int_STM32_TX_Byte_i0_i107.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i107.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i106 (.D(temp_buffer[106]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[106]));
    defparam int_STM32_TX_Byte_i0_i106.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i106.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i105 (.D(temp_buffer[105]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[105]));
    defparam int_STM32_TX_Byte_i0_i105.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i105.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i104 (.D(temp_buffer[104]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[104]));
    defparam int_STM32_TX_Byte_i0_i104.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i104.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i103 (.D(temp_buffer[103]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[103]));
    defparam int_STM32_TX_Byte_i0_i103.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i103.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i102 (.D(temp_buffer[102]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[102]));
    defparam int_STM32_TX_Byte_i0_i102.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i102.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i101 (.D(temp_buffer[101]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[101]));
    defparam int_STM32_TX_Byte_i0_i101.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i101.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i100 (.D(temp_buffer[100]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[100]));
    defparam int_STM32_TX_Byte_i0_i100.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i100.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i99 (.D(temp_buffer[99]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[99]));
    defparam int_STM32_TX_Byte_i0_i99.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i99.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i98 (.D(temp_buffer[98]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[98]));
    defparam int_STM32_TX_Byte_i0_i98.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i98.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i97 (.D(temp_buffer[97]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[97]));
    defparam int_STM32_TX_Byte_i0_i97.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i97.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i96 (.D(temp_buffer[96]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[96]));
    defparam int_STM32_TX_Byte_i0_i96.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i96.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i95 (.D(temp_buffer[95]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[95]));
    defparam int_STM32_TX_Byte_i0_i95.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i95.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i94 (.D(temp_buffer[94]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[94]));
    defparam int_STM32_TX_Byte_i0_i94.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i94.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i93 (.D(temp_buffer[93]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[93]));
    defparam int_STM32_TX_Byte_i0_i93.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i93.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i92 (.D(temp_buffer[92]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[92]));
    defparam int_STM32_TX_Byte_i0_i92.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i92.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i91 (.D(temp_buffer[91]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[91]));
    defparam int_STM32_TX_Byte_i0_i91.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i91.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i90 (.D(temp_buffer[90]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[90]));
    defparam int_STM32_TX_Byte_i0_i90.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i90.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i89 (.D(temp_buffer[89]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[89]));
    defparam int_STM32_TX_Byte_i0_i89.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i89.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i88 (.D(temp_buffer[88]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[88]));
    defparam int_STM32_TX_Byte_i0_i88.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i88.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i87 (.D(temp_buffer[87]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[87]));
    defparam int_STM32_TX_Byte_i0_i87.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i87.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i86 (.D(temp_buffer[86]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[86]));
    defparam int_STM32_TX_Byte_i0_i86.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i86.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i85 (.D(temp_buffer[85]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[85]));
    defparam int_STM32_TX_Byte_i0_i85.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i85.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i84 (.D(temp_buffer[84]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[84]));
    defparam int_STM32_TX_Byte_i0_i84.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i84.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i83 (.D(temp_buffer[83]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[83]));
    defparam int_STM32_TX_Byte_i0_i83.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i83.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i82 (.D(temp_buffer[82]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[82]));
    defparam int_STM32_TX_Byte_i0_i82.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i82.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i81 (.D(temp_buffer[81]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[81]));
    defparam int_STM32_TX_Byte_i0_i81.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i81.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i80 (.D(temp_buffer[80]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[80]));
    defparam int_STM32_TX_Byte_i0_i80.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i80.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i79 (.D(temp_buffer[79]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[79]));
    defparam int_STM32_TX_Byte_i0_i79.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i79.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i78 (.D(temp_buffer[78]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[78]));
    defparam int_STM32_TX_Byte_i0_i78.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i78.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i77 (.D(temp_buffer[77]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[77]));
    defparam int_STM32_TX_Byte_i0_i77.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i77.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i76 (.D(temp_buffer[76]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[76]));
    defparam int_STM32_TX_Byte_i0_i76.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i76.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i75 (.D(temp_buffer[75]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[75]));
    defparam int_STM32_TX_Byte_i0_i75.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i75.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i74 (.D(temp_buffer[74]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[74]));
    defparam int_STM32_TX_Byte_i0_i74.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i74.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i73 (.D(temp_buffer[73]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[73]));
    defparam int_STM32_TX_Byte_i0_i73.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i73.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i72 (.D(temp_buffer[72]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[72]));
    defparam int_STM32_TX_Byte_i0_i72.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i72.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i71 (.D(temp_buffer[71]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[71]));
    defparam int_STM32_TX_Byte_i0_i71.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i71.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i70 (.D(temp_buffer[70]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[70]));
    defparam int_STM32_TX_Byte_i0_i70.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i70.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i69 (.D(temp_buffer[69]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[69]));
    defparam int_STM32_TX_Byte_i0_i69.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i69.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i68 (.D(temp_buffer[68]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[68]));
    defparam int_STM32_TX_Byte_i0_i68.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i68.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i67 (.D(temp_buffer[67]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[67]));
    defparam int_STM32_TX_Byte_i0_i67.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i67.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i66 (.D(temp_buffer[66]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[66]));
    defparam int_STM32_TX_Byte_i0_i66.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i66.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i65 (.D(temp_buffer[65]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[65]));
    defparam int_STM32_TX_Byte_i0_i65.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i65.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i64 (.D(temp_buffer[64]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[64]));
    defparam int_STM32_TX_Byte_i0_i64.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i64.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i63 (.D(temp_buffer[63]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[63]));
    defparam int_STM32_TX_Byte_i0_i63.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i63.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i62 (.D(temp_buffer[62]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[62]));
    defparam int_STM32_TX_Byte_i0_i62.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i62.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i61 (.D(temp_buffer[61]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[61]));
    defparam int_STM32_TX_Byte_i0_i61.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i61.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i60 (.D(temp_buffer[60]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[60]));
    defparam int_STM32_TX_Byte_i0_i60.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i60.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i59 (.D(temp_buffer[59]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[59]));
    defparam int_STM32_TX_Byte_i0_i59.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i59.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i58 (.D(temp_buffer[58]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[58]));
    defparam int_STM32_TX_Byte_i0_i58.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i58.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i57 (.D(temp_buffer[57]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[57]));
    defparam int_STM32_TX_Byte_i0_i57.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i57.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i56 (.D(temp_buffer[56]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[56]));
    defparam int_STM32_TX_Byte_i0_i56.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i56.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i55 (.D(temp_buffer[55]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[55]));
    defparam int_STM32_TX_Byte_i0_i55.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i55.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i54 (.D(temp_buffer[54]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[54]));
    defparam int_STM32_TX_Byte_i0_i54.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i54.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i53 (.D(temp_buffer[53]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[53]));
    defparam int_STM32_TX_Byte_i0_i53.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i53.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i52 (.D(temp_buffer[52]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[52]));
    defparam int_STM32_TX_Byte_i0_i52.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i52.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i51 (.D(temp_buffer[51]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[51]));
    defparam int_STM32_TX_Byte_i0_i51.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i51.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i50 (.D(temp_buffer[50]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[50]));
    defparam int_STM32_TX_Byte_i0_i50.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i50.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i49 (.D(temp_buffer[49]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[49]));
    defparam int_STM32_TX_Byte_i0_i49.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i49.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i48 (.D(temp_buffer[48]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[48]));
    defparam int_STM32_TX_Byte_i0_i48.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i48.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i47 (.D(temp_buffer[47]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[47]));
    defparam int_STM32_TX_Byte_i0_i47.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i47.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i46 (.D(temp_buffer[46]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[46]));
    defparam int_STM32_TX_Byte_i0_i46.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i46.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i45 (.D(temp_buffer[45]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[45]));
    defparam int_STM32_TX_Byte_i0_i45.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i45.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i44 (.D(temp_buffer[44]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[44]));
    defparam int_STM32_TX_Byte_i0_i44.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i44.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i43 (.D(temp_buffer[43]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[43]));
    defparam int_STM32_TX_Byte_i0_i43.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i43.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i42 (.D(temp_buffer[42]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[42]));
    defparam int_STM32_TX_Byte_i0_i42.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i42.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i41 (.D(temp_buffer[41]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[41]));
    defparam int_STM32_TX_Byte_i0_i41.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i41.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i40 (.D(temp_buffer[40]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[40]));
    defparam int_STM32_TX_Byte_i0_i40.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i40.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i39 (.D(temp_buffer[39]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[39]));
    defparam int_STM32_TX_Byte_i0_i39.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i39.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i38 (.D(temp_buffer[38]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[38]));
    defparam int_STM32_TX_Byte_i0_i38.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i38.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i37 (.D(temp_buffer[37]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[37]));
    defparam int_STM32_TX_Byte_i0_i37.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i37.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i36 (.D(temp_buffer[36]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[36]));
    defparam int_STM32_TX_Byte_i0_i36.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i36.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i35 (.D(temp_buffer[35]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[35]));
    defparam int_STM32_TX_Byte_i0_i35.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i35.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i34 (.D(temp_buffer[34]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[34]));
    defparam int_STM32_TX_Byte_i0_i34.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i34.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i33 (.D(temp_buffer[33]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[33]));
    defparam int_STM32_TX_Byte_i0_i33.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i33.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i32 (.D(temp_buffer[32]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[32]));
    defparam int_STM32_TX_Byte_i0_i32.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i32.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i31 (.D(temp_buffer[31]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[31]));
    defparam int_STM32_TX_Byte_i0_i31.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i31.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i30 (.D(temp_buffer[30]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[30]));
    defparam int_STM32_TX_Byte_i0_i30.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i30.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i29 (.D(temp_buffer[29]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[29]));
    defparam int_STM32_TX_Byte_i0_i29.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i29.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i28 (.D(temp_buffer[28]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[28]));
    defparam int_STM32_TX_Byte_i0_i28.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i28.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i27 (.D(temp_buffer[27]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[27]));
    defparam int_STM32_TX_Byte_i0_i27.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i27.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i26 (.D(temp_buffer[26]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[26]));
    defparam int_STM32_TX_Byte_i0_i26.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i26.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i25 (.D(temp_buffer[25]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[25]));
    defparam int_STM32_TX_Byte_i0_i25.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i25.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i24 (.D(temp_buffer[24]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[24]));
    defparam int_STM32_TX_Byte_i0_i24.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i24.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i23 (.D(temp_buffer[23]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[23]));
    defparam int_STM32_TX_Byte_i0_i23.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i23.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i22 (.D(temp_buffer[22]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[22]));
    defparam int_STM32_TX_Byte_i0_i22.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i22.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i21 (.D(temp_buffer[21]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[21]));
    defparam int_STM32_TX_Byte_i0_i21.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i21.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i20 (.D(temp_buffer[20]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[20]));
    defparam int_STM32_TX_Byte_i0_i20.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i20.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i19 (.D(temp_buffer[19]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[19]));
    defparam int_STM32_TX_Byte_i0_i19.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i19.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i18 (.D(temp_buffer[18]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[18]));
    defparam int_STM32_TX_Byte_i0_i18.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i18.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i17 (.D(temp_buffer[17]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[17]));
    defparam int_STM32_TX_Byte_i0_i17.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i17.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i16 (.D(temp_buffer[16]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[16]));
    defparam int_STM32_TX_Byte_i0_i16.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i16.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i15 (.D(temp_buffer[15]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[15]));
    defparam int_STM32_TX_Byte_i0_i15.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i14 (.D(temp_buffer[14]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[14]));
    defparam int_STM32_TX_Byte_i0_i14.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i13 (.D(temp_buffer[13]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[13]));
    defparam int_STM32_TX_Byte_i0_i13.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i12 (.D(temp_buffer[12]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[12]));
    defparam int_STM32_TX_Byte_i0_i12.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i11 (.D(temp_buffer[11]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[11]));
    defparam int_STM32_TX_Byte_i0_i11.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i10 (.D(temp_buffer[10]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[10]));
    defparam int_STM32_TX_Byte_i0_i10.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i9 (.D(temp_buffer[9]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[9]));
    defparam int_STM32_TX_Byte_i0_i9.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i8 (.D(temp_buffer[8]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[8]));
    defparam int_STM32_TX_Byte_i0_i8.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i7 (.D(temp_buffer[7]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[7]));
    defparam int_STM32_TX_Byte_i0_i7.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i6 (.D(temp_buffer[6]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[6]));
    defparam int_STM32_TX_Byte_i0_i6.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i5 (.D(temp_buffer[5]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[5]));
    defparam int_STM32_TX_Byte_i0_i5.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i4 (.D(temp_buffer[4]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[4]));
    defparam int_STM32_TX_Byte_i0_i4.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i3 (.D(temp_buffer[3]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[3]));
    defparam int_STM32_TX_Byte_i0_i3.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i2 (.D(temp_buffer[2]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[2]));
    defparam int_STM32_TX_Byte_i0_i2.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1 (.D(temp_buffer[1]), 
            .SP(n7404), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_TX_Byte[1]));
    defparam int_STM32_TX_Byte_i0_i1.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[31]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7402), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[31] [15]));
    defparam \temp_array[31]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[31]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7402), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[31] [14]));
    defparam \temp_array[31]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[31]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7402), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[31] [13]));
    defparam \temp_array[31]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[31]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7402), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[31] [12]));
    defparam \temp_array[31]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[31]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7402), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[31] [11]));
    defparam \temp_array[31]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[31]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7402), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[31] [10]));
    defparam \temp_array[31]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[31]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7402), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[31] [9]));
    defparam \temp_array[31]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[31]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7402), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[31] [8]));
    defparam \temp_array[31]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[31]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7402), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[31] [7]));
    defparam \temp_array[31]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[31]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7402), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[31] [6]));
    defparam \temp_array[31]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[31]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7402), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[31] [5]));
    defparam \temp_array[31]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[31]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7402), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[31] [4]));
    defparam \temp_array[31]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[31]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7402), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[31] [3]));
    defparam \temp_array[31]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[31]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7402), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[31] [2]));
    defparam \temp_array[31]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[31]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7402), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[31] [1]));
    defparam \temp_array[31]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[31]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[30]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7400), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[30] [15]));
    defparam \temp_array[30]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[30]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7400), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[30] [14]));
    defparam \temp_array[30]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[30]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7400), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[30] [13]));
    defparam \temp_array[30]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[30]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7400), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[30] [12]));
    defparam \temp_array[30]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[30]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7400), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[30] [11]));
    defparam \temp_array[30]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[30]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7400), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[30] [10]));
    defparam \temp_array[30]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[30]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7400), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[30] [9]));
    defparam \temp_array[30]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[30]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7400), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[30] [8]));
    defparam \temp_array[30]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[30]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7400), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[30] [7]));
    defparam \temp_array[30]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[30]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7400), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[30] [6]));
    defparam \temp_array[30]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[30]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7400), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[30] [5]));
    defparam \temp_array[30]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[30]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7400), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[30] [4]));
    defparam \temp_array[30]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[30]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7400), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[30] [3]));
    defparam \temp_array[30]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[30]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7400), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[30] [2]));
    defparam \temp_array[30]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[30]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7400), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[30] [1]));
    defparam \temp_array[30]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[30]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[29]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7394), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[29] [15]));
    defparam \temp_array[29]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[29]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7394), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[29] [14]));
    defparam \temp_array[29]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[29]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7394), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[29] [13]));
    defparam \temp_array[29]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[29]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7394), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[29] [12]));
    defparam \temp_array[29]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[29]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7394), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[29] [11]));
    defparam \temp_array[29]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[29]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7394), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[29] [10]));
    defparam \temp_array[29]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[29]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7394), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[29] [9]));
    defparam \temp_array[29]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[29]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7394), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[29] [8]));
    defparam \temp_array[29]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[29]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7394), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[29] [7]));
    defparam \temp_array[29]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[29]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7394), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[29] [6]));
    defparam \temp_array[29]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[29]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7394), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[29] [5]));
    defparam \temp_array[29]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[29]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7394), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[29] [4]));
    defparam \temp_array[29]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[29]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7394), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[29] [3]));
    defparam \temp_array[29]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[29]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7394), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[29] [2]));
    defparam \temp_array[29]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[29]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7394), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[29] [1]));
    defparam \temp_array[29]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[29]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[28]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7388), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[28] [15]));
    defparam \temp_array[28]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[28]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7388), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[28] [14]));
    defparam \temp_array[28]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[28]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7388), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[28] [13]));
    defparam \temp_array[28]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[28]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7388), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[28] [12]));
    defparam \temp_array[28]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[28]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7388), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[28] [11]));
    defparam \temp_array[28]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[28]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7388), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[28] [10]));
    defparam \temp_array[28]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[28]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7388), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[28] [9]));
    defparam \temp_array[28]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[28]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7388), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[28] [8]));
    defparam \temp_array[28]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[28]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7388), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[28] [7]));
    defparam \temp_array[28]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[28]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7388), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[28] [6]));
    defparam \temp_array[28]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[28]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7388), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[28] [5]));
    defparam \temp_array[28]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[28]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7388), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[28] [4]));
    defparam \temp_array[28]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[28]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7388), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[28] [3]));
    defparam \temp_array[28]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[28]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7388), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[28] [2]));
    defparam \temp_array[28]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[28]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7388), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[28] [1]));
    defparam \temp_array[28]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[28]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[27]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7382), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[27] [15]));
    defparam \temp_array[27]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[27]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7382), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[27] [14]));
    defparam \temp_array[27]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[27]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7382), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[27] [13]));
    defparam \temp_array[27]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[27]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7382), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[27] [12]));
    defparam \temp_array[27]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[27]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7382), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[27] [11]));
    defparam \temp_array[27]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[27]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7382), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[27] [10]));
    defparam \temp_array[27]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[27]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7382), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[27] [9]));
    defparam \temp_array[27]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[27]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7382), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[27] [8]));
    defparam \temp_array[27]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[27]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7382), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[27] [7]));
    defparam \temp_array[27]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[27]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7382), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[27] [6]));
    defparam \temp_array[27]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[27]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7382), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[27] [5]));
    defparam \temp_array[27]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[27]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7382), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[27] [4]));
    defparam \temp_array[27]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[27]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7382), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[27] [3]));
    defparam \temp_array[27]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[27]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7382), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[27] [2]));
    defparam \temp_array[27]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[27]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7382), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[27] [1]));
    defparam \temp_array[27]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[27]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[26]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7380), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[26] [15]));
    defparam \temp_array[26]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[26]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7380), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[26] [14]));
    defparam \temp_array[26]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[26]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7380), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[26] [13]));
    defparam \temp_array[26]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[26]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7380), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[26] [12]));
    defparam \temp_array[26]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[26]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7380), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[26] [11]));
    defparam \temp_array[26]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[26]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7380), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[26] [10]));
    defparam \temp_array[26]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[26]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7380), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[26] [9]));
    defparam \temp_array[26]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[26]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7380), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[26] [8]));
    defparam \temp_array[26]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[26]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7380), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[26] [7]));
    defparam \temp_array[26]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[26]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7380), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[26] [6]));
    defparam \temp_array[26]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[26]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7380), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[26] [5]));
    defparam \temp_array[26]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[26]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7380), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[26] [4]));
    defparam \temp_array[26]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[26]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7380), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[26] [3]));
    defparam \temp_array[26]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[26]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7380), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[26] [2]));
    defparam \temp_array[26]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[26]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7380), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[26] [1]));
    defparam \temp_array[26]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[26]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[25]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7478), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[25] [15]));
    defparam \temp_array[25]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[25]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7478), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[25] [14]));
    defparam \temp_array[25]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[25]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7478), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[25] [13]));
    defparam \temp_array[25]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[25]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7478), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[25] [12]));
    defparam \temp_array[25]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[25]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7478), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[25] [11]));
    defparam \temp_array[25]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[25]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7478), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[25] [10]));
    defparam \temp_array[25]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[25]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7478), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[25] [9]));
    defparam \temp_array[25]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[25]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7478), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[25] [8]));
    defparam \temp_array[25]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[25]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7478), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[25] [7]));
    defparam \temp_array[25]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[25]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7478), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[25] [6]));
    defparam \temp_array[25]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[25]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7478), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[25] [5]));
    defparam \temp_array[25]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[25]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7478), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[25] [4]));
    defparam \temp_array[25]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[25]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7478), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[25] [3]));
    defparam \temp_array[25]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[25]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7478), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[25] [2]));
    defparam \temp_array[25]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[25]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7478), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[25] [1]));
    defparam \temp_array[25]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[25]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[24]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7476), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[24] [15]));
    defparam \temp_array[24]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[24]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7476), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[24] [14]));
    defparam \temp_array[24]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[24]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7476), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[24] [13]));
    defparam \temp_array[24]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[24]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7476), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[24] [12]));
    defparam \temp_array[24]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[24]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7476), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[24] [11]));
    defparam \temp_array[24]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[24]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7476), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[24] [10]));
    defparam \temp_array[24]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[24]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7476), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[24] [9]));
    defparam \temp_array[24]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[24]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7476), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[24] [8]));
    defparam \temp_array[24]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[24]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7476), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[24] [7]));
    defparam \temp_array[24]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[24]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7476), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[24] [6]));
    defparam \temp_array[24]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[24]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7476), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[24] [5]));
    defparam \temp_array[24]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[24]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7476), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[24] [4]));
    defparam \temp_array[24]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[24]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7476), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[24] [3]));
    defparam \temp_array[24]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[24]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7476), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[24] [2]));
    defparam \temp_array[24]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[24]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7476), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[24] [1]));
    defparam \temp_array[24]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[24]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[23]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7474), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[23] [15]));
    defparam \temp_array[23]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[23]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7474), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[23] [14]));
    defparam \temp_array[23]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[23]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7474), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[23] [13]));
    defparam \temp_array[23]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[23]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7474), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[23] [12]));
    defparam \temp_array[23]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[23]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7474), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[23] [11]));
    defparam \temp_array[23]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[23]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7474), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[23] [10]));
    defparam \temp_array[23]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[23]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7474), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[23] [9]));
    defparam \temp_array[23]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[23]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7474), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[23] [8]));
    defparam \temp_array[23]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[23]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7474), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[23] [7]));
    defparam \temp_array[23]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[23]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7474), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[23] [6]));
    defparam \temp_array[23]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[23]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7474), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[23] [5]));
    defparam \temp_array[23]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[23]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7474), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[23] [4]));
    defparam \temp_array[23]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[23]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7474), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[23] [3]));
    defparam \temp_array[23]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[23]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7474), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[23] [2]));
    defparam \temp_array[23]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[23]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7474), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[23] [1]));
    defparam \temp_array[23]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[23]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[22]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7470), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[22] [15]));
    defparam \temp_array[22]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[22]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7470), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[22] [14]));
    defparam \temp_array[22]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[22]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7470), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[22] [13]));
    defparam \temp_array[22]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[22]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7470), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[22] [12]));
    defparam \temp_array[22]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[22]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7470), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[22] [11]));
    defparam \temp_array[22]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[22]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7470), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[22] [10]));
    defparam \temp_array[22]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[22]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7470), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[22] [9]));
    defparam \temp_array[22]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[22]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7470), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[22] [8]));
    defparam \temp_array[22]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[22]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7470), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[22] [7]));
    defparam \temp_array[22]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[22]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7470), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[22] [6]));
    defparam \temp_array[22]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[22]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7470), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[22] [5]));
    defparam \temp_array[22]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[22]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7470), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[22] [4]));
    defparam \temp_array[22]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[22]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7470), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[22] [3]));
    defparam \temp_array[22]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[22]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7470), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[22] [2]));
    defparam \temp_array[22]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[22]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7470), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[22] [1]));
    defparam \temp_array[22]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[22]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[21]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7460), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[21] [15]));
    defparam \temp_array[21]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[21]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7460), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[21] [14]));
    defparam \temp_array[21]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[21]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7460), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[21] [13]));
    defparam \temp_array[21]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[21]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7460), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[21] [12]));
    defparam \temp_array[21]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[21]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7460), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[21] [11]));
    defparam \temp_array[21]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[21]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7460), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[21] [10]));
    defparam \temp_array[21]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[21]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7460), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[21] [9]));
    defparam \temp_array[21]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[21]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7460), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[21] [8]));
    defparam \temp_array[21]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[21]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7460), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[21] [7]));
    defparam \temp_array[21]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[21]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7460), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[21] [6]));
    defparam \temp_array[21]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[21]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7460), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[21] [5]));
    defparam \temp_array[21]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[21]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7460), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[21] [4]));
    defparam \temp_array[21]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[21]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7460), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[21] [3]));
    defparam \temp_array[21]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[21]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7460), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[21] [2]));
    defparam \temp_array[21]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[21]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7460), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[21] [1]));
    defparam \temp_array[21]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[21]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[20]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7456), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[20] [15]));
    defparam \temp_array[20]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[20]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7456), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[20] [14]));
    defparam \temp_array[20]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[20]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7456), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[20] [13]));
    defparam \temp_array[20]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[20]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7456), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[20] [12]));
    defparam \temp_array[20]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[20]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7456), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[20] [11]));
    defparam \temp_array[20]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[20]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7456), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[20] [10]));
    defparam \temp_array[20]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[20]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7456), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[20] [9]));
    defparam \temp_array[20]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[20]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7456), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[20] [8]));
    defparam \temp_array[20]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[20]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7456), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[20] [7]));
    defparam \temp_array[20]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[20]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7456), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[20] [6]));
    defparam \temp_array[20]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[20]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7456), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[20] [5]));
    defparam \temp_array[20]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[20]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7456), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[20] [4]));
    defparam \temp_array[20]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[20]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7456), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[20] [3]));
    defparam \temp_array[20]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[20]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7456), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[20] [2]));
    defparam \temp_array[20]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[20]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7456), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[20] [1]));
    defparam \temp_array[20]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[20]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[19]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7454), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[19] [15]));
    defparam \temp_array[19]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[19]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7454), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[19] [14]));
    defparam \temp_array[19]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[19]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7454), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[19] [13]));
    defparam \temp_array[19]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[19]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7454), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[19] [12]));
    defparam \temp_array[19]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[19]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7454), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[19] [11]));
    defparam \temp_array[19]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[19]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7454), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[19] [10]));
    defparam \temp_array[19]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[19]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7454), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[19] [9]));
    defparam \temp_array[19]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[19]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7454), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[19] [8]));
    defparam \temp_array[19]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[19]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7454), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[19] [7]));
    defparam \temp_array[19]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[19]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7454), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[19] [6]));
    defparam \temp_array[19]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[19]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7454), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[19] [5]));
    defparam \temp_array[19]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[19]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7454), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[19] [4]));
    defparam \temp_array[19]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[19]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7454), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[19] [3]));
    defparam \temp_array[19]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[19]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7454), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[19] [2]));
    defparam \temp_array[19]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[19]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7454), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[19] [1]));
    defparam \temp_array[19]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[19]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[18]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7448), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[18] [15]));
    defparam \temp_array[18]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[18]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7448), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[18] [14]));
    defparam \temp_array[18]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[18]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7448), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[18] [13]));
    defparam \temp_array[18]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[18]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7448), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[18] [12]));
    defparam \temp_array[18]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[18]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7448), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[18] [11]));
    defparam \temp_array[18]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[18]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7448), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[18] [10]));
    defparam \temp_array[18]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[18]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7448), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[18] [9]));
    defparam \temp_array[18]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[18]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7448), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[18] [8]));
    defparam \temp_array[18]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[18]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7448), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[18] [7]));
    defparam \temp_array[18]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[18]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7448), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[18] [6]));
    defparam \temp_array[18]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[18]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7448), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[18] [5]));
    defparam \temp_array[18]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[18]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7448), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[18] [4]));
    defparam \temp_array[18]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[18]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7448), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[18] [3]));
    defparam \temp_array[18]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[18]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7448), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[18] [2]));
    defparam \temp_array[18]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[18]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7448), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[18] [1]));
    defparam \temp_array[18]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[18]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[17]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7438), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[17] [15]));
    defparam \temp_array[17]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[17]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7438), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[17] [14]));
    defparam \temp_array[17]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[17]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7438), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[17] [13]));
    defparam \temp_array[17]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[17]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7438), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[17] [12]));
    defparam \temp_array[17]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[17]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7438), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[17] [11]));
    defparam \temp_array[17]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[17]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7438), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[17] [10]));
    defparam \temp_array[17]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[17]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7438), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[17] [9]));
    defparam \temp_array[17]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[17]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7438), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[17] [8]));
    defparam \temp_array[17]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[17]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7438), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[17] [7]));
    defparam \temp_array[17]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[17]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7438), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[17] [6]));
    defparam \temp_array[17]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[17]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7438), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[17] [5]));
    defparam \temp_array[17]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[17]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7438), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[17] [4]));
    defparam \temp_array[17]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[17]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7438), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[17] [3]));
    defparam \temp_array[17]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[17]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7438), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[17] [2]));
    defparam \temp_array[17]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[17]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7438), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[17] [1]));
    defparam \temp_array[17]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[17]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[16]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7432), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[16] [15]));
    defparam \temp_array[16]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[16]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7432), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[16] [14]));
    defparam \temp_array[16]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[16]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7432), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[16] [13]));
    defparam \temp_array[16]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[16]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7432), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[16] [12]));
    defparam \temp_array[16]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[16]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7432), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[16] [11]));
    defparam \temp_array[16]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[16]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7432), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[16] [10]));
    defparam \temp_array[16]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[16]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7432), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[16] [9]));
    defparam \temp_array[16]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[16]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7432), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[16] [8]));
    defparam \temp_array[16]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[16]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7432), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[16] [7]));
    defparam \temp_array[16]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[16]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7432), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[16] [6]));
    defparam \temp_array[16]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[16]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7432), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[16] [5]));
    defparam \temp_array[16]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[16]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7432), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[16] [4]));
    defparam \temp_array[16]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[16]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7432), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[16] [3]));
    defparam \temp_array[16]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[16]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7432), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[16] [2]));
    defparam \temp_array[16]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[16]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7432), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[16] [1]));
    defparam \temp_array[16]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[16]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[15]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7424), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[15] [15]));
    defparam \temp_array[15]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[15]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7424), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[15] [14]));
    defparam \temp_array[15]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[15]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7424), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[15] [13]));
    defparam \temp_array[15]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[15]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7424), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[15] [12]));
    defparam \temp_array[15]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[15]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7424), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[15] [11]));
    defparam \temp_array[15]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[15]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7424), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[15] [10]));
    defparam \temp_array[15]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[15]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7424), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[15] [9]));
    defparam \temp_array[15]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[15]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7424), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[15] [8]));
    defparam \temp_array[15]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[15]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7424), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[15] [7]));
    defparam \temp_array[15]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[15]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7424), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[15] [6]));
    defparam \temp_array[15]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[15]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7424), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[15] [5]));
    defparam \temp_array[15]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[15]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7424), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[15] [4]));
    defparam \temp_array[15]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[15]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7424), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[15] [3]));
    defparam \temp_array[15]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[15]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7424), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[15] [2]));
    defparam \temp_array[15]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[15]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7424), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[15] [1]));
    defparam \temp_array[15]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[15]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[14]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7416), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[14] [15]));
    defparam \temp_array[14]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[14]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7416), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[14] [14]));
    defparam \temp_array[14]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[14]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7416), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[14] [13]));
    defparam \temp_array[14]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[14]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7416), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[14] [12]));
    defparam \temp_array[14]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[14]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7416), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[14] [11]));
    defparam \temp_array[14]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[14]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7416), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[14] [10]));
    defparam \temp_array[14]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[14]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7416), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[14] [9]));
    defparam \temp_array[14]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[14]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7416), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[14] [8]));
    defparam \temp_array[14]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[14]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7416), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[14] [7]));
    defparam \temp_array[14]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[14]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7416), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[14] [6]));
    defparam \temp_array[14]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[14]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7416), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[14] [5]));
    defparam \temp_array[14]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[14]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7416), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[14] [4]));
    defparam \temp_array[14]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[14]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7416), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[14] [3]));
    defparam \temp_array[14]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[14]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7416), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[14] [2]));
    defparam \temp_array[14]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[14]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7416), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[14] [1]));
    defparam \temp_array[14]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[14]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[13]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7374), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[13] [15]));
    defparam \temp_array[13]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[13]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7374), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[13] [14]));
    defparam \temp_array[13]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[13]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7374), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[13] [13]));
    defparam \temp_array[13]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[13]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7374), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[13] [12]));
    defparam \temp_array[13]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[13]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7374), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[13] [11]));
    defparam \temp_array[13]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[13]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7374), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[13] [10]));
    defparam \temp_array[13]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[13]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7374), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[13] [9]));
    defparam \temp_array[13]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[13]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7374), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[13] [8]));
    defparam \temp_array[13]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[13]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7374), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[13] [7]));
    defparam \temp_array[13]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[13]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7374), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[13] [6]));
    defparam \temp_array[13]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[13]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7374), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[13] [5]));
    defparam \temp_array[13]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[13]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7374), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[13] [4]));
    defparam \temp_array[13]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[13]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7374), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[13] [3]));
    defparam \temp_array[13]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[13]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7374), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[13] [2]));
    defparam \temp_array[13]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[13]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7374), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[13] [1]));
    defparam \temp_array[13]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[13]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[12]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7370), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[12] [15]));
    defparam \temp_array[12]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[12]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7370), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[12] [14]));
    defparam \temp_array[12]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[12]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7370), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[12] [13]));
    defparam \temp_array[12]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[12]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7370), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[12] [12]));
    defparam \temp_array[12]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[12]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7370), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[12] [11]));
    defparam \temp_array[12]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[12]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7370), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[12] [10]));
    defparam \temp_array[12]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[12]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7370), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[12] [9]));
    defparam \temp_array[12]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[12]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7370), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[12] [8]));
    defparam \temp_array[12]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[12]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7370), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[12] [7]));
    defparam \temp_array[12]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[12]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7370), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[12] [6]));
    defparam \temp_array[12]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[12]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7370), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[12] [5]));
    defparam \temp_array[12]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[12]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7370), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[12] [4]));
    defparam \temp_array[12]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[12]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7370), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[12] [3]));
    defparam \temp_array[12]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[12]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7370), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[12] [2]));
    defparam \temp_array[12]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[12]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7370), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[12] [1]));
    defparam \temp_array[12]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[12]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[11]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7364), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[11] [15]));
    defparam \temp_array[11]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[11]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7364), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[11] [14]));
    defparam \temp_array[11]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[11]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7364), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[11] [13]));
    defparam \temp_array[11]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[11]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7364), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[11] [12]));
    defparam \temp_array[11]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[11]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7364), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[11] [11]));
    defparam \temp_array[11]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[11]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7364), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[11] [10]));
    defparam \temp_array[11]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[11]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7364), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[11] [9]));
    defparam \temp_array[11]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[11]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7364), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[11] [8]));
    defparam \temp_array[11]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[11]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7364), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[11] [7]));
    defparam \temp_array[11]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[11]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7364), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[11] [6]));
    defparam \temp_array[11]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[11]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7364), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[11] [5]));
    defparam \temp_array[11]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[11]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7364), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[11] [4]));
    defparam \temp_array[11]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[11]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7364), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[11] [3]));
    defparam \temp_array[11]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[11]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7364), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[11] [2]));
    defparam \temp_array[11]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[11]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7364), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[11] [1]));
    defparam \temp_array[11]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[11]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[10]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7356), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[10] [15]));
    defparam \temp_array[10]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[10]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7356), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[10] [14]));
    defparam \temp_array[10]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[10]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7356), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[10] [13]));
    defparam \temp_array[10]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[10]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7356), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[10] [12]));
    defparam \temp_array[10]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[10]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7356), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[10] [11]));
    defparam \temp_array[10]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[10]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7356), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[10] [10]));
    defparam \temp_array[10]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[10]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7356), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[10] [9]));
    defparam \temp_array[10]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[10]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7356), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[10] [8]));
    defparam \temp_array[10]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[10]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7356), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[10] [7]));
    defparam \temp_array[10]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[10]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7356), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[10] [6]));
    defparam \temp_array[10]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[10]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7356), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[10] [5]));
    defparam \temp_array[10]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[10]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7356), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[10] [4]));
    defparam \temp_array[10]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[10]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7356), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[10] [3]));
    defparam \temp_array[10]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[10]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7356), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[10] [2]));
    defparam \temp_array[10]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[10]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7356), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[10] [1]));
    defparam \temp_array[10]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[10]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[9]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7350), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[9] [15]));
    defparam \temp_array[9]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[9]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7350), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[9] [14]));
    defparam \temp_array[9]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[9]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7350), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[9] [13]));
    defparam \temp_array[9]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[9]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7350), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[9] [12]));
    defparam \temp_array[9]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[9]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7350), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[9] [11]));
    defparam \temp_array[9]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[9]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7350), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[9] [10]));
    defparam \temp_array[9]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[9]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7350), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[9] [9]));
    defparam \temp_array[9]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[9]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7350), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[9] [8]));
    defparam \temp_array[9]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[9]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7350), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[9] [7]));
    defparam \temp_array[9]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[9]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7350), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[9] [6]));
    defparam \temp_array[9]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[9]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7350), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[9] [5]));
    defparam \temp_array[9]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[9]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7350), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[9] [4]));
    defparam \temp_array[9]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[9]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7350), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[9] [3]));
    defparam \temp_array[9]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[9]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7350), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[9] [2]));
    defparam \temp_array[9]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[9]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7350), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[9] [1]));
    defparam \temp_array[9]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[9]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[8]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7480), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[8] [15]));
    defparam \temp_array[8]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[8]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7480), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[8] [14]));
    defparam \temp_array[8]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[8]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[3]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7406), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[3] [14]));
    defparam \temp_array[3]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[3]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7406), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[3] [13]));
    defparam \temp_array[3]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[3]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7406), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[3] [12]));
    defparam \temp_array[3]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[3]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7406), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[3] [11]));
    defparam \temp_array[3]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[3]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7406), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[3] [10]));
    defparam \temp_array[3]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[3]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7406), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[3] [9]));
    defparam \temp_array[3]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[3]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7406), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[3] [8]));
    defparam \temp_array[3]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[3]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7406), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[3] [7]));
    defparam \temp_array[3]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[3]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7406), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[3] [6]));
    defparam \temp_array[3]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[3]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7406), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[3] [5]));
    defparam \temp_array[3]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[3]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7406), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[3] [4]));
    defparam \temp_array[3]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[3]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7406), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[3] [3]));
    defparam \temp_array[3]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[3]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7406), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[3] [2]));
    defparam \temp_array[3]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[3]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7406), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[3] [1]));
    defparam \temp_array[3]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[3]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[2]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7396), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[2] [15]));
    defparam \temp_array[2]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[2]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7396), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[2] [14]));
    defparam \temp_array[2]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[2]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7396), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[2] [13]));
    defparam \temp_array[2]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[2]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7396), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[2] [12]));
    defparam \temp_array[2]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[1]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7390), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[1] [15]));
    defparam \temp_array[1]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[2]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7396), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[2] [11]));
    defparam \temp_array[2]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[1]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7390), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[1] [14]));
    defparam \temp_array[1]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[2]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7396), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[2] [10]));
    defparam \temp_array[2]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[1]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7390), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[1] [13]));
    defparam \temp_array[1]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[2]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7396), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[2] [9]));
    defparam \temp_array[2]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[1]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7390), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[1] [12]));
    defparam \temp_array[1]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[2]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7396), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[2] [8]));
    defparam \temp_array[2]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[1]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7390), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[1] [11]));
    defparam \temp_array[1]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[2]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7396), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[2] [7]));
    defparam \temp_array[2]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[1]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7390), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[1] [10]));
    defparam \temp_array[1]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[2]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7396), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[2] [6]));
    defparam \temp_array[2]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[1]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7390), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[1] [9]));
    defparam \temp_array[1]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[2]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7396), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[2] [5]));
    defparam \temp_array[2]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[1]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7390), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[1] [8]));
    defparam \temp_array[1]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[2]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7396), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[2] [4]));
    defparam \temp_array[2]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[1]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7390), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[1] [7]));
    defparam \temp_array[1]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[2]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7396), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[2] [3]));
    defparam \temp_array[2]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[1]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7390), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[1] [6]));
    defparam \temp_array[1]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[2]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7396), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[2] [2]));
    defparam \temp_array[2]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[1]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7390), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[1] [5]));
    defparam \temp_array[1]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[2]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7396), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[2] [1]));
    defparam \temp_array[2]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[2]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[1]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7390), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[1] [4]));
    defparam \temp_array[1]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[1]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7390), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[1] [3]));
    defparam \temp_array[1]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[1]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7390), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[1] [2]));
    defparam \temp_array[1]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[1]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7390), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[1] [1]));
    defparam \temp_array[1]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[1]_i0_i0  (.D(int_FIFO_Q[0]), 
            .SP(n7390), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[1] [0]));
    defparam \temp_array[1]_i0_i0 .REGSET = "RESET";
    defparam \temp_array[1]_i0_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(380[9],416[16])" *) FD1P3XZ int_RHD_TX_Byte__i2 (.D(index[0]), 
            .SP(n7398), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_RHD_TX_Byte[8]));
    defparam int_RHD_TX_Byte__i2.REGSET = "RESET";
    defparam int_RHD_TX_Byte__i2.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(308[8],308[32])" *) LUT4 LessThan_11_i18_3_lut (.A(n16), 
            .B(NUM_DATA[8]), .C(stm32_counter[8]), .Z(n18));
    defparam LessThan_11_i18_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(308[8],308[32])" *) LUT4 LessThan_11_i20_3_lut (.A(n18), 
            .B(NUM_DATA[9]), .C(stm32_counter[9]), .Z(n20));
    defparam LessThan_11_i20_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(308[8],308[32])" *) LUT4 LessThan_11_i22_3_lut (.A(n20), 
            .B(NUM_DATA[10]), .C(stm32_counter[10]), .Z(n22));
    defparam LessThan_11_i22_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(308[8],308[32])" *) LUT4 LessThan_11_i24_3_lut (.A(n22), 
            .B(NUM_DATA[11]), .C(stm32_counter[11]), .Z(n24));
    defparam LessThan_11_i24_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(308[8],308[32])" *) LUT4 LessThan_11_i26_3_lut (.A(n24), 
            .B(NUM_DATA[12]), .C(stm32_counter[12]), .Z(n26));
    defparam LessThan_11_i26_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(308[8],308[32])" *) LUT4 LessThan_11_i28_3_lut (.A(n26), 
            .B(NUM_DATA[13]), .C(stm32_counter[13]), .Z(n28));
    defparam LessThan_11_i28_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(308[8],308[32])" *) LUT4 LessThan_11_i30_3_lut (.A(n28), 
            .B(NUM_DATA[14]), .C(stm32_counter[14]), .Z(n30));
    defparam LessThan_11_i30_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(308[8],308[32])" *) LUT4 LessThan_11_i32_3_lut (.A(n30), 
            .B(NUM_DATA[15]), .C(stm32_counter[15]), .Z(n32));
    defparam LessThan_11_i32_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(308[8],308[32])" *) LUT4 LessThan_11_i34_3_lut (.A(n32), 
            .B(NUM_DATA[16]), .C(stm32_counter[16]), .Z(n34));
    defparam LessThan_11_i34_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(308[8],308[32])" *) LUT4 LessThan_11_i36_3_lut (.A(n34), 
            .B(NUM_DATA[17]), .C(stm32_counter[17]), .Z(n36));
    defparam LessThan_11_i36_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(308[8],308[32])" *) LUT4 LessThan_11_i38_3_lut (.A(n36), 
            .B(NUM_DATA[18]), .C(stm32_counter[18]), .Z(n38));
    defparam LessThan_11_i38_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(308[8],308[32])" *) LUT4 LessThan_11_i40_3_lut (.A(n38), 
            .B(NUM_DATA[19]), .C(stm32_counter[19]), .Z(n40));
    defparam LessThan_11_i40_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(308[8],308[32])" *) LUT4 LessThan_11_i42_3_lut (.A(n40), 
            .B(NUM_DATA[20]), .C(stm32_counter[20]), .Z(n42));
    defparam LessThan_11_i42_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(308[8],308[32])" *) LUT4 LessThan_11_i44_3_lut (.A(n42), 
            .B(NUM_DATA[21]), .C(stm32_counter[21]), .Z(n44));
    defparam LessThan_11_i44_3_lut.INIT = "0x8e8e";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_48 (.A(stm32_state[1]), 
            .B(stm32_state[0]), .Z(n9452));
    defparam i1_2_lut_adj_48.INIT = "0xeeee";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(308[8],308[32])" *) LUT4 LessThan_11_i46_3_lut (.A(n44), 
            .B(NUM_DATA[22]), .C(stm32_counter[22]), .Z(n46));
    defparam LessThan_11_i46_3_lut.INIT = "0x8e8e";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i8163_4_lut (.A(n9452), .B(stm32_state[3]), 
            .C(n1213), .D(stm32_state[2]), .Z(n15825));
    defparam i8163_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(308[8],308[32])" *) LUT4 LessThan_11_i48_3_lut (.A(n46), 
            .B(NUM_DATA[23]), .C(stm32_counter[23]), .Z(n48));
    defparam LessThan_11_i48_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(308[8],308[32])" *) LUT4 LessThan_11_i50_3_lut (.A(n48), 
            .B(NUM_DATA[24]), .C(stm32_counter[24]), .Z(n50));
    defparam LessThan_11_i50_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(308[8],308[32])" *) LUT4 LessThan_11_i52_3_lut (.A(n50), 
            .B(NUM_DATA[25]), .C(stm32_counter[25]), .Z(n52));
    defparam LessThan_11_i52_3_lut.INIT = "0x8e8e";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i8166_4_lut (.A(n11_adj_2505), 
            .B(n15825), .C(n3), .D(stm32_state[2]), .Z(n15828));
    defparam i8166_4_lut.INIT = "0x0008";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(308[8],308[32])" *) LUT4 LessThan_11_i54_3_lut (.A(n52), 
            .B(NUM_DATA[26]), .C(stm32_counter[26]), .Z(n54));
    defparam LessThan_11_i54_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(308[8],308[32])" *) LUT4 LessThan_11_i56_3_lut (.A(n54), 
            .B(NUM_DATA[27]), .C(stm32_counter[27]), .Z(n56));
    defparam LessThan_11_i56_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(308[8],308[32])" *) LUT4 LessThan_11_i58_3_lut (.A(n56), 
            .B(NUM_DATA[28]), .C(stm32_counter[28]), .Z(n58));
    defparam LessThan_11_i58_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(308[8],308[32])" *) LUT4 LessThan_11_i60_3_lut (.A(n58), 
            .B(NUM_DATA[29]), .C(stm32_counter[29]), .Z(n60));
    defparam LessThan_11_i60_3_lut.INIT = "0x8e8e";
    (* lut_function="(!(A (B ((D)+!C)+!B !(C))))" *) LUT4 i8985_4_lut (.A(n1099), 
            .B(n1215), .C(n15828), .D(n15329), .Z(n14_adj_2504));
    defparam i8985_4_lut.INIT = "0x75f5";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(308[8],308[32])" *) LUT4 LessThan_11_i62_3_lut (.A(n60), 
            .B(NUM_DATA[30]), .C(stm32_counter[30]), .Z(n62));
    defparam LessThan_11_i62_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(308[8],308[32])" *) LUT4 LessThan_11_i64_3_lut (.A(n62), 
            .B(stm32_counter[31]), .C(NUM_DATA[31]), .Z(n1215));
    defparam LessThan_11_i64_3_lut.INIT = "0x8e8e";
    (* lut_function="(!(A (B+(C))+!A (B ((D)+!C)+!B (C (D)))))", lineinfo="@4(263[3],361[11])" *) LUT4 i2598_4_lut (.A(n12136), 
            .B(init_FIFO_Read), .C(n1099), .D(stm32_state[3]), .Z(n10429));
    defparam i2598_4_lut.INIT = "0x0353";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_adj_49 (.A(n13_adj_2506), 
            .B(stm32_counter[3]), .Z(n15331));
    defparam i1_2_lut_adj_49.INIT = "0x2222";
    (* lut_function="(A+!(B))", lineinfo="@4(398[26],398[27])" *) LUT4 equal_262_i33_2_lut (.A(state[0]), 
            .B(state[1]), .Z(n33));
    defparam equal_262_i33_2_lut.INIT = "0xbbbb";
    (* lut_function="(A+(B (C)+!B (C+!(D))))" *) LUT4 i2_4_lut (.A(maxfan_replicated_net_1413), 
            .B(n33), .C(n3), .D(int_RHD_TX_Ready), .Z(n7231));
    defparam i2_4_lut.INIT = "0xfafb";
    (* lut_function="(A (B)+!A !(B))", lineinfo="@4(380[9],416[16])" *) LUT4 i8165_2_lut (.A(state[0]), 
            .B(n7231), .Z(n6_adj_2498));
    defparam i8165_2_lut.INIT = "0x9999";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i20_4_lut (.A(index[5]), .B(index[18]), 
            .C(index[9]), .D(index[19]), .Z(n48_adj_2507));
    defparam i20_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i18_4_lut (.A(index[20]), .B(index[25]), 
            .C(index[21]), .D(index[27]), .Z(n46_adj_2508));
    defparam i18_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i19_4_lut (.A(index[30]), .B(index[10]), 
            .C(index[6]), .D(index[4]), .Z(n47));
    defparam i19_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i17_4_lut (.A(index[14]), .B(index[11]), 
            .C(index[7]), .D(index[13]), .Z(n45));
    defparam i17_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i16_4_lut (.A(index[24]), .B(index[8]), 
            .C(index[16]), .D(index[12]), .Z(n44_adj_2509));
    defparam i16_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i15_4_lut (.A(index[26]), .B(index[3]), 
            .C(index[15]), .D(index[22]), .Z(n43));
    defparam i15_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i26_4_lut (.A(n45), .B(n47), 
            .C(n46_adj_2508), .D(n48_adj_2507), .Z(n54_adj_2510));
    defparam i26_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i21_4_lut (.A(index[23]), .B(index[29]), 
            .C(index[17]), .D(index[28]), .Z(n49));
    defparam i21_4_lut.INIT = "0xfffe";
    (* lineinfo="@4(296[9],296[17])" *) FA2 sub_416_add_2_add_5_25 (.A0(GND_net), 
            .B0(NUM_DATA[23]), .C0(VCC_net), .D0(n14081), .CI0(n14081), 
            .A1(GND_net), .B1(NUM_DATA[24]), .C1(VCC_net), .D1(n19335), 
            .CI1(n19335), .CO0(n19335), .CO1(n14083), .S0(n47_adj_2511), 
            .S1(n49_adj_2512));
    defparam sub_416_add_2_add_5_25.INIT0 = "0xc33c";
    defparam sub_416_add_2_add_5_25.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_50 (.A(index[0]), .B(index[1]), 
            .Z(n4_adj_2513));
    defparam i1_2_lut_adj_50.INIT = "0x8888";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i27_4_lut (.A(n49), .B(n54_adj_2510), 
            .C(n43), .D(n44_adj_2509), .Z(n14952));
    defparam i27_4_lut.INIT = "0xfffe";
    (* lineinfo="@4(317[23],317[36])" *) FA2 stm32_counter_1438_add_4_33 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[31]), .D0(n14013), .CI0(n14013), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n19443), .CI1(n19443), 
            .CO0(n19443), .S0(n133[31]));
    defparam stm32_counter_1438_add_4_33.INIT0 = "0xc33c";
    defparam stm32_counter_1438_add_4_33.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C+(D)))+!A (B+!(C)))" *) LUT4 i1706_4_lut (.A(index[2]), 
            .B(index[31]), .C(n14952), .D(n4_adj_2513), .Z(n9580));
    defparam i1706_4_lut.INIT = "0xcdcf";
    (* lineinfo="@4(296[9],296[17])" *) FA2 sub_416_add_2_add_5_23 (.A0(GND_net), 
            .B0(NUM_DATA[21]), .C0(VCC_net), .D0(n14079), .CI0(n14079), 
            .A1(GND_net), .B1(NUM_DATA[22]), .C1(VCC_net), .D1(n19332), 
            .CI1(n19332), .CO0(n19332), .CO1(n14081), .S0(n43_adj_2514), 
            .S1(n45_adj_2515));
    defparam sub_416_add_2_add_5_23.INIT0 = "0xc33c";
    defparam sub_416_add_2_add_5_23.INIT1 = "0xc33c";
    (* lineinfo="@4(317[23],317[36])" *) FA2 stm32_counter_1438_add_4_31 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[29]), .D0(n14011), .CI0(n14011), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[30]), .D1(n19440), 
            .CI1(n19440), .CO0(n19440), .CO1(n14013), .S0(n133[29]), 
            .S1(n133[30]));
    defparam stm32_counter_1438_add_4_31.INIT0 = "0xc33c";
    defparam stm32_counter_1438_add_4_31.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@4(406[38],406[43])" *) LUT4 i5090_2_lut (.A(n133_adj_2607[0]), 
            .B(n9580), .Z(n167_adj_2606[0]));
    defparam i5090_2_lut.INIT = "0x8888";
    (* lut_function="(!(A ((C+!(D))+!B)+!A !(B (C (D)))))", lineinfo="@4(263[3],361[11])" *) LUT4 i3_4_lut (.A(stm32_state[0]), 
            .B(stm32_state[1]), .C(stm32_state[2]), .D(o_Controller_Mode_c_1), 
            .Z(n8_adj_2516));
    defparam i3_4_lut.INIT = "0x4800";
    (* lut_function="(!(A+((C)+!B)))", lineinfo="@4(263[3],361[11])" *) LUT4 i4_3_lut (.A(stm32_state[3]), 
            .B(n8_adj_2516), .C(o_Controller_Mode_c_0), .Z(n2));
    defparam i4_3_lut.INIT = "0x0404";
    (* lineinfo="@4(296[9],296[17])" *) FA2 sub_416_add_2_add_5_21 (.A0(GND_net), 
            .B0(NUM_DATA[19]), .C0(VCC_net), .D0(n14077), .CI0(n14077), 
            .A1(GND_net), .B1(NUM_DATA[20]), .C1(VCC_net), .D1(n19329), 
            .CI1(n19329), .CO0(n19329), .CO1(n14079), .S0(n39), .S1(n41));
    defparam sub_416_add_2_add_5_21.INIT0 = "0xc33c";
    defparam sub_416_add_2_add_5_21.INIT1 = "0xc33c";
    (* lineinfo="@4(317[23],317[36])" *) FA2 stm32_counter_1438_add_4_29 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[27]), .D0(n14009), .CI0(n14009), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[28]), .D1(n19437), 
            .CI1(n19437), .CO0(n19437), .CO1(n14011), .S0(n133[27]), 
            .S1(n133[28]));
    defparam stm32_counter_1438_add_4_29.INIT0 = "0xc33c";
    defparam stm32_counter_1438_add_4_29.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@4(317[23],317[36])" *) LUT4 i5089_2_lut (.A(n133[0]), 
            .B(stm32_state[0]), .Z(n167[0]));
    defparam i5089_2_lut.INIT = "0x8888";
    (* lineinfo="@4(296[9],296[17])" *) FA2 sub_416_add_2_add_5_19 (.A0(GND_net), 
            .B0(NUM_DATA[17]), .C0(VCC_net), .D0(n14075), .CI0(n14075), 
            .A1(GND_net), .B1(NUM_DATA[18]), .C1(VCC_net), .D1(n19326), 
            .CI1(n19326), .CO0(n19326), .CO1(n14077), .S0(n35), .S1(n37));
    defparam sub_416_add_2_add_5_19.INIT0 = "0xc33c";
    defparam sub_416_add_2_add_5_19.INIT1 = "0xc33c";
    (* lineinfo="@4(317[23],317[36])" *) FA2 stm32_counter_1438_add_4_27 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[25]), .D0(n14007), .CI0(n14007), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[26]), .D1(n19434), 
            .CI1(n19434), .CO0(n19434), .CO1(n14009), .S0(n133[25]), 
            .S1(n133[26]));
    defparam stm32_counter_1438_add_4_27.INIT0 = "0xc33c";
    defparam stm32_counter_1438_add_4_27.INIT1 = "0xc33c";
    (* lineinfo="@4(296[9],296[17])" *) FA2 sub_416_add_2_add_5_17 (.A0(GND_net), 
            .B0(NUM_DATA[15]), .C0(VCC_net), .D0(n14073), .CI0(n14073), 
            .A1(GND_net), .B1(NUM_DATA[16]), .C1(VCC_net), .D1(n19323), 
            .CI1(n19323), .CO0(n19323), .CO1(n14075), .S0(n31), .S1(n33_adj_2518));
    defparam sub_416_add_2_add_5_17.INIT0 = "0xc33c";
    defparam sub_416_add_2_add_5_17.INIT1 = "0xc33c";
    (* lineinfo="@4(317[23],317[36])" *) FA2 stm32_counter_1438_add_4_25 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[23]), .D0(n14005), .CI0(n14005), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[24]), .D1(n19431), 
            .CI1(n19431), .CO0(n19431), .CO1(n14007), .S0(n133[23]), 
            .S1(n133[24]));
    defparam stm32_counter_1438_add_4_25.INIT0 = "0xc33c";
    defparam stm32_counter_1438_add_4_25.INIT1 = "0xc33c";
    (* lineinfo="@4(296[9],296[17])" *) FA2 sub_416_add_2_add_5_15 (.A0(GND_net), 
            .B0(NUM_DATA[13]), .C0(VCC_net), .D0(n14071), .CI0(n14071), 
            .A1(GND_net), .B1(NUM_DATA[14]), .C1(VCC_net), .D1(n19320), 
            .CI1(n19320), .CO0(n19320), .CO1(n14073), .S0(n27), .S1(n29));
    defparam sub_416_add_2_add_5_15.INIT0 = "0xc33c";
    defparam sub_416_add_2_add_5_15.INIT1 = "0xc33c";
    (* lineinfo="@4(317[23],317[36])" *) FA2 stm32_counter_1438_add_4_23 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[21]), .D0(n14003), .CI0(n14003), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[22]), .D1(n19428), 
            .CI1(n19428), .CO0(n19428), .CO1(n14005), .S0(n133[21]), 
            .S1(n133[22]));
    defparam stm32_counter_1438_add_4_23.INIT0 = "0xc33c";
    defparam stm32_counter_1438_add_4_23.INIT1 = "0xc33c";
    (* lineinfo="@4(296[9],296[17])" *) FA2 sub_416_add_2_add_5_13 (.A0(GND_net), 
            .B0(NUM_DATA[11]), .C0(VCC_net), .D0(n14069), .CI0(n14069), 
            .A1(GND_net), .B1(NUM_DATA[12]), .C1(VCC_net), .D1(n19317), 
            .CI1(n19317), .CO0(n19317), .CO1(n14071), .S0(n23), .S1(n25));
    defparam sub_416_add_2_add_5_13.INIT0 = "0xc33c";
    defparam sub_416_add_2_add_5_13.INIT1 = "0xc33c";
    (* lineinfo="@4(317[23],317[36])" *) FA2 stm32_counter_1438_add_4_21 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[19]), .D0(n14001), .CI0(n14001), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[20]), .D1(n19425), 
            .CI1(n19425), .CO0(n19425), .CO1(n14003), .S0(n133[19]), 
            .S1(n133[20]));
    defparam stm32_counter_1438_add_4_21.INIT0 = "0xc33c";
    defparam stm32_counter_1438_add_4_21.INIT1 = "0xc33c";
    (* lineinfo="@4(296[9],296[17])" *) FA2 sub_416_add_2_add_5_11 (.A0(GND_net), 
            .B0(NUM_DATA[9]), .C0(VCC_net), .D0(n14067), .CI0(n14067), 
            .A1(GND_net), .B1(NUM_DATA[10]), .C1(VCC_net), .D1(n19314), 
            .CI1(n19314), .CO0(n19314), .CO1(n14069), .S0(n19), .S1(n21));
    defparam sub_416_add_2_add_5_11.INIT0 = "0xc33c";
    defparam sub_416_add_2_add_5_11.INIT1 = "0xc33c";
    (* lineinfo="@4(317[23],317[36])" *) FA2 stm32_counter_1438_add_4_19 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[17]), .D0(n13999), .CI0(n13999), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[18]), .D1(n19422), 
            .CI1(n19422), .CO0(n19422), .CO1(n14001), .S0(n133[17]), 
            .S1(n133[18]));
    defparam stm32_counter_1438_add_4_19.INIT0 = "0xc33c";
    defparam stm32_counter_1438_add_4_19.INIT1 = "0xc33c";
    (* lineinfo="@4(296[9],296[17])" *) FA2 sub_416_add_2_add_5_9 (.A0(GND_net), 
            .B0(NUM_DATA[7]), .C0(VCC_net), .D0(n14065), .CI0(n14065), 
            .A1(GND_net), .B1(NUM_DATA[8]), .C1(VCC_net), .D1(n19311), 
            .CI1(n19311), .CO0(n19311), .CO1(n14067), .S0(n167_adj_2608[7]), 
            .S1(n17));
    defparam sub_416_add_2_add_5_9.INIT0 = "0xc33c";
    defparam sub_416_add_2_add_5_9.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(380[9],416[16])" *) FD1P3XZ int_RHD_TX_Byte__i3 (.D(index[1]), 
            .SP(n7398), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_RHD_TX_Byte[9]));
    defparam int_RHD_TX_Byte__i3.REGSET = "RESET";
    defparam int_RHD_TX_Byte__i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(380[9],416[16])" *) FD1P3XZ int_RHD_TX_Byte__i4 (.D(index[2]), 
            .SP(n7398), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_RHD_TX_Byte[10]));
    defparam int_RHD_TX_Byte__i4.REGSET = "RESET";
    defparam int_RHD_TX_Byte__i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(380[9],416[16])" *) FD1P3XZ int_RHD_TX_Byte__i5 (.D(n9546[12]), 
            .SP(n7398), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_RHD_TX_Byte[12]));
    defparam int_RHD_TX_Byte__i5.REGSET = "RESET";
    defparam int_RHD_TX_Byte__i5.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(317[23],317[36])" *) FD1P3XZ stm32_counter_1438__i1 (.D(n167[1]), 
            .SP(n2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[1]));
    defparam stm32_counter_1438__i1.REGSET = "RESET";
    defparam stm32_counter_1438__i1.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(317[23],317[36])" *) FD1P3XZ stm32_counter_1438__i2 (.D(n167[2]), 
            .SP(n2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[2]));
    defparam stm32_counter_1438__i2.REGSET = "RESET";
    defparam stm32_counter_1438__i2.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(317[23],317[36])" *) FD1P3XZ stm32_counter_1438__i3 (.D(n167[3]), 
            .SP(n2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[3]));
    defparam stm32_counter_1438__i3.REGSET = "RESET";
    defparam stm32_counter_1438__i3.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(317[23],317[36])" *) FD1P3XZ stm32_counter_1438__i4 (.D(n167[4]), 
            .SP(n2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[4]));
    defparam stm32_counter_1438__i4.REGSET = "RESET";
    defparam stm32_counter_1438__i4.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(317[23],317[36])" *) FD1P3XZ stm32_counter_1438__i5 (.D(n167[5]), 
            .SP(n2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[5]));
    defparam stm32_counter_1438__i5.REGSET = "RESET";
    defparam stm32_counter_1438__i5.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(317[23],317[36])" *) FD1P3XZ stm32_counter_1438__i6 (.D(n167[6]), 
            .SP(n2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[6]));
    defparam stm32_counter_1438__i6.REGSET = "RESET";
    defparam stm32_counter_1438__i6.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(317[23],317[36])" *) FD1P3XZ stm32_counter_1438__i7 (.D(n167[7]), 
            .SP(n2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[7]));
    defparam stm32_counter_1438__i7.REGSET = "RESET";
    defparam stm32_counter_1438__i7.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(317[23],317[36])" *) FD1P3XZ stm32_counter_1438__i8 (.D(n167[8]), 
            .SP(n2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[8]));
    defparam stm32_counter_1438__i8.REGSET = "RESET";
    defparam stm32_counter_1438__i8.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(317[23],317[36])" *) FD1P3XZ stm32_counter_1438__i9 (.D(n167[9]), 
            .SP(n2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[9]));
    defparam stm32_counter_1438__i9.REGSET = "RESET";
    defparam stm32_counter_1438__i9.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(317[23],317[36])" *) FD1P3XZ stm32_counter_1438__i10 (.D(n167[10]), 
            .SP(n2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[10]));
    defparam stm32_counter_1438__i10.REGSET = "RESET";
    defparam stm32_counter_1438__i10.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(317[23],317[36])" *) FD1P3XZ stm32_counter_1438__i11 (.D(n167[11]), 
            .SP(n2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(stm32_counter[11]));
    defparam stm32_counter_1438__i11.REGSET = "RESET";
    defparam stm32_counter_1438__i11.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(317[23],317[36])" *) FD1P3XZ stm32_counter_1438__i12 (.D(n167[12]), 
            .SP(n2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(stm32_counter[12]));
    defparam stm32_counter_1438__i12.REGSET = "RESET";
    defparam stm32_counter_1438__i12.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(317[23],317[36])" *) FD1P3XZ stm32_counter_1438__i13 (.D(n167[13]), 
            .SP(n2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(stm32_counter[13]));
    defparam stm32_counter_1438__i13.REGSET = "RESET";
    defparam stm32_counter_1438__i13.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(317[23],317[36])" *) FD1P3XZ stm32_counter_1438__i14 (.D(n167[14]), 
            .SP(n2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(stm32_counter[14]));
    defparam stm32_counter_1438__i14.REGSET = "RESET";
    defparam stm32_counter_1438__i14.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(317[23],317[36])" *) FD1P3XZ stm32_counter_1438__i15 (.D(n167[15]), 
            .SP(n2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(stm32_counter[15]));
    defparam stm32_counter_1438__i15.REGSET = "RESET";
    defparam stm32_counter_1438__i15.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(317[23],317[36])" *) FD1P3XZ stm32_counter_1438__i16 (.D(n167[16]), 
            .SP(n2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[16]));
    defparam stm32_counter_1438__i16.REGSET = "RESET";
    defparam stm32_counter_1438__i16.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(317[23],317[36])" *) FD1P3XZ stm32_counter_1438__i17 (.D(n167[17]), 
            .SP(n2), .CK(pll_clk_int), .SR(o_reset_c), .Q(stm32_counter[17]));
    defparam stm32_counter_1438__i17.REGSET = "RESET";
    defparam stm32_counter_1438__i17.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(317[23],317[36])" *) FD1P3XZ stm32_counter_1438__i18 (.D(n167[18]), 
            .SP(n2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[18]));
    defparam stm32_counter_1438__i18.REGSET = "RESET";
    defparam stm32_counter_1438__i18.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(317[23],317[36])" *) FD1P3XZ stm32_counter_1438__i19 (.D(n167[19]), 
            .SP(n2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[19]));
    defparam stm32_counter_1438__i19.REGSET = "RESET";
    defparam stm32_counter_1438__i19.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(317[23],317[36])" *) FD1P3XZ stm32_counter_1438__i20 (.D(n167[20]), 
            .SP(n2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[20]));
    defparam stm32_counter_1438__i20.REGSET = "RESET";
    defparam stm32_counter_1438__i20.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(317[23],317[36])" *) FD1P3XZ stm32_counter_1438__i21 (.D(n167[21]), 
            .SP(n2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[21]));
    defparam stm32_counter_1438__i21.REGSET = "RESET";
    defparam stm32_counter_1438__i21.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(317[23],317[36])" *) FD1P3XZ stm32_counter_1438__i22 (.D(n167[22]), 
            .SP(n2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[22]));
    defparam stm32_counter_1438__i22.REGSET = "RESET";
    defparam stm32_counter_1438__i22.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(317[23],317[36])" *) FD1P3XZ stm32_counter_1438__i23 (.D(n167[23]), 
            .SP(n2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[23]));
    defparam stm32_counter_1438__i23.REGSET = "RESET";
    defparam stm32_counter_1438__i23.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(317[23],317[36])" *) FD1P3XZ stm32_counter_1438__i24 (.D(n167[24]), 
            .SP(n2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(stm32_counter[24]));
    defparam stm32_counter_1438__i24.REGSET = "RESET";
    defparam stm32_counter_1438__i24.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(317[23],317[36])" *) FD1P3XZ stm32_counter_1438__i25 (.D(n167[25]), 
            .SP(n2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(stm32_counter[25]));
    defparam stm32_counter_1438__i25.REGSET = "RESET";
    defparam stm32_counter_1438__i25.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(317[23],317[36])" *) FD1P3XZ stm32_counter_1438__i26 (.D(n167[26]), 
            .SP(n2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(stm32_counter[26]));
    defparam stm32_counter_1438__i26.REGSET = "RESET";
    defparam stm32_counter_1438__i26.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(317[23],317[36])" *) FD1P3XZ stm32_counter_1438__i27 (.D(n167[27]), 
            .SP(n2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(stm32_counter[27]));
    defparam stm32_counter_1438__i27.REGSET = "RESET";
    defparam stm32_counter_1438__i27.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(317[23],317[36])" *) FD1P3XZ stm32_counter_1438__i28 (.D(n167[28]), 
            .SP(n2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(stm32_counter[28]));
    defparam stm32_counter_1438__i28.REGSET = "RESET";
    defparam stm32_counter_1438__i28.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(317[23],317[36])" *) FD1P3XZ stm32_counter_1438__i29 (.D(n167[29]), 
            .SP(n2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(stm32_counter[29]));
    defparam stm32_counter_1438__i29.REGSET = "RESET";
    defparam stm32_counter_1438__i29.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(317[23],317[36])" *) FD1P3XZ stm32_counter_1438__i30 (.D(n167[30]), 
            .SP(n2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(stm32_counter[30]));
    defparam stm32_counter_1438__i30.REGSET = "RESET";
    defparam stm32_counter_1438__i30.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(317[23],317[36])" *) FD1P3XZ stm32_counter_1438__i31 (.D(n167[31]), 
            .SP(n2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(stm32_counter[31]));
    defparam stm32_counter_1438__i31.REGSET = "RESET";
    defparam stm32_counter_1438__i31.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(406[38],406[43])" *) FD1P3XZ index_1440__i1 (.D(n167_adj_2606[1]), 
            .SP(n2_adj_2497), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(index[1]));
    defparam index_1440__i1.REGSET = "RESET";
    defparam index_1440__i1.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(406[38],406[43])" *) FD1P3XZ index_1440__i2 (.D(n167_adj_2606[2]), 
            .SP(n2_adj_2497), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(index[2]));
    defparam index_1440__i2.REGSET = "RESET";
    defparam index_1440__i2.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(406[38],406[43])" *) FD1P3XZ index_1440__i3 (.D(n167_adj_2606[3]), 
            .SP(n2_adj_2497), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(index[3]));
    defparam index_1440__i3.REGSET = "RESET";
    defparam index_1440__i3.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(406[38],406[43])" *) FD1P3XZ index_1440__i4 (.D(n167_adj_2606[4]), 
            .SP(n2_adj_2497), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(index[4]));
    defparam index_1440__i4.REGSET = "RESET";
    defparam index_1440__i4.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(406[38],406[43])" *) FD1P3XZ index_1440__i5 (.D(n167_adj_2606[5]), 
            .SP(n2_adj_2497), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(index[5]));
    defparam index_1440__i5.REGSET = "RESET";
    defparam index_1440__i5.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(406[38],406[43])" *) FD1P3XZ index_1440__i6 (.D(n167_adj_2606[6]), 
            .SP(n2_adj_2497), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(index[6]));
    defparam index_1440__i6.REGSET = "RESET";
    defparam index_1440__i6.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(406[38],406[43])" *) FD1P3XZ index_1440__i7 (.D(n167_adj_2606[7]), 
            .SP(n2_adj_2497), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(index[7]));
    defparam index_1440__i7.REGSET = "RESET";
    defparam index_1440__i7.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(406[38],406[43])" *) FD1P3XZ index_1440__i8 (.D(n167_adj_2606[8]), 
            .SP(n2_adj_2497), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(index[8]));
    defparam index_1440__i8.REGSET = "RESET";
    defparam index_1440__i8.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(406[38],406[43])" *) FD1P3XZ index_1440__i9 (.D(n167_adj_2606[9]), 
            .SP(n2_adj_2497), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(index[9]));
    defparam index_1440__i9.REGSET = "RESET";
    defparam index_1440__i9.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(406[38],406[43])" *) FD1P3XZ index_1440__i10 (.D(n167_adj_2606[10]), 
            .SP(n2_adj_2497), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(index[10]));
    defparam index_1440__i10.REGSET = "RESET";
    defparam index_1440__i10.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(406[38],406[43])" *) FD1P3XZ index_1440__i11 (.D(n167_adj_2606[11]), 
            .SP(n2_adj_2497), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(index[11]));
    defparam index_1440__i11.REGSET = "RESET";
    defparam index_1440__i11.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(406[38],406[43])" *) FD1P3XZ index_1440__i12 (.D(n167_adj_2606[12]), 
            .SP(n2_adj_2497), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(index[12]));
    defparam index_1440__i12.REGSET = "RESET";
    defparam index_1440__i12.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(406[38],406[43])" *) FD1P3XZ index_1440__i13 (.D(n167_adj_2606[13]), 
            .SP(n2_adj_2497), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(index[13]));
    defparam index_1440__i13.REGSET = "RESET";
    defparam index_1440__i13.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(406[38],406[43])" *) FD1P3XZ index_1440__i14 (.D(n167_adj_2606[14]), 
            .SP(n2_adj_2497), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(index[14]));
    defparam index_1440__i14.REGSET = "RESET";
    defparam index_1440__i14.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(406[38],406[43])" *) FD1P3XZ index_1440__i15 (.D(n167_adj_2606[15]), 
            .SP(n2_adj_2497), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(index[15]));
    defparam index_1440__i15.REGSET = "RESET";
    defparam index_1440__i15.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(406[38],406[43])" *) FD1P3XZ index_1440__i16 (.D(n167_adj_2606[16]), 
            .SP(n2_adj_2497), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(index[16]));
    defparam index_1440__i16.REGSET = "RESET";
    defparam index_1440__i16.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(406[38],406[43])" *) FD1P3XZ index_1440__i17 (.D(n167_adj_2606[17]), 
            .SP(n2_adj_2497), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(index[17]));
    defparam index_1440__i17.REGSET = "RESET";
    defparam index_1440__i17.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(406[38],406[43])" *) FD1P3XZ index_1440__i18 (.D(n167_adj_2606[18]), 
            .SP(n2_adj_2497), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(index[18]));
    defparam index_1440__i18.REGSET = "RESET";
    defparam index_1440__i18.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(406[38],406[43])" *) FD1P3XZ index_1440__i19 (.D(n167_adj_2606[19]), 
            .SP(n2_adj_2497), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(index[19]));
    defparam index_1440__i19.REGSET = "RESET";
    defparam index_1440__i19.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(406[38],406[43])" *) FD1P3XZ index_1440__i20 (.D(n167_adj_2606[20]), 
            .SP(n2_adj_2497), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(index[20]));
    defparam index_1440__i20.REGSET = "RESET";
    defparam index_1440__i20.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(406[38],406[43])" *) FD1P3XZ index_1440__i21 (.D(n167_adj_2606[21]), 
            .SP(n2_adj_2497), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(index[21]));
    defparam index_1440__i21.REGSET = "RESET";
    defparam index_1440__i21.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(406[38],406[43])" *) FD1P3XZ index_1440__i22 (.D(n167_adj_2606[22]), 
            .SP(n2_adj_2497), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(index[22]));
    defparam index_1440__i22.REGSET = "RESET";
    defparam index_1440__i22.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(406[38],406[43])" *) FD1P3XZ index_1440__i23 (.D(n167_adj_2606[23]), 
            .SP(n2_adj_2497), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(index[23]));
    defparam index_1440__i23.REGSET = "RESET";
    defparam index_1440__i23.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(406[38],406[43])" *) FD1P3XZ index_1440__i24 (.D(n167_adj_2606[24]), 
            .SP(n2_adj_2497), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(index[24]));
    defparam index_1440__i24.REGSET = "RESET";
    defparam index_1440__i24.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(406[38],406[43])" *) FD1P3XZ index_1440__i25 (.D(n167_adj_2606[25]), 
            .SP(n2_adj_2497), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(index[25]));
    defparam index_1440__i25.REGSET = "RESET";
    defparam index_1440__i25.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(406[38],406[43])" *) FD1P3XZ index_1440__i26 (.D(n167_adj_2606[26]), 
            .SP(n2_adj_2497), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(index[26]));
    defparam index_1440__i26.REGSET = "RESET";
    defparam index_1440__i26.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(406[38],406[43])" *) FD1P3XZ index_1440__i27 (.D(n167_adj_2606[27]), 
            .SP(n2_adj_2497), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(index[27]));
    defparam index_1440__i27.REGSET = "RESET";
    defparam index_1440__i27.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(406[38],406[43])" *) FD1P3XZ index_1440__i28 (.D(n167_adj_2606[28]), 
            .SP(n2_adj_2497), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(index[28]));
    defparam index_1440__i28.REGSET = "RESET";
    defparam index_1440__i28.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(406[38],406[43])" *) FD1P3XZ index_1440__i29 (.D(n167_adj_2606[29]), 
            .SP(n2_adj_2497), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(index[29]));
    defparam index_1440__i29.REGSET = "RESET";
    defparam index_1440__i29.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(406[38],406[43])" *) FD1P3XZ index_1440__i30 (.D(n167_adj_2606[30]), 
            .SP(n2_adj_2497), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(index[30]));
    defparam index_1440__i30.REGSET = "RESET";
    defparam index_1440__i30.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(406[38],406[43])" *) FD1P3XZ index_1440__i31 (.D(n167_adj_2606[31]), 
            .SP(n2_adj_2497), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(index[31]));
    defparam index_1440__i31.REGSET = "RESET";
    defparam index_1440__i31.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[0]_i0_i1  (.D(int_FIFO_Q[1]), 
            .SP(n7386), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(\temp_array[0] [1]));
    defparam \temp_array[0]_i0_i1 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[0]_i0_i2  (.D(int_FIFO_Q[2]), 
            .SP(n7386), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(\temp_array[0] [2]));
    defparam \temp_array[0]_i0_i2 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[0]_i0_i3  (.D(int_FIFO_Q[3]), 
            .SP(n7386), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [3]));
    defparam \temp_array[0]_i0_i3 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[0]_i0_i4  (.D(int_FIFO_Q[4]), 
            .SP(n7386), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [4]));
    defparam \temp_array[0]_i0_i4 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[0]_i0_i5  (.D(int_FIFO_Q[5]), 
            .SP(n7386), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [5]));
    defparam \temp_array[0]_i0_i5 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[0]_i0_i6  (.D(int_FIFO_Q[6]), 
            .SP(n7386), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [6]));
    defparam \temp_array[0]_i0_i6 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[0]_i0_i7  (.D(int_FIFO_Q[7]), 
            .SP(n7386), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [7]));
    defparam \temp_array[0]_i0_i7 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[0]_i0_i8  (.D(int_FIFO_Q[8]), 
            .SP(n7386), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [8]));
    defparam \temp_array[0]_i0_i8 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[0]_i0_i9  (.D(int_FIFO_Q[9]), 
            .SP(n7386), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [9]));
    defparam \temp_array[0]_i0_i9 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[0]_i0_i10  (.D(int_FIFO_Q[10]), 
            .SP(n7386), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [10]));
    defparam \temp_array[0]_i0_i10 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[0]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7386), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [11]));
    defparam \temp_array[0]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[0]_i0_i12  (.D(int_FIFO_Q[12]), 
            .SP(n7386), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(\temp_array[0] [12]));
    defparam \temp_array[0]_i0_i12 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[0]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7386), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(\temp_array[0] [13]));
    defparam \temp_array[0]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[0]_i0_i14  (.D(int_FIFO_Q[14]), 
            .SP(n7386), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(\temp_array[0] [14]));
    defparam \temp_array[0]_i0_i14 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[0]_i0_i15  (.D(int_FIFO_Q[15]), 
            .SP(n7386), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(\temp_array[0] [15]));
    defparam \temp_array[0]_i0_i15 .REGSET = "RESET";
    defparam \temp_array[0]_i0_i15 .SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(380[9],416[16])" *) FD1P3XZ state_i0_i1 (.D(n15775), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net_2), .Q(state[1]));
    defparam state_i0_i1.REGSET = "RESET";
    defparam state_i0_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[4]_i0_i11  (.D(int_FIFO_Q[11]), 
            .SP(n7414), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(\temp_array[4] [11]));
    defparam \temp_array[4]_i0_i11 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i11 .SRMODE = "ASYNC";
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_51 (.A(stm32_counter[1]), 
            .B(stm32_counter[0]), .C(n15331), .D(stm32_counter[2]), .Z(n7414));
    defparam i1_2_lut_3_lut_4_lut_adj_51.INIT = "0x1000";
    (* lut_function="(A (B (C+(D)))+!A (B+!(C+(D))))", lineinfo="@4(380[9],416[16])" *) LUT4 i4046_4_lut (.A(state[0]), 
            .B(int_RHD_TX_DV), .C(state[1]), .D(n3), .Z(n10821));
    defparam i4046_4_lut.INIT = "0xccc5";
    (* lut_function="(A (B))", lineinfo="@4(406[38],406[43])" *) LUT4 i5242_2_lut (.A(n133_adj_2607[31]), 
            .B(n9580), .Z(n167_adj_2606[31]));
    defparam i5242_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+(B+((D)+!C))))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_52 (.A(stm32_counter[1]), 
            .B(stm32_counter[0]), .C(n15331), .D(stm32_counter[2]), .Z(n7386));
    defparam i1_2_lut_3_lut_4_lut_adj_52.INIT = "0x0010";
    (* lut_function="(!((((D)+!C)+!B)+!A))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_53 (.A(stm32_counter[2]), 
            .B(n15331), .C(stm32_counter[0]), .D(stm32_counter[1]), .Z(n7428));
    defparam i1_2_lut_3_lut_4_lut_adj_53.INIT = "0x0080";
    (* lut_function="(A (B))", lineinfo="@4(406[38],406[43])" *) LUT4 i5241_2_lut (.A(n133_adj_2607[30]), 
            .B(n9580), .Z(n167_adj_2606[30]));
    defparam i5241_2_lut.INIT = "0x8888";
    (* lut_function="(!(((C+!(D))+!B)+!A))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_54 (.A(stm32_counter[2]), 
            .B(n15331), .C(stm32_counter[0]), .D(stm32_counter[1]), .Z(n7444));
    defparam i1_2_lut_3_lut_4_lut_adj_54.INIT = "0x0800";
    (* lut_function="(A (B))", lineinfo="@4(406[38],406[43])" *) LUT4 i5240_2_lut (.A(n133_adj_2607[29]), 
            .B(n9580), .Z(n167_adj_2606[29]));
    defparam i5240_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+((C+!(D))+!B)))" *) LUT4 i1_2_lut_4_lut (.A(n10011), 
            .B(n1215), .C(n3), .D(stm32_counter[4]), .Z(n13));
    defparam i1_2_lut_4_lut.INIT = "0x0400";
    (* lut_function="(A (B))", lineinfo="@4(406[38],406[43])" *) LUT4 i5239_2_lut (.A(n133_adj_2607[28]), 
            .B(n9580), .Z(n167_adj_2606[28]));
    defparam i5239_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(406[38],406[43])" *) LUT4 i5238_2_lut (.A(n133_adj_2607[27]), 
            .B(n9580), .Z(n167_adj_2606[27]));
    defparam i5238_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i1_2_lut_4_lut_adj_55 (.A(n10011), 
            .B(n1215), .C(n3), .D(stm32_counter[4]), .Z(n13_adj_2506));
    defparam i1_2_lut_4_lut_adj_55.INIT = "0x0004";
    (* lut_function="(!(A (B+(C+!(D)))+!A (C+!(D))))" *) LUT4 i1_3_lut_4_lut_adj_56 (.A(stm32_state[1]), 
            .B(stm32_state[0]), .C(stm32_state[3]), .D(n1099), .Z(n6_adj_2495));
    defparam i1_3_lut_4_lut_adj_56.INIT = "0x0700";
    (* lut_function="(!(A+!(B (C (D)))))" *) LUT4 i2_3_lut_4_lut_adj_57 (.A(stm32_counter[1]), 
            .B(stm32_counter[0]), .C(n13_adj_2506), .D(n11_adj_2556), 
            .Z(n7350));
    defparam i2_3_lut_4_lut_adj_57.INIT = "0x4000";
    (* lut_function="(!(A+(((D)+!C)+!B)))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_58 (.A(stm32_counter[1]), 
            .B(stm32_counter[0]), .C(n15331), .D(stm32_counter[2]), .Z(n7390));
    defparam i1_2_lut_3_lut_4_lut_adj_58.INIT = "0x0040";
    (* lut_function="(A (B))", lineinfo="@4(406[38],406[43])" *) LUT4 i5237_2_lut (.A(n133_adj_2607[26]), 
            .B(n9580), .Z(n167_adj_2606[26]));
    defparam i5237_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(406[38],406[43])" *) LUT4 i5236_2_lut (.A(n133_adj_2607[25]), 
            .B(n9580), .Z(n167_adj_2606[25]));
    defparam i5236_2_lut.INIT = "0x8888";
    (* lut_function="(!((B+((D)+!C))+!A))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_59 (.A(stm32_counter[1]), 
            .B(stm32_counter[0]), .C(n15331), .D(stm32_counter[2]), .Z(n7396));
    defparam i1_2_lut_3_lut_4_lut_adj_59.INIT = "0x0020";
    (* lut_function="(A (B))", lineinfo="@4(406[38],406[43])" *) LUT4 i5235_2_lut (.A(n133_adj_2607[24]), 
            .B(n9580), .Z(n167_adj_2606[24]));
    defparam i5235_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(406[38],406[43])" *) LUT4 i5234_2_lut (.A(n133_adj_2607[23]), 
            .B(n9580), .Z(n167_adj_2606[23]));
    defparam i5234_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(406[38],406[43])" *) LUT4 i5233_2_lut (.A(n133_adj_2607[22]), 
            .B(n9580), .Z(n167_adj_2606[22]));
    defparam i5233_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(406[38],406[43])" *) LUT4 i5232_2_lut (.A(n133_adj_2607[21]), 
            .B(n9580), .Z(n167_adj_2606[21]));
    defparam i5232_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(406[38],406[43])" *) LUT4 i5231_2_lut (.A(n133_adj_2607[20]), 
            .B(n9580), .Z(n167_adj_2606[20]));
    defparam i5231_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+!(B (C (D)))))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_60 (.A(stm32_counter[2]), 
            .B(n15331), .C(stm32_counter[0]), .D(stm32_counter[1]), .Z(n7406));
    defparam i1_2_lut_3_lut_4_lut_adj_60.INIT = "0x4000";
    (* lut_function="(A (B))", lineinfo="@4(406[38],406[43])" *) LUT4 i5230_2_lut (.A(n133_adj_2607[19]), 
            .B(n9580), .Z(n167_adj_2606[19]));
    defparam i5230_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(406[38],406[43])" *) LUT4 i5229_2_lut (.A(n133_adj_2607[18]), 
            .B(n9580), .Z(n167_adj_2606[18]));
    defparam i5229_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(406[38],406[43])" *) LUT4 i5228_2_lut (.A(n133_adj_2607[17]), 
            .B(n9580), .Z(n167_adj_2606[17]));
    defparam i5228_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(406[38],406[43])" *) LUT4 i5227_2_lut (.A(n133_adj_2607[16]), 
            .B(n9580), .Z(n167_adj_2606[16]));
    defparam i5227_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(406[38],406[43])" *) LUT4 i5226_2_lut (.A(n133_adj_2607[15]), 
            .B(n9580), .Z(n167_adj_2606[15]));
    defparam i5226_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(406[38],406[43])" *) LUT4 i5225_2_lut (.A(n133_adj_2607[14]), 
            .B(n9580), .Z(n167_adj_2606[14]));
    defparam i5225_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(406[38],406[43])" *) LUT4 i5224_2_lut (.A(n133_adj_2607[13]), 
            .B(n9580), .Z(n167_adj_2606[13]));
    defparam i5224_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(406[38],406[43])" *) LUT4 i5223_2_lut (.A(n133_adj_2607[12]), 
            .B(n9580), .Z(n167_adj_2606[12]));
    defparam i5223_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(406[38],406[43])" *) LUT4 i5222_2_lut (.A(n133_adj_2607[11]), 
            .B(n9580), .Z(n167_adj_2606[11]));
    defparam i5222_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(406[38],406[43])" *) LUT4 i5221_2_lut (.A(n133_adj_2607[10]), 
            .B(n9580), .Z(n167_adj_2606[10]));
    defparam i5221_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(406[38],406[43])" *) LUT4 i5220_2_lut (.A(n133_adj_2607[9]), 
            .B(n9580), .Z(n167_adj_2606[9]));
    defparam i5220_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(406[38],406[43])" *) LUT4 i5219_2_lut (.A(n133_adj_2607[8]), 
            .B(n9580), .Z(n167_adj_2606[8]));
    defparam i5219_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(406[38],406[43])" *) LUT4 i5218_2_lut (.A(n133_adj_2607[7]), 
            .B(n9580), .Z(n167_adj_2606[7]));
    defparam i5218_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(406[38],406[43])" *) LUT4 i5217_2_lut (.A(n133_adj_2607[6]), 
            .B(n9580), .Z(n167_adj_2606[6]));
    defparam i5217_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(406[38],406[43])" *) LUT4 i5216_2_lut (.A(n133_adj_2607[5]), 
            .B(n9580), .Z(n167_adj_2606[5]));
    defparam i5216_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(406[38],406[43])" *) LUT4 i5215_2_lut (.A(n133_adj_2607[4]), 
            .B(n9580), .Z(n167_adj_2606[4]));
    defparam i5215_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B))", lineinfo="@4(380[9],416[16])" *) LUT4 i5123_2_lut (.A(int_RHD_TX_Byte[15]), 
            .B(n7398), .Z(n10824));
    defparam i5123_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B))", lineinfo="@4(406[38],406[43])" *) LUT4 i5214_2_lut (.A(n133_adj_2607[3]), 
            .B(n9580), .Z(n167_adj_2606[3]));
    defparam i5214_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(406[38],406[43])" *) LUT4 i5213_2_lut (.A(n133_adj_2607[2]), 
            .B(n9580), .Z(n167_adj_2606[2]));
    defparam i5213_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(406[38],406[43])" *) LUT4 i5212_2_lut (.A(n133_adj_2607[1]), 
            .B(n9580), .Z(n167_adj_2606[1]));
    defparam i5212_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(317[23],317[36])" *) LUT4 i5211_2_lut (.A(n133[31]), 
            .B(stm32_state[0]), .Z(n167[31]));
    defparam i5211_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(317[23],317[36])" *) LUT4 i5210_2_lut (.A(n133[30]), 
            .B(stm32_state[0]), .Z(n167[30]));
    defparam i5210_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(317[23],317[36])" *) LUT4 i5209_2_lut (.A(n133[29]), 
            .B(stm32_state[0]), .Z(n167[29]));
    defparam i5209_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(317[23],317[36])" *) LUT4 i5208_2_lut (.A(n133[28]), 
            .B(stm32_state[0]), .Z(n167[28]));
    defparam i5208_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(317[23],317[36])" *) LUT4 i5207_2_lut (.A(n133[27]), 
            .B(stm32_state[0]), .Z(n167[27]));
    defparam i5207_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(317[23],317[36])" *) LUT4 i5206_2_lut (.A(n133[26]), 
            .B(stm32_state[0]), .Z(n167[26]));
    defparam i5206_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(317[23],317[36])" *) LUT4 i5205_2_lut (.A(n133[25]), 
            .B(stm32_state[0]), .Z(n167[25]));
    defparam i5205_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(317[23],317[36])" *) LUT4 i5204_2_lut (.A(n133[24]), 
            .B(stm32_state[0]), .Z(n167[24]));
    defparam i5204_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(317[23],317[36])" *) LUT4 i5203_2_lut (.A(n133[23]), 
            .B(stm32_state[0]), .Z(n167[23]));
    defparam i5203_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(317[23],317[36])" *) LUT4 i5202_2_lut (.A(n133[22]), 
            .B(stm32_state[0]), .Z(n167[22]));
    defparam i5202_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(317[23],317[36])" *) LUT4 i5201_2_lut (.A(n133[21]), 
            .B(stm32_state[0]), .Z(n167[21]));
    defparam i5201_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(317[23],317[36])" *) LUT4 i5200_2_lut (.A(n133[20]), 
            .B(stm32_state[0]), .Z(n167[20]));
    defparam i5200_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(317[23],317[36])" *) LUT4 i5199_2_lut (.A(n133[19]), 
            .B(stm32_state[0]), .Z(n167[19]));
    defparam i5199_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B))", lineinfo="@4(305[9],305[10])" *) LUT4 i1_2_lut_adj_61 (.A(stm32_state[0]), 
            .B(stm32_state[2]), .Z(n9989));
    defparam i1_2_lut_adj_61.INIT = "0xeeee";
    (* lut_function="(!(A (B (C (D))+!B (C+(D)))+!A ((C)+!B)))", lineinfo="@4(296[8],296[59])" *) LUT4 LessThan_9_i4_4_lut (.A(int_FIFO_COUNT[0]), 
            .B(int_FIFO_COUNT[1]), .C(n167_adj_2608[1]), .D(n167_adj_2608[0]), 
            .Z(n4_adj_2584));
    defparam LessThan_9_i4_4_lut.INIT = "0x0c8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(296[8],296[59])" *) LUT4 LessThan_9_i6_3_lut (.A(n4_adj_2584), 
            .B(int_FIFO_COUNT[2]), .C(n167_adj_2608[2]), .Z(n6_adj_2586));
    defparam LessThan_9_i6_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(296[8],296[59])" *) LUT4 LessThan_9_i8_3_lut (.A(n6_adj_2586), 
            .B(int_FIFO_COUNT[3]), .C(n167_adj_2608[3]), .Z(n8_adj_2588));
    defparam LessThan_9_i8_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(296[8],296[59])" *) LUT4 LessThan_9_i10_3_lut (.A(n8_adj_2588), 
            .B(int_FIFO_COUNT[4]), .C(n167_adj_2608[4]), .Z(n10_adj_2590));
    defparam LessThan_9_i10_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(296[8],296[59])" *) LUT4 LessThan_9_i12_3_lut (.A(n10_adj_2590), 
            .B(int_FIFO_COUNT[5]), .C(n167_adj_2608[5]), .Z(n12_adj_2592));
    defparam LessThan_9_i12_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(296[8],296[59])" *) LUT4 LessThan_9_i14_3_lut (.A(n12_adj_2592), 
            .B(int_FIFO_COUNT[6]), .C(n167_adj_2608[6]), .Z(n14_adj_2594));
    defparam LessThan_9_i14_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(296[8],296[59])" *) LUT4 LessThan_9_i16_3_lut (.A(n14_adj_2594), 
            .B(int_FIFO_COUNT[7]), .C(n167_adj_2608[7]), .Z(n16_adj_2595));
    defparam LessThan_9_i16_3_lut.INIT = "0x8e8e";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i8151_4_lut (.A(n23), .B(n39), 
            .C(n35), .D(n51), .Z(n15813));
    defparam i8151_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i8147_4_lut (.A(n45_adj_2515), 
            .B(n43_adj_2514), .C(n49_adj_2512), .D(n59), .Z(n15809));
    defparam i8147_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i8149_4_lut (.A(n17), .B(n33_adj_2518), 
            .C(n27), .D(n41), .Z(n15811));
    defparam i8149_4_lut.INIT = "0xfffe";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i13_4_lut (.A(n16_adj_2595), 
            .B(n29), .C(n53), .D(n37), .Z(n37_adj_2596));
    defparam i13_4_lut.INIT = "0x0002";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i8155_4_lut (.A(n21), .B(n47_adj_2511), 
            .C(n31), .D(n57), .Z(n15817));
    defparam i8155_4_lut.INIT = "0xfffe";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i22_4_lut (.A(n37_adj_2596), 
            .B(n15811), .C(n15809), .D(n15813), .Z(n46_adj_2597));
    defparam i22_4_lut.INIT = "0x0002";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i8153_4_lut (.A(n55), .B(n25), 
            .C(n19), .D(n61), .Z(n15815));
    defparam i8153_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B)+!A (B+!((D)+!C)))" *) LUT4 i2436_4_lut (.A(n15815), 
            .B(n167_adj_2608[31]), .C(n46_adj_2597), .D(n15817), .Z(n1213));
    defparam i2436_4_lut.INIT = "0xccdc";
    (* lut_function="(A (B+(C)))" *) LUT4 i5038_3_lut (.A(n10011), .B(stm32_state[1]), 
            .C(n9979), .Z(n11878));
    defparam i5038_3_lut.INIT = "0xa8a8";
    (* lut_function="(!(A (B (D))+!A (B (C (D)))))" *) LUT4 i3_4_lut_adj_62 (.A(n9989), 
            .B(n11996), .C(n9993), .D(n11878), .Z(n8_adj_2599));
    defparam i3_4_lut_adj_62.INIT = "0x37ff";
    (* lut_function="(A (B+(C+!(D)))+!A (B+(C)))" *) LUT4 i4_4_lut_adj_63 (.A(stm32_state[1]), 
            .B(n8_adj_2599), .C(n10_adj_2502), .D(n9979), .Z(n18656));
    defparam i4_4_lut_adj_63.INIT = "0xfcfe";
    (* lut_function="(!((B)+!A))", lineinfo="@4(263[3],361[11])" *) LUT4 i5126_2_lut (.A(NUM_DATA[30]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[30]));
    defparam i5126_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@4(263[3],361[11])" *) LUT4 i5127_2_lut (.A(NUM_DATA[29]), 
            .B(o_reset_c), .Z(NUM_DATA[29]));
    defparam i5127_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@4(263[3],361[11])" *) LUT4 i5128_2_lut (.A(NUM_DATA[28]), 
            .B(o_reset_c), .Z(NUM_DATA[28]));
    defparam i5128_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@4(263[3],361[11])" *) LUT4 i5129_2_lut (.A(NUM_DATA[27]), 
            .B(o_reset_c), .Z(NUM_DATA[27]));
    defparam i5129_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B (C (D))+!B (C+(D)))+!A ((C)+!B)))", lineinfo="@4(308[8],308[32])" *) LUT4 LessThan_11_i4_4_lut (.A(NUM_DATA[0]), 
            .B(NUM_DATA[1]), .C(stm32_counter[1]), .D(stm32_counter[0]), 
            .Z(n4));
    defparam LessThan_11_i4_4_lut.INIT = "0x0c8e";
    (* lut_function="(!((B)+!A))", lineinfo="@4(263[3],361[11])" *) LUT4 i5130_2_lut (.A(NUM_DATA[26]), 
            .B(o_reset_c), .Z(NUM_DATA[26]));
    defparam i5130_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@4(263[3],361[11])" *) LUT4 i5131_2_lut (.A(NUM_DATA[25]), 
            .B(o_reset_c), .Z(NUM_DATA[25]));
    defparam i5131_2_lut.INIT = "0x2222";
    (* lut_function="(!(A+(B (C)+!B !(C))))" *) LUT4 i1_3_lut (.A(stm32_state[3]), 
            .B(stm32_state[1]), .C(stm32_state[0]), .Z(n9922));
    defparam i1_3_lut.INIT = "0x1414";
    (* lut_function="((B+!((D)+!C))+!A)", lineinfo="@4(294[3],359[13])" *) LUT4 i1_4_lut (.A(n11996), 
            .B(n9922), .C(n1215), .D(n10011), .Z(n15312));
    defparam i1_4_lut.INIT = "0xddfd";
    (* lut_function="(!(A+(B (C+(D))+!B !(C (D)+!C !(D)))))", lineinfo="@4(263[3],361[11])" *) LUT4 i22_4_lut_adj_64 (.A(stm32_state[3]), 
            .B(stm32_state[2]), .C(stm32_state[1]), .D(stm32_state[0]), 
            .Z(n11_adj_2505));
    defparam i22_4_lut_adj_64.INIT = "0x1005";
    (* lut_function="(!((B)+!A))", lineinfo="@4(263[3],361[11])" *) LUT4 i5132_2_lut (.A(NUM_DATA[24]), 
            .B(o_reset_c), .Z(NUM_DATA[24]));
    defparam i5132_2_lut.INIT = "0x2222";
    (* lut_function="(((C+!(D))+!B)+!A)" *) LUT4 i8703_4_lut (.A(n15785), 
            .B(stm32_state[1]), .C(int_STM32_TX_DV), .D(stm32_state[0]), 
            .Z(n16473));
    defparam i8703_4_lut.INIT = "0xf7ff";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i8698_3_lut (.A(n1215), .B(stm32_state[0]), 
            .C(stm32_state[1]), .Z(n16472));
    defparam i8698_3_lut.INIT = "0x4040";
    (* lut_function="(!(A+!(B (C+!(D))+!B (C (D)))))" *) LUT4 i1_4_lut_adj_65 (.A(stm32_state[3]), 
            .B(n16472), .C(n16473), .D(stm32_state[2]), .Z(n9970));
    defparam i1_4_lut_adj_65.INIT = "0x5044";
    (* lineinfo="@4(317[23],317[36])" *) FA2 stm32_counter_1438_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[7]), .D0(n13989), .CI0(n13989), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[8]), .D1(n19407), 
            .CI1(n19407), .CO0(n19407), .CO1(n13991), .S0(n133[7]), 
            .S1(n133[8]));
    defparam stm32_counter_1438_add_4_9.INIT0 = "0xc33c";
    defparam stm32_counter_1438_add_4_9.INIT1 = "0xc33c";
    (* lineinfo="@4(296[9],296[17])" *) FA2 sub_416_add_2_add_5_7 (.A0(GND_net), 
            .B0(NUM_DATA[5]), .C0(VCC_net), .D0(n14063), .CI0(n14063), 
            .A1(GND_net), .B1(NUM_DATA[6]), .C1(VCC_net), .D1(n19308), 
            .CI1(n19308), .CO0(n19308), .CO1(n14065), .S0(n167_adj_2608[5]), 
            .S1(n167_adj_2608[6]));
    defparam sub_416_add_2_add_5_7.INIT0 = "0xc33c";
    defparam sub_416_add_2_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))", lineinfo="@4(263[3],361[11])" *) LUT4 i5133_2_lut (.A(NUM_DATA[23]), 
            .B(o_reset_c), .Z(NUM_DATA[23]));
    defparam i5133_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@4(263[3],361[11])" *) LUT4 i5134_2_lut (.A(NUM_DATA[22]), 
            .B(o_reset_c), .Z(NUM_DATA[22]));
    defparam i5134_2_lut.INIT = "0x2222";
    (* lineinfo="@4(317[23],317[36])" *) FA2 stm32_counter_1438_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[5]), .D0(n13987), .CI0(n13987), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[6]), .D1(n19404), 
            .CI1(n19404), .CO0(n19404), .CO1(n13989), .S0(n133[5]), 
            .S1(n133[6]));
    defparam stm32_counter_1438_add_4_7.INIT0 = "0xc33c";
    defparam stm32_counter_1438_add_4_7.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))", lineinfo="@4(263[3],361[11])" *) LUT4 i5135_2_lut (.A(NUM_DATA[21]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[21]));
    defparam i5135_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@4(263[3],361[11])" *) LUT4 i5136_2_lut (.A(NUM_DATA[20]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[20]));
    defparam i5136_2_lut.INIT = "0x2222";
    (* lineinfo="@4(296[9],296[17])" *) FA2 sub_416_add_2_add_5_5 (.A0(GND_net), 
            .B0(NUM_DATA[3]), .C0(VCC_net), .D0(n14061), .CI0(n14061), 
            .A1(GND_net), .B1(NUM_DATA[4]), .C1(VCC_net), .D1(n19305), 
            .CI1(n19305), .CO0(n19305), .CO1(n14063), .S0(n167_adj_2608[3]), 
            .S1(n167_adj_2608[4]));
    defparam sub_416_add_2_add_5_5.INIT0 = "0xc33c";
    defparam sub_416_add_2_add_5_5.INIT1 = "0xc33c";
    (* lineinfo="@4(296[9],296[17])" *) FA2 sub_416_add_2_add_5_3 (.A0(GND_net), 
            .B0(NUM_DATA[1]), .C0(VCC_net), .D0(n14059), .CI0(n14059), 
            .A1(GND_net), .B1(NUM_DATA[2]), .C1(VCC_net), .D1(n19302), 
            .CI1(n19302), .CO0(n19302), .CO1(n14061), .S0(n167_adj_2608[1]), 
            .S1(n167_adj_2608[2]));
    defparam sub_416_add_2_add_5_3.INIT0 = "0xc33c";
    defparam sub_416_add_2_add_5_3.INIT1 = "0xc33c";
    (* lineinfo="@4(296[9],296[17])" *) FA2 sub_416_add_2_add_5_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(NUM_DATA[0]), 
            .C1(VCC_net), .D1(n19299), .CI1(n19299), .CO0(n19299), .CO1(n14059), 
            .S1(n167_adj_2608[0]));
    defparam sub_416_add_2_add_5_1.INIT0 = "0xc33c";
    defparam sub_416_add_2_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))", lineinfo="@4(263[3],361[11])" *) LUT4 i5137_2_lut (.A(NUM_DATA[19]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[19]));
    defparam i5137_2_lut.INIT = "0x2222";
    (* lut_function="((B+(C))+!A)", lineinfo="@4(344[9],344[10])" *) LUT4 i2_3_lut (.A(stm32_state[2]), 
            .B(stm32_state[3]), .C(stm32_state[0]), .Z(n9979));
    defparam i2_3_lut.INIT = "0xfdfd";
    (* lut_function="(A (B+(C+(D)))+!A !((D)+!B))", lineinfo="@4(285[2],360[10])" *) LUT4 i1_4_lut_adj_66 (.A(stm32_state[3]), 
            .B(stm32_state[2]), .C(stm32_state[1]), .D(stm32_state[0]), 
            .Z(n9_adj_2600));
    defparam i1_4_lut_adj_66.INIT = "0xaaec";
    (* lut_function="(!((B)+!A))", lineinfo="@4(263[3],361[11])" *) LUT4 i5138_2_lut (.A(NUM_DATA[18]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[18]));
    defparam i5138_2_lut.INIT = "0x2222";
    (* lut_function="(A (B))" *) LUT4 i5016_2_lut (.A(stm32_state[2]), .B(stm32_state[0]), 
            .Z(n11856));
    defparam i5016_2_lut.INIT = "0x8888";
    (* lut_function="(!((B)+!A))", lineinfo="@4(263[3],361[11])" *) LUT4 i5139_2_lut (.A(NUM_DATA[17]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[17]));
    defparam i5139_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@4(263[3],361[11])" *) LUT4 i5140_2_lut (.A(NUM_DATA[16]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[16]));
    defparam i5140_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@4(263[3],361[11])" *) LUT4 i5141_2_lut (.A(NUM_DATA[15]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[15]));
    defparam i5141_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@4(263[3],361[11])" *) LUT4 i5142_2_lut (.A(NUM_DATA[14]), 
            .B(o_reset_c), .Z(NUM_DATA[14]));
    defparam i5142_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@4(263[3],361[11])" *) LUT4 i5143_2_lut (.A(NUM_DATA[13]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[13]));
    defparam i5143_2_lut.INIT = "0x2222";
    (* lut_function="(A (B))" *) LUT4 i7_2_lut (.A(n13), .B(n14_adj_2601), 
            .Z(n7394));
    defparam i7_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i7_2_lut_adj_67 (.A(n13), .B(n14_adj_2602), 
            .Z(n7388));
    defparam i7_2_lut_adj_67.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i7_2_lut_adj_68 (.A(n13), .B(n14_adj_2603), 
            .Z(n7382));
    defparam i7_2_lut_adj_68.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i7_2_lut_adj_69 (.A(n13), .B(n14_adj_2604), 
            .Z(n7380));
    defparam i7_2_lut_adj_69.INIT = "0x8888";
    (* lut_function="(!((B)+!A))", lineinfo="@4(263[3],361[11])" *) LUT4 i5144_2_lut (.A(NUM_DATA[12]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[12]));
    defparam i5144_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@4(263[3],361[11])" *) LUT4 i5145_2_lut (.A(NUM_DATA[11]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[11]));
    defparam i5145_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@4(263[3],361[11])" *) LUT4 i5146_2_lut (.A(NUM_DATA[10]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[10]));
    defparam i5146_2_lut.INIT = "0x2222";
    (* lineinfo="@4(317[23],317[36])" *) FA2 stm32_counter_1438_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[3]), .D0(n13985), .CI0(n13985), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[4]), .D1(n19401), 
            .CI1(n19401), .CO0(n19401), .CO1(n13987), .S0(n133[3]), 
            .S1(n133[4]));
    defparam stm32_counter_1438_add_4_5.INIT0 = "0xc33c";
    defparam stm32_counter_1438_add_4_5.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))", lineinfo="@4(263[3],361[11])" *) LUT4 i5147_2_lut (.A(NUM_DATA[9]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[9]));
    defparam i5147_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@4(263[3],361[11])" *) LUT4 i5148_2_lut (.A(NUM_DATA[8]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[8]));
    defparam i5148_2_lut.INIT = "0x2222";
    (* lineinfo="@4(317[23],317[36])" *) FA2 stm32_counter_1438_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[1]), .D0(n13983), .CI0(n13983), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[2]), .D1(n19398), 
            .CI1(n19398), .CO0(n19398), .CO1(n13985), .S0(n133[1]), 
            .S1(n133[2]));
    defparam stm32_counter_1438_add_4_3.INIT0 = "0xc33c";
    defparam stm32_counter_1438_add_4_3.INIT1 = "0xc33c";
    (* lineinfo="@4(406[38],406[43])" *) FA2 index_1440_add_4_33 (.A0(GND_net), 
            .B0(GND_net), .C0(index[31]), .D0(n14046), .CI0(n14046), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n19491), .CI1(n19491), 
            .CO0(n19491), .S0(n133_adj_2607[31]));
    defparam index_1440_add_4_33.INIT0 = "0xc33c";
    defparam index_1440_add_4_33.INIT1 = "0xc33c";
    (* lineinfo="@4(406[38],406[43])" *) FA2 index_1440_add_4_31 (.A0(GND_net), 
            .B0(GND_net), .C0(index[29]), .D0(n14044), .CI0(n14044), 
            .A1(GND_net), .B1(GND_net), .C1(index[30]), .D1(n19488), 
            .CI1(n19488), .CO0(n19488), .CO1(n14046), .S0(n133_adj_2607[29]), 
            .S1(n133_adj_2607[30]));
    defparam index_1440_add_4_31.INIT0 = "0xc33c";
    defparam index_1440_add_4_31.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))" *) LUT4 i2_2_lut (.A(stm32_counter[4]), 
            .B(stm32_counter[3]), .Z(n9));
    defparam i2_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@4(263[3],361[11])" *) LUT4 i5149_2_lut (.A(NUM_DATA[7]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[7]));
    defparam i5149_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@4(263[3],361[11])" *) LUT4 i5150_2_lut (.A(NUM_DATA[6]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[6]));
    defparam i5150_2_lut.INIT = "0x2222";
    (* lineinfo="@4(406[38],406[43])" *) FA2 index_1440_add_4_29 (.A0(GND_net), 
            .B0(GND_net), .C0(index[27]), .D0(n14042), .CI0(n14042), 
            .A1(GND_net), .B1(GND_net), .C1(index[28]), .D1(n19485), 
            .CI1(n19485), .CO0(n19485), .CO1(n14044), .S0(n133_adj_2607[27]), 
            .S1(n133_adj_2607[28]));
    defparam index_1440_add_4_29.INIT0 = "0xc33c";
    defparam index_1440_add_4_29.INIT1 = "0xc33c";
    (* lut_function="(A+(B))", lineinfo="@4(263[3],361[11])" *) LUT4 i5151_2_lut (.A(NUM_DATA[5]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[5]));
    defparam i5151_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A+((C (D))+!B)))", lineinfo="@4(285[2],360[10])" *) LUT4 i8961_3_lut_4_lut (.A(o_Controller_Mode_c_0), 
            .B(o_Controller_Mode_c_1), .C(n9979), .D(n9_adj_2600), .Z(n10121));
    defparam i8961_3_lut_4_lut.INIT = "0x0444";
    (* lut_function="(!((B)+!A))", lineinfo="@4(263[3],361[11])" *) LUT4 i5152_2_lut (.A(NUM_DATA[4]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[4]));
    defparam i5152_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@4(263[3],361[11])" *) LUT4 i5153_2_lut (.A(NUM_DATA[3]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[3]));
    defparam i5153_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@4(263[3],361[11])" *) LUT4 i5154_2_lut (.A(NUM_DATA[2]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[2]));
    defparam i5154_2_lut.INIT = "0x2222";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i1_3_lut_4_lut_adj_70 (.A(state[0]), 
            .B(o_Controller_Mode_c_1), .C(o_Controller_Mode_c_0), .D(state[1]), 
            .Z(n7398));
    defparam i1_3_lut_4_lut_adj_70.INIT = "0x0004";
    (* lut_function="(A+!((C)+!B))", lineinfo="@4(263[3],361[11])" *) LUT4 i5116_2_lut_3_lut (.A(init_FIFO_Read), 
            .B(o_Controller_Mode_c_0), .C(o_Controller_Mode_c_1), .Z(n10822));
    defparam i5116_2_lut_3_lut.INIT = "0xaeae";
    (* lut_function="(!((((D)+!C)+!B)+!A))" *) LUT4 i6_2_lut_3_lut_4_lut_adj_71 (.A(stm32_counter[1]), 
            .B(stm32_counter[0]), .C(stm32_counter[3]), .D(stm32_counter[2]), 
            .Z(n14_adj_2603));
    defparam i6_2_lut_3_lut_4_lut_adj_71.INIT = "0x0080";
    (* lut_function="(A (B))" *) LUT4 i7_2_lut_adj_72 (.A(n13_adj_2506), .B(n14_adj_2601), 
            .Z(n7374));
    defparam i7_2_lut_adj_72.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i3_2_lut (.A(stm32_counter[3]), .B(stm32_counter[2]), 
            .Z(n11_adj_2501));
    defparam i3_2_lut.INIT = "0x8888";
    (* lut_function="(!((B+((D)+!C))+!A))" *) LUT4 i6_2_lut_3_lut_4_lut_adj_73 (.A(stm32_counter[1]), 
            .B(stm32_counter[0]), .C(stm32_counter[3]), .D(stm32_counter[2]), 
            .Z(n14_adj_2604));
    defparam i6_2_lut_3_lut_4_lut_adj_73.INIT = "0x0020";
    (* lut_function="(!((B)+!A))", lineinfo="@4(263[3],361[11])" *) LUT4 i5013_2_lut (.A(NUM_DATA[0]), 
            .B(maxfan_replicated_net_999), .Z(NUM_DATA[0]));
    defparam i5013_2_lut.INIT = "0x2222";
    (* lut_function="(A (B))" *) LUT4 i7_2_lut_adj_74 (.A(n13_adj_2506), .B(n14_adj_2602), 
            .Z(n7370));
    defparam i7_2_lut_adj_74.INIT = "0x8888";
    (* lut_function="(!(A+!(B (C (D)))))" *) LUT4 i6_2_lut_3_lut_4_lut_adj_75 (.A(stm32_counter[1]), 
            .B(stm32_counter[0]), .C(stm32_counter[3]), .D(stm32_counter[2]), 
            .Z(n14_adj_2601));
    defparam i6_2_lut_3_lut_4_lut_adj_75.INIT = "0x4000";
    (* lut_function="(!(((C)+!B)+!A))" *) LUT4 i1_3_lut_4_lut_3_lut (.A(stm32_state[1]), 
            .B(stm32_state[0]), .C(stm32_state[2]), .Z(n15329));
    defparam i1_3_lut_4_lut_3_lut.INIT = "0x0808";
    (* lut_function="(A (B))" *) LUT4 i7_2_lut_adj_76 (.A(n13_adj_2506), .B(n14_adj_2603), 
            .Z(n7364));
    defparam i7_2_lut_adj_76.INIT = "0x8888";
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 i6_2_lut_3_lut_4_lut_adj_77 (.A(stm32_counter[1]), 
            .B(stm32_counter[0]), .C(stm32_counter[3]), .D(stm32_counter[2]), 
            .Z(n14_adj_2602));
    defparam i6_2_lut_3_lut_4_lut_adj_77.INIT = "0x1000";
    (* lut_function="(A (B))" *) LUT4 i7_2_lut_adj_78 (.A(n13_adj_2506), .B(n14_adj_2604), 
            .Z(n7356));
    defparam i7_2_lut_adj_78.INIT = "0x8888";
    (* lut_function="(!((B)+!A))" *) LUT4 i3_2_lut_adj_79 (.A(stm32_counter[3]), 
            .B(stm32_counter[2]), .Z(n11_adj_2556));
    defparam i3_2_lut_adj_79.INIT = "0x2222";
    (* lineinfo="@4(406[38],406[43])" *) FA2 index_1440_add_4_27 (.A0(GND_net), 
            .B0(GND_net), .C0(index[25]), .D0(n14040), .CI0(n14040), 
            .A1(GND_net), .B1(GND_net), .C1(index[26]), .D1(n19482), 
            .CI1(n19482), .CO0(n19482), .CO1(n14042), .S0(n133_adj_2607[25]), 
            .S1(n133_adj_2607[26]));
    defparam index_1440_add_4_27.INIT0 = "0xc33c";
    defparam index_1440_add_4_27.INIT1 = "0xc33c";
    (* lut_function="(!(A+!(B)))" *) LUT4 i4_2_lut (.A(stm32_counter[0]), 
            .B(n8_adj_2605), .Z(n11));
    defparam i4_2_lut.INIT = "0x4444";
    (* lut_function="(A+(B))" *) LUT4 i5062_2_lut (.A(stm32_counter[2]), .B(stm32_counter[1]), 
            .Z(n11902));
    defparam i5062_2_lut.INIT = "0xeeee";
    (* lut_function="(!((((D)+!C)+!B)+!A))", lineinfo="@4(380[9],416[16])" *) LUT4 i2_3_lut_4_lut_adj_80 (.A(state[1]), 
            .B(state[0]), .C(o_Controller_Mode_c_1), .D(o_Controller_Mode_c_0), 
            .Z(n2_adj_2497));
    defparam i2_3_lut_4_lut_adj_80.INIT = "0x0080";
    (* lineinfo="@4(406[38],406[43])" *) FA2 index_1440_add_4_25 (.A0(GND_net), 
            .B0(GND_net), .C0(index[23]), .D0(n14038), .CI0(n14038), 
            .A1(GND_net), .B1(GND_net), .C1(index[24]), .D1(n19479), 
            .CI1(n19479), .CO0(n19479), .CO1(n14040), .S0(n133_adj_2607[23]), 
            .S1(n133_adj_2607[24]));
    defparam index_1440_add_4_25.INIT0 = "0xc33c";
    defparam index_1440_add_4_25.INIT1 = "0xc33c";
    (* lineinfo="@4(296[9],296[17])" *) FA2 sub_416_add_2_add_5_33 (.A0(GND_net), 
            .B0(NUM_DATA[31]), .C0(VCC_net), .D0(n14089), .CI0(n14089), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n19347), .CI1(n19347), 
            .CO0(n19347), .S0(n167_adj_2608[31]));
    defparam sub_416_add_2_add_5_33.INIT0 = "0xc33c";
    defparam sub_416_add_2_add_5_33.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))", lineinfo="@4(380[9],416[16])" *) LUT4 i1_2_lut_adj_81 (.A(o_Controller_Mode_c_1), 
            .B(o_Controller_Mode_c_0), .Z(n4_adj_2503));
    defparam i1_2_lut_adj_81.INIT = "0x2222";
    (* lineinfo="@4(296[9],296[17])" *) FA2 sub_416_add_2_add_5_31 (.A0(GND_net), 
            .B0(NUM_DATA[29]), .C0(VCC_net), .D0(n14087), .CI0(n14087), 
            .A1(GND_net), .B1(NUM_DATA[30]), .C1(VCC_net), .D1(n19344), 
            .CI1(n19344), .CO0(n19344), .CO1(n14089), .S0(n59), .S1(n61));
    defparam sub_416_add_2_add_5_31.INIT0 = "0xc33c";
    defparam sub_416_add_2_add_5_31.INIT1 = "0xc33c";
    (* lineinfo="@4(296[9],296[17])" *) FA2 sub_416_add_2_add_5_29 (.A0(GND_net), 
            .B0(NUM_DATA[27]), .C0(VCC_net), .D0(n14085), .CI0(n14085), 
            .A1(GND_net), .B1(NUM_DATA[28]), .C1(VCC_net), .D1(n19341), 
            .CI1(n19341), .CO0(n19341), .CO1(n14087), .S0(n55), .S1(n57));
    defparam sub_416_add_2_add_5_29.INIT0 = "0xc33c";
    defparam sub_416_add_2_add_5_29.INIT1 = "0xc33c";
    (* lineinfo="@4(317[23],317[36])" *) FA2 stm32_counter_1438_add_4_15 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[13]), .D0(n13995), .CI0(n13995), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[14]), .D1(n19416), 
            .CI1(n19416), .CO0(n19416), .CO1(n13997), .S0(n133[13]), 
            .S1(n133[14]));
    defparam stm32_counter_1438_add_4_15.INIT0 = "0xc33c";
    defparam stm32_counter_1438_add_4_15.INIT1 = "0xc33c";
    (* lineinfo="@4(406[38],406[43])" *) FA2 index_1440_add_4_23 (.A0(GND_net), 
            .B0(GND_net), .C0(index[21]), .D0(n14036), .CI0(n14036), 
            .A1(GND_net), .B1(GND_net), .C1(index[22]), .D1(n19476), 
            .CI1(n19476), .CO0(n19476), .CO1(n14038), .S0(n133_adj_2607[21]), 
            .S1(n133_adj_2607[22]));
    defparam index_1440_add_4_23.INIT0 = "0xc33c";
    defparam index_1440_add_4_23.INIT1 = "0xc33c";
    (* lineinfo="@4(406[38],406[43])" *) FA2 index_1440_add_4_21 (.A0(GND_net), 
            .B0(GND_net), .C0(index[19]), .D0(n14034), .CI0(n14034), 
            .A1(GND_net), .B1(GND_net), .C1(index[20]), .D1(n19473), 
            .CI1(n19473), .CO0(n19473), .CO1(n14036), .S0(n133_adj_2607[19]), 
            .S1(n133_adj_2607[20]));
    defparam index_1440_add_4_21.INIT0 = "0xc33c";
    defparam index_1440_add_4_21.INIT1 = "0xc33c";
    (* lineinfo="@4(296[9],296[17])" *) FA2 sub_416_add_2_add_5_27 (.A0(GND_net), 
            .B0(NUM_DATA[25]), .C0(VCC_net), .D0(n14083), .CI0(n14083), 
            .A1(GND_net), .B1(NUM_DATA[26]), .C1(VCC_net), .D1(n19338), 
            .CI1(n19338), .CO0(n19338), .CO1(n14085), .S0(n51), .S1(n53));
    defparam sub_416_add_2_add_5_27.INIT0 = "0xc33c";
    defparam sub_416_add_2_add_5_27.INIT1 = "0xc33c";
    (* lineinfo="@4(406[38],406[43])" *) FA2 index_1440_add_4_19 (.A0(GND_net), 
            .B0(GND_net), .C0(index[17]), .D0(n14032), .CI0(n14032), 
            .A1(GND_net), .B1(GND_net), .C1(index[18]), .D1(n19470), 
            .CI1(n19470), .CO0(n19470), .CO1(n14034), .S0(n133_adj_2607[17]), 
            .S1(n133_adj_2607[18]));
    defparam index_1440_add_4_19.INIT0 = "0xc33c";
    defparam index_1440_add_4_19.INIT1 = "0xc33c";
    (* lineinfo="@4(406[38],406[43])" *) FA2 index_1440_add_4_17 (.A0(GND_net), 
            .B0(GND_net), .C0(index[15]), .D0(n14030), .CI0(n14030), 
            .A1(GND_net), .B1(GND_net), .C1(index[16]), .D1(n19467), 
            .CI1(n19467), .CO0(n19467), .CO1(n14032), .S0(n133_adj_2607[15]), 
            .S1(n133_adj_2607[16]));
    defparam index_1440_add_4_17.INIT0 = "0xc33c";
    defparam index_1440_add_4_17.INIT1 = "0xc33c";
    (* lineinfo="@4(406[38],406[43])" *) FA2 index_1440_add_4_15 (.A0(GND_net), 
            .B0(GND_net), .C0(index[13]), .D0(n14028), .CI0(n14028), 
            .A1(GND_net), .B1(GND_net), .C1(index[14]), .D1(n19464), 
            .CI1(n19464), .CO0(n19464), .CO1(n14030), .S0(n133_adj_2607[13]), 
            .S1(n133_adj_2607[14]));
    defparam index_1440_add_4_15.INIT0 = "0xc33c";
    defparam index_1440_add_4_15.INIT1 = "0xc33c";
    (* lineinfo="@4(317[23],317[36])" *) FA2 stm32_counter_1438_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(n1215), .C1(stm32_counter[0]), 
            .D1(n19353), .CI1(n19353), .CO0(n19353), .CO1(n13983), .S1(n133[0]));
    defparam stm32_counter_1438_add_4_1.INIT0 = "0xc33c";
    defparam stm32_counter_1438_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))", lineinfo="@4(263[3],361[11])" *) LUT4 i5155_2_lut (.A(NUM_DATA[1]), 
            .B(maxfan_replicated_net_1413), .Z(NUM_DATA[1]));
    defparam i5155_2_lut.INIT = "0x2222";
    (* lut_function="(A+((C+!(D))+!B))", lineinfo="@4(307[9],307[10])" *) LUT4 i1_3_lut_4_lut_adj_82 (.A(stm32_state[3]), 
            .B(stm32_state[1]), .C(stm32_state[2]), .D(stm32_state[0]), 
            .Z(n10011));
    defparam i1_3_lut_4_lut_adj_82.INIT = "0xfbff";
    (* lut_function="(A+(B+(C)))" *) LUT4 i5296_2_lut_3_lut (.A(stm32_state[1]), 
            .B(stm32_state[0]), .C(stm32_state[2]), .Z(n12136));
    defparam i5296_2_lut_3_lut.INIT = "0xfefe";
    (* lineinfo="@4(406[38],406[43])" *) FA2 index_1440_add_4_13 (.A0(GND_net), 
            .B0(GND_net), .C0(index[11]), .D0(n14026), .CI0(n14026), 
            .A1(GND_net), .B1(GND_net), .C1(index[12]), .D1(n19461), 
            .CI1(n19461), .CO0(n19461), .CO1(n14028), .S0(n133_adj_2607[11]), 
            .S1(n133_adj_2607[12]));
    defparam index_1440_add_4_13.INIT0 = "0xc33c";
    defparam index_1440_add_4_13.INIT1 = "0xc33c";
    (* lineinfo="@4(317[23],317[36])" *) FA2 stm32_counter_1438_add_4_11 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[9]), .D0(n13991), .CI0(n13991), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[10]), .D1(n19410), 
            .CI1(n19410), .CO0(n19410), .CO1(n13993), .S0(n133[9]), 
            .S1(n133[10]));
    defparam stm32_counter_1438_add_4_11.INIT0 = "0xc33c";
    defparam stm32_counter_1438_add_4_11.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i3_2_lut_adj_83 (.A(stm32_counter[2]), 
            .B(stm32_counter[1]), .Z(n10_adj_2499));
    defparam i3_2_lut_adj_83.INIT = "0x8888";
    (* lineinfo="@4(317[23],317[36])" *) FA2 stm32_counter_1438_add_4_17 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[15]), .D0(n13997), .CI0(n13997), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[16]), .D1(n19419), 
            .CI1(n19419), .CO0(n19419), .CO1(n13999), .S0(n133[15]), 
            .S1(n133[16]));
    defparam stm32_counter_1438_add_4_17.INIT0 = "0xc33c";
    defparam stm32_counter_1438_add_4_17.INIT1 = "0xc33c";
    (* lineinfo="@4(406[38],406[43])" *) FA2 index_1440_add_4_11 (.A0(GND_net), 
            .B0(GND_net), .C0(index[9]), .D0(n14024), .CI0(n14024), 
            .A1(GND_net), .B1(GND_net), .C1(index[10]), .D1(n19458), 
            .CI1(n19458), .CO0(n19458), .CO1(n14026), .S0(n133_adj_2607[9]), 
            .S1(n133_adj_2607[10]));
    defparam index_1440_add_4_11.INIT0 = "0xc33c";
    defparam index_1440_add_4_11.INIT1 = "0xc33c";
    (* lineinfo="@4(406[38],406[43])" *) FA2 index_1440_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(index[7]), .D0(n14022), .CI0(n14022), 
            .A1(GND_net), .B1(GND_net), .C1(index[8]), .D1(n19455), 
            .CI1(n19455), .CO0(n19455), .CO1(n14024), .S0(n133_adj_2607[7]), 
            .S1(n133_adj_2607[8]));
    defparam index_1440_add_4_9.INIT0 = "0xc33c";
    defparam index_1440_add_4_9.INIT1 = "0xc33c";
    (* lineinfo="@4(406[38],406[43])" *) FA2 index_1440_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(index[5]), .D0(n14020), .CI0(n14020), 
            .A1(GND_net), .B1(GND_net), .C1(index[6]), .D1(n19452), 
            .CI1(n19452), .CO0(n19452), .CO1(n14022), .S0(n133_adj_2607[5]), 
            .S1(n133_adj_2607[6]));
    defparam index_1440_add_4_7.INIT0 = "0xc33c";
    defparam index_1440_add_4_7.INIT1 = "0xc33c";
    (* lineinfo="@4(317[23],317[36])" *) FA2 stm32_counter_1438_add_4_13 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[11]), .D0(n13993), .CI0(n13993), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[12]), .D1(n19413), 
            .CI1(n19413), .CO0(n19413), .CO1(n13995), .S0(n133[11]), 
            .S1(n133[12]));
    defparam stm32_counter_1438_add_4_13.INIT0 = "0xc33c";
    defparam stm32_counter_1438_add_4_13.INIT1 = "0xc33c";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i8958_2_lut_3_lut_4_lut (.A(n10011), 
            .B(o_Controller_Mode_c_1), .C(o_Controller_Mode_c_0), .D(n1215), 
            .Z(n10119));
    defparam i8958_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lineinfo="@4(406[38],406[43])" *) FA2 index_1440_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(index[3]), .D0(n14018), .CI0(n14018), 
            .A1(GND_net), .B1(GND_net), .C1(index[4]), .D1(n19449), 
            .CI1(n19449), .CO0(n19449), .CO1(n14020), .S0(n133_adj_2607[3]), 
            .S1(n133_adj_2607[4]));
    defparam index_1440_add_4_5.INIT0 = "0xc33c";
    defparam index_1440_add_4_5.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))", lineinfo="@4(263[3],361[11])" *) LUT4 i5125_2_lut (.A(NUM_DATA[31]), 
            .B(maxfan_replicated_net_1413), .Z(NUM_DATA[31]));
    defparam i5125_2_lut.INIT = "0x2222";
    (* lut_function="(!(A+((C+!(D))+!B)))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_84 (.A(n10011), 
            .B(o_Controller_Mode_c_1), .C(o_Controller_Mode_c_0), .D(n1215), 
            .Z(n8_adj_2605));
    defparam i1_2_lut_3_lut_4_lut_adj_84.INIT = "0x0400";
    (* lut_function="(A (B))" *) LUT4 i4_2_lut_adj_85 (.A(stm32_counter[0]), 
            .B(n8_adj_2605), .Z(n11_adj_2500));
    defparam i4_2_lut_adj_85.INIT = "0x8888";
    (* lineinfo="@4(406[38],406[43])" *) FA2 index_1440_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(index[1]), .D0(n14016), .CI0(n14016), 
            .A1(GND_net), .B1(GND_net), .C1(index[2]), .D1(n19446), 
            .CI1(n19446), .CO0(n19446), .CO1(n14018), .S0(n133_adj_2607[1]), 
            .S1(n133_adj_2607[2]));
    defparam index_1440_add_4_3.INIT0 = "0xc33c";
    defparam index_1440_add_4_3.INIT1 = "0xc33c";
    (* lut_function="(!((B+((D)+!C))+!A))" *) LUT4 i3_4_lut_adj_86 (.A(n11_adj_2500), 
            .B(stm32_counter[4]), .C(n10_adj_2499), .D(stm32_counter[3]), 
            .Z(n7464));
    defparam i3_4_lut_adj_86.INIT = "0x0020";
    (* lineinfo="@4(406[38],406[43])" *) FA2 index_1440_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(VCC_net), 
            .C1(index[0]), .D1(n19356), .CI1(n19356), .CO0(n19356), 
            .CO1(n14016), .S1(n133_adj_2607[0]));
    defparam index_1440_add_4_1.INIT0 = "0xc33c";
    defparam index_1440_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@4(317[23],317[36])" *) LUT4 i5198_2_lut (.A(n133[18]), 
            .B(stm32_state[0]), .Z(n167[18]));
    defparam i5198_2_lut.INIT = "0x8888";
    (* lineinfo="@4(233[27],233[52])" *) \SPI_Master_CS(clks_per_half_bit=1,num_of_bits_per_packet=512,cs_inactive_clks=2) SPI_Master_CS_STM32_1 (pll_clk_int, 
            maxfan_replicated_net_999, o_reset_c, int_STM32_TX_DV, n15785, 
            n11856, n9993, n3_adj_2494, n11996, int_STM32_SPI_CS_n, 
            maxfan_replicated_net_1413, GND_net, VCC_net, {int_STM32_TX_Byte}, 
            int_STM32_SPI_MOSI, int_STM32_SPI_Clk);
    (* lineinfo="@4(200[27],200[58])" *) \Controller_RHD_FIFO(clks_per_half_bit=1,cs_inactive_clks=2) Controller_RHD_FIFO_1 (pll_clk_int, 
            o_reset_c, n1, maxfan_replicated_net_999, o_Controller_Mode_c_0, 
            o_Controller_Mode_c_1, maxfan_replicated_net_1413, int_RHD_SPI_CS_n, 
            int_RHD_TX_DV, int_RHD_TX_Ready, int_RHD_SPI_MISO, int_RHD_SPI_Clk, 
            int_RHD_SPI_MOSI, int_RHD_TX_Byte[8], int_RHD_TX_Byte[9], 
            int_RHD_TX_Byte[10], int_RHD_TX_Byte[12], int_RHD_TX_Byte[15], 
            GND_net, VCC_net, int_FIFO_RE, int_FIFO_Q[0], {int_FIFO_COUNT}, 
            int_FIFO_Q[1], int_FIFO_Q[2], int_FIFO_Q[3], int_FIFO_Q[4], 
            int_FIFO_Q[5], int_FIFO_Q[6], int_FIFO_Q[7], int_FIFO_Q[8], 
            int_FIFO_Q[9], int_FIFO_Q[10], int_FIFO_Q[11], int_FIFO_Q[12], 
            int_FIFO_Q[13], int_FIFO_Q[14], int_FIFO_Q[15]);
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=125, LSE_RLINE=125, lineinfo="@4(263[3],361[11])" *) FD1P3XZ \temp_array[4]_i0_i13  (.D(int_FIFO_Q[13]), 
            .SP(n7414), .CK(pll_clk_int), .SR(o_reset_c), .Q(\temp_array[4] [13]));
    defparam \temp_array[4]_i0_i13 .REGSET = "RESET";
    defparam \temp_array[4]_i0_i13 .SRMODE = "ASYNC";
    VLO i2 (.Z(GND_net_2));
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module \SPI_Master_CS(clks_per_half_bit=1,num_of_bits_per_packet=512,cs_inactive_clks=2) 
//

module \SPI_Master_CS(clks_per_half_bit=1,num_of_bits_per_packet=512,cs_inactive_clks=2) (input pll_clk_int, 
            input maxfan_replicated_net_999, input o_reset_c, input int_STM32_TX_DV, 
            output n15785, input n11856, input n9993, output n3, output n11996, 
            output int_STM32_SPI_CS_n, input maxfan_replicated_net_1413, 
            input GND_net, input VCC_net, input [511:0]int_STM32_TX_Byte, 
            output int_STM32_SPI_MOSI, output int_STM32_SPI_Clk);
    
    (* is_clock=1, lineinfo="@8(104[9],104[20])" *) wire pll_clk_int;
    
    wire n14920, n10128;
    (* lineinfo="@7(81[10],81[29])" *) wire [1:0]r_CS_Inactive_Count;
    wire [1:0]r_CS_Inactive_Count_1__N_1703;
    wire [9:0]n57;
    
    wire n10130;
    (* lineinfo="@7(82[10],82[20])" *) wire [9:0]r_TX_Count;
    
    wire int_STM32_TX_Ready_N_2450, n9223;
    wire [3:0]n1481;
    
    wire n1526, n10158, n11254, n46, n9219, w_Master_Ready, n1492, 
        n5, n9221, n1547, n11266, n33, n16, n17, n14055, n19503;
    wire [9:0]n45;
    
    wire n14053, n19500, n14051, n19497, n14049, n19494, n19359, 
        VCC_net_2;
    
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=52, LSE_LLINE=233, LSE_RLINE=233, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i1 (.D(r_CS_Inactive_Count_1__N_1703[1]), 
            .SP(n10128), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_CS_Inactive_Count[1]));
    defparam r_CS_Inactive_Count_i1.REGSET = "SET";
    defparam r_CS_Inactive_Count_i1.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_1442__i0 (.D(n57[0]), 
            .SP(n10130), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Count[0]));
    defparam r_TX_Count_1442__i0.REGSET = "RESET";
    defparam r_TX_Count_1442__i0.SRMODE = "ASYNC";
    (* lineinfo="@7(154[7],185[16])" *) FD1P3XZ r_SM_CS_FSM_i1 (.D(n9223), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(n1481[0]));
    defparam r_SM_CS_FSM_i1.REGSET = "SET";
    defparam r_SM_CS_FSM_i1.SRMODE = "ASYNC";
    (* lut_function="(!(A))", lineinfo="@7(208[5],208[19])" *) LUT4 i37_1_lut (.A(int_STM32_TX_DV), 
            .Z(int_STM32_TX_Ready_N_2450));
    defparam i37_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=52, LSE_LLINE=233, LSE_RLINE=233, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_n (.D(n1526), 
            .SP(n10158), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_SPI_CS_n));
    defparam r_CS_n.REGSET = "SET";
    defparam r_CS_n.SRMODE = "ASYNC";
    (* lut_function="(!(A+(((D)+!C)+!B)))", lineinfo="@7(208[5],208[112])" *) LUT4 select_94_Select_3_i3_2_lut_3_lut_4_lut (.A(int_STM32_TX_DV), 
            .B(n15785), .C(n11856), .D(n9993), .Z(n3));
    defparam select_94_Select_3_i3_2_lut_3_lut_4_lut.INIT = "0x0040";
    (* lut_function="(A ((D)+!C)+!A (B+((D)+!C)))", lineinfo="@7(208[5],208[112])" *) LUT4 i5156_2_lut_3_lut_4_lut (.A(int_STM32_TX_DV), 
            .B(n15785), .C(n11856), .D(n9993), .Z(n11996));
    defparam i5156_2_lut_3_lut_4_lut.INIT = "0xff4f";
    (* syn_use_carry_chain=1, lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_1442__i1 (.D(n57[1]), 
            .SP(n10130), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Count[1]));
    defparam r_TX_Count_1442__i1.REGSET = "RESET";
    defparam r_TX_Count_1442__i1.SRMODE = "ASYNC";
    (* lut_function="(A (B+(C))+!A (B))" *) LUT4 i1_3_lut (.A(n1481[2]), .B(n11254), 
            .C(n46), .Z(n9219));
    defparam i1_3_lut.INIT = "0xecec";
    (* lut_function="(A (B+(C (D)))+!A (B+(C)))", lineinfo="@7(154[7],185[16])" *) LUT4 i2702_4_lut (.A(w_Master_Ready), 
            .B(n1492), .C(n1481[1]), .D(n5), .Z(n9221));
    defparam i2702_4_lut.INIT = "0xfcdc";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut (.A(r_CS_Inactive_Count[1]), 
            .B(r_CS_Inactive_Count[0]), .Z(n46));
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A (B (C)+!B !((D)+!C))+!A (B+!(D))))", lineinfo="@7(154[7],185[16])" *) LUT4 i1_4_lut (.A(n1481[2]), 
            .B(n1547), .C(n46), .D(n1481[0]), .Z(n9223));
    defparam i1_4_lut.INIT = "0x3b0a";
    (* lut_function="(A (B))", lineinfo="@7(156[14],156[44])" *) LUT4 i5_2_lut (.A(int_STM32_SPI_CS_n), 
            .B(int_STM32_TX_DV), .Z(n1547));
    defparam i5_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C))+!A (D))", lineinfo="@7(83[10],83[24])" *) LUT4 i4457_4_lut (.A(n1481[1]), 
            .B(n5), .C(w_Master_Ready), .D(n1547), .Z(n11266));
    defparam i4457_4_lut.INIT = "0xd580";
    (* lut_function="(!(A+!(B)))", lineinfo="@7(154[7],185[16])" *) LUT4 i1_2_lut_adj_36 (.A(n1481[2]), 
            .B(n11266), .Z(n10130));
    defparam i1_2_lut_adj_36.INIT = "0x4444";
    (* syn_use_carry_chain=1, lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_1442__i2 (.D(n57[2]), 
            .SP(n10130), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Count[2]));
    defparam r_TX_Count_1442__i2.REGSET = "RESET";
    defparam r_TX_Count_1442__i2.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_1442__i3 (.D(n57[3]), 
            .SP(n10130), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(r_TX_Count[3]));
    defparam r_TX_Count_1442__i3.REGSET = "RESET";
    defparam r_TX_Count_1442__i3.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_1442__i4 (.D(n33), 
            .SP(n10130), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(r_TX_Count[4]));
    defparam r_TX_Count_1442__i4.REGSET = "RESET";
    defparam r_TX_Count_1442__i4.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_1442__i5 (.D(n57[5]), 
            .SP(n10130), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(r_TX_Count[5]));
    defparam r_TX_Count_1442__i5.REGSET = "RESET";
    defparam r_TX_Count_1442__i5.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_1442__i6 (.D(n57[6]), 
            .SP(n10130), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(r_TX_Count[6]));
    defparam r_TX_Count_1442__i6.REGSET = "RESET";
    defparam r_TX_Count_1442__i6.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_1442__i7 (.D(n57[7]), 
            .SP(n10130), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(r_TX_Count[7]));
    defparam r_TX_Count_1442__i7.REGSET = "RESET";
    defparam r_TX_Count_1442__i7.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_1442__i8 (.D(n57[8]), 
            .SP(n10130), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(r_TX_Count[8]));
    defparam r_TX_Count_1442__i8.REGSET = "RESET";
    defparam r_TX_Count_1442__i8.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_1442__i9 (.D(n57[9]), 
            .SP(n10130), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(r_TX_Count[9]));
    defparam r_TX_Count_1442__i9.REGSET = "RESET";
    defparam r_TX_Count_1442__i9.SRMODE = "ASYNC";
    (* lineinfo="@7(154[7],185[16])" *) FD1P3XZ r_SM_CS_FSM_i2 (.D(n9221), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(n1481[1]));
    defparam r_SM_CS_FSM_i2.REGSET = "RESET";
    defparam r_SM_CS_FSM_i2.SRMODE = "ASYNC";
    (* lineinfo="@7(154[7],185[16])" *) FD1P3XZ r_SM_CS_FSM_i3 (.D(n9219), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(n1481[2]));
    defparam r_SM_CS_FSM_i3.REGSET = "RESET";
    defparam r_SM_CS_FSM_i3.SRMODE = "ASYNC";
    (* lut_function="((B (C))+!A)", lineinfo="@7(154[7],185[16])" *) LUT4 i1_3_lut_adj_37 (.A(n1481[2]), 
            .B(r_CS_Inactive_Count[1]), .C(r_CS_Inactive_Count[0]), .Z(r_CS_Inactive_Count_1__N_1703[1]));
    defparam i1_3_lut_adj_37.INIT = "0xd5d5";
    (* lut_function="(!((B+!(C))+!A))", lineinfo="@7(154[7],185[16])" *) LUT4 i2_3_lut (.A(r_CS_Inactive_Count[1]), 
            .B(r_CS_Inactive_Count[0]), .C(n1481[2]), .Z(n14920));
    defparam i2_3_lut.INIT = "0x2020";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut (.A(r_TX_Count[4]), 
            .B(r_TX_Count[7]), .C(r_TX_Count[3]), .D(r_TX_Count[9]), .Z(n16));
    defparam i6_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut (.A(r_TX_Count[0]), 
            .B(r_TX_Count[6]), .C(r_TX_Count[8]), .D(r_TX_Count[2]), .Z(n17));
    defparam i7_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i9_4_lut (.A(n17), .B(r_TX_Count[5]), 
            .C(n16), .D(r_TX_Count[1]), .Z(n5));
    defparam i9_4_lut.INIT = "0xfffe";
    (* lineinfo="@7(167[31],167[41])" *) FA2 r_TX_Count_1442_add_4_10 (.A0(GND_net), 
            .B0(VCC_net), .C0(r_TX_Count[8]), .D0(n14055), .CI0(n14055), 
            .A1(GND_net), .B1(VCC_net), .C1(r_TX_Count[9]), .D1(n19503), 
            .CI1(n19503), .CO0(n19503), .S0(n45[8]), .S1(n45[9]));
    defparam r_TX_Count_1442_add_4_10.INIT0 = "0xc33c";
    defparam r_TX_Count_1442_add_4_10.INIT1 = "0xc33c";
    (* lineinfo="@7(167[31],167[41])" *) FA2 r_TX_Count_1442_add_4_8 (.A0(GND_net), 
            .B0(VCC_net), .C0(r_TX_Count[6]), .D0(n14053), .CI0(n14053), 
            .A1(GND_net), .B1(VCC_net), .C1(r_TX_Count[7]), .D1(n19500), 
            .CI1(n19500), .CO0(n19500), .CO1(n14055), .S0(n45[6]), .S1(n45[7]));
    defparam r_TX_Count_1442_add_4_8.INIT0 = "0xc33c";
    defparam r_TX_Count_1442_add_4_8.INIT1 = "0xc33c";
    (* lineinfo="@7(167[31],167[41])" *) FA2 r_TX_Count_1442_add_4_6 (.A0(GND_net), 
            .B0(VCC_net), .C0(r_TX_Count[4]), .D0(n14051), .CI0(n14051), 
            .A1(GND_net), .B1(VCC_net), .C1(r_TX_Count[5]), .D1(n19497), 
            .CI1(n19497), .CO0(n19497), .CO1(n14053), .S0(n45[4]), .S1(n45[5]));
    defparam r_TX_Count_1442_add_4_6.INIT0 = "0xc33c";
    defparam r_TX_Count_1442_add_4_6.INIT1 = "0xc33c";
    (* lineinfo="@7(167[31],167[41])" *) FA2 r_TX_Count_1442_add_4_4 (.A0(GND_net), 
            .B0(VCC_net), .C0(r_TX_Count[2]), .D0(n14049), .CI0(n14049), 
            .A1(GND_net), .B1(VCC_net), .C1(r_TX_Count[3]), .D1(n19494), 
            .CI1(n19494), .CO0(n19494), .CO1(n14051), .S0(n45[2]), .S1(n45[3]));
    defparam r_TX_Count_1442_add_4_4.INIT0 = "0xc33c";
    defparam r_TX_Count_1442_add_4_4.INIT1 = "0xc33c";
    (* lineinfo="@7(167[31],167[41])" *) FA2 r_TX_Count_1442_add_4_2 (.A0(GND_net), 
            .B0(int_STM32_TX_Ready_N_2450), .C0(r_TX_Count[0]), .D0(VCC_net), 
            .A1(GND_net), .B1(VCC_net), .C1(r_TX_Count[1]), .D1(n19359), 
            .CI1(n19359), .CO0(n19359), .CO1(n14049), .S0(n45[0]), .S1(n45[1]));
    defparam r_TX_Count_1442_add_4_2.INIT0 = "0xc33c";
    defparam r_TX_Count_1442_add_4_2.INIT1 = "0xc33c";
    (* lut_function="(A (B (D)+!B (C+(D)))+!A (D))" *) LUT4 i1_2_lut_4_lut (.A(w_Master_Ready), 
            .B(n5), .C(n1481[1]), .D(n1481[2]), .Z(n10128));
    defparam i1_2_lut_4_lut.INIT = "0xff20";
    (* lut_function="(A (B (C)))", lineinfo="@7(156[14],156[44])" *) LUT4 i1_2_lut_3_lut (.A(int_STM32_SPI_CS_n), 
            .B(int_STM32_TX_DV), .C(n1481[0]), .Z(n1492));
    defparam i1_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A+!(B+!(C)))", lineinfo="@7(154[7],185[16])" *) LUT4 i1_3_lut_3_lut (.A(n1481[1]), 
            .B(int_STM32_TX_DV), .C(int_STM32_SPI_CS_n), .Z(n1526));
    defparam i1_3_lut_3_lut.INIT = "0xbaba";
    (* lineinfo="@7(120[18],120[40])" *) \SPI_Master(clks_per_half_bit=1,num_of_bits_per_packet=512) SPI_Master_1 (pll_clk_int, 
            maxfan_replicated_net_999, int_STM32_TX_DV, o_reset_c, w_Master_Ready, 
            {int_STM32_TX_Byte}, int_STM32_SPI_MOSI, n1481[1], n5, {n45}, 
            n57[9], n57[8], maxfan_replicated_net_1413, n57[7], n57[0], 
            int_STM32_TX_Ready_N_2450, VCC_net, int_STM32_SPI_Clk, n1481[0], 
            n15785, n57[1], n57[2], n57[3], n33, n57[5], n57[6], 
            n1481[2], n10158, n11254, GND_net);
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=52, LSE_LLINE=233, LSE_RLINE=233, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i0 (.D(n14920), 
            .SP(n10128), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_CS_Inactive_Count[0]));
    defparam r_CS_Inactive_Count_i0.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i0.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module \SPI_Master(clks_per_half_bit=1,num_of_bits_per_packet=512) 
//

module \SPI_Master(clks_per_half_bit=1,num_of_bits_per_packet=512) (input pll_clk_int, 
            input maxfan_replicated_net_999, input int_STM32_TX_DV, input o_reset_c, 
            output w_Master_Ready, input [511:0]int_STM32_TX_Byte, output int_STM32_SPI_MOSI, 
            input n1484, input n5, input [9:0]n45, output n58, output n59, 
            input maxfan_replicated_net_1413, output n60, output n67, 
            input int_STM32_TX_Ready_N_2450, input VCC_net, output int_STM32_SPI_Clk, 
            input n1485, output n15785, output n66, output n65, output n64, 
            output n33, output n62, output n61, input n1483, output n10158, 
            output n11254, input GND_net);
    
    (* is_clock=1, lineinfo="@8(104[9],104[20])" *) wire pll_clk_int;
    
    wire n18258;
    (* lineinfo="@6(49[10],49[19])" *) wire [511:0]r_TX_Byte;
    (* lineinfo="@6(52[10],52[24])" *) wire [8:0]r_TX_Bit_Count;
    
    wire n16209, n18252, n16212, n17679, n17841, n16366, n17697, 
        n17799, n16375, n309, n18246, n16215, n310, n313, n312, 
        n159, n160, n18240, n163, n162, n16218, n17721, n17949, 
        n16405, n17769, n17871, n16435, n17349, n18234, n16206, 
        n16205, n18237, n17739, n17925, n16414, n17673, n17889, 
        n16363, n17733, n17931, n16411, n17715, n17955, n16402, 
        n17751, n17913, n16420, n17727, n17943, n16408, n502;
    wire [10:0]r_SPI_Clk_Edges_10__N_1715;
    
    wire n10797;
    (* lineinfo="@6(45[10],45[25])" *) wire [10:0]r_SPI_Clk_Edges;
    
    wire n18228, n17667, n17907, n16360, n17373, n16224, n17454, 
        n17367, n16222, n16302, r_TX_DV, n18222, n17394, n16227, 
        n18216, n16230, n18210, n16233, n10794, n18204, n10792, 
        w_Master_Ready_N_2453, n10790, n16236, n18198, n16239, n18192, 
        n16242, n18186, n16245, n10788, n18180, n16248, n18174, 
        n16251, n18168, n16254, n17391, n18162, n17379, n16257, 
        n18156, n16260, n18150, n16263, r_SPI_Clk_Count, n3, n96, 
        n18144, n16266, n17355, n17457;
    wire [8:0]r_TX_Bit_Count_8__N_2238;
    
    wire n15337, n1197, n10153, r_Trailing_Edge_N_2457, r_Trailing_Edge, 
        n10786, n17475, n18138, n17427, n18141, n18132, n16272, 
        n18126, n10784, n10802, n10800, r_SPI_Clk_N_2456, r_SPI_Clk, 
        n10798, n10796, n16275, n18120, n16278, n18114, n16281, 
        n18108, n16284, n17451, n18102, n17445, n16287, n18096, 
        n16290, n17523, n18090, n17433, n16293, n18084, n16296, 
        n18078, n16299;
    wire [10:0]n62_2;
    
    wire n18072, n16305, n18066, n16308, n18060, n16311, n17493, 
        n18054, n17487, n16314, n18048, n16317, n14, n15, n14896, 
        n17883, n17577, n18042;
    wire [8:0]n52;
    
    wire n17559, n18045, n18036, n16323, n18030, n10176, n16326, 
        n17547, n18024, n17541, n16329, n17448, n18018, n16332, 
        n18012, n16335, n18006, n16338, n18000, n16341, n17994, 
        n16344, n17988, n16347, n17982, n16350, n17976, n16392, 
        n17703, n17970, n17637, n16395, n17964, n16353, n17895, 
        n17958, n17343, n16399, n17952, n17946, n17940, n17934, 
        n17937, n17607, n17928, n18276, n17571, n17922, n18270, 
        n17916, n18264, n16416, n16454, n17397, n17910, n17442, 
        n17388, n17655, n17904, n17625, n17898, n17436, n16422, 
        n17382, n17892, n17439, n17409, n17385, n17529, n17886, 
        n17430, n17709, n17376, n17880, n17601, n17874, n16431, 
        n17424, n17868, n17370, n17862, n17421, n16438, n17418, 
        n16430, n17364, n17856, n16440, n18, n16421, n17775, n17850, 
        n16, n20, n17643, n16443, n17358, n17412, n17361, n16384, 
        n17844, n17340, n16446, n17838, n16357, n17352, n17832, 
        n322, n323, n17406, n17835, n320, n319, n11, n12, n17826, 
        n9, n8, n17829, n17334, n17820, n16368, n17400, n17337, 
        n17346, n17403, n17814, n16455, n17787, n17808, n16458, 
        n17685, n17802, n17631, n17805, n17796, n17790, n17793, 
        n17784, n17535, n17778, n17649, n16442, n17772, n17766, 
        n17760, n17754, n17748, n17742, n16415, n17736, n17517, 
        n17730, n17724, n17718, n17712, n17589, n17706, n17700, 
        n17694, n14107, n19293, n17613, n17688, n17565, n17691, 
        n17682, n17676, n17670, n16372, n16457, n17583, n16321, 
        n17619, n17664, n17595, n17658, n17661, n17652, n17646, 
        n17481, n16270, n17640, n17634, n16450, n17628, n17622, 
        n14105, n19290, n14103, n19287, n17616, n14101, n19284, 
        n17610, n14099, n19281, n17511, n17604, n17505, n17598, 
        n17592, n17586, n17553, n17580, n17499, n17574, n17469, 
        n17568, n17463, n17562, n17556, n17550, n17544, n17538, 
        n17532, n17526, n17520, n17514, n19278, n17508, n17502, 
        n17496, n17490, n17484, n14135, n19515, n14133, n19512, 
        n17478, n14131, n19509, n14129, n19506, n19362, n17472, 
        n17466, n17460, VCC_net_2;
    
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18258_bdd_4_lut (.A(n18258), 
            .B(r_TX_Byte[197]), .C(r_TX_Byte[196]), .D(r_TX_Bit_Count[1]), 
            .Z(n16209));
    defparam n18258_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_116  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[382]), .C(r_TX_Byte[383]), .D(r_TX_Bit_Count[1]), 
            .Z(n18252));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_116 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18252_bdd_4_lut (.A(n18252), 
            .B(r_TX_Byte[381]), .C(r_TX_Byte[380]), .D(r_TX_Bit_Count[1]), 
            .Z(n16212));
    defparam n18252_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i8579_3_lut (.A(n17679), 
            .B(n17841), .C(r_TX_Bit_Count[2]), .Z(n16366));
    defparam i8579_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i8588_3_lut (.A(n17697), 
            .B(n17799), .C(r_TX_Bit_Count[2]), .Z(n16375));
    defparam i8588_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i309_3_lut (.A(r_TX_Byte[312]), 
            .B(r_TX_Byte[313]), .C(r_TX_Bit_Count[0]), .Z(n309));
    defparam Mux_49_i309_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_115  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[390]), .C(r_TX_Byte[391]), .D(r_TX_Bit_Count[1]), 
            .Z(n18246));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_115 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18246_bdd_4_lut (.A(n18246), 
            .B(r_TX_Byte[389]), .C(r_TX_Byte[388]), .D(r_TX_Bit_Count[1]), 
            .Z(n16215));
    defparam n18246_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i310_3_lut (.A(r_TX_Byte[314]), 
            .B(r_TX_Byte[315]), .C(r_TX_Bit_Count[0]), .Z(n310));
    defparam Mux_49_i310_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i313_3_lut (.A(r_TX_Byte[318]), 
            .B(r_TX_Byte[319]), .C(r_TX_Bit_Count[0]), .Z(n313));
    defparam Mux_49_i313_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i312_3_lut (.A(r_TX_Byte[316]), 
            .B(r_TX_Byte[317]), .C(r_TX_Bit_Count[0]), .Z(n312));
    defparam Mux_49_i312_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i159_3_lut (.A(r_TX_Byte[160]), 
            .B(r_TX_Byte[161]), .C(r_TX_Bit_Count[0]), .Z(n159));
    defparam Mux_49_i159_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i160_3_lut (.A(r_TX_Byte[162]), 
            .B(r_TX_Byte[163]), .C(r_TX_Bit_Count[0]), .Z(n160));
    defparam Mux_49_i160_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_114  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[110]), .C(r_TX_Byte[111]), .D(r_TX_Bit_Count[1]), 
            .Z(n18240));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_114 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i163_3_lut (.A(r_TX_Byte[166]), 
            .B(r_TX_Byte[167]), .C(r_TX_Bit_Count[0]), .Z(n163));
    defparam Mux_49_i163_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i162_3_lut (.A(r_TX_Byte[164]), 
            .B(r_TX_Byte[165]), .C(r_TX_Bit_Count[0]), .Z(n162));
    defparam Mux_49_i162_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18240_bdd_4_lut (.A(n18240), 
            .B(r_TX_Byte[109]), .C(r_TX_Byte[108]), .D(r_TX_Bit_Count[1]), 
            .Z(n16218));
    defparam n18240_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i8618_3_lut (.A(n17721), 
            .B(n17949), .C(r_TX_Bit_Count[2]), .Z(n16405));
    defparam i8618_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i8648_3_lut (.A(n17769), 
            .B(n17871), .C(r_TX_Bit_Count[2]), .Z(n16435));
    defparam i8648_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut  (.A(r_TX_Bit_Count[2]), 
            .B(n17349), .C(n16212), .D(r_TX_Bit_Count[3]), .Z(n18234));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18234_bdd_4_lut (.A(n18234), 
            .B(n16206), .C(n16205), .D(r_TX_Bit_Count[3]), .Z(n18237));
    defparam n18234_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i8627_3_lut (.A(n17739), 
            .B(n17925), .C(r_TX_Bit_Count[2]), .Z(n16414));
    defparam i8627_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i8576_3_lut (.A(n17673), 
            .B(n17889), .C(r_TX_Bit_Count[6]), .Z(n16363));
    defparam i8576_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i8624_3_lut (.A(n17733), 
            .B(n17931), .C(r_TX_Bit_Count[6]), .Z(n16411));
    defparam i8624_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i8615_3_lut (.A(n17715), 
            .B(n17955), .C(r_TX_Bit_Count[2]), .Z(n16402));
    defparam i8615_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i8633_3_lut (.A(n17751), 
            .B(n17913), .C(r_TX_Bit_Count[2]), .Z(n16420));
    defparam i8633_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i8621_3_lut (.A(n17727), 
            .B(n17943), .C(r_TX_Bit_Count[2]), .Z(n16408));
    defparam i8621_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i502_3_lut (.A(r_TX_Byte[508]), 
            .B(r_TX_Byte[509]), .C(r_TX_Bit_Count[0]), .Z(n502));
    defparam Mux_49_i502_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_DV_c (.D(int_STM32_TX_DV), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_DV));
    defparam r_TX_DV_c.REGSET = "RESET";
    defparam r_TX_DV_c.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_113  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[398]), .C(r_TX_Byte[399]), .D(r_TX_Bit_Count[1]), 
            .Z(n18228));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_113 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i8573_3_lut (.A(n17667), 
            .B(n17907), .C(r_TX_Bit_Count[4]), .Z(n16360));
    defparam i8573_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_3  (.A(r_TX_Bit_Count[2]), 
            .B(n17373), .C(n16224), .D(r_TX_Bit_Count[3]), .Z(n17454));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_3 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18228_bdd_4_lut (.A(n18228), 
            .B(r_TX_Byte[397]), .C(r_TX_Byte[396]), .D(r_TX_Bit_Count[1]), 
            .Z(n16224));
    defparam n18228_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i8435_3_lut (.A(n17367), 
            .B(n18237), .C(r_TX_Bit_Count[4]), .Z(n16222));
    defparam i8435_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i8515_3_lut (.A(n502), 
            .B(r_TX_Byte[510]), .C(r_TX_Bit_Count[1]), .Z(n16302));
    defparam i8515_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i4 (.D(n10794), 
            .SP(n10797), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk_Edges[4]));
    defparam r_SPI_Clk_Edges_i4.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i4.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_112  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[406]), .C(r_TX_Byte[407]), .D(r_TX_Bit_Count[1]), 
            .Z(n18222));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_112 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_10  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[418]), .C(r_TX_Byte[419]), .D(r_TX_Bit_Count[1]), 
            .Z(n17394));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_10 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18222_bdd_4_lut (.A(n18222), 
            .B(r_TX_Byte[405]), .C(r_TX_Byte[404]), .D(r_TX_Bit_Count[1]), 
            .Z(n16227));
    defparam n18222_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_111  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[206]), .C(r_TX_Byte[207]), .D(r_TX_Bit_Count[1]), 
            .Z(n18216));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_111 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18216_bdd_4_lut (.A(n18216), 
            .B(r_TX_Byte[205]), .C(r_TX_Byte[204]), .D(r_TX_Bit_Count[1]), 
            .Z(n16230));
    defparam n18216_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_110  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[414]), .C(r_TX_Byte[415]), .D(r_TX_Bit_Count[1]), 
            .Z(n18210));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_110 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18210_bdd_4_lut (.A(n18210), 
            .B(r_TX_Byte[413]), .C(r_TX_Byte[412]), .D(r_TX_Bit_Count[1]), 
            .Z(n16233));
    defparam n18210_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i5 (.D(n10792), 
            .SP(n10797), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk_Edges[5]));
    defparam r_SPI_Clk_Edges_i5.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i5.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_109  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[422]), .C(r_TX_Byte[423]), .D(r_TX_Bit_Count[1]), 
            .Z(n18204));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_109 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ o_TX_Ready (.D(w_Master_Ready_N_2453), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(w_Master_Ready));
    defparam o_TX_Ready.REGSET = "RESET";
    defparam o_TX_Ready.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i6 (.D(n10790), 
            .SP(n10797), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk_Edges[6]));
    defparam r_SPI_Clk_Edges_i6.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i7 (.D(n10788), 
            .SP(n10797), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_SPI_Clk_Edges[7]));
    defparam r_SPI_Clk_Edges_i7.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i7.SRMODE = "ASYNC";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18204_bdd_4_lut (.A(n18204), 
            .B(r_TX_Byte[421]), .C(r_TX_Byte[420]), .D(r_TX_Bit_Count[1]), 
            .Z(n16236));
    defparam n18204_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_108  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[430]), .C(r_TX_Byte[431]), .D(r_TX_Bit_Count[1]), 
            .Z(n18198));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_108 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18198_bdd_4_lut (.A(n18198), 
            .B(r_TX_Byte[429]), .C(r_TX_Byte[428]), .D(r_TX_Bit_Count[1]), 
            .Z(n16239));
    defparam n18198_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_107  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[214]), .C(r_TX_Byte[215]), .D(r_TX_Bit_Count[1]), 
            .Z(n18192));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_107 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18192_bdd_4_lut (.A(n18192), 
            .B(r_TX_Byte[213]), .C(r_TX_Byte[212]), .D(r_TX_Bit_Count[1]), 
            .Z(n16242));
    defparam n18192_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_106  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[118]), .C(r_TX_Byte[119]), .D(r_TX_Bit_Count[1]), 
            .Z(n18186));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_106 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18186_bdd_4_lut (.A(n18186), 
            .B(r_TX_Byte[117]), .C(r_TX_Byte[116]), .D(r_TX_Bit_Count[1]), 
            .Z(n16245));
    defparam n18186_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i0 (.D(int_STM32_TX_Byte[0]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[0]));
    defparam r_TX_Byte_i0_i0.REGSET = "RESET";
    defparam r_TX_Byte_i0_i0.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_105  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[70]), .C(r_TX_Byte[71]), .D(r_TX_Bit_Count[1]), 
            .Z(n18180));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_105 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18180_bdd_4_lut (.A(n18180), 
            .B(r_TX_Byte[69]), .C(r_TX_Byte[68]), .D(r_TX_Bit_Count[1]), 
            .Z(n16248));
    defparam n18180_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_104  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[438]), .C(r_TX_Byte[439]), .D(r_TX_Bit_Count[1]), 
            .Z(n18174));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_104 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18174_bdd_4_lut (.A(n18174), 
            .B(r_TX_Byte[437]), .C(r_TX_Byte[436]), .D(r_TX_Bit_Count[1]), 
            .Z(n16251));
    defparam n18174_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_103  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[446]), .C(r_TX_Byte[447]), .D(r_TX_Bit_Count[1]), 
            .Z(n18168));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_103 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18168_bdd_4_lut (.A(n18168), 
            .B(r_TX_Byte[445]), .C(r_TX_Byte[444]), .D(r_TX_Bit_Count[1]), 
            .Z(n16254));
    defparam n18168_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_25  (.A(r_TX_Bit_Count[2]), 
            .B(n17391), .C(n16233), .D(r_TX_Bit_Count[3]), .Z(n18162));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_25 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18162_bdd_4_lut (.A(n18162), 
            .B(n16227), .C(n17379), .D(r_TX_Bit_Count[3]), .Z(n16257));
    defparam n18162_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_102  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[454]), .C(r_TX_Byte[455]), .D(r_TX_Bit_Count[1]), 
            .Z(n18156));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_102 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18156_bdd_4_lut (.A(n18156), 
            .B(r_TX_Byte[453]), .C(r_TX_Byte[452]), .D(r_TX_Bit_Count[1]), 
            .Z(n16260));
    defparam n18156_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_101  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[462]), .C(r_TX_Byte[463]), .D(r_TX_Bit_Count[1]), 
            .Z(n18150));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_101 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18150_bdd_4_lut (.A(n18150), 
            .B(r_TX_Byte[461]), .C(r_TX_Byte[460]), .D(r_TX_Bit_Count[1]), 
            .Z(n16263));
    defparam n18150_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i0 (.D(r_TX_Bit_Count_8__N_2238[0]), 
            .SP(n15337), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Bit_Count[0]));
    defparam r_TX_Bit_Count_i0.REGSET = "SET";
    defparam r_TX_Bit_Count_i0.SRMODE = "ASYNC";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@6(84[7],105[14])" *) LUT4 i1965_2_lut (.A(r_SPI_Clk_Count), 
            .B(n3), .Z(n96));
    defparam i1965_2_lut.INIT = "0x6666";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_100  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[222]), .C(r_TX_Byte[223]), .D(r_TX_Bit_Count[1]), 
            .Z(n18144));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_100 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18144_bdd_4_lut (.A(n18144), 
            .B(r_TX_Byte[221]), .C(r_TX_Byte[220]), .D(r_TX_Bit_Count[1]), 
            .Z(n16266));
    defparam n18144_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17454_bdd_4_lut (.A(n17454), 
            .B(n16215), .C(n17355), .D(r_TX_Bit_Count[3]), .Z(n17457));
    defparam n17454_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ o_SPI_MOSI (.D(n1197), 
            .SP(n10153), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_SPI_MOSI));
    defparam o_SPI_MOSI.REGSET = "RESET";
    defparam o_SPI_MOSI.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_Trailing_Edge_c (.D(r_Trailing_Edge_N_2457), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_Trailing_Edge));
    defparam r_Trailing_Edge_c.REGSET = "RESET";
    defparam r_Trailing_Edge_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i8 (.D(n10786), 
            .SP(n10797), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_SPI_Clk_Edges[8]));
    defparam r_SPI_Clk_Edges_i8.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i9 (.D(n10784), 
            .SP(n10797), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_SPI_Clk_Edges[9]));
    defparam r_SPI_Clk_Edges_i9.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i9.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_24  (.A(r_TX_Bit_Count[2]), 
            .B(n17475), .C(n16266), .D(r_TX_Bit_Count[3]), .Z(n18138));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_24 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18138_bdd_4_lut (.A(n18138), 
            .B(n16242), .C(n17427), .D(r_TX_Bit_Count[3]), .Z(n18141));
    defparam n18138_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_99  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[470]), .C(r_TX_Byte[471]), .D(r_TX_Bit_Count[1]), 
            .Z(n18132));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_99 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18132_bdd_4_lut (.A(n18132), 
            .B(r_TX_Byte[469]), .C(r_TX_Byte[468]), .D(r_TX_Bit_Count[1]), 
            .Z(n16272));
    defparam n18132_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_98  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[478]), .C(r_TX_Byte[479]), .D(r_TX_Bit_Count[1]), 
            .Z(n18126));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_98 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i0 (.D(n10802), 
            .SP(n10797), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_SPI_Clk_Edges[0]));
    defparam r_SPI_Clk_Edges_i0.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i0.SRMODE = "ASYNC";
    (* lut_function="(A (B (C (D))))", lineinfo="@6(71[5],106[12])" *) LUT4 i5246_2_lut_4_lut (.A(n1484), 
            .B(n5), .C(w_Master_Ready), .D(n45[9]), .Z(n58));
    defparam i5246_2_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@6(71[5],106[12])" *) LUT4 i5245_2_lut_4_lut (.A(n1484), 
            .B(n5), .C(w_Master_Ready), .D(n45[8]), .Z(n59));
    defparam i5245_2_lut_4_lut.INIT = "0x8000";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i1 (.D(n10800), 
            .SP(n10797), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(r_SPI_Clk_Edges[1]));
    defparam r_SPI_Clk_Edges_i1.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Count_c (.D(n96), 
            .SP(int_STM32_TX_Ready_N_2450), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk_Count));
    defparam r_SPI_Clk_Count_c.REGSET = "RESET";
    defparam r_SPI_Clk_Count_c.SRMODE = "ASYNC";
    (* lut_function="(A (B (C (D))))", lineinfo="@6(71[5],106[12])" *) LUT4 i5244_2_lut_4_lut (.A(n1484), 
            .B(n5), .C(w_Master_Ready), .D(n45[7]), .Z(n60));
    defparam i5244_2_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@6(71[5],106[12])" *) LUT4 i1_2_lut_4_lut (.A(n1484), 
            .B(n5), .C(w_Master_Ready), .D(n45[0]), .Z(n67));
    defparam i1_2_lut_4_lut.INIT = "0x8000";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_c (.D(r_SPI_Clk_N_2456), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk));
    defparam r_SPI_Clk_c.REGSET = "RESET";
    defparam r_SPI_Clk_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i2 (.D(n10798), 
            .SP(n10797), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_SPI_Clk_Edges[2]));
    defparam r_SPI_Clk_Edges_i2.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(184[5],188[12])" *) FD1P3XZ o_SPI_Clk (.D(r_SPI_Clk), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_STM32_SPI_Clk));
    defparam o_SPI_Clk.REGSET = "RESET";
    defparam o_SPI_Clk.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i3 (.D(n10796), 
            .SP(n10797), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk_Edges[3]));
    defparam r_SPI_Clk_Edges_i3.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1 (.D(int_STM32_TX_Byte[1]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(r_TX_Byte[1]));
    defparam r_TX_Byte_i0_i1.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1.SRMODE = "ASYNC";
    (* lut_function="(A (B (C+(D))+!B (D))+!A (D))", lineinfo="@6(71[5],106[12])" *) LUT4 i8124_2_lut_4_lut (.A(n1484), 
            .B(n5), .C(w_Master_Ready), .D(n1485), .Z(n15785));
    defparam i8124_2_lut_4_lut.INIT = "0xff80";
    (* lut_function="(A (B (C (D))))", lineinfo="@6(71[5],106[12])" *) LUT4 i1_2_lut_4_lut_adj_28 (.A(n1484), 
            .B(n5), .C(w_Master_Ready), .D(n45[1]), .Z(n66));
    defparam i1_2_lut_4_lut_adj_28.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@6(71[5],106[12])" *) LUT4 i1_2_lut_4_lut_adj_29 (.A(n1484), 
            .B(n5), .C(w_Master_Ready), .D(n45[2]), .Z(n65));
    defparam i1_2_lut_4_lut_adj_29.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@6(71[5],106[12])" *) LUT4 i1_2_lut_4_lut_adj_30 (.A(n1484), 
            .B(n5), .C(w_Master_Ready), .D(n45[3]), .Z(n64));
    defparam i1_2_lut_4_lut_adj_30.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@6(71[5],106[12])" *) LUT4 i1_2_lut_4_lut_adj_31 (.A(n1484), 
            .B(n5), .C(w_Master_Ready), .D(n45[4]), .Z(n33));
    defparam i1_2_lut_4_lut_adj_31.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@6(71[5],106[12])" *) LUT4 i1_2_lut_4_lut_adj_32 (.A(n1484), 
            .B(n5), .C(w_Master_Ready), .D(n45[5]), .Z(n62));
    defparam i1_2_lut_4_lut_adj_32.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@6(71[5],106[12])" *) LUT4 i5243_2_lut_4_lut (.A(n1484), 
            .B(n5), .C(w_Master_Ready), .D(n45[6]), .Z(n61));
    defparam i5243_2_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (C+(D))+!B (D))+!A (C+(D))))", lineinfo="@6(71[5],106[12])" *) LUT4 i1_3_lut_4_lut (.A(w_Master_Ready), 
            .B(n5), .C(n1484), .D(n1483), .Z(n10158));
    defparam i1_3_lut_4_lut.INIT = "0x002f";
    (* lut_function="(!((B+!(C))+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i1_2_lut_3_lut (.A(w_Master_Ready), 
            .B(n5), .C(n1484), .Z(n11254));
    defparam i1_2_lut_3_lut.INIT = "0x2020";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18126_bdd_4_lut (.A(n18126), 
            .B(r_TX_Byte[477]), .C(r_TX_Byte[476]), .D(r_TX_Bit_Count[1]), 
            .Z(n16275));
    defparam n18126_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_97  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[230]), .C(r_TX_Byte[231]), .D(r_TX_Bit_Count[1]), 
            .Z(n18120));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_97 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18120_bdd_4_lut (.A(n18120), 
            .B(r_TX_Byte[229]), .C(r_TX_Byte[228]), .D(r_TX_Bit_Count[1]), 
            .Z(n16278));
    defparam n18120_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_96  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[486]), .C(r_TX_Byte[487]), .D(r_TX_Bit_Count[1]), 
            .Z(n18114));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_96 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18114_bdd_4_lut (.A(n18114), 
            .B(r_TX_Byte[485]), .C(r_TX_Byte[484]), .D(r_TX_Bit_Count[1]), 
            .Z(n16281));
    defparam n18114_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_95  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[494]), .C(r_TX_Byte[495]), .D(r_TX_Bit_Count[1]), 
            .Z(n18108));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_95 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18108_bdd_4_lut (.A(n18108), 
            .B(r_TX_Byte[493]), .C(r_TX_Byte[492]), .D(r_TX_Bit_Count[1]), 
            .Z(n16284));
    defparam n18108_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_23  (.A(r_TX_Bit_Count[2]), 
            .B(n17451), .C(n16254), .D(r_TX_Bit_Count[3]), .Z(n18102));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_23 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18102_bdd_4_lut (.A(n18102), 
            .B(n16251), .C(n17445), .D(r_TX_Bit_Count[3]), .Z(n16287));
    defparam n18102_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_94  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[126]), .C(r_TX_Byte[127]), .D(r_TX_Bit_Count[1]), 
            .Z(n18096));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_94 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18096_bdd_4_lut (.A(n18096), 
            .B(r_TX_Byte[125]), .C(r_TX_Byte[124]), .D(r_TX_Bit_Count[1]), 
            .Z(n16290));
    defparam n18096_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_22  (.A(r_TX_Bit_Count[2]), 
            .B(n17523), .C(n16290), .D(r_TX_Bit_Count[3]), .Z(n18090));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_22 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18090_bdd_4_lut (.A(n18090), 
            .B(n16245), .C(n17433), .D(r_TX_Bit_Count[3]), .Z(n16293));
    defparam n18090_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_93  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[46]), .C(r_TX_Byte[47]), .D(r_TX_Bit_Count[1]), 
            .Z(n18084));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_93 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18084_bdd_4_lut (.A(n18084), 
            .B(r_TX_Byte[45]), .C(r_TX_Byte[44]), .D(r_TX_Bit_Count[1]), 
            .Z(n16296));
    defparam n18084_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_92  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[502]), .C(r_TX_Byte[503]), .D(r_TX_Bit_Count[1]), 
            .Z(n18078));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_92 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18078_bdd_4_lut (.A(n18078), 
            .B(r_TX_Byte[501]), .C(r_TX_Byte[500]), .D(r_TX_Bit_Count[1]), 
            .Z(n16299));
    defparam n18078_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i5029_2_lut (.A(n62_2[1]), 
            .B(int_STM32_TX_DV), .Z(n10800));
    defparam i5029_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (C)+!A ((C)+!B)))" *) LUT4 i1_2_lut_3_lut_adj_33 (.A(r_TX_DV), 
            .B(r_Trailing_Edge), .C(w_Master_Ready), .Z(n10153));
    defparam i1_2_lut_3_lut_adj_33.INIT = "0x0e0e";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_91  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[238]), .C(r_TX_Byte[239]), .D(r_TX_Bit_Count[1]), 
            .Z(n18072));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_91 .INIT = "0xe4aa";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_2_lut_3_lut_adj_34 (.A(r_TX_DV), 
            .B(r_Trailing_Edge), .C(w_Master_Ready), .Z(n15337));
    defparam i1_2_lut_3_lut_adj_34.INIT = "0xfefe";
    (* lut_function="(A (B (C)+!B !(C))+!A (C))", lineinfo="@6(71[5],106[12])" *) LUT4 i2973_2_lut_3_lut (.A(n3), 
            .B(int_STM32_TX_DV), .C(r_SPI_Clk), .Z(r_SPI_Clk_N_2456));
    defparam i2973_2_lut_3_lut.INIT = "0xd2d2";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18072_bdd_4_lut (.A(n18072), 
            .B(r_TX_Byte[237]), .C(r_TX_Byte[236]), .D(r_TX_Bit_Count[1]), 
            .Z(n16305));
    defparam n18072_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B+!(C))+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i5006_2_lut_3_lut (.A(n3), 
            .B(int_STM32_TX_DV), .C(r_SPI_Clk_Count), .Z(r_Trailing_Edge_N_2457));
    defparam i5006_2_lut_3_lut.INIT = "0x2020";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i5030_2_lut (.A(n62_2[0]), 
            .B(int_STM32_TX_DV), .Z(n10802));
    defparam i5030_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i5020_2_lut (.A(n62_2[9]), 
            .B(int_STM32_TX_DV), .Z(n10784));
    defparam i5020_2_lut.INIT = "0x2222";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_90  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[246]), .C(r_TX_Byte[247]), .D(r_TX_Bit_Count[1]), 
            .Z(n18066));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_90 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18066_bdd_4_lut (.A(n18066), 
            .B(r_TX_Byte[245]), .C(r_TX_Byte[244]), .D(r_TX_Bit_Count[1]), 
            .Z(n16308));
    defparam n18066_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_89  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[134]), .C(r_TX_Byte[135]), .D(r_TX_Bit_Count[1]), 
            .Z(n18060));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_89 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18060_bdd_4_lut (.A(n18060), 
            .B(r_TX_Byte[133]), .C(r_TX_Byte[132]), .D(r_TX_Bit_Count[1]), 
            .Z(n16311));
    defparam n18060_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_21  (.A(r_TX_Bit_Count[2]), 
            .B(n17493), .C(n16275), .D(r_TX_Bit_Count[3]), .Z(n18054));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_21 .INIT = "0xe4aa";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i5021_2_lut (.A(n62_2[8]), 
            .B(int_STM32_TX_DV), .Z(n10786));
    defparam i5021_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18054_bdd_4_lut (.A(n18054), 
            .B(n16272), .C(n17487), .D(r_TX_Bit_Count[3]), .Z(n16314));
    defparam n18054_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_88  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[254]), .C(r_TX_Byte[255]), .D(r_TX_Bit_Count[1]), 
            .Z(n18048));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_88 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18048_bdd_4_lut (.A(n18048), 
            .B(r_TX_Byte[253]), .C(r_TX_Byte[252]), .D(r_TX_Bit_Count[1]), 
            .Z(n16317));
    defparam n18048_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B (C)))", lineinfo="@6(135[7],145[14])" *) LUT4 i5_3_lut (.A(r_TX_Bit_Count[1]), 
            .B(r_TX_Bit_Count[0]), .C(r_TX_Bit_Count[8]), .Z(n14));
    defparam i5_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C (D))))", lineinfo="@6(135[7],145[14])" *) LUT4 i6_4_lut (.A(r_TX_Bit_Count[7]), 
            .B(r_TX_Bit_Count[5]), .C(r_TX_Bit_Count[6]), .D(r_TX_Bit_Count[4]), 
            .Z(n15));
    defparam i6_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@6(135[7],145[14])" *) LUT4 i8_4_lut (.A(n15), 
            .B(r_TX_Bit_Count[3]), .C(n14), .D(r_TX_Bit_Count[2]), .Z(n14896));
    defparam i8_4_lut.INIT = "0x8000";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(135[7],145[14])" *) LUT4 i55_4_lut (.A(n17883), 
            .B(r_TX_Byte[511]), .C(n14896), .D(r_TX_DV), .Z(n1197));
    defparam i55_4_lut.INIT = "0xccca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_20  (.A(r_TX_Bit_Count[2]), 
            .B(n17577), .C(n16317), .D(r_TX_Bit_Count[3]), .Z(n18042));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_20 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B))", lineinfo="@6(135[7],145[14])" *) LUT4 i5035_3_lut (.A(n52[0]), 
            .B(w_Master_Ready), .C(r_TX_DV), .Z(r_TX_Bit_Count_8__N_2238[0]));
    defparam i5035_3_lut.INIT = "0xcece";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18042_bdd_4_lut (.A(n18042), 
            .B(n16308), .C(n17559), .D(r_TX_Bit_Count[3]), .Z(n18045));
    defparam n18042_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_87  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[78]), .C(r_TX_Byte[79]), .D(r_TX_Bit_Count[1]), 
            .Z(n18036));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_87 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18036_bdd_4_lut (.A(n18036), 
            .B(r_TX_Byte[77]), .C(r_TX_Byte[76]), .D(r_TX_Bit_Count[1]), 
            .Z(n16323));
    defparam n18036_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A+(B+(C)))", lineinfo="@6(135[7],145[14])" *) LUT4 i5048_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[2]), .Z(r_TX_Bit_Count_8__N_2238[2]));
    defparam i5048_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_86  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[262]), .C(r_TX_Byte[263]), .D(r_TX_Bit_Count[1]), 
            .Z(n18030));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_86 .INIT = "0xe4aa";
    (* lut_function="(A+(B+(C)))", lineinfo="@6(135[7],145[14])" *) LUT4 i1_2_lut_3_lut_adj_35 (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(r_Trailing_Edge), .Z(n10176));
    defparam i1_2_lut_3_lut_adj_35.INIT = "0xfefe";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18030_bdd_4_lut (.A(n18030), 
            .B(r_TX_Byte[261]), .C(r_TX_Byte[260]), .D(r_TX_Bit_Count[1]), 
            .Z(n16326));
    defparam n18030_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_19  (.A(r_TX_Bit_Count[2]), 
            .B(n17547), .C(n16302), .D(r_TX_Bit_Count[3]), .Z(n18024));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_19 .INIT = "0xe4aa";
    (* lut_function="(A+(B+(C)))", lineinfo="@6(135[7],145[14])" *) LUT4 i5053_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[7]), .Z(r_TX_Bit_Count_8__N_2238[7]));
    defparam i5053_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i5022_2_lut (.A(n62_2[7]), 
            .B(int_STM32_TX_DV), .Z(n10788));
    defparam i5022_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18024_bdd_4_lut (.A(n18024), 
            .B(n16299), .C(n17541), .D(r_TX_Bit_Count[3]), .Z(n16329));
    defparam n18024_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A+(B+(C)))", lineinfo="@6(135[7],145[14])" *) LUT4 i5052_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[6]), .Z(r_TX_Bit_Count_8__N_2238[6]));
    defparam i5052_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C)))", lineinfo="@6(135[7],145[14])" *) LUT4 i5051_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[5]), .Z(r_TX_Bit_Count_8__N_2238[5]));
    defparam i5051_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i5023_2_lut (.A(n62_2[6]), 
            .B(int_STM32_TX_DV), .Z(n10790));
    defparam i5023_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B+(C)))", lineinfo="@6(135[7],145[14])" *) LUT4 i5050_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[4]), .Z(r_TX_Bit_Count_8__N_2238[4]));
    defparam i5050_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i5024_2_lut (.A(n62_2[5]), 
            .B(int_STM32_TX_DV), .Z(n10792));
    defparam i5024_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B+(C)))", lineinfo="@6(135[7],145[14])" *) LUT4 i5049_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[3]), .Z(r_TX_Bit_Count_8__N_2238[3]));
    defparam i5049_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C)))", lineinfo="@6(135[7],145[14])" *) LUT4 i5056_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[8]), .Z(r_TX_Bit_Count_8__N_2238[8]));
    defparam i5056_2_lut_3_lut.INIT = "0xfefe";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i2 (.D(int_STM32_TX_Byte[2]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(r_TX_Byte[2]));
    defparam r_TX_Byte_i0_i2.REGSET = "RESET";
    defparam r_TX_Byte_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i3 (.D(int_STM32_TX_Byte[3]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[3]));
    defparam r_TX_Byte_i0_i3.REGSET = "RESET";
    defparam r_TX_Byte_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i4 (.D(int_STM32_TX_Byte[4]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[4]));
    defparam r_TX_Byte_i0_i4.REGSET = "RESET";
    defparam r_TX_Byte_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i5 (.D(int_STM32_TX_Byte[5]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[5]));
    defparam r_TX_Byte_i0_i5.REGSET = "RESET";
    defparam r_TX_Byte_i0_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i6 (.D(int_STM32_TX_Byte[6]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[6]));
    defparam r_TX_Byte_i0_i6.REGSET = "RESET";
    defparam r_TX_Byte_i0_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i7 (.D(int_STM32_TX_Byte[7]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[7]));
    defparam r_TX_Byte_i0_i7.REGSET = "RESET";
    defparam r_TX_Byte_i0_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i8 (.D(int_STM32_TX_Byte[8]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[8]));
    defparam r_TX_Byte_i0_i8.REGSET = "RESET";
    defparam r_TX_Byte_i0_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i9 (.D(int_STM32_TX_Byte[9]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[9]));
    defparam r_TX_Byte_i0_i9.REGSET = "RESET";
    defparam r_TX_Byte_i0_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i10 (.D(int_STM32_TX_Byte[10]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[10]));
    defparam r_TX_Byte_i0_i10.REGSET = "RESET";
    defparam r_TX_Byte_i0_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i11 (.D(int_STM32_TX_Byte[11]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[11]));
    defparam r_TX_Byte_i0_i11.REGSET = "RESET";
    defparam r_TX_Byte_i0_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i12 (.D(int_STM32_TX_Byte[12]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[12]));
    defparam r_TX_Byte_i0_i12.REGSET = "RESET";
    defparam r_TX_Byte_i0_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i13 (.D(int_STM32_TX_Byte[13]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[13]));
    defparam r_TX_Byte_i0_i13.REGSET = "RESET";
    defparam r_TX_Byte_i0_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i14 (.D(int_STM32_TX_Byte[14]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[14]));
    defparam r_TX_Byte_i0_i14.REGSET = "RESET";
    defparam r_TX_Byte_i0_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i15 (.D(int_STM32_TX_Byte[15]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[15]));
    defparam r_TX_Byte_i0_i15.REGSET = "RESET";
    defparam r_TX_Byte_i0_i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i16 (.D(int_STM32_TX_Byte[16]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[16]));
    defparam r_TX_Byte_i0_i16.REGSET = "RESET";
    defparam r_TX_Byte_i0_i16.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i17 (.D(int_STM32_TX_Byte[17]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[17]));
    defparam r_TX_Byte_i0_i17.REGSET = "RESET";
    defparam r_TX_Byte_i0_i17.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i18 (.D(int_STM32_TX_Byte[18]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[18]));
    defparam r_TX_Byte_i0_i18.REGSET = "RESET";
    defparam r_TX_Byte_i0_i18.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i19 (.D(int_STM32_TX_Byte[19]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[19]));
    defparam r_TX_Byte_i0_i19.REGSET = "RESET";
    defparam r_TX_Byte_i0_i19.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i20 (.D(int_STM32_TX_Byte[20]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[20]));
    defparam r_TX_Byte_i0_i20.REGSET = "RESET";
    defparam r_TX_Byte_i0_i20.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i21 (.D(int_STM32_TX_Byte[21]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[21]));
    defparam r_TX_Byte_i0_i21.REGSET = "RESET";
    defparam r_TX_Byte_i0_i21.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i22 (.D(int_STM32_TX_Byte[22]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[22]));
    defparam r_TX_Byte_i0_i22.REGSET = "RESET";
    defparam r_TX_Byte_i0_i22.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i23 (.D(int_STM32_TX_Byte[23]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[23]));
    defparam r_TX_Byte_i0_i23.REGSET = "RESET";
    defparam r_TX_Byte_i0_i23.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i24 (.D(int_STM32_TX_Byte[24]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[24]));
    defparam r_TX_Byte_i0_i24.REGSET = "RESET";
    defparam r_TX_Byte_i0_i24.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i25 (.D(int_STM32_TX_Byte[25]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[25]));
    defparam r_TX_Byte_i0_i25.REGSET = "RESET";
    defparam r_TX_Byte_i0_i25.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i26 (.D(int_STM32_TX_Byte[26]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[26]));
    defparam r_TX_Byte_i0_i26.REGSET = "RESET";
    defparam r_TX_Byte_i0_i26.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i27 (.D(int_STM32_TX_Byte[27]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[27]));
    defparam r_TX_Byte_i0_i27.REGSET = "RESET";
    defparam r_TX_Byte_i0_i27.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i28 (.D(int_STM32_TX_Byte[28]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[28]));
    defparam r_TX_Byte_i0_i28.REGSET = "RESET";
    defparam r_TX_Byte_i0_i28.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i29 (.D(int_STM32_TX_Byte[29]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[29]));
    defparam r_TX_Byte_i0_i29.REGSET = "RESET";
    defparam r_TX_Byte_i0_i29.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i30 (.D(int_STM32_TX_Byte[30]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[30]));
    defparam r_TX_Byte_i0_i30.REGSET = "RESET";
    defparam r_TX_Byte_i0_i30.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i31 (.D(int_STM32_TX_Byte[31]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[31]));
    defparam r_TX_Byte_i0_i31.REGSET = "RESET";
    defparam r_TX_Byte_i0_i31.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i32 (.D(int_STM32_TX_Byte[32]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[32]));
    defparam r_TX_Byte_i0_i32.REGSET = "RESET";
    defparam r_TX_Byte_i0_i32.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i33 (.D(int_STM32_TX_Byte[33]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[33]));
    defparam r_TX_Byte_i0_i33.REGSET = "RESET";
    defparam r_TX_Byte_i0_i33.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i34 (.D(int_STM32_TX_Byte[34]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[34]));
    defparam r_TX_Byte_i0_i34.REGSET = "RESET";
    defparam r_TX_Byte_i0_i34.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i35 (.D(int_STM32_TX_Byte[35]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[35]));
    defparam r_TX_Byte_i0_i35.REGSET = "RESET";
    defparam r_TX_Byte_i0_i35.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i36 (.D(int_STM32_TX_Byte[36]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[36]));
    defparam r_TX_Byte_i0_i36.REGSET = "RESET";
    defparam r_TX_Byte_i0_i36.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i37 (.D(int_STM32_TX_Byte[37]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[37]));
    defparam r_TX_Byte_i0_i37.REGSET = "RESET";
    defparam r_TX_Byte_i0_i37.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i38 (.D(int_STM32_TX_Byte[38]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[38]));
    defparam r_TX_Byte_i0_i38.REGSET = "RESET";
    defparam r_TX_Byte_i0_i38.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i39 (.D(int_STM32_TX_Byte[39]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[39]));
    defparam r_TX_Byte_i0_i39.REGSET = "RESET";
    defparam r_TX_Byte_i0_i39.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i40 (.D(int_STM32_TX_Byte[40]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[40]));
    defparam r_TX_Byte_i0_i40.REGSET = "RESET";
    defparam r_TX_Byte_i0_i40.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i41 (.D(int_STM32_TX_Byte[41]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[41]));
    defparam r_TX_Byte_i0_i41.REGSET = "RESET";
    defparam r_TX_Byte_i0_i41.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i42 (.D(int_STM32_TX_Byte[42]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[42]));
    defparam r_TX_Byte_i0_i42.REGSET = "RESET";
    defparam r_TX_Byte_i0_i42.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i43 (.D(int_STM32_TX_Byte[43]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[43]));
    defparam r_TX_Byte_i0_i43.REGSET = "RESET";
    defparam r_TX_Byte_i0_i43.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i44 (.D(int_STM32_TX_Byte[44]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[44]));
    defparam r_TX_Byte_i0_i44.REGSET = "RESET";
    defparam r_TX_Byte_i0_i44.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i45 (.D(int_STM32_TX_Byte[45]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[45]));
    defparam r_TX_Byte_i0_i45.REGSET = "RESET";
    defparam r_TX_Byte_i0_i45.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i46 (.D(int_STM32_TX_Byte[46]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[46]));
    defparam r_TX_Byte_i0_i46.REGSET = "RESET";
    defparam r_TX_Byte_i0_i46.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i47 (.D(int_STM32_TX_Byte[47]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[47]));
    defparam r_TX_Byte_i0_i47.REGSET = "RESET";
    defparam r_TX_Byte_i0_i47.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i48 (.D(int_STM32_TX_Byte[48]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[48]));
    defparam r_TX_Byte_i0_i48.REGSET = "RESET";
    defparam r_TX_Byte_i0_i48.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i49 (.D(int_STM32_TX_Byte[49]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[49]));
    defparam r_TX_Byte_i0_i49.REGSET = "RESET";
    defparam r_TX_Byte_i0_i49.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i50 (.D(int_STM32_TX_Byte[50]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[50]));
    defparam r_TX_Byte_i0_i50.REGSET = "RESET";
    defparam r_TX_Byte_i0_i50.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i51 (.D(int_STM32_TX_Byte[51]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[51]));
    defparam r_TX_Byte_i0_i51.REGSET = "RESET";
    defparam r_TX_Byte_i0_i51.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i52 (.D(int_STM32_TX_Byte[52]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[52]));
    defparam r_TX_Byte_i0_i52.REGSET = "RESET";
    defparam r_TX_Byte_i0_i52.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i53 (.D(int_STM32_TX_Byte[53]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[53]));
    defparam r_TX_Byte_i0_i53.REGSET = "RESET";
    defparam r_TX_Byte_i0_i53.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i54 (.D(int_STM32_TX_Byte[54]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[54]));
    defparam r_TX_Byte_i0_i54.REGSET = "RESET";
    defparam r_TX_Byte_i0_i54.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i55 (.D(int_STM32_TX_Byte[55]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[55]));
    defparam r_TX_Byte_i0_i55.REGSET = "RESET";
    defparam r_TX_Byte_i0_i55.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i56 (.D(int_STM32_TX_Byte[56]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[56]));
    defparam r_TX_Byte_i0_i56.REGSET = "RESET";
    defparam r_TX_Byte_i0_i56.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i57 (.D(int_STM32_TX_Byte[57]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[57]));
    defparam r_TX_Byte_i0_i57.REGSET = "RESET";
    defparam r_TX_Byte_i0_i57.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i58 (.D(int_STM32_TX_Byte[58]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[58]));
    defparam r_TX_Byte_i0_i58.REGSET = "RESET";
    defparam r_TX_Byte_i0_i58.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i59 (.D(int_STM32_TX_Byte[59]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[59]));
    defparam r_TX_Byte_i0_i59.REGSET = "RESET";
    defparam r_TX_Byte_i0_i59.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i60 (.D(int_STM32_TX_Byte[60]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[60]));
    defparam r_TX_Byte_i0_i60.REGSET = "RESET";
    defparam r_TX_Byte_i0_i60.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i61 (.D(int_STM32_TX_Byte[61]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[61]));
    defparam r_TX_Byte_i0_i61.REGSET = "RESET";
    defparam r_TX_Byte_i0_i61.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i62 (.D(int_STM32_TX_Byte[62]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[62]));
    defparam r_TX_Byte_i0_i62.REGSET = "RESET";
    defparam r_TX_Byte_i0_i62.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i63 (.D(int_STM32_TX_Byte[63]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[63]));
    defparam r_TX_Byte_i0_i63.REGSET = "RESET";
    defparam r_TX_Byte_i0_i63.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i64 (.D(int_STM32_TX_Byte[64]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[64]));
    defparam r_TX_Byte_i0_i64.REGSET = "RESET";
    defparam r_TX_Byte_i0_i64.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i65 (.D(int_STM32_TX_Byte[65]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[65]));
    defparam r_TX_Byte_i0_i65.REGSET = "RESET";
    defparam r_TX_Byte_i0_i65.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i66 (.D(int_STM32_TX_Byte[66]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[66]));
    defparam r_TX_Byte_i0_i66.REGSET = "RESET";
    defparam r_TX_Byte_i0_i66.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i67 (.D(int_STM32_TX_Byte[67]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[67]));
    defparam r_TX_Byte_i0_i67.REGSET = "RESET";
    defparam r_TX_Byte_i0_i67.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i68 (.D(int_STM32_TX_Byte[68]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[68]));
    defparam r_TX_Byte_i0_i68.REGSET = "RESET";
    defparam r_TX_Byte_i0_i68.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i69 (.D(int_STM32_TX_Byte[69]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[69]));
    defparam r_TX_Byte_i0_i69.REGSET = "RESET";
    defparam r_TX_Byte_i0_i69.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i70 (.D(int_STM32_TX_Byte[70]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[70]));
    defparam r_TX_Byte_i0_i70.REGSET = "RESET";
    defparam r_TX_Byte_i0_i70.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i71 (.D(int_STM32_TX_Byte[71]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[71]));
    defparam r_TX_Byte_i0_i71.REGSET = "RESET";
    defparam r_TX_Byte_i0_i71.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i72 (.D(int_STM32_TX_Byte[72]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[72]));
    defparam r_TX_Byte_i0_i72.REGSET = "RESET";
    defparam r_TX_Byte_i0_i72.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i73 (.D(int_STM32_TX_Byte[73]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[73]));
    defparam r_TX_Byte_i0_i73.REGSET = "RESET";
    defparam r_TX_Byte_i0_i73.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i74 (.D(int_STM32_TX_Byte[74]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[74]));
    defparam r_TX_Byte_i0_i74.REGSET = "RESET";
    defparam r_TX_Byte_i0_i74.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i75 (.D(int_STM32_TX_Byte[75]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[75]));
    defparam r_TX_Byte_i0_i75.REGSET = "RESET";
    defparam r_TX_Byte_i0_i75.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i76 (.D(int_STM32_TX_Byte[76]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[76]));
    defparam r_TX_Byte_i0_i76.REGSET = "RESET";
    defparam r_TX_Byte_i0_i76.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i77 (.D(int_STM32_TX_Byte[77]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[77]));
    defparam r_TX_Byte_i0_i77.REGSET = "RESET";
    defparam r_TX_Byte_i0_i77.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i78 (.D(int_STM32_TX_Byte[78]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[78]));
    defparam r_TX_Byte_i0_i78.REGSET = "RESET";
    defparam r_TX_Byte_i0_i78.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i79 (.D(int_STM32_TX_Byte[79]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[79]));
    defparam r_TX_Byte_i0_i79.REGSET = "RESET";
    defparam r_TX_Byte_i0_i79.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i80 (.D(int_STM32_TX_Byte[80]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[80]));
    defparam r_TX_Byte_i0_i80.REGSET = "RESET";
    defparam r_TX_Byte_i0_i80.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i81 (.D(int_STM32_TX_Byte[81]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[81]));
    defparam r_TX_Byte_i0_i81.REGSET = "RESET";
    defparam r_TX_Byte_i0_i81.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i82 (.D(int_STM32_TX_Byte[82]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[82]));
    defparam r_TX_Byte_i0_i82.REGSET = "RESET";
    defparam r_TX_Byte_i0_i82.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i83 (.D(int_STM32_TX_Byte[83]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[83]));
    defparam r_TX_Byte_i0_i83.REGSET = "RESET";
    defparam r_TX_Byte_i0_i83.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i84 (.D(int_STM32_TX_Byte[84]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[84]));
    defparam r_TX_Byte_i0_i84.REGSET = "RESET";
    defparam r_TX_Byte_i0_i84.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i85 (.D(int_STM32_TX_Byte[85]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[85]));
    defparam r_TX_Byte_i0_i85.REGSET = "RESET";
    defparam r_TX_Byte_i0_i85.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i86 (.D(int_STM32_TX_Byte[86]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[86]));
    defparam r_TX_Byte_i0_i86.REGSET = "RESET";
    defparam r_TX_Byte_i0_i86.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i87 (.D(int_STM32_TX_Byte[87]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[87]));
    defparam r_TX_Byte_i0_i87.REGSET = "RESET";
    defparam r_TX_Byte_i0_i87.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i88 (.D(int_STM32_TX_Byte[88]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[88]));
    defparam r_TX_Byte_i0_i88.REGSET = "RESET";
    defparam r_TX_Byte_i0_i88.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i89 (.D(int_STM32_TX_Byte[89]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[89]));
    defparam r_TX_Byte_i0_i89.REGSET = "RESET";
    defparam r_TX_Byte_i0_i89.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i90 (.D(int_STM32_TX_Byte[90]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[90]));
    defparam r_TX_Byte_i0_i90.REGSET = "RESET";
    defparam r_TX_Byte_i0_i90.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i91 (.D(int_STM32_TX_Byte[91]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[91]));
    defparam r_TX_Byte_i0_i91.REGSET = "RESET";
    defparam r_TX_Byte_i0_i91.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i92 (.D(int_STM32_TX_Byte[92]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[92]));
    defparam r_TX_Byte_i0_i92.REGSET = "RESET";
    defparam r_TX_Byte_i0_i92.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i93 (.D(int_STM32_TX_Byte[93]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[93]));
    defparam r_TX_Byte_i0_i93.REGSET = "RESET";
    defparam r_TX_Byte_i0_i93.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i94 (.D(int_STM32_TX_Byte[94]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[94]));
    defparam r_TX_Byte_i0_i94.REGSET = "RESET";
    defparam r_TX_Byte_i0_i94.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i95 (.D(int_STM32_TX_Byte[95]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[95]));
    defparam r_TX_Byte_i0_i95.REGSET = "RESET";
    defparam r_TX_Byte_i0_i95.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i96 (.D(int_STM32_TX_Byte[96]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[96]));
    defparam r_TX_Byte_i0_i96.REGSET = "RESET";
    defparam r_TX_Byte_i0_i96.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i97 (.D(int_STM32_TX_Byte[97]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[97]));
    defparam r_TX_Byte_i0_i97.REGSET = "RESET";
    defparam r_TX_Byte_i0_i97.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i98 (.D(int_STM32_TX_Byte[98]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[98]));
    defparam r_TX_Byte_i0_i98.REGSET = "RESET";
    defparam r_TX_Byte_i0_i98.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i99 (.D(int_STM32_TX_Byte[99]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[99]));
    defparam r_TX_Byte_i0_i99.REGSET = "RESET";
    defparam r_TX_Byte_i0_i99.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i100 (.D(int_STM32_TX_Byte[100]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[100]));
    defparam r_TX_Byte_i0_i100.REGSET = "RESET";
    defparam r_TX_Byte_i0_i100.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i101 (.D(int_STM32_TX_Byte[101]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[101]));
    defparam r_TX_Byte_i0_i101.REGSET = "RESET";
    defparam r_TX_Byte_i0_i101.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i102 (.D(int_STM32_TX_Byte[102]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[102]));
    defparam r_TX_Byte_i0_i102.REGSET = "RESET";
    defparam r_TX_Byte_i0_i102.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i103 (.D(int_STM32_TX_Byte[103]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[103]));
    defparam r_TX_Byte_i0_i103.REGSET = "RESET";
    defparam r_TX_Byte_i0_i103.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i104 (.D(int_STM32_TX_Byte[104]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[104]));
    defparam r_TX_Byte_i0_i104.REGSET = "RESET";
    defparam r_TX_Byte_i0_i104.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i105 (.D(int_STM32_TX_Byte[105]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[105]));
    defparam r_TX_Byte_i0_i105.REGSET = "RESET";
    defparam r_TX_Byte_i0_i105.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i106 (.D(int_STM32_TX_Byte[106]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[106]));
    defparam r_TX_Byte_i0_i106.REGSET = "RESET";
    defparam r_TX_Byte_i0_i106.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i107 (.D(int_STM32_TX_Byte[107]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[107]));
    defparam r_TX_Byte_i0_i107.REGSET = "RESET";
    defparam r_TX_Byte_i0_i107.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i108 (.D(int_STM32_TX_Byte[108]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[108]));
    defparam r_TX_Byte_i0_i108.REGSET = "RESET";
    defparam r_TX_Byte_i0_i108.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i109 (.D(int_STM32_TX_Byte[109]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[109]));
    defparam r_TX_Byte_i0_i109.REGSET = "RESET";
    defparam r_TX_Byte_i0_i109.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i110 (.D(int_STM32_TX_Byte[110]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[110]));
    defparam r_TX_Byte_i0_i110.REGSET = "RESET";
    defparam r_TX_Byte_i0_i110.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i111 (.D(int_STM32_TX_Byte[111]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[111]));
    defparam r_TX_Byte_i0_i111.REGSET = "RESET";
    defparam r_TX_Byte_i0_i111.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i112 (.D(int_STM32_TX_Byte[112]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[112]));
    defparam r_TX_Byte_i0_i112.REGSET = "RESET";
    defparam r_TX_Byte_i0_i112.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i113 (.D(int_STM32_TX_Byte[113]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[113]));
    defparam r_TX_Byte_i0_i113.REGSET = "RESET";
    defparam r_TX_Byte_i0_i113.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i114 (.D(int_STM32_TX_Byte[114]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[114]));
    defparam r_TX_Byte_i0_i114.REGSET = "RESET";
    defparam r_TX_Byte_i0_i114.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i115 (.D(int_STM32_TX_Byte[115]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[115]));
    defparam r_TX_Byte_i0_i115.REGSET = "RESET";
    defparam r_TX_Byte_i0_i115.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i116 (.D(int_STM32_TX_Byte[116]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[116]));
    defparam r_TX_Byte_i0_i116.REGSET = "RESET";
    defparam r_TX_Byte_i0_i116.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i117 (.D(int_STM32_TX_Byte[117]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[117]));
    defparam r_TX_Byte_i0_i117.REGSET = "RESET";
    defparam r_TX_Byte_i0_i117.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i118 (.D(int_STM32_TX_Byte[118]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[118]));
    defparam r_TX_Byte_i0_i118.REGSET = "RESET";
    defparam r_TX_Byte_i0_i118.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i119 (.D(int_STM32_TX_Byte[119]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[119]));
    defparam r_TX_Byte_i0_i119.REGSET = "RESET";
    defparam r_TX_Byte_i0_i119.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i120 (.D(int_STM32_TX_Byte[120]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[120]));
    defparam r_TX_Byte_i0_i120.REGSET = "RESET";
    defparam r_TX_Byte_i0_i120.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i121 (.D(int_STM32_TX_Byte[121]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[121]));
    defparam r_TX_Byte_i0_i121.REGSET = "RESET";
    defparam r_TX_Byte_i0_i121.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i122 (.D(int_STM32_TX_Byte[122]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[122]));
    defparam r_TX_Byte_i0_i122.REGSET = "RESET";
    defparam r_TX_Byte_i0_i122.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i123 (.D(int_STM32_TX_Byte[123]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[123]));
    defparam r_TX_Byte_i0_i123.REGSET = "RESET";
    defparam r_TX_Byte_i0_i123.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i124 (.D(int_STM32_TX_Byte[124]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[124]));
    defparam r_TX_Byte_i0_i124.REGSET = "RESET";
    defparam r_TX_Byte_i0_i124.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i125 (.D(int_STM32_TX_Byte[125]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[125]));
    defparam r_TX_Byte_i0_i125.REGSET = "RESET";
    defparam r_TX_Byte_i0_i125.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i126 (.D(int_STM32_TX_Byte[126]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[126]));
    defparam r_TX_Byte_i0_i126.REGSET = "RESET";
    defparam r_TX_Byte_i0_i126.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i127 (.D(int_STM32_TX_Byte[127]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[127]));
    defparam r_TX_Byte_i0_i127.REGSET = "RESET";
    defparam r_TX_Byte_i0_i127.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i128 (.D(int_STM32_TX_Byte[128]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[128]));
    defparam r_TX_Byte_i0_i128.REGSET = "RESET";
    defparam r_TX_Byte_i0_i128.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i129 (.D(int_STM32_TX_Byte[129]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[129]));
    defparam r_TX_Byte_i0_i129.REGSET = "RESET";
    defparam r_TX_Byte_i0_i129.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i130 (.D(int_STM32_TX_Byte[130]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[130]));
    defparam r_TX_Byte_i0_i130.REGSET = "RESET";
    defparam r_TX_Byte_i0_i130.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i131 (.D(int_STM32_TX_Byte[131]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[131]));
    defparam r_TX_Byte_i0_i131.REGSET = "RESET";
    defparam r_TX_Byte_i0_i131.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i132 (.D(int_STM32_TX_Byte[132]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[132]));
    defparam r_TX_Byte_i0_i132.REGSET = "RESET";
    defparam r_TX_Byte_i0_i132.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i133 (.D(int_STM32_TX_Byte[133]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[133]));
    defparam r_TX_Byte_i0_i133.REGSET = "RESET";
    defparam r_TX_Byte_i0_i133.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i134 (.D(int_STM32_TX_Byte[134]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[134]));
    defparam r_TX_Byte_i0_i134.REGSET = "RESET";
    defparam r_TX_Byte_i0_i134.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i135 (.D(int_STM32_TX_Byte[135]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[135]));
    defparam r_TX_Byte_i0_i135.REGSET = "RESET";
    defparam r_TX_Byte_i0_i135.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i136 (.D(int_STM32_TX_Byte[136]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[136]));
    defparam r_TX_Byte_i0_i136.REGSET = "RESET";
    defparam r_TX_Byte_i0_i136.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i137 (.D(int_STM32_TX_Byte[137]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[137]));
    defparam r_TX_Byte_i0_i137.REGSET = "RESET";
    defparam r_TX_Byte_i0_i137.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i138 (.D(int_STM32_TX_Byte[138]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[138]));
    defparam r_TX_Byte_i0_i138.REGSET = "RESET";
    defparam r_TX_Byte_i0_i138.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i139 (.D(int_STM32_TX_Byte[139]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[139]));
    defparam r_TX_Byte_i0_i139.REGSET = "RESET";
    defparam r_TX_Byte_i0_i139.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i140 (.D(int_STM32_TX_Byte[140]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[140]));
    defparam r_TX_Byte_i0_i140.REGSET = "RESET";
    defparam r_TX_Byte_i0_i140.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i141 (.D(int_STM32_TX_Byte[141]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[141]));
    defparam r_TX_Byte_i0_i141.REGSET = "RESET";
    defparam r_TX_Byte_i0_i141.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i142 (.D(int_STM32_TX_Byte[142]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[142]));
    defparam r_TX_Byte_i0_i142.REGSET = "RESET";
    defparam r_TX_Byte_i0_i142.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i143 (.D(int_STM32_TX_Byte[143]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[143]));
    defparam r_TX_Byte_i0_i143.REGSET = "RESET";
    defparam r_TX_Byte_i0_i143.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i144 (.D(int_STM32_TX_Byte[144]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[144]));
    defparam r_TX_Byte_i0_i144.REGSET = "RESET";
    defparam r_TX_Byte_i0_i144.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i145 (.D(int_STM32_TX_Byte[145]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[145]));
    defparam r_TX_Byte_i0_i145.REGSET = "RESET";
    defparam r_TX_Byte_i0_i145.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i146 (.D(int_STM32_TX_Byte[146]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[146]));
    defparam r_TX_Byte_i0_i146.REGSET = "RESET";
    defparam r_TX_Byte_i0_i146.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i147 (.D(int_STM32_TX_Byte[147]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[147]));
    defparam r_TX_Byte_i0_i147.REGSET = "RESET";
    defparam r_TX_Byte_i0_i147.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i148 (.D(int_STM32_TX_Byte[148]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[148]));
    defparam r_TX_Byte_i0_i148.REGSET = "RESET";
    defparam r_TX_Byte_i0_i148.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i149 (.D(int_STM32_TX_Byte[149]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[149]));
    defparam r_TX_Byte_i0_i149.REGSET = "RESET";
    defparam r_TX_Byte_i0_i149.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i150 (.D(int_STM32_TX_Byte[150]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[150]));
    defparam r_TX_Byte_i0_i150.REGSET = "RESET";
    defparam r_TX_Byte_i0_i150.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i151 (.D(int_STM32_TX_Byte[151]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[151]));
    defparam r_TX_Byte_i0_i151.REGSET = "RESET";
    defparam r_TX_Byte_i0_i151.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i152 (.D(int_STM32_TX_Byte[152]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[152]));
    defparam r_TX_Byte_i0_i152.REGSET = "RESET";
    defparam r_TX_Byte_i0_i152.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i153 (.D(int_STM32_TX_Byte[153]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[153]));
    defparam r_TX_Byte_i0_i153.REGSET = "RESET";
    defparam r_TX_Byte_i0_i153.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i154 (.D(int_STM32_TX_Byte[154]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[154]));
    defparam r_TX_Byte_i0_i154.REGSET = "RESET";
    defparam r_TX_Byte_i0_i154.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i155 (.D(int_STM32_TX_Byte[155]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[155]));
    defparam r_TX_Byte_i0_i155.REGSET = "RESET";
    defparam r_TX_Byte_i0_i155.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i156 (.D(int_STM32_TX_Byte[156]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[156]));
    defparam r_TX_Byte_i0_i156.REGSET = "RESET";
    defparam r_TX_Byte_i0_i156.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i157 (.D(int_STM32_TX_Byte[157]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[157]));
    defparam r_TX_Byte_i0_i157.REGSET = "RESET";
    defparam r_TX_Byte_i0_i157.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i158 (.D(int_STM32_TX_Byte[158]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[158]));
    defparam r_TX_Byte_i0_i158.REGSET = "RESET";
    defparam r_TX_Byte_i0_i158.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i159 (.D(int_STM32_TX_Byte[159]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[159]));
    defparam r_TX_Byte_i0_i159.REGSET = "RESET";
    defparam r_TX_Byte_i0_i159.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i160 (.D(int_STM32_TX_Byte[160]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[160]));
    defparam r_TX_Byte_i0_i160.REGSET = "RESET";
    defparam r_TX_Byte_i0_i160.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i161 (.D(int_STM32_TX_Byte[161]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[161]));
    defparam r_TX_Byte_i0_i161.REGSET = "RESET";
    defparam r_TX_Byte_i0_i161.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i162 (.D(int_STM32_TX_Byte[162]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[162]));
    defparam r_TX_Byte_i0_i162.REGSET = "RESET";
    defparam r_TX_Byte_i0_i162.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i163 (.D(int_STM32_TX_Byte[163]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[163]));
    defparam r_TX_Byte_i0_i163.REGSET = "RESET";
    defparam r_TX_Byte_i0_i163.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i164 (.D(int_STM32_TX_Byte[164]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[164]));
    defparam r_TX_Byte_i0_i164.REGSET = "RESET";
    defparam r_TX_Byte_i0_i164.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i165 (.D(int_STM32_TX_Byte[165]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[165]));
    defparam r_TX_Byte_i0_i165.REGSET = "RESET";
    defparam r_TX_Byte_i0_i165.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i166 (.D(int_STM32_TX_Byte[166]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[166]));
    defparam r_TX_Byte_i0_i166.REGSET = "RESET";
    defparam r_TX_Byte_i0_i166.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i167 (.D(int_STM32_TX_Byte[167]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[167]));
    defparam r_TX_Byte_i0_i167.REGSET = "RESET";
    defparam r_TX_Byte_i0_i167.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i168 (.D(int_STM32_TX_Byte[168]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[168]));
    defparam r_TX_Byte_i0_i168.REGSET = "RESET";
    defparam r_TX_Byte_i0_i168.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i169 (.D(int_STM32_TX_Byte[169]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[169]));
    defparam r_TX_Byte_i0_i169.REGSET = "RESET";
    defparam r_TX_Byte_i0_i169.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i170 (.D(int_STM32_TX_Byte[170]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[170]));
    defparam r_TX_Byte_i0_i170.REGSET = "RESET";
    defparam r_TX_Byte_i0_i170.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i171 (.D(int_STM32_TX_Byte[171]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[171]));
    defparam r_TX_Byte_i0_i171.REGSET = "RESET";
    defparam r_TX_Byte_i0_i171.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i172 (.D(int_STM32_TX_Byte[172]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[172]));
    defparam r_TX_Byte_i0_i172.REGSET = "RESET";
    defparam r_TX_Byte_i0_i172.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i173 (.D(int_STM32_TX_Byte[173]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[173]));
    defparam r_TX_Byte_i0_i173.REGSET = "RESET";
    defparam r_TX_Byte_i0_i173.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i174 (.D(int_STM32_TX_Byte[174]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[174]));
    defparam r_TX_Byte_i0_i174.REGSET = "RESET";
    defparam r_TX_Byte_i0_i174.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i175 (.D(int_STM32_TX_Byte[175]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[175]));
    defparam r_TX_Byte_i0_i175.REGSET = "RESET";
    defparam r_TX_Byte_i0_i175.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i176 (.D(int_STM32_TX_Byte[176]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[176]));
    defparam r_TX_Byte_i0_i176.REGSET = "RESET";
    defparam r_TX_Byte_i0_i176.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i177 (.D(int_STM32_TX_Byte[177]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[177]));
    defparam r_TX_Byte_i0_i177.REGSET = "RESET";
    defparam r_TX_Byte_i0_i177.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i178 (.D(int_STM32_TX_Byte[178]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[178]));
    defparam r_TX_Byte_i0_i178.REGSET = "RESET";
    defparam r_TX_Byte_i0_i178.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i179 (.D(int_STM32_TX_Byte[179]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[179]));
    defparam r_TX_Byte_i0_i179.REGSET = "RESET";
    defparam r_TX_Byte_i0_i179.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i180 (.D(int_STM32_TX_Byte[180]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[180]));
    defparam r_TX_Byte_i0_i180.REGSET = "RESET";
    defparam r_TX_Byte_i0_i180.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i181 (.D(int_STM32_TX_Byte[181]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[181]));
    defparam r_TX_Byte_i0_i181.REGSET = "RESET";
    defparam r_TX_Byte_i0_i181.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i182 (.D(int_STM32_TX_Byte[182]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[182]));
    defparam r_TX_Byte_i0_i182.REGSET = "RESET";
    defparam r_TX_Byte_i0_i182.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i183 (.D(int_STM32_TX_Byte[183]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[183]));
    defparam r_TX_Byte_i0_i183.REGSET = "RESET";
    defparam r_TX_Byte_i0_i183.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i184 (.D(int_STM32_TX_Byte[184]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[184]));
    defparam r_TX_Byte_i0_i184.REGSET = "RESET";
    defparam r_TX_Byte_i0_i184.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i185 (.D(int_STM32_TX_Byte[185]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[185]));
    defparam r_TX_Byte_i0_i185.REGSET = "RESET";
    defparam r_TX_Byte_i0_i185.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i186 (.D(int_STM32_TX_Byte[186]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[186]));
    defparam r_TX_Byte_i0_i186.REGSET = "RESET";
    defparam r_TX_Byte_i0_i186.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i187 (.D(int_STM32_TX_Byte[187]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[187]));
    defparam r_TX_Byte_i0_i187.REGSET = "RESET";
    defparam r_TX_Byte_i0_i187.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i188 (.D(int_STM32_TX_Byte[188]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[188]));
    defparam r_TX_Byte_i0_i188.REGSET = "RESET";
    defparam r_TX_Byte_i0_i188.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i189 (.D(int_STM32_TX_Byte[189]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[189]));
    defparam r_TX_Byte_i0_i189.REGSET = "RESET";
    defparam r_TX_Byte_i0_i189.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i190 (.D(int_STM32_TX_Byte[190]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[190]));
    defparam r_TX_Byte_i0_i190.REGSET = "RESET";
    defparam r_TX_Byte_i0_i190.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i191 (.D(int_STM32_TX_Byte[191]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[191]));
    defparam r_TX_Byte_i0_i191.REGSET = "RESET";
    defparam r_TX_Byte_i0_i191.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i192 (.D(int_STM32_TX_Byte[192]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[192]));
    defparam r_TX_Byte_i0_i192.REGSET = "RESET";
    defparam r_TX_Byte_i0_i192.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i193 (.D(int_STM32_TX_Byte[193]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[193]));
    defparam r_TX_Byte_i0_i193.REGSET = "RESET";
    defparam r_TX_Byte_i0_i193.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i194 (.D(int_STM32_TX_Byte[194]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[194]));
    defparam r_TX_Byte_i0_i194.REGSET = "RESET";
    defparam r_TX_Byte_i0_i194.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i195 (.D(int_STM32_TX_Byte[195]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[195]));
    defparam r_TX_Byte_i0_i195.REGSET = "RESET";
    defparam r_TX_Byte_i0_i195.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i196 (.D(int_STM32_TX_Byte[196]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[196]));
    defparam r_TX_Byte_i0_i196.REGSET = "RESET";
    defparam r_TX_Byte_i0_i196.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i197 (.D(int_STM32_TX_Byte[197]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[197]));
    defparam r_TX_Byte_i0_i197.REGSET = "RESET";
    defparam r_TX_Byte_i0_i197.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i198 (.D(int_STM32_TX_Byte[198]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[198]));
    defparam r_TX_Byte_i0_i198.REGSET = "RESET";
    defparam r_TX_Byte_i0_i198.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i199 (.D(int_STM32_TX_Byte[199]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[199]));
    defparam r_TX_Byte_i0_i199.REGSET = "RESET";
    defparam r_TX_Byte_i0_i199.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i200 (.D(int_STM32_TX_Byte[200]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[200]));
    defparam r_TX_Byte_i0_i200.REGSET = "RESET";
    defparam r_TX_Byte_i0_i200.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i201 (.D(int_STM32_TX_Byte[201]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[201]));
    defparam r_TX_Byte_i0_i201.REGSET = "RESET";
    defparam r_TX_Byte_i0_i201.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i202 (.D(int_STM32_TX_Byte[202]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[202]));
    defparam r_TX_Byte_i0_i202.REGSET = "RESET";
    defparam r_TX_Byte_i0_i202.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i203 (.D(int_STM32_TX_Byte[203]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[203]));
    defparam r_TX_Byte_i0_i203.REGSET = "RESET";
    defparam r_TX_Byte_i0_i203.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i204 (.D(int_STM32_TX_Byte[204]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[204]));
    defparam r_TX_Byte_i0_i204.REGSET = "RESET";
    defparam r_TX_Byte_i0_i204.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i205 (.D(int_STM32_TX_Byte[205]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[205]));
    defparam r_TX_Byte_i0_i205.REGSET = "RESET";
    defparam r_TX_Byte_i0_i205.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i206 (.D(int_STM32_TX_Byte[206]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[206]));
    defparam r_TX_Byte_i0_i206.REGSET = "RESET";
    defparam r_TX_Byte_i0_i206.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i207 (.D(int_STM32_TX_Byte[207]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[207]));
    defparam r_TX_Byte_i0_i207.REGSET = "RESET";
    defparam r_TX_Byte_i0_i207.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i208 (.D(int_STM32_TX_Byte[208]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[208]));
    defparam r_TX_Byte_i0_i208.REGSET = "RESET";
    defparam r_TX_Byte_i0_i208.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i209 (.D(int_STM32_TX_Byte[209]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[209]));
    defparam r_TX_Byte_i0_i209.REGSET = "RESET";
    defparam r_TX_Byte_i0_i209.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i210 (.D(int_STM32_TX_Byte[210]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[210]));
    defparam r_TX_Byte_i0_i210.REGSET = "RESET";
    defparam r_TX_Byte_i0_i210.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i211 (.D(int_STM32_TX_Byte[211]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[211]));
    defparam r_TX_Byte_i0_i211.REGSET = "RESET";
    defparam r_TX_Byte_i0_i211.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i212 (.D(int_STM32_TX_Byte[212]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[212]));
    defparam r_TX_Byte_i0_i212.REGSET = "RESET";
    defparam r_TX_Byte_i0_i212.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i213 (.D(int_STM32_TX_Byte[213]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[213]));
    defparam r_TX_Byte_i0_i213.REGSET = "RESET";
    defparam r_TX_Byte_i0_i213.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i214 (.D(int_STM32_TX_Byte[214]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[214]));
    defparam r_TX_Byte_i0_i214.REGSET = "RESET";
    defparam r_TX_Byte_i0_i214.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i215 (.D(int_STM32_TX_Byte[215]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[215]));
    defparam r_TX_Byte_i0_i215.REGSET = "RESET";
    defparam r_TX_Byte_i0_i215.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i216 (.D(int_STM32_TX_Byte[216]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[216]));
    defparam r_TX_Byte_i0_i216.REGSET = "RESET";
    defparam r_TX_Byte_i0_i216.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i217 (.D(int_STM32_TX_Byte[217]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[217]));
    defparam r_TX_Byte_i0_i217.REGSET = "RESET";
    defparam r_TX_Byte_i0_i217.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i218 (.D(int_STM32_TX_Byte[218]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[218]));
    defparam r_TX_Byte_i0_i218.REGSET = "RESET";
    defparam r_TX_Byte_i0_i218.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i219 (.D(int_STM32_TX_Byte[219]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[219]));
    defparam r_TX_Byte_i0_i219.REGSET = "RESET";
    defparam r_TX_Byte_i0_i219.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i220 (.D(int_STM32_TX_Byte[220]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[220]));
    defparam r_TX_Byte_i0_i220.REGSET = "RESET";
    defparam r_TX_Byte_i0_i220.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i221 (.D(int_STM32_TX_Byte[221]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[221]));
    defparam r_TX_Byte_i0_i221.REGSET = "RESET";
    defparam r_TX_Byte_i0_i221.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i222 (.D(int_STM32_TX_Byte[222]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[222]));
    defparam r_TX_Byte_i0_i222.REGSET = "RESET";
    defparam r_TX_Byte_i0_i222.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i223 (.D(int_STM32_TX_Byte[223]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[223]));
    defparam r_TX_Byte_i0_i223.REGSET = "RESET";
    defparam r_TX_Byte_i0_i223.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i224 (.D(int_STM32_TX_Byte[224]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[224]));
    defparam r_TX_Byte_i0_i224.REGSET = "RESET";
    defparam r_TX_Byte_i0_i224.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i225 (.D(int_STM32_TX_Byte[225]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[225]));
    defparam r_TX_Byte_i0_i225.REGSET = "RESET";
    defparam r_TX_Byte_i0_i225.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i226 (.D(int_STM32_TX_Byte[226]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[226]));
    defparam r_TX_Byte_i0_i226.REGSET = "RESET";
    defparam r_TX_Byte_i0_i226.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i227 (.D(int_STM32_TX_Byte[227]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[227]));
    defparam r_TX_Byte_i0_i227.REGSET = "RESET";
    defparam r_TX_Byte_i0_i227.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i228 (.D(int_STM32_TX_Byte[228]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[228]));
    defparam r_TX_Byte_i0_i228.REGSET = "RESET";
    defparam r_TX_Byte_i0_i228.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i229 (.D(int_STM32_TX_Byte[229]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[229]));
    defparam r_TX_Byte_i0_i229.REGSET = "RESET";
    defparam r_TX_Byte_i0_i229.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i230 (.D(int_STM32_TX_Byte[230]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[230]));
    defparam r_TX_Byte_i0_i230.REGSET = "RESET";
    defparam r_TX_Byte_i0_i230.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i231 (.D(int_STM32_TX_Byte[231]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[231]));
    defparam r_TX_Byte_i0_i231.REGSET = "RESET";
    defparam r_TX_Byte_i0_i231.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i232 (.D(int_STM32_TX_Byte[232]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[232]));
    defparam r_TX_Byte_i0_i232.REGSET = "RESET";
    defparam r_TX_Byte_i0_i232.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i233 (.D(int_STM32_TX_Byte[233]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[233]));
    defparam r_TX_Byte_i0_i233.REGSET = "RESET";
    defparam r_TX_Byte_i0_i233.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i234 (.D(int_STM32_TX_Byte[234]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[234]));
    defparam r_TX_Byte_i0_i234.REGSET = "RESET";
    defparam r_TX_Byte_i0_i234.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i235 (.D(int_STM32_TX_Byte[235]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[235]));
    defparam r_TX_Byte_i0_i235.REGSET = "RESET";
    defparam r_TX_Byte_i0_i235.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i236 (.D(int_STM32_TX_Byte[236]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[236]));
    defparam r_TX_Byte_i0_i236.REGSET = "RESET";
    defparam r_TX_Byte_i0_i236.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i237 (.D(int_STM32_TX_Byte[237]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[237]));
    defparam r_TX_Byte_i0_i237.REGSET = "RESET";
    defparam r_TX_Byte_i0_i237.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i238 (.D(int_STM32_TX_Byte[238]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[238]));
    defparam r_TX_Byte_i0_i238.REGSET = "RESET";
    defparam r_TX_Byte_i0_i238.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i239 (.D(int_STM32_TX_Byte[239]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[239]));
    defparam r_TX_Byte_i0_i239.REGSET = "RESET";
    defparam r_TX_Byte_i0_i239.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i240 (.D(int_STM32_TX_Byte[240]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[240]));
    defparam r_TX_Byte_i0_i240.REGSET = "RESET";
    defparam r_TX_Byte_i0_i240.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i241 (.D(int_STM32_TX_Byte[241]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[241]));
    defparam r_TX_Byte_i0_i241.REGSET = "RESET";
    defparam r_TX_Byte_i0_i241.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i242 (.D(int_STM32_TX_Byte[242]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[242]));
    defparam r_TX_Byte_i0_i242.REGSET = "RESET";
    defparam r_TX_Byte_i0_i242.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i243 (.D(int_STM32_TX_Byte[243]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[243]));
    defparam r_TX_Byte_i0_i243.REGSET = "RESET";
    defparam r_TX_Byte_i0_i243.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i244 (.D(int_STM32_TX_Byte[244]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[244]));
    defparam r_TX_Byte_i0_i244.REGSET = "RESET";
    defparam r_TX_Byte_i0_i244.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i245 (.D(int_STM32_TX_Byte[245]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[245]));
    defparam r_TX_Byte_i0_i245.REGSET = "RESET";
    defparam r_TX_Byte_i0_i245.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i246 (.D(int_STM32_TX_Byte[246]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[246]));
    defparam r_TX_Byte_i0_i246.REGSET = "RESET";
    defparam r_TX_Byte_i0_i246.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i247 (.D(int_STM32_TX_Byte[247]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[247]));
    defparam r_TX_Byte_i0_i247.REGSET = "RESET";
    defparam r_TX_Byte_i0_i247.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i248 (.D(int_STM32_TX_Byte[248]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[248]));
    defparam r_TX_Byte_i0_i248.REGSET = "RESET";
    defparam r_TX_Byte_i0_i248.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i249 (.D(int_STM32_TX_Byte[249]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[249]));
    defparam r_TX_Byte_i0_i249.REGSET = "RESET";
    defparam r_TX_Byte_i0_i249.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i250 (.D(int_STM32_TX_Byte[250]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[250]));
    defparam r_TX_Byte_i0_i250.REGSET = "RESET";
    defparam r_TX_Byte_i0_i250.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i251 (.D(int_STM32_TX_Byte[251]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[251]));
    defparam r_TX_Byte_i0_i251.REGSET = "RESET";
    defparam r_TX_Byte_i0_i251.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i252 (.D(int_STM32_TX_Byte[252]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[252]));
    defparam r_TX_Byte_i0_i252.REGSET = "RESET";
    defparam r_TX_Byte_i0_i252.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i253 (.D(int_STM32_TX_Byte[253]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[253]));
    defparam r_TX_Byte_i0_i253.REGSET = "RESET";
    defparam r_TX_Byte_i0_i253.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i254 (.D(int_STM32_TX_Byte[254]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[254]));
    defparam r_TX_Byte_i0_i254.REGSET = "RESET";
    defparam r_TX_Byte_i0_i254.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i255 (.D(int_STM32_TX_Byte[255]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[255]));
    defparam r_TX_Byte_i0_i255.REGSET = "RESET";
    defparam r_TX_Byte_i0_i255.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i256 (.D(int_STM32_TX_Byte[256]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[256]));
    defparam r_TX_Byte_i0_i256.REGSET = "RESET";
    defparam r_TX_Byte_i0_i256.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i257 (.D(int_STM32_TX_Byte[257]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[257]));
    defparam r_TX_Byte_i0_i257.REGSET = "RESET";
    defparam r_TX_Byte_i0_i257.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i258 (.D(int_STM32_TX_Byte[258]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[258]));
    defparam r_TX_Byte_i0_i258.REGSET = "RESET";
    defparam r_TX_Byte_i0_i258.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i259 (.D(int_STM32_TX_Byte[259]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[259]));
    defparam r_TX_Byte_i0_i259.REGSET = "RESET";
    defparam r_TX_Byte_i0_i259.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i260 (.D(int_STM32_TX_Byte[260]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[260]));
    defparam r_TX_Byte_i0_i260.REGSET = "RESET";
    defparam r_TX_Byte_i0_i260.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i261 (.D(int_STM32_TX_Byte[261]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[261]));
    defparam r_TX_Byte_i0_i261.REGSET = "RESET";
    defparam r_TX_Byte_i0_i261.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i262 (.D(int_STM32_TX_Byte[262]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[262]));
    defparam r_TX_Byte_i0_i262.REGSET = "RESET";
    defparam r_TX_Byte_i0_i262.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i263 (.D(int_STM32_TX_Byte[263]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[263]));
    defparam r_TX_Byte_i0_i263.REGSET = "RESET";
    defparam r_TX_Byte_i0_i263.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i264 (.D(int_STM32_TX_Byte[264]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[264]));
    defparam r_TX_Byte_i0_i264.REGSET = "RESET";
    defparam r_TX_Byte_i0_i264.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i265 (.D(int_STM32_TX_Byte[265]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[265]));
    defparam r_TX_Byte_i0_i265.REGSET = "RESET";
    defparam r_TX_Byte_i0_i265.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i266 (.D(int_STM32_TX_Byte[266]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[266]));
    defparam r_TX_Byte_i0_i266.REGSET = "RESET";
    defparam r_TX_Byte_i0_i266.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i267 (.D(int_STM32_TX_Byte[267]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[267]));
    defparam r_TX_Byte_i0_i267.REGSET = "RESET";
    defparam r_TX_Byte_i0_i267.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i268 (.D(int_STM32_TX_Byte[268]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[268]));
    defparam r_TX_Byte_i0_i268.REGSET = "RESET";
    defparam r_TX_Byte_i0_i268.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i269 (.D(int_STM32_TX_Byte[269]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[269]));
    defparam r_TX_Byte_i0_i269.REGSET = "RESET";
    defparam r_TX_Byte_i0_i269.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i270 (.D(int_STM32_TX_Byte[270]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[270]));
    defparam r_TX_Byte_i0_i270.REGSET = "RESET";
    defparam r_TX_Byte_i0_i270.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i271 (.D(int_STM32_TX_Byte[271]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[271]));
    defparam r_TX_Byte_i0_i271.REGSET = "RESET";
    defparam r_TX_Byte_i0_i271.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i272 (.D(int_STM32_TX_Byte[272]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[272]));
    defparam r_TX_Byte_i0_i272.REGSET = "RESET";
    defparam r_TX_Byte_i0_i272.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i273 (.D(int_STM32_TX_Byte[273]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[273]));
    defparam r_TX_Byte_i0_i273.REGSET = "RESET";
    defparam r_TX_Byte_i0_i273.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i274 (.D(int_STM32_TX_Byte[274]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[274]));
    defparam r_TX_Byte_i0_i274.REGSET = "RESET";
    defparam r_TX_Byte_i0_i274.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i275 (.D(int_STM32_TX_Byte[275]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[275]));
    defparam r_TX_Byte_i0_i275.REGSET = "RESET";
    defparam r_TX_Byte_i0_i275.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i276 (.D(int_STM32_TX_Byte[276]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[276]));
    defparam r_TX_Byte_i0_i276.REGSET = "RESET";
    defparam r_TX_Byte_i0_i276.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i277 (.D(int_STM32_TX_Byte[277]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[277]));
    defparam r_TX_Byte_i0_i277.REGSET = "RESET";
    defparam r_TX_Byte_i0_i277.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i278 (.D(int_STM32_TX_Byte[278]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[278]));
    defparam r_TX_Byte_i0_i278.REGSET = "RESET";
    defparam r_TX_Byte_i0_i278.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i279 (.D(int_STM32_TX_Byte[279]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[279]));
    defparam r_TX_Byte_i0_i279.REGSET = "RESET";
    defparam r_TX_Byte_i0_i279.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i280 (.D(int_STM32_TX_Byte[280]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[280]));
    defparam r_TX_Byte_i0_i280.REGSET = "RESET";
    defparam r_TX_Byte_i0_i280.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i281 (.D(int_STM32_TX_Byte[281]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[281]));
    defparam r_TX_Byte_i0_i281.REGSET = "RESET";
    defparam r_TX_Byte_i0_i281.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i282 (.D(int_STM32_TX_Byte[282]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[282]));
    defparam r_TX_Byte_i0_i282.REGSET = "RESET";
    defparam r_TX_Byte_i0_i282.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i283 (.D(int_STM32_TX_Byte[283]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[283]));
    defparam r_TX_Byte_i0_i283.REGSET = "RESET";
    defparam r_TX_Byte_i0_i283.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i284 (.D(int_STM32_TX_Byte[284]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[284]));
    defparam r_TX_Byte_i0_i284.REGSET = "RESET";
    defparam r_TX_Byte_i0_i284.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i285 (.D(int_STM32_TX_Byte[285]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[285]));
    defparam r_TX_Byte_i0_i285.REGSET = "RESET";
    defparam r_TX_Byte_i0_i285.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i286 (.D(int_STM32_TX_Byte[286]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[286]));
    defparam r_TX_Byte_i0_i286.REGSET = "RESET";
    defparam r_TX_Byte_i0_i286.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i287 (.D(int_STM32_TX_Byte[287]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[287]));
    defparam r_TX_Byte_i0_i287.REGSET = "RESET";
    defparam r_TX_Byte_i0_i287.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i288 (.D(int_STM32_TX_Byte[288]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[288]));
    defparam r_TX_Byte_i0_i288.REGSET = "RESET";
    defparam r_TX_Byte_i0_i288.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i289 (.D(int_STM32_TX_Byte[289]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[289]));
    defparam r_TX_Byte_i0_i289.REGSET = "RESET";
    defparam r_TX_Byte_i0_i289.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i290 (.D(int_STM32_TX_Byte[290]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[290]));
    defparam r_TX_Byte_i0_i290.REGSET = "RESET";
    defparam r_TX_Byte_i0_i290.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i291 (.D(int_STM32_TX_Byte[291]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[291]));
    defparam r_TX_Byte_i0_i291.REGSET = "RESET";
    defparam r_TX_Byte_i0_i291.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i292 (.D(int_STM32_TX_Byte[292]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[292]));
    defparam r_TX_Byte_i0_i292.REGSET = "RESET";
    defparam r_TX_Byte_i0_i292.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i293 (.D(int_STM32_TX_Byte[293]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[293]));
    defparam r_TX_Byte_i0_i293.REGSET = "RESET";
    defparam r_TX_Byte_i0_i293.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i294 (.D(int_STM32_TX_Byte[294]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[294]));
    defparam r_TX_Byte_i0_i294.REGSET = "RESET";
    defparam r_TX_Byte_i0_i294.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i295 (.D(int_STM32_TX_Byte[295]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[295]));
    defparam r_TX_Byte_i0_i295.REGSET = "RESET";
    defparam r_TX_Byte_i0_i295.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i296 (.D(int_STM32_TX_Byte[296]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[296]));
    defparam r_TX_Byte_i0_i296.REGSET = "RESET";
    defparam r_TX_Byte_i0_i296.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i297 (.D(int_STM32_TX_Byte[297]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[297]));
    defparam r_TX_Byte_i0_i297.REGSET = "RESET";
    defparam r_TX_Byte_i0_i297.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i298 (.D(int_STM32_TX_Byte[298]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[298]));
    defparam r_TX_Byte_i0_i298.REGSET = "RESET";
    defparam r_TX_Byte_i0_i298.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i299 (.D(int_STM32_TX_Byte[299]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[299]));
    defparam r_TX_Byte_i0_i299.REGSET = "RESET";
    defparam r_TX_Byte_i0_i299.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i300 (.D(int_STM32_TX_Byte[300]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[300]));
    defparam r_TX_Byte_i0_i300.REGSET = "RESET";
    defparam r_TX_Byte_i0_i300.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i301 (.D(int_STM32_TX_Byte[301]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[301]));
    defparam r_TX_Byte_i0_i301.REGSET = "RESET";
    defparam r_TX_Byte_i0_i301.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i302 (.D(int_STM32_TX_Byte[302]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[302]));
    defparam r_TX_Byte_i0_i302.REGSET = "RESET";
    defparam r_TX_Byte_i0_i302.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i303 (.D(int_STM32_TX_Byte[303]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[303]));
    defparam r_TX_Byte_i0_i303.REGSET = "RESET";
    defparam r_TX_Byte_i0_i303.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i304 (.D(int_STM32_TX_Byte[304]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[304]));
    defparam r_TX_Byte_i0_i304.REGSET = "RESET";
    defparam r_TX_Byte_i0_i304.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i305 (.D(int_STM32_TX_Byte[305]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[305]));
    defparam r_TX_Byte_i0_i305.REGSET = "RESET";
    defparam r_TX_Byte_i0_i305.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i306 (.D(int_STM32_TX_Byte[306]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[306]));
    defparam r_TX_Byte_i0_i306.REGSET = "RESET";
    defparam r_TX_Byte_i0_i306.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i307 (.D(int_STM32_TX_Byte[307]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[307]));
    defparam r_TX_Byte_i0_i307.REGSET = "RESET";
    defparam r_TX_Byte_i0_i307.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i308 (.D(int_STM32_TX_Byte[308]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[308]));
    defparam r_TX_Byte_i0_i308.REGSET = "RESET";
    defparam r_TX_Byte_i0_i308.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i309 (.D(int_STM32_TX_Byte[309]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[309]));
    defparam r_TX_Byte_i0_i309.REGSET = "RESET";
    defparam r_TX_Byte_i0_i309.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i310 (.D(int_STM32_TX_Byte[310]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[310]));
    defparam r_TX_Byte_i0_i310.REGSET = "RESET";
    defparam r_TX_Byte_i0_i310.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i311 (.D(int_STM32_TX_Byte[311]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[311]));
    defparam r_TX_Byte_i0_i311.REGSET = "RESET";
    defparam r_TX_Byte_i0_i311.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i312 (.D(int_STM32_TX_Byte[312]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[312]));
    defparam r_TX_Byte_i0_i312.REGSET = "RESET";
    defparam r_TX_Byte_i0_i312.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i313 (.D(int_STM32_TX_Byte[313]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[313]));
    defparam r_TX_Byte_i0_i313.REGSET = "RESET";
    defparam r_TX_Byte_i0_i313.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i314 (.D(int_STM32_TX_Byte[314]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[314]));
    defparam r_TX_Byte_i0_i314.REGSET = "RESET";
    defparam r_TX_Byte_i0_i314.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i315 (.D(int_STM32_TX_Byte[315]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[315]));
    defparam r_TX_Byte_i0_i315.REGSET = "RESET";
    defparam r_TX_Byte_i0_i315.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i316 (.D(int_STM32_TX_Byte[316]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[316]));
    defparam r_TX_Byte_i0_i316.REGSET = "RESET";
    defparam r_TX_Byte_i0_i316.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i317 (.D(int_STM32_TX_Byte[317]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[317]));
    defparam r_TX_Byte_i0_i317.REGSET = "RESET";
    defparam r_TX_Byte_i0_i317.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i318 (.D(int_STM32_TX_Byte[318]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[318]));
    defparam r_TX_Byte_i0_i318.REGSET = "RESET";
    defparam r_TX_Byte_i0_i318.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i319 (.D(int_STM32_TX_Byte[319]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[319]));
    defparam r_TX_Byte_i0_i319.REGSET = "RESET";
    defparam r_TX_Byte_i0_i319.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i320 (.D(int_STM32_TX_Byte[320]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[320]));
    defparam r_TX_Byte_i0_i320.REGSET = "RESET";
    defparam r_TX_Byte_i0_i320.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i321 (.D(int_STM32_TX_Byte[321]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[321]));
    defparam r_TX_Byte_i0_i321.REGSET = "RESET";
    defparam r_TX_Byte_i0_i321.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i322 (.D(int_STM32_TX_Byte[322]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[322]));
    defparam r_TX_Byte_i0_i322.REGSET = "RESET";
    defparam r_TX_Byte_i0_i322.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i323 (.D(int_STM32_TX_Byte[323]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[323]));
    defparam r_TX_Byte_i0_i323.REGSET = "RESET";
    defparam r_TX_Byte_i0_i323.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i324 (.D(int_STM32_TX_Byte[324]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[324]));
    defparam r_TX_Byte_i0_i324.REGSET = "RESET";
    defparam r_TX_Byte_i0_i324.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i325 (.D(int_STM32_TX_Byte[325]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[325]));
    defparam r_TX_Byte_i0_i325.REGSET = "RESET";
    defparam r_TX_Byte_i0_i325.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i326 (.D(int_STM32_TX_Byte[326]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[326]));
    defparam r_TX_Byte_i0_i326.REGSET = "RESET";
    defparam r_TX_Byte_i0_i326.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i327 (.D(int_STM32_TX_Byte[327]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[327]));
    defparam r_TX_Byte_i0_i327.REGSET = "RESET";
    defparam r_TX_Byte_i0_i327.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i328 (.D(int_STM32_TX_Byte[328]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[328]));
    defparam r_TX_Byte_i0_i328.REGSET = "RESET";
    defparam r_TX_Byte_i0_i328.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i329 (.D(int_STM32_TX_Byte[329]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[329]));
    defparam r_TX_Byte_i0_i329.REGSET = "RESET";
    defparam r_TX_Byte_i0_i329.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i330 (.D(int_STM32_TX_Byte[330]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[330]));
    defparam r_TX_Byte_i0_i330.REGSET = "RESET";
    defparam r_TX_Byte_i0_i330.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i331 (.D(int_STM32_TX_Byte[331]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[331]));
    defparam r_TX_Byte_i0_i331.REGSET = "RESET";
    defparam r_TX_Byte_i0_i331.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i332 (.D(int_STM32_TX_Byte[332]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[332]));
    defparam r_TX_Byte_i0_i332.REGSET = "RESET";
    defparam r_TX_Byte_i0_i332.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i333 (.D(int_STM32_TX_Byte[333]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[333]));
    defparam r_TX_Byte_i0_i333.REGSET = "RESET";
    defparam r_TX_Byte_i0_i333.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i334 (.D(int_STM32_TX_Byte[334]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[334]));
    defparam r_TX_Byte_i0_i334.REGSET = "RESET";
    defparam r_TX_Byte_i0_i334.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i335 (.D(int_STM32_TX_Byte[335]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[335]));
    defparam r_TX_Byte_i0_i335.REGSET = "RESET";
    defparam r_TX_Byte_i0_i335.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i336 (.D(int_STM32_TX_Byte[336]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[336]));
    defparam r_TX_Byte_i0_i336.REGSET = "RESET";
    defparam r_TX_Byte_i0_i336.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i337 (.D(int_STM32_TX_Byte[337]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[337]));
    defparam r_TX_Byte_i0_i337.REGSET = "RESET";
    defparam r_TX_Byte_i0_i337.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i338 (.D(int_STM32_TX_Byte[338]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[338]));
    defparam r_TX_Byte_i0_i338.REGSET = "RESET";
    defparam r_TX_Byte_i0_i338.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i339 (.D(int_STM32_TX_Byte[339]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[339]));
    defparam r_TX_Byte_i0_i339.REGSET = "RESET";
    defparam r_TX_Byte_i0_i339.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i340 (.D(int_STM32_TX_Byte[340]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[340]));
    defparam r_TX_Byte_i0_i340.REGSET = "RESET";
    defparam r_TX_Byte_i0_i340.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i341 (.D(int_STM32_TX_Byte[341]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[341]));
    defparam r_TX_Byte_i0_i341.REGSET = "RESET";
    defparam r_TX_Byte_i0_i341.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i342 (.D(int_STM32_TX_Byte[342]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[342]));
    defparam r_TX_Byte_i0_i342.REGSET = "RESET";
    defparam r_TX_Byte_i0_i342.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i343 (.D(int_STM32_TX_Byte[343]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[343]));
    defparam r_TX_Byte_i0_i343.REGSET = "RESET";
    defparam r_TX_Byte_i0_i343.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i344 (.D(int_STM32_TX_Byte[344]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[344]));
    defparam r_TX_Byte_i0_i344.REGSET = "RESET";
    defparam r_TX_Byte_i0_i344.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i345 (.D(int_STM32_TX_Byte[345]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[345]));
    defparam r_TX_Byte_i0_i345.REGSET = "RESET";
    defparam r_TX_Byte_i0_i345.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i346 (.D(int_STM32_TX_Byte[346]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[346]));
    defparam r_TX_Byte_i0_i346.REGSET = "RESET";
    defparam r_TX_Byte_i0_i346.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i347 (.D(int_STM32_TX_Byte[347]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[347]));
    defparam r_TX_Byte_i0_i347.REGSET = "RESET";
    defparam r_TX_Byte_i0_i347.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i348 (.D(int_STM32_TX_Byte[348]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[348]));
    defparam r_TX_Byte_i0_i348.REGSET = "RESET";
    defparam r_TX_Byte_i0_i348.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i349 (.D(int_STM32_TX_Byte[349]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[349]));
    defparam r_TX_Byte_i0_i349.REGSET = "RESET";
    defparam r_TX_Byte_i0_i349.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i350 (.D(int_STM32_TX_Byte[350]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[350]));
    defparam r_TX_Byte_i0_i350.REGSET = "RESET";
    defparam r_TX_Byte_i0_i350.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i351 (.D(int_STM32_TX_Byte[351]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[351]));
    defparam r_TX_Byte_i0_i351.REGSET = "RESET";
    defparam r_TX_Byte_i0_i351.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i352 (.D(int_STM32_TX_Byte[352]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[352]));
    defparam r_TX_Byte_i0_i352.REGSET = "RESET";
    defparam r_TX_Byte_i0_i352.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i353 (.D(int_STM32_TX_Byte[353]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[353]));
    defparam r_TX_Byte_i0_i353.REGSET = "RESET";
    defparam r_TX_Byte_i0_i353.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i354 (.D(int_STM32_TX_Byte[354]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[354]));
    defparam r_TX_Byte_i0_i354.REGSET = "RESET";
    defparam r_TX_Byte_i0_i354.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i355 (.D(int_STM32_TX_Byte[355]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[355]));
    defparam r_TX_Byte_i0_i355.REGSET = "RESET";
    defparam r_TX_Byte_i0_i355.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i356 (.D(int_STM32_TX_Byte[356]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[356]));
    defparam r_TX_Byte_i0_i356.REGSET = "RESET";
    defparam r_TX_Byte_i0_i356.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i357 (.D(int_STM32_TX_Byte[357]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[357]));
    defparam r_TX_Byte_i0_i357.REGSET = "RESET";
    defparam r_TX_Byte_i0_i357.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i358 (.D(int_STM32_TX_Byte[358]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[358]));
    defparam r_TX_Byte_i0_i358.REGSET = "RESET";
    defparam r_TX_Byte_i0_i358.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i359 (.D(int_STM32_TX_Byte[359]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[359]));
    defparam r_TX_Byte_i0_i359.REGSET = "RESET";
    defparam r_TX_Byte_i0_i359.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i360 (.D(int_STM32_TX_Byte[360]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[360]));
    defparam r_TX_Byte_i0_i360.REGSET = "RESET";
    defparam r_TX_Byte_i0_i360.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i361 (.D(int_STM32_TX_Byte[361]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[361]));
    defparam r_TX_Byte_i0_i361.REGSET = "RESET";
    defparam r_TX_Byte_i0_i361.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i362 (.D(int_STM32_TX_Byte[362]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[362]));
    defparam r_TX_Byte_i0_i362.REGSET = "RESET";
    defparam r_TX_Byte_i0_i362.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i363 (.D(int_STM32_TX_Byte[363]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[363]));
    defparam r_TX_Byte_i0_i363.REGSET = "RESET";
    defparam r_TX_Byte_i0_i363.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i364 (.D(int_STM32_TX_Byte[364]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[364]));
    defparam r_TX_Byte_i0_i364.REGSET = "RESET";
    defparam r_TX_Byte_i0_i364.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i365 (.D(int_STM32_TX_Byte[365]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[365]));
    defparam r_TX_Byte_i0_i365.REGSET = "RESET";
    defparam r_TX_Byte_i0_i365.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i366 (.D(int_STM32_TX_Byte[366]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[366]));
    defparam r_TX_Byte_i0_i366.REGSET = "RESET";
    defparam r_TX_Byte_i0_i366.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i367 (.D(int_STM32_TX_Byte[367]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[367]));
    defparam r_TX_Byte_i0_i367.REGSET = "RESET";
    defparam r_TX_Byte_i0_i367.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i368 (.D(int_STM32_TX_Byte[368]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[368]));
    defparam r_TX_Byte_i0_i368.REGSET = "RESET";
    defparam r_TX_Byte_i0_i368.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i369 (.D(int_STM32_TX_Byte[369]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[369]));
    defparam r_TX_Byte_i0_i369.REGSET = "RESET";
    defparam r_TX_Byte_i0_i369.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i370 (.D(int_STM32_TX_Byte[370]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[370]));
    defparam r_TX_Byte_i0_i370.REGSET = "RESET";
    defparam r_TX_Byte_i0_i370.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i371 (.D(int_STM32_TX_Byte[371]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[371]));
    defparam r_TX_Byte_i0_i371.REGSET = "RESET";
    defparam r_TX_Byte_i0_i371.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i372 (.D(int_STM32_TX_Byte[372]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[372]));
    defparam r_TX_Byte_i0_i372.REGSET = "RESET";
    defparam r_TX_Byte_i0_i372.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i373 (.D(int_STM32_TX_Byte[373]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[373]));
    defparam r_TX_Byte_i0_i373.REGSET = "RESET";
    defparam r_TX_Byte_i0_i373.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i374 (.D(int_STM32_TX_Byte[374]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[374]));
    defparam r_TX_Byte_i0_i374.REGSET = "RESET";
    defparam r_TX_Byte_i0_i374.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i375 (.D(int_STM32_TX_Byte[375]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[375]));
    defparam r_TX_Byte_i0_i375.REGSET = "RESET";
    defparam r_TX_Byte_i0_i375.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i376 (.D(int_STM32_TX_Byte[376]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[376]));
    defparam r_TX_Byte_i0_i376.REGSET = "RESET";
    defparam r_TX_Byte_i0_i376.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i377 (.D(int_STM32_TX_Byte[377]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[377]));
    defparam r_TX_Byte_i0_i377.REGSET = "RESET";
    defparam r_TX_Byte_i0_i377.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i378 (.D(int_STM32_TX_Byte[378]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[378]));
    defparam r_TX_Byte_i0_i378.REGSET = "RESET";
    defparam r_TX_Byte_i0_i378.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i379 (.D(int_STM32_TX_Byte[379]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[379]));
    defparam r_TX_Byte_i0_i379.REGSET = "RESET";
    defparam r_TX_Byte_i0_i379.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i380 (.D(int_STM32_TX_Byte[380]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[380]));
    defparam r_TX_Byte_i0_i380.REGSET = "RESET";
    defparam r_TX_Byte_i0_i380.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i381 (.D(int_STM32_TX_Byte[381]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[381]));
    defparam r_TX_Byte_i0_i381.REGSET = "RESET";
    defparam r_TX_Byte_i0_i381.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i382 (.D(int_STM32_TX_Byte[382]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[382]));
    defparam r_TX_Byte_i0_i382.REGSET = "RESET";
    defparam r_TX_Byte_i0_i382.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i383 (.D(int_STM32_TX_Byte[383]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[383]));
    defparam r_TX_Byte_i0_i383.REGSET = "RESET";
    defparam r_TX_Byte_i0_i383.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i384 (.D(int_STM32_TX_Byte[384]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[384]));
    defparam r_TX_Byte_i0_i384.REGSET = "RESET";
    defparam r_TX_Byte_i0_i384.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i385 (.D(int_STM32_TX_Byte[385]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[385]));
    defparam r_TX_Byte_i0_i385.REGSET = "RESET";
    defparam r_TX_Byte_i0_i385.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i386 (.D(int_STM32_TX_Byte[386]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[386]));
    defparam r_TX_Byte_i0_i386.REGSET = "RESET";
    defparam r_TX_Byte_i0_i386.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i387 (.D(int_STM32_TX_Byte[387]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[387]));
    defparam r_TX_Byte_i0_i387.REGSET = "RESET";
    defparam r_TX_Byte_i0_i387.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i388 (.D(int_STM32_TX_Byte[388]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[388]));
    defparam r_TX_Byte_i0_i388.REGSET = "RESET";
    defparam r_TX_Byte_i0_i388.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i389 (.D(int_STM32_TX_Byte[389]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[389]));
    defparam r_TX_Byte_i0_i389.REGSET = "RESET";
    defparam r_TX_Byte_i0_i389.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i390 (.D(int_STM32_TX_Byte[390]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[390]));
    defparam r_TX_Byte_i0_i390.REGSET = "RESET";
    defparam r_TX_Byte_i0_i390.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i391 (.D(int_STM32_TX_Byte[391]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[391]));
    defparam r_TX_Byte_i0_i391.REGSET = "RESET";
    defparam r_TX_Byte_i0_i391.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i392 (.D(int_STM32_TX_Byte[392]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[392]));
    defparam r_TX_Byte_i0_i392.REGSET = "RESET";
    defparam r_TX_Byte_i0_i392.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i393 (.D(int_STM32_TX_Byte[393]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[393]));
    defparam r_TX_Byte_i0_i393.REGSET = "RESET";
    defparam r_TX_Byte_i0_i393.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i394 (.D(int_STM32_TX_Byte[394]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[394]));
    defparam r_TX_Byte_i0_i394.REGSET = "RESET";
    defparam r_TX_Byte_i0_i394.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i395 (.D(int_STM32_TX_Byte[395]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[395]));
    defparam r_TX_Byte_i0_i395.REGSET = "RESET";
    defparam r_TX_Byte_i0_i395.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i396 (.D(int_STM32_TX_Byte[396]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[396]));
    defparam r_TX_Byte_i0_i396.REGSET = "RESET";
    defparam r_TX_Byte_i0_i396.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i397 (.D(int_STM32_TX_Byte[397]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[397]));
    defparam r_TX_Byte_i0_i397.REGSET = "RESET";
    defparam r_TX_Byte_i0_i397.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i398 (.D(int_STM32_TX_Byte[398]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[398]));
    defparam r_TX_Byte_i0_i398.REGSET = "RESET";
    defparam r_TX_Byte_i0_i398.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i399 (.D(int_STM32_TX_Byte[399]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[399]));
    defparam r_TX_Byte_i0_i399.REGSET = "RESET";
    defparam r_TX_Byte_i0_i399.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i400 (.D(int_STM32_TX_Byte[400]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[400]));
    defparam r_TX_Byte_i0_i400.REGSET = "RESET";
    defparam r_TX_Byte_i0_i400.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i401 (.D(int_STM32_TX_Byte[401]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[401]));
    defparam r_TX_Byte_i0_i401.REGSET = "RESET";
    defparam r_TX_Byte_i0_i401.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i402 (.D(int_STM32_TX_Byte[402]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[402]));
    defparam r_TX_Byte_i0_i402.REGSET = "RESET";
    defparam r_TX_Byte_i0_i402.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i403 (.D(int_STM32_TX_Byte[403]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[403]));
    defparam r_TX_Byte_i0_i403.REGSET = "RESET";
    defparam r_TX_Byte_i0_i403.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i404 (.D(int_STM32_TX_Byte[404]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[404]));
    defparam r_TX_Byte_i0_i404.REGSET = "RESET";
    defparam r_TX_Byte_i0_i404.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i405 (.D(int_STM32_TX_Byte[405]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[405]));
    defparam r_TX_Byte_i0_i405.REGSET = "RESET";
    defparam r_TX_Byte_i0_i405.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i406 (.D(int_STM32_TX_Byte[406]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[406]));
    defparam r_TX_Byte_i0_i406.REGSET = "RESET";
    defparam r_TX_Byte_i0_i406.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i407 (.D(int_STM32_TX_Byte[407]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[407]));
    defparam r_TX_Byte_i0_i407.REGSET = "RESET";
    defparam r_TX_Byte_i0_i407.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i408 (.D(int_STM32_TX_Byte[408]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[408]));
    defparam r_TX_Byte_i0_i408.REGSET = "RESET";
    defparam r_TX_Byte_i0_i408.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i409 (.D(int_STM32_TX_Byte[409]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[409]));
    defparam r_TX_Byte_i0_i409.REGSET = "RESET";
    defparam r_TX_Byte_i0_i409.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i410 (.D(int_STM32_TX_Byte[410]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[410]));
    defparam r_TX_Byte_i0_i410.REGSET = "RESET";
    defparam r_TX_Byte_i0_i410.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i411 (.D(int_STM32_TX_Byte[411]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[411]));
    defparam r_TX_Byte_i0_i411.REGSET = "RESET";
    defparam r_TX_Byte_i0_i411.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i412 (.D(int_STM32_TX_Byte[412]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[412]));
    defparam r_TX_Byte_i0_i412.REGSET = "RESET";
    defparam r_TX_Byte_i0_i412.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i413 (.D(int_STM32_TX_Byte[413]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[413]));
    defparam r_TX_Byte_i0_i413.REGSET = "RESET";
    defparam r_TX_Byte_i0_i413.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i414 (.D(int_STM32_TX_Byte[414]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[414]));
    defparam r_TX_Byte_i0_i414.REGSET = "RESET";
    defparam r_TX_Byte_i0_i414.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i415 (.D(int_STM32_TX_Byte[415]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[415]));
    defparam r_TX_Byte_i0_i415.REGSET = "RESET";
    defparam r_TX_Byte_i0_i415.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i416 (.D(int_STM32_TX_Byte[416]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[416]));
    defparam r_TX_Byte_i0_i416.REGSET = "RESET";
    defparam r_TX_Byte_i0_i416.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i417 (.D(int_STM32_TX_Byte[417]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[417]));
    defparam r_TX_Byte_i0_i417.REGSET = "RESET";
    defparam r_TX_Byte_i0_i417.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i418 (.D(int_STM32_TX_Byte[418]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[418]));
    defparam r_TX_Byte_i0_i418.REGSET = "RESET";
    defparam r_TX_Byte_i0_i418.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i419 (.D(int_STM32_TX_Byte[419]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[419]));
    defparam r_TX_Byte_i0_i419.REGSET = "RESET";
    defparam r_TX_Byte_i0_i419.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i420 (.D(int_STM32_TX_Byte[420]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[420]));
    defparam r_TX_Byte_i0_i420.REGSET = "RESET";
    defparam r_TX_Byte_i0_i420.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i421 (.D(int_STM32_TX_Byte[421]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[421]));
    defparam r_TX_Byte_i0_i421.REGSET = "RESET";
    defparam r_TX_Byte_i0_i421.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i422 (.D(int_STM32_TX_Byte[422]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[422]));
    defparam r_TX_Byte_i0_i422.REGSET = "RESET";
    defparam r_TX_Byte_i0_i422.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i423 (.D(int_STM32_TX_Byte[423]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[423]));
    defparam r_TX_Byte_i0_i423.REGSET = "RESET";
    defparam r_TX_Byte_i0_i423.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i424 (.D(int_STM32_TX_Byte[424]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[424]));
    defparam r_TX_Byte_i0_i424.REGSET = "RESET";
    defparam r_TX_Byte_i0_i424.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i425 (.D(int_STM32_TX_Byte[425]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[425]));
    defparam r_TX_Byte_i0_i425.REGSET = "RESET";
    defparam r_TX_Byte_i0_i425.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i426 (.D(int_STM32_TX_Byte[426]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[426]));
    defparam r_TX_Byte_i0_i426.REGSET = "RESET";
    defparam r_TX_Byte_i0_i426.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i427 (.D(int_STM32_TX_Byte[427]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[427]));
    defparam r_TX_Byte_i0_i427.REGSET = "RESET";
    defparam r_TX_Byte_i0_i427.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i428 (.D(int_STM32_TX_Byte[428]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[428]));
    defparam r_TX_Byte_i0_i428.REGSET = "RESET";
    defparam r_TX_Byte_i0_i428.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i429 (.D(int_STM32_TX_Byte[429]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[429]));
    defparam r_TX_Byte_i0_i429.REGSET = "RESET";
    defparam r_TX_Byte_i0_i429.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i430 (.D(int_STM32_TX_Byte[430]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[430]));
    defparam r_TX_Byte_i0_i430.REGSET = "RESET";
    defparam r_TX_Byte_i0_i430.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i431 (.D(int_STM32_TX_Byte[431]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[431]));
    defparam r_TX_Byte_i0_i431.REGSET = "RESET";
    defparam r_TX_Byte_i0_i431.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i432 (.D(int_STM32_TX_Byte[432]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[432]));
    defparam r_TX_Byte_i0_i432.REGSET = "RESET";
    defparam r_TX_Byte_i0_i432.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i433 (.D(int_STM32_TX_Byte[433]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[433]));
    defparam r_TX_Byte_i0_i433.REGSET = "RESET";
    defparam r_TX_Byte_i0_i433.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i434 (.D(int_STM32_TX_Byte[434]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[434]));
    defparam r_TX_Byte_i0_i434.REGSET = "RESET";
    defparam r_TX_Byte_i0_i434.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i435 (.D(int_STM32_TX_Byte[435]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[435]));
    defparam r_TX_Byte_i0_i435.REGSET = "RESET";
    defparam r_TX_Byte_i0_i435.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i436 (.D(int_STM32_TX_Byte[436]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[436]));
    defparam r_TX_Byte_i0_i436.REGSET = "RESET";
    defparam r_TX_Byte_i0_i436.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i437 (.D(int_STM32_TX_Byte[437]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[437]));
    defparam r_TX_Byte_i0_i437.REGSET = "RESET";
    defparam r_TX_Byte_i0_i437.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i438 (.D(int_STM32_TX_Byte[438]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[438]));
    defparam r_TX_Byte_i0_i438.REGSET = "RESET";
    defparam r_TX_Byte_i0_i438.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i439 (.D(int_STM32_TX_Byte[439]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[439]));
    defparam r_TX_Byte_i0_i439.REGSET = "RESET";
    defparam r_TX_Byte_i0_i439.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i440 (.D(int_STM32_TX_Byte[440]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[440]));
    defparam r_TX_Byte_i0_i440.REGSET = "RESET";
    defparam r_TX_Byte_i0_i440.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i441 (.D(int_STM32_TX_Byte[441]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[441]));
    defparam r_TX_Byte_i0_i441.REGSET = "RESET";
    defparam r_TX_Byte_i0_i441.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i442 (.D(int_STM32_TX_Byte[442]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[442]));
    defparam r_TX_Byte_i0_i442.REGSET = "RESET";
    defparam r_TX_Byte_i0_i442.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i443 (.D(int_STM32_TX_Byte[443]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[443]));
    defparam r_TX_Byte_i0_i443.REGSET = "RESET";
    defparam r_TX_Byte_i0_i443.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i444 (.D(int_STM32_TX_Byte[444]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[444]));
    defparam r_TX_Byte_i0_i444.REGSET = "RESET";
    defparam r_TX_Byte_i0_i444.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i445 (.D(int_STM32_TX_Byte[445]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[445]));
    defparam r_TX_Byte_i0_i445.REGSET = "RESET";
    defparam r_TX_Byte_i0_i445.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i446 (.D(int_STM32_TX_Byte[446]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[446]));
    defparam r_TX_Byte_i0_i446.REGSET = "RESET";
    defparam r_TX_Byte_i0_i446.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i447 (.D(int_STM32_TX_Byte[447]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[447]));
    defparam r_TX_Byte_i0_i447.REGSET = "RESET";
    defparam r_TX_Byte_i0_i447.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i448 (.D(int_STM32_TX_Byte[448]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[448]));
    defparam r_TX_Byte_i0_i448.REGSET = "RESET";
    defparam r_TX_Byte_i0_i448.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i449 (.D(int_STM32_TX_Byte[449]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[449]));
    defparam r_TX_Byte_i0_i449.REGSET = "RESET";
    defparam r_TX_Byte_i0_i449.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i450 (.D(int_STM32_TX_Byte[450]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[450]));
    defparam r_TX_Byte_i0_i450.REGSET = "RESET";
    defparam r_TX_Byte_i0_i450.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i451 (.D(int_STM32_TX_Byte[451]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[451]));
    defparam r_TX_Byte_i0_i451.REGSET = "RESET";
    defparam r_TX_Byte_i0_i451.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i452 (.D(int_STM32_TX_Byte[452]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[452]));
    defparam r_TX_Byte_i0_i452.REGSET = "RESET";
    defparam r_TX_Byte_i0_i452.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i453 (.D(int_STM32_TX_Byte[453]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[453]));
    defparam r_TX_Byte_i0_i453.REGSET = "RESET";
    defparam r_TX_Byte_i0_i453.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i454 (.D(int_STM32_TX_Byte[454]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[454]));
    defparam r_TX_Byte_i0_i454.REGSET = "RESET";
    defparam r_TX_Byte_i0_i454.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i455 (.D(int_STM32_TX_Byte[455]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[455]));
    defparam r_TX_Byte_i0_i455.REGSET = "RESET";
    defparam r_TX_Byte_i0_i455.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i456 (.D(int_STM32_TX_Byte[456]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[456]));
    defparam r_TX_Byte_i0_i456.REGSET = "RESET";
    defparam r_TX_Byte_i0_i456.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i457 (.D(int_STM32_TX_Byte[457]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[457]));
    defparam r_TX_Byte_i0_i457.REGSET = "RESET";
    defparam r_TX_Byte_i0_i457.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i458 (.D(int_STM32_TX_Byte[458]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[458]));
    defparam r_TX_Byte_i0_i458.REGSET = "RESET";
    defparam r_TX_Byte_i0_i458.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i459 (.D(int_STM32_TX_Byte[459]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[459]));
    defparam r_TX_Byte_i0_i459.REGSET = "RESET";
    defparam r_TX_Byte_i0_i459.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i460 (.D(int_STM32_TX_Byte[460]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[460]));
    defparam r_TX_Byte_i0_i460.REGSET = "RESET";
    defparam r_TX_Byte_i0_i460.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i461 (.D(int_STM32_TX_Byte[461]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[461]));
    defparam r_TX_Byte_i0_i461.REGSET = "RESET";
    defparam r_TX_Byte_i0_i461.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i462 (.D(int_STM32_TX_Byte[462]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[462]));
    defparam r_TX_Byte_i0_i462.REGSET = "RESET";
    defparam r_TX_Byte_i0_i462.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i463 (.D(int_STM32_TX_Byte[463]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[463]));
    defparam r_TX_Byte_i0_i463.REGSET = "RESET";
    defparam r_TX_Byte_i0_i463.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i464 (.D(int_STM32_TX_Byte[464]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[464]));
    defparam r_TX_Byte_i0_i464.REGSET = "RESET";
    defparam r_TX_Byte_i0_i464.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i465 (.D(int_STM32_TX_Byte[465]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[465]));
    defparam r_TX_Byte_i0_i465.REGSET = "RESET";
    defparam r_TX_Byte_i0_i465.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i466 (.D(int_STM32_TX_Byte[466]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[466]));
    defparam r_TX_Byte_i0_i466.REGSET = "RESET";
    defparam r_TX_Byte_i0_i466.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i467 (.D(int_STM32_TX_Byte[467]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[467]));
    defparam r_TX_Byte_i0_i467.REGSET = "RESET";
    defparam r_TX_Byte_i0_i467.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i468 (.D(int_STM32_TX_Byte[468]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[468]));
    defparam r_TX_Byte_i0_i468.REGSET = "RESET";
    defparam r_TX_Byte_i0_i468.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i469 (.D(int_STM32_TX_Byte[469]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[469]));
    defparam r_TX_Byte_i0_i469.REGSET = "RESET";
    defparam r_TX_Byte_i0_i469.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i470 (.D(int_STM32_TX_Byte[470]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[470]));
    defparam r_TX_Byte_i0_i470.REGSET = "RESET";
    defparam r_TX_Byte_i0_i470.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i471 (.D(int_STM32_TX_Byte[471]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[471]));
    defparam r_TX_Byte_i0_i471.REGSET = "RESET";
    defparam r_TX_Byte_i0_i471.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i472 (.D(int_STM32_TX_Byte[472]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[472]));
    defparam r_TX_Byte_i0_i472.REGSET = "RESET";
    defparam r_TX_Byte_i0_i472.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i473 (.D(int_STM32_TX_Byte[473]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[473]));
    defparam r_TX_Byte_i0_i473.REGSET = "RESET";
    defparam r_TX_Byte_i0_i473.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i474 (.D(int_STM32_TX_Byte[474]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[474]));
    defparam r_TX_Byte_i0_i474.REGSET = "RESET";
    defparam r_TX_Byte_i0_i474.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i475 (.D(int_STM32_TX_Byte[475]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[475]));
    defparam r_TX_Byte_i0_i475.REGSET = "RESET";
    defparam r_TX_Byte_i0_i475.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i476 (.D(int_STM32_TX_Byte[476]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[476]));
    defparam r_TX_Byte_i0_i476.REGSET = "RESET";
    defparam r_TX_Byte_i0_i476.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i477 (.D(int_STM32_TX_Byte[477]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[477]));
    defparam r_TX_Byte_i0_i477.REGSET = "RESET";
    defparam r_TX_Byte_i0_i477.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i478 (.D(int_STM32_TX_Byte[478]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[478]));
    defparam r_TX_Byte_i0_i478.REGSET = "RESET";
    defparam r_TX_Byte_i0_i478.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i479 (.D(int_STM32_TX_Byte[479]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[479]));
    defparam r_TX_Byte_i0_i479.REGSET = "RESET";
    defparam r_TX_Byte_i0_i479.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i480 (.D(int_STM32_TX_Byte[480]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[480]));
    defparam r_TX_Byte_i0_i480.REGSET = "RESET";
    defparam r_TX_Byte_i0_i480.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i481 (.D(int_STM32_TX_Byte[481]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[481]));
    defparam r_TX_Byte_i0_i481.REGSET = "RESET";
    defparam r_TX_Byte_i0_i481.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i482 (.D(int_STM32_TX_Byte[482]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[482]));
    defparam r_TX_Byte_i0_i482.REGSET = "RESET";
    defparam r_TX_Byte_i0_i482.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i483 (.D(int_STM32_TX_Byte[483]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[483]));
    defparam r_TX_Byte_i0_i483.REGSET = "RESET";
    defparam r_TX_Byte_i0_i483.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i484 (.D(int_STM32_TX_Byte[484]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[484]));
    defparam r_TX_Byte_i0_i484.REGSET = "RESET";
    defparam r_TX_Byte_i0_i484.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i485 (.D(int_STM32_TX_Byte[485]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[485]));
    defparam r_TX_Byte_i0_i485.REGSET = "RESET";
    defparam r_TX_Byte_i0_i485.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i486 (.D(int_STM32_TX_Byte[486]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[486]));
    defparam r_TX_Byte_i0_i486.REGSET = "RESET";
    defparam r_TX_Byte_i0_i486.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i487 (.D(int_STM32_TX_Byte[487]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[487]));
    defparam r_TX_Byte_i0_i487.REGSET = "RESET";
    defparam r_TX_Byte_i0_i487.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i488 (.D(int_STM32_TX_Byte[488]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[488]));
    defparam r_TX_Byte_i0_i488.REGSET = "RESET";
    defparam r_TX_Byte_i0_i488.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i489 (.D(int_STM32_TX_Byte[489]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[489]));
    defparam r_TX_Byte_i0_i489.REGSET = "RESET";
    defparam r_TX_Byte_i0_i489.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i490 (.D(int_STM32_TX_Byte[490]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[490]));
    defparam r_TX_Byte_i0_i490.REGSET = "RESET";
    defparam r_TX_Byte_i0_i490.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i491 (.D(int_STM32_TX_Byte[491]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[491]));
    defparam r_TX_Byte_i0_i491.REGSET = "RESET";
    defparam r_TX_Byte_i0_i491.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i492 (.D(int_STM32_TX_Byte[492]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[492]));
    defparam r_TX_Byte_i0_i492.REGSET = "RESET";
    defparam r_TX_Byte_i0_i492.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i493 (.D(int_STM32_TX_Byte[493]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[493]));
    defparam r_TX_Byte_i0_i493.REGSET = "RESET";
    defparam r_TX_Byte_i0_i493.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i494 (.D(int_STM32_TX_Byte[494]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[494]));
    defparam r_TX_Byte_i0_i494.REGSET = "RESET";
    defparam r_TX_Byte_i0_i494.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i495 (.D(int_STM32_TX_Byte[495]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[495]));
    defparam r_TX_Byte_i0_i495.REGSET = "RESET";
    defparam r_TX_Byte_i0_i495.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i496 (.D(int_STM32_TX_Byte[496]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[496]));
    defparam r_TX_Byte_i0_i496.REGSET = "RESET";
    defparam r_TX_Byte_i0_i496.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i497 (.D(int_STM32_TX_Byte[497]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[497]));
    defparam r_TX_Byte_i0_i497.REGSET = "RESET";
    defparam r_TX_Byte_i0_i497.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i498 (.D(int_STM32_TX_Byte[498]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[498]));
    defparam r_TX_Byte_i0_i498.REGSET = "RESET";
    defparam r_TX_Byte_i0_i498.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i499 (.D(int_STM32_TX_Byte[499]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[499]));
    defparam r_TX_Byte_i0_i499.REGSET = "RESET";
    defparam r_TX_Byte_i0_i499.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i500 (.D(int_STM32_TX_Byte[500]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[500]));
    defparam r_TX_Byte_i0_i500.REGSET = "RESET";
    defparam r_TX_Byte_i0_i500.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i501 (.D(int_STM32_TX_Byte[501]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[501]));
    defparam r_TX_Byte_i0_i501.REGSET = "RESET";
    defparam r_TX_Byte_i0_i501.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i502 (.D(int_STM32_TX_Byte[502]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[502]));
    defparam r_TX_Byte_i0_i502.REGSET = "RESET";
    defparam r_TX_Byte_i0_i502.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i503 (.D(int_STM32_TX_Byte[503]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[503]));
    defparam r_TX_Byte_i0_i503.REGSET = "RESET";
    defparam r_TX_Byte_i0_i503.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i504 (.D(int_STM32_TX_Byte[504]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[504]));
    defparam r_TX_Byte_i0_i504.REGSET = "RESET";
    defparam r_TX_Byte_i0_i504.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i505 (.D(int_STM32_TX_Byte[505]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[505]));
    defparam r_TX_Byte_i0_i505.REGSET = "RESET";
    defparam r_TX_Byte_i0_i505.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i506 (.D(int_STM32_TX_Byte[506]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[506]));
    defparam r_TX_Byte_i0_i506.REGSET = "RESET";
    defparam r_TX_Byte_i0_i506.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i507 (.D(int_STM32_TX_Byte[507]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[507]));
    defparam r_TX_Byte_i0_i507.REGSET = "RESET";
    defparam r_TX_Byte_i0_i507.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i508 (.D(int_STM32_TX_Byte[508]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[508]));
    defparam r_TX_Byte_i0_i508.REGSET = "RESET";
    defparam r_TX_Byte_i0_i508.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i509 (.D(int_STM32_TX_Byte[509]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[509]));
    defparam r_TX_Byte_i0_i509.REGSET = "RESET";
    defparam r_TX_Byte_i0_i509.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i510 (.D(int_STM32_TX_Byte[510]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[510]));
    defparam r_TX_Byte_i0_i510.REGSET = "RESET";
    defparam r_TX_Byte_i0_i510.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i511 (.D(int_STM32_TX_Byte[511]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[511]));
    defparam r_TX_Byte_i0_i511.REGSET = "RESET";
    defparam r_TX_Byte_i0_i511.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i1 (.D(r_TX_Bit_Count_8__N_2238[1]), 
            .SP(n10176), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Bit_Count[1]));
    defparam r_TX_Bit_Count_i1.REGSET = "SET";
    defparam r_TX_Bit_Count_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i2 (.D(r_TX_Bit_Count_8__N_2238[2]), 
            .SP(n10176), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Bit_Count[2]));
    defparam r_TX_Bit_Count_i2.REGSET = "SET";
    defparam r_TX_Bit_Count_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i3 (.D(r_TX_Bit_Count_8__N_2238[3]), 
            .SP(n10176), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(r_TX_Bit_Count[3]));
    defparam r_TX_Bit_Count_i3.REGSET = "SET";
    defparam r_TX_Bit_Count_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i4 (.D(r_TX_Bit_Count_8__N_2238[4]), 
            .SP(n10176), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(r_TX_Bit_Count[4]));
    defparam r_TX_Bit_Count_i4.REGSET = "SET";
    defparam r_TX_Bit_Count_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i5 (.D(r_TX_Bit_Count_8__N_2238[5]), 
            .SP(n10176), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(r_TX_Bit_Count[5]));
    defparam r_TX_Bit_Count_i5.REGSET = "SET";
    defparam r_TX_Bit_Count_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i6 (.D(r_TX_Bit_Count_8__N_2238[6]), 
            .SP(n10176), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(r_TX_Bit_Count[6]));
    defparam r_TX_Bit_Count_i6.REGSET = "SET";
    defparam r_TX_Bit_Count_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i7 (.D(r_TX_Bit_Count_8__N_2238[7]), 
            .SP(n10176), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(r_TX_Bit_Count[7]));
    defparam r_TX_Bit_Count_i7.REGSET = "SET";
    defparam r_TX_Bit_Count_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i8 (.D(r_TX_Bit_Count_8__N_2238[8]), 
            .SP(n10176), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(r_TX_Bit_Count[8]));
    defparam r_TX_Bit_Count_i8.REGSET = "SET";
    defparam r_TX_Bit_Count_i8.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_16  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[442]), .C(r_TX_Byte[443]), .D(r_TX_Bit_Count[1]), 
            .Z(n17448));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_16 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_85  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[142]), .C(r_TX_Byte[143]), .D(r_TX_Bit_Count[1]), 
            .Z(n18018));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_85 .INIT = "0xe4aa";
    (* lut_function="(A+(B+(C)))", lineinfo="@6(135[7],145[14])" *) LUT4 i5047_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[1]), .Z(r_TX_Bit_Count_8__N_2238[1]));
    defparam i5047_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18018_bdd_4_lut (.A(n18018), 
            .B(r_TX_Byte[141]), .C(r_TX_Byte[140]), .D(r_TX_Bit_Count[1]), 
            .Z(n16332));
    defparam n18018_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i5025_2_lut (.A(n62_2[4]), 
            .B(int_STM32_TX_DV), .Z(n10794));
    defparam i5025_2_lut.INIT = "0x2222";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_84  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[270]), .C(r_TX_Byte[271]), .D(r_TX_Bit_Count[1]), 
            .Z(n18012));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_84 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18012_bdd_4_lut (.A(n18012), 
            .B(r_TX_Byte[269]), .C(r_TX_Byte[268]), .D(r_TX_Bit_Count[1]), 
            .Z(n16335));
    defparam n18012_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_83  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[278]), .C(r_TX_Byte[279]), .D(r_TX_Bit_Count[1]), 
            .Z(n18006));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_83 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18006_bdd_4_lut (.A(n18006), 
            .B(r_TX_Byte[277]), .C(r_TX_Byte[276]), .D(r_TX_Bit_Count[1]), 
            .Z(n16338));
    defparam n18006_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_82  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[150]), .C(r_TX_Byte[151]), .D(r_TX_Bit_Count[1]), 
            .Z(n18000));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_82 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18000_bdd_4_lut (.A(n18000), 
            .B(r_TX_Byte[149]), .C(r_TX_Byte[148]), .D(r_TX_Bit_Count[1]), 
            .Z(n16341));
    defparam n18000_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_81  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[86]), .C(r_TX_Byte[87]), .D(r_TX_Bit_Count[1]), 
            .Z(n17994));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_81 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17994_bdd_4_lut (.A(n17994), 
            .B(r_TX_Byte[85]), .C(r_TX_Byte[84]), .D(r_TX_Bit_Count[1]), 
            .Z(n16344));
    defparam n17994_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_80  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[54]), .C(r_TX_Byte[55]), .D(r_TX_Bit_Count[1]), 
            .Z(n17988));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_80 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17988_bdd_4_lut (.A(n17988), 
            .B(r_TX_Byte[53]), .C(r_TX_Byte[52]), .D(r_TX_Bit_Count[1]), 
            .Z(n16347));
    defparam n17988_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_79  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[38]), .C(r_TX_Byte[39]), .D(r_TX_Bit_Count[1]), 
            .Z(n17982));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_79 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17982_bdd_4_lut (.A(n17982), 
            .B(r_TX_Byte[37]), .C(r_TX_Byte[36]), .D(r_TX_Bit_Count[1]), 
            .Z(n16350));
    defparam n17982_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_78  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[94]), .C(r_TX_Byte[95]), .D(r_TX_Bit_Count[1]), 
            .Z(n17976));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_78 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17976_bdd_4_lut (.A(n17976), 
            .B(r_TX_Byte[93]), .C(r_TX_Byte[92]), .D(r_TX_Bit_Count[1]), 
            .Z(n16392));
    defparam n17976_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_18  (.A(r_TX_Bit_Count[2]), 
            .B(n17703), .C(n16392), .D(r_TX_Bit_Count[3]), .Z(n17970));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_18 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17448_bdd_4_lut (.A(n17448), 
            .B(r_TX_Byte[441]), .C(r_TX_Byte[440]), .D(r_TX_Bit_Count[1]), 
            .Z(n17451));
    defparam n17448_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17970_bdd_4_lut (.A(n17970), 
            .B(n16344), .C(n17637), .D(r_TX_Bit_Count[3]), .Z(n16395));
    defparam n17970_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_77  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[286]), .C(r_TX_Byte[287]), .D(r_TX_Bit_Count[1]), 
            .Z(n17964));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_77 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17964_bdd_4_lut (.A(n17964), 
            .B(r_TX_Byte[285]), .C(r_TX_Byte[284]), .D(r_TX_Bit_Count[1]), 
            .Z(n16353));
    defparam n17964_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[5]_bdd_4_lut  (.A(r_TX_Bit_Count[5]), 
            .B(n17895), .C(n16222), .D(r_TX_Bit_Count[6]), .Z(n17958));
    defparam \r_TX_Bit_Count[5]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17958_bdd_4_lut (.A(n17958), 
            .B(n17343), .C(n16360), .D(r_TX_Bit_Count[6]), .Z(n16399));
    defparam n17958_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_76  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[334]), .C(r_TX_Byte[335]), .D(r_TX_Bit_Count[1]), 
            .Z(n17952));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_76 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17952_bdd_4_lut (.A(n17952), 
            .B(r_TX_Byte[333]), .C(r_TX_Byte[332]), .D(r_TX_Bit_Count[1]), 
            .Z(n17955));
    defparam n17952_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_75  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[174]), .C(r_TX_Byte[175]), .D(r_TX_Bit_Count[1]), 
            .Z(n17946));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_75 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17946_bdd_4_lut (.A(n17946), 
            .B(r_TX_Byte[173]), .C(r_TX_Byte[172]), .D(r_TX_Bit_Count[1]), 
            .Z(n17949));
    defparam n17946_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_74  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[342]), .C(r_TX_Byte[343]), .D(r_TX_Bit_Count[1]), 
            .Z(n17940));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_74 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17940_bdd_4_lut (.A(n17940), 
            .B(r_TX_Byte[341]), .C(r_TX_Byte[340]), .D(r_TX_Bit_Count[1]), 
            .Z(n17943));
    defparam n17940_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_73  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[294]), .C(r_TX_Byte[295]), .D(r_TX_Bit_Count[1]), 
            .Z(n17934));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_73 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17934_bdd_4_lut (.A(n17934), 
            .B(r_TX_Byte[293]), .C(r_TX_Byte[292]), .D(r_TX_Bit_Count[1]), 
            .Z(n17937));
    defparam n17934_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[4]_bdd_4_lut  (.A(r_TX_Bit_Count[4]), 
            .B(n17607), .C(n16329), .D(r_TX_Bit_Count[5]), .Z(n17928));
    defparam \r_TX_Bit_Count[4]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[370]), .C(r_TX_Byte[371]), .D(r_TX_Bit_Count[1]), 
            .Z(n18276));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17928_bdd_4_lut (.A(n17928), 
            .B(n16314), .C(n17571), .D(r_TX_Bit_Count[5]), .Z(n17931));
    defparam n17928_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18276_bdd_4_lut (.A(n18276), 
            .B(r_TX_Byte[369]), .C(r_TX_Byte[368]), .D(r_TX_Bit_Count[1]), 
            .Z(n16205));
    defparam n18276_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_72  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[182]), .C(r_TX_Byte[183]), .D(r_TX_Bit_Count[1]), 
            .Z(n17922));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_72 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17922_bdd_4_lut (.A(n17922), 
            .B(r_TX_Byte[181]), .C(r_TX_Byte[180]), .D(r_TX_Bit_Count[1]), 
            .Z(n17925));
    defparam n17922_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_119  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[374]), .C(r_TX_Byte[375]), .D(r_TX_Bit_Count[1]), 
            .Z(n18270));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_119 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18270_bdd_4_lut (.A(n18270), 
            .B(r_TX_Byte[373]), .C(r_TX_Byte[372]), .D(r_TX_Bit_Count[1]), 
            .Z(n16206));
    defparam n18270_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_71  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[102]), .C(r_TX_Byte[103]), .D(r_TX_Bit_Count[1]), 
            .Z(n17916));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_71 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_118  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[18]), .C(r_TX_Byte[19]), .D(r_TX_Bit_Count[1]), 
            .Z(n18264));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_118 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17916_bdd_4_lut (.A(n17916), 
            .B(r_TX_Byte[101]), .C(r_TX_Byte[100]), .D(r_TX_Bit_Count[1]), 
            .Z(n16416));
    defparam n17916_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18264_bdd_4_lut (.A(n18264), 
            .B(r_TX_Byte[17]), .C(r_TX_Byte[16]), .D(r_TX_Bit_Count[1]), 
            .Z(n16454));
    defparam n18264_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_117  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[198]), .C(r_TX_Byte[199]), .D(r_TX_Bit_Count[1]), 
            .Z(n18258));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_117 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17394_bdd_4_lut (.A(n17394), 
            .B(r_TX_Byte[417]), .C(r_TX_Byte[416]), .D(r_TX_Bit_Count[1]), 
            .Z(n17397));
    defparam n17394_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_70  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[350]), .C(r_TX_Byte[351]), .D(r_TX_Bit_Count[1]), 
            .Z(n17910));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_70 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17910_bdd_4_lut (.A(n17910), 
            .B(r_TX_Byte[349]), .C(r_TX_Byte[348]), .D(r_TX_Bit_Count[1]), 
            .Z(n17913));
    defparam n17910_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_15  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[434]), .C(r_TX_Byte[435]), .D(r_TX_Bit_Count[1]), 
            .Z(n17442));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_15 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_9  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[410]), .C(r_TX_Byte[411]), .D(r_TX_Bit_Count[1]), 
            .Z(n17388));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_9 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_17  (.A(r_TX_Bit_Count[2]), 
            .B(n17655), .C(n16353), .D(r_TX_Bit_Count[3]), .Z(n17904));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_17 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17904_bdd_4_lut (.A(n17904), 
            .B(n16338), .C(n17625), .D(r_TX_Bit_Count[3]), .Z(n17907));
    defparam n17904_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17442_bdd_4_lut (.A(n17442), 
            .B(r_TX_Byte[433]), .C(r_TX_Byte[432]), .D(r_TX_Bit_Count[1]), 
            .Z(n17445));
    defparam n17442_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17388_bdd_4_lut (.A(n17388), 
            .B(r_TX_Byte[409]), .C(r_TX_Byte[408]), .D(r_TX_Bit_Count[1]), 
            .Z(n17391));
    defparam n17388_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_69  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[358]), .C(r_TX_Byte[359]), .D(r_TX_Bit_Count[1]), 
            .Z(n17898));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_69 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_14  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[66]), .C(r_TX_Byte[67]), .D(r_TX_Bit_Count[1]), 
            .Z(n17436));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_14 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17898_bdd_4_lut (.A(n17898), 
            .B(r_TX_Byte[357]), .C(r_TX_Byte[356]), .D(r_TX_Bit_Count[1]), 
            .Z(n16422));
    defparam n17898_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_8  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[202]), .C(r_TX_Byte[203]), .D(r_TX_Bit_Count[1]), 
            .Z(n17382));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_8 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut  (.A(r_TX_Bit_Count[3]), 
            .B(n16408), .C(n16420), .D(r_TX_Bit_Count[4]), .Z(n17892));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17436_bdd_4_lut (.A(n17436), 
            .B(r_TX_Byte[65]), .C(r_TX_Byte[64]), .D(r_TX_Bit_Count[1]), 
            .Z(n17439));
    defparam n17436_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17892_bdd_4_lut (.A(n17892), 
            .B(n16402), .C(n17409), .D(r_TX_Bit_Count[4]), .Z(n17895));
    defparam n17892_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17382_bdd_4_lut (.A(n17382), 
            .B(r_TX_Byte[201]), .C(r_TX_Byte[200]), .D(r_TX_Bit_Count[1]), 
            .Z(n17385));
    defparam n17382_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[4]_bdd_4_lut_4  (.A(r_TX_Bit_Count[4]), 
            .B(n17529), .C(n16293), .D(r_TX_Bit_Count[5]), .Z(n17886));
    defparam \r_TX_Bit_Count[4]_bdd_4_lut_4 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_13  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[114]), .C(r_TX_Byte[115]), .D(r_TX_Bit_Count[1]), 
            .Z(n17430));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_13 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17886_bdd_4_lut (.A(n17886), 
            .B(n16395), .C(n17709), .D(r_TX_Bit_Count[5]), .Z(n17889));
    defparam n17886_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_7  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[402]), .C(r_TX_Byte[403]), .D(r_TX_Bit_Count[1]), 
            .Z(n17376));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_7 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17430_bdd_4_lut (.A(n17430), 
            .B(r_TX_Byte[113]), .C(r_TX_Byte[112]), .D(r_TX_Bit_Count[1]), 
            .Z(n17433));
    defparam n17430_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[7]_bdd_4_lut  (.A(r_TX_Bit_Count[7]), 
            .B(n16399), .C(n16411), .D(r_TX_Bit_Count[8]), .Z(n17880));
    defparam \r_TX_Bit_Count[7]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17376_bdd_4_lut (.A(n17376), 
            .B(r_TX_Byte[401]), .C(r_TX_Byte[400]), .D(r_TX_Bit_Count[1]), 
            .Z(n17379));
    defparam n17376_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17880_bdd_4_lut (.A(n17880), 
            .B(n17601), .C(n16363), .D(r_TX_Bit_Count[8]), .Z(n17883));
    defparam n17880_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_68  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[366]), .C(r_TX_Byte[367]), .D(r_TX_Bit_Count[1]), 
            .Z(n17874));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_68 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17874_bdd_4_lut (.A(n17874), 
            .B(r_TX_Byte[365]), .C(r_TX_Byte[364]), .D(r_TX_Bit_Count[1]), 
            .Z(n16431));
    defparam n17874_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_12  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[210]), .C(r_TX_Byte[211]), .D(r_TX_Bit_Count[1]), 
            .Z(n17424));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_12 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_67  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[190]), .C(r_TX_Byte[191]), .D(r_TX_Bit_Count[1]), 
            .Z(n17868));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_67 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_6  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[394]), .C(r_TX_Byte[395]), .D(r_TX_Bit_Count[1]), 
            .Z(n17370));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_6 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17424_bdd_4_lut (.A(n17424), 
            .B(r_TX_Byte[209]), .C(r_TX_Byte[208]), .D(r_TX_Bit_Count[1]), 
            .Z(n17427));
    defparam n17424_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17868_bdd_4_lut (.A(n17868), 
            .B(r_TX_Byte[189]), .C(r_TX_Byte[188]), .D(r_TX_Bit_Count[1]), 
            .Z(n17871));
    defparam n17868_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17370_bdd_4_lut (.A(n17370), 
            .B(r_TX_Byte[393]), .C(r_TX_Byte[392]), .D(r_TX_Bit_Count[1]), 
            .Z(n17373));
    defparam n17370_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut_3  (.A(r_TX_Bit_Count[3]), 
            .B(n16414), .C(n16435), .D(r_TX_Bit_Count[4]), .Z(n17862));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut_3 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17862_bdd_4_lut (.A(n17862), 
            .B(n16405), .C(n17421), .D(r_TX_Bit_Count[4]), .Z(n16438));
    defparam n17862_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_4  (.A(r_TX_Bit_Count[1]), 
            .B(n162), .C(n163), .D(r_TX_Bit_Count[2]), .Z(n17418));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_4 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_2  (.A(r_TX_Bit_Count[2]), 
            .B(n16430), .C(n16431), .D(r_TX_Bit_Count[3]), .Z(n17364));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_66  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[62]), .C(r_TX_Byte[63]), .D(r_TX_Bit_Count[1]), 
            .Z(n17856));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_66 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17418_bdd_4_lut (.A(n17418), 
            .B(n160), .C(n159), .D(r_TX_Bit_Count[2]), .Z(n17421));
    defparam n17418_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17856_bdd_4_lut (.A(n17856), 
            .B(r_TX_Byte[61]), .C(r_TX_Byte[60]), .D(r_TX_Bit_Count[1]), 
            .Z(n16440));
    defparam n17856_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut (.A(r_SPI_Clk_Edges[7]), 
            .B(r_SPI_Clk_Edges[2]), .C(r_SPI_Clk_Edges[9]), .D(r_SPI_Clk_Edges[0]), 
            .Z(n18));
    defparam i7_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17364_bdd_4_lut (.A(n17364), 
            .B(n16422), .C(n16421), .D(r_TX_Bit_Count[3]), .Z(n17367));
    defparam n17364_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_16  (.A(r_TX_Bit_Count[2]), 
            .B(n17775), .C(n16440), .D(r_TX_Bit_Count[3]), .Z(n17850));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_16 .INIT = "0xe4aa";
    (* lut_function="(A+(B))" *) LUT4 i5_2_lut (.A(r_SPI_Clk_Edges[1]), .B(r_SPI_Clk_Edges[5]), 
            .Z(n16));
    defparam i5_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i9_4_lut (.A(r_SPI_Clk_Edges[6]), 
            .B(n18), .C(r_SPI_Clk_Edges[3]), .D(r_SPI_Clk_Edges[10]), 
            .Z(n20));
    defparam i9_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17850_bdd_4_lut (.A(n17850), 
            .B(n16347), .C(n17643), .D(r_TX_Bit_Count[3]), .Z(n16443));
    defparam n17850_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i10_4_lut (.A(r_SPI_Clk_Edges[4]), 
            .B(n20), .C(n16), .D(r_SPI_Clk_Edges[8]), .Z(n3));
    defparam i10_4_lut.INIT = "0xfffe";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_5  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[106]), .C(r_TX_Byte[107]), .D(r_TX_Bit_Count[1]), 
            .Z(n17358));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_5 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_3  (.A(r_TX_Bit_Count[1]), 
            .B(n312), .C(n313), .D(r_TX_Bit_Count[2]), .Z(n17412));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_3 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17358_bdd_4_lut (.A(n17358), 
            .B(r_TX_Byte[105]), .C(r_TX_Byte[104]), .D(r_TX_Bit_Count[1]), 
            .Z(n17361));
    defparam n17358_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17412_bdd_4_lut (.A(n17412), 
            .B(n310), .C(n309), .D(r_TX_Bit_Count[2]), .Z(n16384));
    defparam n17412_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_65  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[30]), .C(r_TX_Byte[31]), .D(r_TX_Bit_Count[1]), 
            .Z(n17844));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_65 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut_2  (.A(r_TX_Bit_Count[3]), 
            .B(n16375), .C(n16384), .D(r_TX_Bit_Count[4]), .Z(n17340));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17844_bdd_4_lut (.A(n17844), 
            .B(r_TX_Byte[29]), .C(r_TX_Byte[28]), .D(r_TX_Bit_Count[1]), 
            .Z(n16446));
    defparam n17844_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A+(B))", lineinfo="@6(71[5],106[12])" *) LUT4 i4022_2_lut (.A(int_STM32_TX_DV), 
            .B(n3), .Z(n10797));
    defparam i4022_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@6(84[7],105[14])" *) LUT4 i5031_2_lut (.A(n62_2[10]), 
            .B(int_STM32_TX_DV), .Z(r_SPI_Clk_Edges_10__N_1715[10]));
    defparam i5031_2_lut.INIT = "0xeeee";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_64  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[302]), .C(r_TX_Byte[303]), .D(r_TX_Bit_Count[1]), 
            .Z(n17838));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_64 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17340_bdd_4_lut (.A(n17340), 
            .B(n16366), .C(n16357), .D(r_TX_Bit_Count[4]), .Z(n17343));
    defparam n17340_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17838_bdd_4_lut (.A(n17838), 
            .B(r_TX_Byte[301]), .C(r_TX_Byte[300]), .D(r_TX_Bit_Count[1]), 
            .Z(n17841));
    defparam n17838_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_4  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[386]), .C(r_TX_Byte[387]), .D(r_TX_Bit_Count[1]), 
            .Z(n17352));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_4 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_63  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[6]), .C(r_TX_Byte[7]), .D(r_TX_Bit_Count[1]), 
            .Z(n17832));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_63 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_2  (.A(r_TX_Bit_Count[1]), 
            .B(n322), .C(n323), .D(r_TX_Bit_Count[2]), .Z(n17406));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17352_bdd_4_lut (.A(n17352), 
            .B(r_TX_Byte[385]), .C(r_TX_Byte[384]), .D(r_TX_Bit_Count[1]), 
            .Z(n17355));
    defparam n17352_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17832_bdd_4_lut (.A(n17832), 
            .B(r_TX_Byte[5]), .C(r_TX_Byte[4]), .D(r_TX_Bit_Count[1]), 
            .Z(n17835));
    defparam n17832_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17406_bdd_4_lut (.A(n17406), 
            .B(n320), .C(n319), .D(r_TX_Bit_Count[2]), .Z(n17409));
    defparam n17406_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut  (.A(r_TX_Bit_Count[1]), 
            .B(n11), .C(n12), .D(r_TX_Bit_Count[2]), .Z(n17826));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17826_bdd_4_lut (.A(n17826), 
            .B(n9), .C(n8), .D(r_TX_Bit_Count[2]), .Z(n17829));
    defparam n17826_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_2  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[194]), .C(r_TX_Byte[195]), .D(r_TX_Bit_Count[1]), 
            .Z(n17334));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_62  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[158]), .C(r_TX_Byte[159]), .D(r_TX_Bit_Count[1]), 
            .Z(n17820));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_62 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17820_bdd_4_lut (.A(n17820), 
            .B(r_TX_Byte[157]), .C(r_TX_Byte[156]), .D(r_TX_Bit_Count[1]), 
            .Z(n16368));
    defparam n17820_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_11  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[426]), .C(r_TX_Byte[427]), .D(r_TX_Bit_Count[1]), 
            .Z(n17400));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_11 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17334_bdd_4_lut (.A(n17334), 
            .B(r_TX_Byte[193]), .C(r_TX_Byte[192]), .D(r_TX_Bit_Count[1]), 
            .Z(n17337));
    defparam n17334_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_3  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[378]), .C(r_TX_Byte[379]), .D(r_TX_Bit_Count[1]), 
            .Z(n17346));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_3 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17400_bdd_4_lut (.A(n17400), 
            .B(r_TX_Byte[425]), .C(r_TX_Byte[424]), .D(r_TX_Bit_Count[1]), 
            .Z(n17403));
    defparam n17400_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_61  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[22]), .C(r_TX_Byte[23]), .D(r_TX_Bit_Count[1]), 
            .Z(n17814));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_61 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17346_bdd_4_lut (.A(n17346), 
            .B(r_TX_Byte[377]), .C(r_TX_Byte[376]), .D(r_TX_Bit_Count[1]), 
            .Z(n17349));
    defparam n17346_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17814_bdd_4_lut (.A(n17814), 
            .B(r_TX_Byte[21]), .C(r_TX_Byte[20]), .D(r_TX_Bit_Count[1]), 
            .Z(n16455));
    defparam n17814_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_15  (.A(r_TX_Bit_Count[2]), 
            .B(n17787), .C(n16446), .D(r_TX_Bit_Count[3]), .Z(n17808));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_15 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17808_bdd_4_lut (.A(n17808), 
            .B(n16455), .C(n16454), .D(r_TX_Bit_Count[3]), .Z(n16458));
    defparam n17808_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_14  (.A(r_TX_Bit_Count[2]), 
            .B(n17685), .C(n16368), .D(r_TX_Bit_Count[3]), .Z(n17802));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_14 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17802_bdd_4_lut (.A(n17802), 
            .B(n16341), .C(n17631), .D(r_TX_Bit_Count[3]), .Z(n17805));
    defparam n17802_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_60  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[310]), .C(r_TX_Byte[311]), .D(r_TX_Bit_Count[1]), 
            .Z(n17796));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_60 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17796_bdd_4_lut (.A(n17796), 
            .B(r_TX_Byte[309]), .C(r_TX_Byte[308]), .D(r_TX_Bit_Count[1]), 
            .Z(n17799));
    defparam n17796_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_59  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[2]), .C(r_TX_Byte[3]), .D(r_TX_Bit_Count[1]), 
            .Z(n17790));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_59 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17790_bdd_4_lut (.A(n17790), 
            .B(r_TX_Byte[1]), .C(r_TX_Byte[0]), .D(r_TX_Bit_Count[1]), 
            .Z(n17793));
    defparam n17790_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_58  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[26]), .C(r_TX_Byte[27]), .D(r_TX_Bit_Count[1]), 
            .Z(n17784));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_58 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17784_bdd_4_lut (.A(n17784), 
            .B(r_TX_Byte[25]), .C(r_TX_Byte[24]), .D(r_TX_Bit_Count[1]), 
            .Z(n17787));
    defparam n17784_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_13  (.A(r_TX_Bit_Count[2]), 
            .B(n17535), .C(n16296), .D(r_TX_Bit_Count[3]), .Z(n17778));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_13 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17778_bdd_4_lut (.A(n17778), 
            .B(n16350), .C(n17649), .D(r_TX_Bit_Count[3]), .Z(n16442));
    defparam n17778_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_57  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[58]), .C(r_TX_Byte[59]), .D(r_TX_Bit_Count[1]), 
            .Z(n17772));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_57 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17772_bdd_4_lut (.A(n17772), 
            .B(r_TX_Byte[57]), .C(r_TX_Byte[56]), .D(r_TX_Bit_Count[1]), 
            .Z(n17775));
    defparam n17772_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_56  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[186]), .C(r_TX_Byte[187]), .D(r_TX_Bit_Count[1]), 
            .Z(n17766));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_56 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17766_bdd_4_lut (.A(n17766), 
            .B(r_TX_Byte[185]), .C(r_TX_Byte[184]), .D(r_TX_Bit_Count[1]), 
            .Z(n17769));
    defparam n17766_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_55  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[362]), .C(r_TX_Byte[363]), .D(r_TX_Bit_Count[1]), 
            .Z(n17760));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_55 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17760_bdd_4_lut (.A(n17760), 
            .B(r_TX_Byte[361]), .C(r_TX_Byte[360]), .D(r_TX_Bit_Count[1]), 
            .Z(n16430));
    defparam n17760_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_54  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[354]), .C(r_TX_Byte[355]), .D(r_TX_Bit_Count[1]), 
            .Z(n17754));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_54 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17754_bdd_4_lut (.A(n17754), 
            .B(r_TX_Byte[353]), .C(r_TX_Byte[352]), .D(r_TX_Bit_Count[1]), 
            .Z(n16421));
    defparam n17754_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_53  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[346]), .C(r_TX_Byte[347]), .D(r_TX_Bit_Count[1]), 
            .Z(n17748));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_53 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17748_bdd_4_lut (.A(n17748), 
            .B(r_TX_Byte[345]), .C(r_TX_Byte[344]), .D(r_TX_Bit_Count[1]), 
            .Z(n17751));
    defparam n17748_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_52  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[98]), .C(r_TX_Byte[99]), .D(r_TX_Bit_Count[1]), 
            .Z(n17742));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_52 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17742_bdd_4_lut (.A(n17742), 
            .B(r_TX_Byte[97]), .C(r_TX_Byte[96]), .D(r_TX_Bit_Count[1]), 
            .Z(n16415));
    defparam n17742_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_51  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[178]), .C(r_TX_Byte[179]), .D(r_TX_Bit_Count[1]), 
            .Z(n17736));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_51 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17736_bdd_4_lut (.A(n17736), 
            .B(r_TX_Byte[177]), .C(r_TX_Byte[176]), .D(r_TX_Bit_Count[1]), 
            .Z(n17739));
    defparam n17736_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[4]_bdd_4_lut_3  (.A(r_TX_Bit_Count[4]), 
            .B(n17517), .C(n16287), .D(r_TX_Bit_Count[5]), .Z(n17730));
    defparam \r_TX_Bit_Count[4]_bdd_4_lut_3 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17730_bdd_4_lut (.A(n17730), 
            .B(n16257), .C(n17457), .D(r_TX_Bit_Count[5]), .Z(n17733));
    defparam n17730_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_50  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[338]), .C(r_TX_Byte[339]), .D(r_TX_Bit_Count[1]), 
            .Z(n17724));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_50 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17724_bdd_4_lut (.A(n17724), 
            .B(r_TX_Byte[337]), .C(r_TX_Byte[336]), .D(r_TX_Bit_Count[1]), 
            .Z(n17727));
    defparam n17724_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_49  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[170]), .C(r_TX_Byte[171]), .D(r_TX_Bit_Count[1]), 
            .Z(n17718));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_49 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17718_bdd_4_lut (.A(n17718), 
            .B(r_TX_Byte[169]), .C(r_TX_Byte[168]), .D(r_TX_Bit_Count[1]), 
            .Z(n17721));
    defparam n17718_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_48  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[330]), .C(r_TX_Byte[331]), .D(r_TX_Bit_Count[1]), 
            .Z(n17712));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_48 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17712_bdd_4_lut (.A(n17712), 
            .B(r_TX_Byte[329]), .C(r_TX_Byte[328]), .D(r_TX_Bit_Count[1]), 
            .Z(n17715));
    defparam n17712_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_12  (.A(r_TX_Bit_Count[2]), 
            .B(n17589), .C(n16323), .D(r_TX_Bit_Count[3]), .Z(n17706));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_12 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17706_bdd_4_lut (.A(n17706), 
            .B(n16248), .C(n17439), .D(r_TX_Bit_Count[3]), .Z(n17709));
    defparam n17706_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_47  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[90]), .C(r_TX_Byte[91]), .D(r_TX_Bit_Count[1]), 
            .Z(n17700));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_47 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17700_bdd_4_lut (.A(n17700), 
            .B(r_TX_Byte[89]), .C(r_TX_Byte[88]), .D(r_TX_Bit_Count[1]), 
            .Z(n17703));
    defparam n17700_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_46  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[306]), .C(r_TX_Byte[307]), .D(r_TX_Bit_Count[1]), 
            .Z(n17694));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_46 .INIT = "0xe4aa";
    (* lineinfo="@6(91[30],91[45])" *) FA2 sub_1124_add_2_add_5_11 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[9]), .C0(VCC_net), .D0(n14107), .CI0(n14107), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[10]), .C1(VCC_net), .D1(n19293), 
            .CI1(n19293), .CO0(n19293), .S0(n62_2[9]), .S1(n62_2[10]));
    defparam sub_1124_add_2_add_5_11.INIT0 = "0xc33c";
    defparam sub_1124_add_2_add_5_11.INIT1 = "0xc33c";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17694_bdd_4_lut (.A(n17694), 
            .B(r_TX_Byte[305]), .C(r_TX_Byte[304]), .D(r_TX_Bit_Count[1]), 
            .Z(n17697));
    defparam n17694_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_11  (.A(r_TX_Bit_Count[2]), 
            .B(n17613), .C(n16332), .D(r_TX_Bit_Count[3]), .Z(n17688));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_11 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17688_bdd_4_lut (.A(n17688), 
            .B(n16311), .C(n17565), .D(r_TX_Bit_Count[3]), .Z(n17691));
    defparam n17688_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_45  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[154]), .C(r_TX_Byte[155]), .D(r_TX_Bit_Count[1]), 
            .Z(n17682));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_45 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17682_bdd_4_lut (.A(n17682), 
            .B(r_TX_Byte[153]), .C(r_TX_Byte[152]), .D(r_TX_Bit_Count[1]), 
            .Z(n17685));
    defparam n17682_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_44  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[298]), .C(r_TX_Byte[299]), .D(r_TX_Bit_Count[1]), 
            .Z(n17676));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_44 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17676_bdd_4_lut (.A(n17676), 
            .B(r_TX_Byte[297]), .C(r_TX_Byte[296]), .D(r_TX_Bit_Count[1]), 
            .Z(n17679));
    defparam n17676_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[4]_bdd_4_lut_2  (.A(r_TX_Bit_Count[4]), 
            .B(n16442), .C(n16443), .D(r_TX_Bit_Count[5]), .Z(n17670));
    defparam \r_TX_Bit_Count[4]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i8585_3_lut (.A(n17691), 
            .B(n17805), .C(r_TX_Bit_Count[4]), .Z(n16372));
    defparam i8585_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17670_bdd_4_lut (.A(n17670), 
            .B(n16458), .C(n16457), .D(r_TX_Bit_Count[5]), .Z(n17673));
    defparam n17670_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i8534_3_lut (.A(n17583), 
            .B(n18045), .C(r_TX_Bit_Count[4]), .Z(n16321));
    defparam i8534_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_10  (.A(r_TX_Bit_Count[2]), 
            .B(n17619), .C(n16335), .D(r_TX_Bit_Count[3]), .Z(n17664));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_10 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17664_bdd_4_lut (.A(n17664), 
            .B(n16326), .C(n17595), .D(r_TX_Bit_Count[3]), .Z(n17667));
    defparam n17664_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_43  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[290]), .C(r_TX_Byte[291]), .D(r_TX_Bit_Count[1]), 
            .Z(n17658));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_43 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17658_bdd_4_lut (.A(n17658), 
            .B(r_TX_Byte[289]), .C(r_TX_Byte[288]), .D(r_TX_Bit_Count[1]), 
            .Z(n17661));
    defparam n17658_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_42  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[282]), .C(r_TX_Byte[283]), .D(r_TX_Bit_Count[1]), 
            .Z(n17652));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_42 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17652_bdd_4_lut (.A(n17652), 
            .B(r_TX_Byte[281]), .C(r_TX_Byte[280]), .D(r_TX_Bit_Count[1]), 
            .Z(n17655));
    defparam n17652_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_41  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[34]), .C(r_TX_Byte[35]), .D(r_TX_Bit_Count[1]), 
            .Z(n17646));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_41 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17646_bdd_4_lut (.A(n17646), 
            .B(r_TX_Byte[33]), .C(r_TX_Byte[32]), .D(r_TX_Bit_Count[1]), 
            .Z(n17649));
    defparam n17646_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i8483_3_lut (.A(n17481), 
            .B(n18141), .C(r_TX_Bit_Count[4]), .Z(n16270));
    defparam i8483_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_40  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[50]), .C(r_TX_Byte[51]), .D(r_TX_Bit_Count[1]), 
            .Z(n17640));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_40 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17640_bdd_4_lut (.A(n17640), 
            .B(r_TX_Byte[49]), .C(r_TX_Byte[48]), .D(r_TX_Bit_Count[1]), 
            .Z(n17643));
    defparam n17640_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_39  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[82]), .C(r_TX_Byte[83]), .D(r_TX_Bit_Count[1]), 
            .Z(n17634));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_39 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17634_bdd_4_lut (.A(n17634), 
            .B(r_TX_Byte[81]), .C(r_TX_Byte[80]), .D(r_TX_Bit_Count[1]), 
            .Z(n17637));
    defparam n17634_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i8663_3_lut (.A(n17793), 
            .B(n17835), .C(r_TX_Bit_Count[2]), .Z(n16450));
    defparam i8663_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i8670_3_lut (.A(n16450), 
            .B(n17829), .C(r_TX_Bit_Count[3]), .Z(n16457));
    defparam i8670_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_38  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[146]), .C(r_TX_Byte[147]), .D(r_TX_Bit_Count[1]), 
            .Z(n17628));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_38 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17628_bdd_4_lut (.A(n17628), 
            .B(r_TX_Byte[145]), .C(r_TX_Byte[144]), .D(r_TX_Bit_Count[1]), 
            .Z(n17631));
    defparam n17628_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_37  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[274]), .C(r_TX_Byte[275]), .D(r_TX_Bit_Count[1]), 
            .Z(n17622));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_37 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17622_bdd_4_lut (.A(n17622), 
            .B(r_TX_Byte[273]), .C(r_TX_Byte[272]), .D(r_TX_Bit_Count[1]), 
            .Z(n17625));
    defparam n17622_bdd_4_lut.INIT = "0xaad8";
    (* lineinfo="@6(91[30],91[45])" *) FA2 sub_1124_add_2_add_5_9 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[7]), .C0(VCC_net), .D0(n14105), .CI0(n14105), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[8]), .C1(VCC_net), .D1(n19290), 
            .CI1(n19290), .CO0(n19290), .CO1(n14107), .S0(n62_2[7]), 
            .S1(n62_2[8]));
    defparam sub_1124_add_2_add_5_9.INIT0 = "0xc33c";
    defparam sub_1124_add_2_add_5_9.INIT1 = "0xc33c";
    (* lineinfo="@6(91[30],91[45])" *) FA2 sub_1124_add_2_add_5_7 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[5]), .C0(VCC_net), .D0(n14103), .CI0(n14103), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[6]), .C1(VCC_net), .D1(n19287), 
            .CI1(n19287), .CO0(n19287), .CO1(n14105), .S0(n62_2[5]), 
            .S1(n62_2[6]));
    defparam sub_1124_add_2_add_5_7.INIT0 = "0xc33c";
    defparam sub_1124_add_2_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_36  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[266]), .C(r_TX_Byte[267]), .D(r_TX_Bit_Count[1]), 
            .Z(n17616));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_36 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17616_bdd_4_lut (.A(n17616), 
            .B(r_TX_Byte[265]), .C(r_TX_Byte[264]), .D(r_TX_Bit_Count[1]), 
            .Z(n17619));
    defparam n17616_bdd_4_lut.INIT = "0xaad8";
    (* lineinfo="@6(91[30],91[45])" *) FA2 sub_1124_add_2_add_5_5 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[3]), .C0(VCC_net), .D0(n14101), .CI0(n14101), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[4]), .C1(VCC_net), .D1(n19284), 
            .CI1(n19284), .CO0(n19284), .CO1(n14103), .S0(n62_2[3]), 
            .S1(n62_2[4]));
    defparam sub_1124_add_2_add_5_5.INIT0 = "0xc33c";
    defparam sub_1124_add_2_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_35  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[138]), .C(r_TX_Byte[139]), .D(r_TX_Bit_Count[1]), 
            .Z(n17610));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_35 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17610_bdd_4_lut (.A(n17610), 
            .B(r_TX_Byte[137]), .C(r_TX_Byte[136]), .D(r_TX_Bit_Count[1]), 
            .Z(n17613));
    defparam n17610_bdd_4_lut.INIT = "0xaad8";
    (* lineinfo="@6(91[30],91[45])" *) FA2 sub_1124_add_2_add_5_3 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[1]), .C0(VCC_net), .D0(n14099), .CI0(n14099), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[2]), .C1(VCC_net), .D1(n19281), 
            .CI1(n19281), .CO0(n19281), .CO1(n14101), .S0(n62_2[1]), 
            .S1(n62_2[2]));
    defparam sub_1124_add_2_add_5_3.INIT0 = "0xc33c";
    defparam sub_1124_add_2_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_9  (.A(r_TX_Bit_Count[2]), 
            .B(n17511), .C(n16284), .D(r_TX_Bit_Count[3]), .Z(n17604));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_9 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17604_bdd_4_lut (.A(n17604), 
            .B(n16281), .C(n17505), .D(r_TX_Bit_Count[3]), .Z(n17607));
    defparam n17604_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[5]_bdd_4_lut_2  (.A(r_TX_Bit_Count[5]), 
            .B(n16270), .C(n16321), .D(r_TX_Bit_Count[6]), .Z(n17598));
    defparam \r_TX_Bit_Count[5]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17598_bdd_4_lut (.A(n17598), 
            .B(n16438), .C(n16372), .D(r_TX_Bit_Count[6]), .Z(n17601));
    defparam n17598_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_34  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[258]), .C(r_TX_Byte[259]), .D(r_TX_Bit_Count[1]), 
            .Z(n17592));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_34 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17592_bdd_4_lut (.A(n17592), 
            .B(r_TX_Byte[257]), .C(r_TX_Byte[256]), .D(r_TX_Bit_Count[1]), 
            .Z(n17595));
    defparam n17592_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_33  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[74]), .C(r_TX_Byte[75]), .D(r_TX_Bit_Count[1]), 
            .Z(n17586));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_33 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17586_bdd_4_lut (.A(n17586), 
            .B(r_TX_Byte[73]), .C(r_TX_Byte[72]), .D(r_TX_Bit_Count[1]), 
            .Z(n17589));
    defparam n17586_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_8  (.A(r_TX_Bit_Count[2]), 
            .B(n17553), .C(n16305), .D(r_TX_Bit_Count[3]), .Z(n17580));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_8 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17580_bdd_4_lut (.A(n17580), 
            .B(n16278), .C(n17499), .D(r_TX_Bit_Count[3]), .Z(n17583));
    defparam n17580_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_32  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[250]), .C(r_TX_Byte[251]), .D(r_TX_Bit_Count[1]), 
            .Z(n17574));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_32 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17574_bdd_4_lut (.A(n17574), 
            .B(r_TX_Byte[249]), .C(r_TX_Byte[248]), .D(r_TX_Bit_Count[1]), 
            .Z(n17577));
    defparam n17574_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_7  (.A(r_TX_Bit_Count[2]), 
            .B(n17469), .C(n16263), .D(r_TX_Bit_Count[3]), .Z(n17568));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_7 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17568_bdd_4_lut (.A(n17568), 
            .B(n16260), .C(n17463), .D(r_TX_Bit_Count[3]), .Z(n17571));
    defparam n17568_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_31  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[130]), .C(r_TX_Byte[131]), .D(r_TX_Bit_Count[1]), 
            .Z(n17562));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_31 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17562_bdd_4_lut (.A(n17562), 
            .B(r_TX_Byte[129]), .C(r_TX_Byte[128]), .D(r_TX_Bit_Count[1]), 
            .Z(n17565));
    defparam n17562_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_30  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[242]), .C(r_TX_Byte[243]), .D(r_TX_Bit_Count[1]), 
            .Z(n17556));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_30 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17556_bdd_4_lut (.A(n17556), 
            .B(r_TX_Byte[241]), .C(r_TX_Byte[240]), .D(r_TX_Bit_Count[1]), 
            .Z(n17559));
    defparam n17556_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_29  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[234]), .C(r_TX_Byte[235]), .D(r_TX_Bit_Count[1]), 
            .Z(n17550));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_29 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17550_bdd_4_lut (.A(n17550), 
            .B(r_TX_Byte[233]), .C(r_TX_Byte[232]), .D(r_TX_Bit_Count[1]), 
            .Z(n17553));
    defparam n17550_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_28  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[506]), .C(r_TX_Byte[507]), .D(r_TX_Bit_Count[1]), 
            .Z(n17544));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_28 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17544_bdd_4_lut (.A(n17544), 
            .B(r_TX_Byte[505]), .C(r_TX_Byte[504]), .D(r_TX_Bit_Count[1]), 
            .Z(n17547));
    defparam n17544_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_27  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[498]), .C(r_TX_Byte[499]), .D(r_TX_Bit_Count[1]), 
            .Z(n17538));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_27 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17538_bdd_4_lut (.A(n17538), 
            .B(r_TX_Byte[497]), .C(r_TX_Byte[496]), .D(r_TX_Bit_Count[1]), 
            .Z(n17541));
    defparam n17538_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_26  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[42]), .C(r_TX_Byte[43]), .D(r_TX_Bit_Count[1]), 
            .Z(n17532));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_26 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17532_bdd_4_lut (.A(n17532), 
            .B(r_TX_Byte[41]), .C(r_TX_Byte[40]), .D(r_TX_Bit_Count[1]), 
            .Z(n17535));
    defparam n17532_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_6  (.A(r_TX_Bit_Count[2]), 
            .B(n17361), .C(n16218), .D(r_TX_Bit_Count[3]), .Z(n17526));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_6 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17526_bdd_4_lut (.A(n17526), 
            .B(n16416), .C(n16415), .D(r_TX_Bit_Count[3]), .Z(n17529));
    defparam n17526_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_25  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[122]), .C(r_TX_Byte[123]), .D(r_TX_Bit_Count[1]), 
            .Z(n17520));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_25 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17520_bdd_4_lut (.A(n17520), 
            .B(r_TX_Byte[121]), .C(r_TX_Byte[120]), .D(r_TX_Bit_Count[1]), 
            .Z(n17523));
    defparam n17520_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_5  (.A(r_TX_Bit_Count[2]), 
            .B(n17403), .C(n16239), .D(r_TX_Bit_Count[3]), .Z(n17514));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_5 .INIT = "0xe4aa";
    (* lineinfo="@6(91[30],91[45])" *) FA2 sub_1124_add_2_add_5_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(r_SPI_Clk_Edges[0]), 
            .C1(VCC_net), .D1(n19278), .CI1(n19278), .CO0(n19278), .CO1(n14099), 
            .S1(n62_2[0]));
    defparam sub_1124_add_2_add_5_1.INIT0 = "0xc33c";
    defparam sub_1124_add_2_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17514_bdd_4_lut (.A(n17514), 
            .B(n16236), .C(n17397), .D(r_TX_Bit_Count[3]), .Z(n17517));
    defparam n17514_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+(B)))" *) LUT4 i5291_1_lut_2_lut (.A(int_STM32_TX_DV), 
            .B(n3), .Z(w_Master_Ready_N_2453));
    defparam i5291_1_lut_2_lut.INIT = "0x1111";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_24  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[490]), .C(r_TX_Byte[491]), .D(r_TX_Bit_Count[1]), 
            .Z(n17508));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_24 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17508_bdd_4_lut (.A(n17508), 
            .B(r_TX_Byte[489]), .C(r_TX_Byte[488]), .D(r_TX_Bit_Count[1]), 
            .Z(n17511));
    defparam n17508_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_23  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[482]), .C(r_TX_Byte[483]), .D(r_TX_Bit_Count[1]), 
            .Z(n17502));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_23 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17502_bdd_4_lut (.A(n17502), 
            .B(r_TX_Byte[481]), .C(r_TX_Byte[480]), .D(r_TX_Bit_Count[1]), 
            .Z(n17505));
    defparam n17502_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_22  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[226]), .C(r_TX_Byte[227]), .D(r_TX_Bit_Count[1]), 
            .Z(n17496));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_22 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17496_bdd_4_lut (.A(n17496), 
            .B(r_TX_Byte[225]), .C(r_TX_Byte[224]), .D(r_TX_Bit_Count[1]), 
            .Z(n17499));
    defparam n17496_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_21  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[474]), .C(r_TX_Byte[475]), .D(r_TX_Bit_Count[1]), 
            .Z(n17490));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_21 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17490_bdd_4_lut (.A(n17490), 
            .B(r_TX_Byte[473]), .C(r_TX_Byte[472]), .D(r_TX_Bit_Count[1]), 
            .Z(n17493));
    defparam n17490_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_20  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[466]), .C(r_TX_Byte[467]), .D(r_TX_Bit_Count[1]), 
            .Z(n17484));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_20 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17484_bdd_4_lut (.A(n17484), 
            .B(r_TX_Byte[465]), .C(r_TX_Byte[464]), .D(r_TX_Bit_Count[1]), 
            .Z(n17487));
    defparam n17484_bdd_4_lut.INIT = "0xaad8";
    FA2 sub_1125_add_2_add_5_9 (.A0(GND_net), .B0(r_TX_Bit_Count[7]), .C0(VCC_net), 
        .D0(n14135), .CI0(n14135), .A1(GND_net), .B1(r_TX_Bit_Count[8]), 
        .C1(VCC_net), .D1(n19515), .CI1(n19515), .CO0(n19515), .S0(n52[7]), 
        .S1(n52[8]));
    defparam sub_1125_add_2_add_5_9.INIT0 = "0xc33c";
    defparam sub_1125_add_2_add_5_9.INIT1 = "0xc33c";
    FA2 sub_1125_add_2_add_5_7 (.A0(GND_net), .B0(r_TX_Bit_Count[5]), .C0(VCC_net), 
        .D0(n14133), .CI0(n14133), .A1(GND_net), .B1(r_TX_Bit_Count[6]), 
        .C1(VCC_net), .D1(n19512), .CI1(n19512), .CO0(n19512), .CO1(n14135), 
        .S0(n52[5]), .S1(n52[6]));
    defparam sub_1125_add_2_add_5_7.INIT0 = "0xc33c";
    defparam sub_1125_add_2_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_4  (.A(r_TX_Bit_Count[2]), 
            .B(n17385), .C(n16230), .D(r_TX_Bit_Count[3]), .Z(n17478));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_4 .INIT = "0xe4aa";
    FA2 sub_1125_add_2_add_5_5 (.A0(GND_net), .B0(r_TX_Bit_Count[3]), .C0(VCC_net), 
        .D0(n14131), .CI0(n14131), .A1(GND_net), .B1(r_TX_Bit_Count[4]), 
        .C1(VCC_net), .D1(n19509), .CI1(n19509), .CO0(n19509), .CO1(n14133), 
        .S0(n52[3]), .S1(n52[4]));
    defparam sub_1125_add_2_add_5_5.INIT0 = "0xc33c";
    defparam sub_1125_add_2_add_5_5.INIT1 = "0xc33c";
    FA2 sub_1125_add_2_add_5_3 (.A0(GND_net), .B0(r_TX_Bit_Count[1]), .C0(VCC_net), 
        .D0(n14129), .CI0(n14129), .A1(GND_net), .B1(r_TX_Bit_Count[2]), 
        .C1(VCC_net), .D1(n19506), .CI1(n19506), .CO0(n19506), .CO1(n14131), 
        .S0(n52[1]), .S1(n52[2]));
    defparam sub_1125_add_2_add_5_3.INIT0 = "0xc33c";
    defparam sub_1125_add_2_add_5_3.INIT1 = "0xc33c";
    FA2 sub_1125_add_2_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(r_TX_Bit_Count[0]), .C1(VCC_net), .D1(n19362), 
        .CI1(n19362), .CO0(n19362), .CO1(n14129), .S1(n52[0]));
    defparam sub_1125_add_2_add_5_1.INIT0 = "0xc33c";
    defparam sub_1125_add_2_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17478_bdd_4_lut (.A(n17478), 
            .B(n16209), .C(n17337), .D(r_TX_Bit_Count[3]), .Z(n17481));
    defparam n17478_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i8_3_lut (.A(r_TX_Byte[8]), 
            .B(r_TX_Byte[9]), .C(r_TX_Bit_Count[0]), .Z(n8));
    defparam Mux_49_i8_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_19  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[218]), .C(r_TX_Byte[219]), .D(r_TX_Bit_Count[1]), 
            .Z(n17472));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_19 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i9_3_lut (.A(r_TX_Byte[10]), 
            .B(r_TX_Byte[11]), .C(r_TX_Bit_Count[0]), .Z(n9));
    defparam Mux_49_i9_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i12_3_lut (.A(r_TX_Byte[14]), 
            .B(r_TX_Byte[15]), .C(r_TX_Bit_Count[0]), .Z(n12));
    defparam Mux_49_i12_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i11_3_lut (.A(r_TX_Byte[12]), 
            .B(r_TX_Byte[13]), .C(r_TX_Bit_Count[0]), .Z(n11));
    defparam Mux_49_i11_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i319_3_lut (.A(r_TX_Byte[320]), 
            .B(r_TX_Byte[321]), .C(r_TX_Bit_Count[0]), .Z(n319));
    defparam Mux_49_i319_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i320_3_lut (.A(r_TX_Byte[322]), 
            .B(r_TX_Byte[323]), .C(r_TX_Bit_Count[0]), .Z(n320));
    defparam Mux_49_i320_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17472_bdd_4_lut (.A(n17472), 
            .B(r_TX_Byte[217]), .C(r_TX_Byte[216]), .D(r_TX_Bit_Count[1]), 
            .Z(n17475));
    defparam n17472_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i323_3_lut (.A(r_TX_Byte[326]), 
            .B(r_TX_Byte[327]), .C(r_TX_Bit_Count[0]), .Z(n323));
    defparam Mux_49_i323_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i322_3_lut (.A(r_TX_Byte[324]), 
            .B(r_TX_Byte[325]), .C(r_TX_Bit_Count[0]), .Z(n322));
    defparam Mux_49_i322_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_18  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[458]), .C(r_TX_Byte[459]), .D(r_TX_Bit_Count[1]), 
            .Z(n17466));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_18 .INIT = "0xe4aa";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i5027_2_lut_2_lut (.A(n62_2[2]), 
            .B(int_STM32_TX_DV), .Z(n10798));
    defparam i5027_2_lut_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i5026_2_lut_2_lut (.A(n62_2[3]), 
            .B(int_STM32_TX_DV), .Z(n10796));
    defparam i5026_2_lut_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17466_bdd_4_lut (.A(n17466), 
            .B(r_TX_Byte[457]), .C(r_TX_Byte[456]), .D(r_TX_Bit_Count[1]), 
            .Z(n17469));
    defparam n17466_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_17  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[450]), .C(r_TX_Byte[451]), .D(r_TX_Bit_Count[1]), 
            .Z(n17460));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_17 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i8570_3_lut (.A(n17661), 
            .B(n17937), .C(r_TX_Bit_Count[2]), .Z(n16357));
    defparam i8570_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n17460_bdd_4_lut (.A(n17460), 
            .B(r_TX_Byte[449]), .C(r_TX_Byte[448]), .D(r_TX_Bit_Count[1]), 
            .Z(n17463));
    defparam n17460_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i10 (.D(r_SPI_Clk_Edges_10__N_1715[10]), 
            .SP(n10797), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk_Edges[10]));
    defparam r_SPI_Clk_Edges_i10.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i10.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module \Controller_RHD_FIFO(clks_per_half_bit=1,cs_inactive_clks=2) 
//

module \Controller_RHD_FIFO(clks_per_half_bit=1,cs_inactive_clks=2) (input pll_clk_int, 
            input o_reset_c, input n1, input maxfan_replicated_net_999, 
            input o_Controller_Mode_c_0, input o_Controller_Mode_c_1, input maxfan_replicated_net_1413, 
            output int_RHD_SPI_CS_n, input int_RHD_TX_DV, output int_RHD_TX_Ready, 
            input int_RHD_SPI_MISO, output int_RHD_SPI_Clk, output int_RHD_SPI_MOSI, 
            input \int_RHD_TX_Byte[8] , input \int_RHD_TX_Byte[9] , input \int_RHD_TX_Byte[10] , 
            input \int_RHD_TX_Byte[12] , input \int_RHD_TX_Byte[15] , input GND_net, 
            input VCC_net, input int_FIFO_RE, output \int_FIFO_Q[0] , 
            output [7:0]int_FIFO_COUNT, output \int_FIFO_Q[1] , output \int_FIFO_Q[2] , 
            output \int_FIFO_Q[3] , output \int_FIFO_Q[4] , output \int_FIFO_Q[5] , 
            output \int_FIFO_Q[6] , output \int_FIFO_Q[7] , output \int_FIFO_Q[8] , 
            output \int_FIFO_Q[9] , output \int_FIFO_Q[10] , output \int_FIFO_Q[11] , 
            output \int_FIFO_Q[12] , output \int_FIFO_Q[13] , output \int_FIFO_Q[14] , 
            output \int_FIFO_Q[15] );
    
    (* is_clock=1, lineinfo="@8(104[9],104[20])" *) wire pll_clk_int;
    
    wire n10820, init_FIFO_State;
    wire [15:0]n8094;
    
    wire n10134;
    (* lineinfo="@4(44[5],44[16])" *) wire [31:0]o_FIFO_Data;
    
    wire n9125, o_FIFO_WE;
    (* lineinfo="@4(68[5],68[26])" *) wire [15:0]o_RHD_RX_Byte_Falling;
    
    wire o_RHD_RX_DV, VCC_net_2;
    
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=200, LSE_RLINE=200, lineinfo="@3(167[5],201[9])" *) FD1P3XZ int_FIFO_DATA__i1 (.D(n8094[0]), 
            .SP(n10134), .CK(pll_clk_int), .SR(o_reset_c), .Q(o_FIFO_Data[0]));
    defparam int_FIFO_DATA__i1.REGSET = "SET";
    defparam int_FIFO_DATA__i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=200, LSE_RLINE=200, lineinfo="@3(167[5],201[9])" *) FD1P3XZ int_FIFO_WE (.D(n9125), 
            .SP(n1), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_WE));
    defparam int_FIFO_WE.REGSET = "RESET";
    defparam int_FIFO_WE.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=200, LSE_RLINE=200, lineinfo="@3(167[5],201[9])" *) FD1P3XZ int_FIFO_DATA__i2 (.D(n8094[1]), 
            .SP(n10134), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(o_FIFO_Data[1]));
    defparam int_FIFO_DATA__i2.REGSET = "SET";
    defparam int_FIFO_DATA__i2.SRMODE = "ASYNC";
    (* lut_function="(A (C)+!A (B (C)+!B (C+!(D))))", lineinfo="@3(173[6],173[30])" *) LUT4 i5175_2_lut_3_lut_4_lut (.A(o_Controller_Mode_c_0), 
            .B(o_Controller_Mode_c_1), .C(o_RHD_RX_Byte_Falling[15]), .D(init_FIFO_State), 
            .Z(n8094[15]));
    defparam i5175_2_lut_3_lut_4_lut.INIT = "0xf0f1";
    (* lut_function="(A (C)+!A (B (C)+!B (C (D))))", lineinfo="@3(173[6],173[30])" *) LUT4 i5176_2_lut_3_lut_4_lut (.A(o_Controller_Mode_c_0), 
            .B(o_Controller_Mode_c_1), .C(o_RHD_RX_Byte_Falling[14]), .D(init_FIFO_State), 
            .Z(n8094[14]));
    defparam i5176_2_lut_3_lut_4_lut.INIT = "0xf0e0";
    (* lut_function="(A (C)+!A (B (C)+!B (C+!(D))))", lineinfo="@3(173[6],173[30])" *) LUT4 i5177_2_lut_3_lut_4_lut (.A(o_Controller_Mode_c_0), 
            .B(o_Controller_Mode_c_1), .C(o_RHD_RX_Byte_Falling[13]), .D(init_FIFO_State), 
            .Z(n8094[13]));
    defparam i5177_2_lut_3_lut_4_lut.INIT = "0xf0f1";
    (* lut_function="(A (C)+!A (B (C)+!B (C+!(D))))", lineinfo="@3(173[6],173[30])" *) LUT4 i5178_2_lut_3_lut_4_lut (.A(o_Controller_Mode_c_0), 
            .B(o_Controller_Mode_c_1), .C(o_RHD_RX_Byte_Falling[12]), .D(init_FIFO_State), 
            .Z(n8094[12]));
    defparam i5178_2_lut_3_lut_4_lut.INIT = "0xf0f1";
    (* lut_function="(A (C)+!A (B (C)+!B (C+!(D))))", lineinfo="@3(173[6],173[30])" *) LUT4 i4998_2_lut_3_lut_4_lut (.A(o_Controller_Mode_c_0), 
            .B(o_Controller_Mode_c_1), .C(o_RHD_RX_Byte_Falling[11]), .D(init_FIFO_State), 
            .Z(n8094[11]));
    defparam i4998_2_lut_3_lut_4_lut.INIT = "0xf0f1";
    (* lut_function="(A (C)+!A (B (C)+!B (C (D))))", lineinfo="@3(173[6],173[30])" *) LUT4 i5165_2_lut_3_lut_4_lut (.A(o_Controller_Mode_c_0), 
            .B(o_Controller_Mode_c_1), .C(o_RHD_RX_Byte_Falling[10]), .D(init_FIFO_State), 
            .Z(n8094[10]));
    defparam i5165_2_lut_3_lut_4_lut.INIT = "0xf0e0";
    (* lut_function="(A (C)+!A (B (C)+!B (C+!(D))))", lineinfo="@3(173[6],173[30])" *) LUT4 i5166_2_lut_3_lut_4_lut (.A(o_Controller_Mode_c_0), 
            .B(o_Controller_Mode_c_1), .C(o_RHD_RX_Byte_Falling[9]), .D(init_FIFO_State), 
            .Z(n8094[9]));
    defparam i5166_2_lut_3_lut_4_lut.INIT = "0xf0f1";
    (* lut_function="(A (C)+!A (B (C)+!B (C+!(D))))", lineinfo="@3(173[6],173[30])" *) LUT4 i5167_2_lut_3_lut_4_lut (.A(o_Controller_Mode_c_0), 
            .B(o_Controller_Mode_c_1), .C(o_RHD_RX_Byte_Falling[8]), .D(init_FIFO_State), 
            .Z(n8094[8]));
    defparam i5167_2_lut_3_lut_4_lut.INIT = "0xf0f1";
    (* lut_function="(A (C)+!A (B (C)+!B (C+!(D))))", lineinfo="@3(173[6],173[30])" *) LUT4 i5168_2_lut_3_lut_4_lut (.A(o_Controller_Mode_c_0), 
            .B(o_Controller_Mode_c_1), .C(o_RHD_RX_Byte_Falling[7]), .D(init_FIFO_State), 
            .Z(n8094[7]));
    defparam i5168_2_lut_3_lut_4_lut.INIT = "0xf0f1";
    (* lut_function="(A (C)+!A (B (C)+!B (C (D))))", lineinfo="@3(173[6],173[30])" *) LUT4 i5169_2_lut_3_lut_4_lut (.A(o_Controller_Mode_c_0), 
            .B(o_Controller_Mode_c_1), .C(o_RHD_RX_Byte_Falling[6]), .D(init_FIFO_State), 
            .Z(n8094[6]));
    defparam i5169_2_lut_3_lut_4_lut.INIT = "0xf0e0";
    (* lut_function="(A (C)+!A (B (C)+!B (C+!(D))))", lineinfo="@3(173[6],173[30])" *) LUT4 i5170_2_lut_3_lut_4_lut (.A(o_Controller_Mode_c_0), 
            .B(o_Controller_Mode_c_1), .C(o_RHD_RX_Byte_Falling[5]), .D(init_FIFO_State), 
            .Z(n8094[5]));
    defparam i5170_2_lut_3_lut_4_lut.INIT = "0xf0f1";
    (* lut_function="(A (C)+!A (B (C)+!B (C+!(D))))", lineinfo="@3(173[6],173[30])" *) LUT4 i5171_2_lut_3_lut_4_lut (.A(o_Controller_Mode_c_0), 
            .B(o_Controller_Mode_c_1), .C(o_RHD_RX_Byte_Falling[4]), .D(init_FIFO_State), 
            .Z(n8094[4]));
    defparam i5171_2_lut_3_lut_4_lut.INIT = "0xf0f1";
    (* lut_function="(A (C)+!A (B (C)+!B (C+!(D))))", lineinfo="@3(173[6],173[30])" *) LUT4 i5172_2_lut_3_lut_4_lut (.A(o_Controller_Mode_c_0), 
            .B(o_Controller_Mode_c_1), .C(o_RHD_RX_Byte_Falling[3]), .D(init_FIFO_State), 
            .Z(n8094[3]));
    defparam i5172_2_lut_3_lut_4_lut.INIT = "0xf0f1";
    (* lut_function="(A (C)+!A (B (C)+!B (C (D))))", lineinfo="@3(173[6],173[30])" *) LUT4 i5173_2_lut_3_lut_4_lut (.A(o_Controller_Mode_c_0), 
            .B(o_Controller_Mode_c_1), .C(o_RHD_RX_Byte_Falling[2]), .D(init_FIFO_State), 
            .Z(n8094[2]));
    defparam i5173_2_lut_3_lut_4_lut.INIT = "0xf0e0";
    (* lut_function="(A (C)+!A ((C)+!B))", lineinfo="@3(173[6],173[30])" *) LUT4 i5111_2_lut_3_lut (.A(o_Controller_Mode_c_0), 
            .B(o_Controller_Mode_c_1), .C(init_FIFO_State), .Z(n10820));
    defparam i5111_2_lut_3_lut.INIT = "0xf1f1";
    (* lut_function="(A (C)+!A (B (C)+!B (C+!(D))))", lineinfo="@3(173[6],173[30])" *) LUT4 i5174_2_lut_3_lut_4_lut (.A(o_Controller_Mode_c_0), 
            .B(o_Controller_Mode_c_1), .C(o_RHD_RX_Byte_Falling[1]), .D(init_FIFO_State), 
            .Z(n8094[1]));
    defparam i5174_2_lut_3_lut_4_lut.INIT = "0xf0f1";
    (* lut_function="(A (C)+!A (B (C)+!B (C+!(D))))", lineinfo="@3(173[6],173[30])" *) LUT4 i5007_2_lut_3_lut_4_lut (.A(o_Controller_Mode_c_0), 
            .B(o_Controller_Mode_c_1), .C(o_RHD_RX_Byte_Falling[0]), .D(init_FIFO_State), 
            .Z(n8094[0]));
    defparam i5007_2_lut_3_lut_4_lut.INIT = "0xf0f1";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=200, LSE_RLINE=200, lineinfo="@3(167[5],201[9])" *) FD1P3XZ int_FIFO_DATA__i3 (.D(n8094[2]), 
            .SP(n10134), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(o_FIFO_Data[2]));
    defparam int_FIFO_DATA__i3.REGSET = "SET";
    defparam int_FIFO_DATA__i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=200, LSE_RLINE=200, lineinfo="@3(167[5],201[9])" *) FD1P3XZ int_FIFO_DATA__i4 (.D(n8094[3]), 
            .SP(n10134), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[3]));
    defparam int_FIFO_DATA__i4.REGSET = "SET";
    defparam int_FIFO_DATA__i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=200, LSE_RLINE=200, lineinfo="@3(167[5],201[9])" *) FD1P3XZ int_FIFO_DATA__i5 (.D(n8094[4]), 
            .SP(n10134), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[4]));
    defparam int_FIFO_DATA__i5.REGSET = "SET";
    defparam int_FIFO_DATA__i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=200, LSE_RLINE=200, lineinfo="@3(167[5],201[9])" *) FD1P3XZ int_FIFO_DATA__i6 (.D(n8094[5]), 
            .SP(n10134), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[5]));
    defparam int_FIFO_DATA__i6.REGSET = "SET";
    defparam int_FIFO_DATA__i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=200, LSE_RLINE=200, lineinfo="@3(167[5],201[9])" *) FD1P3XZ int_FIFO_DATA__i7 (.D(n8094[6]), 
            .SP(n10134), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[6]));
    defparam int_FIFO_DATA__i7.REGSET = "SET";
    defparam int_FIFO_DATA__i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=200, LSE_RLINE=200, lineinfo="@3(167[5],201[9])" *) FD1P3XZ int_FIFO_DATA__i8 (.D(n8094[7]), 
            .SP(n10134), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[7]));
    defparam int_FIFO_DATA__i8.REGSET = "SET";
    defparam int_FIFO_DATA__i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=200, LSE_RLINE=200, lineinfo="@3(167[5],201[9])" *) FD1P3XZ int_FIFO_DATA__i9 (.D(n8094[8]), 
            .SP(n10134), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[8]));
    defparam int_FIFO_DATA__i9.REGSET = "SET";
    defparam int_FIFO_DATA__i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=200, LSE_RLINE=200, lineinfo="@3(167[5],201[9])" *) FD1P3XZ int_FIFO_DATA__i10 (.D(n8094[9]), 
            .SP(n10134), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[9]));
    defparam int_FIFO_DATA__i10.REGSET = "SET";
    defparam int_FIFO_DATA__i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=200, LSE_RLINE=200, lineinfo="@3(167[5],201[9])" *) FD1P3XZ int_FIFO_DATA__i11 (.D(n8094[10]), 
            .SP(n10134), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[10]));
    defparam int_FIFO_DATA__i11.REGSET = "SET";
    defparam int_FIFO_DATA__i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=200, LSE_RLINE=200, lineinfo="@3(167[5],201[9])" *) FD1P3XZ int_FIFO_DATA__i12 (.D(n8094[11]), 
            .SP(n10134), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[11]));
    defparam int_FIFO_DATA__i12.REGSET = "SET";
    defparam int_FIFO_DATA__i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=200, LSE_RLINE=200, lineinfo="@3(167[5],201[9])" *) FD1P3XZ int_FIFO_DATA__i13 (.D(n8094[12]), 
            .SP(n10134), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[12]));
    defparam int_FIFO_DATA__i13.REGSET = "SET";
    defparam int_FIFO_DATA__i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=200, LSE_RLINE=200, lineinfo="@3(167[5],201[9])" *) FD1P3XZ int_FIFO_DATA__i14 (.D(n8094[13]), 
            .SP(n10134), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[13]));
    defparam int_FIFO_DATA__i14.REGSET = "SET";
    defparam int_FIFO_DATA__i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=200, LSE_RLINE=200, lineinfo="@3(167[5],201[9])" *) FD1P3XZ int_FIFO_DATA__i15 (.D(n8094[14]), 
            .SP(n10134), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[14]));
    defparam int_FIFO_DATA__i15.REGSET = "SET";
    defparam int_FIFO_DATA__i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=200, LSE_RLINE=200, lineinfo="@3(167[5],201[9])" *) FD1P3XZ int_FIFO_DATA__i16 (.D(n8094[15]), 
            .SP(n10134), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_FIFO_Data[15]));
    defparam int_FIFO_DATA__i16.REGSET = "SET";
    defparam int_FIFO_DATA__i16.SRMODE = "ASYNC";
    (* lut_function="(A ((C+(D))+!B)+!A !(B+(C+(D))))", lineinfo="@3(167[5],201[9])" *) LUT4 i2611_4_lut (.A(o_RHD_RX_DV), 
            .B(init_FIFO_State), .C(o_Controller_Mode_c_0), .D(o_Controller_Mode_c_1), 
            .Z(n9125));
    defparam i2611_4_lut.INIT = "0xaaa3";
    (* lut_function="(!(A (B (C+!(D))+!B (C))+!A (B+(C+(D)))))", lineinfo="@3(173[3],190[10])" *) LUT4 i1262_4_lut (.A(o_RHD_RX_DV), 
            .B(init_FIFO_State), .C(o_Controller_Mode_c_0), .D(o_Controller_Mode_c_1), 
            .Z(n10134));
    defparam i1262_4_lut.INIT = "0x0a03";
    (* lineinfo="@3(126[21],126[34])" *) \SPI_Master_CS(clks_per_half_bit=1,num_of_bits_per_packet=16,cs_inactive_clks=2) SPI_Master_CS_1 (pll_clk_int, 
            o_reset_c, int_RHD_SPI_CS_n, maxfan_replicated_net_999, int_RHD_TX_DV, 
            maxfan_replicated_net_1413, int_RHD_TX_Ready, o_RHD_RX_DV, 
            {o_RHD_RX_Byte_Falling}, int_RHD_SPI_MISO, int_RHD_SPI_Clk, 
            int_RHD_SPI_MOSI, \int_RHD_TX_Byte[8] , \int_RHD_TX_Byte[9] , 
            \int_RHD_TX_Byte[10] , \int_RHD_TX_Byte[12] , \int_RHD_TX_Byte[15] , 
            GND_net, VCC_net);
    (* lineinfo="@3(149[12],149[32])" *) FIFO_MEM FIFO_1 (int_FIFO_RE, o_FIFO_WE, 
            pll_clk_int, o_reset_c, maxfan_replicated_net_1413, maxfan_replicated_net_999, 
            \int_FIFO_Q[0] , {int_FIFO_COUNT}, o_FIFO_Data[0], o_FIFO_Data[1], 
            o_FIFO_Data[2], o_FIFO_Data[3], o_FIFO_Data[4], o_FIFO_Data[5], 
            o_FIFO_Data[6], o_FIFO_Data[7], o_FIFO_Data[8], o_FIFO_Data[9], 
            o_FIFO_Data[10], o_FIFO_Data[11], o_FIFO_Data[12], o_FIFO_Data[13], 
            o_FIFO_Data[14], o_FIFO_Data[15], VCC_net, GND_net, \int_FIFO_Q[1] , 
            \int_FIFO_Q[2] , \int_FIFO_Q[3] , \int_FIFO_Q[4] , \int_FIFO_Q[5] , 
            \int_FIFO_Q[6] , \int_FIFO_Q[7] , \int_FIFO_Q[8] , \int_FIFO_Q[9] , 
            \int_FIFO_Q[10] , \int_FIFO_Q[11] , \int_FIFO_Q[12] , \int_FIFO_Q[13] , 
            \int_FIFO_Q[14] , \int_FIFO_Q[15] );
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=200, LSE_RLINE=200, lineinfo="@3(167[5],201[9])" *) FD1P3XZ init_FIFO_State_c (.D(n10820), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(init_FIFO_State));
    defparam init_FIFO_State_c.REGSET = "RESET";
    defparam init_FIFO_State_c.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module \SPI_Master_CS(clks_per_half_bit=1,num_of_bits_per_packet=16,cs_inactive_clks=2) 
//

module \SPI_Master_CS(clks_per_half_bit=1,num_of_bits_per_packet=16,cs_inactive_clks=2) (input pll_clk_int, 
            input o_reset_c, output int_RHD_SPI_CS_n, input maxfan_replicated_net_999, 
            input int_RHD_TX_DV, input maxfan_replicated_net_1413, output int_RHD_TX_Ready, 
            output o_RHD_RX_DV, output [15:0]o_RHD_RX_Byte_Falling, input int_RHD_SPI_MISO, 
            output int_RHD_SPI_Clk, output int_RHD_SPI_MOSI, input \int_RHD_TX_Byte[8] , 
            input \int_RHD_TX_Byte[9] , input \int_RHD_TX_Byte[10] , input \int_RHD_TX_Byte[12] , 
            input \int_RHD_TX_Byte[15] , input GND_net, input VCC_net);
    
    (* is_clock=1, lineinfo="@8(104[9],104[20])" *) wire pll_clk_int;
    wire [3:0]n1581;
    (* lineinfo="@7(81[10],81[29])" *) wire [1:0]r_CS_Inactive_Count;
    wire [1:0]r_CS_Inactive_Count_1__N_2247;
    wire [4:0]n32;
    
    wire n10131;
    (* lineinfo="@7(82[10],82[20])" *) wire [4:0]r_TX_Count;
    
    wire n9217, n14917, n10178, n1621, n10151, int_RHD_TX_Ready_N_2447, 
        n2, n11417, n11412, n55, n9213, n1, w_Master_Ready, n11415, 
        n15255, n13954, n79, n6, n15334, n67, n45, VCC_net_2;
    
    (* lut_function="((B (C))+!A)", lineinfo="@7(154[7],185[16])" *) LUT4 i1_3_lut (.A(n1581[2]), 
            .B(r_CS_Inactive_Count[1]), .C(r_CS_Inactive_Count[0]), .Z(r_CS_Inactive_Count_1__N_2247[1]));
    defparam i1_3_lut.INIT = "0xd5d5";
    (* lineinfo="@7(154[7],185[16])" *) FD1P3XZ r_SM_CS_FSM_i1 (.D(n9217), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(n1581[0]));
    defparam r_SM_CS_FSM_i1.REGSET = "SET";
    defparam r_SM_CS_FSM_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=126, LSE_RLINE=126, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i0 (.D(n14917), 
            .SP(n10178), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_CS_Inactive_Count[0]));
    defparam r_CS_Inactive_Count_i0.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=126, LSE_RLINE=126, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_n (.D(n1621), 
            .SP(n10151), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(int_RHD_SPI_CS_n));
    defparam r_CS_n.REGSET = "SET";
    defparam r_CS_n.SRMODE = "ASYNC";
    (* lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_1444__i1 (.D(n45), 
            .SP(n10131), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(r_TX_Count[1]));
    defparam r_TX_Count_1444__i1.REGSET = "RESET";
    defparam r_TX_Count_1444__i1.SRMODE = "ASYNC";
    (* lut_function="(!(A))", lineinfo="@7(167[31],167[41])" *) LUT4 r_TX_Count_1444_inv_2_i1_1_lut (.A(int_RHD_TX_DV), 
            .Z(int_RHD_TX_Ready_N_2447));
    defparam r_TX_Count_1444_inv_2_i1_1_lut.INIT = "0x5555";
    (* lut_function="(A (C (D))+!A (B (C (D))+!B !((D)+!C)))", lineinfo="@7(167[31],167[41])" *) LUT4 i1_3_lut_4_lut (.A(r_TX_Count[1]), 
            .B(n2), .C(n11417), .D(r_TX_Count[2]), .Z(n32[2]));
    defparam i1_3_lut_4_lut.INIT = "0xe010";
    (* lut_function="(!((B+!(C))+!A))", lineinfo="@7(154[7],185[16])" *) LUT4 i2_3_lut (.A(r_CS_Inactive_Count[1]), 
            .B(r_CS_Inactive_Count[0]), .C(n1581[2]), .Z(n14917));
    defparam i2_3_lut.INIT = "0x2020";
    (* lut_function="(A (B+(C))+!A (B))" *) LUT4 i1_3_lut_adj_18 (.A(n1581[2]), 
            .B(n11412), .C(n55), .Z(n9213));
    defparam i1_3_lut_adj_18.INIT = "0xecec";
    (* lut_function="(A+(B))", lineinfo="@7(147[5],186[12])" *) LUT4 i1_2_lut (.A(r_CS_Inactive_Count[1]), 
            .B(r_CS_Inactive_Count[0]), .Z(n55));
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B (C)))", lineinfo="@4(163[9],163[22])" *) LUT4 i1_3_lut_adj_19 (.A(int_RHD_TX_DV), 
            .B(int_RHD_SPI_CS_n), .C(n1581[0]), .Z(n1));
    defparam i1_3_lut_adj_19.INIT = "0x8080";
    (* lut_function="(A+(B (C (D))+!B (C)))", lineinfo="@4(163[9],163[22])" *) LUT4 i1_4_lut (.A(n1), 
            .B(w_Master_Ready), .C(n1581[1]), .D(n11415), .Z(n15255));
    defparam i1_4_lut.INIT = "0xfaba";
    (* lut_function="(A (B (C+(D))+!B !(C+(D))))" *) LUT4 i1_4_lut_adj_20 (.A(n11417), 
            .B(r_TX_Count[4]), .C(r_TX_Count[3]), .D(n13954), .Z(n32[4]));
    defparam i1_4_lut_adj_20.INIT = "0x8882";
    (* lut_function="(A (B))" *) LUT4 i92_2_lut (.A(int_RHD_TX_DV), .B(int_RHD_SPI_CS_n), 
            .Z(n79));
    defparam i92_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A ((D)+!B)))" *) LUT4 i1_4_lut_adj_21 (.A(n1581[2]), 
            .B(n1581[0]), .C(n55), .D(n79), .Z(n9217));
    defparam i1_4_lut_adj_21.INIT = "0x0ace";
    (* lut_function="(A+(B))", lineinfo="@7(82[10],82[20])" *) LUT4 i1_2_lut_adj_22 (.A(r_TX_Count[1]), 
            .B(r_TX_Count[3]), .Z(n6));
    defparam i1_2_lut_adj_22.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@7(82[10],82[20])" *) LUT4 i4_4_lut (.A(r_TX_Count[2]), 
            .B(r_TX_Count[4]), .C(r_TX_Count[0]), .D(n6), .Z(n11415));
    defparam i4_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B))", lineinfo="@7(83[10],83[24])" *) LUT4 i1_2_lut_adj_23 (.A(w_Master_Ready), 
            .B(n11415), .Z(n15334));
    defparam i1_2_lut_adj_23.INIT = "0x8888";
    (* lut_function="(A (B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_24 (.A(n11417), 
            .B(r_TX_Count[3]), .C(n13954), .Z(n32[3]));
    defparam i1_3_lut_adj_24.INIT = "0x8282";
    (* lut_function="(A (D)+!A (B (C)))", lineinfo="@4(163[9],163[22])" *) LUT4 i73_4_lut (.A(n1581[1]), 
            .B(int_RHD_SPI_CS_n), .C(int_RHD_TX_DV), .D(n15334), .Z(n67));
    defparam i73_4_lut.INIT = "0xea40";
    (* lut_function="(!((B (C)+!B !(C))+!A))" *) LUT4 i1_3_lut_adj_25 (.A(n11417), 
            .B(int_RHD_TX_DV), .C(r_TX_Count[0]), .Z(n32[0]));
    defparam i1_3_lut_adj_25.INIT = "0x2828";
    (* lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_1444__i2 (.D(n32[2]), 
            .SP(n10131), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(r_TX_Count[2]));
    defparam r_TX_Count_1444__i2.REGSET = "RESET";
    defparam r_TX_Count_1444__i2.SRMODE = "ASYNC";
    (* lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_1444__i3 (.D(n32[3]), 
            .SP(n10131), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(r_TX_Count[3]));
    defparam r_TX_Count_1444__i3.REGSET = "RESET";
    defparam r_TX_Count_1444__i3.SRMODE = "ASYNC";
    (* lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_1444__i4 (.D(n32[4]), 
            .SP(n10131), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(r_TX_Count[4]));
    defparam r_TX_Count_1444__i4.REGSET = "RESET";
    defparam r_TX_Count_1444__i4.SRMODE = "ASYNC";
    (* lineinfo="@7(154[7],185[16])" *) FD1P3XZ r_SM_CS_FSM_i2 (.D(n15255), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(n1581[1]));
    defparam r_SM_CS_FSM_i2.REGSET = "RESET";
    defparam r_SM_CS_FSM_i2.SRMODE = "ASYNC";
    (* lineinfo="@7(154[7],185[16])" *) FD1P3XZ r_SM_CS_FSM_i3 (.D(n9213), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(n1581[2]));
    defparam r_SM_CS_FSM_i3.REGSET = "RESET";
    defparam r_SM_CS_FSM_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=126, LSE_RLINE=126, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i1 (.D(r_CS_Inactive_Count_1__N_2247[1]), 
            .SP(n10178), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_CS_Inactive_Count[1]));
    defparam r_CS_Inactive_Count_i1.REGSET = "SET";
    defparam r_CS_Inactive_Count_i1.SRMODE = "ASYNC";
    (* lut_function="(A+((C+(D))+!B))", lineinfo="@7(167[31],167[41])" *) LUT4 i6843_2_lut_3_lut_4_lut_4_lut (.A(r_TX_Count[1]), 
            .B(int_RHD_TX_DV), .C(r_TX_Count[0]), .D(r_TX_Count[2]), .Z(n13954));
    defparam i6843_2_lut_3_lut_4_lut_4_lut.INIT = "0xfffb";
    (* lut_function="(A (B ((D)+!C)+!B !((D)+!C)))" *) LUT4 i1_3_lut_4_lut_adj_26 (.A(n11417), 
            .B(r_TX_Count[1]), .C(int_RHD_TX_DV), .D(r_TX_Count[0]), .Z(n45));
    defparam i1_3_lut_4_lut_adj_26.INIT = "0x8828";
    (* lut_function="((B)+!A)", lineinfo="@7(167[31],167[41])" *) LUT4 i6828_2_lut_2_lut (.A(int_RHD_TX_DV), 
            .B(r_TX_Count[0]), .Z(n2));
    defparam i6828_2_lut_2_lut.INIT = "0xdddd";
    (* lut_function="(A (B (D)+!B (C+(D)))+!A (D))" *) LUT4 i1_2_lut_4_lut (.A(w_Master_Ready), 
            .B(n11415), .C(n1581[1]), .D(n1581[2]), .Z(n10178));
    defparam i1_2_lut_4_lut.INIT = "0xff20";
    (* lut_function="(!(A+!(B (C+(D))+!B (D))))" *) LUT4 i1_3_lut_4_lut_adj_27 (.A(int_RHD_TX_DV), 
            .B(n1581[1]), .C(n15334), .D(n1581[0]), .Z(int_RHD_TX_Ready));
    defparam i1_3_lut_4_lut_adj_27.INIT = "0x5540";
    (* lut_function="(A (B)+!A (B+(C)))", lineinfo="@4(163[9],163[22])" *) LUT4 i1_3_lut_3_lut (.A(int_RHD_TX_DV), 
            .B(n1581[1]), .C(int_RHD_SPI_CS_n), .Z(n1621));
    defparam i1_3_lut_3_lut.INIT = "0xdcdc";
    (* lineinfo="@7(120[18],120[40])" *) \SPI_Master(clks_per_half_bit=1) SPI_Master_1 (pll_clk_int, 
            o_reset_c, int_RHD_TX_DV, o_RHD_RX_DV, maxfan_replicated_net_999, 
            w_Master_Ready, {o_RHD_RX_Byte_Falling}, maxfan_replicated_net_1413, 
            int_RHD_SPI_MISO, int_RHD_SPI_Clk, int_RHD_SPI_MOSI, int_RHD_TX_Ready_N_2447, 
            n11415, n1581[1], n1581[2], n10151, n67, n10131, n11412, 
            \int_RHD_TX_Byte[8] , \int_RHD_TX_Byte[9] , \int_RHD_TX_Byte[10] , 
            \int_RHD_TX_Byte[12] , \int_RHD_TX_Byte[15] , GND_net, VCC_net, 
            n11417);
    (* lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_1444__i0 (.D(n32[0]), 
            .SP(n10131), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Count[0]));
    defparam r_TX_Count_1444__i0.REGSET = "RESET";
    defparam r_TX_Count_1444__i0.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module \SPI_Master(clks_per_half_bit=1) 
//

module \SPI_Master(clks_per_half_bit=1) (input pll_clk_int, input o_reset_c, 
            input int_RHD_TX_DV, output o_RHD_RX_DV, input maxfan_replicated_net_999, 
            output w_Master_Ready, output [15:0]o_RHD_RX_Byte_Falling, input maxfan_replicated_net_1413, 
            input int_RHD_SPI_MISO, output int_RHD_SPI_Clk, output int_RHD_SPI_MOSI, 
            input int_RHD_TX_Ready_N_2447, input n11415, input n1584, 
            input n1583, output n10151, input n67, output n10131, output n11412, 
            input \int_RHD_TX_Byte[8] , input \int_RHD_TX_Byte[9] , input \int_RHD_TX_Byte[10] , 
            input \int_RHD_TX_Byte[12] , input \int_RHD_TX_Byte[15] , input GND_net, 
            input VCC_net, output n11417);
    
    (* is_clock=1, lineinfo="@8(104[9],104[20])" *) wire pll_clk_int;
    
    wire n10811, n10814;
    (* lineinfo="@6(45[10],45[25])" *) wire [5:0]r_SPI_Clk_Edges;
    
    wire n10;
    wire [5:0]n37;
    
    wire r_Trailing_Edge_N_2462, r_Trailing_Edge, o_RHD_RX_DV_N_2444, 
        w_Master_Ready_N_2458, n10830, n10829;
    (* lineinfo="@6(52[10],52[24])" *) wire [3:0]r_TX_Bit_Count;
    
    wire n9327, n4;
    wire [3:0]r_TX_Bit_Count_3__N_2271;
    
    wire n10828, n10827, n10826, n10825, r_TX_DV, n10813;
    (* lineinfo="@6(51[10],51[24])" *) wire [4:0]r_RX_Bit_Count;
    
    wire n6, n9352, n9350, n9346;
    wire [5:0]r_SPI_Clk_Edges_5__N_2254;
    
    wire n10809, n10807, r_Leading_Edge_N_2461, r_Leading_Edge, n5, 
        n9963, n10815, n10805, n9277, r_SPI_Clk, n150, n10147, 
        n66, r_SPI_Clk_Count, r_SPI_Clk_N_2460, n9259;
    (* lineinfo="@6(49[10],49[19])" *) wire [15:0]r_TX_Byte;
    
    wire n8, n10_adj_2472, n6_adj_2473, n16463, n10203, n9348, n10207, 
        n5_adj_2474, n5_adj_2475, n11961, n9971, n10831, n6_adj_2476, 
        n9976, n10832, n9986, n10833, n10000, n10834, n12126, 
        n10835, n11959, n10836, n9726, n10837, n10838, n10839, 
        n6_adj_2477, n1932, n14924, n14096, n19518, n14094, n19272, 
        n14092, n19269, n19266, VCC_net_2;
    
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_Trailing_Edge_c (.D(r_Trailing_Edge_N_2462), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_Trailing_Edge));
    defparam r_Trailing_Edge_c.REGSET = "RESET";
    defparam r_Trailing_Edge_c.SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i4_4_lut (.A(r_SPI_Clk_Edges[2]), 
            .B(r_SPI_Clk_Edges[5]), .C(r_SPI_Clk_Edges[0]), .D(r_SPI_Clk_Edges[1]), 
            .Z(n10));
    defparam i4_4_lut.INIT = "0xfffe";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i5250_2_lut (.A(n37[3]), 
            .B(int_RHD_TX_DV), .Z(n10811));
    defparam i5250_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_DV (.D(o_RHD_RX_DV_N_2444), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_RHD_RX_DV));
    defparam o_RX_DV.REGSET = "RESET";
    defparam o_RX_DV.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ o_TX_Ready (.D(w_Master_Ready_N_2458), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(w_Master_Ready));
    defparam o_TX_Ready.REGSET = "RESET";
    defparam o_TX_Ready.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i6 (.D(n10830), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_RHD_RX_Byte_Falling[6]));
    defparam o_RX_Byte_Falling_i0_i6.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i5 (.D(n10829), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_RHD_RX_Byte_Falling[5]));
    defparam o_RX_Byte_Falling_i0_i5.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i4 (.D(n10828), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(o_RHD_RX_Byte_Falling[4]));
    defparam o_RX_Byte_Falling_i0_i4.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i4.SRMODE = "ASYNC";
    (* lut_function="(A (B+(C+(D)))+!A (B+!(C+(D))))", lineinfo="@6(135[7],145[14])" *) LUT4 i5067_4_lut (.A(r_TX_Bit_Count[3]), 
            .B(n9327), .C(r_TX_Bit_Count[2]), .D(n4), .Z(r_TX_Bit_Count_3__N_2271[3]));
    defparam i5067_4_lut.INIT = "0xeeed";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i3 (.D(n10827), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(o_RHD_RX_Byte_Falling[3]));
    defparam o_RX_Byte_Falling_i0_i3.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i2 (.D(n10826), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(o_RHD_RX_Byte_Falling[2]));
    defparam o_RX_Byte_Falling_i0_i2.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i1 (.D(n10825), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(o_RHD_RX_Byte_Falling[1]));
    defparam o_RX_Byte_Falling_i0_i1.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i4 (.D(n10813), 
            .SP(n10814), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk_Edges[4]));
    defparam r_SPI_Clk_Edges_i4.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i4.SRMODE = "ASYNC";
    (* lut_function="(A+(B))" *) LUT4 i1799_2_lut (.A(r_TX_Bit_Count[1]), 
            .B(r_TX_Bit_Count[0]), .Z(n4));
    defparam i1799_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@6(135[7],145[14])" *) LUT4 i2807_2_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .Z(n9327));
    defparam i2807_2_lut.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i2 (.D(n10809), 
            .SP(n10814), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_SPI_Clk_Edges[2]));
    defparam r_SPI_Clk_Edges_i2.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i2.SRMODE = "ASYNC";
    (* lut_function="(A (B+(C+(D)))+!A (B+!(C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i5075_4_lut (.A(r_RX_Bit_Count[4]), 
            .B(w_Master_Ready), .C(r_RX_Bit_Count[3]), .D(n6), .Z(n9352));
    defparam i5075_4_lut.INIT = "0xeeed";
    (* lut_function="(A (B+(C))+!A (B+!(C)))", lineinfo="@6(153[3],176[10])" *) LUT4 i5074_3_lut (.A(r_RX_Bit_Count[3]), 
            .B(w_Master_Ready), .C(n6), .Z(n9350));
    defparam i5074_3_lut.INIT = "0xeded";
    (* lut_function="(A (B+(C))+!A (B+!(C)))", lineinfo="@6(153[3],176[10])" *) LUT4 i5072_3_lut (.A(r_RX_Bit_Count[1]), 
            .B(w_Master_Ready), .C(r_RX_Bit_Count[0]), .Z(n9346));
    defparam i5072_3_lut.INIT = "0xeded";
    (* lut_function="(A+(B))", lineinfo="@6(84[7],105[14])" *) LUT4 i5248_2_lut (.A(n37[5]), 
            .B(int_RHD_TX_DV), .Z(r_SPI_Clk_Edges_5__N_2254[5]));
    defparam i5248_2_lut.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i1 (.D(n10807), 
            .SP(n10814), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_SPI_Clk_Edges[1]));
    defparam r_SPI_Clk_Edges_i1.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_Leading_Edge_c (.D(r_Leading_Edge_N_2461), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_Leading_Edge));
    defparam r_Leading_Edge_c.REGSET = "RESET";
    defparam r_Leading_Edge_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_DV_c (.D(int_RHD_TX_DV), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_DV));
    defparam r_TX_DV_c.REGSET = "RESET";
    defparam r_TX_DV_c.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i4040_4_lut (.A(int_RHD_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[0]), .C(n5), .D(n9963), .Z(n10815));
    defparam i4040_4_lut.INIT = "0xccca";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i0 (.D(n10805), 
            .SP(n10814), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(r_SPI_Clk_Edges[0]));
    defparam r_SPI_Clk_Edges_i0.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i0 (.D(n9277), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_RX_Bit_Count[0]));
    defparam r_RX_Bit_Count_i0_i0.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i0 (.D(r_TX_Bit_Count_3__N_2271[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(r_TX_Bit_Count[0]));
    defparam r_TX_Bit_Count_i0.REGSET = "SET";
    defparam r_TX_Bit_Count_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(184[5],188[12])" *) FD1P3XZ o_SPI_Clk (.D(r_SPI_Clk), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_RHD_SPI_Clk));
    defparam o_SPI_Clk.REGSET = "RESET";
    defparam o_SPI_Clk.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ o_SPI_MOSI (.D(n150), 
            .SP(n10147), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_RHD_SPI_MOSI));
    defparam o_SPI_MOSI.REGSET = "RESET";
    defparam o_SPI_MOSI.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Count_c (.D(n66), 
            .SP(int_RHD_TX_Ready_N_2447), .CK(pll_clk_int), .SR(o_reset_c), 
            .Q(r_SPI_Clk_Count));
    defparam r_SPI_Clk_Count_c.REGSET = "RESET";
    defparam r_SPI_Clk_Count_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_c (.D(r_SPI_Clk_N_2460), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_SPI_Clk));
    defparam r_SPI_Clk_c.REGSET = "RESET";
    defparam r_SPI_Clk_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte__i2 (.D(\int_RHD_TX_Byte[8] ), 
            .SP(int_RHD_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[8]));
    defparam r_TX_Byte__i2.REGSET = "RESET";
    defparam r_TX_Byte__i2.SRMODE = "ASYNC";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i2923_2_lut (.A(r_SPI_Clk), 
            .B(n9259), .Z(r_SPI_Clk_N_2460));
    defparam i2923_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A (B+!(C))))" *) LUT4 i1_3_lut (.A(r_Trailing_Edge), 
            .B(w_Master_Ready), .C(r_TX_DV), .Z(n10147));
    defparam i1_3_lut.INIT = "0x3232";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i8_3_lut (.A(r_TX_Byte[8]), 
            .B(r_TX_Byte[9]), .C(r_TX_Bit_Count[0]), .Z(n8));
    defparam Mux_49_i8_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i10_3_lut (.A(n8), 
            .B(r_TX_Byte[10]), .C(r_TX_Bit_Count[1]), .Z(n10_adj_2472));
    defparam Mux_49_i10_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+(D))+!B (C (D))))" *) LUT4 i1_4_lut (.A(r_TX_Bit_Count[3]), 
            .B(r_TX_Bit_Count[1]), .C(r_TX_Bit_Count[2]), .D(r_TX_Bit_Count[0]), 
            .Z(n6_adj_2473));
    defparam i1_4_lut.INIT = "0xa880";
    (* lut_function="(A (B (C+!(D)))+!A (B (C (D))))", lineinfo="@6(135[7],145[14])" *) LUT4 i8699_4_lut (.A(n10_adj_2472), 
            .B(r_TX_Bit_Count[3]), .C(r_TX_Byte[12]), .D(r_TX_Bit_Count[2]), 
            .Z(n16463));
    defparam i8699_4_lut.INIT = "0xc088";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(135[7],145[14])" *) LUT4 i55_4_lut (.A(n16463), 
            .B(r_TX_Byte[15]), .C(r_TX_DV), .D(n6_adj_2473), .Z(n150));
    defparam i55_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B+!(C+!(D))))", lineinfo="@6(135[7],145[14])" *) LUT4 i5104_4_lut (.A(r_TX_Bit_Count[0]), 
            .B(w_Master_Ready), .C(r_TX_DV), .D(r_Trailing_Edge), .Z(r_TX_Bit_Count_3__N_2271[0]));
    defparam i5104_4_lut.INIT = "0xcdce";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i5097_2_lut (.A(n37[0]), 
            .B(int_RHD_TX_DV), .Z(n10805));
    defparam i5097_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B (C+(D))+!B (D))+!A (C+(D))))", lineinfo="@6(71[5],106[12])" *) LUT4 i1_3_lut_4_lut (.A(w_Master_Ready), 
            .B(n11415), .C(n1584), .D(n1583), .Z(n10151));
    defparam i1_3_lut_4_lut.INIT = "0x002f";
    (* lut_function="(!(A+!(B)))", lineinfo="@6(71[5],106[12])" *) LUT4 i1_2_lut (.A(n1583), 
            .B(n67), .Z(n10131));
    defparam i1_2_lut.INIT = "0x4444";
    (* lut_function="(!((B+!(C))+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i1_2_lut_3_lut (.A(w_Master_Ready), 
            .B(n11415), .C(n1584), .Z(n11412));
    defparam i1_2_lut_3_lut.INIT = "0x2020";
    (* lut_function="(!(A+!(B)))", lineinfo="@6(71[5],106[12])" *) LUT4 i5162_2_lut (.A(r_SPI_Clk_Count), 
            .B(n9259), .Z(r_Leading_Edge_N_2461));
    defparam i5162_2_lut.INIT = "0x4444";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i5247_2_lut (.A(n37[1]), 
            .B(int_RHD_TX_DV), .Z(n10807));
    defparam i5247_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i5249_2_lut (.A(n37[2]), 
            .B(int_RHD_TX_DV), .Z(n10809));
    defparam i5249_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte__i3 (.D(\int_RHD_TX_Byte[9] ), 
            .SP(int_RHD_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[9]));
    defparam r_TX_Byte__i3.REGSET = "RESET";
    defparam r_TX_Byte__i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte__i4 (.D(\int_RHD_TX_Byte[10] ), 
            .SP(int_RHD_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[10]));
    defparam r_TX_Byte__i4.REGSET = "RESET";
    defparam r_TX_Byte__i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte__i5 (.D(\int_RHD_TX_Byte[12] ), 
            .SP(int_RHD_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[12]));
    defparam r_TX_Byte__i5.REGSET = "RESET";
    defparam r_TX_Byte__i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte__i6 (.D(\int_RHD_TX_Byte[15] ), 
            .SP(int_RHD_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(r_TX_Byte[15]));
    defparam r_TX_Byte__i6.REGSET = "RESET";
    defparam r_TX_Byte__i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i0 (.D(n10815), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(o_RHD_RX_Byte_Falling[0]));
    defparam o_RX_Byte_Falling_i0_i0.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i5 (.D(r_SPI_Clk_Edges_5__N_2254[5]), 
            .SP(n10814), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(r_SPI_Clk_Edges[5]));
    defparam r_SPI_Clk_Edges_i5.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i1 (.D(n9346), 
            .SP(n10203), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(r_RX_Bit_Count[1]));
    defparam r_RX_Bit_Count_i0_i1.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i2 (.D(n9348), 
            .SP(n10203), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(r_RX_Bit_Count[2]));
    defparam r_RX_Bit_Count_i0_i2.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i3 (.D(n9350), 
            .SP(n10203), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(r_RX_Bit_Count[3]));
    defparam r_RX_Bit_Count_i0_i3.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i4 (.D(n9352), 
            .SP(n10203), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(r_RX_Bit_Count[4]));
    defparam r_RX_Bit_Count_i0_i4.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i1 (.D(r_TX_Bit_Count_3__N_2271[1]), 
            .SP(n10207), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(r_TX_Bit_Count[1]));
    defparam r_TX_Bit_Count_i1.REGSET = "SET";
    defparam r_TX_Bit_Count_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i2 (.D(r_TX_Bit_Count_3__N_2271[2]), 
            .SP(n10207), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(r_TX_Bit_Count[2]));
    defparam r_TX_Bit_Count_i2.REGSET = "SET";
    defparam r_TX_Bit_Count_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i3 (.D(r_TX_Bit_Count_3__N_2271[3]), 
            .SP(n10207), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(r_TX_Bit_Count[3]));
    defparam r_TX_Bit_Count_i3.REGSET = "SET";
    defparam r_TX_Bit_Count_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i15 (.D(n10839), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(o_RHD_RX_Byte_Falling[15]));
    defparam o_RX_Byte_Falling_i0_i15.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i15.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i5251_2_lut (.A(n37[4]), 
            .B(int_RHD_TX_DV), .Z(n10813));
    defparam i5251_2_lut.INIT = "0x2222";
    (* lut_function="(A (C+(D))+!A (B (C+(D))+!B (C+!(D))))" *) LUT4 i5073_3_lut_4_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[0]), .C(w_Master_Ready), .D(r_RX_Bit_Count[2]), 
            .Z(n9348));
    defparam i5073_3_lut_4_lut.INIT = "0xfef1";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1759_2_lut_3_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[0]), .C(r_RX_Bit_Count[2]), .Z(n6));
    defparam i1759_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(!(A (D)+!A (B (D)+!B (C (D)+!C !(D)))))" *) LUT4 i1966_2_lut_4_lut (.A(r_SPI_Clk_Edges[3]), 
            .B(n10), .C(r_SPI_Clk_Edges[4]), .D(r_SPI_Clk_Count), .Z(n66));
    defparam i1966_2_lut_4_lut.INIT = "0x01fe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i4037_2_lut_4_lut (.A(r_SPI_Clk_Edges[3]), 
            .B(n10), .C(r_SPI_Clk_Edges[4]), .D(int_RHD_TX_DV), .Z(n10814));
    defparam i4037_2_lut_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A (D)+!A (B (D)+!B ((D)+!C))))" *) LUT4 i2739_2_lut_4_lut (.A(r_SPI_Clk_Edges[3]), 
            .B(n10), .C(r_SPI_Clk_Edges[4]), .D(int_RHD_TX_DV), .Z(n9259));
    defparam i2739_2_lut_4_lut.INIT = "0x00fe";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i4050_4_lut (.A(int_RHD_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[1]), .C(n5_adj_2474), .D(n9963), 
            .Z(n10825));
    defparam i4050_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i4051_4_lut (.A(int_RHD_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[2]), .C(n5_adj_2475), .D(n9963), 
            .Z(n10826));
    defparam i4051_4_lut.INIT = "0xccca";
    (* lut_function="(A (B))" *) LUT4 i5121_2_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .Z(n11961));
    defparam i5121_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!((D)+!C))+!A (B ((D)+!C)))", lineinfo="@6(153[3],176[10])" *) LUT4 i4052_4_lut (.A(int_RHD_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[3]), .C(n11961), .D(n9963), .Z(n10827));
    defparam i4052_4_lut.INIT = "0xccac";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i4053_4_lut (.A(int_RHD_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[4]), .C(n5), .D(n9971), .Z(n10828));
    defparam i4053_4_lut.INIT = "0xccca";
    (* lut_function="((B)+!A)", lineinfo="@6(164[24],164[62])" *) LUT4 equal_238_i5_2_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .Z(n5_adj_2474));
    defparam equal_238_i5_2_lut.INIT = "0xdddd";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i4054_4_lut (.A(int_RHD_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[5]), .C(n5_adj_2474), .D(n9971), 
            .Z(n10829));
    defparam i4054_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!((D)+!C))+!A (B ((D)+!C)))", lineinfo="@6(153[3],176[10])" *) LUT4 i4056_4_lut (.A(int_RHD_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[7]), .C(n11961), .D(n9971), .Z(n10831));
    defparam i4056_4_lut.INIT = "0xccac";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i4057_4_lut (.A(int_RHD_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[8]), .C(n6_adj_2476), .D(n9976), 
            .Z(n10832));
    defparam i4057_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i4058_4_lut (.A(int_RHD_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[9]), .C(n6_adj_2476), .D(n9986), 
            .Z(n10833));
    defparam i4058_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i4059_4_lut (.A(int_RHD_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[10]), .C(n6_adj_2476), .D(n10000), 
            .Z(n10834));
    defparam i4059_4_lut.INIT = "0xccca";
    (* lut_function="(A+!(B))", lineinfo="@6(164[24],164[62])" *) LUT4 equal_240_i6_2_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .Z(n6_adj_2476));
    defparam equal_240_i6_2_lut.INIT = "0xbbbb";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+!(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i4060_4_lut (.A(int_RHD_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[11]), .C(n6_adj_2476), .D(n12126), 
            .Z(n10835));
    defparam i4060_4_lut.INIT = "0xcacc";
    (* lut_function="(A (B+!((D)+!C))+!A (B ((D)+!C)))", lineinfo="@6(153[3],176[10])" *) LUT4 i4061_4_lut (.A(int_RHD_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[12]), .C(n11959), .D(n9976), .Z(n10836));
    defparam i4061_4_lut.INIT = "0xccac";
    (* lut_function="(!((B+(C))+!A))", lineinfo="@6(159[5],175[12])" *) LUT4 i2_3_lut (.A(r_Trailing_Edge), 
            .B(r_Leading_Edge), .C(w_Master_Ready), .Z(n9726));
    defparam i2_3_lut.INIT = "0x0202";
    (* lut_function="(A+!(B (C)))", lineinfo="@6(153[3],176[10])" *) LUT4 i2_3_lut_adj_10 (.A(r_RX_Bit_Count[4]), 
            .B(n9726), .C(r_RX_Bit_Count[3]), .Z(n9971));
    defparam i2_3_lut_adj_10.INIT = "0xbfbf";
    (* lut_function="(A (B+!((D)+!C))+!A (B ((D)+!C)))", lineinfo="@6(153[3],176[10])" *) LUT4 i4062_4_lut (.A(int_RHD_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[13]), .C(n11959), .D(n9986), .Z(n10837));
    defparam i4062_4_lut.INIT = "0xccac";
    (* lut_function="(A+!(B))", lineinfo="@6(164[24],164[62])" *) LUT4 equal_237_i5_2_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .Z(n5_adj_2475));
    defparam equal_237_i5_2_lut.INIT = "0xbbbb";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i4055_4_lut (.A(int_RHD_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[6]), .C(n5_adj_2475), .D(n9971), 
            .Z(n10830));
    defparam i4055_4_lut.INIT = "0xccca";
    (* lut_function="(!(A))" *) LUT4 i5275_1_lut (.A(n10814), .Z(w_Master_Ready_N_2458));
    defparam i5275_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!((D)+!C))+!A (B ((D)+!C)))", lineinfo="@6(153[3],176[10])" *) LUT4 i4063_4_lut (.A(int_RHD_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[14]), .C(n11959), .D(n10000), .Z(n10838));
    defparam i4063_4_lut.INIT = "0xccac";
    (* lut_function="(A (B))" *) LUT4 i5119_2_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .Z(n11959));
    defparam i5119_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i4064_4_lut (.A(o_RHD_RX_Byte_Falling[15]), 
            .B(int_RHD_SPI_MISO), .C(n11959), .D(n12126), .Z(n10839));
    defparam i4064_4_lut.INIT = "0xcaaa";
    (* lut_function="(A+(B))", lineinfo="@6(166[10],166[56])" *) LUT4 equal_77_i7_2_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .Z(n6_adj_2477));
    defparam equal_77_i7_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@6(159[5],175[12])" *) LUT4 i587_2_lut (.A(r_Trailing_Edge), 
            .B(r_Leading_Edge), .Z(n1932));
    defparam i587_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@6(159[5],175[12])" *) LUT4 i2_2_lut (.A(r_RX_Bit_Count[2]), 
            .B(r_RX_Bit_Count[1]), .Z(n5));
    defparam i2_2_lut.INIT = "0xeeee";
    (* lut_function="(A+((C+(D))+!B))", lineinfo="@6(159[5],175[12])" *) LUT4 i3_4_lut (.A(n5), 
            .B(n1932), .C(n6_adj_2477), .D(r_RX_Bit_Count[0]), .Z(n14924));
    defparam i3_4_lut.INIT = "0xfffb";
    (* lut_function="(!(A (B)+!A (B+(C))))", lineinfo="@6(153[3],176[10])" *) LUT4 i5101_3_lut (.A(o_RHD_RX_DV), 
            .B(w_Master_Ready), .C(n14924), .Z(o_RHD_RX_DV_N_2444));
    defparam i5101_3_lut.INIT = "0x2323";
    (* lut_function="(A (B))", lineinfo="@6(71[5],106[12])" *) LUT4 i5032_2_lut (.A(r_SPI_Clk_Count), 
            .B(n9259), .Z(r_Trailing_Edge_N_2462));
    defparam i5032_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C)))" *) LUT4 i5286_2_lut_3_lut (.A(n9726), .B(r_RX_Bit_Count[1]), 
            .C(r_RX_Bit_Count[2]), .Z(n12126));
    defparam i5286_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="((B+!(C))+!A)", lineinfo="@6(153[3],176[10])" *) LUT4 i1_2_lut_3_lut_adj_11 (.A(n9726), 
            .B(r_RX_Bit_Count[1]), .C(r_RX_Bit_Count[2]), .Z(n10000));
    defparam i1_2_lut_3_lut_adj_11.INIT = "0xdfdf";
    (* lut_function="(((C)+!B)+!A)", lineinfo="@6(153[3],176[10])" *) LUT4 i1_2_lut_3_lut_adj_12 (.A(n9726), 
            .B(r_RX_Bit_Count[1]), .C(r_RX_Bit_Count[2]), .Z(n9986));
    defparam i1_2_lut_3_lut_adj_12.INIT = "0xf7f7";
    (* lut_function="((B+(C))+!A)", lineinfo="@6(153[3],176[10])" *) LUT4 i1_2_lut_3_lut_adj_13 (.A(n9726), 
            .B(r_RX_Bit_Count[2]), .C(r_RX_Bit_Count[1]), .Z(n9976));
    defparam i1_2_lut_3_lut_adj_13.INIT = "0xfdfd";
    (* lut_function="((B+(C))+!A)", lineinfo="@6(153[3],176[10])" *) LUT4 i1_2_lut_3_lut_adj_14 (.A(n9726), 
            .B(r_RX_Bit_Count[3]), .C(r_RX_Bit_Count[4]), .Z(n9963));
    defparam i1_2_lut_3_lut_adj_14.INIT = "0xfdfd";
    (* lineinfo="@6(91[30],91[45])" *) FA2 sub_132_add_2_add_5_7 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[5]), .C0(VCC_net), .D0(n14096), .CI0(n14096), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n19518), .CI1(n19518), 
            .CO0(n19518), .S0(n37[5]));
    defparam sub_132_add_2_add_5_7.INIT0 = "0xc33c";
    defparam sub_132_add_2_add_5_7.INIT1 = "0xc33c";
    (* lineinfo="@6(91[30],91[45])" *) FA2 sub_132_add_2_add_5_5 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[3]), .C0(VCC_net), .D0(n14094), .CI0(n14094), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[4]), .C1(VCC_net), .D1(n19272), 
            .CI1(n19272), .CO0(n19272), .CO1(n14096), .S0(n37[3]), .S1(n37[4]));
    defparam sub_132_add_2_add_5_5.INIT0 = "0xc33c";
    defparam sub_132_add_2_add_5_5.INIT1 = "0xc33c";
    (* lineinfo="@6(91[30],91[45])" *) FA2 sub_132_add_2_add_5_3 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[1]), .C0(VCC_net), .D0(n14092), .CI0(n14092), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[2]), .C1(VCC_net), .D1(n19269), 
            .CI1(n19269), .CO0(n19269), .CO1(n14094), .S0(n37[1]), .S1(n37[2]));
    defparam sub_132_add_2_add_5_3.INIT0 = "0xc33c";
    defparam sub_132_add_2_add_5_3.INIT1 = "0xc33c";
    (* lineinfo="@6(91[30],91[45])" *) FA2 sub_132_add_2_add_5_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(r_SPI_Clk_Edges[0]), 
            .C1(VCC_net), .D1(n19266), .CI1(n19266), .CO0(n19266), .CO1(n14092), 
            .S1(n37[0]));
    defparam sub_132_add_2_add_5_1.INIT0 = "0xc33c";
    defparam sub_132_add_2_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (B (C)))", lineinfo="@6(71[5],106[12])" *) LUT4 i1_2_lut_3_lut_adj_15 (.A(n1584), 
            .B(w_Master_Ready), .C(n11415), .Z(n11417));
    defparam i1_2_lut_3_lut_adj_15.INIT = "0x8080";
    (* lut_function="(A (B+!(C+(D)))+!A (B+(C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i5042_3_lut_4_lut (.A(r_RX_Bit_Count[0]), 
            .B(w_Master_Ready), .C(r_Trailing_Edge), .D(r_Leading_Edge), 
            .Z(n9277));
    defparam i5042_3_lut_4_lut.INIT = "0xddde";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i14 (.D(n10838), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(o_RHD_RX_Byte_Falling[14]));
    defparam o_RX_Byte_Falling_i0_i14.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i13 (.D(n10837), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(o_RHD_RX_Byte_Falling[13]));
    defparam o_RX_Byte_Falling_i0_i13.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i12 (.D(n10836), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(o_RHD_RX_Byte_Falling[12]));
    defparam o_RX_Byte_Falling_i0_i12.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i12.SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_2_lut_3_lut_adj_16 (.A(r_Trailing_Edge), 
            .B(r_Leading_Edge), .C(w_Master_Ready), .Z(n10203));
    defparam i1_2_lut_3_lut_adj_16.INIT = "0xfefe";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i11 (.D(n10835), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(o_RHD_RX_Byte_Falling[11]));
    defparam o_RX_Byte_Falling_i0_i11.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i10 (.D(n10834), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(o_RHD_RX_Byte_Falling[10]));
    defparam o_RX_Byte_Falling_i0_i10.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i10.SRMODE = "ASYNC";
    (* lut_function="(A (B+(C+(D)))+!A (B+(C+!(D))))", lineinfo="@6(135[7],145[14])" *) LUT4 i5061_3_lut_4_lut (.A(r_TX_Bit_Count[1]), 
            .B(r_TX_DV), .C(w_Master_Ready), .D(r_TX_Bit_Count[0]), .Z(r_TX_Bit_Count_3__N_2271[1]));
    defparam i5061_3_lut_4_lut.INIT = "0xfefd";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i9 (.D(n10833), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(o_RHD_RX_Byte_Falling[9]));
    defparam o_RX_Byte_Falling_i0_i9.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i8 (.D(n10832), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(o_RHD_RX_Byte_Falling[8]));
    defparam o_RX_Byte_Falling_i0_i8.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i8.SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_2_lut_3_lut_adj_17 (.A(r_Trailing_Edge), 
            .B(r_TX_DV), .C(w_Master_Ready), .Z(n10207));
    defparam i1_2_lut_3_lut_adj_17.INIT = "0xfefe";
    (* lut_function="(A (B+(C+(D)))+!A (B+(C+!(D))))", lineinfo="@6(135[7],145[14])" *) LUT4 i5064_3_lut_4_lut (.A(r_TX_Bit_Count[2]), 
            .B(r_TX_DV), .C(w_Master_Ready), .D(n4), .Z(r_TX_Bit_Count_3__N_2271[2]));
    defparam i5064_3_lut_4_lut.INIT = "0xfefd";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i7 (.D(n10831), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(o_RHD_RX_Byte_Falling[7]));
    defparam o_RX_Byte_Falling_i0_i7.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i3 (.D(n10811), 
            .SP(n10814), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_SPI_Clk_Edges[3]));
    defparam r_SPI_Clk_Edges_i3.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i3.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module FIFO_MEM
//

module FIFO_MEM (input int_FIFO_RE, input o_FIFO_WE, input pll_clk_int, 
            input o_reset_c, input maxfan_replicated_net_1413, input maxfan_replicated_net_999, 
            output \int_FIFO_Q[0] , output [7:0]int_FIFO_COUNT, input \o_FIFO_Data[0] , 
            input \o_FIFO_Data[1] , input \o_FIFO_Data[2] , input \o_FIFO_Data[3] , 
            input \o_FIFO_Data[4] , input \o_FIFO_Data[5] , input \o_FIFO_Data[6] , 
            input \o_FIFO_Data[7] , input \o_FIFO_Data[8] , input \o_FIFO_Data[9] , 
            input \o_FIFO_Data[10] , input \o_FIFO_Data[11] , input \o_FIFO_Data[12] , 
            input \o_FIFO_Data[13] , input \o_FIFO_Data[14] , input \o_FIFO_Data[15] , 
            input VCC_net, input GND_net, output \int_FIFO_Q[1] , output \int_FIFO_Q[2] , 
            output \int_FIFO_Q[3] , output \int_FIFO_Q[4] , output \int_FIFO_Q[5] , 
            output \int_FIFO_Q[6] , output \int_FIFO_Q[7] , output \int_FIFO_Q[8] , 
            output \int_FIFO_Q[9] , output \int_FIFO_Q[10] , output \int_FIFO_Q[11] , 
            output \int_FIFO_Q[12] , output \int_FIFO_Q[13] , output \int_FIFO_Q[14] , 
            output \int_FIFO_Q[15] );
    
    (* is_clock=1, lineinfo="@8(104[9],104[20])" *) wire pll_clk_int;
    
    (* lineinfo="@1(50[41],64[45])" *) \FIFO_MEM_ipgen_lscc_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") lscc_fifo_inst (int_FIFO_RE, 
            o_FIFO_WE, pll_clk_int, o_reset_c, maxfan_replicated_net_1413, 
            maxfan_replicated_net_999, \int_FIFO_Q[0] , {int_FIFO_COUNT}, 
            \o_FIFO_Data[0] , \o_FIFO_Data[1] , \o_FIFO_Data[2] , \o_FIFO_Data[3] , 
            \o_FIFO_Data[4] , \o_FIFO_Data[5] , \o_FIFO_Data[6] , \o_FIFO_Data[7] , 
            \o_FIFO_Data[8] , \o_FIFO_Data[9] , \o_FIFO_Data[10] , \o_FIFO_Data[11] , 
            \o_FIFO_Data[12] , \o_FIFO_Data[13] , \o_FIFO_Data[14] , \o_FIFO_Data[15] , 
            VCC_net, GND_net, \int_FIFO_Q[1] , \int_FIFO_Q[2] , \int_FIFO_Q[3] , 
            \int_FIFO_Q[4] , \int_FIFO_Q[5] , \int_FIFO_Q[6] , \int_FIFO_Q[7] , 
            \int_FIFO_Q[8] , \int_FIFO_Q[9] , \int_FIFO_Q[10] , \int_FIFO_Q[11] , 
            \int_FIFO_Q[12] , \int_FIFO_Q[13] , \int_FIFO_Q[14] , \int_FIFO_Q[15] );
    
endmodule

//
// Verilog Description of module \FIFO_MEM_ipgen_lscc_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") 
//

module \FIFO_MEM_ipgen_lscc_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") (input int_FIFO_RE, 
            input o_FIFO_WE, input pll_clk_int, input o_reset_c, input maxfan_replicated_net_1413, 
            input maxfan_replicated_net_999, output \int_FIFO_Q[0] , output [7:0]int_FIFO_COUNT, 
            input \o_FIFO_Data[0] , input \o_FIFO_Data[1] , input \o_FIFO_Data[2] , 
            input \o_FIFO_Data[3] , input \o_FIFO_Data[4] , input \o_FIFO_Data[5] , 
            input \o_FIFO_Data[6] , input \o_FIFO_Data[7] , input \o_FIFO_Data[8] , 
            input \o_FIFO_Data[9] , input \o_FIFO_Data[10] , input \o_FIFO_Data[11] , 
            input \o_FIFO_Data[12] , input \o_FIFO_Data[13] , input \o_FIFO_Data[14] , 
            input \o_FIFO_Data[15] , input VCC_net, input GND_net, output \int_FIFO_Q[1] , 
            output \int_FIFO_Q[2] , output \int_FIFO_Q[3] , output \int_FIFO_Q[4] , 
            output \int_FIFO_Q[5] , output \int_FIFO_Q[6] , output \int_FIFO_Q[7] , 
            output \int_FIFO_Q[8] , output \int_FIFO_Q[9] , output \int_FIFO_Q[10] , 
            output \int_FIFO_Q[11] , output \int_FIFO_Q[12] , output \int_FIFO_Q[13] , 
            output \int_FIFO_Q[14] , output \int_FIFO_Q[15] );
    
    (* is_clock=1, lineinfo="@8(104[9],104[20])" *) wire pll_clk_int;
    
    (* lineinfo="@1(181[60],204[41])" *) \FIFO_MEM_ipgen_lscc_fifo_main(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") fifo0 (int_FIFO_RE, 
            o_FIFO_WE, pll_clk_int, o_reset_c, maxfan_replicated_net_1413, 
            maxfan_replicated_net_999, \int_FIFO_Q[0] , {int_FIFO_COUNT}, 
            \o_FIFO_Data[0] , \o_FIFO_Data[1] , \o_FIFO_Data[2] , \o_FIFO_Data[3] , 
            \o_FIFO_Data[4] , \o_FIFO_Data[5] , \o_FIFO_Data[6] , \o_FIFO_Data[7] , 
            \o_FIFO_Data[8] , \o_FIFO_Data[9] , \o_FIFO_Data[10] , \o_FIFO_Data[11] , 
            \o_FIFO_Data[12] , \o_FIFO_Data[13] , \o_FIFO_Data[14] , \o_FIFO_Data[15] , 
            VCC_net, GND_net, \int_FIFO_Q[1] , \int_FIFO_Q[2] , \int_FIFO_Q[3] , 
            \int_FIFO_Q[4] , \int_FIFO_Q[5] , \int_FIFO_Q[6] , \int_FIFO_Q[7] , 
            \int_FIFO_Q[8] , \int_FIFO_Q[9] , \int_FIFO_Q[10] , \int_FIFO_Q[11] , 
            \int_FIFO_Q[12] , \int_FIFO_Q[13] , \int_FIFO_Q[14] , \int_FIFO_Q[15] );
    
endmodule

//
// Verilog Description of module \FIFO_MEM_ipgen_lscc_fifo_main(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") 
//

module \FIFO_MEM_ipgen_lscc_fifo_main(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") (input int_FIFO_RE, 
            input o_FIFO_WE, input pll_clk_int, input o_reset_c, input maxfan_replicated_net_1413, 
            input maxfan_replicated_net_999, output \int_FIFO_Q[0] , output [7:0]int_FIFO_COUNT, 
            input \o_FIFO_Data[0] , input \o_FIFO_Data[1] , input \o_FIFO_Data[2] , 
            input \o_FIFO_Data[3] , input \o_FIFO_Data[4] , input \o_FIFO_Data[5] , 
            input \o_FIFO_Data[6] , input \o_FIFO_Data[7] , input \o_FIFO_Data[8] , 
            input \o_FIFO_Data[9] , input \o_FIFO_Data[10] , input \o_FIFO_Data[11] , 
            input \o_FIFO_Data[12] , input \o_FIFO_Data[13] , input \o_FIFO_Data[14] , 
            input \o_FIFO_Data[15] , input VCC_net, input GND_net, output \int_FIFO_Q[1] , 
            output \int_FIFO_Q[2] , output \int_FIFO_Q[3] , output \int_FIFO_Q[4] , 
            output \int_FIFO_Q[5] , output \int_FIFO_Q[6] , output \int_FIFO_Q[7] , 
            output \int_FIFO_Q[8] , output \int_FIFO_Q[9] , output \int_FIFO_Q[10] , 
            output \int_FIFO_Q[11] , output \int_FIFO_Q[12] , output \int_FIFO_Q[13] , 
            output \int_FIFO_Q[14] , output \int_FIFO_Q[15] );
    
    (* is_clock=1, lineinfo="@8(104[9],104[20])" *) wire pll_clk_int;
    
    (* lineinfo="@1(332[38],346[49])" *) \FIFO_MEM_ipgen_lscc_soft_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") \_FABRIC.u_fifo  (int_FIFO_RE, 
            o_FIFO_WE, pll_clk_int, o_reset_c, maxfan_replicated_net_1413, 
            maxfan_replicated_net_999, \int_FIFO_Q[0] , {int_FIFO_COUNT}, 
            \o_FIFO_Data[0] , \o_FIFO_Data[1] , \o_FIFO_Data[2] , \o_FIFO_Data[3] , 
            \o_FIFO_Data[4] , \o_FIFO_Data[5] , \o_FIFO_Data[6] , \o_FIFO_Data[7] , 
            \o_FIFO_Data[8] , \o_FIFO_Data[9] , \o_FIFO_Data[10] , \o_FIFO_Data[11] , 
            \o_FIFO_Data[12] , \o_FIFO_Data[13] , \o_FIFO_Data[14] , \o_FIFO_Data[15] , 
            VCC_net, GND_net, \int_FIFO_Q[1] , \int_FIFO_Q[2] , \int_FIFO_Q[3] , 
            \int_FIFO_Q[4] , \int_FIFO_Q[5] , \int_FIFO_Q[6] , \int_FIFO_Q[7] , 
            \int_FIFO_Q[8] , \int_FIFO_Q[9] , \int_FIFO_Q[10] , \int_FIFO_Q[11] , 
            \int_FIFO_Q[12] , \int_FIFO_Q[13] , \int_FIFO_Q[14] , \int_FIFO_Q[15] );
    
endmodule

//
// Verilog Description of module \FIFO_MEM_ipgen_lscc_soft_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") 
//

module \FIFO_MEM_ipgen_lscc_soft_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") (input int_FIFO_RE, 
            input o_FIFO_WE, input pll_clk_int, input o_reset_c, input maxfan_replicated_net_1413, 
            input maxfan_replicated_net_999, output \int_FIFO_Q[0] , output [7:0]int_FIFO_COUNT, 
            input \o_FIFO_Data[0] , input \o_FIFO_Data[1] , input \o_FIFO_Data[2] , 
            input \o_FIFO_Data[3] , input \o_FIFO_Data[4] , input \o_FIFO_Data[5] , 
            input \o_FIFO_Data[6] , input \o_FIFO_Data[7] , input \o_FIFO_Data[8] , 
            input \o_FIFO_Data[9] , input \o_FIFO_Data[10] , input \o_FIFO_Data[11] , 
            input \o_FIFO_Data[12] , input \o_FIFO_Data[13] , input \o_FIFO_Data[14] , 
            input \o_FIFO_Data[15] , input VCC_net, input GND_net, output \int_FIFO_Q[1] , 
            output \int_FIFO_Q[2] , output \int_FIFO_Q[3] , output \int_FIFO_Q[4] , 
            output \int_FIFO_Q[5] , output \int_FIFO_Q[6] , output \int_FIFO_Q[7] , 
            output \int_FIFO_Q[8] , output \int_FIFO_Q[9] , output \int_FIFO_Q[10] , 
            output \int_FIFO_Q[11] , output \int_FIFO_Q[12] , output \int_FIFO_Q[13] , 
            output \int_FIFO_Q[14] , output \int_FIFO_Q[15] );
    
    (* is_clock=1, lineinfo="@8(104[9],104[20])" *) wire pll_clk_int;
    
    wire empty_mem_r, rd_fifo_en_w, full_mem_r, wr_fifo_en_w;
    (* lineinfo="@1(2640[48],2640[60])" *) wire [7:0]wr_addr_p1_r;
    
    wire wr_addr_nxt_w_0__N_2282;
    (* lineinfo="@1(2639[48],2639[57])" *) wire [7:0]wr_addr_r;
    
    wire full_nxt_w, full_r, empty_nxt_w, empty_r;
    (* lineinfo="@1(2653[28],2653[44])" *) wire [7:0]wr_addr_nxt_p1_w;
    (* lineinfo="@1(2652[28],2652[41])" *) wire [7:0]wr_addr_nxt_w;
    (* lineinfo="@1(2642[54],2642[66])" *) wire [6:0]wr_cmpaddr_r;
    (* lineinfo="@1(2641[48],2641[63])" *) wire [7:0]wr_addr_p1cmp_r;
    (* lineinfo="@1(2643[54],2643[61])" *) wire [6:0]waddr_r;
    (* lineinfo="@1(2644[54],2644[69])" *) wire [6:0]wr_cmpaddr_p1_r;
    (* lineinfo="@1(2646[48],2646[60])" *) wire [7:0]rd_addr_p1_r;
    
    wire rd_addr_nxt_w_0__N_2290;
    (* lineinfo="@1(2645[48],2645[57])" *) wire [7:0]rd_addr_r;
    (* lineinfo="@1(2656[28],2656[44])" *) wire [7:0]rd_addr_nxt_p1_w;
    (* lineinfo="@1(2647[48],2647[63])" *) wire [7:0]rd_addr_p1cmp_r;
    (* lineinfo="@1(2655[28],2655[41])" *) wire [7:0]rd_addr_nxt_w;
    (* lineinfo="@1(2648[54],2648[66])" *) wire [6:0]rd_cmpaddr_r;
    (* lineinfo="@1(2649[54],2649[61])" *) wire [6:0]raddr_r;
    (* lineinfo="@1(2783[56],2783[70])" *) wire [7:0]\MISC.wr_flag_addr_r ;
    (* lineinfo="@1(2784[56],2784[73])" *) wire [7:0]\MISC.wr_flag_addr_p1_r ;
    (* lineinfo="@1(2785[56],2785[70])" *) wire [7:0]\MISC.rd_flag_addr_r ;
    (* lineinfo="@1(2786[56],2786[73])" *) wire [7:0]\MISC.rd_flag_addr_p1_r ;
    
    wire \mem_EBR.data_raw_r[0] , \MISC.full_flag_r , \MISC.empty_flag_r , 
        n9268, n6629;
    (* lineinfo="@1(2792[36],2792[42])" *) wire [7:0]\MISC.diff_w ;
    
    wire \mem_EBR.data_raw_r[1] , \mem_EBR.data_raw_r[2] , \mem_EBR.data_raw_r[3] , 
        \mem_EBR.data_raw_r[4] , \mem_EBR.data_raw_r[5] , \mem_EBR.data_raw_r[6] , 
        \mem_EBR.data_raw_r[7] , \mem_EBR.data_raw_r[8] , \mem_EBR.data_raw_r[9] , 
        \mem_EBR.data_raw_r[10] , \mem_EBR.data_raw_r[11] , \mem_EBR.data_raw_r[12] , 
        \mem_EBR.data_raw_r[13] , \mem_EBR.data_raw_r[14] , \mem_EBR.data_raw_r[15] , 
        n15743, n15787, n15791, n15803, n15793, n15322, n14935, 
        n5, n10, n8, n12, n15745, n15779, n12_adj_2471, n15807, 
        n15, n14900, n8995;
    wire [7:0]\MISC.diff_w_7__N_2291 ;
    
    wire n8978, n8991, n8993, n8987, n8989, n8983, n19380, n14120, 
        n8985, n14117, n19377, n14115, n19374, n14113, n19371, 
        n14111, n19368, n19365, n14143, n19539, n14141, n19536, 
        n14139, n19533, n19383, n14126, n19530, n14124, n19527, 
        n14122, n19524, n19521, VCC_net_2, GND_net_2;
    
    (* lut_function="(!((B)+!A))", lineinfo="@1(3008[25],3008[51])" *) LUT4 int_FIFO_RE_I_6_2_lut (.A(int_FIFO_RE), 
            .B(empty_mem_r), .Z(rd_fifo_en_w));
    defparam int_FIFO_RE_I_6_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@1(3007[25],3007[50])" *) LUT4 o_FIFO_WE_I_0_2_lut (.A(o_FIFO_WE), 
            .B(full_mem_r), .Z(wr_fifo_en_w));
    defparam o_FIFO_WE_I_0_2_lut.INIT = "0x2222";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ full_r_c (.D(full_nxt_w), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(full_r));
    defparam full_r_c.REGSET = "RESET";
    defparam full_r_c.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ full_mem_r_c (.D(full_nxt_w), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(full_mem_r));
    defparam full_mem_r_c.REGSET = "RESET";
    defparam full_mem_r_c.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ empty_r_c (.D(empty_nxt_w), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_999), 
            .Q(empty_r));
    defparam empty_r_c.REGSET = "SET";
    defparam empty_r_c.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ empty_mem_r_c (.D(empty_nxt_w), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(empty_mem_r));
    defparam empty_mem_r_c.REGSET = "SET";
    defparam empty_mem_r_c.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i0 (.D(wr_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(wr_addr_p1_r[0]));
    defparam wr_addr_p1_r_i0.REGSET = "SET";
    defparam wr_addr_p1_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i0 (.D(wr_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(wr_cmpaddr_r[0]));
    defparam wr_cmpaddr_r_i0.REGSET = "RESET";
    defparam wr_cmpaddr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1cmp_r_i1 (.D(wr_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(wr_addr_p1cmp_r[7]));
    defparam wr_addr_p1cmp_r_i1.REGSET = "RESET";
    defparam wr_addr_p1cmp_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ waddr_r_i0 (.D(wr_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(waddr_r[0]));
    defparam waddr_r_i0.REGSET = "RESET";
    defparam waddr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i0 (.D(wr_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(wr_cmpaddr_p1_r[0]));
    defparam wr_cmpaddr_p1_r_i0.REGSET = "SET";
    defparam wr_cmpaddr_p1_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i0 (.D(rd_addr_p1_r[0]), 
            .SP(rd_addr_nxt_w_0__N_2290), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(rd_addr_r[0]));
    defparam rd_addr_r_i0.REGSET = "RESET";
    defparam rd_addr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i0 (.D(rd_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(rd_addr_p1_r[0]));
    defparam rd_addr_p1_r_i0.REGSET = "SET";
    defparam rd_addr_p1_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i0 (.D(rd_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(rd_addr_p1cmp_r[0]));
    defparam rd_addr_p1cmp_r_i0.REGSET = "SET";
    defparam rd_addr_p1cmp_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i0 (.D(rd_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(rd_cmpaddr_r[0]));
    defparam rd_cmpaddr_r_i0.REGSET = "RESET";
    defparam rd_cmpaddr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ raddr_r_i0 (.D(rd_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(raddr_r[0]));
    defparam raddr_r_i0.REGSET = "RESET";
    defparam raddr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i0  (.D(wr_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(\MISC.wr_flag_addr_r [0]));
    defparam \MISC.wr_flag_addr_r_i0 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i0 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i0  (.D(wr_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(\MISC.wr_flag_addr_p1_r [0]));
    defparam \MISC.wr_flag_addr_p1_r_i0 .REGSET = "SET";
    defparam \MISC.wr_flag_addr_p1_r_i0 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i0  (.D(rd_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(\MISC.rd_flag_addr_r [0]));
    defparam \MISC.rd_flag_addr_r_i0 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i0 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i0  (.D(rd_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(\MISC.rd_flag_addr_p1_r [0]));
    defparam \MISC.rd_flag_addr_p1_r_i0 .REGSET = "SET";
    defparam \MISC.rd_flag_addr_p1_r_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i1  (.D(\mem_EBR.data_raw_r[0] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(\int_FIFO_Q[0] ));
    defparam \mem_EBR.data_buff_r_i1 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i1 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.full_flag_r_c  (.D(full_nxt_w), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(\MISC.full_flag_r ));
    defparam \MISC.full_flag_r_c .REGSET = "RESET";
    defparam \MISC.full_flag_r_c .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.empty_flag_r_c  (.D(empty_nxt_w), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(\MISC.empty_flag_r ));
    defparam \MISC.empty_flag_r_c .REGSET = "SET";
    defparam \MISC.empty_flag_r_c .SRMODE = "ASYNC";
    (* lineinfo="@1(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i0  (.D(\MISC.diff_w [0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_FIFO_COUNT[0]));
    defparam \MISC.genblk4.data_cnt_r_res1_i0 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i0 .SRMODE = "ASYNC";
    (* lut_function="(!(A ((C+!(D))+!B)+!A (C+!(D))))" *) LUT4 i1_3_lut_4_lut (.A(int_FIFO_RE), 
            .B(\MISC.empty_flag_r ), .C(\MISC.full_flag_r ), .D(o_FIFO_WE), 
            .Z(n9268));
    defparam i1_3_lut_4_lut.INIT = "0x0d00";
    (* lut_function="(!((B+!(C+!(D)))+!A))" *) LUT4 i2_3_lut_4_lut (.A(int_FIFO_RE), 
            .B(\MISC.empty_flag_r ), .C(\MISC.full_flag_r ), .D(o_FIFO_WE), 
            .Z(n6629));
    defparam i2_3_lut_4_lut.INIT = "0x2022";
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.mem", ECO_MEM_SIZE="[32, 128]", ECO_MEM_BLOCK_SIZE="[16, 128]", ECO_MEM_BLOCK_POS="[0, 0]" *) EBR_B waddr_r_0__I_0 (.RADDR10(GND_net_2), 
            .RADDR9(GND_net_2), .RADDR8(GND_net_2), .RADDR7(GND_net), 
            .RADDR6(raddr_r[6]), .RADDR5(raddr_r[5]), .RADDR4(raddr_r[4]), 
            .RADDR3(raddr_r[3]), .RADDR2(raddr_r[2]), .RADDR1(raddr_r[1]), 
            .RADDR0(raddr_r[0]), .WADDR10(GND_net_2), .WADDR9(GND_net_2), 
            .WADDR8(GND_net_2), .WADDR7(GND_net), .WADDR6(waddr_r[6]), 
            .WADDR5(waddr_r[5]), .WADDR4(waddr_r[4]), .WADDR3(waddr_r[3]), 
            .WADDR2(waddr_r[2]), .WADDR1(waddr_r[1]), .WADDR0(waddr_r[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(\o_FIFO_Data[15] ), 
            .WDATA14(\o_FIFO_Data[14] ), .WDATA13(\o_FIFO_Data[13] ), .WDATA12(\o_FIFO_Data[12] ), 
            .WDATA11(\o_FIFO_Data[11] ), .WDATA10(\o_FIFO_Data[10] ), .WDATA9(\o_FIFO_Data[9] ), 
            .WDATA8(\o_FIFO_Data[8] ), .WDATA7(\o_FIFO_Data[7] ), .WDATA6(\o_FIFO_Data[6] ), 
            .WDATA5(\o_FIFO_Data[5] ), .WDATA4(\o_FIFO_Data[4] ), .WDATA3(\o_FIFO_Data[3] ), 
            .WDATA2(\o_FIFO_Data[2] ), .WDATA1(\o_FIFO_Data[1] ), .WDATA0(\o_FIFO_Data[0] ), 
            .RCLKE(VCC_net), .RCLK(pll_clk_int), .RE(rd_fifo_en_w), .WCLKE(VCC_net), 
            .WCLK(pll_clk_int), .WE(wr_fifo_en_w), .RDATA15(\mem_EBR.data_raw_r[15] ), 
            .RDATA14(\mem_EBR.data_raw_r[14] ), .RDATA13(\mem_EBR.data_raw_r[13] ), 
            .RDATA12(\mem_EBR.data_raw_r[12] ), .RDATA11(\mem_EBR.data_raw_r[11] ), 
            .RDATA10(\mem_EBR.data_raw_r[10] ), .RDATA9(\mem_EBR.data_raw_r[9] ), 
            .RDATA8(\mem_EBR.data_raw_r[8] ), .RDATA7(\mem_EBR.data_raw_r[7] ), 
            .RDATA6(\mem_EBR.data_raw_r[6] ), .RDATA5(\mem_EBR.data_raw_r[5] ), 
            .RDATA4(\mem_EBR.data_raw_r[4] ), .RDATA3(\mem_EBR.data_raw_r[3] ), 
            .RDATA2(\mem_EBR.data_raw_r[2] ), .RDATA1(\mem_EBR.data_raw_r[1] ), 
            .RDATA0(\mem_EBR.data_raw_r[0] ));
    defparam waddr_r_0__I_0.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.DATA_WIDTH_W = "16";
    defparam waddr_r_0__I_0.DATA_WIDTH_R = "16";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i1 (.D(wr_addr_p1_r[1]), 
            .SP(wr_addr_nxt_w_0__N_2282), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(wr_addr_r[1]));
    defparam wr_addr_r_i1.REGSET = "RESET";
    defparam wr_addr_r_i1.SRMODE = "ASYNC";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i8084_4_lut (.A(rd_addr_p1cmp_r[4]), 
            .B(rd_addr_p1cmp_r[5]), .C(wr_addr_r[4]), .D(wr_addr_r[5]), 
            .Z(n15743));
    defparam i8084_4_lut.INIT = "0x7bde";
    (* lut_function="(A (B+!(C))+!A (B+(C)))" *) LUT4 i8126_3_lut (.A(rd_addr_p1cmp_r[0]), 
            .B(n15743), .C(wr_addr_r[0]), .Z(n15787));
    defparam i8126_3_lut.INIT = "0xdede";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i8130_4_lut (.A(rd_addr_p1cmp_r[7]), 
            .B(rd_addr_p1cmp_r[3]), .C(wr_addr_r[7]), .D(wr_addr_r[3]), 
            .Z(n15791));
    defparam i8130_4_lut.INIT = "0x7bde";
    (* lut_function="(A (B+(C+!(D)))+!A (B+(C+(D))))" *) LUT4 i8141_4_lut (.A(rd_addr_p1cmp_r[6]), 
            .B(n15787), .C(wr_addr_nxt_w_0__N_2282), .D(wr_addr_r[6]), 
            .Z(n15803));
    defparam i8141_4_lut.INIT = "0xfdfe";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i8132_4_lut (.A(rd_addr_p1cmp_r[1]), 
            .B(rd_addr_p1cmp_r[2]), .C(wr_addr_r[1]), .D(wr_addr_r[2]), 
            .Z(n15793));
    defparam i8132_4_lut.INIT = "0x7bde";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i1_4_lut (.A(rd_addr_nxt_w_0__N_2290), 
            .B(n15793), .C(n15803), .D(n15791), .Z(n15322));
    defparam i1_4_lut.INIT = "0x0002";
    (* lut_function="(A+!((C+(D))+!B))", lineinfo="@1(2659[24],2659[174])" *) LUT4 empty_nxt_w_I_0_4_lut (.A(n15322), 
            .B(empty_r), .C(o_FIFO_WE), .D(n14935), .Z(empty_nxt_w));
    defparam empty_nxt_w_I_0_4_lut.INIT = "0xaaae";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@1(2658[186],2658[216])" *) LUT4 not_equal_21_i5_2_lut (.A(wr_cmpaddr_r[4]), 
            .B(rd_cmpaddr_r[4]), .Z(n5));
    defparam not_equal_21_i5_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@1(2658[186],2658[216])" *) LUT4 i3_4_lut (.A(wr_cmpaddr_r[5]), 
            .B(wr_cmpaddr_r[3]), .C(rd_cmpaddr_r[5]), .D(rd_cmpaddr_r[3]), 
            .Z(n10));
    defparam i3_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@1(2658[186],2658[216])" *) LUT4 i1_4_lut_adj_7 (.A(wr_cmpaddr_r[6]), 
            .B(wr_cmpaddr_r[1]), .C(rd_cmpaddr_r[6]), .D(rd_cmpaddr_r[1]), 
            .Z(n8));
    defparam i1_4_lut_adj_7.INIT = "0x7bde";
    (* lut_function="(A (B+(C+!(D)))+!A (B+(C+(D))))", lineinfo="@1(2658[186],2658[216])" *) LUT4 i5_4_lut (.A(wr_cmpaddr_r[0]), 
            .B(n10), .C(n5), .D(rd_cmpaddr_r[0]), .Z(n12));
    defparam i5_4_lut.INIT = "0xfdfe";
    (* lut_function="(A (B+(C+!(D)))+!A (B+(C+(D))))", lineinfo="@1(2658[186],2658[216])" *) LUT4 i6_4_lut (.A(wr_cmpaddr_r[2]), 
            .B(n12), .C(n8), .D(rd_cmpaddr_r[2]), .Z(n14935));
    defparam i6_4_lut.INIT = "0xfdfe";
    (* lut_function="(!((B)+!A))", lineinfo="@1(2655[45],2655[67])" *) LUT4 i9_2_lut (.A(int_FIFO_RE), 
            .B(empty_r), .Z(rd_addr_nxt_w_0__N_2290));
    defparam i9_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i8086_4_lut (.A(wr_cmpaddr_p1_r[3]), 
            .B(wr_cmpaddr_p1_r[2]), .C(rd_cmpaddr_r[3]), .D(rd_cmpaddr_r[2]), 
            .Z(n15745));
    defparam i8086_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i8118_4_lut (.A(wr_cmpaddr_p1_r[1]), 
            .B(wr_cmpaddr_p1_r[4]), .C(rd_cmpaddr_r[1]), .D(rd_cmpaddr_r[4]), 
            .Z(n15779));
    defparam i8118_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C+!(D))+!B (C+(D)))+!A !(B (C (D))+!B !((D)+!C))))" *) LUT4 i3_4_lut_adj_8 (.A(wr_addr_p1cmp_r[7]), 
            .B(wr_cmpaddr_p1_r[5]), .C(rd_addr_r[7]), .D(rd_cmpaddr_r[5]), 
            .Z(n12_adj_2471));
    defparam i3_4_lut_adj_8.INIT = "0x4812";
    (* lut_function="(A+(B (C+!(D))+!B (C+(D))))" *) LUT4 i8145_4_lut (.A(n15779), 
            .B(wr_cmpaddr_p1_r[6]), .C(n15745), .D(rd_cmpaddr_r[6]), .Z(n15807));
    defparam i8145_4_lut.INIT = "0xfbfe";
    (* lut_function="(!(A+!(B (C (D)+!C !(D)))))" *) LUT4 i6_4_lut_adj_9 (.A(rd_addr_nxt_w_0__N_2290), 
            .B(n12_adj_2471), .C(wr_cmpaddr_p1_r[0]), .D(rd_cmpaddr_r[0]), 
            .Z(n15));
    defparam i6_4_lut_adj_9.INIT = "0x4004";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i2_3_lut (.A(full_r), .B(int_FIFO_RE), 
            .C(n14935), .Z(n14900));
    defparam i2_3_lut.INIT = "0x0202";
    (* lut_function="(A (B+!((D)+!C))+!A (B))", lineinfo="@1(2658[23],2658[240])" *) LUT4 full_nxt_w_I_0_4_lut (.A(wr_addr_nxt_w_0__N_2282), 
            .B(n14900), .C(n15), .D(n15807), .Z(full_nxt_w));
    defparam full_nxt_w_I_0_4_lut.INIT = "0xccec";
    (* lut_function="(!((B)+!A))", lineinfo="@1(2652[45],2652[66])" *) LUT4 i5_2_lut (.A(o_FIFO_WE), 
            .B(full_r), .Z(wr_addr_nxt_w_0__N_2282));
    defparam i5_2_lut.INIT = "0x2222";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i2 (.D(wr_addr_p1_r[2]), 
            .SP(wr_addr_nxt_w_0__N_2282), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(wr_addr_r[2]));
    defparam wr_addr_r_i2.REGSET = "RESET";
    defparam wr_addr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i3 (.D(wr_addr_p1_r[3]), 
            .SP(wr_addr_nxt_w_0__N_2282), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(wr_addr_r[3]));
    defparam wr_addr_r_i3.REGSET = "RESET";
    defparam wr_addr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i4 (.D(wr_addr_p1_r[4]), 
            .SP(wr_addr_nxt_w_0__N_2282), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(wr_addr_r[4]));
    defparam wr_addr_r_i4.REGSET = "RESET";
    defparam wr_addr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i5 (.D(wr_addr_p1_r[5]), 
            .SP(wr_addr_nxt_w_0__N_2282), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(wr_addr_r[5]));
    defparam wr_addr_r_i5.REGSET = "RESET";
    defparam wr_addr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i6 (.D(wr_addr_p1_r[6]), 
            .SP(wr_addr_nxt_w_0__N_2282), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(wr_addr_r[6]));
    defparam wr_addr_r_i6.REGSET = "RESET";
    defparam wr_addr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i7 (.D(wr_addr_p1_r[7]), 
            .SP(wr_addr_nxt_w_0__N_2282), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(wr_addr_r[7]));
    defparam wr_addr_r_i7.REGSET = "RESET";
    defparam wr_addr_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i1 (.D(wr_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(wr_addr_p1_r[1]));
    defparam wr_addr_p1_r_i1.REGSET = "RESET";
    defparam wr_addr_p1_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i2 (.D(wr_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(wr_addr_p1_r[2]));
    defparam wr_addr_p1_r_i2.REGSET = "RESET";
    defparam wr_addr_p1_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i3 (.D(wr_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(wr_addr_p1_r[3]));
    defparam wr_addr_p1_r_i3.REGSET = "RESET";
    defparam wr_addr_p1_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i4 (.D(wr_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(wr_addr_p1_r[4]));
    defparam wr_addr_p1_r_i4.REGSET = "RESET";
    defparam wr_addr_p1_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i5 (.D(wr_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(wr_addr_p1_r[5]));
    defparam wr_addr_p1_r_i5.REGSET = "RESET";
    defparam wr_addr_p1_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i6 (.D(wr_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(wr_addr_p1_r[6]));
    defparam wr_addr_p1_r_i6.REGSET = "RESET";
    defparam wr_addr_p1_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i7 (.D(wr_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(wr_addr_p1_r[7]));
    defparam wr_addr_p1_r_i7.REGSET = "RESET";
    defparam wr_addr_p1_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i1 (.D(wr_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(wr_cmpaddr_r[1]));
    defparam wr_cmpaddr_r_i1.REGSET = "RESET";
    defparam wr_cmpaddr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i2 (.D(wr_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(wr_cmpaddr_r[2]));
    defparam wr_cmpaddr_r_i2.REGSET = "RESET";
    defparam wr_cmpaddr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i3 (.D(wr_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(wr_cmpaddr_r[3]));
    defparam wr_cmpaddr_r_i3.REGSET = "RESET";
    defparam wr_cmpaddr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i4 (.D(wr_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(wr_cmpaddr_r[4]));
    defparam wr_cmpaddr_r_i4.REGSET = "RESET";
    defparam wr_cmpaddr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i5 (.D(wr_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(wr_cmpaddr_r[5]));
    defparam wr_cmpaddr_r_i5.REGSET = "RESET";
    defparam wr_cmpaddr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i6 (.D(wr_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(wr_cmpaddr_r[6]));
    defparam wr_cmpaddr_r_i6.REGSET = "RESET";
    defparam wr_cmpaddr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ waddr_r_i1 (.D(wr_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(waddr_r[1]));
    defparam waddr_r_i1.REGSET = "RESET";
    defparam waddr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ waddr_r_i2 (.D(wr_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(waddr_r[2]));
    defparam waddr_r_i2.REGSET = "RESET";
    defparam waddr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ waddr_r_i3 (.D(wr_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(waddr_r[3]));
    defparam waddr_r_i3.REGSET = "RESET";
    defparam waddr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ waddr_r_i4 (.D(wr_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(waddr_r[4]));
    defparam waddr_r_i4.REGSET = "RESET";
    defparam waddr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ waddr_r_i5 (.D(wr_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(waddr_r[5]));
    defparam waddr_r_i5.REGSET = "RESET";
    defparam waddr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ waddr_r_i6 (.D(wr_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(waddr_r[6]));
    defparam waddr_r_i6.REGSET = "RESET";
    defparam waddr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i1 (.D(wr_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(wr_cmpaddr_p1_r[1]));
    defparam wr_cmpaddr_p1_r_i1.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i2 (.D(wr_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(wr_cmpaddr_p1_r[2]));
    defparam wr_cmpaddr_p1_r_i2.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i3 (.D(wr_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(wr_cmpaddr_p1_r[3]));
    defparam wr_cmpaddr_p1_r_i3.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i4 (.D(wr_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(wr_cmpaddr_p1_r[4]));
    defparam wr_cmpaddr_p1_r_i4.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i5 (.D(wr_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(wr_cmpaddr_p1_r[5]));
    defparam wr_cmpaddr_p1_r_i5.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i6 (.D(wr_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(wr_cmpaddr_p1_r[6]));
    defparam wr_cmpaddr_p1_r_i6.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i1 (.D(rd_addr_p1_r[1]), 
            .SP(rd_addr_nxt_w_0__N_2290), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(rd_addr_r[1]));
    defparam rd_addr_r_i1.REGSET = "RESET";
    defparam rd_addr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i2 (.D(rd_addr_p1_r[2]), 
            .SP(rd_addr_nxt_w_0__N_2290), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(rd_addr_r[2]));
    defparam rd_addr_r_i2.REGSET = "RESET";
    defparam rd_addr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i3 (.D(rd_addr_p1_r[3]), 
            .SP(rd_addr_nxt_w_0__N_2290), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(rd_addr_r[3]));
    defparam rd_addr_r_i3.REGSET = "RESET";
    defparam rd_addr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i4 (.D(rd_addr_p1_r[4]), 
            .SP(rd_addr_nxt_w_0__N_2290), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(rd_addr_r[4]));
    defparam rd_addr_r_i4.REGSET = "RESET";
    defparam rd_addr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i5 (.D(rd_addr_p1_r[5]), 
            .SP(rd_addr_nxt_w_0__N_2290), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(rd_addr_r[5]));
    defparam rd_addr_r_i5.REGSET = "RESET";
    defparam rd_addr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i6 (.D(rd_addr_p1_r[6]), 
            .SP(rd_addr_nxt_w_0__N_2290), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(rd_addr_r[6]));
    defparam rd_addr_r_i6.REGSET = "RESET";
    defparam rd_addr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i7 (.D(rd_addr_p1_r[7]), 
            .SP(rd_addr_nxt_w_0__N_2290), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(rd_addr_r[7]));
    defparam rd_addr_r_i7.REGSET = "RESET";
    defparam rd_addr_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i1 (.D(rd_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(rd_addr_p1_r[1]));
    defparam rd_addr_p1_r_i1.REGSET = "RESET";
    defparam rd_addr_p1_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i2 (.D(rd_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(rd_addr_p1_r[2]));
    defparam rd_addr_p1_r_i2.REGSET = "RESET";
    defparam rd_addr_p1_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i3 (.D(rd_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(rd_addr_p1_r[3]));
    defparam rd_addr_p1_r_i3.REGSET = "RESET";
    defparam rd_addr_p1_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i4 (.D(rd_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(rd_addr_p1_r[4]));
    defparam rd_addr_p1_r_i4.REGSET = "RESET";
    defparam rd_addr_p1_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i5 (.D(rd_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(rd_addr_p1_r[5]));
    defparam rd_addr_p1_r_i5.REGSET = "RESET";
    defparam rd_addr_p1_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i6 (.D(rd_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(rd_addr_p1_r[6]));
    defparam rd_addr_p1_r_i6.REGSET = "RESET";
    defparam rd_addr_p1_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i7 (.D(rd_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(rd_addr_p1_r[7]));
    defparam rd_addr_p1_r_i7.REGSET = "RESET";
    defparam rd_addr_p1_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i1 (.D(rd_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(rd_addr_p1cmp_r[1]));
    defparam rd_addr_p1cmp_r_i1.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i2 (.D(rd_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(rd_addr_p1cmp_r[2]));
    defparam rd_addr_p1cmp_r_i2.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i3 (.D(rd_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(rd_addr_p1cmp_r[3]));
    defparam rd_addr_p1cmp_r_i3.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i4 (.D(rd_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(rd_addr_p1cmp_r[4]));
    defparam rd_addr_p1cmp_r_i4.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i5 (.D(rd_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(rd_addr_p1cmp_r[5]));
    defparam rd_addr_p1cmp_r_i5.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i6 (.D(rd_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(rd_addr_p1cmp_r[6]));
    defparam rd_addr_p1cmp_r_i6.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i7 (.D(rd_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(rd_addr_p1cmp_r[7]));
    defparam rd_addr_p1cmp_r_i7.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i1 (.D(rd_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(rd_cmpaddr_r[1]));
    defparam rd_cmpaddr_r_i1.REGSET = "RESET";
    defparam rd_cmpaddr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i2 (.D(rd_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(rd_cmpaddr_r[2]));
    defparam rd_cmpaddr_r_i2.REGSET = "RESET";
    defparam rd_cmpaddr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i3 (.D(rd_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(rd_cmpaddr_r[3]));
    defparam rd_cmpaddr_r_i3.REGSET = "RESET";
    defparam rd_cmpaddr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i4 (.D(rd_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(rd_cmpaddr_r[4]));
    defparam rd_cmpaddr_r_i4.REGSET = "RESET";
    defparam rd_cmpaddr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i5 (.D(rd_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(rd_cmpaddr_r[5]));
    defparam rd_cmpaddr_r_i5.REGSET = "RESET";
    defparam rd_cmpaddr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i6 (.D(rd_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(rd_cmpaddr_r[6]));
    defparam rd_cmpaddr_r_i6.REGSET = "RESET";
    defparam rd_cmpaddr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ raddr_r_i1 (.D(rd_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(raddr_r[1]));
    defparam raddr_r_i1.REGSET = "RESET";
    defparam raddr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ raddr_r_i2 (.D(rd_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(raddr_r[2]));
    defparam raddr_r_i2.REGSET = "RESET";
    defparam raddr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ raddr_r_i3 (.D(rd_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(raddr_r[3]));
    defparam raddr_r_i3.REGSET = "RESET";
    defparam raddr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ raddr_r_i4 (.D(rd_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(raddr_r[4]));
    defparam raddr_r_i4.REGSET = "RESET";
    defparam raddr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ raddr_r_i5 (.D(rd_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(raddr_r[5]));
    defparam raddr_r_i5.REGSET = "RESET";
    defparam raddr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ raddr_r_i6 (.D(rd_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(raddr_r[6]));
    defparam raddr_r_i6.REGSET = "RESET";
    defparam raddr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i1  (.D(wr_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(\MISC.wr_flag_addr_r [1]));
    defparam \MISC.wr_flag_addr_r_i1 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i1 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i2  (.D(wr_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(\MISC.wr_flag_addr_r [2]));
    defparam \MISC.wr_flag_addr_r_i2 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i2 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i3  (.D(wr_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(\MISC.wr_flag_addr_r [3]));
    defparam \MISC.wr_flag_addr_r_i3 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i3 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i4  (.D(wr_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(\MISC.wr_flag_addr_r [4]));
    defparam \MISC.wr_flag_addr_r_i4 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i4 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i5  (.D(wr_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(\MISC.wr_flag_addr_r [5]));
    defparam \MISC.wr_flag_addr_r_i5 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i5 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i6  (.D(wr_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(\MISC.wr_flag_addr_r [6]));
    defparam \MISC.wr_flag_addr_r_i6 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i6 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i7  (.D(wr_addr_nxt_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(\MISC.wr_flag_addr_r [7]));
    defparam \MISC.wr_flag_addr_r_i7 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i7 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i1  (.D(wr_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(\MISC.wr_flag_addr_p1_r [1]));
    defparam \MISC.wr_flag_addr_p1_r_i1 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i1 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i2  (.D(wr_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(\MISC.wr_flag_addr_p1_r [2]));
    defparam \MISC.wr_flag_addr_p1_r_i2 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i2 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i3  (.D(wr_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(\MISC.wr_flag_addr_p1_r [3]));
    defparam \MISC.wr_flag_addr_p1_r_i3 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i3 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i4  (.D(wr_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(\MISC.wr_flag_addr_p1_r [4]));
    defparam \MISC.wr_flag_addr_p1_r_i4 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i4 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i5  (.D(wr_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(\MISC.wr_flag_addr_p1_r [5]));
    defparam \MISC.wr_flag_addr_p1_r_i5 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i5 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i6  (.D(wr_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(\MISC.wr_flag_addr_p1_r [6]));
    defparam \MISC.wr_flag_addr_p1_r_i6 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i6 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i7  (.D(wr_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(\MISC.wr_flag_addr_p1_r [7]));
    defparam \MISC.wr_flag_addr_p1_r_i7 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i7 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i1  (.D(rd_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(\MISC.rd_flag_addr_r [1]));
    defparam \MISC.rd_flag_addr_r_i1 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i1 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i2  (.D(rd_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(\MISC.rd_flag_addr_r [2]));
    defparam \MISC.rd_flag_addr_r_i2 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i2 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i3  (.D(rd_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(\MISC.rd_flag_addr_r [3]));
    defparam \MISC.rd_flag_addr_r_i3 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i3 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i4  (.D(rd_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(\MISC.rd_flag_addr_r [4]));
    defparam \MISC.rd_flag_addr_r_i4 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i4 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i5  (.D(rd_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(\MISC.rd_flag_addr_r [5]));
    defparam \MISC.rd_flag_addr_r_i5 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i5 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i6  (.D(rd_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(\MISC.rd_flag_addr_r [6]));
    defparam \MISC.rd_flag_addr_r_i6 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i6 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i7  (.D(rd_addr_nxt_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(\MISC.rd_flag_addr_r [7]));
    defparam \MISC.rd_flag_addr_r_i7 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i7 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i1  (.D(rd_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(\MISC.rd_flag_addr_p1_r [1]));
    defparam \MISC.rd_flag_addr_p1_r_i1 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i1 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i2  (.D(rd_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(\MISC.rd_flag_addr_p1_r [2]));
    defparam \MISC.rd_flag_addr_p1_r_i2 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i2 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i3  (.D(rd_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(\MISC.rd_flag_addr_p1_r [3]));
    defparam \MISC.rd_flag_addr_p1_r_i3 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i3 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i4  (.D(rd_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(\MISC.rd_flag_addr_p1_r [4]));
    defparam \MISC.rd_flag_addr_p1_r_i4 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i4 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i5  (.D(rd_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(\MISC.rd_flag_addr_p1_r [5]));
    defparam \MISC.rd_flag_addr_p1_r_i5 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i5 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i6  (.D(rd_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(\MISC.rd_flag_addr_p1_r [6]));
    defparam \MISC.rd_flag_addr_p1_r_i6 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i6 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i7  (.D(rd_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(\MISC.rd_flag_addr_p1_r [7]));
    defparam \MISC.rd_flag_addr_p1_r_i7 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i2  (.D(\mem_EBR.data_raw_r[1] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(\int_FIFO_Q[1] ));
    defparam \mem_EBR.data_buff_r_i2 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i3  (.D(\mem_EBR.data_raw_r[2] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(\int_FIFO_Q[2] ));
    defparam \mem_EBR.data_buff_r_i3 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i4  (.D(\mem_EBR.data_raw_r[3] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(\int_FIFO_Q[3] ));
    defparam \mem_EBR.data_buff_r_i4 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i5  (.D(\mem_EBR.data_raw_r[4] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(\int_FIFO_Q[4] ));
    defparam \mem_EBR.data_buff_r_i5 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i6  (.D(\mem_EBR.data_raw_r[5] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(\int_FIFO_Q[5] ));
    defparam \mem_EBR.data_buff_r_i6 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i7  (.D(\mem_EBR.data_raw_r[6] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(\int_FIFO_Q[6] ));
    defparam \mem_EBR.data_buff_r_i7 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i8  (.D(\mem_EBR.data_raw_r[7] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(\int_FIFO_Q[7] ));
    defparam \mem_EBR.data_buff_r_i8 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i9  (.D(\mem_EBR.data_raw_r[8] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(\int_FIFO_Q[8] ));
    defparam \mem_EBR.data_buff_r_i9 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i10  (.D(\mem_EBR.data_raw_r[9] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(\int_FIFO_Q[9] ));
    defparam \mem_EBR.data_buff_r_i10 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i11  (.D(\mem_EBR.data_raw_r[10] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(\int_FIFO_Q[10] ));
    defparam \mem_EBR.data_buff_r_i11 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i12  (.D(\mem_EBR.data_raw_r[11] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(\int_FIFO_Q[11] ));
    defparam \mem_EBR.data_buff_r_i12 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i13  (.D(\mem_EBR.data_raw_r[12] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(\int_FIFO_Q[12] ));
    defparam \mem_EBR.data_buff_r_i13 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i14  (.D(\mem_EBR.data_raw_r[13] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(\int_FIFO_Q[13] ));
    defparam \mem_EBR.data_buff_r_i14 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i15  (.D(\mem_EBR.data_raw_r[14] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(\int_FIFO_Q[14] ));
    defparam \mem_EBR.data_buff_r_i15 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i16  (.D(\mem_EBR.data_raw_r[15] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(\int_FIFO_Q[15] ));
    defparam \mem_EBR.data_buff_r_i16 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i16 .SRMODE = "ASYNC";
    (* lineinfo="@1(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i1  (.D(\MISC.diff_w [1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_FIFO_COUNT[1]));
    defparam \MISC.genblk4.data_cnt_r_res1_i1 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i1 .SRMODE = "ASYNC";
    (* lineinfo="@1(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i2  (.D(\MISC.diff_w [2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_FIFO_COUNT[2]));
    defparam \MISC.genblk4.data_cnt_r_res1_i2 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i2 .SRMODE = "ASYNC";
    (* lineinfo="@1(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i3  (.D(\MISC.diff_w [3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_FIFO_COUNT[3]));
    defparam \MISC.genblk4.data_cnt_r_res1_i3 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i3 .SRMODE = "ASYNC";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2655[44],2655[95])" *) LUT4 rd_addr_r_7__I_0_4_lut (.A(rd_addr_r[7]), 
            .B(rd_addr_p1_r[7]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[7]));
    defparam rd_addr_r_7__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2655[44],2655[95])" *) LUT4 rd_addr_r_6__I_0_4_lut (.A(rd_addr_r[6]), 
            .B(rd_addr_p1_r[6]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[6]));
    defparam rd_addr_r_6__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2655[44],2655[95])" *) LUT4 rd_addr_r_5__I_0_4_lut (.A(rd_addr_r[5]), 
            .B(rd_addr_p1_r[5]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[5]));
    defparam rd_addr_r_5__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2655[44],2655[95])" *) LUT4 rd_addr_r_4__I_0_4_lut (.A(rd_addr_r[4]), 
            .B(rd_addr_p1_r[4]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[4]));
    defparam rd_addr_r_4__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2655[44],2655[95])" *) LUT4 rd_addr_r_3__I_0_4_lut (.A(rd_addr_r[3]), 
            .B(rd_addr_p1_r[3]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[3]));
    defparam rd_addr_r_3__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2655[44],2655[95])" *) LUT4 rd_addr_r_2__I_0_4_lut (.A(rd_addr_r[2]), 
            .B(rd_addr_p1_r[2]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[2]));
    defparam rd_addr_r_2__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2655[44],2655[95])" *) LUT4 rd_addr_r_1__I_0_4_lut (.A(rd_addr_r[1]), 
            .B(rd_addr_p1_r[1]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[1]));
    defparam rd_addr_r_1__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2652[44],2652[94])" *) LUT4 wr_addr_r_7__I_0_4_lut (.A(wr_addr_r[7]), 
            .B(wr_addr_p1_r[7]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[7]));
    defparam wr_addr_r_7__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2652[44],2652[94])" *) LUT4 wr_addr_r_6__I_0_4_lut (.A(wr_addr_r[6]), 
            .B(wr_addr_p1_r[6]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[6]));
    defparam wr_addr_r_6__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2652[44],2652[94])" *) LUT4 wr_addr_r_5__I_0_4_lut (.A(wr_addr_r[5]), 
            .B(wr_addr_p1_r[5]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[5]));
    defparam wr_addr_r_5__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2652[44],2652[94])" *) LUT4 wr_addr_r_4__I_0_4_lut (.A(wr_addr_r[4]), 
            .B(wr_addr_p1_r[4]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[4]));
    defparam wr_addr_r_4__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2652[44],2652[94])" *) LUT4 wr_addr_r_3__I_0_4_lut (.A(wr_addr_r[3]), 
            .B(wr_addr_p1_r[3]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[3]));
    defparam wr_addr_r_3__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2652[44],2652[94])" *) LUT4 wr_addr_r_2__I_0_4_lut (.A(wr_addr_r[2]), 
            .B(wr_addr_p1_r[2]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[2]));
    defparam wr_addr_r_2__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2652[44],2652[94])" *) LUT4 wr_addr_r_1__I_0_4_lut (.A(wr_addr_r[1]), 
            .B(wr_addr_p1_r[1]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[1]));
    defparam wr_addr_r_1__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2655[44],2655[95])" *) LUT4 rd_addr_r_0__I_0_4_lut (.A(rd_addr_r[0]), 
            .B(rd_addr_p1_r[0]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[0]));
    defparam rd_addr_r_0__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@1(2792[45],2792[108])" *) LUT4 mux_1432_i2_3_lut (.A(\MISC.rd_flag_addr_r [1]), 
            .B(\MISC.rd_flag_addr_p1_r [1]), .C(n6629), .Z(n8995));
    defparam mux_1432_i2_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2652[44],2652[94])" *) LUT4 wr_addr_r_0__I_0_4_lut (.A(wr_addr_r[0]), 
            .B(wr_addr_p1_r[0]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[0]));
    defparam wr_addr_r_0__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(2792[45],2792[108])" *) LUT4 i2812_3_lut (.A(\MISC.wr_flag_addr_r [1]), 
            .B(\MISC.wr_flag_addr_p1_r [1]), .C(n9268), .Z(\MISC.diff_w_7__N_2291 [1]));
    defparam i2812_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@1(2792[45],2792[108])" *) LUT4 mux_1432_i1_3_lut (.A(\MISC.rd_flag_addr_r [0]), 
            .B(\MISC.rd_flag_addr_p1_r [0]), .C(n6629), .Z(n8978));
    defparam mux_1432_i1_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(2792[45],2792[108])" *) LUT4 i2749_3_lut (.A(\MISC.wr_flag_addr_r [0]), 
            .B(\MISC.wr_flag_addr_p1_r [0]), .C(n9268), .Z(\MISC.diff_w_7__N_2291 [0]));
    defparam i2749_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@1(2792[45],2792[108])" *) LUT4 mux_1432_i4_3_lut (.A(\MISC.rd_flag_addr_r [3]), 
            .B(\MISC.rd_flag_addr_p1_r [3]), .C(n6629), .Z(n8991));
    defparam mux_1432_i4_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(2792[45],2792[108])" *) LUT4 i2816_3_lut (.A(\MISC.wr_flag_addr_r [3]), 
            .B(\MISC.wr_flag_addr_p1_r [3]), .C(n9268), .Z(\MISC.diff_w_7__N_2291 [3]));
    defparam i2816_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@1(2792[45],2792[108])" *) LUT4 mux_1432_i3_3_lut (.A(\MISC.rd_flag_addr_r [2]), 
            .B(\MISC.rd_flag_addr_p1_r [2]), .C(n6629), .Z(n8993));
    defparam mux_1432_i3_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(2792[45],2792[108])" *) LUT4 i2814_3_lut (.A(\MISC.wr_flag_addr_r [2]), 
            .B(\MISC.wr_flag_addr_p1_r [2]), .C(n9268), .Z(\MISC.diff_w_7__N_2291 [2]));
    defparam i2814_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@1(2792[45],2792[108])" *) LUT4 mux_1432_i6_3_lut (.A(\MISC.rd_flag_addr_r [5]), 
            .B(\MISC.rd_flag_addr_p1_r [5]), .C(n6629), .Z(n8987));
    defparam mux_1432_i6_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(2792[45],2792[108])" *) LUT4 i2820_3_lut (.A(\MISC.wr_flag_addr_r [5]), 
            .B(\MISC.wr_flag_addr_p1_r [5]), .C(n9268), .Z(\MISC.diff_w_7__N_2291 [5]));
    defparam i2820_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@1(2792[45],2792[108])" *) LUT4 mux_1432_i5_3_lut (.A(\MISC.rd_flag_addr_r [4]), 
            .B(\MISC.rd_flag_addr_p1_r [4]), .C(n6629), .Z(n8989));
    defparam mux_1432_i5_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(2792[45],2792[108])" *) LUT4 i2818_3_lut (.A(\MISC.wr_flag_addr_r [4]), 
            .B(\MISC.wr_flag_addr_p1_r [4]), .C(n9268), .Z(\MISC.diff_w_7__N_2291 [4]));
    defparam i2818_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@1(2792[45],2792[108])" *) LUT4 mux_1432_i8_3_lut (.A(\MISC.rd_flag_addr_r [7]), 
            .B(\MISC.rd_flag_addr_p1_r [7]), .C(n6629), .Z(n8983));
    defparam mux_1432_i8_3_lut.INIT = "0x3535";
    (* lineinfo="@1(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_7__I_0_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(rd_addr_nxt_w[0]), 
            .C1(VCC_net), .D1(n19380), .CI1(n19380), .CO0(n19380), .CO1(n14120), 
            .S1(rd_addr_nxt_p1_w[0]));
    defparam rd_addr_nxt_w_7__I_0_1.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_7__I_0_1.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(2792[45],2792[108])" *) LUT4 i2824_3_lut (.A(\MISC.wr_flag_addr_r [7]), 
            .B(\MISC.wr_flag_addr_p1_r [7]), .C(n9268), .Z(\MISC.diff_w_7__N_2291 [7]));
    defparam i2824_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@1(2792[45],2792[108])" *) LUT4 mux_1432_i7_3_lut (.A(\MISC.rd_flag_addr_r [6]), 
            .B(\MISC.rd_flag_addr_p1_r [6]), .C(n6629), .Z(n8985));
    defparam mux_1432_i7_3_lut.INIT = "0x3535";
    (* lineinfo="@1(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_7__I_0_9 (.A0(GND_net), 
            .B0(wr_addr_nxt_w[7]), .C0(GND_net), .D0(n14117), .CI0(n14117), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n19377), .CI1(n19377), 
            .CO0(n19377), .S0(wr_addr_nxt_p1_w[7]));
    defparam wr_addr_nxt_w_7__I_0_9.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_7__I_0_9.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(2792[45],2792[108])" *) LUT4 i2822_3_lut (.A(\MISC.wr_flag_addr_r [6]), 
            .B(\MISC.wr_flag_addr_p1_r [6]), .C(n9268), .Z(\MISC.diff_w_7__N_2291 [6]));
    defparam i2822_3_lut.INIT = "0xcaca";
    (* lineinfo="@1(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_7__I_0_7 (.A0(GND_net), 
            .B0(wr_addr_nxt_w[5]), .C0(GND_net), .D0(n14115), .CI0(n14115), 
            .A1(GND_net), .B1(wr_addr_nxt_w[6]), .C1(GND_net), .D1(n19374), 
            .CI1(n19374), .CO0(n19374), .CO1(n14117), .S0(wr_addr_nxt_p1_w[5]), 
            .S1(wr_addr_nxt_p1_w[6]));
    defparam wr_addr_nxt_w_7__I_0_7.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_7__I_0_7.INIT1 = "0xc33c";
    (* lineinfo="@1(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_7__I_0_5 (.A0(GND_net), 
            .B0(wr_addr_nxt_w[3]), .C0(GND_net), .D0(n14113), .CI0(n14113), 
            .A1(GND_net), .B1(wr_addr_nxt_w[4]), .C1(GND_net), .D1(n19371), 
            .CI1(n19371), .CO0(n19371), .CO1(n14115), .S0(wr_addr_nxt_p1_w[3]), 
            .S1(wr_addr_nxt_p1_w[4]));
    defparam wr_addr_nxt_w_7__I_0_5.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_7__I_0_5.INIT1 = "0xc33c";
    (* lineinfo="@1(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_7__I_0_3 (.A0(GND_net), 
            .B0(wr_addr_nxt_w[1]), .C0(GND_net), .D0(n14111), .CI0(n14111), 
            .A1(GND_net), .B1(wr_addr_nxt_w[2]), .C1(GND_net), .D1(n19368), 
            .CI1(n19368), .CO0(n19368), .CO1(n14113), .S0(wr_addr_nxt_p1_w[1]), 
            .S1(wr_addr_nxt_p1_w[2]));
    defparam wr_addr_nxt_w_7__I_0_3.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_7__I_0_3.INIT1 = "0xc33c";
    (* lineinfo="@1(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_7__I_0_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(wr_addr_nxt_w[0]), 
            .C1(VCC_net), .D1(n19365), .CI1(n19365), .CO0(n19365), .CO1(n14111), 
            .S1(wr_addr_nxt_p1_w[0]));
    defparam wr_addr_nxt_w_7__I_0_1.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_7__I_0_1.INIT1 = "0xc33c";
    (* lineinfo="@1(2792[45],2792[108])" *) FA2 \MISC.diff_w_7__I_0_8  (.A0(GND_net), 
            .B0(\MISC.diff_w_7__N_2291 [6]), .C0(n8985), .D0(n14143), 
            .CI0(n14143), .A1(GND_net), .B1(\MISC.diff_w_7__N_2291 [7]), 
            .C1(n8983), .D1(n19539), .CI1(n19539), .CO0(n19539), .S0(\MISC.diff_w [6]), 
            .S1(\MISC.diff_w [7]));
    defparam \MISC.diff_w_7__I_0_8 .INIT0 = "0xc33c";
    defparam \MISC.diff_w_7__I_0_8 .INIT1 = "0xc33c";
    (* lineinfo="@1(2792[45],2792[108])" *) FA2 \MISC.diff_w_7__I_0_6  (.A0(GND_net), 
            .B0(\MISC.diff_w_7__N_2291 [4]), .C0(n8989), .D0(n14141), 
            .CI0(n14141), .A1(GND_net), .B1(\MISC.diff_w_7__N_2291 [5]), 
            .C1(n8987), .D1(n19536), .CI1(n19536), .CO0(n19536), .CO1(n14143), 
            .S0(\MISC.diff_w [4]), .S1(\MISC.diff_w [5]));
    defparam \MISC.diff_w_7__I_0_6 .INIT0 = "0xc33c";
    defparam \MISC.diff_w_7__I_0_6 .INIT1 = "0xc33c";
    (* lineinfo="@1(2792[45],2792[108])" *) FA2 \MISC.diff_w_7__I_0_4  (.A0(GND_net), 
            .B0(\MISC.diff_w_7__N_2291 [2]), .C0(n8993), .D0(n14139), 
            .CI0(n14139), .A1(GND_net), .B1(\MISC.diff_w_7__N_2291 [3]), 
            .C1(n8991), .D1(n19533), .CI1(n19533), .CO0(n19533), .CO1(n14141), 
            .S0(\MISC.diff_w [2]), .S1(\MISC.diff_w [3]));
    defparam \MISC.diff_w_7__I_0_4 .INIT0 = "0xc33c";
    defparam \MISC.diff_w_7__I_0_4 .INIT1 = "0xc33c";
    (* lineinfo="@1(2792[45],2792[108])" *) FA2 \MISC.diff_w_7__I_0_2  (.A0(GND_net), 
            .B0(\MISC.diff_w_7__N_2291 [0]), .C0(n8978), .D0(VCC_net), 
            .A1(GND_net), .B1(\MISC.diff_w_7__N_2291 [1]), .C1(n8995), 
            .D1(n19383), .CI1(n19383), .CO0(n19383), .CO1(n14139), .S0(\MISC.diff_w [0]), 
            .S1(\MISC.diff_w [1]));
    defparam \MISC.diff_w_7__I_0_2 .INIT0 = "0xc33c";
    defparam \MISC.diff_w_7__I_0_2 .INIT1 = "0xc33c";
    (* lineinfo="@1(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_7__I_0_9 (.A0(GND_net), 
            .B0(rd_addr_nxt_w[7]), .C0(GND_net), .D0(n14126), .CI0(n14126), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n19530), .CI1(n19530), 
            .CO0(n19530), .S0(rd_addr_nxt_p1_w[7]));
    defparam rd_addr_nxt_w_7__I_0_9.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_7__I_0_9.INIT1 = "0xc33c";
    (* lineinfo="@1(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_7__I_0_7 (.A0(GND_net), 
            .B0(rd_addr_nxt_w[5]), .C0(GND_net), .D0(n14124), .CI0(n14124), 
            .A1(GND_net), .B1(rd_addr_nxt_w[6]), .C1(GND_net), .D1(n19527), 
            .CI1(n19527), .CO0(n19527), .CO1(n14126), .S0(rd_addr_nxt_p1_w[5]), 
            .S1(rd_addr_nxt_p1_w[6]));
    defparam rd_addr_nxt_w_7__I_0_7.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_7__I_0_7.INIT1 = "0xc33c";
    (* lineinfo="@1(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_7__I_0_5 (.A0(GND_net), 
            .B0(rd_addr_nxt_w[3]), .C0(GND_net), .D0(n14122), .CI0(n14122), 
            .A1(GND_net), .B1(rd_addr_nxt_w[4]), .C1(GND_net), .D1(n19524), 
            .CI1(n19524), .CO0(n19524), .CO1(n14124), .S0(rd_addr_nxt_p1_w[3]), 
            .S1(rd_addr_nxt_p1_w[4]));
    defparam rd_addr_nxt_w_7__I_0_5.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_7__I_0_5.INIT1 = "0xc33c";
    (* lineinfo="@1(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_7__I_0_3 (.A0(GND_net), 
            .B0(rd_addr_nxt_w[1]), .C0(GND_net), .D0(n14120), .CI0(n14120), 
            .A1(GND_net), .B1(rd_addr_nxt_w[2]), .C1(GND_net), .D1(n19521), 
            .CI1(n19521), .CO0(n19521), .CO1(n14122), .S0(rd_addr_nxt_p1_w[1]), 
            .S1(rd_addr_nxt_p1_w[2]));
    defparam rd_addr_nxt_w_7__I_0_3.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_7__I_0_3.INIT1 = "0xc33c";
    (* lineinfo="@1(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i4  (.D(\MISC.diff_w [4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_FIFO_COUNT[4]));
    defparam \MISC.genblk4.data_cnt_r_res1_i4 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i4 .SRMODE = "ASYNC";
    (* lineinfo="@1(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i5  (.D(\MISC.diff_w [5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_FIFO_COUNT[5]));
    defparam \MISC.genblk4.data_cnt_r_res1_i5 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i5 .SRMODE = "ASYNC";
    (* lineinfo="@1(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i6  (.D(\MISC.diff_w [6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_FIFO_COUNT[6]));
    defparam \MISC.genblk4.data_cnt_r_res1_i6 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i6 .SRMODE = "ASYNC";
    (* lineinfo="@1(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i7  (.D(\MISC.diff_w [7]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_1413), 
            .Q(int_FIFO_COUNT[7]));
    defparam \MISC.genblk4.data_cnt_r_res1_i7 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i7 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i0 (.D(wr_addr_p1_r[0]), 
            .SP(wr_addr_nxt_w_0__N_2282), .CK(pll_clk_int), .SR(o_reset_c), 
            .Q(wr_addr_r[0]));
    defparam wr_addr_r_i0.REGSET = "RESET";
    defparam wr_addr_r_i0.SRMODE = "ASYNC";
    VLO i2 (.Z(GND_net_2));
    VHI i1 (.Z(VCC_net_2));
    
endmodule
