-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/model_pqt_2x2_w8a16/amc_cnn_8w16a_ptq_src_SinglePortRAM_generic_block3.vhd
-- Created: 2025-02-23 13:17:03
-- 
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: amc_cnn_8w16a_ptq_src_SinglePortRAM_generic_block3
-- Source Path: model_pqt_2x2_w8a16/DUT HDL/Dense Layer 2/Dense Layer 2/Weight Storage 2/SinglePortRAM_generic
-- Hierarchy Level: 4
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY amc_cnn_8w16a_ptq_src_SinglePortRAM_generic_block3 IS
  GENERIC( AddrWidth                      : integer := 1;
           DataWidth                      : integer := 1
           );
  PORT( clk                               :   IN    std_logic;
        enb                               :   IN    std_logic;
        din                               :   IN    std_logic_vector(DataWidth - 1 DOWNTO 0);  -- generic width
        addr                              :   IN    std_logic_vector(AddrWidth - 1 DOWNTO 0);  -- generic width
        we                                :   IN    std_logic;  -- ufix1
        dout                              :   OUT   std_logic_vector(DataWidth - 1 DOWNTO 0)  -- generic width
        );
END amc_cnn_8w16a_ptq_src_SinglePortRAM_generic_block3;


ARCHITECTURE rtl OF amc_cnn_8w16a_ptq_src_SinglePortRAM_generic_block3 IS

  -- Local Type Definitions
  TYPE ram_type IS ARRAY (2**AddrWidth - 1 DOWNTO 0) of std_logic_vector(DataWidth - 1 DOWNTO 0);

  -- Signals
  SIGNAL ram                              : ram_type := (X"f4e6", X"049f", X"0e58", X"0258", X"0519", X"0028", X"00fd", X"d98f", X"01ce", X"065f", X"f391", X"027e", X"07a2", X"f0f4",
                                                        X"01a2", X"0524", X"feaf", X"fd99", X"ef19", X"f01a", X"fab2", X"0936", X"003d", X"faf0", X"0659", X"043e", X"0341", X"f488",
                                                        X"0dc0", X"fe42", X"ea27", X"0a62", X"0762", X"04f5", X"058c", X"023c", X"0b71", X"f669", X"fb62", X"044e", X"0238", X"fdea",
                                                        X"e8c2", X"fd6a", X"fa81", X"fe5b", X"0d42", X"ffd2", X"fb66", X"0727", X"05b6", X"f931", X"082c", X"fc2d", X"fc34", X"e87a",
                                                        X"e333", X"fa81", X"0342", X"0167", X"000f", X"fd02", X"f734", X"e9b6", X"0200", X"029b", X"03ec", X"f8a5", X"046c", X"e30d",
                                                        X"f726", X"03b5", X"e8c9", X"f100", X"fa6e", X"f9ff", X"f32c", X"07bd", X"013f", X"0230", X"0e93", X"fcd7", X"f3bf", X"ed77",
                                                        X"f7dc", X"fed0", X"ffd5", X"fd8b", X"fc23", X"01ea", X"f0b2", X"e071", X"fe30", X"f279", X"e69e", X"f896", X"03a6", X"f779",
                                                        X"faee", X"f631", X"04fb", X"00bf", X"f94a", X"073f", X"05cc", X"fe2b", X"0b25", X"0247", X"faa1", X"fe95", X"0860", X"e901",
                                                        X"fe82", X"ecd1", X"0436", X"0569", X"0436", X"f963", X"eb9f", X"f8a9", X"fd22", X"f7da", X"ff6f", X"fef6", X"f69f", X"ffe0",
                                                        X"0b50", X"f7ed");
  SIGNAL data_int                         : std_logic_vector(DataWidth - 1 DOWNTO 0) := X"f7ed";
  SIGNAL addr_unsigned                    : unsigned(AddrWidth - 1 DOWNTO 0);  -- generic width

BEGIN
  addr_unsigned <= unsigned(addr);

  SinglePortRAM_generic_process: PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF enb = '1' THEN
        IF we = '1' THEN
          ram(to_integer(addr_unsigned)) <= din;
          data_int <= din;
        ELSE
          data_int <= ram(to_integer(addr_unsigned));
        END IF;
      END IF;
    END IF;
  END PROCESS SinglePortRAM_generic_process;

  dout <= data_int;

END rtl;

