#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000178d05a9f50 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v00000178d0812610_0 .net "PC", 31 0, L_00000178d088e7e0;  1 drivers
v00000178d08145f0_0 .net "cycles_consumed", 31 0, v00000178d08140f0_0;  1 drivers
v00000178d08127f0_0 .var "input_clk", 0 0;
v00000178d08131f0_0 .var "rst", 0 0;
S_00000178d078cea0 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_00000178d05a9f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_00000178d0750c70 .functor NOR 1, v00000178d08127f0_0, v00000178d07feda0_0, C4<0>, C4<0>;
L_00000178d0750ff0 .functor AND 1, v00000178d07e3b60_0, v00000178d07e2080_0, C4<1>, C4<1>;
L_00000178d0751060 .functor AND 1, L_00000178d0750ff0, L_00000178d0813d30, C4<1>, C4<1>;
L_00000178d0751990 .functor AND 1, v00000178d07d3ce0_0, v00000178d07d4140_0, C4<1>, C4<1>;
L_00000178d0751ae0 .functor AND 1, L_00000178d0751990, L_00000178d0814230, C4<1>, C4<1>;
L_00000178d0750b90 .functor AND 1, v00000178d07fd860_0, v00000178d07fd7c0_0, C4<1>, C4<1>;
L_00000178d0750a40 .functor AND 1, L_00000178d0750b90, L_00000178d0814370, C4<1>, C4<1>;
L_00000178d0751530 .functor AND 1, v00000178d07e3b60_0, v00000178d07e2080_0, C4<1>, C4<1>;
L_00000178d0751610 .functor AND 1, L_00000178d0751530, L_00000178d0814690, C4<1>, C4<1>;
L_00000178d07513e0 .functor AND 1, v00000178d07d3ce0_0, v00000178d07d4140_0, C4<1>, C4<1>;
L_00000178d0750b20 .functor AND 1, L_00000178d07513e0, L_00000178d0814730, C4<1>, C4<1>;
L_00000178d0751450 .functor AND 1, v00000178d07fd860_0, v00000178d07fd7c0_0, C4<1>, C4<1>;
L_00000178d0751fb0 .functor AND 1, L_00000178d0751450, L_00000178d0812110, C4<1>, C4<1>;
L_00000178d0816810 .functor NOT 1, L_00000178d0750c70, C4<0>, C4<0>, C4<0>;
L_00000178d0815930 .functor NOT 1, L_00000178d0750c70, C4<0>, C4<0>, C4<0>;
L_00000178d087a510 .functor NOT 1, L_00000178d0750c70, C4<0>, C4<0>, C4<0>;
L_00000178d087bd20 .functor NOT 1, L_00000178d0750c70, C4<0>, C4<0>, C4<0>;
L_00000178d087bb60 .functor NOT 1, L_00000178d0750c70, C4<0>, C4<0>, C4<0>;
L_00000178d088e7e0 .functor BUFZ 32, v00000178d07fcdc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000178d0801140_0 .net "EX1_ALU_OPER1", 31 0, L_00000178d0816ea0;  1 drivers
v00000178d0800600_0 .net "EX1_ALU_OPER2", 31 0, L_00000178d087aa50;  1 drivers
v00000178d07fff20_0 .net "EX1_PC", 31 0, v00000178d07e4b00_0;  1 drivers
v00000178d0800740_0 .net "EX1_PFC", 31 0, v00000178d07e51e0_0;  1 drivers
v00000178d0800880_0 .net "EX1_PFC_to_IF", 31 0, L_00000178d0811df0;  1 drivers
v00000178d07fffc0_0 .net "EX1_forward_to_B", 31 0, v00000178d07e4ce0_0;  1 drivers
v00000178d0801aa0_0 .net "EX1_is_beq", 0 0, v00000178d07e4a60_0;  1 drivers
v00000178d0800e20_0 .net "EX1_is_bne", 0 0, v00000178d07e49c0_0;  1 drivers
v00000178d08016e0_0 .net "EX1_is_jal", 0 0, v00000178d07e50a0_0;  1 drivers
v00000178d07ffe80_0 .net "EX1_is_jr", 0 0, v00000178d07e4d80_0;  1 drivers
v00000178d0800380_0 .net "EX1_is_oper2_immed", 0 0, v00000178d07e4100_0;  1 drivers
v00000178d0800420_0 .net "EX1_memread", 0 0, v00000178d07e5280_0;  1 drivers
v00000178d07ffd40_0 .net "EX1_memwrite", 0 0, v00000178d07e41a0_0;  1 drivers
v00000178d0800ce0_0 .net "EX1_opcode", 11 0, v00000178d07e5320_0;  1 drivers
v00000178d0800560_0 .net "EX1_predicted", 0 0, v00000178d07e5500_0;  1 drivers
v00000178d08004c0_0 .net "EX1_rd_ind", 4 0, v00000178d07e53c0_0;  1 drivers
v00000178d08009c0_0 .net "EX1_rd_indzero", 0 0, v00000178d07e44c0_0;  1 drivers
v00000178d08006a0_0 .net "EX1_regwrite", 0 0, v00000178d07e5460_0;  1 drivers
v00000178d0801e60_0 .net "EX1_rs1", 31 0, v00000178d07e5640_0;  1 drivers
v00000178d07ffb60_0 .net "EX1_rs1_ind", 4 0, v00000178d07e56e0_0;  1 drivers
v00000178d0801500_0 .net "EX1_rs2", 31 0, v00000178d07e4600_0;  1 drivers
v00000178d0800060_0 .net "EX1_rs2_ind", 4 0, v00000178d07e46a0_0;  1 drivers
v00000178d08007e0_0 .net "EX1_rs2_out", 31 0, L_00000178d087b380;  1 drivers
v00000178d0800920_0 .net "EX2_ALU_OPER1", 31 0, v00000178d07e3840_0;  1 drivers
v00000178d0801f00_0 .net "EX2_ALU_OPER2", 31 0, v00000178d07e2f80_0;  1 drivers
v00000178d08011e0_0 .net "EX2_ALU_OUT", 31 0, L_00000178d08104f0;  1 drivers
v00000178d0800ba0_0 .net "EX2_PC", 31 0, v00000178d07e1e00_0;  1 drivers
v00000178d0800a60_0 .net "EX2_PFC_to_IF", 31 0, v00000178d07e21c0_0;  1 drivers
v00000178d0800b00_0 .net "EX2_forward_to_B", 31 0, v00000178d07e1d60_0;  1 drivers
v00000178d0800ec0_0 .net "EX2_is_beq", 0 0, v00000178d07e38e0_0;  1 drivers
v00000178d0801820_0 .net "EX2_is_bne", 0 0, v00000178d07e2bc0_0;  1 drivers
v00000178d08018c0_0 .net "EX2_is_jal", 0 0, v00000178d07e35c0_0;  1 drivers
v00000178d0801960_0 .net "EX2_is_jr", 0 0, v00000178d07e3e80_0;  1 drivers
v00000178d0801280_0 .net "EX2_is_oper2_immed", 0 0, v00000178d07e2260_0;  1 drivers
v00000178d08013c0_0 .net "EX2_memread", 0 0, v00000178d07e3340_0;  1 drivers
v00000178d0800c40_0 .net "EX2_memwrite", 0 0, v00000178d07e23a0_0;  1 drivers
v00000178d0800f60_0 .net "EX2_opcode", 11 0, v00000178d07e33e0_0;  1 drivers
v00000178d0800100_0 .net "EX2_predicted", 0 0, v00000178d07e2440_0;  1 drivers
v00000178d0801dc0_0 .net "EX2_rd_ind", 4 0, v00000178d07e3660_0;  1 drivers
v00000178d0801fa0_0 .net "EX2_rd_indzero", 0 0, v00000178d07e2080_0;  1 drivers
v00000178d0802040_0 .net "EX2_regwrite", 0 0, v00000178d07e3b60_0;  1 drivers
v00000178d0801000_0 .net "EX2_rs1", 31 0, v00000178d07e3c00_0;  1 drivers
v00000178d0801780_0 .net "EX2_rs1_ind", 4 0, v00000178d07e3ca0_0;  1 drivers
v00000178d0801320_0 .net "EX2_rs2_ind", 4 0, v00000178d07e3d40_0;  1 drivers
v00000178d0801460_0 .net "EX2_rs2_out", 31 0, v00000178d07e3de0_0;  1 drivers
v00000178d08015a0_0 .net "ID_INST", 31 0, v00000178d07e7950_0;  1 drivers
v00000178d0801be0_0 .net "ID_PC", 31 0, v00000178d07e79f0_0;  1 drivers
v00000178d0801b40_0 .net "ID_PFC_to_EX", 31 0, L_00000178d080ee70;  1 drivers
v00000178d0801640_0 .net "ID_PFC_to_IF", 31 0, L_00000178d080da70;  1 drivers
v00000178d0801c80_0 .net "ID_forward_to_B", 31 0, L_00000178d080d7f0;  1 drivers
v00000178d07ffac0_0 .net "ID_is_beq", 0 0, L_00000178d080d570;  1 drivers
v00000178d08020e0_0 .net "ID_is_bne", 0 0, L_00000178d080f5f0;  1 drivers
v00000178d0801d20_0 .net "ID_is_j", 0 0, L_00000178d080d610;  1 drivers
v00000178d0802180_0 .net "ID_is_jal", 0 0, L_00000178d080e8d0;  1 drivers
v00000178d0802220_0 .net "ID_is_jr", 0 0, L_00000178d080e830;  1 drivers
v00000178d07ffc00_0 .net "ID_is_oper2_immed", 0 0, L_00000178d0816490;  1 drivers
v00000178d07ffca0_0 .net "ID_memread", 0 0, L_00000178d080e0b0;  1 drivers
v00000178d08001a0_0 .net "ID_memwrite", 0 0, L_00000178d080ebf0;  1 drivers
v00000178d0800240_0 .net "ID_opcode", 11 0, v00000178d07fc820_0;  1 drivers
v00000178d08002e0_0 .net "ID_predicted", 0 0, v00000178d07eae70_0;  1 drivers
v00000178d0802720_0 .net "ID_rd_ind", 4 0, v00000178d07fcd20_0;  1 drivers
v00000178d0802360_0 .net "ID_regwrite", 0 0, L_00000178d080dd90;  1 drivers
v00000178d08025e0_0 .net "ID_rs1", 31 0, v00000178d07edfd0_0;  1 drivers
v00000178d0802680_0 .net "ID_rs1_ind", 4 0, v00000178d07fca00_0;  1 drivers
v00000178d08027c0_0 .net "ID_rs2", 31 0, v00000178d07ede90_0;  1 drivers
v00000178d0802860_0 .net "ID_rs2_ind", 4 0, v00000178d07fcaa0_0;  1 drivers
v00000178d0802900_0 .net "IF_INST", 31 0, L_00000178d08153f0;  1 drivers
v00000178d0802400_0 .net "IF_pc", 31 0, v00000178d07fcdc0_0;  1 drivers
v00000178d08029a0_0 .net "MEM_ALU_OUT", 31 0, v00000178d07d41e0_0;  1 drivers
v00000178d08022c0_0 .net "MEM_Data_mem_out", 31 0, v00000178d07ff200_0;  1 drivers
v00000178d08024a0_0 .net "MEM_memread", 0 0, v00000178d07d2f20_0;  1 drivers
v00000178d0802540_0 .net "MEM_memwrite", 0 0, v00000178d07d4280_0;  1 drivers
v00000178d0812890_0 .net "MEM_opcode", 11 0, v00000178d07d39c0_0;  1 drivers
v00000178d0813470_0 .net "MEM_rd_ind", 4 0, v00000178d07d2700_0;  1 drivers
v00000178d0813c90_0 .net "MEM_rd_indzero", 0 0, v00000178d07d4140_0;  1 drivers
v00000178d0813f10_0 .net "MEM_regwrite", 0 0, v00000178d07d3ce0_0;  1 drivers
v00000178d08136f0_0 .net "MEM_rs2", 31 0, v00000178d07d1e40_0;  1 drivers
v00000178d0813ab0_0 .net "PC", 31 0, L_00000178d088e7e0;  alias, 1 drivers
v00000178d08129d0_0 .net "STALL_ID1_FLUSH", 0 0, v00000178d07e94d0_0;  1 drivers
v00000178d0813790_0 .net "STALL_ID2_FLUSH", 0 0, v00000178d07e9b10_0;  1 drivers
v00000178d0812930_0 .net "STALL_IF_FLUSH", 0 0, v00000178d07ebaf0_0;  1 drivers
v00000178d0814410_0 .net "WB_ALU_OUT", 31 0, v00000178d07fe620_0;  1 drivers
v00000178d0813290_0 .net "WB_Data_mem_out", 31 0, v00000178d07feb20_0;  1 drivers
v00000178d0813150_0 .net "WB_memread", 0 0, v00000178d07fe760_0;  1 drivers
v00000178d0813e70_0 .net "WB_rd_ind", 4 0, v00000178d07fe800_0;  1 drivers
v00000178d0812cf0_0 .net "WB_rd_indzero", 0 0, v00000178d07fd7c0_0;  1 drivers
v00000178d0813830_0 .net "WB_regwrite", 0 0, v00000178d07fd860_0;  1 drivers
v00000178d08121b0_0 .net "Wrong_prediction", 0 0, L_00000178d087bc40;  1 drivers
v00000178d08147d0_0 .net *"_ivl_1", 0 0, L_00000178d0750ff0;  1 drivers
v00000178d0812250_0 .net *"_ivl_13", 0 0, L_00000178d0750b90;  1 drivers
v00000178d0812a70_0 .net *"_ivl_14", 0 0, L_00000178d0814370;  1 drivers
v00000178d0812e30_0 .net *"_ivl_19", 0 0, L_00000178d0751530;  1 drivers
v00000178d0813fb0_0 .net *"_ivl_2", 0 0, L_00000178d0813d30;  1 drivers
v00000178d0812750_0 .net *"_ivl_20", 0 0, L_00000178d0814690;  1 drivers
v00000178d0813dd0_0 .net *"_ivl_25", 0 0, L_00000178d07513e0;  1 drivers
v00000178d0813510_0 .net *"_ivl_26", 0 0, L_00000178d0814730;  1 drivers
v00000178d0812b10_0 .net *"_ivl_31", 0 0, L_00000178d0751450;  1 drivers
v00000178d08138d0_0 .net *"_ivl_32", 0 0, L_00000178d0812110;  1 drivers
v00000178d08126b0_0 .net *"_ivl_40", 31 0, L_00000178d080e1f0;  1 drivers
L_00000178d0830c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000178d0812ed0_0 .net *"_ivl_43", 26 0, L_00000178d0830c58;  1 drivers
L_00000178d0830ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000178d0813330_0 .net/2u *"_ivl_44", 31 0, L_00000178d0830ca0;  1 drivers
v00000178d0813650_0 .net *"_ivl_52", 31 0, L_00000178d08828b0;  1 drivers
L_00000178d0830d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000178d0814050_0 .net *"_ivl_55", 26 0, L_00000178d0830d30;  1 drivers
L_00000178d0830d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000178d0812390_0 .net/2u *"_ivl_56", 31 0, L_00000178d0830d78;  1 drivers
v00000178d08122f0_0 .net *"_ivl_7", 0 0, L_00000178d0751990;  1 drivers
v00000178d0812430_0 .net *"_ivl_8", 0 0, L_00000178d0814230;  1 drivers
v00000178d0812c50_0 .net "alu_selA", 1 0, L_00000178d08142d0;  1 drivers
v00000178d0813bf0_0 .net "alu_selB", 1 0, L_00000178d0814cd0;  1 drivers
v00000178d0812bb0_0 .net "clk", 0 0, L_00000178d0750c70;  1 drivers
v00000178d08140f0_0 .var "cycles_consumed", 31 0;
v00000178d0813970_0 .net "exhaz", 0 0, L_00000178d0751ae0;  1 drivers
v00000178d0812d90_0 .net "exhaz2", 0 0, L_00000178d0750b20;  1 drivers
v00000178d0814190_0 .net "hlt", 0 0, v00000178d07feda0_0;  1 drivers
v00000178d0812f70_0 .net "idhaz", 0 0, L_00000178d0751060;  1 drivers
v00000178d0813010_0 .net "idhaz2", 0 0, L_00000178d0751610;  1 drivers
v00000178d0812070_0 .net "if_id_write", 0 0, v00000178d07ec4f0_0;  1 drivers
v00000178d08124d0_0 .net "input_clk", 0 0, v00000178d08127f0_0;  1 drivers
v00000178d08144b0_0 .net "is_branch_and_taken", 0 0, L_00000178d08160a0;  1 drivers
v00000178d0814550_0 .net "memhaz", 0 0, L_00000178d0750a40;  1 drivers
v00000178d08135b0_0 .net "memhaz2", 0 0, L_00000178d0751fb0;  1 drivers
v00000178d0812570_0 .net "pc_src", 2 0, L_00000178d080f2d0;  1 drivers
v00000178d08133d0_0 .net "pc_write", 0 0, v00000178d07ebeb0_0;  1 drivers
v00000178d08130b0_0 .net "rst", 0 0, v00000178d08131f0_0;  1 drivers
v00000178d0813a10_0 .net "store_rs2_forward", 1 0, L_00000178d0814910;  1 drivers
v00000178d0813b50_0 .net "wdata_to_reg_file", 31 0, L_00000178d087bcb0;  1 drivers
E_00000178d0768800/0 .event negedge, v00000178d07ea5b0_0;
E_00000178d0768800/1 .event posedge, v00000178d07d3b00_0;
E_00000178d0768800 .event/or E_00000178d0768800/0, E_00000178d0768800/1;
L_00000178d0813d30 .cmp/eq 5, v00000178d07e3660_0, v00000178d07e56e0_0;
L_00000178d0814230 .cmp/eq 5, v00000178d07d2700_0, v00000178d07e56e0_0;
L_00000178d0814370 .cmp/eq 5, v00000178d07fe800_0, v00000178d07e56e0_0;
L_00000178d0814690 .cmp/eq 5, v00000178d07e3660_0, v00000178d07e46a0_0;
L_00000178d0814730 .cmp/eq 5, v00000178d07d2700_0, v00000178d07e46a0_0;
L_00000178d0812110 .cmp/eq 5, v00000178d07fe800_0, v00000178d07e46a0_0;
L_00000178d080e1f0 .concat [ 5 27 0 0], v00000178d07fcd20_0, L_00000178d0830c58;
L_00000178d080e290 .cmp/ne 32, L_00000178d080e1f0, L_00000178d0830ca0;
L_00000178d08828b0 .concat [ 5 27 0 0], v00000178d07e3660_0, L_00000178d0830d30;
L_00000178d0880790 .cmp/ne 32, L_00000178d08828b0, L_00000178d0830d78;
S_00000178d078d030 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_00000178d078cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_00000178d0750c00 .functor NOT 1, L_00000178d0751ae0, C4<0>, C4<0>, C4<0>;
L_00000178d0751220 .functor AND 1, L_00000178d0750a40, L_00000178d0750c00, C4<1>, C4<1>;
L_00000178d0751300 .functor OR 1, L_00000178d0751060, L_00000178d0751220, C4<0>, C4<0>;
L_00000178d0751f40 .functor OR 1, L_00000178d0751060, L_00000178d0751ae0, C4<0>, C4<0>;
v00000178d0777690_0 .net *"_ivl_12", 0 0, L_00000178d0751f40;  1 drivers
v00000178d07774b0_0 .net *"_ivl_2", 0 0, L_00000178d0750c00;  1 drivers
v00000178d0776bf0_0 .net *"_ivl_5", 0 0, L_00000178d0751220;  1 drivers
v00000178d0776b50_0 .net *"_ivl_7", 0 0, L_00000178d0751300;  1 drivers
v00000178d07784f0_0 .net "alu_selA", 1 0, L_00000178d08142d0;  alias, 1 drivers
v00000178d0777730_0 .net "exhaz", 0 0, L_00000178d0751ae0;  alias, 1 drivers
v00000178d0777f50_0 .net "idhaz", 0 0, L_00000178d0751060;  alias, 1 drivers
v00000178d0777870_0 .net "memhaz", 0 0, L_00000178d0750a40;  alias, 1 drivers
L_00000178d08142d0 .concat8 [ 1 1 0 0], L_00000178d0751300, L_00000178d0751f40;
S_00000178d0576030 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_00000178d078cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_00000178d0752020 .functor NOT 1, L_00000178d0750b20, C4<0>, C4<0>, C4<0>;
L_00000178d07522c0 .functor AND 1, L_00000178d0751fb0, L_00000178d0752020, C4<1>, C4<1>;
L_00000178d07514c0 .functor OR 1, L_00000178d0751610, L_00000178d07522c0, C4<0>, C4<0>;
L_00000178d0752090 .functor NOT 1, v00000178d07e4100_0, C4<0>, C4<0>, C4<0>;
L_00000178d0752100 .functor AND 1, L_00000178d07514c0, L_00000178d0752090, C4<1>, C4<1>;
L_00000178d0752410 .functor OR 1, L_00000178d0751610, L_00000178d0750b20, C4<0>, C4<0>;
L_00000178d0750880 .functor NOT 1, v00000178d07e4100_0, C4<0>, C4<0>, C4<0>;
L_00000178d07508f0 .functor AND 1, L_00000178d0752410, L_00000178d0750880, C4<1>, C4<1>;
v00000178d07781d0_0 .net "EX1_is_oper2_immed", 0 0, v00000178d07e4100_0;  alias, 1 drivers
v00000178d0776d30_0 .net *"_ivl_11", 0 0, L_00000178d0752100;  1 drivers
v00000178d0776f10_0 .net *"_ivl_16", 0 0, L_00000178d0752410;  1 drivers
v00000178d07786d0_0 .net *"_ivl_17", 0 0, L_00000178d0750880;  1 drivers
v00000178d0776fb0_0 .net *"_ivl_2", 0 0, L_00000178d0752020;  1 drivers
v00000178d0777190_0 .net *"_ivl_20", 0 0, L_00000178d07508f0;  1 drivers
v00000178d0777d70_0 .net *"_ivl_5", 0 0, L_00000178d07522c0;  1 drivers
v00000178d0778270_0 .net *"_ivl_7", 0 0, L_00000178d07514c0;  1 drivers
v00000178d0777e10_0 .net *"_ivl_8", 0 0, L_00000178d0752090;  1 drivers
v00000178d0777eb0_0 .net "alu_selB", 1 0, L_00000178d0814cd0;  alias, 1 drivers
v00000178d0778310_0 .net "exhaz", 0 0, L_00000178d0750b20;  alias, 1 drivers
v00000178d07772d0_0 .net "idhaz", 0 0, L_00000178d0751610;  alias, 1 drivers
v00000178d07783b0_0 .net "memhaz", 0 0, L_00000178d0751fb0;  alias, 1 drivers
L_00000178d0814cd0 .concat8 [ 1 1 0 0], L_00000178d0752100, L_00000178d07508f0;
S_00000178d05761c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_00000178d078cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_00000178d0752560 .functor NOT 1, L_00000178d0750b20, C4<0>, C4<0>, C4<0>;
L_00000178d0752720 .functor AND 1, L_00000178d0751fb0, L_00000178d0752560, C4<1>, C4<1>;
L_00000178d0752790 .functor OR 1, L_00000178d0751610, L_00000178d0752720, C4<0>, C4<0>;
L_00000178d0752480 .functor OR 1, L_00000178d0751610, L_00000178d0750b20, C4<0>, C4<0>;
v00000178d0778450_0 .net *"_ivl_12", 0 0, L_00000178d0752480;  1 drivers
v00000178d0777410_0 .net *"_ivl_2", 0 0, L_00000178d0752560;  1 drivers
v00000178d0778630_0 .net *"_ivl_5", 0 0, L_00000178d0752720;  1 drivers
v00000178d07768d0_0 .net *"_ivl_7", 0 0, L_00000178d0752790;  1 drivers
v00000178d0776a10_0 .net "exhaz", 0 0, L_00000178d0750b20;  alias, 1 drivers
v00000178d0776ab0_0 .net "idhaz", 0 0, L_00000178d0751610;  alias, 1 drivers
v00000178d06f3f60_0 .net "memhaz", 0 0, L_00000178d0751fb0;  alias, 1 drivers
v00000178d06f40a0_0 .net "store_rs2_forward", 1 0, L_00000178d0814910;  alias, 1 drivers
L_00000178d0814910 .concat8 [ 1 1 0 0], L_00000178d0752790, L_00000178d0752480;
S_00000178d05269c0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_00000178d078cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v00000178d06f4f00_0 .net "EX_ALU_OUT", 31 0, L_00000178d08104f0;  alias, 1 drivers
v00000178d06f4780_0 .net "EX_memread", 0 0, v00000178d07e3340_0;  alias, 1 drivers
v00000178d06df240_0 .net "EX_memwrite", 0 0, v00000178d07e23a0_0;  alias, 1 drivers
v00000178d06df420_0 .net "EX_opcode", 11 0, v00000178d07e33e0_0;  alias, 1 drivers
v00000178d07d25c0_0 .net "EX_rd_ind", 4 0, v00000178d07e3660_0;  alias, 1 drivers
v00000178d07d2020_0 .net "EX_rd_indzero", 0 0, L_00000178d0880790;  1 drivers
v00000178d07d2a20_0 .net "EX_regwrite", 0 0, v00000178d07e3b60_0;  alias, 1 drivers
v00000178d07d3880_0 .net "EX_rs2_out", 31 0, v00000178d07e3de0_0;  alias, 1 drivers
v00000178d07d41e0_0 .var "MEM_ALU_OUT", 31 0;
v00000178d07d2f20_0 .var "MEM_memread", 0 0;
v00000178d07d4280_0 .var "MEM_memwrite", 0 0;
v00000178d07d39c0_0 .var "MEM_opcode", 11 0;
v00000178d07d2700_0 .var "MEM_rd_ind", 4 0;
v00000178d07d4140_0 .var "MEM_rd_indzero", 0 0;
v00000178d07d3ce0_0 .var "MEM_regwrite", 0 0;
v00000178d07d1e40_0 .var "MEM_rs2", 31 0;
v00000178d07d2840_0 .net "clk", 0 0, L_00000178d087bd20;  1 drivers
v00000178d07d3b00_0 .net "rst", 0 0, v00000178d08131f0_0;  alias, 1 drivers
E_00000178d0768100 .event posedge, v00000178d07d3b00_0, v00000178d07d2840_0;
S_00000178d0526b50 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_00000178d078cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_00000178d0581490 .param/l "add" 0 9 6, C4<000000100000>;
P_00000178d05814c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000178d0581500 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000178d0581538 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000178d0581570 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000178d05815a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000178d05815e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000178d0581618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000178d0581650 .param/l "j" 0 9 19, C4<000010000000>;
P_00000178d0581688 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000178d05816c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000178d05816f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000178d0581730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000178d0581768 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000178d05817a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000178d05817d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000178d0581810 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000178d0581848 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000178d0581880 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000178d05818b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000178d05818f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000178d0581928 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000178d0581960 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000178d0581998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000178d05819d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000178d087a040 .functor XOR 1, L_00000178d0879fd0, v00000178d07e2440_0, C4<0>, C4<0>;
L_00000178d087a120 .functor NOT 1, L_00000178d087a040, C4<0>, C4<0>, C4<0>;
L_00000178d087be70 .functor OR 1, v00000178d08131f0_0, L_00000178d087a120, C4<0>, C4<0>;
L_00000178d087bc40 .functor NOT 1, L_00000178d087be70, C4<0>, C4<0>, C4<0>;
v00000178d07d5db0_0 .net "ALU_OP", 3 0, v00000178d07d81f0_0;  1 drivers
v00000178d07d8e70_0 .net "BranchDecision", 0 0, L_00000178d0879fd0;  1 drivers
v00000178d07d8dd0_0 .net "CF", 0 0, v00000178d07d7110_0;  1 drivers
v00000178d07d8970_0 .net "EX_opcode", 11 0, v00000178d07e33e0_0;  alias, 1 drivers
v00000178d07d9190_0 .net "Wrong_prediction", 0 0, L_00000178d087bc40;  alias, 1 drivers
v00000178d07d9230_0 .net "ZF", 0 0, L_00000178d087ae40;  1 drivers
L_00000178d0830ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000178d07d9730_0 .net/2u *"_ivl_0", 31 0, L_00000178d0830ce8;  1 drivers
v00000178d07d8fb0_0 .net *"_ivl_11", 0 0, L_00000178d087be70;  1 drivers
v00000178d07d8330_0 .net *"_ivl_2", 31 0, L_00000178d0810450;  1 drivers
v00000178d07d8b50_0 .net *"_ivl_6", 0 0, L_00000178d087a040;  1 drivers
v00000178d07d92d0_0 .net *"_ivl_8", 0 0, L_00000178d087a120;  1 drivers
v00000178d07d88d0_0 .net "alu_out", 31 0, L_00000178d08104f0;  alias, 1 drivers
v00000178d07d8f10_0 .net "alu_outw", 31 0, v00000178d07d7bb0_0;  1 drivers
v00000178d07d8a10_0 .net "is_beq", 0 0, v00000178d07e38e0_0;  alias, 1 drivers
v00000178d07d8ab0_0 .net "is_bne", 0 0, v00000178d07e2bc0_0;  alias, 1 drivers
v00000178d07d8c90_0 .net "is_jal", 0 0, v00000178d07e35c0_0;  alias, 1 drivers
v00000178d07d9050_0 .net "oper1", 31 0, v00000178d07e3840_0;  alias, 1 drivers
v00000178d07d94b0_0 .net "oper2", 31 0, v00000178d07e2f80_0;  alias, 1 drivers
v00000178d07d8bf0_0 .net "pc", 31 0, v00000178d07e1e00_0;  alias, 1 drivers
v00000178d07d90f0_0 .net "predicted", 0 0, v00000178d07e2440_0;  alias, 1 drivers
v00000178d07d9370_0 .net "rst", 0 0, v00000178d08131f0_0;  alias, 1 drivers
L_00000178d0810450 .arith/sum 32, v00000178d07e1e00_0, L_00000178d0830ce8;
L_00000178d08104f0 .functor MUXZ 32, v00000178d07d7bb0_0, L_00000178d0810450, v00000178d07e35c0_0, C4<>;
S_00000178d0599aa0 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_00000178d0526b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_00000178d087b070 .functor AND 1, v00000178d07e38e0_0, L_00000178d087b9a0, C4<1>, C4<1>;
L_00000178d087ba10 .functor NOT 1, L_00000178d087b9a0, C4<0>, C4<0>, C4<0>;
L_00000178d087ba80 .functor AND 1, v00000178d07e2bc0_0, L_00000178d087ba10, C4<1>, C4<1>;
L_00000178d0879fd0 .functor OR 1, L_00000178d087b070, L_00000178d087ba80, C4<0>, C4<0>;
v00000178d07d80b0_0 .net "BranchDecision", 0 0, L_00000178d0879fd0;  alias, 1 drivers
v00000178d07d6850_0 .net *"_ivl_2", 0 0, L_00000178d087ba10;  1 drivers
v00000178d07d7930_0 .net "is_beq", 0 0, v00000178d07e38e0_0;  alias, 1 drivers
v00000178d07d68f0_0 .net "is_beq_taken", 0 0, L_00000178d087b070;  1 drivers
v00000178d07d6e90_0 .net "is_bne", 0 0, v00000178d07e2bc0_0;  alias, 1 drivers
v00000178d07d79d0_0 .net "is_bne_taken", 0 0, L_00000178d087ba80;  1 drivers
v00000178d07d6990_0 .net "is_eq", 0 0, L_00000178d087b9a0;  1 drivers
v00000178d07d6170_0 .net "oper1", 31 0, v00000178d07e3840_0;  alias, 1 drivers
v00000178d07d7070_0 .net "oper2", 31 0, v00000178d07e2f80_0;  alias, 1 drivers
S_00000178d0599c30 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_00000178d0599aa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_00000178d087b540 .functor XOR 1, L_00000178d080f9b0, L_00000178d0810630, C4<0>, C4<0>;
L_00000178d087a4a0 .functor XOR 1, L_00000178d080fa50, L_00000178d080faf0, C4<0>, C4<0>;
L_00000178d087baf0 .functor XOR 1, L_00000178d0810810, L_00000178d080fff0, C4<0>, C4<0>;
L_00000178d087aeb0 .functor XOR 1, L_00000178d080fe10, L_00000178d0810950, C4<0>, C4<0>;
L_00000178d087acf0 .functor XOR 1, L_00000178d080feb0, L_00000178d08110d0, C4<0>, C4<0>;
L_00000178d087a190 .functor XOR 1, L_00000178d08109f0, L_00000178d0810a90, C4<0>, C4<0>;
L_00000178d087b1c0 .functor XOR 1, L_00000178d087fe30, L_00000178d087ecb0, C4<0>, C4<0>;
L_00000178d0879f60 .functor XOR 1, L_00000178d087fbb0, L_00000178d087fcf0, C4<0>, C4<0>;
L_00000178d087b770 .functor XOR 1, L_00000178d087ea30, L_00000178d087f930, C4<0>, C4<0>;
L_00000178d087a580 .functor XOR 1, L_00000178d08801f0, L_00000178d087fed0, C4<0>, C4<0>;
L_00000178d087a6d0 .functor XOR 1, L_00000178d087f6b0, L_00000178d0880150, C4<0>, C4<0>;
L_00000178d087ab30 .functor XOR 1, L_00000178d087f070, L_00000178d087f390, C4<0>, C4<0>;
L_00000178d087b3f0 .functor XOR 1, L_00000178d087f890, L_00000178d087ef30, C4<0>, C4<0>;
L_00000178d087a740 .functor XOR 1, L_00000178d087e490, L_00000178d0880290, C4<0>, C4<0>;
L_00000178d087a9e0 .functor XOR 1, L_00000178d087f750, L_00000178d087e3f0, C4<0>, C4<0>;
L_00000178d087af20 .functor XOR 1, L_00000178d087ff70, L_00000178d087df90, C4<0>, C4<0>;
L_00000178d087b230 .functor XOR 1, L_00000178d087f9d0, L_00000178d087fc50, C4<0>, C4<0>;
L_00000178d087a7b0 .functor XOR 1, L_00000178d08800b0, L_00000178d087fa70, C4<0>, C4<0>;
L_00000178d087b150 .functor XOR 1, L_00000178d087f1b0, L_00000178d087fd90, C4<0>, C4<0>;
L_00000178d087b8c0 .functor XOR 1, L_00000178d087fb10, L_00000178d087e2b0, C4<0>, C4<0>;
L_00000178d087b5b0 .functor XOR 1, L_00000178d087e8f0, L_00000178d087e850, C4<0>, C4<0>;
L_00000178d087b620 .functor XOR 1, L_00000178d0880010, L_00000178d087e990, C4<0>, C4<0>;
L_00000178d087a820 .functor XOR 1, L_00000178d087efd0, L_00000178d087f110, C4<0>, C4<0>;
L_00000178d087b690 .functor XOR 1, L_00000178d087e0d0, L_00000178d0880330, C4<0>, C4<0>;
L_00000178d087a970 .functor XOR 1, L_00000178d08803d0, L_00000178d087e670, C4<0>, C4<0>;
L_00000178d087b700 .functor XOR 1, L_00000178d087f570, L_00000178d087e5d0, C4<0>, C4<0>;
L_00000178d087b000 .functor XOR 1, L_00000178d087f2f0, L_00000178d087f250, C4<0>, C4<0>;
L_00000178d087a0b0 .functor XOR 1, L_00000178d08805b0, L_00000178d0880470, C4<0>, C4<0>;
L_00000178d087aac0 .functor XOR 1, L_00000178d087ead0, L_00000178d0880510, C4<0>, C4<0>;
L_00000178d087ac80 .functor XOR 1, L_00000178d087e530, L_00000178d0880650, C4<0>, C4<0>;
L_00000178d087b930 .functor XOR 1, L_00000178d08806f0, L_00000178d087f430, C4<0>, C4<0>;
L_00000178d087aba0 .functor XOR 1, L_00000178d087f4d0, L_00000178d087e030, C4<0>, C4<0>;
L_00000178d087b9a0/0/0 .functor OR 1, L_00000178d087f610, L_00000178d087eb70, L_00000178d087e170, L_00000178d087e210;
L_00000178d087b9a0/0/4 .functor OR 1, L_00000178d087e350, L_00000178d087ed50, L_00000178d087e710, L_00000178d087ec10;
L_00000178d087b9a0/0/8 .functor OR 1, L_00000178d087f7f0, L_00000178d087edf0, L_00000178d087ee90, L_00000178d08819b0;
L_00000178d087b9a0/0/12 .functor OR 1, L_00000178d0882090, L_00000178d0881a50, L_00000178d0880970, L_00000178d0880b50;
L_00000178d087b9a0/0/16 .functor OR 1, L_00000178d0881370, L_00000178d08826d0, L_00000178d08810f0, L_00000178d0882130;
L_00000178d087b9a0/0/20 .functor OR 1, L_00000178d0881eb0, L_00000178d0882770, L_00000178d0882630, L_00000178d08821d0;
L_00000178d087b9a0/0/24 .functor OR 1, L_00000178d08817d0, L_00000178d0882ef0, L_00000178d0882810, L_00000178d0881af0;
L_00000178d087b9a0/0/28 .functor OR 1, L_00000178d08823b0, L_00000178d08814b0, L_00000178d0880bf0, L_00000178d0881410;
L_00000178d087b9a0/1/0 .functor OR 1, L_00000178d087b9a0/0/0, L_00000178d087b9a0/0/4, L_00000178d087b9a0/0/8, L_00000178d087b9a0/0/12;
L_00000178d087b9a0/1/4 .functor OR 1, L_00000178d087b9a0/0/16, L_00000178d087b9a0/0/20, L_00000178d087b9a0/0/24, L_00000178d087b9a0/0/28;
L_00000178d087b9a0 .functor NOR 1, L_00000178d087b9a0/1/0, L_00000178d087b9a0/1/4, C4<0>, C4<0>;
v00000178d07d3ba0_0 .net *"_ivl_0", 0 0, L_00000178d087b540;  1 drivers
v00000178d07d2fc0_0 .net *"_ivl_101", 0 0, L_00000178d087fc50;  1 drivers
v00000178d07d27a0_0 .net *"_ivl_102", 0 0, L_00000178d087a7b0;  1 drivers
v00000178d07d2e80_0 .net *"_ivl_105", 0 0, L_00000178d08800b0;  1 drivers
v00000178d07d1ee0_0 .net *"_ivl_107", 0 0, L_00000178d087fa70;  1 drivers
v00000178d07d34c0_0 .net *"_ivl_108", 0 0, L_00000178d087b150;  1 drivers
v00000178d07d1b20_0 .net *"_ivl_11", 0 0, L_00000178d080faf0;  1 drivers
v00000178d07d2d40_0 .net *"_ivl_111", 0 0, L_00000178d087f1b0;  1 drivers
v00000178d07d3600_0 .net *"_ivl_113", 0 0, L_00000178d087fd90;  1 drivers
v00000178d07d32e0_0 .net *"_ivl_114", 0 0, L_00000178d087b8c0;  1 drivers
v00000178d07d36a0_0 .net *"_ivl_117", 0 0, L_00000178d087fb10;  1 drivers
v00000178d07d1f80_0 .net *"_ivl_119", 0 0, L_00000178d087e2b0;  1 drivers
v00000178d07d31a0_0 .net *"_ivl_12", 0 0, L_00000178d087baf0;  1 drivers
v00000178d07d2660_0 .net *"_ivl_120", 0 0, L_00000178d087b5b0;  1 drivers
v00000178d07d20c0_0 .net *"_ivl_123", 0 0, L_00000178d087e8f0;  1 drivers
v00000178d07d28e0_0 .net *"_ivl_125", 0 0, L_00000178d087e850;  1 drivers
v00000178d07d2980_0 .net *"_ivl_126", 0 0, L_00000178d087b620;  1 drivers
v00000178d07d2160_0 .net *"_ivl_129", 0 0, L_00000178d0880010;  1 drivers
v00000178d07d3c40_0 .net *"_ivl_131", 0 0, L_00000178d087e990;  1 drivers
v00000178d07d4000_0 .net *"_ivl_132", 0 0, L_00000178d087a820;  1 drivers
v00000178d07d40a0_0 .net *"_ivl_135", 0 0, L_00000178d087efd0;  1 drivers
v00000178d07d2480_0 .net *"_ivl_137", 0 0, L_00000178d087f110;  1 drivers
v00000178d07d23e0_0 .net *"_ivl_138", 0 0, L_00000178d087b690;  1 drivers
v00000178d07d3420_0 .net *"_ivl_141", 0 0, L_00000178d087e0d0;  1 drivers
v00000178d07d2520_0 .net *"_ivl_143", 0 0, L_00000178d0880330;  1 drivers
v00000178d07d1c60_0 .net *"_ivl_144", 0 0, L_00000178d087a970;  1 drivers
v00000178d07d3d80_0 .net *"_ivl_147", 0 0, L_00000178d08803d0;  1 drivers
v00000178d07d3100_0 .net *"_ivl_149", 0 0, L_00000178d087e670;  1 drivers
v00000178d07d2200_0 .net *"_ivl_15", 0 0, L_00000178d0810810;  1 drivers
v00000178d07d2ac0_0 .net *"_ivl_150", 0 0, L_00000178d087b700;  1 drivers
v00000178d07d3560_0 .net *"_ivl_153", 0 0, L_00000178d087f570;  1 drivers
v00000178d07d2b60_0 .net *"_ivl_155", 0 0, L_00000178d087e5d0;  1 drivers
v00000178d07d2de0_0 .net *"_ivl_156", 0 0, L_00000178d087b000;  1 drivers
v00000178d07d2c00_0 .net *"_ivl_159", 0 0, L_00000178d087f2f0;  1 drivers
v00000178d07d2ca0_0 .net *"_ivl_161", 0 0, L_00000178d087f250;  1 drivers
v00000178d07d3060_0 .net *"_ivl_162", 0 0, L_00000178d087a0b0;  1 drivers
v00000178d07d3920_0 .net *"_ivl_165", 0 0, L_00000178d08805b0;  1 drivers
v00000178d07d3a60_0 .net *"_ivl_167", 0 0, L_00000178d0880470;  1 drivers
v00000178d07d3e20_0 .net *"_ivl_168", 0 0, L_00000178d087aac0;  1 drivers
v00000178d07d3240_0 .net *"_ivl_17", 0 0, L_00000178d080fff0;  1 drivers
v00000178d07d3380_0 .net *"_ivl_171", 0 0, L_00000178d087ead0;  1 drivers
v00000178d07d3ec0_0 .net *"_ivl_173", 0 0, L_00000178d0880510;  1 drivers
v00000178d07d3f60_0 .net *"_ivl_174", 0 0, L_00000178d087ac80;  1 drivers
v00000178d07d3740_0 .net *"_ivl_177", 0 0, L_00000178d087e530;  1 drivers
v00000178d07d37e0_0 .net *"_ivl_179", 0 0, L_00000178d0880650;  1 drivers
v00000178d07d1d00_0 .net *"_ivl_18", 0 0, L_00000178d087aeb0;  1 drivers
v00000178d07d1da0_0 .net *"_ivl_180", 0 0, L_00000178d087b930;  1 drivers
v00000178d07d22a0_0 .net *"_ivl_183", 0 0, L_00000178d08806f0;  1 drivers
v00000178d07d2340_0 .net *"_ivl_185", 0 0, L_00000178d087f430;  1 drivers
v00000178d07d4dc0_0 .net *"_ivl_186", 0 0, L_00000178d087aba0;  1 drivers
v00000178d07d5220_0 .net *"_ivl_190", 0 0, L_00000178d087f4d0;  1 drivers
v00000178d07d4e60_0 .net *"_ivl_192", 0 0, L_00000178d087e030;  1 drivers
v00000178d07d4f00_0 .net *"_ivl_194", 0 0, L_00000178d087f610;  1 drivers
v00000178d07d5540_0 .net *"_ivl_196", 0 0, L_00000178d087eb70;  1 drivers
v00000178d07d4be0_0 .net *"_ivl_198", 0 0, L_00000178d087e170;  1 drivers
v00000178d07d59a0_0 .net *"_ivl_200", 0 0, L_00000178d087e210;  1 drivers
v00000178d07d57c0_0 .net *"_ivl_202", 0 0, L_00000178d087e350;  1 drivers
v00000178d07d5360_0 .net *"_ivl_204", 0 0, L_00000178d087ed50;  1 drivers
v00000178d07d4500_0 .net *"_ivl_206", 0 0, L_00000178d087e710;  1 drivers
v00000178d07d4fa0_0 .net *"_ivl_208", 0 0, L_00000178d087ec10;  1 drivers
v00000178d07d5040_0 .net *"_ivl_21", 0 0, L_00000178d080fe10;  1 drivers
v00000178d07d4960_0 .net *"_ivl_210", 0 0, L_00000178d087f7f0;  1 drivers
v00000178d07d5180_0 .net *"_ivl_212", 0 0, L_00000178d087edf0;  1 drivers
v00000178d07d52c0_0 .net *"_ivl_214", 0 0, L_00000178d087ee90;  1 drivers
v00000178d07d50e0_0 .net *"_ivl_216", 0 0, L_00000178d08819b0;  1 drivers
v00000178d07d45a0_0 .net *"_ivl_218", 0 0, L_00000178d0882090;  1 drivers
v00000178d07d54a0_0 .net *"_ivl_220", 0 0, L_00000178d0881a50;  1 drivers
v00000178d07d4640_0 .net *"_ivl_222", 0 0, L_00000178d0880970;  1 drivers
v00000178d07d4a00_0 .net *"_ivl_224", 0 0, L_00000178d0880b50;  1 drivers
v00000178d07d46e0_0 .net *"_ivl_226", 0 0, L_00000178d0881370;  1 drivers
v00000178d07d5400_0 .net *"_ivl_228", 0 0, L_00000178d08826d0;  1 drivers
v00000178d07d4460_0 .net *"_ivl_23", 0 0, L_00000178d0810950;  1 drivers
v00000178d07d4c80_0 .net *"_ivl_230", 0 0, L_00000178d08810f0;  1 drivers
v00000178d07d48c0_0 .net *"_ivl_232", 0 0, L_00000178d0882130;  1 drivers
v00000178d07d55e0_0 .net *"_ivl_234", 0 0, L_00000178d0881eb0;  1 drivers
v00000178d07d5680_0 .net *"_ivl_236", 0 0, L_00000178d0882770;  1 drivers
v00000178d07d5720_0 .net *"_ivl_238", 0 0, L_00000178d0882630;  1 drivers
v00000178d07d4320_0 .net *"_ivl_24", 0 0, L_00000178d087acf0;  1 drivers
v00000178d07d4780_0 .net *"_ivl_240", 0 0, L_00000178d08821d0;  1 drivers
v00000178d07d4820_0 .net *"_ivl_242", 0 0, L_00000178d08817d0;  1 drivers
v00000178d07d5860_0 .net *"_ivl_244", 0 0, L_00000178d0882ef0;  1 drivers
v00000178d07d5900_0 .net *"_ivl_246", 0 0, L_00000178d0882810;  1 drivers
v00000178d07d43c0_0 .net *"_ivl_248", 0 0, L_00000178d0881af0;  1 drivers
v00000178d07d4b40_0 .net *"_ivl_250", 0 0, L_00000178d08823b0;  1 drivers
v00000178d07d4aa0_0 .net *"_ivl_252", 0 0, L_00000178d08814b0;  1 drivers
v00000178d07d4d20_0 .net *"_ivl_254", 0 0, L_00000178d0880bf0;  1 drivers
v00000178d06f4140_0 .net *"_ivl_256", 0 0, L_00000178d0881410;  1 drivers
v00000178d07d7570_0 .net *"_ivl_27", 0 0, L_00000178d080feb0;  1 drivers
v00000178d07d6490_0 .net *"_ivl_29", 0 0, L_00000178d08110d0;  1 drivers
v00000178d07d8010_0 .net *"_ivl_3", 0 0, L_00000178d080f9b0;  1 drivers
v00000178d07d7390_0 .net *"_ivl_30", 0 0, L_00000178d087a190;  1 drivers
v00000178d07d6670_0 .net *"_ivl_33", 0 0, L_00000178d08109f0;  1 drivers
v00000178d07d7ed0_0 .net *"_ivl_35", 0 0, L_00000178d0810a90;  1 drivers
v00000178d07d7430_0 .net *"_ivl_36", 0 0, L_00000178d087b1c0;  1 drivers
v00000178d07d5f90_0 .net *"_ivl_39", 0 0, L_00000178d087fe30;  1 drivers
v00000178d07d6c10_0 .net *"_ivl_41", 0 0, L_00000178d087ecb0;  1 drivers
v00000178d07d6350_0 .net *"_ivl_42", 0 0, L_00000178d0879f60;  1 drivers
v00000178d07d8290_0 .net *"_ivl_45", 0 0, L_00000178d087fbb0;  1 drivers
v00000178d07d5e50_0 .net *"_ivl_47", 0 0, L_00000178d087fcf0;  1 drivers
v00000178d07d6b70_0 .net *"_ivl_48", 0 0, L_00000178d087b770;  1 drivers
v00000178d07d62b0_0 .net *"_ivl_5", 0 0, L_00000178d0810630;  1 drivers
v00000178d07d74d0_0 .net *"_ivl_51", 0 0, L_00000178d087ea30;  1 drivers
v00000178d07d5bd0_0 .net *"_ivl_53", 0 0, L_00000178d087f930;  1 drivers
v00000178d07d7a70_0 .net *"_ivl_54", 0 0, L_00000178d087a580;  1 drivers
v00000178d07d7610_0 .net *"_ivl_57", 0 0, L_00000178d08801f0;  1 drivers
v00000178d07d76b0_0 .net *"_ivl_59", 0 0, L_00000178d087fed0;  1 drivers
v00000178d07d6530_0 .net *"_ivl_6", 0 0, L_00000178d087a4a0;  1 drivers
v00000178d07d7f70_0 .net *"_ivl_60", 0 0, L_00000178d087a6d0;  1 drivers
v00000178d07d6d50_0 .net *"_ivl_63", 0 0, L_00000178d087f6b0;  1 drivers
v00000178d07d6cb0_0 .net *"_ivl_65", 0 0, L_00000178d0880150;  1 drivers
v00000178d07d7cf0_0 .net *"_ivl_66", 0 0, L_00000178d087ab30;  1 drivers
v00000178d07d71b0_0 .net *"_ivl_69", 0 0, L_00000178d087f070;  1 drivers
v00000178d07d7890_0 .net *"_ivl_71", 0 0, L_00000178d087f390;  1 drivers
v00000178d07d63f0_0 .net *"_ivl_72", 0 0, L_00000178d087b3f0;  1 drivers
v00000178d07d7c50_0 .net *"_ivl_75", 0 0, L_00000178d087f890;  1 drivers
v00000178d07d6210_0 .net *"_ivl_77", 0 0, L_00000178d087ef30;  1 drivers
v00000178d07d65d0_0 .net *"_ivl_78", 0 0, L_00000178d087a740;  1 drivers
v00000178d07d6030_0 .net *"_ivl_81", 0 0, L_00000178d087e490;  1 drivers
v00000178d07d6a30_0 .net *"_ivl_83", 0 0, L_00000178d0880290;  1 drivers
v00000178d07d6710_0 .net *"_ivl_84", 0 0, L_00000178d087a9e0;  1 drivers
v00000178d07d67b0_0 .net *"_ivl_87", 0 0, L_00000178d087f750;  1 drivers
v00000178d07d6f30_0 .net *"_ivl_89", 0 0, L_00000178d087e3f0;  1 drivers
v00000178d07d6fd0_0 .net *"_ivl_9", 0 0, L_00000178d080fa50;  1 drivers
v00000178d07d60d0_0 .net *"_ivl_90", 0 0, L_00000178d087af20;  1 drivers
v00000178d07d8150_0 .net *"_ivl_93", 0 0, L_00000178d087ff70;  1 drivers
v00000178d07d7d90_0 .net *"_ivl_95", 0 0, L_00000178d087df90;  1 drivers
v00000178d07d5ef0_0 .net *"_ivl_96", 0 0, L_00000178d087b230;  1 drivers
v00000178d07d7750_0 .net *"_ivl_99", 0 0, L_00000178d087f9d0;  1 drivers
v00000178d07d5b30_0 .net "a", 31 0, v00000178d07e3840_0;  alias, 1 drivers
v00000178d07d6df0_0 .net "b", 31 0, v00000178d07e2f80_0;  alias, 1 drivers
v00000178d07d77f0_0 .net "out", 0 0, L_00000178d087b9a0;  alias, 1 drivers
v00000178d07d7e30_0 .net "temp", 31 0, L_00000178d087e7b0;  1 drivers
L_00000178d080f9b0 .part v00000178d07e3840_0, 0, 1;
L_00000178d0810630 .part v00000178d07e2f80_0, 0, 1;
L_00000178d080fa50 .part v00000178d07e3840_0, 1, 1;
L_00000178d080faf0 .part v00000178d07e2f80_0, 1, 1;
L_00000178d0810810 .part v00000178d07e3840_0, 2, 1;
L_00000178d080fff0 .part v00000178d07e2f80_0, 2, 1;
L_00000178d080fe10 .part v00000178d07e3840_0, 3, 1;
L_00000178d0810950 .part v00000178d07e2f80_0, 3, 1;
L_00000178d080feb0 .part v00000178d07e3840_0, 4, 1;
L_00000178d08110d0 .part v00000178d07e2f80_0, 4, 1;
L_00000178d08109f0 .part v00000178d07e3840_0, 5, 1;
L_00000178d0810a90 .part v00000178d07e2f80_0, 5, 1;
L_00000178d087fe30 .part v00000178d07e3840_0, 6, 1;
L_00000178d087ecb0 .part v00000178d07e2f80_0, 6, 1;
L_00000178d087fbb0 .part v00000178d07e3840_0, 7, 1;
L_00000178d087fcf0 .part v00000178d07e2f80_0, 7, 1;
L_00000178d087ea30 .part v00000178d07e3840_0, 8, 1;
L_00000178d087f930 .part v00000178d07e2f80_0, 8, 1;
L_00000178d08801f0 .part v00000178d07e3840_0, 9, 1;
L_00000178d087fed0 .part v00000178d07e2f80_0, 9, 1;
L_00000178d087f6b0 .part v00000178d07e3840_0, 10, 1;
L_00000178d0880150 .part v00000178d07e2f80_0, 10, 1;
L_00000178d087f070 .part v00000178d07e3840_0, 11, 1;
L_00000178d087f390 .part v00000178d07e2f80_0, 11, 1;
L_00000178d087f890 .part v00000178d07e3840_0, 12, 1;
L_00000178d087ef30 .part v00000178d07e2f80_0, 12, 1;
L_00000178d087e490 .part v00000178d07e3840_0, 13, 1;
L_00000178d0880290 .part v00000178d07e2f80_0, 13, 1;
L_00000178d087f750 .part v00000178d07e3840_0, 14, 1;
L_00000178d087e3f0 .part v00000178d07e2f80_0, 14, 1;
L_00000178d087ff70 .part v00000178d07e3840_0, 15, 1;
L_00000178d087df90 .part v00000178d07e2f80_0, 15, 1;
L_00000178d087f9d0 .part v00000178d07e3840_0, 16, 1;
L_00000178d087fc50 .part v00000178d07e2f80_0, 16, 1;
L_00000178d08800b0 .part v00000178d07e3840_0, 17, 1;
L_00000178d087fa70 .part v00000178d07e2f80_0, 17, 1;
L_00000178d087f1b0 .part v00000178d07e3840_0, 18, 1;
L_00000178d087fd90 .part v00000178d07e2f80_0, 18, 1;
L_00000178d087fb10 .part v00000178d07e3840_0, 19, 1;
L_00000178d087e2b0 .part v00000178d07e2f80_0, 19, 1;
L_00000178d087e8f0 .part v00000178d07e3840_0, 20, 1;
L_00000178d087e850 .part v00000178d07e2f80_0, 20, 1;
L_00000178d0880010 .part v00000178d07e3840_0, 21, 1;
L_00000178d087e990 .part v00000178d07e2f80_0, 21, 1;
L_00000178d087efd0 .part v00000178d07e3840_0, 22, 1;
L_00000178d087f110 .part v00000178d07e2f80_0, 22, 1;
L_00000178d087e0d0 .part v00000178d07e3840_0, 23, 1;
L_00000178d0880330 .part v00000178d07e2f80_0, 23, 1;
L_00000178d08803d0 .part v00000178d07e3840_0, 24, 1;
L_00000178d087e670 .part v00000178d07e2f80_0, 24, 1;
L_00000178d087f570 .part v00000178d07e3840_0, 25, 1;
L_00000178d087e5d0 .part v00000178d07e2f80_0, 25, 1;
L_00000178d087f2f0 .part v00000178d07e3840_0, 26, 1;
L_00000178d087f250 .part v00000178d07e2f80_0, 26, 1;
L_00000178d08805b0 .part v00000178d07e3840_0, 27, 1;
L_00000178d0880470 .part v00000178d07e2f80_0, 27, 1;
L_00000178d087ead0 .part v00000178d07e3840_0, 28, 1;
L_00000178d0880510 .part v00000178d07e2f80_0, 28, 1;
L_00000178d087e530 .part v00000178d07e3840_0, 29, 1;
L_00000178d0880650 .part v00000178d07e2f80_0, 29, 1;
L_00000178d08806f0 .part v00000178d07e3840_0, 30, 1;
L_00000178d087f430 .part v00000178d07e2f80_0, 30, 1;
LS_00000178d087e7b0_0_0 .concat8 [ 1 1 1 1], L_00000178d087b540, L_00000178d087a4a0, L_00000178d087baf0, L_00000178d087aeb0;
LS_00000178d087e7b0_0_4 .concat8 [ 1 1 1 1], L_00000178d087acf0, L_00000178d087a190, L_00000178d087b1c0, L_00000178d0879f60;
LS_00000178d087e7b0_0_8 .concat8 [ 1 1 1 1], L_00000178d087b770, L_00000178d087a580, L_00000178d087a6d0, L_00000178d087ab30;
LS_00000178d087e7b0_0_12 .concat8 [ 1 1 1 1], L_00000178d087b3f0, L_00000178d087a740, L_00000178d087a9e0, L_00000178d087af20;
LS_00000178d087e7b0_0_16 .concat8 [ 1 1 1 1], L_00000178d087b230, L_00000178d087a7b0, L_00000178d087b150, L_00000178d087b8c0;
LS_00000178d087e7b0_0_20 .concat8 [ 1 1 1 1], L_00000178d087b5b0, L_00000178d087b620, L_00000178d087a820, L_00000178d087b690;
LS_00000178d087e7b0_0_24 .concat8 [ 1 1 1 1], L_00000178d087a970, L_00000178d087b700, L_00000178d087b000, L_00000178d087a0b0;
LS_00000178d087e7b0_0_28 .concat8 [ 1 1 1 1], L_00000178d087aac0, L_00000178d087ac80, L_00000178d087b930, L_00000178d087aba0;
LS_00000178d087e7b0_1_0 .concat8 [ 4 4 4 4], LS_00000178d087e7b0_0_0, LS_00000178d087e7b0_0_4, LS_00000178d087e7b0_0_8, LS_00000178d087e7b0_0_12;
LS_00000178d087e7b0_1_4 .concat8 [ 4 4 4 4], LS_00000178d087e7b0_0_16, LS_00000178d087e7b0_0_20, LS_00000178d087e7b0_0_24, LS_00000178d087e7b0_0_28;
L_00000178d087e7b0 .concat8 [ 16 16 0 0], LS_00000178d087e7b0_1_0, LS_00000178d087e7b0_1_4;
L_00000178d087f4d0 .part v00000178d07e3840_0, 31, 1;
L_00000178d087e030 .part v00000178d07e2f80_0, 31, 1;
L_00000178d087f610 .part L_00000178d087e7b0, 0, 1;
L_00000178d087eb70 .part L_00000178d087e7b0, 1, 1;
L_00000178d087e170 .part L_00000178d087e7b0, 2, 1;
L_00000178d087e210 .part L_00000178d087e7b0, 3, 1;
L_00000178d087e350 .part L_00000178d087e7b0, 4, 1;
L_00000178d087ed50 .part L_00000178d087e7b0, 5, 1;
L_00000178d087e710 .part L_00000178d087e7b0, 6, 1;
L_00000178d087ec10 .part L_00000178d087e7b0, 7, 1;
L_00000178d087f7f0 .part L_00000178d087e7b0, 8, 1;
L_00000178d087edf0 .part L_00000178d087e7b0, 9, 1;
L_00000178d087ee90 .part L_00000178d087e7b0, 10, 1;
L_00000178d08819b0 .part L_00000178d087e7b0, 11, 1;
L_00000178d0882090 .part L_00000178d087e7b0, 12, 1;
L_00000178d0881a50 .part L_00000178d087e7b0, 13, 1;
L_00000178d0880970 .part L_00000178d087e7b0, 14, 1;
L_00000178d0880b50 .part L_00000178d087e7b0, 15, 1;
L_00000178d0881370 .part L_00000178d087e7b0, 16, 1;
L_00000178d08826d0 .part L_00000178d087e7b0, 17, 1;
L_00000178d08810f0 .part L_00000178d087e7b0, 18, 1;
L_00000178d0882130 .part L_00000178d087e7b0, 19, 1;
L_00000178d0881eb0 .part L_00000178d087e7b0, 20, 1;
L_00000178d0882770 .part L_00000178d087e7b0, 21, 1;
L_00000178d0882630 .part L_00000178d087e7b0, 22, 1;
L_00000178d08821d0 .part L_00000178d087e7b0, 23, 1;
L_00000178d08817d0 .part L_00000178d087e7b0, 24, 1;
L_00000178d0882ef0 .part L_00000178d087e7b0, 25, 1;
L_00000178d0882810 .part L_00000178d087e7b0, 26, 1;
L_00000178d0881af0 .part L_00000178d087e7b0, 27, 1;
L_00000178d08823b0 .part L_00000178d087e7b0, 28, 1;
L_00000178d08814b0 .part L_00000178d087e7b0, 29, 1;
L_00000178d0880bf0 .part L_00000178d087e7b0, 30, 1;
L_00000178d0881410 .part L_00000178d087e7b0, 31, 1;
S_00000178d05dd8a0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_00000178d0526b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_00000178d07684c0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_00000178d087ae40 .functor NOT 1, L_00000178d0811f30, C4<0>, C4<0>, C4<0>;
v00000178d07d5c70_0 .net "A", 31 0, v00000178d07e3840_0;  alias, 1 drivers
v00000178d07d6ad0_0 .net "ALUOP", 3 0, v00000178d07d81f0_0;  alias, 1 drivers
v00000178d07d7b10_0 .net "B", 31 0, v00000178d07e2f80_0;  alias, 1 drivers
v00000178d07d7110_0 .var "CF", 0 0;
v00000178d07d7250_0 .net "ZF", 0 0, L_00000178d087ae40;  alias, 1 drivers
v00000178d07d72f0_0 .net *"_ivl_1", 0 0, L_00000178d0811f30;  1 drivers
v00000178d07d7bb0_0 .var "res", 31 0;
E_00000178d0768900 .event anyedge, v00000178d07d6ad0_0, v00000178d07d5b30_0, v00000178d07d6df0_0, v00000178d07d7110_0;
L_00000178d0811f30 .reduce/or v00000178d07d7bb0_0;
S_00000178d05dda30 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_00000178d0526b50;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_00000178d07da2f0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000178d07da328 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000178d07da360 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000178d07da398 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000178d07da3d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000178d07da408 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000178d07da440 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000178d07da478 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000178d07da4b0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000178d07da4e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000178d07da520 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000178d07da558 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000178d07da590 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000178d07da5c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000178d07da600 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000178d07da638 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000178d07da670 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000178d07da6a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000178d07da6e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000178d07da718 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000178d07da750 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000178d07da788 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000178d07da7c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000178d07da7f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000178d07da830 .param/l "xori" 0 9 12, C4<001110000000>;
v00000178d07d81f0_0 .var "ALU_OP", 3 0;
v00000178d07d5d10_0 .net "opcode", 11 0, v00000178d07e33e0_0;  alias, 1 drivers
E_00000178d0768840 .event anyedge, v00000178d06df420_0;
S_00000178d05e0140 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_00000178d078cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v00000178d07e4f60_0 .net "EX1_forward_to_B", 31 0, v00000178d07e4ce0_0;  alias, 1 drivers
v00000178d07e4240_0 .net "EX_PFC", 31 0, v00000178d07e51e0_0;  alias, 1 drivers
v00000178d07e47e0_0 .net "EX_PFC_to_IF", 31 0, L_00000178d0811df0;  alias, 1 drivers
v00000178d07e4740_0 .net "alu_selA", 1 0, L_00000178d08142d0;  alias, 1 drivers
v00000178d07e4380_0 .net "alu_selB", 1 0, L_00000178d0814cd0;  alias, 1 drivers
v00000178d07e4420_0 .net "ex_haz", 31 0, v00000178d07d41e0_0;  alias, 1 drivers
v00000178d07e4560_0 .net "id_haz", 31 0, L_00000178d08104f0;  alias, 1 drivers
v00000178d07e4880_0 .net "is_jr", 0 0, v00000178d07e4d80_0;  alias, 1 drivers
v00000178d07e5780_0 .net "mem_haz", 31 0, L_00000178d087bcb0;  alias, 1 drivers
v00000178d07e55a0_0 .net "oper1", 31 0, L_00000178d0816ea0;  alias, 1 drivers
v00000178d07e5140_0 .net "oper2", 31 0, L_00000178d087aa50;  alias, 1 drivers
v00000178d07e42e0_0 .net "pc", 31 0, v00000178d07e4b00_0;  alias, 1 drivers
v00000178d07e4c40_0 .net "rs1", 31 0, v00000178d07e5640_0;  alias, 1 drivers
v00000178d07e4ba0_0 .net "rs2_in", 31 0, v00000178d07e4600_0;  alias, 1 drivers
v00000178d07e4920_0 .net "rs2_out", 31 0, L_00000178d087b380;  alias, 1 drivers
v00000178d07e5000_0 .net "store_rs2_forward", 1 0, L_00000178d0814910;  alias, 1 drivers
L_00000178d0811df0 .functor MUXZ 32, v00000178d07e51e0_0, L_00000178d0816ea0, v00000178d07e4d80_0, C4<>;
S_00000178d05e02d0 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_00000178d05e0140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000178d0767c80 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000178d08168f0 .functor NOT 1, L_00000178d0811530, C4<0>, C4<0>, C4<0>;
L_00000178d0816b90 .functor NOT 1, L_00000178d080f870, C4<0>, C4<0>, C4<0>;
L_00000178d0815460 .functor NOT 1, L_00000178d0810310, C4<0>, C4<0>, C4<0>;
L_00000178d0815620 .functor NOT 1, L_00000178d0810b30, C4<0>, C4<0>, C4<0>;
L_00000178d0815770 .functor AND 32, L_00000178d0816b20, v00000178d07e5640_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000178d08159a0 .functor AND 32, L_00000178d0815230, L_00000178d087bcb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000178d0815a80 .functor OR 32, L_00000178d0815770, L_00000178d08159a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000178d0815af0 .functor AND 32, L_00000178d08155b0, v00000178d07d41e0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000178d0815b60 .functor OR 32, L_00000178d0815a80, L_00000178d0815af0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000178d0816e30 .functor AND 32, L_00000178d08158c0, L_00000178d08104f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000178d0816ea0 .functor OR 32, L_00000178d0815b60, L_00000178d0816e30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000178d07d8510_0 .net *"_ivl_1", 0 0, L_00000178d0811530;  1 drivers
v00000178d07d86f0_0 .net *"_ivl_13", 0 0, L_00000178d0810310;  1 drivers
v00000178d07d85b0_0 .net *"_ivl_14", 0 0, L_00000178d0815460;  1 drivers
v00000178d07d8830_0 .net *"_ivl_19", 0 0, L_00000178d0811490;  1 drivers
v00000178d07d8650_0 .net *"_ivl_2", 0 0, L_00000178d08168f0;  1 drivers
v00000178d07ddf00_0 .net *"_ivl_23", 0 0, L_00000178d080fc30;  1 drivers
v00000178d07dcb00_0 .net *"_ivl_27", 0 0, L_00000178d0810b30;  1 drivers
v00000178d07ddb40_0 .net *"_ivl_28", 0 0, L_00000178d0815620;  1 drivers
v00000178d07dc4c0_0 .net *"_ivl_33", 0 0, L_00000178d0811210;  1 drivers
v00000178d07dc420_0 .net *"_ivl_37", 0 0, L_00000178d0811990;  1 drivers
v00000178d07dbd40_0 .net *"_ivl_40", 31 0, L_00000178d0815770;  1 drivers
v00000178d07dc560_0 .net *"_ivl_42", 31 0, L_00000178d08159a0;  1 drivers
v00000178d07dc6a0_0 .net *"_ivl_44", 31 0, L_00000178d0815a80;  1 drivers
v00000178d07dc600_0 .net *"_ivl_46", 31 0, L_00000178d0815af0;  1 drivers
v00000178d07dbac0_0 .net *"_ivl_48", 31 0, L_00000178d0815b60;  1 drivers
v00000178d07dcba0_0 .net *"_ivl_50", 31 0, L_00000178d0816e30;  1 drivers
v00000178d07dce20_0 .net *"_ivl_7", 0 0, L_00000178d080f870;  1 drivers
v00000178d07dc240_0 .net *"_ivl_8", 0 0, L_00000178d0816b90;  1 drivers
v00000178d07dc1a0_0 .net "ina", 31 0, v00000178d07e5640_0;  alias, 1 drivers
v00000178d07dd1e0_0 .net "inb", 31 0, L_00000178d087bcb0;  alias, 1 drivers
v00000178d07dc2e0_0 .net "inc", 31 0, v00000178d07d41e0_0;  alias, 1 drivers
v00000178d07db980_0 .net "ind", 31 0, L_00000178d08104f0;  alias, 1 drivers
v00000178d07ddbe0_0 .net "out", 31 0, L_00000178d0816ea0;  alias, 1 drivers
v00000178d07dcec0_0 .net "s0", 31 0, L_00000178d0816b20;  1 drivers
v00000178d07dbf20_0 .net "s1", 31 0, L_00000178d0815230;  1 drivers
v00000178d07dc740_0 .net "s2", 31 0, L_00000178d08155b0;  1 drivers
v00000178d07dd280_0 .net "s3", 31 0, L_00000178d08158c0;  1 drivers
v00000178d07dc380_0 .net "sel", 1 0, L_00000178d08142d0;  alias, 1 drivers
L_00000178d0811530 .part L_00000178d08142d0, 1, 1;
LS_00000178d08106d0_0_0 .concat [ 1 1 1 1], L_00000178d08168f0, L_00000178d08168f0, L_00000178d08168f0, L_00000178d08168f0;
LS_00000178d08106d0_0_4 .concat [ 1 1 1 1], L_00000178d08168f0, L_00000178d08168f0, L_00000178d08168f0, L_00000178d08168f0;
LS_00000178d08106d0_0_8 .concat [ 1 1 1 1], L_00000178d08168f0, L_00000178d08168f0, L_00000178d08168f0, L_00000178d08168f0;
LS_00000178d08106d0_0_12 .concat [ 1 1 1 1], L_00000178d08168f0, L_00000178d08168f0, L_00000178d08168f0, L_00000178d08168f0;
LS_00000178d08106d0_0_16 .concat [ 1 1 1 1], L_00000178d08168f0, L_00000178d08168f0, L_00000178d08168f0, L_00000178d08168f0;
LS_00000178d08106d0_0_20 .concat [ 1 1 1 1], L_00000178d08168f0, L_00000178d08168f0, L_00000178d08168f0, L_00000178d08168f0;
LS_00000178d08106d0_0_24 .concat [ 1 1 1 1], L_00000178d08168f0, L_00000178d08168f0, L_00000178d08168f0, L_00000178d08168f0;
LS_00000178d08106d0_0_28 .concat [ 1 1 1 1], L_00000178d08168f0, L_00000178d08168f0, L_00000178d08168f0, L_00000178d08168f0;
LS_00000178d08106d0_1_0 .concat [ 4 4 4 4], LS_00000178d08106d0_0_0, LS_00000178d08106d0_0_4, LS_00000178d08106d0_0_8, LS_00000178d08106d0_0_12;
LS_00000178d08106d0_1_4 .concat [ 4 4 4 4], LS_00000178d08106d0_0_16, LS_00000178d08106d0_0_20, LS_00000178d08106d0_0_24, LS_00000178d08106d0_0_28;
L_00000178d08106d0 .concat [ 16 16 0 0], LS_00000178d08106d0_1_0, LS_00000178d08106d0_1_4;
L_00000178d080f870 .part L_00000178d08142d0, 0, 1;
LS_00000178d0811170_0_0 .concat [ 1 1 1 1], L_00000178d0816b90, L_00000178d0816b90, L_00000178d0816b90, L_00000178d0816b90;
LS_00000178d0811170_0_4 .concat [ 1 1 1 1], L_00000178d0816b90, L_00000178d0816b90, L_00000178d0816b90, L_00000178d0816b90;
LS_00000178d0811170_0_8 .concat [ 1 1 1 1], L_00000178d0816b90, L_00000178d0816b90, L_00000178d0816b90, L_00000178d0816b90;
LS_00000178d0811170_0_12 .concat [ 1 1 1 1], L_00000178d0816b90, L_00000178d0816b90, L_00000178d0816b90, L_00000178d0816b90;
LS_00000178d0811170_0_16 .concat [ 1 1 1 1], L_00000178d0816b90, L_00000178d0816b90, L_00000178d0816b90, L_00000178d0816b90;
LS_00000178d0811170_0_20 .concat [ 1 1 1 1], L_00000178d0816b90, L_00000178d0816b90, L_00000178d0816b90, L_00000178d0816b90;
LS_00000178d0811170_0_24 .concat [ 1 1 1 1], L_00000178d0816b90, L_00000178d0816b90, L_00000178d0816b90, L_00000178d0816b90;
LS_00000178d0811170_0_28 .concat [ 1 1 1 1], L_00000178d0816b90, L_00000178d0816b90, L_00000178d0816b90, L_00000178d0816b90;
LS_00000178d0811170_1_0 .concat [ 4 4 4 4], LS_00000178d0811170_0_0, LS_00000178d0811170_0_4, LS_00000178d0811170_0_8, LS_00000178d0811170_0_12;
LS_00000178d0811170_1_4 .concat [ 4 4 4 4], LS_00000178d0811170_0_16, LS_00000178d0811170_0_20, LS_00000178d0811170_0_24, LS_00000178d0811170_0_28;
L_00000178d0811170 .concat [ 16 16 0 0], LS_00000178d0811170_1_0, LS_00000178d0811170_1_4;
L_00000178d0810310 .part L_00000178d08142d0, 1, 1;
LS_00000178d0810090_0_0 .concat [ 1 1 1 1], L_00000178d0815460, L_00000178d0815460, L_00000178d0815460, L_00000178d0815460;
LS_00000178d0810090_0_4 .concat [ 1 1 1 1], L_00000178d0815460, L_00000178d0815460, L_00000178d0815460, L_00000178d0815460;
LS_00000178d0810090_0_8 .concat [ 1 1 1 1], L_00000178d0815460, L_00000178d0815460, L_00000178d0815460, L_00000178d0815460;
LS_00000178d0810090_0_12 .concat [ 1 1 1 1], L_00000178d0815460, L_00000178d0815460, L_00000178d0815460, L_00000178d0815460;
LS_00000178d0810090_0_16 .concat [ 1 1 1 1], L_00000178d0815460, L_00000178d0815460, L_00000178d0815460, L_00000178d0815460;
LS_00000178d0810090_0_20 .concat [ 1 1 1 1], L_00000178d0815460, L_00000178d0815460, L_00000178d0815460, L_00000178d0815460;
LS_00000178d0810090_0_24 .concat [ 1 1 1 1], L_00000178d0815460, L_00000178d0815460, L_00000178d0815460, L_00000178d0815460;
LS_00000178d0810090_0_28 .concat [ 1 1 1 1], L_00000178d0815460, L_00000178d0815460, L_00000178d0815460, L_00000178d0815460;
LS_00000178d0810090_1_0 .concat [ 4 4 4 4], LS_00000178d0810090_0_0, LS_00000178d0810090_0_4, LS_00000178d0810090_0_8, LS_00000178d0810090_0_12;
LS_00000178d0810090_1_4 .concat [ 4 4 4 4], LS_00000178d0810090_0_16, LS_00000178d0810090_0_20, LS_00000178d0810090_0_24, LS_00000178d0810090_0_28;
L_00000178d0810090 .concat [ 16 16 0 0], LS_00000178d0810090_1_0, LS_00000178d0810090_1_4;
L_00000178d0811490 .part L_00000178d08142d0, 0, 1;
LS_00000178d080fb90_0_0 .concat [ 1 1 1 1], L_00000178d0811490, L_00000178d0811490, L_00000178d0811490, L_00000178d0811490;
LS_00000178d080fb90_0_4 .concat [ 1 1 1 1], L_00000178d0811490, L_00000178d0811490, L_00000178d0811490, L_00000178d0811490;
LS_00000178d080fb90_0_8 .concat [ 1 1 1 1], L_00000178d0811490, L_00000178d0811490, L_00000178d0811490, L_00000178d0811490;
LS_00000178d080fb90_0_12 .concat [ 1 1 1 1], L_00000178d0811490, L_00000178d0811490, L_00000178d0811490, L_00000178d0811490;
LS_00000178d080fb90_0_16 .concat [ 1 1 1 1], L_00000178d0811490, L_00000178d0811490, L_00000178d0811490, L_00000178d0811490;
LS_00000178d080fb90_0_20 .concat [ 1 1 1 1], L_00000178d0811490, L_00000178d0811490, L_00000178d0811490, L_00000178d0811490;
LS_00000178d080fb90_0_24 .concat [ 1 1 1 1], L_00000178d0811490, L_00000178d0811490, L_00000178d0811490, L_00000178d0811490;
LS_00000178d080fb90_0_28 .concat [ 1 1 1 1], L_00000178d0811490, L_00000178d0811490, L_00000178d0811490, L_00000178d0811490;
LS_00000178d080fb90_1_0 .concat [ 4 4 4 4], LS_00000178d080fb90_0_0, LS_00000178d080fb90_0_4, LS_00000178d080fb90_0_8, LS_00000178d080fb90_0_12;
LS_00000178d080fb90_1_4 .concat [ 4 4 4 4], LS_00000178d080fb90_0_16, LS_00000178d080fb90_0_20, LS_00000178d080fb90_0_24, LS_00000178d080fb90_0_28;
L_00000178d080fb90 .concat [ 16 16 0 0], LS_00000178d080fb90_1_0, LS_00000178d080fb90_1_4;
L_00000178d080fc30 .part L_00000178d08142d0, 1, 1;
LS_00000178d0811b70_0_0 .concat [ 1 1 1 1], L_00000178d080fc30, L_00000178d080fc30, L_00000178d080fc30, L_00000178d080fc30;
LS_00000178d0811b70_0_4 .concat [ 1 1 1 1], L_00000178d080fc30, L_00000178d080fc30, L_00000178d080fc30, L_00000178d080fc30;
LS_00000178d0811b70_0_8 .concat [ 1 1 1 1], L_00000178d080fc30, L_00000178d080fc30, L_00000178d080fc30, L_00000178d080fc30;
LS_00000178d0811b70_0_12 .concat [ 1 1 1 1], L_00000178d080fc30, L_00000178d080fc30, L_00000178d080fc30, L_00000178d080fc30;
LS_00000178d0811b70_0_16 .concat [ 1 1 1 1], L_00000178d080fc30, L_00000178d080fc30, L_00000178d080fc30, L_00000178d080fc30;
LS_00000178d0811b70_0_20 .concat [ 1 1 1 1], L_00000178d080fc30, L_00000178d080fc30, L_00000178d080fc30, L_00000178d080fc30;
LS_00000178d0811b70_0_24 .concat [ 1 1 1 1], L_00000178d080fc30, L_00000178d080fc30, L_00000178d080fc30, L_00000178d080fc30;
LS_00000178d0811b70_0_28 .concat [ 1 1 1 1], L_00000178d080fc30, L_00000178d080fc30, L_00000178d080fc30, L_00000178d080fc30;
LS_00000178d0811b70_1_0 .concat [ 4 4 4 4], LS_00000178d0811b70_0_0, LS_00000178d0811b70_0_4, LS_00000178d0811b70_0_8, LS_00000178d0811b70_0_12;
LS_00000178d0811b70_1_4 .concat [ 4 4 4 4], LS_00000178d0811b70_0_16, LS_00000178d0811b70_0_20, LS_00000178d0811b70_0_24, LS_00000178d0811b70_0_28;
L_00000178d0811b70 .concat [ 16 16 0 0], LS_00000178d0811b70_1_0, LS_00000178d0811b70_1_4;
L_00000178d0810b30 .part L_00000178d08142d0, 0, 1;
LS_00000178d0811710_0_0 .concat [ 1 1 1 1], L_00000178d0815620, L_00000178d0815620, L_00000178d0815620, L_00000178d0815620;
LS_00000178d0811710_0_4 .concat [ 1 1 1 1], L_00000178d0815620, L_00000178d0815620, L_00000178d0815620, L_00000178d0815620;
LS_00000178d0811710_0_8 .concat [ 1 1 1 1], L_00000178d0815620, L_00000178d0815620, L_00000178d0815620, L_00000178d0815620;
LS_00000178d0811710_0_12 .concat [ 1 1 1 1], L_00000178d0815620, L_00000178d0815620, L_00000178d0815620, L_00000178d0815620;
LS_00000178d0811710_0_16 .concat [ 1 1 1 1], L_00000178d0815620, L_00000178d0815620, L_00000178d0815620, L_00000178d0815620;
LS_00000178d0811710_0_20 .concat [ 1 1 1 1], L_00000178d0815620, L_00000178d0815620, L_00000178d0815620, L_00000178d0815620;
LS_00000178d0811710_0_24 .concat [ 1 1 1 1], L_00000178d0815620, L_00000178d0815620, L_00000178d0815620, L_00000178d0815620;
LS_00000178d0811710_0_28 .concat [ 1 1 1 1], L_00000178d0815620, L_00000178d0815620, L_00000178d0815620, L_00000178d0815620;
LS_00000178d0811710_1_0 .concat [ 4 4 4 4], LS_00000178d0811710_0_0, LS_00000178d0811710_0_4, LS_00000178d0811710_0_8, LS_00000178d0811710_0_12;
LS_00000178d0811710_1_4 .concat [ 4 4 4 4], LS_00000178d0811710_0_16, LS_00000178d0811710_0_20, LS_00000178d0811710_0_24, LS_00000178d0811710_0_28;
L_00000178d0811710 .concat [ 16 16 0 0], LS_00000178d0811710_1_0, LS_00000178d0811710_1_4;
L_00000178d0811210 .part L_00000178d08142d0, 1, 1;
LS_00000178d08108b0_0_0 .concat [ 1 1 1 1], L_00000178d0811210, L_00000178d0811210, L_00000178d0811210, L_00000178d0811210;
LS_00000178d08108b0_0_4 .concat [ 1 1 1 1], L_00000178d0811210, L_00000178d0811210, L_00000178d0811210, L_00000178d0811210;
LS_00000178d08108b0_0_8 .concat [ 1 1 1 1], L_00000178d0811210, L_00000178d0811210, L_00000178d0811210, L_00000178d0811210;
LS_00000178d08108b0_0_12 .concat [ 1 1 1 1], L_00000178d0811210, L_00000178d0811210, L_00000178d0811210, L_00000178d0811210;
LS_00000178d08108b0_0_16 .concat [ 1 1 1 1], L_00000178d0811210, L_00000178d0811210, L_00000178d0811210, L_00000178d0811210;
LS_00000178d08108b0_0_20 .concat [ 1 1 1 1], L_00000178d0811210, L_00000178d0811210, L_00000178d0811210, L_00000178d0811210;
LS_00000178d08108b0_0_24 .concat [ 1 1 1 1], L_00000178d0811210, L_00000178d0811210, L_00000178d0811210, L_00000178d0811210;
LS_00000178d08108b0_0_28 .concat [ 1 1 1 1], L_00000178d0811210, L_00000178d0811210, L_00000178d0811210, L_00000178d0811210;
LS_00000178d08108b0_1_0 .concat [ 4 4 4 4], LS_00000178d08108b0_0_0, LS_00000178d08108b0_0_4, LS_00000178d08108b0_0_8, LS_00000178d08108b0_0_12;
LS_00000178d08108b0_1_4 .concat [ 4 4 4 4], LS_00000178d08108b0_0_16, LS_00000178d08108b0_0_20, LS_00000178d08108b0_0_24, LS_00000178d08108b0_0_28;
L_00000178d08108b0 .concat [ 16 16 0 0], LS_00000178d08108b0_1_0, LS_00000178d08108b0_1_4;
L_00000178d0811990 .part L_00000178d08142d0, 0, 1;
LS_00000178d08103b0_0_0 .concat [ 1 1 1 1], L_00000178d0811990, L_00000178d0811990, L_00000178d0811990, L_00000178d0811990;
LS_00000178d08103b0_0_4 .concat [ 1 1 1 1], L_00000178d0811990, L_00000178d0811990, L_00000178d0811990, L_00000178d0811990;
LS_00000178d08103b0_0_8 .concat [ 1 1 1 1], L_00000178d0811990, L_00000178d0811990, L_00000178d0811990, L_00000178d0811990;
LS_00000178d08103b0_0_12 .concat [ 1 1 1 1], L_00000178d0811990, L_00000178d0811990, L_00000178d0811990, L_00000178d0811990;
LS_00000178d08103b0_0_16 .concat [ 1 1 1 1], L_00000178d0811990, L_00000178d0811990, L_00000178d0811990, L_00000178d0811990;
LS_00000178d08103b0_0_20 .concat [ 1 1 1 1], L_00000178d0811990, L_00000178d0811990, L_00000178d0811990, L_00000178d0811990;
LS_00000178d08103b0_0_24 .concat [ 1 1 1 1], L_00000178d0811990, L_00000178d0811990, L_00000178d0811990, L_00000178d0811990;
LS_00000178d08103b0_0_28 .concat [ 1 1 1 1], L_00000178d0811990, L_00000178d0811990, L_00000178d0811990, L_00000178d0811990;
LS_00000178d08103b0_1_0 .concat [ 4 4 4 4], LS_00000178d08103b0_0_0, LS_00000178d08103b0_0_4, LS_00000178d08103b0_0_8, LS_00000178d08103b0_0_12;
LS_00000178d08103b0_1_4 .concat [ 4 4 4 4], LS_00000178d08103b0_0_16, LS_00000178d08103b0_0_20, LS_00000178d08103b0_0_24, LS_00000178d08103b0_0_28;
L_00000178d08103b0 .concat [ 16 16 0 0], LS_00000178d08103b0_1_0, LS_00000178d08103b0_1_4;
S_00000178d0598200 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000178d05e02d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000178d0816b20 .functor AND 32, L_00000178d08106d0, L_00000178d0811170, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000178d07d8790_0 .net "in1", 31 0, L_00000178d08106d0;  1 drivers
v00000178d07d9410_0 .net "in2", 31 0, L_00000178d0811170;  1 drivers
v00000178d07d8d30_0 .net "out", 31 0, L_00000178d0816b20;  alias, 1 drivers
S_00000178d0598390 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000178d05e02d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000178d0815230 .functor AND 32, L_00000178d0810090, L_00000178d080fb90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000178d07d9550_0 .net "in1", 31 0, L_00000178d0810090;  1 drivers
v00000178d07d95f0_0 .net "in2", 31 0, L_00000178d080fb90;  1 drivers
v00000178d07d9690_0 .net "out", 31 0, L_00000178d0815230;  alias, 1 drivers
S_00000178d05d0940 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000178d05e02d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000178d08155b0 .functor AND 32, L_00000178d0811b70, L_00000178d0811710, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000178d07d97d0_0 .net "in1", 31 0, L_00000178d0811b70;  1 drivers
v00000178d07d9870_0 .net "in2", 31 0, L_00000178d0811710;  1 drivers
v00000178d07d9910_0 .net "out", 31 0, L_00000178d08155b0;  alias, 1 drivers
S_00000178d07db220 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000178d05e02d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000178d08158c0 .functor AND 32, L_00000178d08108b0, L_00000178d08103b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000178d07d99b0_0 .net "in1", 31 0, L_00000178d08108b0;  1 drivers
v00000178d07d83d0_0 .net "in2", 31 0, L_00000178d08103b0;  1 drivers
v00000178d07d8470_0 .net "out", 31 0, L_00000178d08158c0;  alias, 1 drivers
S_00000178d07dad70 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_00000178d05e0140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000178d0767d00 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000178d0816dc0 .functor NOT 1, L_00000178d0810bd0, C4<0>, C4<0>, C4<0>;
L_00000178d0816f10 .functor NOT 1, L_00000178d0811670, C4<0>, C4<0>, C4<0>;
L_00000178d0816f80 .functor NOT 1, L_00000178d0810c70, C4<0>, C4<0>, C4<0>;
L_00000178d0751b50 .functor NOT 1, L_00000178d0810e50, C4<0>, C4<0>, C4<0>;
L_00000178d087a350 .functor AND 32, L_00000178d0816d50, v00000178d07e4ce0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000178d087a2e0 .functor AND 32, L_00000178d0816c70, L_00000178d087bcb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000178d087ad60 .functor OR 32, L_00000178d087a350, L_00000178d087a2e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000178d087a660 .functor AND 32, L_00000178d0816ce0, v00000178d07d41e0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000178d087b0e0 .functor OR 32, L_00000178d087ad60, L_00000178d087a660, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000178d087b2a0 .functor AND 32, L_00000178d087a890, L_00000178d08104f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000178d087aa50 .functor OR 32, L_00000178d087b0e0, L_00000178d087b2a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000178d07dd000_0 .net *"_ivl_1", 0 0, L_00000178d0810bd0;  1 drivers
v00000178d07dd3c0_0 .net *"_ivl_13", 0 0, L_00000178d0810c70;  1 drivers
v00000178d07dd0a0_0 .net *"_ivl_14", 0 0, L_00000178d0816f80;  1 drivers
v00000178d07ddfa0_0 .net *"_ivl_19", 0 0, L_00000178d08101d0;  1 drivers
v00000178d07dd8c0_0 .net *"_ivl_2", 0 0, L_00000178d0816dc0;  1 drivers
v00000178d07dc9c0_0 .net *"_ivl_23", 0 0, L_00000178d080fcd0;  1 drivers
v00000178d07ddc80_0 .net *"_ivl_27", 0 0, L_00000178d0810e50;  1 drivers
v00000178d07dcce0_0 .net *"_ivl_28", 0 0, L_00000178d0751b50;  1 drivers
v00000178d07dca60_0 .net *"_ivl_33", 0 0, L_00000178d0810590;  1 drivers
v00000178d07dcd80_0 .net *"_ivl_37", 0 0, L_00000178d08113f0;  1 drivers
v00000178d07dba20_0 .net *"_ivl_40", 31 0, L_00000178d087a350;  1 drivers
v00000178d07dbc00_0 .net *"_ivl_42", 31 0, L_00000178d087a2e0;  1 drivers
v00000178d07dcf60_0 .net *"_ivl_44", 31 0, L_00000178d087ad60;  1 drivers
v00000178d07dd6e0_0 .net *"_ivl_46", 31 0, L_00000178d087a660;  1 drivers
v00000178d07dd140_0 .net *"_ivl_48", 31 0, L_00000178d087b0e0;  1 drivers
v00000178d07dd460_0 .net *"_ivl_50", 31 0, L_00000178d087b2a0;  1 drivers
v00000178d07dd500_0 .net *"_ivl_7", 0 0, L_00000178d0811670;  1 drivers
v00000178d07dd640_0 .net *"_ivl_8", 0 0, L_00000178d0816f10;  1 drivers
v00000178d07db8e0_0 .net "ina", 31 0, v00000178d07e4ce0_0;  alias, 1 drivers
v00000178d07dd960_0 .net "inb", 31 0, L_00000178d087bcb0;  alias, 1 drivers
v00000178d07dbca0_0 .net "inc", 31 0, v00000178d07d41e0_0;  alias, 1 drivers
v00000178d07ddaa0_0 .net "ind", 31 0, L_00000178d08104f0;  alias, 1 drivers
v00000178d07dd5a0_0 .net "out", 31 0, L_00000178d087aa50;  alias, 1 drivers
v00000178d07dc100_0 .net "s0", 31 0, L_00000178d0816d50;  1 drivers
v00000178d07dd820_0 .net "s1", 31 0, L_00000178d0816c70;  1 drivers
v00000178d07dda00_0 .net "s2", 31 0, L_00000178d0816ce0;  1 drivers
v00000178d07ddd20_0 .net "s3", 31 0, L_00000178d087a890;  1 drivers
v00000178d07dddc0_0 .net "sel", 1 0, L_00000178d0814cd0;  alias, 1 drivers
L_00000178d0810bd0 .part L_00000178d0814cd0, 1, 1;
LS_00000178d08115d0_0_0 .concat [ 1 1 1 1], L_00000178d0816dc0, L_00000178d0816dc0, L_00000178d0816dc0, L_00000178d0816dc0;
LS_00000178d08115d0_0_4 .concat [ 1 1 1 1], L_00000178d0816dc0, L_00000178d0816dc0, L_00000178d0816dc0, L_00000178d0816dc0;
LS_00000178d08115d0_0_8 .concat [ 1 1 1 1], L_00000178d0816dc0, L_00000178d0816dc0, L_00000178d0816dc0, L_00000178d0816dc0;
LS_00000178d08115d0_0_12 .concat [ 1 1 1 1], L_00000178d0816dc0, L_00000178d0816dc0, L_00000178d0816dc0, L_00000178d0816dc0;
LS_00000178d08115d0_0_16 .concat [ 1 1 1 1], L_00000178d0816dc0, L_00000178d0816dc0, L_00000178d0816dc0, L_00000178d0816dc0;
LS_00000178d08115d0_0_20 .concat [ 1 1 1 1], L_00000178d0816dc0, L_00000178d0816dc0, L_00000178d0816dc0, L_00000178d0816dc0;
LS_00000178d08115d0_0_24 .concat [ 1 1 1 1], L_00000178d0816dc0, L_00000178d0816dc0, L_00000178d0816dc0, L_00000178d0816dc0;
LS_00000178d08115d0_0_28 .concat [ 1 1 1 1], L_00000178d0816dc0, L_00000178d0816dc0, L_00000178d0816dc0, L_00000178d0816dc0;
LS_00000178d08115d0_1_0 .concat [ 4 4 4 4], LS_00000178d08115d0_0_0, LS_00000178d08115d0_0_4, LS_00000178d08115d0_0_8, LS_00000178d08115d0_0_12;
LS_00000178d08115d0_1_4 .concat [ 4 4 4 4], LS_00000178d08115d0_0_16, LS_00000178d08115d0_0_20, LS_00000178d08115d0_0_24, LS_00000178d08115d0_0_28;
L_00000178d08115d0 .concat [ 16 16 0 0], LS_00000178d08115d0_1_0, LS_00000178d08115d0_1_4;
L_00000178d0811670 .part L_00000178d0814cd0, 0, 1;
LS_00000178d0810130_0_0 .concat [ 1 1 1 1], L_00000178d0816f10, L_00000178d0816f10, L_00000178d0816f10, L_00000178d0816f10;
LS_00000178d0810130_0_4 .concat [ 1 1 1 1], L_00000178d0816f10, L_00000178d0816f10, L_00000178d0816f10, L_00000178d0816f10;
LS_00000178d0810130_0_8 .concat [ 1 1 1 1], L_00000178d0816f10, L_00000178d0816f10, L_00000178d0816f10, L_00000178d0816f10;
LS_00000178d0810130_0_12 .concat [ 1 1 1 1], L_00000178d0816f10, L_00000178d0816f10, L_00000178d0816f10, L_00000178d0816f10;
LS_00000178d0810130_0_16 .concat [ 1 1 1 1], L_00000178d0816f10, L_00000178d0816f10, L_00000178d0816f10, L_00000178d0816f10;
LS_00000178d0810130_0_20 .concat [ 1 1 1 1], L_00000178d0816f10, L_00000178d0816f10, L_00000178d0816f10, L_00000178d0816f10;
LS_00000178d0810130_0_24 .concat [ 1 1 1 1], L_00000178d0816f10, L_00000178d0816f10, L_00000178d0816f10, L_00000178d0816f10;
LS_00000178d0810130_0_28 .concat [ 1 1 1 1], L_00000178d0816f10, L_00000178d0816f10, L_00000178d0816f10, L_00000178d0816f10;
LS_00000178d0810130_1_0 .concat [ 4 4 4 4], LS_00000178d0810130_0_0, LS_00000178d0810130_0_4, LS_00000178d0810130_0_8, LS_00000178d0810130_0_12;
LS_00000178d0810130_1_4 .concat [ 4 4 4 4], LS_00000178d0810130_0_16, LS_00000178d0810130_0_20, LS_00000178d0810130_0_24, LS_00000178d0810130_0_28;
L_00000178d0810130 .concat [ 16 16 0 0], LS_00000178d0810130_1_0, LS_00000178d0810130_1_4;
L_00000178d0810c70 .part L_00000178d0814cd0, 1, 1;
LS_00000178d0810d10_0_0 .concat [ 1 1 1 1], L_00000178d0816f80, L_00000178d0816f80, L_00000178d0816f80, L_00000178d0816f80;
LS_00000178d0810d10_0_4 .concat [ 1 1 1 1], L_00000178d0816f80, L_00000178d0816f80, L_00000178d0816f80, L_00000178d0816f80;
LS_00000178d0810d10_0_8 .concat [ 1 1 1 1], L_00000178d0816f80, L_00000178d0816f80, L_00000178d0816f80, L_00000178d0816f80;
LS_00000178d0810d10_0_12 .concat [ 1 1 1 1], L_00000178d0816f80, L_00000178d0816f80, L_00000178d0816f80, L_00000178d0816f80;
LS_00000178d0810d10_0_16 .concat [ 1 1 1 1], L_00000178d0816f80, L_00000178d0816f80, L_00000178d0816f80, L_00000178d0816f80;
LS_00000178d0810d10_0_20 .concat [ 1 1 1 1], L_00000178d0816f80, L_00000178d0816f80, L_00000178d0816f80, L_00000178d0816f80;
LS_00000178d0810d10_0_24 .concat [ 1 1 1 1], L_00000178d0816f80, L_00000178d0816f80, L_00000178d0816f80, L_00000178d0816f80;
LS_00000178d0810d10_0_28 .concat [ 1 1 1 1], L_00000178d0816f80, L_00000178d0816f80, L_00000178d0816f80, L_00000178d0816f80;
LS_00000178d0810d10_1_0 .concat [ 4 4 4 4], LS_00000178d0810d10_0_0, LS_00000178d0810d10_0_4, LS_00000178d0810d10_0_8, LS_00000178d0810d10_0_12;
LS_00000178d0810d10_1_4 .concat [ 4 4 4 4], LS_00000178d0810d10_0_16, LS_00000178d0810d10_0_20, LS_00000178d0810d10_0_24, LS_00000178d0810d10_0_28;
L_00000178d0810d10 .concat [ 16 16 0 0], LS_00000178d0810d10_1_0, LS_00000178d0810d10_1_4;
L_00000178d08101d0 .part L_00000178d0814cd0, 0, 1;
LS_00000178d0810db0_0_0 .concat [ 1 1 1 1], L_00000178d08101d0, L_00000178d08101d0, L_00000178d08101d0, L_00000178d08101d0;
LS_00000178d0810db0_0_4 .concat [ 1 1 1 1], L_00000178d08101d0, L_00000178d08101d0, L_00000178d08101d0, L_00000178d08101d0;
LS_00000178d0810db0_0_8 .concat [ 1 1 1 1], L_00000178d08101d0, L_00000178d08101d0, L_00000178d08101d0, L_00000178d08101d0;
LS_00000178d0810db0_0_12 .concat [ 1 1 1 1], L_00000178d08101d0, L_00000178d08101d0, L_00000178d08101d0, L_00000178d08101d0;
LS_00000178d0810db0_0_16 .concat [ 1 1 1 1], L_00000178d08101d0, L_00000178d08101d0, L_00000178d08101d0, L_00000178d08101d0;
LS_00000178d0810db0_0_20 .concat [ 1 1 1 1], L_00000178d08101d0, L_00000178d08101d0, L_00000178d08101d0, L_00000178d08101d0;
LS_00000178d0810db0_0_24 .concat [ 1 1 1 1], L_00000178d08101d0, L_00000178d08101d0, L_00000178d08101d0, L_00000178d08101d0;
LS_00000178d0810db0_0_28 .concat [ 1 1 1 1], L_00000178d08101d0, L_00000178d08101d0, L_00000178d08101d0, L_00000178d08101d0;
LS_00000178d0810db0_1_0 .concat [ 4 4 4 4], LS_00000178d0810db0_0_0, LS_00000178d0810db0_0_4, LS_00000178d0810db0_0_8, LS_00000178d0810db0_0_12;
LS_00000178d0810db0_1_4 .concat [ 4 4 4 4], LS_00000178d0810db0_0_16, LS_00000178d0810db0_0_20, LS_00000178d0810db0_0_24, LS_00000178d0810db0_0_28;
L_00000178d0810db0 .concat [ 16 16 0 0], LS_00000178d0810db0_1_0, LS_00000178d0810db0_1_4;
L_00000178d080fcd0 .part L_00000178d0814cd0, 1, 1;
LS_00000178d0810ef0_0_0 .concat [ 1 1 1 1], L_00000178d080fcd0, L_00000178d080fcd0, L_00000178d080fcd0, L_00000178d080fcd0;
LS_00000178d0810ef0_0_4 .concat [ 1 1 1 1], L_00000178d080fcd0, L_00000178d080fcd0, L_00000178d080fcd0, L_00000178d080fcd0;
LS_00000178d0810ef0_0_8 .concat [ 1 1 1 1], L_00000178d080fcd0, L_00000178d080fcd0, L_00000178d080fcd0, L_00000178d080fcd0;
LS_00000178d0810ef0_0_12 .concat [ 1 1 1 1], L_00000178d080fcd0, L_00000178d080fcd0, L_00000178d080fcd0, L_00000178d080fcd0;
LS_00000178d0810ef0_0_16 .concat [ 1 1 1 1], L_00000178d080fcd0, L_00000178d080fcd0, L_00000178d080fcd0, L_00000178d080fcd0;
LS_00000178d0810ef0_0_20 .concat [ 1 1 1 1], L_00000178d080fcd0, L_00000178d080fcd0, L_00000178d080fcd0, L_00000178d080fcd0;
LS_00000178d0810ef0_0_24 .concat [ 1 1 1 1], L_00000178d080fcd0, L_00000178d080fcd0, L_00000178d080fcd0, L_00000178d080fcd0;
LS_00000178d0810ef0_0_28 .concat [ 1 1 1 1], L_00000178d080fcd0, L_00000178d080fcd0, L_00000178d080fcd0, L_00000178d080fcd0;
LS_00000178d0810ef0_1_0 .concat [ 4 4 4 4], LS_00000178d0810ef0_0_0, LS_00000178d0810ef0_0_4, LS_00000178d0810ef0_0_8, LS_00000178d0810ef0_0_12;
LS_00000178d0810ef0_1_4 .concat [ 4 4 4 4], LS_00000178d0810ef0_0_16, LS_00000178d0810ef0_0_20, LS_00000178d0810ef0_0_24, LS_00000178d0810ef0_0_28;
L_00000178d0810ef0 .concat [ 16 16 0 0], LS_00000178d0810ef0_1_0, LS_00000178d0810ef0_1_4;
L_00000178d0810e50 .part L_00000178d0814cd0, 0, 1;
LS_00000178d080fd70_0_0 .concat [ 1 1 1 1], L_00000178d0751b50, L_00000178d0751b50, L_00000178d0751b50, L_00000178d0751b50;
LS_00000178d080fd70_0_4 .concat [ 1 1 1 1], L_00000178d0751b50, L_00000178d0751b50, L_00000178d0751b50, L_00000178d0751b50;
LS_00000178d080fd70_0_8 .concat [ 1 1 1 1], L_00000178d0751b50, L_00000178d0751b50, L_00000178d0751b50, L_00000178d0751b50;
LS_00000178d080fd70_0_12 .concat [ 1 1 1 1], L_00000178d0751b50, L_00000178d0751b50, L_00000178d0751b50, L_00000178d0751b50;
LS_00000178d080fd70_0_16 .concat [ 1 1 1 1], L_00000178d0751b50, L_00000178d0751b50, L_00000178d0751b50, L_00000178d0751b50;
LS_00000178d080fd70_0_20 .concat [ 1 1 1 1], L_00000178d0751b50, L_00000178d0751b50, L_00000178d0751b50, L_00000178d0751b50;
LS_00000178d080fd70_0_24 .concat [ 1 1 1 1], L_00000178d0751b50, L_00000178d0751b50, L_00000178d0751b50, L_00000178d0751b50;
LS_00000178d080fd70_0_28 .concat [ 1 1 1 1], L_00000178d0751b50, L_00000178d0751b50, L_00000178d0751b50, L_00000178d0751b50;
LS_00000178d080fd70_1_0 .concat [ 4 4 4 4], LS_00000178d080fd70_0_0, LS_00000178d080fd70_0_4, LS_00000178d080fd70_0_8, LS_00000178d080fd70_0_12;
LS_00000178d080fd70_1_4 .concat [ 4 4 4 4], LS_00000178d080fd70_0_16, LS_00000178d080fd70_0_20, LS_00000178d080fd70_0_24, LS_00000178d080fd70_0_28;
L_00000178d080fd70 .concat [ 16 16 0 0], LS_00000178d080fd70_1_0, LS_00000178d080fd70_1_4;
L_00000178d0810590 .part L_00000178d0814cd0, 1, 1;
LS_00000178d08112b0_0_0 .concat [ 1 1 1 1], L_00000178d0810590, L_00000178d0810590, L_00000178d0810590, L_00000178d0810590;
LS_00000178d08112b0_0_4 .concat [ 1 1 1 1], L_00000178d0810590, L_00000178d0810590, L_00000178d0810590, L_00000178d0810590;
LS_00000178d08112b0_0_8 .concat [ 1 1 1 1], L_00000178d0810590, L_00000178d0810590, L_00000178d0810590, L_00000178d0810590;
LS_00000178d08112b0_0_12 .concat [ 1 1 1 1], L_00000178d0810590, L_00000178d0810590, L_00000178d0810590, L_00000178d0810590;
LS_00000178d08112b0_0_16 .concat [ 1 1 1 1], L_00000178d0810590, L_00000178d0810590, L_00000178d0810590, L_00000178d0810590;
LS_00000178d08112b0_0_20 .concat [ 1 1 1 1], L_00000178d0810590, L_00000178d0810590, L_00000178d0810590, L_00000178d0810590;
LS_00000178d08112b0_0_24 .concat [ 1 1 1 1], L_00000178d0810590, L_00000178d0810590, L_00000178d0810590, L_00000178d0810590;
LS_00000178d08112b0_0_28 .concat [ 1 1 1 1], L_00000178d0810590, L_00000178d0810590, L_00000178d0810590, L_00000178d0810590;
LS_00000178d08112b0_1_0 .concat [ 4 4 4 4], LS_00000178d08112b0_0_0, LS_00000178d08112b0_0_4, LS_00000178d08112b0_0_8, LS_00000178d08112b0_0_12;
LS_00000178d08112b0_1_4 .concat [ 4 4 4 4], LS_00000178d08112b0_0_16, LS_00000178d08112b0_0_20, LS_00000178d08112b0_0_24, LS_00000178d08112b0_0_28;
L_00000178d08112b0 .concat [ 16 16 0 0], LS_00000178d08112b0_1_0, LS_00000178d08112b0_1_4;
L_00000178d08113f0 .part L_00000178d0814cd0, 0, 1;
LS_00000178d0811c10_0_0 .concat [ 1 1 1 1], L_00000178d08113f0, L_00000178d08113f0, L_00000178d08113f0, L_00000178d08113f0;
LS_00000178d0811c10_0_4 .concat [ 1 1 1 1], L_00000178d08113f0, L_00000178d08113f0, L_00000178d08113f0, L_00000178d08113f0;
LS_00000178d0811c10_0_8 .concat [ 1 1 1 1], L_00000178d08113f0, L_00000178d08113f0, L_00000178d08113f0, L_00000178d08113f0;
LS_00000178d0811c10_0_12 .concat [ 1 1 1 1], L_00000178d08113f0, L_00000178d08113f0, L_00000178d08113f0, L_00000178d08113f0;
LS_00000178d0811c10_0_16 .concat [ 1 1 1 1], L_00000178d08113f0, L_00000178d08113f0, L_00000178d08113f0, L_00000178d08113f0;
LS_00000178d0811c10_0_20 .concat [ 1 1 1 1], L_00000178d08113f0, L_00000178d08113f0, L_00000178d08113f0, L_00000178d08113f0;
LS_00000178d0811c10_0_24 .concat [ 1 1 1 1], L_00000178d08113f0, L_00000178d08113f0, L_00000178d08113f0, L_00000178d08113f0;
LS_00000178d0811c10_0_28 .concat [ 1 1 1 1], L_00000178d08113f0, L_00000178d08113f0, L_00000178d08113f0, L_00000178d08113f0;
LS_00000178d0811c10_1_0 .concat [ 4 4 4 4], LS_00000178d0811c10_0_0, LS_00000178d0811c10_0_4, LS_00000178d0811c10_0_8, LS_00000178d0811c10_0_12;
LS_00000178d0811c10_1_4 .concat [ 4 4 4 4], LS_00000178d0811c10_0_16, LS_00000178d0811c10_0_20, LS_00000178d0811c10_0_24, LS_00000178d0811c10_0_28;
L_00000178d0811c10 .concat [ 16 16 0 0], LS_00000178d0811c10_1_0, LS_00000178d0811c10_1_4;
S_00000178d07db3b0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000178d07dad70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000178d0816d50 .functor AND 32, L_00000178d08115d0, L_00000178d0810130, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000178d07dc880_0 .net "in1", 31 0, L_00000178d08115d0;  1 drivers
v00000178d07dbde0_0 .net "in2", 31 0, L_00000178d0810130;  1 drivers
v00000178d07dbe80_0 .net "out", 31 0, L_00000178d0816d50;  alias, 1 drivers
S_00000178d07db540 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000178d07dad70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000178d0816c70 .functor AND 32, L_00000178d0810d10, L_00000178d0810db0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000178d07dc7e0_0 .net "in1", 31 0, L_00000178d0810d10;  1 drivers
v00000178d07dd780_0 .net "in2", 31 0, L_00000178d0810db0;  1 drivers
v00000178d07dbfc0_0 .net "out", 31 0, L_00000178d0816c70;  alias, 1 drivers
S_00000178d07db6d0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000178d07dad70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000178d0816ce0 .functor AND 32, L_00000178d0810ef0, L_00000178d080fd70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000178d07dbb60_0 .net "in1", 31 0, L_00000178d0810ef0;  1 drivers
v00000178d07dcc40_0 .net "in2", 31 0, L_00000178d080fd70;  1 drivers
v00000178d07dd320_0 .net "out", 31 0, L_00000178d0816ce0;  alias, 1 drivers
S_00000178d07daf00 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000178d07dad70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000178d087a890 .functor AND 32, L_00000178d08112b0, L_00000178d0811c10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000178d07de040_0 .net "in1", 31 0, L_00000178d08112b0;  1 drivers
v00000178d07dc060_0 .net "in2", 31 0, L_00000178d0811c10;  1 drivers
v00000178d07dc920_0 .net "out", 31 0, L_00000178d087a890;  alias, 1 drivers
S_00000178d07da8c0 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_00000178d05e0140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000178d0768a00 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000178d087a900 .functor NOT 1, L_00000178d0811e90, C4<0>, C4<0>, C4<0>;
L_00000178d087ac10 .functor NOT 1, L_00000178d0811fd0, C4<0>, C4<0>, C4<0>;
L_00000178d087a270 .functor NOT 1, L_00000178d0810270, C4<0>, C4<0>, C4<0>;
L_00000178d087add0 .functor NOT 1, L_00000178d0811a30, C4<0>, C4<0>, C4<0>;
L_00000178d087a3c0 .functor AND 32, L_00000178d087b7e0, v00000178d07e4600_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000178d087b4d0 .functor AND 32, L_00000178d087af90, L_00000178d087bcb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000178d087a430 .functor OR 32, L_00000178d087a3c0, L_00000178d087b4d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000178d087a5f0 .functor AND 32, L_00000178d087a200, v00000178d07d41e0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000178d087b850 .functor OR 32, L_00000178d087a430, L_00000178d087a5f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000178d087b310 .functor AND 32, L_00000178d087b460, L_00000178d08104f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000178d087b380 .functor OR 32, L_00000178d087b850, L_00000178d087b310, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000178d07deae0_0 .net *"_ivl_1", 0 0, L_00000178d0811e90;  1 drivers
v00000178d07de360_0 .net *"_ivl_13", 0 0, L_00000178d0810270;  1 drivers
v00000178d07decc0_0 .net *"_ivl_14", 0 0, L_00000178d087a270;  1 drivers
v00000178d07df1c0_0 .net *"_ivl_19", 0 0, L_00000178d0811ad0;  1 drivers
v00000178d07def40_0 .net *"_ivl_2", 0 0, L_00000178d087a900;  1 drivers
v00000178d07ded60_0 .net *"_ivl_23", 0 0, L_00000178d0811cb0;  1 drivers
v00000178d07df300_0 .net *"_ivl_27", 0 0, L_00000178d0811a30;  1 drivers
v00000178d07df3a0_0 .net *"_ivl_28", 0 0, L_00000178d087add0;  1 drivers
v00000178d07df440_0 .net *"_ivl_33", 0 0, L_00000178d0811350;  1 drivers
v00000178d07de7c0_0 .net *"_ivl_37", 0 0, L_00000178d0811d50;  1 drivers
v00000178d07df6c0_0 .net *"_ivl_40", 31 0, L_00000178d087a3c0;  1 drivers
v00000178d07defe0_0 .net *"_ivl_42", 31 0, L_00000178d087b4d0;  1 drivers
v00000178d07deb80_0 .net *"_ivl_44", 31 0, L_00000178d087a430;  1 drivers
v00000178d07df620_0 .net *"_ivl_46", 31 0, L_00000178d087a5f0;  1 drivers
v00000178d07df080_0 .net *"_ivl_48", 31 0, L_00000178d087b850;  1 drivers
v00000178d07de4a0_0 .net *"_ivl_50", 31 0, L_00000178d087b310;  1 drivers
v00000178d07dec20_0 .net *"_ivl_7", 0 0, L_00000178d0811fd0;  1 drivers
v00000178d07df4e0_0 .net *"_ivl_8", 0 0, L_00000178d087ac10;  1 drivers
v00000178d07df580_0 .net "ina", 31 0, v00000178d07e4600_0;  alias, 1 drivers
v00000178d07de540_0 .net "inb", 31 0, L_00000178d087bcb0;  alias, 1 drivers
v00000178d07df760_0 .net "inc", 31 0, v00000178d07d41e0_0;  alias, 1 drivers
v00000178d07dee00_0 .net "ind", 31 0, L_00000178d08104f0;  alias, 1 drivers
v00000178d07de180_0 .net "out", 31 0, L_00000178d087b380;  alias, 1 drivers
v00000178d07deea0_0 .net "s0", 31 0, L_00000178d087b7e0;  1 drivers
v00000178d07de220_0 .net "s1", 31 0, L_00000178d087af90;  1 drivers
v00000178d07de2c0_0 .net "s2", 31 0, L_00000178d087a200;  1 drivers
v00000178d07e4ec0_0 .net "s3", 31 0, L_00000178d087b460;  1 drivers
v00000178d07e4e20_0 .net "sel", 1 0, L_00000178d0814910;  alias, 1 drivers
L_00000178d0811e90 .part L_00000178d0814910, 1, 1;
LS_00000178d08117b0_0_0 .concat [ 1 1 1 1], L_00000178d087a900, L_00000178d087a900, L_00000178d087a900, L_00000178d087a900;
LS_00000178d08117b0_0_4 .concat [ 1 1 1 1], L_00000178d087a900, L_00000178d087a900, L_00000178d087a900, L_00000178d087a900;
LS_00000178d08117b0_0_8 .concat [ 1 1 1 1], L_00000178d087a900, L_00000178d087a900, L_00000178d087a900, L_00000178d087a900;
LS_00000178d08117b0_0_12 .concat [ 1 1 1 1], L_00000178d087a900, L_00000178d087a900, L_00000178d087a900, L_00000178d087a900;
LS_00000178d08117b0_0_16 .concat [ 1 1 1 1], L_00000178d087a900, L_00000178d087a900, L_00000178d087a900, L_00000178d087a900;
LS_00000178d08117b0_0_20 .concat [ 1 1 1 1], L_00000178d087a900, L_00000178d087a900, L_00000178d087a900, L_00000178d087a900;
LS_00000178d08117b0_0_24 .concat [ 1 1 1 1], L_00000178d087a900, L_00000178d087a900, L_00000178d087a900, L_00000178d087a900;
LS_00000178d08117b0_0_28 .concat [ 1 1 1 1], L_00000178d087a900, L_00000178d087a900, L_00000178d087a900, L_00000178d087a900;
LS_00000178d08117b0_1_0 .concat [ 4 4 4 4], LS_00000178d08117b0_0_0, LS_00000178d08117b0_0_4, LS_00000178d08117b0_0_8, LS_00000178d08117b0_0_12;
LS_00000178d08117b0_1_4 .concat [ 4 4 4 4], LS_00000178d08117b0_0_16, LS_00000178d08117b0_0_20, LS_00000178d08117b0_0_24, LS_00000178d08117b0_0_28;
L_00000178d08117b0 .concat [ 16 16 0 0], LS_00000178d08117b0_1_0, LS_00000178d08117b0_1_4;
L_00000178d0811fd0 .part L_00000178d0814910, 0, 1;
LS_00000178d0811850_0_0 .concat [ 1 1 1 1], L_00000178d087ac10, L_00000178d087ac10, L_00000178d087ac10, L_00000178d087ac10;
LS_00000178d0811850_0_4 .concat [ 1 1 1 1], L_00000178d087ac10, L_00000178d087ac10, L_00000178d087ac10, L_00000178d087ac10;
LS_00000178d0811850_0_8 .concat [ 1 1 1 1], L_00000178d087ac10, L_00000178d087ac10, L_00000178d087ac10, L_00000178d087ac10;
LS_00000178d0811850_0_12 .concat [ 1 1 1 1], L_00000178d087ac10, L_00000178d087ac10, L_00000178d087ac10, L_00000178d087ac10;
LS_00000178d0811850_0_16 .concat [ 1 1 1 1], L_00000178d087ac10, L_00000178d087ac10, L_00000178d087ac10, L_00000178d087ac10;
LS_00000178d0811850_0_20 .concat [ 1 1 1 1], L_00000178d087ac10, L_00000178d087ac10, L_00000178d087ac10, L_00000178d087ac10;
LS_00000178d0811850_0_24 .concat [ 1 1 1 1], L_00000178d087ac10, L_00000178d087ac10, L_00000178d087ac10, L_00000178d087ac10;
LS_00000178d0811850_0_28 .concat [ 1 1 1 1], L_00000178d087ac10, L_00000178d087ac10, L_00000178d087ac10, L_00000178d087ac10;
LS_00000178d0811850_1_0 .concat [ 4 4 4 4], LS_00000178d0811850_0_0, LS_00000178d0811850_0_4, LS_00000178d0811850_0_8, LS_00000178d0811850_0_12;
LS_00000178d0811850_1_4 .concat [ 4 4 4 4], LS_00000178d0811850_0_16, LS_00000178d0811850_0_20, LS_00000178d0811850_0_24, LS_00000178d0811850_0_28;
L_00000178d0811850 .concat [ 16 16 0 0], LS_00000178d0811850_1_0, LS_00000178d0811850_1_4;
L_00000178d0810270 .part L_00000178d0814910, 1, 1;
LS_00000178d0810f90_0_0 .concat [ 1 1 1 1], L_00000178d087a270, L_00000178d087a270, L_00000178d087a270, L_00000178d087a270;
LS_00000178d0810f90_0_4 .concat [ 1 1 1 1], L_00000178d087a270, L_00000178d087a270, L_00000178d087a270, L_00000178d087a270;
LS_00000178d0810f90_0_8 .concat [ 1 1 1 1], L_00000178d087a270, L_00000178d087a270, L_00000178d087a270, L_00000178d087a270;
LS_00000178d0810f90_0_12 .concat [ 1 1 1 1], L_00000178d087a270, L_00000178d087a270, L_00000178d087a270, L_00000178d087a270;
LS_00000178d0810f90_0_16 .concat [ 1 1 1 1], L_00000178d087a270, L_00000178d087a270, L_00000178d087a270, L_00000178d087a270;
LS_00000178d0810f90_0_20 .concat [ 1 1 1 1], L_00000178d087a270, L_00000178d087a270, L_00000178d087a270, L_00000178d087a270;
LS_00000178d0810f90_0_24 .concat [ 1 1 1 1], L_00000178d087a270, L_00000178d087a270, L_00000178d087a270, L_00000178d087a270;
LS_00000178d0810f90_0_28 .concat [ 1 1 1 1], L_00000178d087a270, L_00000178d087a270, L_00000178d087a270, L_00000178d087a270;
LS_00000178d0810f90_1_0 .concat [ 4 4 4 4], LS_00000178d0810f90_0_0, LS_00000178d0810f90_0_4, LS_00000178d0810f90_0_8, LS_00000178d0810f90_0_12;
LS_00000178d0810f90_1_4 .concat [ 4 4 4 4], LS_00000178d0810f90_0_16, LS_00000178d0810f90_0_20, LS_00000178d0810f90_0_24, LS_00000178d0810f90_0_28;
L_00000178d0810f90 .concat [ 16 16 0 0], LS_00000178d0810f90_1_0, LS_00000178d0810f90_1_4;
L_00000178d0811ad0 .part L_00000178d0814910, 0, 1;
LS_00000178d0811030_0_0 .concat [ 1 1 1 1], L_00000178d0811ad0, L_00000178d0811ad0, L_00000178d0811ad0, L_00000178d0811ad0;
LS_00000178d0811030_0_4 .concat [ 1 1 1 1], L_00000178d0811ad0, L_00000178d0811ad0, L_00000178d0811ad0, L_00000178d0811ad0;
LS_00000178d0811030_0_8 .concat [ 1 1 1 1], L_00000178d0811ad0, L_00000178d0811ad0, L_00000178d0811ad0, L_00000178d0811ad0;
LS_00000178d0811030_0_12 .concat [ 1 1 1 1], L_00000178d0811ad0, L_00000178d0811ad0, L_00000178d0811ad0, L_00000178d0811ad0;
LS_00000178d0811030_0_16 .concat [ 1 1 1 1], L_00000178d0811ad0, L_00000178d0811ad0, L_00000178d0811ad0, L_00000178d0811ad0;
LS_00000178d0811030_0_20 .concat [ 1 1 1 1], L_00000178d0811ad0, L_00000178d0811ad0, L_00000178d0811ad0, L_00000178d0811ad0;
LS_00000178d0811030_0_24 .concat [ 1 1 1 1], L_00000178d0811ad0, L_00000178d0811ad0, L_00000178d0811ad0, L_00000178d0811ad0;
LS_00000178d0811030_0_28 .concat [ 1 1 1 1], L_00000178d0811ad0, L_00000178d0811ad0, L_00000178d0811ad0, L_00000178d0811ad0;
LS_00000178d0811030_1_0 .concat [ 4 4 4 4], LS_00000178d0811030_0_0, LS_00000178d0811030_0_4, LS_00000178d0811030_0_8, LS_00000178d0811030_0_12;
LS_00000178d0811030_1_4 .concat [ 4 4 4 4], LS_00000178d0811030_0_16, LS_00000178d0811030_0_20, LS_00000178d0811030_0_24, LS_00000178d0811030_0_28;
L_00000178d0811030 .concat [ 16 16 0 0], LS_00000178d0811030_1_0, LS_00000178d0811030_1_4;
L_00000178d0811cb0 .part L_00000178d0814910, 1, 1;
LS_00000178d08118f0_0_0 .concat [ 1 1 1 1], L_00000178d0811cb0, L_00000178d0811cb0, L_00000178d0811cb0, L_00000178d0811cb0;
LS_00000178d08118f0_0_4 .concat [ 1 1 1 1], L_00000178d0811cb0, L_00000178d0811cb0, L_00000178d0811cb0, L_00000178d0811cb0;
LS_00000178d08118f0_0_8 .concat [ 1 1 1 1], L_00000178d0811cb0, L_00000178d0811cb0, L_00000178d0811cb0, L_00000178d0811cb0;
LS_00000178d08118f0_0_12 .concat [ 1 1 1 1], L_00000178d0811cb0, L_00000178d0811cb0, L_00000178d0811cb0, L_00000178d0811cb0;
LS_00000178d08118f0_0_16 .concat [ 1 1 1 1], L_00000178d0811cb0, L_00000178d0811cb0, L_00000178d0811cb0, L_00000178d0811cb0;
LS_00000178d08118f0_0_20 .concat [ 1 1 1 1], L_00000178d0811cb0, L_00000178d0811cb0, L_00000178d0811cb0, L_00000178d0811cb0;
LS_00000178d08118f0_0_24 .concat [ 1 1 1 1], L_00000178d0811cb0, L_00000178d0811cb0, L_00000178d0811cb0, L_00000178d0811cb0;
LS_00000178d08118f0_0_28 .concat [ 1 1 1 1], L_00000178d0811cb0, L_00000178d0811cb0, L_00000178d0811cb0, L_00000178d0811cb0;
LS_00000178d08118f0_1_0 .concat [ 4 4 4 4], LS_00000178d08118f0_0_0, LS_00000178d08118f0_0_4, LS_00000178d08118f0_0_8, LS_00000178d08118f0_0_12;
LS_00000178d08118f0_1_4 .concat [ 4 4 4 4], LS_00000178d08118f0_0_16, LS_00000178d08118f0_0_20, LS_00000178d08118f0_0_24, LS_00000178d08118f0_0_28;
L_00000178d08118f0 .concat [ 16 16 0 0], LS_00000178d08118f0_1_0, LS_00000178d08118f0_1_4;
L_00000178d0811a30 .part L_00000178d0814910, 0, 1;
LS_00000178d080ff50_0_0 .concat [ 1 1 1 1], L_00000178d087add0, L_00000178d087add0, L_00000178d087add0, L_00000178d087add0;
LS_00000178d080ff50_0_4 .concat [ 1 1 1 1], L_00000178d087add0, L_00000178d087add0, L_00000178d087add0, L_00000178d087add0;
LS_00000178d080ff50_0_8 .concat [ 1 1 1 1], L_00000178d087add0, L_00000178d087add0, L_00000178d087add0, L_00000178d087add0;
LS_00000178d080ff50_0_12 .concat [ 1 1 1 1], L_00000178d087add0, L_00000178d087add0, L_00000178d087add0, L_00000178d087add0;
LS_00000178d080ff50_0_16 .concat [ 1 1 1 1], L_00000178d087add0, L_00000178d087add0, L_00000178d087add0, L_00000178d087add0;
LS_00000178d080ff50_0_20 .concat [ 1 1 1 1], L_00000178d087add0, L_00000178d087add0, L_00000178d087add0, L_00000178d087add0;
LS_00000178d080ff50_0_24 .concat [ 1 1 1 1], L_00000178d087add0, L_00000178d087add0, L_00000178d087add0, L_00000178d087add0;
LS_00000178d080ff50_0_28 .concat [ 1 1 1 1], L_00000178d087add0, L_00000178d087add0, L_00000178d087add0, L_00000178d087add0;
LS_00000178d080ff50_1_0 .concat [ 4 4 4 4], LS_00000178d080ff50_0_0, LS_00000178d080ff50_0_4, LS_00000178d080ff50_0_8, LS_00000178d080ff50_0_12;
LS_00000178d080ff50_1_4 .concat [ 4 4 4 4], LS_00000178d080ff50_0_16, LS_00000178d080ff50_0_20, LS_00000178d080ff50_0_24, LS_00000178d080ff50_0_28;
L_00000178d080ff50 .concat [ 16 16 0 0], LS_00000178d080ff50_1_0, LS_00000178d080ff50_1_4;
L_00000178d0811350 .part L_00000178d0814910, 1, 1;
LS_00000178d080f910_0_0 .concat [ 1 1 1 1], L_00000178d0811350, L_00000178d0811350, L_00000178d0811350, L_00000178d0811350;
LS_00000178d080f910_0_4 .concat [ 1 1 1 1], L_00000178d0811350, L_00000178d0811350, L_00000178d0811350, L_00000178d0811350;
LS_00000178d080f910_0_8 .concat [ 1 1 1 1], L_00000178d0811350, L_00000178d0811350, L_00000178d0811350, L_00000178d0811350;
LS_00000178d080f910_0_12 .concat [ 1 1 1 1], L_00000178d0811350, L_00000178d0811350, L_00000178d0811350, L_00000178d0811350;
LS_00000178d080f910_0_16 .concat [ 1 1 1 1], L_00000178d0811350, L_00000178d0811350, L_00000178d0811350, L_00000178d0811350;
LS_00000178d080f910_0_20 .concat [ 1 1 1 1], L_00000178d0811350, L_00000178d0811350, L_00000178d0811350, L_00000178d0811350;
LS_00000178d080f910_0_24 .concat [ 1 1 1 1], L_00000178d0811350, L_00000178d0811350, L_00000178d0811350, L_00000178d0811350;
LS_00000178d080f910_0_28 .concat [ 1 1 1 1], L_00000178d0811350, L_00000178d0811350, L_00000178d0811350, L_00000178d0811350;
LS_00000178d080f910_1_0 .concat [ 4 4 4 4], LS_00000178d080f910_0_0, LS_00000178d080f910_0_4, LS_00000178d080f910_0_8, LS_00000178d080f910_0_12;
LS_00000178d080f910_1_4 .concat [ 4 4 4 4], LS_00000178d080f910_0_16, LS_00000178d080f910_0_20, LS_00000178d080f910_0_24, LS_00000178d080f910_0_28;
L_00000178d080f910 .concat [ 16 16 0 0], LS_00000178d080f910_1_0, LS_00000178d080f910_1_4;
L_00000178d0811d50 .part L_00000178d0814910, 0, 1;
LS_00000178d0810770_0_0 .concat [ 1 1 1 1], L_00000178d0811d50, L_00000178d0811d50, L_00000178d0811d50, L_00000178d0811d50;
LS_00000178d0810770_0_4 .concat [ 1 1 1 1], L_00000178d0811d50, L_00000178d0811d50, L_00000178d0811d50, L_00000178d0811d50;
LS_00000178d0810770_0_8 .concat [ 1 1 1 1], L_00000178d0811d50, L_00000178d0811d50, L_00000178d0811d50, L_00000178d0811d50;
LS_00000178d0810770_0_12 .concat [ 1 1 1 1], L_00000178d0811d50, L_00000178d0811d50, L_00000178d0811d50, L_00000178d0811d50;
LS_00000178d0810770_0_16 .concat [ 1 1 1 1], L_00000178d0811d50, L_00000178d0811d50, L_00000178d0811d50, L_00000178d0811d50;
LS_00000178d0810770_0_20 .concat [ 1 1 1 1], L_00000178d0811d50, L_00000178d0811d50, L_00000178d0811d50, L_00000178d0811d50;
LS_00000178d0810770_0_24 .concat [ 1 1 1 1], L_00000178d0811d50, L_00000178d0811d50, L_00000178d0811d50, L_00000178d0811d50;
LS_00000178d0810770_0_28 .concat [ 1 1 1 1], L_00000178d0811d50, L_00000178d0811d50, L_00000178d0811d50, L_00000178d0811d50;
LS_00000178d0810770_1_0 .concat [ 4 4 4 4], LS_00000178d0810770_0_0, LS_00000178d0810770_0_4, LS_00000178d0810770_0_8, LS_00000178d0810770_0_12;
LS_00000178d0810770_1_4 .concat [ 4 4 4 4], LS_00000178d0810770_0_16, LS_00000178d0810770_0_20, LS_00000178d0810770_0_24, LS_00000178d0810770_0_28;
L_00000178d0810770 .concat [ 16 16 0 0], LS_00000178d0810770_1_0, LS_00000178d0810770_1_4;
S_00000178d07daa50 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000178d07da8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000178d087b7e0 .functor AND 32, L_00000178d08117b0, L_00000178d0811850, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000178d07dde60_0 .net "in1", 31 0, L_00000178d08117b0;  1 drivers
v00000178d07de400_0 .net "in2", 31 0, L_00000178d0811850;  1 drivers
v00000178d07de9a0_0 .net "out", 31 0, L_00000178d087b7e0;  alias, 1 drivers
S_00000178d07dabe0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000178d07da8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000178d087af90 .functor AND 32, L_00000178d0810f90, L_00000178d0811030, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000178d07de5e0_0 .net "in1", 31 0, L_00000178d0810f90;  1 drivers
v00000178d07de680_0 .net "in2", 31 0, L_00000178d0811030;  1 drivers
v00000178d07de720_0 .net "out", 31 0, L_00000178d087af90;  alias, 1 drivers
S_00000178d07db090 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000178d07da8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000178d087a200 .functor AND 32, L_00000178d08118f0, L_00000178d080ff50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000178d07de0e0_0 .net "in1", 31 0, L_00000178d08118f0;  1 drivers
v00000178d07de900_0 .net "in2", 31 0, L_00000178d080ff50;  1 drivers
v00000178d07de860_0 .net "out", 31 0, L_00000178d087a200;  alias, 1 drivers
S_00000178d07e0ec0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000178d07da8c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000178d087b460 .functor AND 32, L_00000178d080f910, L_00000178d0810770, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000178d07dea40_0 .net "in1", 31 0, L_00000178d080f910;  1 drivers
v00000178d07df260_0 .net "in2", 31 0, L_00000178d0810770;  1 drivers
v00000178d07df120_0 .net "out", 31 0, L_00000178d087b460;  alias, 1 drivers
S_00000178d07dff20 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_00000178d078cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_00000178d07e58b0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000178d07e58e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000178d07e5920 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000178d07e5958 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000178d07e5990 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000178d07e59c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000178d07e5a00 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000178d07e5a38 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000178d07e5a70 .param/l "j" 0 9 19, C4<000010000000>;
P_00000178d07e5aa8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000178d07e5ae0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000178d07e5b18 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000178d07e5b50 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000178d07e5b88 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000178d07e5bc0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000178d07e5bf8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000178d07e5c30 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000178d07e5c68 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000178d07e5ca0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000178d07e5cd8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000178d07e5d10 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000178d07e5d48 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000178d07e5d80 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000178d07e5db8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000178d07e5df0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000178d07e4b00_0 .var "EX1_PC", 31 0;
v00000178d07e51e0_0 .var "EX1_PFC", 31 0;
v00000178d07e4ce0_0 .var "EX1_forward_to_B", 31 0;
v00000178d07e4a60_0 .var "EX1_is_beq", 0 0;
v00000178d07e49c0_0 .var "EX1_is_bne", 0 0;
v00000178d07e50a0_0 .var "EX1_is_jal", 0 0;
v00000178d07e4d80_0 .var "EX1_is_jr", 0 0;
v00000178d07e4100_0 .var "EX1_is_oper2_immed", 0 0;
v00000178d07e5280_0 .var "EX1_memread", 0 0;
v00000178d07e41a0_0 .var "EX1_memwrite", 0 0;
v00000178d07e5320_0 .var "EX1_opcode", 11 0;
v00000178d07e5500_0 .var "EX1_predicted", 0 0;
v00000178d07e53c0_0 .var "EX1_rd_ind", 4 0;
v00000178d07e44c0_0 .var "EX1_rd_indzero", 0 0;
v00000178d07e5460_0 .var "EX1_regwrite", 0 0;
v00000178d07e5640_0 .var "EX1_rs1", 31 0;
v00000178d07e56e0_0 .var "EX1_rs1_ind", 4 0;
v00000178d07e4600_0 .var "EX1_rs2", 31 0;
v00000178d07e46a0_0 .var "EX1_rs2_ind", 4 0;
v00000178d07e24e0_0 .net "FLUSH", 0 0, v00000178d07e94d0_0;  alias, 1 drivers
v00000178d07e26c0_0 .net "ID_PC", 31 0, v00000178d07e79f0_0;  alias, 1 drivers
v00000178d07e3700_0 .net "ID_PFC_to_EX", 31 0, L_00000178d080ee70;  alias, 1 drivers
v00000178d07e2940_0 .net "ID_forward_to_B", 31 0, L_00000178d080d7f0;  alias, 1 drivers
v00000178d07e2d00_0 .net "ID_is_beq", 0 0, L_00000178d080d570;  alias, 1 drivers
v00000178d07e2120_0 .net "ID_is_bne", 0 0, L_00000178d080f5f0;  alias, 1 drivers
v00000178d07e30c0_0 .net "ID_is_jal", 0 0, L_00000178d080e8d0;  alias, 1 drivers
v00000178d07e3980_0 .net "ID_is_jr", 0 0, L_00000178d080e830;  alias, 1 drivers
v00000178d07e2580_0 .net "ID_is_oper2_immed", 0 0, L_00000178d0816490;  alias, 1 drivers
v00000178d07e3fc0_0 .net "ID_memread", 0 0, L_00000178d080e0b0;  alias, 1 drivers
v00000178d07e1900_0 .net "ID_memwrite", 0 0, L_00000178d080ebf0;  alias, 1 drivers
v00000178d07e2da0_0 .net "ID_opcode", 11 0, v00000178d07fc820_0;  alias, 1 drivers
v00000178d07e3f20_0 .net "ID_predicted", 0 0, v00000178d07eae70_0;  alias, 1 drivers
v00000178d07e1cc0_0 .net "ID_rd_ind", 4 0, v00000178d07fcd20_0;  alias, 1 drivers
v00000178d07e2ee0_0 .net "ID_rd_indzero", 0 0, L_00000178d080e290;  1 drivers
v00000178d07e29e0_0 .net "ID_regwrite", 0 0, L_00000178d080dd90;  alias, 1 drivers
v00000178d07e1fe0_0 .net "ID_rs1", 31 0, v00000178d07edfd0_0;  alias, 1 drivers
v00000178d07e2760_0 .net "ID_rs1_ind", 4 0, v00000178d07fca00_0;  alias, 1 drivers
v00000178d07e2e40_0 .net "ID_rs2", 31 0, v00000178d07ede90_0;  alias, 1 drivers
v00000178d07e2620_0 .net "ID_rs2_ind", 4 0, v00000178d07fcaa0_0;  alias, 1 drivers
v00000178d07e3020_0 .net "clk", 0 0, L_00000178d0815930;  1 drivers
v00000178d07e3200_0 .net "rst", 0 0, v00000178d08131f0_0;  alias, 1 drivers
E_00000178d0768b80 .event posedge, v00000178d07d3b00_0, v00000178d07e3020_0;
S_00000178d07e0ba0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_00000178d078cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_00000178d07e5e30 .param/l "add" 0 9 6, C4<000000100000>;
P_00000178d07e5e68 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000178d07e5ea0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000178d07e5ed8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000178d07e5f10 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000178d07e5f48 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000178d07e5f80 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000178d07e5fb8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000178d07e5ff0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000178d07e6028 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000178d07e6060 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000178d07e6098 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000178d07e60d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000178d07e6108 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000178d07e6140 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000178d07e6178 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000178d07e61b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000178d07e61e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000178d07e6220 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000178d07e6258 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000178d07e6290 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000178d07e62c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000178d07e6300 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000178d07e6338 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000178d07e6370 .param/l "xori" 0 9 12, C4<001110000000>;
v00000178d07e2800_0 .net "EX1_ALU_OPER1", 31 0, L_00000178d0816ea0;  alias, 1 drivers
v00000178d07e1f40_0 .net "EX1_ALU_OPER2", 31 0, L_00000178d087aa50;  alias, 1 drivers
v00000178d07e28a0_0 .net "EX1_PC", 31 0, v00000178d07e4b00_0;  alias, 1 drivers
v00000178d07e3a20_0 .net "EX1_PFC_to_IF", 31 0, L_00000178d0811df0;  alias, 1 drivers
v00000178d07e4060_0 .net "EX1_forward_to_B", 31 0, v00000178d07e4ce0_0;  alias, 1 drivers
v00000178d07e3ac0_0 .net "EX1_is_beq", 0 0, v00000178d07e4a60_0;  alias, 1 drivers
v00000178d07e2a80_0 .net "EX1_is_bne", 0 0, v00000178d07e49c0_0;  alias, 1 drivers
v00000178d07e19a0_0 .net "EX1_is_jal", 0 0, v00000178d07e50a0_0;  alias, 1 drivers
v00000178d07e2c60_0 .net "EX1_is_jr", 0 0, v00000178d07e4d80_0;  alias, 1 drivers
v00000178d07e1c20_0 .net "EX1_is_oper2_immed", 0 0, v00000178d07e4100_0;  alias, 1 drivers
v00000178d07e2300_0 .net "EX1_memread", 0 0, v00000178d07e5280_0;  alias, 1 drivers
v00000178d07e3160_0 .net "EX1_memwrite", 0 0, v00000178d07e41a0_0;  alias, 1 drivers
v00000178d07e1ea0_0 .net "EX1_opcode", 11 0, v00000178d07e5320_0;  alias, 1 drivers
v00000178d07e3480_0 .net "EX1_predicted", 0 0, v00000178d07e5500_0;  alias, 1 drivers
v00000178d07e1a40_0 .net "EX1_rd_ind", 4 0, v00000178d07e53c0_0;  alias, 1 drivers
v00000178d07e32a0_0 .net "EX1_rd_indzero", 0 0, v00000178d07e44c0_0;  alias, 1 drivers
v00000178d07e1ae0_0 .net "EX1_regwrite", 0 0, v00000178d07e5460_0;  alias, 1 drivers
v00000178d07e2b20_0 .net "EX1_rs1", 31 0, v00000178d07e5640_0;  alias, 1 drivers
v00000178d07e1b80_0 .net "EX1_rs1_ind", 4 0, v00000178d07e56e0_0;  alias, 1 drivers
v00000178d07e37a0_0 .net "EX1_rs2_ind", 4 0, v00000178d07e46a0_0;  alias, 1 drivers
v00000178d07e3520_0 .net "EX1_rs2_out", 31 0, L_00000178d087b380;  alias, 1 drivers
v00000178d07e3840_0 .var "EX2_ALU_OPER1", 31 0;
v00000178d07e2f80_0 .var "EX2_ALU_OPER2", 31 0;
v00000178d07e1e00_0 .var "EX2_PC", 31 0;
v00000178d07e21c0_0 .var "EX2_PFC_to_IF", 31 0;
v00000178d07e1d60_0 .var "EX2_forward_to_B", 31 0;
v00000178d07e38e0_0 .var "EX2_is_beq", 0 0;
v00000178d07e2bc0_0 .var "EX2_is_bne", 0 0;
v00000178d07e35c0_0 .var "EX2_is_jal", 0 0;
v00000178d07e3e80_0 .var "EX2_is_jr", 0 0;
v00000178d07e2260_0 .var "EX2_is_oper2_immed", 0 0;
v00000178d07e3340_0 .var "EX2_memread", 0 0;
v00000178d07e23a0_0 .var "EX2_memwrite", 0 0;
v00000178d07e33e0_0 .var "EX2_opcode", 11 0;
v00000178d07e2440_0 .var "EX2_predicted", 0 0;
v00000178d07e3660_0 .var "EX2_rd_ind", 4 0;
v00000178d07e2080_0 .var "EX2_rd_indzero", 0 0;
v00000178d07e3b60_0 .var "EX2_regwrite", 0 0;
v00000178d07e3c00_0 .var "EX2_rs1", 31 0;
v00000178d07e3ca0_0 .var "EX2_rs1_ind", 4 0;
v00000178d07e3d40_0 .var "EX2_rs2_ind", 4 0;
v00000178d07e3de0_0 .var "EX2_rs2_out", 31 0;
v00000178d07ea290_0 .net "FLUSH", 0 0, v00000178d07e9b10_0;  alias, 1 drivers
v00000178d07ea650_0 .net "clk", 0 0, L_00000178d087a510;  1 drivers
v00000178d07ea510_0 .net "rst", 0 0, v00000178d08131f0_0;  alias, 1 drivers
E_00000178d0769540 .event posedge, v00000178d07d3b00_0, v00000178d07ea650_0;
S_00000178d07e0880 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_00000178d078cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_00000178d07ee3c0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000178d07ee3f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000178d07ee430 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000178d07ee468 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000178d07ee4a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000178d07ee4d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000178d07ee510 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000178d07ee548 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000178d07ee580 .param/l "j" 0 9 19, C4<000010000000>;
P_00000178d07ee5b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000178d07ee5f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000178d07ee628 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000178d07ee660 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000178d07ee698 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000178d07ee6d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000178d07ee708 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000178d07ee740 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000178d07ee778 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000178d07ee7b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000178d07ee7e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000178d07ee820 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000178d07ee858 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000178d07ee890 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000178d07ee8c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000178d07ee900 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000178d0816030 .functor OR 1, L_00000178d080d570, L_00000178d080f5f0, C4<0>, C4<0>;
L_00000178d08160a0 .functor AND 1, L_00000178d0816030, L_00000178d08162d0, C4<1>, C4<1>;
L_00000178d0815070 .functor OR 1, L_00000178d080d570, L_00000178d080f5f0, C4<0>, C4<0>;
L_00000178d0815150 .functor AND 1, L_00000178d0815070, L_00000178d08162d0, C4<1>, C4<1>;
L_00000178d0815700 .functor OR 1, L_00000178d080d570, L_00000178d080f5f0, C4<0>, C4<0>;
L_00000178d08169d0 .functor AND 1, L_00000178d0815700, v00000178d07eae70_0, C4<1>, C4<1>;
v00000178d07e8170_0 .net "EX1_memread", 0 0, v00000178d07e5280_0;  alias, 1 drivers
v00000178d07e87b0_0 .net "EX1_opcode", 11 0, v00000178d07e5320_0;  alias, 1 drivers
v00000178d07e74f0_0 .net "EX1_rd_ind", 4 0, v00000178d07e53c0_0;  alias, 1 drivers
v00000178d07e7f90_0 .net "EX1_rd_indzero", 0 0, v00000178d07e44c0_0;  alias, 1 drivers
v00000178d07e7ef0_0 .net "EX2_memread", 0 0, v00000178d07e3340_0;  alias, 1 drivers
v00000178d07e6b90_0 .net "EX2_opcode", 11 0, v00000178d07e33e0_0;  alias, 1 drivers
v00000178d07e7db0_0 .net "EX2_rd_ind", 4 0, v00000178d07e3660_0;  alias, 1 drivers
v00000178d07e73b0_0 .net "EX2_rd_indzero", 0 0, v00000178d07e2080_0;  alias, 1 drivers
v00000178d07e64b0_0 .net "ID_EX1_flush", 0 0, v00000178d07e94d0_0;  alias, 1 drivers
v00000178d07e8030_0 .net "ID_EX2_flush", 0 0, v00000178d07e9b10_0;  alias, 1 drivers
v00000178d07e82b0_0 .net "ID_is_beq", 0 0, L_00000178d080d570;  alias, 1 drivers
v00000178d07e7a90_0 .net "ID_is_bne", 0 0, L_00000178d080f5f0;  alias, 1 drivers
v00000178d07e7e50_0 .net "ID_is_j", 0 0, L_00000178d080d610;  alias, 1 drivers
v00000178d07e7d10_0 .net "ID_is_jal", 0 0, L_00000178d080e8d0;  alias, 1 drivers
v00000178d07e7b30_0 .net "ID_is_jr", 0 0, L_00000178d080e830;  alias, 1 drivers
v00000178d07e8850_0 .net "ID_opcode", 11 0, v00000178d07fc820_0;  alias, 1 drivers
v00000178d07e67d0_0 .net "ID_rs1_ind", 4 0, v00000178d07fca00_0;  alias, 1 drivers
v00000178d07e8a30_0 .net "ID_rs2_ind", 4 0, v00000178d07fcaa0_0;  alias, 1 drivers
v00000178d07e7770_0 .net "IF_ID_flush", 0 0, v00000178d07ebaf0_0;  alias, 1 drivers
v00000178d07e85d0_0 .net "IF_ID_write", 0 0, v00000178d07ec4f0_0;  alias, 1 drivers
v00000178d07e8210_0 .net "PC_src", 2 0, L_00000178d080f2d0;  alias, 1 drivers
v00000178d07e8b70_0 .net "PFC_to_EX", 31 0, L_00000178d080ee70;  alias, 1 drivers
v00000178d07e6ff0_0 .net "PFC_to_IF", 31 0, L_00000178d080da70;  alias, 1 drivers
v00000178d07e71d0_0 .net "WB_rd_ind", 4 0, v00000178d07fe800_0;  alias, 1 drivers
v00000178d07e7c70_0 .net "Wrong_prediction", 0 0, L_00000178d087bc40;  alias, 1 drivers
v00000178d07e7bd0_0 .net *"_ivl_11", 0 0, L_00000178d0815150;  1 drivers
v00000178d07e80d0_0 .net *"_ivl_13", 9 0, L_00000178d080e510;  1 drivers
v00000178d07e6410_0 .net *"_ivl_15", 9 0, L_00000178d080ed30;  1 drivers
v00000178d07e6870_0 .net *"_ivl_16", 9 0, L_00000178d080d2f0;  1 drivers
v00000178d07e6730_0 .net *"_ivl_19", 9 0, L_00000178d080ef10;  1 drivers
v00000178d07e8710_0 .net *"_ivl_20", 9 0, L_00000178d080efb0;  1 drivers
v00000178d07e7590_0 .net *"_ivl_25", 0 0, L_00000178d0815700;  1 drivers
v00000178d07e8350_0 .net *"_ivl_27", 0 0, L_00000178d08169d0;  1 drivers
v00000178d07e76d0_0 .net *"_ivl_29", 9 0, L_00000178d080eab0;  1 drivers
v00000178d07e6910_0 .net *"_ivl_3", 0 0, L_00000178d0816030;  1 drivers
L_00000178d08301f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v00000178d07e7810_0 .net/2u *"_ivl_30", 9 0, L_00000178d08301f0;  1 drivers
v00000178d07e83f0_0 .net *"_ivl_32", 9 0, L_00000178d080f190;  1 drivers
v00000178d07e8490_0 .net *"_ivl_35", 9 0, L_00000178d080e330;  1 drivers
v00000178d07e8530_0 .net *"_ivl_37", 9 0, L_00000178d080e150;  1 drivers
v00000178d07e8670_0 .net *"_ivl_38", 9 0, L_00000178d080edd0;  1 drivers
v00000178d07e88f0_0 .net *"_ivl_40", 9 0, L_00000178d080ec90;  1 drivers
L_00000178d0830238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000178d07e6cd0_0 .net/2s *"_ivl_45", 21 0, L_00000178d0830238;  1 drivers
L_00000178d0830280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000178d07e8990_0 .net/2s *"_ivl_50", 21 0, L_00000178d0830280;  1 drivers
v00000178d07e7630_0 .net *"_ivl_9", 0 0, L_00000178d0815070;  1 drivers
v00000178d07e8ad0_0 .net "clk", 0 0, L_00000178d0750c70;  alias, 1 drivers
v00000178d07e6550_0 .net "forward_to_B", 31 0, L_00000178d080d7f0;  alias, 1 drivers
v00000178d07e65f0_0 .net "imm", 31 0, v00000178d07ed0d0_0;  1 drivers
v00000178d07e6690_0 .net "inst", 31 0, v00000178d07e7950_0;  alias, 1 drivers
v00000178d07e78b0_0 .net "is_branch_and_taken", 0 0, L_00000178d08160a0;  alias, 1 drivers
v00000178d07e69b0_0 .net "is_oper2_immed", 0 0, L_00000178d0816490;  alias, 1 drivers
v00000178d07e6a50_0 .net "mem_read", 0 0, L_00000178d080e0b0;  alias, 1 drivers
v00000178d07e6c30_0 .net "mem_write", 0 0, L_00000178d080ebf0;  alias, 1 drivers
v00000178d07e6af0_0 .net "pc", 31 0, v00000178d07e79f0_0;  alias, 1 drivers
v00000178d07e6d70_0 .net "pc_write", 0 0, v00000178d07ebeb0_0;  alias, 1 drivers
v00000178d07e6e10_0 .net "predicted", 0 0, L_00000178d08162d0;  1 drivers
v00000178d07e6eb0_0 .net "predicted_to_EX", 0 0, v00000178d07eae70_0;  alias, 1 drivers
v00000178d07e6f50_0 .net "reg_write", 0 0, L_00000178d080dd90;  alias, 1 drivers
v00000178d07e7130_0 .net "reg_write_from_wb", 0 0, v00000178d07fd860_0;  alias, 1 drivers
v00000178d07e7090_0 .net "rs1", 31 0, v00000178d07edfd0_0;  alias, 1 drivers
v00000178d07e7270_0 .net "rs2", 31 0, v00000178d07ede90_0;  alias, 1 drivers
v00000178d07e7310_0 .net "rst", 0 0, v00000178d08131f0_0;  alias, 1 drivers
v00000178d07e7450_0 .net "wr_reg_data", 31 0, L_00000178d087bcb0;  alias, 1 drivers
L_00000178d080d7f0 .functor MUXZ 32, v00000178d07ede90_0, v00000178d07ed0d0_0, L_00000178d0816490, C4<>;
L_00000178d080e510 .part v00000178d07e79f0_0, 0, 10;
L_00000178d080ed30 .part v00000178d07e7950_0, 0, 10;
L_00000178d080d2f0 .arith/sum 10, L_00000178d080e510, L_00000178d080ed30;
L_00000178d080ef10 .part v00000178d07e7950_0, 0, 10;
L_00000178d080efb0 .functor MUXZ 10, L_00000178d080ef10, L_00000178d080d2f0, L_00000178d0815150, C4<>;
L_00000178d080eab0 .part v00000178d07e79f0_0, 0, 10;
L_00000178d080f190 .arith/sum 10, L_00000178d080eab0, L_00000178d08301f0;
L_00000178d080e330 .part v00000178d07e79f0_0, 0, 10;
L_00000178d080e150 .part v00000178d07e7950_0, 0, 10;
L_00000178d080edd0 .arith/sum 10, L_00000178d080e330, L_00000178d080e150;
L_00000178d080ec90 .functor MUXZ 10, L_00000178d080edd0, L_00000178d080f190, L_00000178d08169d0, C4<>;
L_00000178d080da70 .concat8 [ 10 22 0 0], L_00000178d080efb0, L_00000178d0830238;
L_00000178d080ee70 .concat8 [ 10 22 0 0], L_00000178d080ec90, L_00000178d0830280;
S_00000178d07e0d30 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_00000178d07e0880;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_00000178d07ee940 .param/l "add" 0 9 6, C4<000000100000>;
P_00000178d07ee978 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000178d07ee9b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000178d07ee9e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000178d07eea20 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000178d07eea58 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000178d07eea90 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000178d07eeac8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000178d07eeb00 .param/l "j" 0 9 19, C4<000010000000>;
P_00000178d07eeb38 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000178d07eeb70 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000178d07eeba8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000178d07eebe0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000178d07eec18 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000178d07eec50 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000178d07eec88 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000178d07eecc0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000178d07eecf8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000178d07eed30 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000178d07eed68 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000178d07eeda0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000178d07eedd8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000178d07eee10 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000178d07eee48 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000178d07eee80 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000178d08163b0 .functor OR 1, L_00000178d08162d0, L_00000178d080de30, C4<0>, C4<0>;
L_00000178d0816420 .functor OR 1, L_00000178d08163b0, L_00000178d080f230, C4<0>, C4<0>;
v00000178d07e99d0_0 .net "EX1_opcode", 11 0, v00000178d07e5320_0;  alias, 1 drivers
v00000178d07e9070_0 .net "EX2_opcode", 11 0, v00000178d07e33e0_0;  alias, 1 drivers
v00000178d07eabf0_0 .net "ID_opcode", 11 0, v00000178d07fc820_0;  alias, 1 drivers
v00000178d07ea830_0 .net "PC_src", 2 0, L_00000178d080f2d0;  alias, 1 drivers
v00000178d07e8fd0_0 .net "Wrong_prediction", 0 0, L_00000178d087bc40;  alias, 1 drivers
L_00000178d08303e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v00000178d07ea1f0_0 .net/2u *"_ivl_0", 2 0, L_00000178d08303e8;  1 drivers
v00000178d07e9e30_0 .net *"_ivl_10", 0 0, L_00000178d080f690;  1 drivers
L_00000178d0830508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v00000178d07ea6f0_0 .net/2u *"_ivl_12", 2 0, L_00000178d0830508;  1 drivers
L_00000178d0830550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000178d07e96b0_0 .net/2u *"_ivl_14", 11 0, L_00000178d0830550;  1 drivers
v00000178d07ea8d0_0 .net *"_ivl_16", 0 0, L_00000178d080de30;  1 drivers
v00000178d07eaf10_0 .net *"_ivl_19", 0 0, L_00000178d08163b0;  1 drivers
L_00000178d0830430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v00000178d07ea970_0 .net/2u *"_ivl_2", 11 0, L_00000178d0830430;  1 drivers
L_00000178d0830598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000178d07e8cb0_0 .net/2u *"_ivl_20", 11 0, L_00000178d0830598;  1 drivers
v00000178d07eaa10_0 .net *"_ivl_22", 0 0, L_00000178d080f230;  1 drivers
v00000178d07e9250_0 .net *"_ivl_25", 0 0, L_00000178d0816420;  1 drivers
L_00000178d08305e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v00000178d07eac90_0 .net/2u *"_ivl_26", 2 0, L_00000178d08305e0;  1 drivers
L_00000178d0830628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000178d07e9750_0 .net/2u *"_ivl_28", 2 0, L_00000178d0830628;  1 drivers
v00000178d07ead30_0 .net *"_ivl_30", 2 0, L_00000178d080eb50;  1 drivers
v00000178d07eadd0_0 .net *"_ivl_32", 2 0, L_00000178d080dcf0;  1 drivers
v00000178d07e9930_0 .net *"_ivl_34", 2 0, L_00000178d080d4d0;  1 drivers
v00000178d07eafb0_0 .net *"_ivl_4", 0 0, L_00000178d080e650;  1 drivers
L_00000178d0830478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v00000178d07eb050_0 .net/2u *"_ivl_6", 2 0, L_00000178d0830478;  1 drivers
L_00000178d08304c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000178d07eb0f0_0 .net/2u *"_ivl_8", 11 0, L_00000178d08304c0;  1 drivers
v00000178d07eb370_0 .net "clk", 0 0, L_00000178d0750c70;  alias, 1 drivers
v00000178d07e8c10_0 .net "predicted", 0 0, L_00000178d08162d0;  alias, 1 drivers
v00000178d07e8d50_0 .net "predicted_to_EX", 0 0, v00000178d07eae70_0;  alias, 1 drivers
v00000178d07e9c50_0 .net "rst", 0 0, v00000178d08131f0_0;  alias, 1 drivers
v00000178d07e9110_0 .net "state", 1 0, v00000178d07ea330_0;  1 drivers
L_00000178d080e650 .cmp/eq 12, v00000178d07fc820_0, L_00000178d0830430;
L_00000178d080f690 .cmp/eq 12, v00000178d07e5320_0, L_00000178d08304c0;
L_00000178d080de30 .cmp/eq 12, v00000178d07fc820_0, L_00000178d0830550;
L_00000178d080f230 .cmp/eq 12, v00000178d07fc820_0, L_00000178d0830598;
L_00000178d080eb50 .functor MUXZ 3, L_00000178d0830628, L_00000178d08305e0, L_00000178d0816420, C4<>;
L_00000178d080dcf0 .functor MUXZ 3, L_00000178d080eb50, L_00000178d0830508, L_00000178d080f690, C4<>;
L_00000178d080d4d0 .functor MUXZ 3, L_00000178d080dcf0, L_00000178d0830478, L_00000178d080e650, C4<>;
L_00000178d080f2d0 .functor MUXZ 3, L_00000178d080d4d0, L_00000178d08303e8, L_00000178d087bc40, C4<>;
S_00000178d07df8e0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_00000178d07e0d30;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_00000178d07eeec0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000178d07eeef8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000178d07eef30 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000178d07eef68 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000178d07eefa0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000178d07eefd8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000178d07ef010 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000178d07ef048 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000178d07ef080 .param/l "j" 0 9 19, C4<000010000000>;
P_00000178d07ef0b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000178d07ef0f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000178d07ef128 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000178d07ef160 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000178d07ef198 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000178d07ef1d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000178d07ef208 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000178d07ef240 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000178d07ef278 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000178d07ef2b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000178d07ef2e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000178d07ef320 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000178d07ef358 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000178d07ef390 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000178d07ef3c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000178d07ef400 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000178d0816110 .functor OR 1, L_00000178d080f050, L_00000178d080f550, C4<0>, C4<0>;
L_00000178d08167a0 .functor OR 1, L_00000178d080f0f0, L_00000178d080dc50, C4<0>, C4<0>;
L_00000178d08150e0 .functor AND 1, L_00000178d0816110, L_00000178d08167a0, C4<1>, C4<1>;
L_00000178d08154d0 .functor NOT 1, L_00000178d08150e0, C4<0>, C4<0>, C4<0>;
L_00000178d0816260 .functor OR 1, v00000178d08131f0_0, L_00000178d08154d0, C4<0>, C4<0>;
L_00000178d08162d0 .functor NOT 1, L_00000178d0816260, C4<0>, C4<0>, C4<0>;
v00000178d07ea010_0 .net "EX_opcode", 11 0, v00000178d07e33e0_0;  alias, 1 drivers
v00000178d07ea3d0_0 .net "ID_opcode", 11 0, v00000178d07fc820_0;  alias, 1 drivers
v00000178d07e97f0_0 .net "Wrong_prediction", 0 0, L_00000178d087bc40;  alias, 1 drivers
L_00000178d08302c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000178d07e9890_0 .net/2u *"_ivl_0", 11 0, L_00000178d08302c8;  1 drivers
L_00000178d0830358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000178d07ea0b0_0 .net/2u *"_ivl_10", 1 0, L_00000178d0830358;  1 drivers
v00000178d07eaab0_0 .net *"_ivl_12", 0 0, L_00000178d080f0f0;  1 drivers
L_00000178d08303a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000178d07e91b0_0 .net/2u *"_ivl_14", 1 0, L_00000178d08303a0;  1 drivers
v00000178d07eb230_0 .net *"_ivl_16", 0 0, L_00000178d080dc50;  1 drivers
v00000178d07e9f70_0 .net *"_ivl_19", 0 0, L_00000178d08167a0;  1 drivers
v00000178d07e8f30_0 .net *"_ivl_2", 0 0, L_00000178d080f050;  1 drivers
v00000178d07e9610_0 .net *"_ivl_21", 0 0, L_00000178d08150e0;  1 drivers
v00000178d07ea470_0 .net *"_ivl_22", 0 0, L_00000178d08154d0;  1 drivers
v00000178d07eb2d0_0 .net *"_ivl_25", 0 0, L_00000178d0816260;  1 drivers
L_00000178d0830310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000178d07e9bb0_0 .net/2u *"_ivl_4", 11 0, L_00000178d0830310;  1 drivers
v00000178d07eb190_0 .net *"_ivl_6", 0 0, L_00000178d080f550;  1 drivers
v00000178d07ea150_0 .net *"_ivl_9", 0 0, L_00000178d0816110;  1 drivers
v00000178d07ea5b0_0 .net "clk", 0 0, L_00000178d0750c70;  alias, 1 drivers
v00000178d07ea790_0 .net "predicted", 0 0, L_00000178d08162d0;  alias, 1 drivers
v00000178d07eae70_0 .var "predicted_to_EX", 0 0;
v00000178d07eab50_0 .net "rst", 0 0, v00000178d08131f0_0;  alias, 1 drivers
v00000178d07ea330_0 .var "state", 1 0;
E_00000178d0768fc0 .event posedge, v00000178d07ea5b0_0, v00000178d07d3b00_0;
L_00000178d080f050 .cmp/eq 12, v00000178d07fc820_0, L_00000178d08302c8;
L_00000178d080f550 .cmp/eq 12, v00000178d07fc820_0, L_00000178d0830310;
L_00000178d080f0f0 .cmp/eq 2, v00000178d07ea330_0, L_00000178d0830358;
L_00000178d080dc50 .cmp/eq 2, v00000178d07ea330_0, L_00000178d08303a0;
S_00000178d07e0a10 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_00000178d07e0880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_00000178d07f1450 .param/l "add" 0 9 6, C4<000000100000>;
P_00000178d07f1488 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000178d07f14c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000178d07f14f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000178d07f1530 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000178d07f1568 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000178d07f15a0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000178d07f15d8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000178d07f1610 .param/l "j" 0 9 19, C4<000010000000>;
P_00000178d07f1648 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000178d07f1680 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000178d07f16b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000178d07f16f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000178d07f1728 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000178d07f1760 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000178d07f1798 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000178d07f17d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000178d07f1808 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000178d07f1840 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000178d07f1878 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000178d07f18b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000178d07f18e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000178d07f1920 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000178d07f1958 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000178d07f1990 .param/l "xori" 0 9 12, C4<001110000000>;
v00000178d07e8df0_0 .net "EX1_memread", 0 0, v00000178d07e5280_0;  alias, 1 drivers
v00000178d07e9a70_0 .net "EX1_rd_ind", 4 0, v00000178d07e53c0_0;  alias, 1 drivers
v00000178d07e8e90_0 .net "EX1_rd_indzero", 0 0, v00000178d07e44c0_0;  alias, 1 drivers
v00000178d07e92f0_0 .net "EX2_memread", 0 0, v00000178d07e3340_0;  alias, 1 drivers
v00000178d07e9390_0 .net "EX2_rd_ind", 4 0, v00000178d07e3660_0;  alias, 1 drivers
v00000178d07e9430_0 .net "EX2_rd_indzero", 0 0, v00000178d07e2080_0;  alias, 1 drivers
v00000178d07e94d0_0 .var "ID_EX1_flush", 0 0;
v00000178d07e9b10_0 .var "ID_EX2_flush", 0 0;
v00000178d07e9cf0_0 .net "ID_opcode", 11 0, v00000178d07fc820_0;  alias, 1 drivers
v00000178d07e9d90_0 .net "ID_rs1_ind", 4 0, v00000178d07fca00_0;  alias, 1 drivers
v00000178d07e9ed0_0 .net "ID_rs2_ind", 4 0, v00000178d07fcaa0_0;  alias, 1 drivers
v00000178d07ec4f0_0 .var "IF_ID_Write", 0 0;
v00000178d07ebaf0_0 .var "IF_ID_flush", 0 0;
v00000178d07ebeb0_0 .var "PC_Write", 0 0;
v00000178d07ec590_0 .net "Wrong_prediction", 0 0, L_00000178d087bc40;  alias, 1 drivers
E_00000178d0768a40/0 .event anyedge, v00000178d07d9190_0, v00000178d07e5280_0, v00000178d07e44c0_0, v00000178d07e2760_0;
E_00000178d0768a40/1 .event anyedge, v00000178d07e53c0_0, v00000178d07e2620_0, v00000178d06f4780_0, v00000178d07e2080_0;
E_00000178d0768a40/2 .event anyedge, v00000178d07d25c0_0, v00000178d07e2da0_0;
E_00000178d0768a40 .event/or E_00000178d0768a40/0, E_00000178d0768a40/1, E_00000178d0768a40/2;
S_00000178d07dfa70 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_00000178d07e0880;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_00000178d07f99e0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000178d07f9a18 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000178d07f9a50 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000178d07f9a88 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000178d07f9ac0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000178d07f9af8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000178d07f9b30 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000178d07f9b68 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000178d07f9ba0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000178d07f9bd8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000178d07f9c10 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000178d07f9c48 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000178d07f9c80 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000178d07f9cb8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000178d07f9cf0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000178d07f9d28 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000178d07f9d60 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000178d07f9d98 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000178d07f9dd0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000178d07f9e08 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000178d07f9e40 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000178d07f9e78 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000178d07f9eb0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000178d07f9ee8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000178d07f9f20 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000178d0816340 .functor OR 1, L_00000178d080e3d0, L_00000178d080e970, C4<0>, C4<0>;
L_00000178d0815310 .functor OR 1, L_00000178d0816340, L_00000178d080e790, C4<0>, C4<0>;
L_00000178d08151c0 .functor OR 1, L_00000178d0815310, L_00000178d080f370, C4<0>, C4<0>;
L_00000178d0815540 .functor OR 1, L_00000178d08151c0, L_00000178d080ded0, C4<0>, C4<0>;
L_00000178d0816650 .functor OR 1, L_00000178d0815540, L_00000178d080e6f0, C4<0>, C4<0>;
L_00000178d0816ab0 .functor OR 1, L_00000178d0816650, L_00000178d080db10, C4<0>, C4<0>;
L_00000178d0815380 .functor OR 1, L_00000178d0816ab0, L_00000178d080e5b0, C4<0>, C4<0>;
L_00000178d0816490 .functor OR 1, L_00000178d0815380, L_00000178d080f730, C4<0>, C4<0>;
L_00000178d0816500 .functor OR 1, L_00000178d080df70, L_00000178d080d110, C4<0>, C4<0>;
L_00000178d08166c0 .functor OR 1, L_00000178d0816500, L_00000178d080d890, C4<0>, C4<0>;
L_00000178d0816a40 .functor OR 1, L_00000178d08166c0, L_00000178d080dbb0, C4<0>, C4<0>;
L_00000178d0816730 .functor OR 1, L_00000178d0816a40, L_00000178d080e010, C4<0>, C4<0>;
v00000178d07ebc30_0 .net "ID_opcode", 11 0, v00000178d07fc820_0;  alias, 1 drivers
L_00000178d0830670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v00000178d07ebd70_0 .net/2u *"_ivl_0", 11 0, L_00000178d0830670;  1 drivers
L_00000178d0830700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v00000178d07ebff0_0 .net/2u *"_ivl_10", 11 0, L_00000178d0830700;  1 drivers
L_00000178d0830bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000178d07eda30_0 .net/2u *"_ivl_102", 11 0, L_00000178d0830bc8;  1 drivers
L_00000178d0830c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000178d07ed210_0 .net/2u *"_ivl_106", 11 0, L_00000178d0830c10;  1 drivers
v00000178d07eca90_0 .net *"_ivl_12", 0 0, L_00000178d080e790;  1 drivers
v00000178d07edb70_0 .net *"_ivl_15", 0 0, L_00000178d0815310;  1 drivers
L_00000178d0830748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v00000178d07eb550_0 .net/2u *"_ivl_16", 11 0, L_00000178d0830748;  1 drivers
v00000178d07ec1d0_0 .net *"_ivl_18", 0 0, L_00000178d080f370;  1 drivers
v00000178d07ed2b0_0 .net *"_ivl_2", 0 0, L_00000178d080e3d0;  1 drivers
v00000178d07ebb90_0 .net *"_ivl_21", 0 0, L_00000178d08151c0;  1 drivers
L_00000178d0830790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000178d07ed170_0 .net/2u *"_ivl_22", 11 0, L_00000178d0830790;  1 drivers
v00000178d07ec090_0 .net *"_ivl_24", 0 0, L_00000178d080ded0;  1 drivers
v00000178d07ec9f0_0 .net *"_ivl_27", 0 0, L_00000178d0815540;  1 drivers
L_00000178d08307d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000178d07eba50_0 .net/2u *"_ivl_28", 11 0, L_00000178d08307d8;  1 drivers
v00000178d07ec130_0 .net *"_ivl_30", 0 0, L_00000178d080e6f0;  1 drivers
v00000178d07edad0_0 .net *"_ivl_33", 0 0, L_00000178d0816650;  1 drivers
L_00000178d0830820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v00000178d07ed490_0 .net/2u *"_ivl_34", 11 0, L_00000178d0830820;  1 drivers
v00000178d07eb410_0 .net *"_ivl_36", 0 0, L_00000178d080db10;  1 drivers
v00000178d07ed350_0 .net *"_ivl_39", 0 0, L_00000178d0816ab0;  1 drivers
L_00000178d08306b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v00000178d07eb9b0_0 .net/2u *"_ivl_4", 11 0, L_00000178d08306b8;  1 drivers
L_00000178d0830868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v00000178d07eb4b0_0 .net/2u *"_ivl_40", 11 0, L_00000178d0830868;  1 drivers
v00000178d07ed5d0_0 .net *"_ivl_42", 0 0, L_00000178d080e5b0;  1 drivers
v00000178d07eb730_0 .net *"_ivl_45", 0 0, L_00000178d0815380;  1 drivers
L_00000178d08308b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v00000178d07ec270_0 .net/2u *"_ivl_46", 11 0, L_00000178d08308b0;  1 drivers
v00000178d07ebcd0_0 .net *"_ivl_48", 0 0, L_00000178d080f730;  1 drivers
L_00000178d08308f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000178d07ed3f0_0 .net/2u *"_ivl_52", 11 0, L_00000178d08308f8;  1 drivers
L_00000178d0830940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000178d07ec3b0_0 .net/2u *"_ivl_56", 11 0, L_00000178d0830940;  1 drivers
v00000178d07ed990_0 .net *"_ivl_6", 0 0, L_00000178d080e970;  1 drivers
L_00000178d0830988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000178d07ec770_0 .net/2u *"_ivl_60", 11 0, L_00000178d0830988;  1 drivers
L_00000178d08309d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000178d07eb7d0_0 .net/2u *"_ivl_64", 11 0, L_00000178d08309d0;  1 drivers
L_00000178d0830a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000178d07eb5f0_0 .net/2u *"_ivl_68", 11 0, L_00000178d0830a18;  1 drivers
L_00000178d0830a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000178d07ed530_0 .net/2u *"_ivl_72", 11 0, L_00000178d0830a60;  1 drivers
v00000178d07ecf90_0 .net *"_ivl_74", 0 0, L_00000178d080df70;  1 drivers
L_00000178d0830aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000178d07ebf50_0 .net/2u *"_ivl_76", 11 0, L_00000178d0830aa8;  1 drivers
v00000178d07eb870_0 .net *"_ivl_78", 0 0, L_00000178d080d110;  1 drivers
v00000178d07ec810_0 .net *"_ivl_81", 0 0, L_00000178d0816500;  1 drivers
L_00000178d0830af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000178d07eb910_0 .net/2u *"_ivl_82", 11 0, L_00000178d0830af0;  1 drivers
v00000178d07ebe10_0 .net *"_ivl_84", 0 0, L_00000178d080d890;  1 drivers
v00000178d07ec310_0 .net *"_ivl_87", 0 0, L_00000178d08166c0;  1 drivers
L_00000178d0830b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000178d07eb690_0 .net/2u *"_ivl_88", 11 0, L_00000178d0830b38;  1 drivers
v00000178d07ec450_0 .net *"_ivl_9", 0 0, L_00000178d0816340;  1 drivers
v00000178d07ec630_0 .net *"_ivl_90", 0 0, L_00000178d080dbb0;  1 drivers
v00000178d07ecb30_0 .net *"_ivl_93", 0 0, L_00000178d0816a40;  1 drivers
L_00000178d0830b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000178d07ec6d0_0 .net/2u *"_ivl_94", 11 0, L_00000178d0830b80;  1 drivers
v00000178d07ec8b0_0 .net *"_ivl_96", 0 0, L_00000178d080e010;  1 drivers
v00000178d07ec950_0 .net *"_ivl_99", 0 0, L_00000178d0816730;  1 drivers
v00000178d07ecbd0_0 .net "is_beq", 0 0, L_00000178d080d570;  alias, 1 drivers
v00000178d07ecc70_0 .net "is_bne", 0 0, L_00000178d080f5f0;  alias, 1 drivers
v00000178d07ecd10_0 .net "is_j", 0 0, L_00000178d080d610;  alias, 1 drivers
v00000178d07ed670_0 .net "is_jal", 0 0, L_00000178d080e8d0;  alias, 1 drivers
v00000178d07ecdb0_0 .net "is_jr", 0 0, L_00000178d080e830;  alias, 1 drivers
v00000178d07ece50_0 .net "is_oper2_immed", 0 0, L_00000178d0816490;  alias, 1 drivers
v00000178d07ecef0_0 .net "memread", 0 0, L_00000178d080e0b0;  alias, 1 drivers
v00000178d07ed710_0 .net "memwrite", 0 0, L_00000178d080ebf0;  alias, 1 drivers
v00000178d07ed030_0 .net "regwrite", 0 0, L_00000178d080dd90;  alias, 1 drivers
L_00000178d080e3d0 .cmp/eq 12, v00000178d07fc820_0, L_00000178d0830670;
L_00000178d080e970 .cmp/eq 12, v00000178d07fc820_0, L_00000178d08306b8;
L_00000178d080e790 .cmp/eq 12, v00000178d07fc820_0, L_00000178d0830700;
L_00000178d080f370 .cmp/eq 12, v00000178d07fc820_0, L_00000178d0830748;
L_00000178d080ded0 .cmp/eq 12, v00000178d07fc820_0, L_00000178d0830790;
L_00000178d080e6f0 .cmp/eq 12, v00000178d07fc820_0, L_00000178d08307d8;
L_00000178d080db10 .cmp/eq 12, v00000178d07fc820_0, L_00000178d0830820;
L_00000178d080e5b0 .cmp/eq 12, v00000178d07fc820_0, L_00000178d0830868;
L_00000178d080f730 .cmp/eq 12, v00000178d07fc820_0, L_00000178d08308b0;
L_00000178d080d570 .cmp/eq 12, v00000178d07fc820_0, L_00000178d08308f8;
L_00000178d080f5f0 .cmp/eq 12, v00000178d07fc820_0, L_00000178d0830940;
L_00000178d080e830 .cmp/eq 12, v00000178d07fc820_0, L_00000178d0830988;
L_00000178d080e8d0 .cmp/eq 12, v00000178d07fc820_0, L_00000178d08309d0;
L_00000178d080d610 .cmp/eq 12, v00000178d07fc820_0, L_00000178d0830a18;
L_00000178d080df70 .cmp/eq 12, v00000178d07fc820_0, L_00000178d0830a60;
L_00000178d080d110 .cmp/eq 12, v00000178d07fc820_0, L_00000178d0830aa8;
L_00000178d080d890 .cmp/eq 12, v00000178d07fc820_0, L_00000178d0830af0;
L_00000178d080dbb0 .cmp/eq 12, v00000178d07fc820_0, L_00000178d0830b38;
L_00000178d080e010 .cmp/eq 12, v00000178d07fc820_0, L_00000178d0830b80;
L_00000178d080dd90 .reduce/nor L_00000178d0816730;
L_00000178d080e0b0 .cmp/eq 12, v00000178d07fc820_0, L_00000178d0830bc8;
L_00000178d080ebf0 .cmp/eq 12, v00000178d07fc820_0, L_00000178d0830c10;
S_00000178d07dfc00 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_00000178d07e0880;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_00000178d07f9f60 .param/l "add" 0 9 6, C4<000000100000>;
P_00000178d07f9f98 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000178d07f9fd0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000178d07fa008 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000178d07fa040 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000178d07fa078 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000178d07fa0b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000178d07fa0e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000178d07fa120 .param/l "j" 0 9 19, C4<000010000000>;
P_00000178d07fa158 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000178d07fa190 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000178d07fa1c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000178d07fa200 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000178d07fa238 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000178d07fa270 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000178d07fa2a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000178d07fa2e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000178d07fa318 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000178d07fa350 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000178d07fa388 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000178d07fa3c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000178d07fa3f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000178d07fa430 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000178d07fa468 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000178d07fa4a0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000178d07ed0d0_0 .var "Immed", 31 0;
v00000178d07ed7b0_0 .net "Inst", 31 0, v00000178d07e7950_0;  alias, 1 drivers
v00000178d07ed850_0 .net "opcode", 11 0, v00000178d07fc820_0;  alias, 1 drivers
E_00000178d0768c00 .event anyedge, v00000178d07e2da0_0, v00000178d07ed7b0_0;
S_00000178d07e03d0 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_00000178d07e0880;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v00000178d07edfd0_0 .var "Read_data1", 31 0;
v00000178d07ede90_0 .var "Read_data2", 31 0;
v00000178d07ee1b0_0 .net "Read_reg1", 4 0, v00000178d07fca00_0;  alias, 1 drivers
v00000178d07edd50_0 .net "Read_reg2", 4 0, v00000178d07fcaa0_0;  alias, 1 drivers
v00000178d07ee070_0 .net "Write_data", 31 0, L_00000178d087bcb0;  alias, 1 drivers
v00000178d07edc10_0 .net "Write_en", 0 0, v00000178d07fd860_0;  alias, 1 drivers
v00000178d07edcb0_0 .net "Write_reg", 4 0, v00000178d07fe800_0;  alias, 1 drivers
v00000178d07ee250_0 .net "clk", 0 0, L_00000178d0750c70;  alias, 1 drivers
v00000178d07eddf0_0 .var/i "i", 31 0;
v00000178d07ee110 .array "reg_file", 0 31, 31 0;
v00000178d07ee2f0_0 .net "rst", 0 0, v00000178d08131f0_0;  alias, 1 drivers
E_00000178d0768a80 .event posedge, v00000178d07ea5b0_0;
S_00000178d07dfd90 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_00000178d07e03d0;
 .timescale 0 0;
v00000178d07edf30_0 .var/i "i", 31 0;
S_00000178d07e1050 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_00000178d078cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_00000178d07fa4e0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000178d07fa518 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000178d07fa550 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000178d07fa588 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000178d07fa5c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000178d07fa5f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000178d07fa630 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000178d07fa668 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000178d07fa6a0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000178d07fa6d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000178d07fa710 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000178d07fa748 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000178d07fa780 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000178d07fa7b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000178d07fa7f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000178d07fa828 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000178d07fa860 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000178d07fa898 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000178d07fa8d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000178d07fa908 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000178d07fa940 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000178d07fa978 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000178d07fa9b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000178d07fa9e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000178d07faa20 .param/l "xori" 0 9 12, C4<001110000000>;
v00000178d07e7950_0 .var "ID_INST", 31 0;
v00000178d07e79f0_0 .var "ID_PC", 31 0;
v00000178d07fc820_0 .var "ID_opcode", 11 0;
v00000178d07fcd20_0 .var "ID_rd_ind", 4 0;
v00000178d07fca00_0 .var "ID_rs1_ind", 4 0;
v00000178d07fcaa0_0 .var "ID_rs2_ind", 4 0;
v00000178d07fd0e0_0 .net "IF_FLUSH", 0 0, v00000178d07ebaf0_0;  alias, 1 drivers
v00000178d07fae80_0 .net "IF_INST", 31 0, L_00000178d08153f0;  alias, 1 drivers
v00000178d07fc0a0_0 .net "IF_PC", 31 0, v00000178d07fcdc0_0;  alias, 1 drivers
v00000178d07fb1a0_0 .net "clk", 0 0, L_00000178d0816810;  1 drivers
v00000178d07fb560_0 .net "if_id_Write", 0 0, v00000178d07ec4f0_0;  alias, 1 drivers
v00000178d07fbba0_0 .net "rst", 0 0, v00000178d08131f0_0;  alias, 1 drivers
E_00000178d0769080 .event posedge, v00000178d07d3b00_0, v00000178d07fb1a0_0;
S_00000178d07e1370 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_00000178d078cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v00000178d07fec60_0 .net "EX1_PFC", 31 0, L_00000178d0811df0;  alias, 1 drivers
v00000178d07ff660_0 .net "EX2_PFC", 31 0, v00000178d07e21c0_0;  alias, 1 drivers
v00000178d07fdd60_0 .net "ID_PFC", 31 0, L_00000178d080da70;  alias, 1 drivers
v00000178d07ff840_0 .net "PC_src", 2 0, L_00000178d080f2d0;  alias, 1 drivers
v00000178d07fe3a0_0 .net "PC_write", 0 0, v00000178d07ebeb0_0;  alias, 1 drivers
L_00000178d0830088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000178d07fdae0_0 .net/2u *"_ivl_0", 31 0, L_00000178d0830088;  1 drivers
v00000178d07ff700_0 .net "clk", 0 0, L_00000178d0750c70;  alias, 1 drivers
v00000178d07fd400_0 .net "inst", 31 0, L_00000178d08153f0;  alias, 1 drivers
v00000178d07feee0_0 .net "inst_mem_in", 31 0, v00000178d07fcdc0_0;  alias, 1 drivers
v00000178d07fdf40_0 .net "pc_reg_in", 31 0, L_00000178d0815f50;  1 drivers
v00000178d07fed00_0 .net "rst", 0 0, v00000178d08131f0_0;  alias, 1 drivers
L_00000178d080f7d0 .arith/sum 32, v00000178d07fcdc0_0, L_00000178d0830088;
S_00000178d07e0240 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_00000178d07e1370;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_00000178d08153f0 .functor BUFZ 32, L_00000178d080d430, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000178d07fc140_0 .net "Data_Out", 31 0, L_00000178d08153f0;  alias, 1 drivers
v00000178d07fc8c0 .array "InstMem", 0 1023, 31 0;
v00000178d07fc1e0_0 .net *"_ivl_0", 31 0, L_00000178d080d430;  1 drivers
v00000178d07fcb40_0 .net *"_ivl_3", 9 0, L_00000178d080f4b0;  1 drivers
v00000178d07fb9c0_0 .net *"_ivl_4", 11 0, L_00000178d080d750;  1 drivers
L_00000178d08301a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000178d07faca0_0 .net *"_ivl_7", 1 0, L_00000178d08301a8;  1 drivers
v00000178d07fbd80_0 .net "addr", 31 0, v00000178d07fcdc0_0;  alias, 1 drivers
v00000178d07fc000_0 .net "clk", 0 0, L_00000178d0750c70;  alias, 1 drivers
v00000178d07faf20_0 .var/i "i", 31 0;
L_00000178d080d430 .array/port v00000178d07fc8c0, L_00000178d080d750;
L_00000178d080f4b0 .part v00000178d07fcdc0_0, 0, 10;
L_00000178d080d750 .concat [ 10 2 0 0], L_00000178d080f4b0, L_00000178d08301a8;
S_00000178d07e1500 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_00000178d07e1370;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_00000178d0768d40 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v00000178d07fb420_0 .net "DataIn", 31 0, L_00000178d0815f50;  alias, 1 drivers
v00000178d07fcdc0_0 .var "DataOut", 31 0;
v00000178d07fc500_0 .net "PC_Write", 0 0, v00000178d07ebeb0_0;  alias, 1 drivers
v00000178d07fcbe0_0 .net "clk", 0 0, L_00000178d0750c70;  alias, 1 drivers
v00000178d07fc3c0_0 .net "rst", 0 0, v00000178d08131f0_0;  alias, 1 drivers
S_00000178d07e1690 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_00000178d07e1370;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_00000178d0768c40 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_00000178d07524f0 .functor NOT 1, L_00000178d0814d70, C4<0>, C4<0>, C4<0>;
L_00000178d07525d0 .functor NOT 1, L_00000178d0814e10, C4<0>, C4<0>, C4<0>;
L_00000178d07526b0 .functor AND 1, L_00000178d07524f0, L_00000178d07525d0, C4<1>, C4<1>;
L_00000178d0752640 .functor NOT 1, L_00000178d08149b0, C4<0>, C4<0>, C4<0>;
L_00000178d06ec780 .functor AND 1, L_00000178d07526b0, L_00000178d0752640, C4<1>, C4<1>;
L_00000178d06ecc50 .functor AND 32, L_00000178d0814870, L_00000178d080f7d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000178d06ec860 .functor NOT 1, L_00000178d0814b90, C4<0>, C4<0>, C4<0>;
L_00000178d06ecbe0 .functor NOT 1, L_00000178d0814c30, C4<0>, C4<0>, C4<0>;
L_00000178d0815e70 .functor AND 1, L_00000178d06ec860, L_00000178d06ecbe0, C4<1>, C4<1>;
L_00000178d0815c40 .functor AND 1, L_00000178d0815e70, L_00000178d0814eb0, C4<1>, C4<1>;
L_00000178d0816c00 .functor AND 32, L_00000178d0814a50, L_00000178d080da70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000178d08152a0 .functor OR 32, L_00000178d06ecc50, L_00000178d0816c00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000178d0816960 .functor NOT 1, L_00000178d0814f50, C4<0>, C4<0>, C4<0>;
L_00000178d0815850 .functor AND 1, L_00000178d0816960, L_00000178d0814af0, C4<1>, C4<1>;
L_00000178d0815d90 .functor NOT 1, L_00000178d080d070, C4<0>, C4<0>, C4<0>;
L_00000178d08161f0 .functor AND 1, L_00000178d0815850, L_00000178d0815d90, C4<1>, C4<1>;
L_00000178d08157e0 .functor AND 32, L_00000178d080ea10, v00000178d07fcdc0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000178d0815cb0 .functor OR 32, L_00000178d08152a0, L_00000178d08157e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000178d0815d20 .functor NOT 1, L_00000178d080f410, C4<0>, C4<0>, C4<0>;
L_00000178d0815690 .functor AND 1, L_00000178d0815d20, L_00000178d080d390, C4<1>, C4<1>;
L_00000178d0815ee0 .functor AND 1, L_00000178d0815690, L_00000178d080d930, C4<1>, C4<1>;
L_00000178d0815bd0 .functor AND 32, L_00000178d080d9d0, L_00000178d0811df0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000178d0816570 .functor OR 32, L_00000178d0815cb0, L_00000178d0815bd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000178d0815a10 .functor NOT 1, L_00000178d080d250, C4<0>, C4<0>, C4<0>;
L_00000178d0816180 .functor AND 1, L_00000178d080d1b0, L_00000178d0815a10, C4<1>, C4<1>;
L_00000178d0815fc0 .functor NOT 1, L_00000178d080e470, C4<0>, C4<0>, C4<0>;
L_00000178d08165e0 .functor AND 1, L_00000178d0816180, L_00000178d0815fc0, C4<1>, C4<1>;
L_00000178d0815e00 .functor AND 32, L_00000178d080d6b0, v00000178d07e21c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000178d0815f50 .functor OR 32, L_00000178d0816570, L_00000178d0815e00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000178d07fbec0_0 .net *"_ivl_1", 0 0, L_00000178d0814d70;  1 drivers
v00000178d07fc960_0 .net *"_ivl_11", 0 0, L_00000178d08149b0;  1 drivers
v00000178d07fc460_0 .net *"_ivl_12", 0 0, L_00000178d0752640;  1 drivers
v00000178d07fb380_0 .net *"_ivl_14", 0 0, L_00000178d06ec780;  1 drivers
v00000178d07fac00_0 .net *"_ivl_16", 31 0, L_00000178d0814870;  1 drivers
v00000178d07fcf00_0 .net *"_ivl_18", 31 0, L_00000178d06ecc50;  1 drivers
v00000178d07fba60_0 .net *"_ivl_2", 0 0, L_00000178d07524f0;  1 drivers
v00000178d07fc780_0 .net *"_ivl_21", 0 0, L_00000178d0814b90;  1 drivers
v00000178d07fc280_0 .net *"_ivl_22", 0 0, L_00000178d06ec860;  1 drivers
v00000178d07fbf60_0 .net *"_ivl_25", 0 0, L_00000178d0814c30;  1 drivers
v00000178d07fcc80_0 .net *"_ivl_26", 0 0, L_00000178d06ecbe0;  1 drivers
v00000178d07fce60_0 .net *"_ivl_28", 0 0, L_00000178d0815e70;  1 drivers
v00000178d07fc6e0_0 .net *"_ivl_31", 0 0, L_00000178d0814eb0;  1 drivers
v00000178d07fc5a0_0 .net *"_ivl_32", 0 0, L_00000178d0815c40;  1 drivers
v00000178d07fcfa0_0 .net *"_ivl_34", 31 0, L_00000178d0814a50;  1 drivers
v00000178d07fb4c0_0 .net *"_ivl_36", 31 0, L_00000178d0816c00;  1 drivers
v00000178d07fd040_0 .net *"_ivl_38", 31 0, L_00000178d08152a0;  1 drivers
v00000178d07fd180_0 .net *"_ivl_41", 0 0, L_00000178d0814f50;  1 drivers
v00000178d07fb600_0 .net *"_ivl_42", 0 0, L_00000178d0816960;  1 drivers
v00000178d07fbe20_0 .net *"_ivl_45", 0 0, L_00000178d0814af0;  1 drivers
v00000178d07fbc40_0 .net *"_ivl_46", 0 0, L_00000178d0815850;  1 drivers
v00000178d07fd220_0 .net *"_ivl_49", 0 0, L_00000178d080d070;  1 drivers
v00000178d07faac0_0 .net *"_ivl_5", 0 0, L_00000178d0814e10;  1 drivers
v00000178d07fab60_0 .net *"_ivl_50", 0 0, L_00000178d0815d90;  1 drivers
v00000178d07fad40_0 .net *"_ivl_52", 0 0, L_00000178d08161f0;  1 drivers
v00000178d07fbb00_0 .net *"_ivl_54", 31 0, L_00000178d080ea10;  1 drivers
v00000178d07fbce0_0 .net *"_ivl_56", 31 0, L_00000178d08157e0;  1 drivers
v00000178d07fade0_0 .net *"_ivl_58", 31 0, L_00000178d0815cb0;  1 drivers
v00000178d07fafc0_0 .net *"_ivl_6", 0 0, L_00000178d07525d0;  1 drivers
v00000178d07fc320_0 .net *"_ivl_61", 0 0, L_00000178d080f410;  1 drivers
v00000178d07fb060_0 .net *"_ivl_62", 0 0, L_00000178d0815d20;  1 drivers
v00000178d07fb100_0 .net *"_ivl_65", 0 0, L_00000178d080d390;  1 drivers
v00000178d07fb6a0_0 .net *"_ivl_66", 0 0, L_00000178d0815690;  1 drivers
v00000178d07fb240_0 .net *"_ivl_69", 0 0, L_00000178d080d930;  1 drivers
v00000178d07fb2e0_0 .net *"_ivl_70", 0 0, L_00000178d0815ee0;  1 drivers
v00000178d07fb740_0 .net *"_ivl_72", 31 0, L_00000178d080d9d0;  1 drivers
v00000178d07fb7e0_0 .net *"_ivl_74", 31 0, L_00000178d0815bd0;  1 drivers
v00000178d07fb880_0 .net *"_ivl_76", 31 0, L_00000178d0816570;  1 drivers
v00000178d07fb920_0 .net *"_ivl_79", 0 0, L_00000178d080d1b0;  1 drivers
v00000178d07ff0c0_0 .net *"_ivl_8", 0 0, L_00000178d07526b0;  1 drivers
v00000178d07fe300_0 .net *"_ivl_81", 0 0, L_00000178d080d250;  1 drivers
v00000178d07fe6c0_0 .net *"_ivl_82", 0 0, L_00000178d0815a10;  1 drivers
v00000178d07fe8a0_0 .net *"_ivl_84", 0 0, L_00000178d0816180;  1 drivers
v00000178d07ff340_0 .net *"_ivl_87", 0 0, L_00000178d080e470;  1 drivers
v00000178d07fe1c0_0 .net *"_ivl_88", 0 0, L_00000178d0815fc0;  1 drivers
v00000178d07fd2c0_0 .net *"_ivl_90", 0 0, L_00000178d08165e0;  1 drivers
v00000178d07fdfe0_0 .net *"_ivl_92", 31 0, L_00000178d080d6b0;  1 drivers
v00000178d07ff160_0 .net *"_ivl_94", 31 0, L_00000178d0815e00;  1 drivers
v00000178d07fdea0_0 .net "ina", 31 0, L_00000178d080f7d0;  1 drivers
v00000178d07ff8e0_0 .net "inb", 31 0, L_00000178d080da70;  alias, 1 drivers
v00000178d07ff980_0 .net "inc", 31 0, v00000178d07fcdc0_0;  alias, 1 drivers
v00000178d07fd680_0 .net "ind", 31 0, L_00000178d0811df0;  alias, 1 drivers
v00000178d07ffa20_0 .net "ine", 31 0, v00000178d07e21c0_0;  alias, 1 drivers
L_00000178d08300d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000178d07ff020_0 .net "inf", 31 0, L_00000178d08300d0;  1 drivers
L_00000178d0830118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000178d07fe260_0 .net "ing", 31 0, L_00000178d0830118;  1 drivers
L_00000178d0830160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000178d07fde00_0 .net "inh", 31 0, L_00000178d0830160;  1 drivers
v00000178d07fd9a0_0 .net "out", 31 0, L_00000178d0815f50;  alias, 1 drivers
v00000178d07fd360_0 .net "sel", 2 0, L_00000178d080f2d0;  alias, 1 drivers
L_00000178d0814d70 .part L_00000178d080f2d0, 2, 1;
L_00000178d0814e10 .part L_00000178d080f2d0, 1, 1;
L_00000178d08149b0 .part L_00000178d080f2d0, 0, 1;
LS_00000178d0814870_0_0 .concat [ 1 1 1 1], L_00000178d06ec780, L_00000178d06ec780, L_00000178d06ec780, L_00000178d06ec780;
LS_00000178d0814870_0_4 .concat [ 1 1 1 1], L_00000178d06ec780, L_00000178d06ec780, L_00000178d06ec780, L_00000178d06ec780;
LS_00000178d0814870_0_8 .concat [ 1 1 1 1], L_00000178d06ec780, L_00000178d06ec780, L_00000178d06ec780, L_00000178d06ec780;
LS_00000178d0814870_0_12 .concat [ 1 1 1 1], L_00000178d06ec780, L_00000178d06ec780, L_00000178d06ec780, L_00000178d06ec780;
LS_00000178d0814870_0_16 .concat [ 1 1 1 1], L_00000178d06ec780, L_00000178d06ec780, L_00000178d06ec780, L_00000178d06ec780;
LS_00000178d0814870_0_20 .concat [ 1 1 1 1], L_00000178d06ec780, L_00000178d06ec780, L_00000178d06ec780, L_00000178d06ec780;
LS_00000178d0814870_0_24 .concat [ 1 1 1 1], L_00000178d06ec780, L_00000178d06ec780, L_00000178d06ec780, L_00000178d06ec780;
LS_00000178d0814870_0_28 .concat [ 1 1 1 1], L_00000178d06ec780, L_00000178d06ec780, L_00000178d06ec780, L_00000178d06ec780;
LS_00000178d0814870_1_0 .concat [ 4 4 4 4], LS_00000178d0814870_0_0, LS_00000178d0814870_0_4, LS_00000178d0814870_0_8, LS_00000178d0814870_0_12;
LS_00000178d0814870_1_4 .concat [ 4 4 4 4], LS_00000178d0814870_0_16, LS_00000178d0814870_0_20, LS_00000178d0814870_0_24, LS_00000178d0814870_0_28;
L_00000178d0814870 .concat [ 16 16 0 0], LS_00000178d0814870_1_0, LS_00000178d0814870_1_4;
L_00000178d0814b90 .part L_00000178d080f2d0, 2, 1;
L_00000178d0814c30 .part L_00000178d080f2d0, 1, 1;
L_00000178d0814eb0 .part L_00000178d080f2d0, 0, 1;
LS_00000178d0814a50_0_0 .concat [ 1 1 1 1], L_00000178d0815c40, L_00000178d0815c40, L_00000178d0815c40, L_00000178d0815c40;
LS_00000178d0814a50_0_4 .concat [ 1 1 1 1], L_00000178d0815c40, L_00000178d0815c40, L_00000178d0815c40, L_00000178d0815c40;
LS_00000178d0814a50_0_8 .concat [ 1 1 1 1], L_00000178d0815c40, L_00000178d0815c40, L_00000178d0815c40, L_00000178d0815c40;
LS_00000178d0814a50_0_12 .concat [ 1 1 1 1], L_00000178d0815c40, L_00000178d0815c40, L_00000178d0815c40, L_00000178d0815c40;
LS_00000178d0814a50_0_16 .concat [ 1 1 1 1], L_00000178d0815c40, L_00000178d0815c40, L_00000178d0815c40, L_00000178d0815c40;
LS_00000178d0814a50_0_20 .concat [ 1 1 1 1], L_00000178d0815c40, L_00000178d0815c40, L_00000178d0815c40, L_00000178d0815c40;
LS_00000178d0814a50_0_24 .concat [ 1 1 1 1], L_00000178d0815c40, L_00000178d0815c40, L_00000178d0815c40, L_00000178d0815c40;
LS_00000178d0814a50_0_28 .concat [ 1 1 1 1], L_00000178d0815c40, L_00000178d0815c40, L_00000178d0815c40, L_00000178d0815c40;
LS_00000178d0814a50_1_0 .concat [ 4 4 4 4], LS_00000178d0814a50_0_0, LS_00000178d0814a50_0_4, LS_00000178d0814a50_0_8, LS_00000178d0814a50_0_12;
LS_00000178d0814a50_1_4 .concat [ 4 4 4 4], LS_00000178d0814a50_0_16, LS_00000178d0814a50_0_20, LS_00000178d0814a50_0_24, LS_00000178d0814a50_0_28;
L_00000178d0814a50 .concat [ 16 16 0 0], LS_00000178d0814a50_1_0, LS_00000178d0814a50_1_4;
L_00000178d0814f50 .part L_00000178d080f2d0, 2, 1;
L_00000178d0814af0 .part L_00000178d080f2d0, 1, 1;
L_00000178d080d070 .part L_00000178d080f2d0, 0, 1;
LS_00000178d080ea10_0_0 .concat [ 1 1 1 1], L_00000178d08161f0, L_00000178d08161f0, L_00000178d08161f0, L_00000178d08161f0;
LS_00000178d080ea10_0_4 .concat [ 1 1 1 1], L_00000178d08161f0, L_00000178d08161f0, L_00000178d08161f0, L_00000178d08161f0;
LS_00000178d080ea10_0_8 .concat [ 1 1 1 1], L_00000178d08161f0, L_00000178d08161f0, L_00000178d08161f0, L_00000178d08161f0;
LS_00000178d080ea10_0_12 .concat [ 1 1 1 1], L_00000178d08161f0, L_00000178d08161f0, L_00000178d08161f0, L_00000178d08161f0;
LS_00000178d080ea10_0_16 .concat [ 1 1 1 1], L_00000178d08161f0, L_00000178d08161f0, L_00000178d08161f0, L_00000178d08161f0;
LS_00000178d080ea10_0_20 .concat [ 1 1 1 1], L_00000178d08161f0, L_00000178d08161f0, L_00000178d08161f0, L_00000178d08161f0;
LS_00000178d080ea10_0_24 .concat [ 1 1 1 1], L_00000178d08161f0, L_00000178d08161f0, L_00000178d08161f0, L_00000178d08161f0;
LS_00000178d080ea10_0_28 .concat [ 1 1 1 1], L_00000178d08161f0, L_00000178d08161f0, L_00000178d08161f0, L_00000178d08161f0;
LS_00000178d080ea10_1_0 .concat [ 4 4 4 4], LS_00000178d080ea10_0_0, LS_00000178d080ea10_0_4, LS_00000178d080ea10_0_8, LS_00000178d080ea10_0_12;
LS_00000178d080ea10_1_4 .concat [ 4 4 4 4], LS_00000178d080ea10_0_16, LS_00000178d080ea10_0_20, LS_00000178d080ea10_0_24, LS_00000178d080ea10_0_28;
L_00000178d080ea10 .concat [ 16 16 0 0], LS_00000178d080ea10_1_0, LS_00000178d080ea10_1_4;
L_00000178d080f410 .part L_00000178d080f2d0, 2, 1;
L_00000178d080d390 .part L_00000178d080f2d0, 1, 1;
L_00000178d080d930 .part L_00000178d080f2d0, 0, 1;
LS_00000178d080d9d0_0_0 .concat [ 1 1 1 1], L_00000178d0815ee0, L_00000178d0815ee0, L_00000178d0815ee0, L_00000178d0815ee0;
LS_00000178d080d9d0_0_4 .concat [ 1 1 1 1], L_00000178d0815ee0, L_00000178d0815ee0, L_00000178d0815ee0, L_00000178d0815ee0;
LS_00000178d080d9d0_0_8 .concat [ 1 1 1 1], L_00000178d0815ee0, L_00000178d0815ee0, L_00000178d0815ee0, L_00000178d0815ee0;
LS_00000178d080d9d0_0_12 .concat [ 1 1 1 1], L_00000178d0815ee0, L_00000178d0815ee0, L_00000178d0815ee0, L_00000178d0815ee0;
LS_00000178d080d9d0_0_16 .concat [ 1 1 1 1], L_00000178d0815ee0, L_00000178d0815ee0, L_00000178d0815ee0, L_00000178d0815ee0;
LS_00000178d080d9d0_0_20 .concat [ 1 1 1 1], L_00000178d0815ee0, L_00000178d0815ee0, L_00000178d0815ee0, L_00000178d0815ee0;
LS_00000178d080d9d0_0_24 .concat [ 1 1 1 1], L_00000178d0815ee0, L_00000178d0815ee0, L_00000178d0815ee0, L_00000178d0815ee0;
LS_00000178d080d9d0_0_28 .concat [ 1 1 1 1], L_00000178d0815ee0, L_00000178d0815ee0, L_00000178d0815ee0, L_00000178d0815ee0;
LS_00000178d080d9d0_1_0 .concat [ 4 4 4 4], LS_00000178d080d9d0_0_0, LS_00000178d080d9d0_0_4, LS_00000178d080d9d0_0_8, LS_00000178d080d9d0_0_12;
LS_00000178d080d9d0_1_4 .concat [ 4 4 4 4], LS_00000178d080d9d0_0_16, LS_00000178d080d9d0_0_20, LS_00000178d080d9d0_0_24, LS_00000178d080d9d0_0_28;
L_00000178d080d9d0 .concat [ 16 16 0 0], LS_00000178d080d9d0_1_0, LS_00000178d080d9d0_1_4;
L_00000178d080d1b0 .part L_00000178d080f2d0, 2, 1;
L_00000178d080d250 .part L_00000178d080f2d0, 1, 1;
L_00000178d080e470 .part L_00000178d080f2d0, 0, 1;
LS_00000178d080d6b0_0_0 .concat [ 1 1 1 1], L_00000178d08165e0, L_00000178d08165e0, L_00000178d08165e0, L_00000178d08165e0;
LS_00000178d080d6b0_0_4 .concat [ 1 1 1 1], L_00000178d08165e0, L_00000178d08165e0, L_00000178d08165e0, L_00000178d08165e0;
LS_00000178d080d6b0_0_8 .concat [ 1 1 1 1], L_00000178d08165e0, L_00000178d08165e0, L_00000178d08165e0, L_00000178d08165e0;
LS_00000178d080d6b0_0_12 .concat [ 1 1 1 1], L_00000178d08165e0, L_00000178d08165e0, L_00000178d08165e0, L_00000178d08165e0;
LS_00000178d080d6b0_0_16 .concat [ 1 1 1 1], L_00000178d08165e0, L_00000178d08165e0, L_00000178d08165e0, L_00000178d08165e0;
LS_00000178d080d6b0_0_20 .concat [ 1 1 1 1], L_00000178d08165e0, L_00000178d08165e0, L_00000178d08165e0, L_00000178d08165e0;
LS_00000178d080d6b0_0_24 .concat [ 1 1 1 1], L_00000178d08165e0, L_00000178d08165e0, L_00000178d08165e0, L_00000178d08165e0;
LS_00000178d080d6b0_0_28 .concat [ 1 1 1 1], L_00000178d08165e0, L_00000178d08165e0, L_00000178d08165e0, L_00000178d08165e0;
LS_00000178d080d6b0_1_0 .concat [ 4 4 4 4], LS_00000178d080d6b0_0_0, LS_00000178d080d6b0_0_4, LS_00000178d080d6b0_0_8, LS_00000178d080d6b0_0_12;
LS_00000178d080d6b0_1_4 .concat [ 4 4 4 4], LS_00000178d080d6b0_0_16, LS_00000178d080d6b0_0_20, LS_00000178d080d6b0_0_24, LS_00000178d080d6b0_0_28;
L_00000178d080d6b0 .concat [ 16 16 0 0], LS_00000178d080d6b0_1_0, LS_00000178d080d6b0_1_4;
S_00000178d07e11e0 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_00000178d078cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v00000178d07fd540_0 .net "Write_Data", 31 0, v00000178d07d1e40_0;  alias, 1 drivers
v00000178d07fe9e0_0 .net "addr", 31 0, v00000178d07d41e0_0;  alias, 1 drivers
v00000178d07ff3e0_0 .net "clk", 0 0, L_00000178d0750c70;  alias, 1 drivers
v00000178d07fea80_0 .net "mem_out", 31 0, v00000178d07ff200_0;  alias, 1 drivers
v00000178d07fdc20_0 .net "mem_read", 0 0, v00000178d07d2f20_0;  alias, 1 drivers
v00000178d07fd5e0_0 .net "mem_write", 0 0, v00000178d07d4280_0;  alias, 1 drivers
S_00000178d07e00b0 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_00000178d07e11e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v00000178d07fe080 .array "DataMem", 1023 0, 31 0;
v00000178d07fe440_0 .net "Data_In", 31 0, v00000178d07d1e40_0;  alias, 1 drivers
v00000178d07ff200_0 .var "Data_Out", 31 0;
v00000178d07fe940_0 .net "Write_en", 0 0, v00000178d07d4280_0;  alias, 1 drivers
v00000178d07fd4a0_0 .net "addr", 31 0, v00000178d07d41e0_0;  alias, 1 drivers
v00000178d07fe120_0 .net "clk", 0 0, L_00000178d0750c70;  alias, 1 drivers
v00000178d07fdb80_0 .var/i "i", 31 0;
S_00000178d07e0560 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_00000178d078cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_00000178d0804a80 .param/l "add" 0 9 6, C4<000000100000>;
P_00000178d0804ab8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000178d0804af0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000178d0804b28 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000178d0804b60 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000178d0804b98 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000178d0804bd0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000178d0804c08 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000178d0804c40 .param/l "j" 0 9 19, C4<000010000000>;
P_00000178d0804c78 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000178d0804cb0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000178d0804ce8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000178d0804d20 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000178d0804d58 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000178d0804d90 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000178d0804dc8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000178d0804e00 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000178d0804e38 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000178d0804e70 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000178d0804ea8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000178d0804ee0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000178d0804f18 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000178d0804f50 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000178d0804f88 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000178d0804fc0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000178d07ff2a0_0 .net "MEM_ALU_OUT", 31 0, v00000178d07d41e0_0;  alias, 1 drivers
v00000178d07fd720_0 .net "MEM_Data_mem_out", 31 0, v00000178d07ff200_0;  alias, 1 drivers
v00000178d07fe580_0 .net "MEM_memread", 0 0, v00000178d07d2f20_0;  alias, 1 drivers
v00000178d07fe4e0_0 .net "MEM_opcode", 11 0, v00000178d07d39c0_0;  alias, 1 drivers
v00000178d07fdcc0_0 .net "MEM_rd_ind", 4 0, v00000178d07d2700_0;  alias, 1 drivers
v00000178d07febc0_0 .net "MEM_rd_indzero", 0 0, v00000178d07d4140_0;  alias, 1 drivers
v00000178d07ff480_0 .net "MEM_regwrite", 0 0, v00000178d07d3ce0_0;  alias, 1 drivers
v00000178d07fe620_0 .var "WB_ALU_OUT", 31 0;
v00000178d07feb20_0 .var "WB_Data_mem_out", 31 0;
v00000178d07fe760_0 .var "WB_memread", 0 0;
v00000178d07fe800_0 .var "WB_rd_ind", 4 0;
v00000178d07fd7c0_0 .var "WB_rd_indzero", 0 0;
v00000178d07fd860_0 .var "WB_regwrite", 0 0;
v00000178d07ff7a0_0 .net "clk", 0 0, L_00000178d087bb60;  1 drivers
v00000178d07feda0_0 .var "hlt", 0 0;
v00000178d07fee40_0 .net "rst", 0 0, v00000178d08131f0_0;  alias, 1 drivers
E_00000178d07693c0 .event posedge, v00000178d07d3b00_0, v00000178d07ff7a0_0;
S_00000178d07e06f0 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_00000178d078cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_00000178d087bd90 .functor AND 32, v00000178d07feb20_0, L_00000178d0882a90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000178d087be00 .functor NOT 1, v00000178d07fe760_0, C4<0>, C4<0>, C4<0>;
L_00000178d087bbd0 .functor AND 32, v00000178d07fe620_0, L_00000178d0882950, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000178d087bcb0 .functor OR 32, L_00000178d087bd90, L_00000178d087bbd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000178d07ff520_0 .net "Write_Data_RegFile", 31 0, L_00000178d087bcb0;  alias, 1 drivers
v00000178d07fd900_0 .net *"_ivl_0", 31 0, L_00000178d0882a90;  1 drivers
v00000178d07ff5c0_0 .net *"_ivl_2", 31 0, L_00000178d087bd90;  1 drivers
v00000178d07fef80_0 .net *"_ivl_4", 0 0, L_00000178d087be00;  1 drivers
v00000178d07fda40_0 .net *"_ivl_6", 31 0, L_00000178d0882950;  1 drivers
v00000178d0800d80_0 .net *"_ivl_8", 31 0, L_00000178d087bbd0;  1 drivers
v00000178d08010a0_0 .net "alu_out", 31 0, v00000178d07fe620_0;  alias, 1 drivers
v00000178d0801a00_0 .net "mem_out", 31 0, v00000178d07feb20_0;  alias, 1 drivers
v00000178d07ffde0_0 .net "mem_read", 0 0, v00000178d07fe760_0;  alias, 1 drivers
LS_00000178d0882a90_0_0 .concat [ 1 1 1 1], v00000178d07fe760_0, v00000178d07fe760_0, v00000178d07fe760_0, v00000178d07fe760_0;
LS_00000178d0882a90_0_4 .concat [ 1 1 1 1], v00000178d07fe760_0, v00000178d07fe760_0, v00000178d07fe760_0, v00000178d07fe760_0;
LS_00000178d0882a90_0_8 .concat [ 1 1 1 1], v00000178d07fe760_0, v00000178d07fe760_0, v00000178d07fe760_0, v00000178d07fe760_0;
LS_00000178d0882a90_0_12 .concat [ 1 1 1 1], v00000178d07fe760_0, v00000178d07fe760_0, v00000178d07fe760_0, v00000178d07fe760_0;
LS_00000178d0882a90_0_16 .concat [ 1 1 1 1], v00000178d07fe760_0, v00000178d07fe760_0, v00000178d07fe760_0, v00000178d07fe760_0;
LS_00000178d0882a90_0_20 .concat [ 1 1 1 1], v00000178d07fe760_0, v00000178d07fe760_0, v00000178d07fe760_0, v00000178d07fe760_0;
LS_00000178d0882a90_0_24 .concat [ 1 1 1 1], v00000178d07fe760_0, v00000178d07fe760_0, v00000178d07fe760_0, v00000178d07fe760_0;
LS_00000178d0882a90_0_28 .concat [ 1 1 1 1], v00000178d07fe760_0, v00000178d07fe760_0, v00000178d07fe760_0, v00000178d07fe760_0;
LS_00000178d0882a90_1_0 .concat [ 4 4 4 4], LS_00000178d0882a90_0_0, LS_00000178d0882a90_0_4, LS_00000178d0882a90_0_8, LS_00000178d0882a90_0_12;
LS_00000178d0882a90_1_4 .concat [ 4 4 4 4], LS_00000178d0882a90_0_16, LS_00000178d0882a90_0_20, LS_00000178d0882a90_0_24, LS_00000178d0882a90_0_28;
L_00000178d0882a90 .concat [ 16 16 0 0], LS_00000178d0882a90_1_0, LS_00000178d0882a90_1_4;
LS_00000178d0882950_0_0 .concat [ 1 1 1 1], L_00000178d087be00, L_00000178d087be00, L_00000178d087be00, L_00000178d087be00;
LS_00000178d0882950_0_4 .concat [ 1 1 1 1], L_00000178d087be00, L_00000178d087be00, L_00000178d087be00, L_00000178d087be00;
LS_00000178d0882950_0_8 .concat [ 1 1 1 1], L_00000178d087be00, L_00000178d087be00, L_00000178d087be00, L_00000178d087be00;
LS_00000178d0882950_0_12 .concat [ 1 1 1 1], L_00000178d087be00, L_00000178d087be00, L_00000178d087be00, L_00000178d087be00;
LS_00000178d0882950_0_16 .concat [ 1 1 1 1], L_00000178d087be00, L_00000178d087be00, L_00000178d087be00, L_00000178d087be00;
LS_00000178d0882950_0_20 .concat [ 1 1 1 1], L_00000178d087be00, L_00000178d087be00, L_00000178d087be00, L_00000178d087be00;
LS_00000178d0882950_0_24 .concat [ 1 1 1 1], L_00000178d087be00, L_00000178d087be00, L_00000178d087be00, L_00000178d087be00;
LS_00000178d0882950_0_28 .concat [ 1 1 1 1], L_00000178d087be00, L_00000178d087be00, L_00000178d087be00, L_00000178d087be00;
LS_00000178d0882950_1_0 .concat [ 4 4 4 4], LS_00000178d0882950_0_0, LS_00000178d0882950_0_4, LS_00000178d0882950_0_8, LS_00000178d0882950_0_12;
LS_00000178d0882950_1_4 .concat [ 4 4 4 4], LS_00000178d0882950_0_16, LS_00000178d0882950_0_20, LS_00000178d0882950_0_24, LS_00000178d0882950_0_28;
L_00000178d0882950 .concat [ 16 16 0 0], LS_00000178d0882950_1_0, LS_00000178d0882950_1_4;
    .scope S_00000178d07e1500;
T_0 ;
    %wait E_00000178d0768fc0;
    %load/vec4 v00000178d07fc3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000178d07fcdc0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000178d07fc500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000178d07fb420_0;
    %assign/vec4 v00000178d07fcdc0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000178d07e0240;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000178d07faf20_0, 0, 32;
T_1.0 ;
    %load/vec4 v00000178d07faf20_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000178d07faf20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000178d07fc8c0, 0, 4;
    %load/vec4 v00000178d07faf20_0;
    %addi 1, 0, 32;
    %store/vec4 v00000178d07faf20_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000178d07fc8c0, 0, 4;
    %pushi/vec4 537067530, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000178d07fc8c0, 0, 4;
    %pushi/vec4 807337984, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000178d07fc8c0, 0, 4;
    %pushi/vec4 260128, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000178d07fc8c0, 0, 4;
    %pushi/vec4 137248, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000178d07fc8c0, 0, 4;
    %pushi/vec4 2035744, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000178d07fc8c0, 0, 4;
    %pushi/vec4 2885812225, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000178d07fc8c0, 0, 4;
    %pushi/vec4 2885877762, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000178d07fc8c0, 0, 4;
    %pushi/vec4 537133071, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000178d07fc8c0, 0, 4;
    %pushi/vec4 537198612, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000178d07fc8c0, 0, 4;
    %pushi/vec4 8726560, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000178d07fc8c0, 0, 4;
    %pushi/vec4 10756130, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000178d07fc8c0, 0, 4;
    %pushi/vec4 10758178, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000178d07fc8c0, 0, 4;
    %pushi/vec4 2885943299, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000178d07fc8c0, 0, 4;
    %pushi/vec4 2886008836, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000178d07fc8c0, 0, 4;
    %pushi/vec4 537264153, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000178d07fc8c0, 0, 4;
    %pushi/vec4 537329694, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000178d07fc8c0, 0, 4;
    %pushi/vec4 13053990, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000178d07fc8c0, 0, 4;
    %pushi/vec4 13056038, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000178d07fc8c0, 0, 4;
    %pushi/vec4 13053990, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000178d07fc8c0, 0, 4;
    %pushi/vec4 2886074373, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000178d07fc8c0, 0, 4;
    %pushi/vec4 2886139910, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000178d07fc8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000178d07fc8c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000178d07fc8c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000178d07fc8c0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000178d07fc8c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000178d07fc8c0, 0, 4;
    %end;
    .thread T_1;
    .scope S_00000178d07e1050;
T_2 ;
    %wait E_00000178d0769080;
    %load/vec4 v00000178d07fbba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v00000178d07e79f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000178d07e7950_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000178d07fcd20_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000178d07fcaa0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000178d07fca00_0, 0;
    %assign/vec4 v00000178d07fc820_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000178d07fb560_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v00000178d07fd0e0_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v00000178d07e79f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000178d07e7950_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000178d07fcd20_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000178d07fcaa0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000178d07fca00_0, 0;
    %assign/vec4 v00000178d07fc820_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00000178d07fb560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v00000178d07fae80_0;
    %assign/vec4 v00000178d07e7950_0, 0;
    %load/vec4 v00000178d07fc0a0_0;
    %assign/vec4 v00000178d07e79f0_0, 0;
    %load/vec4 v00000178d07fae80_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000178d07fcaa0_0, 0;
    %load/vec4 v00000178d07fae80_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000178d07fc820_0, 4, 5;
    %load/vec4 v00000178d07fae80_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v00000178d07fae80_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000178d07fc820_0, 4, 5;
    %load/vec4 v00000178d07fae80_0;
    %parti/s 6, 26, 6;
    %load/vec4 v00000178d07fae80_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000178d07fae80_0;
    %parti/s 6, 26, 6;
    %load/vec4 v00000178d07fae80_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v00000178d07fae80_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v00000178d07fae80_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v00000178d07fca00_0, 0;
    %load/vec4 v00000178d07fae80_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v00000178d07fae80_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v00000178d07fcd20_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v00000178d07fae80_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v00000178d07fcd20_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v00000178d07fae80_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000178d07fcd20_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000178d07e03d0;
T_3 ;
    %wait E_00000178d0768fc0;
    %load/vec4 v00000178d07ee2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000178d07eddf0_0, 0, 32;
T_3.2 ;
    %load/vec4 v00000178d07eddf0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000178d07eddf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000178d07ee110, 0, 4;
    %load/vec4 v00000178d07eddf0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000178d07eddf0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000178d07edcb0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v00000178d07edc10_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v00000178d07ee070_0;
    %load/vec4 v00000178d07edcb0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000178d07ee110, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000178d07ee110, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000178d07e03d0;
T_4 ;
    %wait E_00000178d0768a80;
    %load/vec4 v00000178d07edcb0_0;
    %load/vec4 v00000178d07ee1b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v00000178d07edcb0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v00000178d07edc10_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000178d07ee070_0;
    %assign/vec4 v00000178d07edfd0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000178d07ee1b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000178d07ee110, 4;
    %assign/vec4 v00000178d07edfd0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000178d07e03d0;
T_5 ;
    %wait E_00000178d0768a80;
    %load/vec4 v00000178d07edcb0_0;
    %load/vec4 v00000178d07edd50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v00000178d07edcb0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v00000178d07edc10_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000178d07ee070_0;
    %assign/vec4 v00000178d07ede90_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000178d07edd50_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000178d07ee110, 4;
    %assign/vec4 v00000178d07ede90_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000178d07e03d0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_00000178d07dfd90;
    %jmp t_0;
    .scope S_00000178d07dfd90;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000178d07edf30_0, 0, 32;
T_6.0 ;
    %load/vec4 v00000178d07edf30_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v00000178d07edf30_0;
    %ix/getv/s 4, v00000178d07edf30_0;
    %load/vec4a v00000178d07ee110, 4;
    %ix/getv/s 4, v00000178d07edf30_0;
    %load/vec4a v00000178d07ee110, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000178d07edf30_0;
    %addi 1, 0, 32;
    %store/vec4 v00000178d07edf30_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_00000178d07e03d0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_00000178d07dfc00;
T_7 ;
    %wait E_00000178d0768c00;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000178d07ed0d0_0, 0, 32;
    %load/vec4 v00000178d07ed850_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000178d07ed850_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000178d07ed7b0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000178d07ed0d0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000178d07ed850_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000178d07ed850_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000178d07ed850_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000178d07ed7b0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000178d07ed0d0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v00000178d07ed7b0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v00000178d07ed7b0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000178d07ed0d0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000178d07df8e0;
T_8 ;
    %wait E_00000178d0768fc0;
    %load/vec4 v00000178d07eab50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000178d07ea330_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000178d07ea010_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000178d07ea010_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v00000178d07ea330_0;
    %load/vec4 v00000178d07e97f0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000178d07ea330_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000178d07ea330_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000178d07ea330_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000178d07ea330_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000178d07ea330_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000178d07ea330_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000178d07df8e0;
T_9 ;
    %wait E_00000178d0768fc0;
    %load/vec4 v00000178d07eab50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000178d07eae70_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000178d07ea790_0;
    %assign/vec4 v00000178d07eae70_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000178d07e0a10;
T_10 ;
    %wait E_00000178d0768a40;
    %load/vec4 v00000178d07ec590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000178d07ebeb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000178d07ec4f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000178d07ebaf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000178d07e94d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000178d07e9b10_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000178d07e8df0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v00000178d07e8e90_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v00000178d07e9d90_0;
    %load/vec4 v00000178d07e9a70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v00000178d07e9ed0_0;
    %load/vec4 v00000178d07e9a70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v00000178d07e92f0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v00000178d07e9430_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v00000178d07e9d90_0;
    %load/vec4 v00000178d07e9390_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v00000178d07e9ed0_0;
    %load/vec4 v00000178d07e9390_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000178d07ebeb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000178d07ec4f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000178d07ebaf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000178d07e94d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000178d07e9b10_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v00000178d07e9cf0_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000178d07ebeb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000178d07ec4f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000178d07ebaf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000178d07e94d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000178d07e9b10_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000178d07ebeb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000178d07ec4f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000178d07ebaf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000178d07e94d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000178d07e9b10_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000178d07dff20;
T_11 ;
    %wait E_00000178d0768b80;
    %load/vec4 v00000178d07e3200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000178d07e44c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000178d07e4ce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000178d07e50a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000178d07e4d80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000178d07e49c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000178d07e4a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000178d07e4100_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000178d07e5500_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000178d07e51e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000178d07e41a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000178d07e5280_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000178d07e5460_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000178d07e4600_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000178d07e5640_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000178d07e4b00_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000178d07e53c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000178d07e46a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000178d07e56e0_0, 0;
    %assign/vec4 v00000178d07e5320_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000178d07e24e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v00000178d07e2da0_0;
    %assign/vec4 v00000178d07e5320_0, 0;
    %load/vec4 v00000178d07e2760_0;
    %assign/vec4 v00000178d07e56e0_0, 0;
    %load/vec4 v00000178d07e2620_0;
    %assign/vec4 v00000178d07e46a0_0, 0;
    %load/vec4 v00000178d07e1cc0_0;
    %assign/vec4 v00000178d07e53c0_0, 0;
    %load/vec4 v00000178d07e26c0_0;
    %assign/vec4 v00000178d07e4b00_0, 0;
    %load/vec4 v00000178d07e1fe0_0;
    %assign/vec4 v00000178d07e5640_0, 0;
    %load/vec4 v00000178d07e2e40_0;
    %assign/vec4 v00000178d07e4600_0, 0;
    %load/vec4 v00000178d07e29e0_0;
    %assign/vec4 v00000178d07e5460_0, 0;
    %load/vec4 v00000178d07e3fc0_0;
    %assign/vec4 v00000178d07e5280_0, 0;
    %load/vec4 v00000178d07e1900_0;
    %assign/vec4 v00000178d07e41a0_0, 0;
    %load/vec4 v00000178d07e3700_0;
    %assign/vec4 v00000178d07e51e0_0, 0;
    %load/vec4 v00000178d07e3f20_0;
    %assign/vec4 v00000178d07e5500_0, 0;
    %load/vec4 v00000178d07e2580_0;
    %assign/vec4 v00000178d07e4100_0, 0;
    %load/vec4 v00000178d07e2d00_0;
    %assign/vec4 v00000178d07e4a60_0, 0;
    %load/vec4 v00000178d07e2120_0;
    %assign/vec4 v00000178d07e49c0_0, 0;
    %load/vec4 v00000178d07e3980_0;
    %assign/vec4 v00000178d07e4d80_0, 0;
    %load/vec4 v00000178d07e30c0_0;
    %assign/vec4 v00000178d07e50a0_0, 0;
    %load/vec4 v00000178d07e2940_0;
    %assign/vec4 v00000178d07e4ce0_0, 0;
    %load/vec4 v00000178d07e2ee0_0;
    %assign/vec4 v00000178d07e44c0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000178d07e44c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000178d07e4ce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000178d07e50a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000178d07e4d80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000178d07e49c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000178d07e4a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000178d07e4100_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000178d07e5500_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000178d07e51e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000178d07e41a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000178d07e5280_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000178d07e5460_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000178d07e4600_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000178d07e5640_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000178d07e4b00_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000178d07e53c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000178d07e46a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000178d07e56e0_0, 0;
    %assign/vec4 v00000178d07e5320_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000178d07e0ba0;
T_12 ;
    %wait E_00000178d0769540;
    %load/vec4 v00000178d07ea510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v00000178d07e2080_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000178d07e21c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000178d07e1d60_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000178d07e35c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000178d07e3e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000178d07e2bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000178d07e38e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000178d07e2260_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000178d07e2440_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000178d07e23a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000178d07e3340_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000178d07e3b60_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000178d07e3de0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000178d07e3c00_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000178d07e1e00_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000178d07e3660_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000178d07e3d40_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000178d07e3ca0_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000178d07e33e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000178d07e2f80_0, 0;
    %assign/vec4 v00000178d07e3840_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000178d07ea290_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v00000178d07e2800_0;
    %assign/vec4 v00000178d07e3840_0, 0;
    %load/vec4 v00000178d07e1f40_0;
    %assign/vec4 v00000178d07e2f80_0, 0;
    %load/vec4 v00000178d07e1ea0_0;
    %assign/vec4 v00000178d07e33e0_0, 0;
    %load/vec4 v00000178d07e1b80_0;
    %assign/vec4 v00000178d07e3ca0_0, 0;
    %load/vec4 v00000178d07e37a0_0;
    %assign/vec4 v00000178d07e3d40_0, 0;
    %load/vec4 v00000178d07e1a40_0;
    %assign/vec4 v00000178d07e3660_0, 0;
    %load/vec4 v00000178d07e28a0_0;
    %assign/vec4 v00000178d07e1e00_0, 0;
    %load/vec4 v00000178d07e2b20_0;
    %assign/vec4 v00000178d07e3c00_0, 0;
    %load/vec4 v00000178d07e3520_0;
    %assign/vec4 v00000178d07e3de0_0, 0;
    %load/vec4 v00000178d07e1ae0_0;
    %assign/vec4 v00000178d07e3b60_0, 0;
    %load/vec4 v00000178d07e2300_0;
    %assign/vec4 v00000178d07e3340_0, 0;
    %load/vec4 v00000178d07e3160_0;
    %assign/vec4 v00000178d07e23a0_0, 0;
    %load/vec4 v00000178d07e3480_0;
    %assign/vec4 v00000178d07e2440_0, 0;
    %load/vec4 v00000178d07e1c20_0;
    %assign/vec4 v00000178d07e2260_0, 0;
    %load/vec4 v00000178d07e3ac0_0;
    %assign/vec4 v00000178d07e38e0_0, 0;
    %load/vec4 v00000178d07e2a80_0;
    %assign/vec4 v00000178d07e2bc0_0, 0;
    %load/vec4 v00000178d07e2c60_0;
    %assign/vec4 v00000178d07e3e80_0, 0;
    %load/vec4 v00000178d07e19a0_0;
    %assign/vec4 v00000178d07e35c0_0, 0;
    %load/vec4 v00000178d07e4060_0;
    %assign/vec4 v00000178d07e1d60_0, 0;
    %load/vec4 v00000178d07e3a20_0;
    %assign/vec4 v00000178d07e21c0_0, 0;
    %load/vec4 v00000178d07e32a0_0;
    %assign/vec4 v00000178d07e2080_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v00000178d07e2080_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000178d07e21c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000178d07e1d60_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000178d07e35c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000178d07e3e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000178d07e2bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000178d07e38e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000178d07e2260_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000178d07e2440_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000178d07e23a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000178d07e3340_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000178d07e3b60_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000178d07e3de0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000178d07e3c00_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000178d07e1e00_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000178d07e3660_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000178d07e3d40_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000178d07e3ca0_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000178d07e33e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000178d07e2f80_0, 0;
    %assign/vec4 v00000178d07e3840_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000178d05dda30;
T_13 ;
    %wait E_00000178d0768840;
    %load/vec4 v00000178d07d5d10_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000178d07d81f0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000178d07d81f0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000178d07d81f0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000178d07d81f0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000178d07d81f0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000178d07d81f0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000178d07d81f0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000178d07d81f0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000178d07d81f0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000178d07d81f0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000178d07d81f0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000178d07d81f0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000178d07d81f0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000178d07d81f0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000178d07d81f0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000178d07d81f0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000178d07d81f0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000178d07d81f0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000178d07d81f0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000178d07d81f0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000178d07d81f0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000178d07d81f0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000178d05dd8a0;
T_14 ;
    %wait E_00000178d0768900;
    %load/vec4 v00000178d07d6ad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v00000178d07d5c70_0;
    %pad/u 33;
    %load/vec4 v00000178d07d7b10_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v00000178d07d7bb0_0, 0;
    %assign/vec4 v00000178d07d7110_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v00000178d07d5c70_0;
    %pad/u 33;
    %load/vec4 v00000178d07d7b10_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v00000178d07d7bb0_0, 0;
    %assign/vec4 v00000178d07d7110_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v00000178d07d5c70_0;
    %pad/u 33;
    %load/vec4 v00000178d07d7b10_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v00000178d07d7bb0_0, 0;
    %assign/vec4 v00000178d07d7110_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v00000178d07d5c70_0;
    %pad/u 33;
    %load/vec4 v00000178d07d7b10_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v00000178d07d7bb0_0, 0;
    %assign/vec4 v00000178d07d7110_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v00000178d07d5c70_0;
    %pad/u 33;
    %load/vec4 v00000178d07d7b10_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v00000178d07d7bb0_0, 0;
    %assign/vec4 v00000178d07d7110_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v00000178d07d5c70_0;
    %pad/u 33;
    %load/vec4 v00000178d07d7b10_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v00000178d07d7bb0_0, 0;
    %assign/vec4 v00000178d07d7110_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v00000178d07d7b10_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v00000178d07d7110_0;
    %load/vec4 v00000178d07d7b10_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000178d07d5c70_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v00000178d07d7b10_0;
    %sub;
    %part/u 1;
    %load/vec4 v00000178d07d7b10_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v00000178d07d7110_0, 0;
    %load/vec4 v00000178d07d5c70_0;
    %ix/getv 4, v00000178d07d7b10_0;
    %shiftl 4;
    %assign/vec4 v00000178d07d7bb0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v00000178d07d7b10_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v00000178d07d7110_0;
    %load/vec4 v00000178d07d7b10_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000178d07d5c70_0;
    %load/vec4 v00000178d07d7b10_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v00000178d07d7b10_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v00000178d07d7110_0, 0;
    %load/vec4 v00000178d07d5c70_0;
    %ix/getv 4, v00000178d07d7b10_0;
    %shiftr 4;
    %assign/vec4 v00000178d07d7bb0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000178d07d7110_0, 0;
    %load/vec4 v00000178d07d5c70_0;
    %load/vec4 v00000178d07d7b10_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v00000178d07d7bb0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000178d07d7110_0, 0;
    %load/vec4 v00000178d07d7b10_0;
    %load/vec4 v00000178d07d5c70_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v00000178d07d7bb0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000178d05269c0;
T_15 ;
    %wait E_00000178d0768100;
    %load/vec4 v00000178d07d3b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v00000178d07d4140_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000178d07d3ce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000178d07d4280_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000178d07d2f20_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000178d07d39c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000178d07d2700_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000178d07d1e40_0, 0;
    %assign/vec4 v00000178d07d41e0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000178d06f4f00_0;
    %assign/vec4 v00000178d07d41e0_0, 0;
    %load/vec4 v00000178d07d3880_0;
    %assign/vec4 v00000178d07d1e40_0, 0;
    %load/vec4 v00000178d07d25c0_0;
    %assign/vec4 v00000178d07d2700_0, 0;
    %load/vec4 v00000178d06df420_0;
    %assign/vec4 v00000178d07d39c0_0, 0;
    %load/vec4 v00000178d06f4780_0;
    %assign/vec4 v00000178d07d2f20_0, 0;
    %load/vec4 v00000178d06df240_0;
    %assign/vec4 v00000178d07d4280_0, 0;
    %load/vec4 v00000178d07d2a20_0;
    %assign/vec4 v00000178d07d3ce0_0, 0;
    %load/vec4 v00000178d07d2020_0;
    %assign/vec4 v00000178d07d4140_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000178d07e00b0;
T_16 ;
    %wait E_00000178d0768a80;
    %load/vec4 v00000178d07fe940_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v00000178d07fe440_0;
    %load/vec4 v00000178d07fd4a0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000178d07fe080, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000178d07e00b0;
T_17 ;
    %wait E_00000178d0768a80;
    %load/vec4 v00000178d07fd4a0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000178d07fe080, 4;
    %assign/vec4 v00000178d07ff200_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_00000178d07e00b0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000178d07fdb80_0, 0, 32;
T_18.0 ;
    %load/vec4 v00000178d07fdb80_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000178d07fdb80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000178d07fe080, 0, 4;
    %load/vec4 v00000178d07fdb80_0;
    %addi 1, 0, 32;
    %store/vec4 v00000178d07fdb80_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_00000178d07e00b0;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000178d07fdb80_0, 0, 32;
T_19.0 ;
    %load/vec4 v00000178d07fdb80_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v00000178d07fdb80_0;
    %load/vec4a v00000178d07fe080, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v00000178d07fdb80_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000178d07fdb80_0;
    %addi 1, 0, 32;
    %store/vec4 v00000178d07fdb80_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_00000178d07e0560;
T_20 ;
    %wait E_00000178d07693c0;
    %load/vec4 v00000178d07fee40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v00000178d07fd7c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000178d07feda0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000178d07fd860_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000178d07fe760_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000178d07fe800_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000178d07feb20_0, 0;
    %assign/vec4 v00000178d07fe620_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v00000178d07ff2a0_0;
    %assign/vec4 v00000178d07fe620_0, 0;
    %load/vec4 v00000178d07fd720_0;
    %assign/vec4 v00000178d07feb20_0, 0;
    %load/vec4 v00000178d07fe580_0;
    %assign/vec4 v00000178d07fe760_0, 0;
    %load/vec4 v00000178d07fdcc0_0;
    %assign/vec4 v00000178d07fe800_0, 0;
    %load/vec4 v00000178d07ff480_0;
    %assign/vec4 v00000178d07fd860_0, 0;
    %load/vec4 v00000178d07febc0_0;
    %assign/vec4 v00000178d07fd7c0_0, 0;
    %load/vec4 v00000178d07fe4e0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v00000178d07feda0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_00000178d078cea0;
T_21 ;
    %wait E_00000178d0768800;
    %load/vec4 v00000178d08130b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000178d08140f0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000178d08140f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000178d08140f0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_00000178d05a9f50;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d08127f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d08131f0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_00000178d05a9f50;
T_23 ;
    %delay 1, 0;
    %load/vec4 v00000178d08127f0_0;
    %inv;
    %assign/vec4 v00000178d08127f0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_00000178d05a9f50;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./Swapping/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000178d08131f0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000178d08131f0_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v00000178d08145f0_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
