{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764853025226 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764853025226 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 04 09:57:05 2025 " "Processing started: Thu Dec 04 09:57:05 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764853025226 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764853025226 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off detector_sequencia_top -c detector_sequencia_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off detector_sequencia_top -c detector_sequencia_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764853025226 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764853025697 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764853025697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detector_sequencia_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file detector_sequencia_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 detector_sequencia_top-arch " "Found design unit 1: detector_sequencia_top-arch" {  } { { "detector_sequencia_top.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Lab_07/Quartus/detector_sequencia_top.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764853035408 ""} { "Info" "ISGN_ENTITY_NAME" "1 detector_sequencia_top " "Found entity 1: detector_sequencia_top" {  } { { "detector_sequencia_top.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Lab_07/Quartus/detector_sequencia_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764853035408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764853035408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "det_seq_100010.vhd 2 1 " "Found 2 design units, including 1 entities, in source file det_seq_100010.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 det_seq_100010-detetor " "Found design unit 1: det_seq_100010-detetor" {  } { { "det_seq_100010.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Lab_07/Quartus/det_seq_100010.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764853035410 ""} { "Info" "ISGN_ENTITY_NAME" "1 det_seq_100010 " "Found entity 1: det_seq_100010" {  } { { "det_seq_100010.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Lab_07/Quartus/det_seq_100010.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764853035410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764853035410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_7seg-arch " "Found design unit 1: dec_7seg-arch" {  } { { "dec_7seg.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Lab_07/Quartus/dec_7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764853035412 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_7seg " "Found entity 1: dec_7seg" {  } { { "dec_7seg.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Lab_07/Quartus/dec_7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764853035412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764853035412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce_v1-logic " "Found design unit 1: debounce_v1-logic" {  } { { "debounce_v1.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Lab_07/Quartus/debounce_v1.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764853035416 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce_v1 " "Found entity 1: debounce_v1" {  } { { "debounce_v1.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Lab_07/Quartus/debounce_v1.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764853035416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764853035416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chained_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file chained_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 chained_divider-behavioral " "Found design unit 1: chained_divider-behavioral" {  } { { "chained_divider.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Lab_07/Quartus/chained_divider.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764853035418 ""} { "Info" "ISGN_ENTITY_NAME" "1 chained_divider " "Found entity 1: chained_divider" {  } { { "chained_divider.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Lab_07/Quartus/chained_divider.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764853035418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764853035418 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "detector_sequencia_top " "Elaborating entity \"detector_sequencia_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764853035456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chained_divider chained_divider:U1_DIV " "Elaborating entity \"chained_divider\" for hierarchy \"chained_divider:U1_DIV\"" {  } { { "detector_sequencia_top.vhd" "U1_DIV" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Lab_07/Quartus/detector_sequencia_top.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764853035458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_v1 debounce_v1:U2_DEB_RST " "Elaborating entity \"debounce_v1\" for hierarchy \"debounce_v1:U2_DEB_RST\"" {  } { { "detector_sequencia_top.vhd" "U2_DEB_RST" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Lab_07/Quartus/detector_sequencia_top.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764853035460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "det_seq_100010 det_seq_100010:U3_DETECTOR " "Elaborating entity \"det_seq_100010\" for hierarchy \"det_seq_100010:U3_DETECTOR\"" {  } { { "detector_sequencia_top.vhd" "U3_DETECTOR" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Lab_07/Quartus/detector_sequencia_top.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764853035460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_7seg dec_7seg:U4_DEC_ESTADO " "Elaborating entity \"dec_7seg\" for hierarchy \"dec_7seg:U4_DEC_ESTADO\"" {  } { { "detector_sequencia_top.vhd" "U4_DEC_ESTADO" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Lab_07/Quartus/detector_sequencia_top.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764853035462 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY_RESULT\[1\] VCC " "Pin \"DISPLAY_RESULT\[1\]\" is stuck at VCC" {  } { { "detector_sequencia_top.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Lab_07/Quartus/detector_sequencia_top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764853035688 "|detector_sequencia_top|DISPLAY_RESULT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY_RESULT\[2\] VCC " "Pin \"DISPLAY_RESULT\[2\]\" is stuck at VCC" {  } { { "detector_sequencia_top.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Lab_07/Quartus/detector_sequencia_top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764853035688 "|detector_sequencia_top|DISPLAY_RESULT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DISPLAY_RESULT\[6\] GND " "Pin \"DISPLAY_RESULT\[6\]\" is stuck at GND" {  } { { "detector_sequencia_top.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Lab_07/Quartus/detector_sequencia_top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764853035688 "|detector_sequencia_top|DISPLAY_RESULT[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1764853035688 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "87 " "Implemented 87 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1764853035707 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1764853035707 ""} { "Info" "ICUT_CUT_TM_LCELLS" "70 " "Implemented 70 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1764853035707 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1764853035707 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764853035754 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 04 09:57:15 2025 " "Processing ended: Thu Dec 04 09:57:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764853035754 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764853035754 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764853035754 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764853035754 ""}
