Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Nov 30 14:37:57 2023
| Host         : DESKTOP-LFUI70J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     18          
TIMING-18  Warning           Missing input or output delay   14          
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (346)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (5)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (346)
--------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: DBBL/u1/slow_clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DBBR/u1/slow_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: G1/current_mode_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: G1/current_mode_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[12]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[13]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[14]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[15]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[16]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[17]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[18]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[19]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[20]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[21]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[22]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[23]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[24]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[25]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[26]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[27]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: T1/state_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.979        0.000                      0                  135        0.231        0.000                      0                  135        4.500        0.000                       0                    72  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.979        0.000                      0                  135        0.231        0.000                      0                  135        4.500        0.000                       0                    72  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.979ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.979ns  (required time - arrival time)
  Source:                 T1/state_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.531ns  (logic 1.048ns (18.949%)  route 4.483ns (81.051%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.566     5.087    T1/clock_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  T1/state_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  T1/state_reg[24]/Q
                         net (fo=2, routed)           0.649     6.193    T1/state_reg_n_1_[24]
    SLICE_X37Y47         LUT4 (Prop_lut4_I1_O)        0.124     6.317 f  T1/n_0_32_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.431     6.748    T1/n_0_32_BUFG_inst_i_7_n_1
    SLICE_X37Y45         LUT5 (Prop_lut5_I4_O)        0.124     6.872 f  T1/n_0_32_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.473     7.345    T1/n_0_32_BUFG_inst_i_6_n_1
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.469 f  T1/n_0_32_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.433     7.902    T1/n_0_32_BUFG_inst_i_3_n_1
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.026 r  T1/n_0_32_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.721     8.747    n_0_32_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.843 r  n_0_32_BUFG_inst/O
                         net (fo=40, routed)          1.775    10.618    T1/SR[0]
    SLICE_X36Y44         FDRE                                         r  T1/state_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.445    14.786    T1/clock_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  T1/state_reg[5]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y44         FDRE (Setup_fdre_C_R)       -0.429    14.597    T1/state_reg[5]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.618    
  -------------------------------------------------------------------
                         slack                                  3.979    

Slack (MET) :             3.979ns  (required time - arrival time)
  Source:                 T1/state_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.531ns  (logic 1.048ns (18.949%)  route 4.483ns (81.051%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.566     5.087    T1/clock_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  T1/state_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  T1/state_reg[24]/Q
                         net (fo=2, routed)           0.649     6.193    T1/state_reg_n_1_[24]
    SLICE_X37Y47         LUT4 (Prop_lut4_I1_O)        0.124     6.317 f  T1/n_0_32_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.431     6.748    T1/n_0_32_BUFG_inst_i_7_n_1
    SLICE_X37Y45         LUT5 (Prop_lut5_I4_O)        0.124     6.872 f  T1/n_0_32_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.473     7.345    T1/n_0_32_BUFG_inst_i_6_n_1
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.469 f  T1/n_0_32_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.433     7.902    T1/n_0_32_BUFG_inst_i_3_n_1
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.026 r  T1/n_0_32_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.721     8.747    n_0_32_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.843 r  n_0_32_BUFG_inst/O
                         net (fo=40, routed)          1.775    10.618    T1/SR[0]
    SLICE_X36Y44         FDRE                                         r  T1/state_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.445    14.786    T1/clock_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  T1/state_reg[6]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y44         FDRE (Setup_fdre_C_R)       -0.429    14.597    T1/state_reg[6]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.618    
  -------------------------------------------------------------------
                         slack                                  3.979    

Slack (MET) :             3.979ns  (required time - arrival time)
  Source:                 T1/state_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.531ns  (logic 1.048ns (18.949%)  route 4.483ns (81.051%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.566     5.087    T1/clock_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  T1/state_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  T1/state_reg[24]/Q
                         net (fo=2, routed)           0.649     6.193    T1/state_reg_n_1_[24]
    SLICE_X37Y47         LUT4 (Prop_lut4_I1_O)        0.124     6.317 f  T1/n_0_32_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.431     6.748    T1/n_0_32_BUFG_inst_i_7_n_1
    SLICE_X37Y45         LUT5 (Prop_lut5_I4_O)        0.124     6.872 f  T1/n_0_32_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.473     7.345    T1/n_0_32_BUFG_inst_i_6_n_1
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.469 f  T1/n_0_32_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.433     7.902    T1/n_0_32_BUFG_inst_i_3_n_1
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.026 r  T1/n_0_32_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.721     8.747    n_0_32_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.843 r  n_0_32_BUFG_inst/O
                         net (fo=40, routed)          1.775    10.618    T1/SR[0]
    SLICE_X36Y44         FDRE                                         r  T1/state_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.445    14.786    T1/clock_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  T1/state_reg[7]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y44         FDRE (Setup_fdre_C_R)       -0.429    14.597    T1/state_reg[7]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.618    
  -------------------------------------------------------------------
                         slack                                  3.979    

Slack (MET) :             3.979ns  (required time - arrival time)
  Source:                 T1/state_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.531ns  (logic 1.048ns (18.949%)  route 4.483ns (81.051%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.566     5.087    T1/clock_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  T1/state_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  T1/state_reg[24]/Q
                         net (fo=2, routed)           0.649     6.193    T1/state_reg_n_1_[24]
    SLICE_X37Y47         LUT4 (Prop_lut4_I1_O)        0.124     6.317 f  T1/n_0_32_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.431     6.748    T1/n_0_32_BUFG_inst_i_7_n_1
    SLICE_X37Y45         LUT5 (Prop_lut5_I4_O)        0.124     6.872 f  T1/n_0_32_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.473     7.345    T1/n_0_32_BUFG_inst_i_6_n_1
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.469 f  T1/n_0_32_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.433     7.902    T1/n_0_32_BUFG_inst_i_3_n_1
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.026 r  T1/n_0_32_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.721     8.747    n_0_32_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.843 r  n_0_32_BUFG_inst/O
                         net (fo=40, routed)          1.775    10.618    T1/SR[0]
    SLICE_X36Y44         FDRE                                         r  T1/state_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.445    14.786    T1/clock_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  T1/state_reg[8]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y44         FDRE (Setup_fdre_C_R)       -0.429    14.597    T1/state_reg[8]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.618    
  -------------------------------------------------------------------
                         slack                                  3.979    

Slack (MET) :             3.983ns  (required time - arrival time)
  Source:                 T1/state_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.526ns  (logic 1.048ns (18.964%)  route 4.478ns (81.036%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.566     5.087    T1/clock_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  T1/state_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  T1/state_reg[24]/Q
                         net (fo=2, routed)           0.649     6.193    T1/state_reg_n_1_[24]
    SLICE_X37Y47         LUT4 (Prop_lut4_I1_O)        0.124     6.317 f  T1/n_0_32_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.431     6.748    T1/n_0_32_BUFG_inst_i_7_n_1
    SLICE_X37Y45         LUT5 (Prop_lut5_I4_O)        0.124     6.872 f  T1/n_0_32_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.473     7.345    T1/n_0_32_BUFG_inst_i_6_n_1
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.469 f  T1/n_0_32_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.433     7.902    T1/n_0_32_BUFG_inst_i_3_n_1
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.026 r  T1/n_0_32_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.721     8.747    n_0_32_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.843 r  n_0_32_BUFG_inst/O
                         net (fo=40, routed)          1.770    10.613    T1/SR[0]
    SLICE_X37Y44         FDRE                                         r  T1/state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.445    14.786    T1/clock_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  T1/state_reg[0]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y44         FDRE (Setup_fdre_C_R)       -0.429    14.597    T1/state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.613    
  -------------------------------------------------------------------
                         slack                                  3.983    

Slack (MET) :             3.990ns  (required time - arrival time)
  Source:                 T1/state_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.520ns  (logic 1.048ns (18.985%)  route 4.472ns (81.015%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.566     5.087    T1/clock_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  T1/state_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  T1/state_reg[24]/Q
                         net (fo=2, routed)           0.649     6.193    T1/state_reg_n_1_[24]
    SLICE_X37Y47         LUT4 (Prop_lut4_I1_O)        0.124     6.317 f  T1/n_0_32_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.431     6.748    T1/n_0_32_BUFG_inst_i_7_n_1
    SLICE_X37Y45         LUT5 (Prop_lut5_I4_O)        0.124     6.872 f  T1/n_0_32_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.473     7.345    T1/n_0_32_BUFG_inst_i_6_n_1
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.469 f  T1/n_0_32_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.433     7.902    T1/n_0_32_BUFG_inst_i_3_n_1
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.026 r  T1/n_0_32_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.721     8.747    n_0_32_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.843 r  n_0_32_BUFG_inst/O
                         net (fo=40, routed)          1.764    10.607    T1/SR[0]
    SLICE_X36Y45         FDRE                                         r  T1/state_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.445    14.786    T1/clock_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  T1/state_reg[10]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDRE (Setup_fdre_C_R)       -0.429    14.597    T1/state_reg[10]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.607    
  -------------------------------------------------------------------
                         slack                                  3.990    

Slack (MET) :             3.990ns  (required time - arrival time)
  Source:                 T1/state_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.520ns  (logic 1.048ns (18.985%)  route 4.472ns (81.015%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.566     5.087    T1/clock_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  T1/state_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  T1/state_reg[24]/Q
                         net (fo=2, routed)           0.649     6.193    T1/state_reg_n_1_[24]
    SLICE_X37Y47         LUT4 (Prop_lut4_I1_O)        0.124     6.317 f  T1/n_0_32_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.431     6.748    T1/n_0_32_BUFG_inst_i_7_n_1
    SLICE_X37Y45         LUT5 (Prop_lut5_I4_O)        0.124     6.872 f  T1/n_0_32_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.473     7.345    T1/n_0_32_BUFG_inst_i_6_n_1
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.469 f  T1/n_0_32_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.433     7.902    T1/n_0_32_BUFG_inst_i_3_n_1
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.026 r  T1/n_0_32_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.721     8.747    n_0_32_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.843 r  n_0_32_BUFG_inst/O
                         net (fo=40, routed)          1.764    10.607    T1/SR[0]
    SLICE_X36Y45         FDRE                                         r  T1/state_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.445    14.786    T1/clock_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  T1/state_reg[11]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDRE (Setup_fdre_C_R)       -0.429    14.597    T1/state_reg[11]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.607    
  -------------------------------------------------------------------
                         slack                                  3.990    

Slack (MET) :             3.990ns  (required time - arrival time)
  Source:                 T1/state_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.520ns  (logic 1.048ns (18.985%)  route 4.472ns (81.015%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.566     5.087    T1/clock_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  T1/state_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  T1/state_reg[24]/Q
                         net (fo=2, routed)           0.649     6.193    T1/state_reg_n_1_[24]
    SLICE_X37Y47         LUT4 (Prop_lut4_I1_O)        0.124     6.317 f  T1/n_0_32_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.431     6.748    T1/n_0_32_BUFG_inst_i_7_n_1
    SLICE_X37Y45         LUT5 (Prop_lut5_I4_O)        0.124     6.872 f  T1/n_0_32_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.473     7.345    T1/n_0_32_BUFG_inst_i_6_n_1
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.469 f  T1/n_0_32_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.433     7.902    T1/n_0_32_BUFG_inst_i_3_n_1
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.026 r  T1/n_0_32_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.721     8.747    n_0_32_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.843 r  n_0_32_BUFG_inst/O
                         net (fo=40, routed)          1.764    10.607    T1/SR[0]
    SLICE_X36Y45         FDRE                                         r  T1/state_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.445    14.786    T1/clock_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  T1/state_reg[12]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDRE (Setup_fdre_C_R)       -0.429    14.597    T1/state_reg[12]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.607    
  -------------------------------------------------------------------
                         slack                                  3.990    

Slack (MET) :             3.990ns  (required time - arrival time)
  Source:                 T1/state_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.520ns  (logic 1.048ns (18.985%)  route 4.472ns (81.015%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.566     5.087    T1/clock_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  T1/state_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  T1/state_reg[24]/Q
                         net (fo=2, routed)           0.649     6.193    T1/state_reg_n_1_[24]
    SLICE_X37Y47         LUT4 (Prop_lut4_I1_O)        0.124     6.317 f  T1/n_0_32_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.431     6.748    T1/n_0_32_BUFG_inst_i_7_n_1
    SLICE_X37Y45         LUT5 (Prop_lut5_I4_O)        0.124     6.872 f  T1/n_0_32_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.473     7.345    T1/n_0_32_BUFG_inst_i_6_n_1
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.469 f  T1/n_0_32_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.433     7.902    T1/n_0_32_BUFG_inst_i_3_n_1
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.026 r  T1/n_0_32_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.721     8.747    n_0_32_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.843 r  n_0_32_BUFG_inst/O
                         net (fo=40, routed)          1.764    10.607    T1/SR[0]
    SLICE_X36Y46         FDRE                                         r  T1/state_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.445    14.786    T1/clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  T1/state_reg[13]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDRE (Setup_fdre_C_R)       -0.429    14.597    T1/state_reg[13]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.607    
  -------------------------------------------------------------------
                         slack                                  3.990    

Slack (MET) :             3.990ns  (required time - arrival time)
  Source:                 T1/state_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.520ns  (logic 1.048ns (18.985%)  route 4.472ns (81.015%))
  Logic Levels:           5  (BUFG=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.566     5.087    T1/clock_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  T1/state_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  T1/state_reg[24]/Q
                         net (fo=2, routed)           0.649     6.193    T1/state_reg_n_1_[24]
    SLICE_X37Y47         LUT4 (Prop_lut4_I1_O)        0.124     6.317 f  T1/n_0_32_BUFG_inst_i_7/O
                         net (fo=1, routed)           0.431     6.748    T1/n_0_32_BUFG_inst_i_7_n_1
    SLICE_X37Y45         LUT5 (Prop_lut5_I4_O)        0.124     6.872 f  T1/n_0_32_BUFG_inst_i_6/O
                         net (fo=1, routed)           0.473     7.345    T1/n_0_32_BUFG_inst_i_6_n_1
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.469 f  T1/n_0_32_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.433     7.902    T1/n_0_32_BUFG_inst_i_3_n_1
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.026 r  T1/n_0_32_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.721     8.747    n_0_32_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.843 r  n_0_32_BUFG_inst/O
                         net (fo=40, routed)          1.764    10.607    T1/SR[0]
    SLICE_X36Y46         FDRE                                         r  T1/state_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.445    14.786    T1/clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  T1/state_reg[14]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDRE (Setup_fdre_C_R)       -0.429    14.597    T1/state_reg[14]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.607    
  -------------------------------------------------------------------
                         slack                                  3.990    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 DBBR/u1/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DBBR/u1/slow_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.231ns (63.420%)  route 0.133ns (36.580%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.591     1.474    DBBR/u1/clock_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  DBBR/u1/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  DBBR/u1/counter_reg[9]/Q
                         net (fo=3, routed)           0.077     1.692    DBBR/u1/counter_reg[9]
    SLICE_X2Y15          LUT5 (Prop_lut5_I4_O)        0.045     1.737 f  DBBR/u1/slow_clk_i_4__0/O
                         net (fo=1, routed)           0.056     1.793    DBBR/u1/slow_clk_i_4__0_n_1
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.045     1.838 r  DBBR/u1/slow_clk_i_1__0/O
                         net (fo=1, routed)           0.000     1.838    DBBR/u1/slow_clk_i_1__0_n_1
    SLICE_X2Y15          FDRE                                         r  DBBR/u1/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.860     1.987    DBBR/u1/clock_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  DBBR/u1/slow_clk_reg/C
                         clock pessimism             -0.500     1.487    
    SLICE_X2Y15          FDRE (Hold_fdre_C_D)         0.120     1.607    DBBR/u1/slow_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 DBBR/u1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DBBR/u1/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.804%)  route 0.116ns (31.196%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.590     1.473    DBBR/u1/clock_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  DBBR/u1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  DBBR/u1/counter_reg[12]/Q
                         net (fo=4, routed)           0.116     1.730    DBBR/u1/counter_reg[12]
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.845 r  DBBR/u1/counter_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.845    DBBR/u1/counter_reg[12]_i_1__0_n_8
    SLICE_X3Y16          FDRE                                         r  DBBR/u1/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.859     1.986    DBBR/u1/clock_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  DBBR/u1/counter_reg[12]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X3Y16          FDRE (Hold_fdre_C_D)         0.105     1.578    DBBR/u1/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 DBBR/u1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DBBR/u1/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.591     1.474    DBBR/u1/clock_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  DBBR/u1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  DBBR/u1/counter_reg[2]/Q
                         net (fo=2, routed)           0.120     1.736    DBBR/u1/counter_reg[2]
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.847 r  DBBR/u1/counter_reg[0]_i_2__0/O[2]
                         net (fo=1, routed)           0.000     1.847    DBBR/u1/counter_reg[0]_i_2__0_n_6
    SLICE_X3Y13          FDRE                                         r  DBBR/u1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.861     1.988    DBBR/u1/clock_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  DBBR/u1/counter_reg[2]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X3Y13          FDRE (Hold_fdre_C_D)         0.105     1.579    DBBR/u1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 G1/current_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            G1/current_mode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.402%)  route 0.176ns (48.598%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.591     1.474    G1/clock_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  G1/current_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  G1/current_mode_reg[1]/Q
                         net (fo=5, routed)           0.176     1.791    G1/current_mode_reg[1]_0[0]
    SLICE_X1Y13          LUT6 (Prop_lut6_I4_O)        0.045     1.836 r  G1/current_mode[0]_i_1/O
                         net (fo=1, routed)           0.000     1.836    G1/current_mode[0]_i_1_n_1
    SLICE_X1Y13          FDRE                                         r  G1/current_mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.861     1.988    G1/clock_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  G1/current_mode_reg[0]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y13          FDRE (Hold_fdre_C_D)         0.091     1.565    G1/current_mode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 DBBR/u1/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DBBR/u1/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.249ns (66.208%)  route 0.127ns (33.792%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.590     1.473    DBBR/u1/clock_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  DBBR/u1/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  DBBR/u1/counter_reg[15]/Q
                         net (fo=3, routed)           0.127     1.741    DBBR/u1/counter_reg[15]
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.849 r  DBBR/u1/counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.849    DBBR/u1/counter_reg[12]_i_1__0_n_5
    SLICE_X3Y16          FDRE                                         r  DBBR/u1/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.859     1.986    DBBR/u1/clock_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  DBBR/u1/counter_reg[15]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X3Y16          FDRE (Hold_fdre_C_D)         0.105     1.578    DBBR/u1/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 DBBR/u1/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DBBR/u1/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.249ns (65.846%)  route 0.129ns (34.154%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.591     1.474    DBBR/u1/clock_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  DBBR/u1/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  DBBR/u1/counter_reg[11]/Q
                         net (fo=3, routed)           0.129     1.744    DBBR/u1/counter_reg[11]
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.852 r  DBBR/u1/counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.852    DBBR/u1/counter_reg[8]_i_1__0_n_5
    SLICE_X3Y15          FDRE                                         r  DBBR/u1/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.860     1.987    DBBR/u1/clock_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  DBBR/u1/counter_reg[11]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X3Y15          FDRE (Hold_fdre_C_D)         0.105     1.579    DBBR/u1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 T1/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.563     1.446    T1/clock_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  T1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  T1/state_reg[0]/Q
                         net (fo=3, routed)           0.180     1.768    T1/state_reg_n_1_[0]
    SLICE_X37Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.813 r  T1/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.813    T1/state[0]_i_1_n_1
    SLICE_X37Y44         FDRE                                         r  T1/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.832     1.959    T1/clock_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  T1/state_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.091     1.537    T1/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 DBBR/u1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DBBR/u1/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.249ns (65.456%)  route 0.131ns (34.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.591     1.474    DBBR/u1/clock_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  DBBR/u1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  DBBR/u1/counter_reg[3]/Q
                         net (fo=3, routed)           0.131     1.747    DBBR/u1/counter_reg[3]
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.855 r  DBBR/u1/counter_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.855    DBBR/u1/counter_reg[0]_i_2__0_n_5
    SLICE_X3Y13          FDRE                                         r  DBBR/u1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.861     1.988    DBBR/u1/clock_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  DBBR/u1/counter_reg[3]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X3Y13          FDRE (Hold_fdre_C_D)         0.105     1.579    DBBR/u1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 DBBR/u1/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DBBR/u1/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.166%)  route 0.125ns (32.834%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.591     1.474    DBBR/u1/clock_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  DBBR/u1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  DBBR/u1/counter_reg[8]/Q
                         net (fo=3, routed)           0.125     1.740    DBBR/u1/counter_reg[8]
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.855 r  DBBR/u1/counter_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.855    DBBR/u1/counter_reg[8]_i_1__0_n_8
    SLICE_X3Y15          FDRE                                         r  DBBR/u1/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.860     1.987    DBBR/u1/clock_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  DBBR/u1/counter_reg[8]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X3Y15          FDRE (Hold_fdre_C_D)         0.105     1.579    DBBR/u1/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 DBBR/u1/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DBBR/u1/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.256ns (66.774%)  route 0.127ns (33.226%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.591     1.474    DBBR/u1/clock_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  DBBR/u1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  DBBR/u1/counter_reg[4]/Q
                         net (fo=3, routed)           0.127     1.743    DBBR/u1/counter_reg[4]
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.858 r  DBBR/u1/counter_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.858    DBBR/u1/counter_reg[4]_i_1__0_n_8
    SLICE_X3Y14          FDRE                                         r  DBBR/u1/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.861     1.988    DBBR/u1/clock_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  DBBR/u1/counter_reg[4]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X3Y14          FDRE (Hold_fdre_C_D)         0.105     1.579    DBBR/u1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.278    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    DBBL/u1/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    DBBL/u1/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    DBBL/u1/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y18    DBBL/u1/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y18    DBBL/u1/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y18    DBBL/u1/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y18    DBBL/u1/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19    DBBL/u1/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19    DBBL/u1/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    DBBL/u1/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    DBBL/u1/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    DBBL/u1/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    DBBL/u1/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    DBBL/u1/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    DBBL/u1/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    DBBL/u1/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    DBBL/u1/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    DBBL/u1/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    DBBL/u1/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    DBBL/u1/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    DBBL/u1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    DBBL/u1/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    DBBL/u1/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    DBBL/u1/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    DBBL/u1/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    DBBL/u1/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    DBBL/u1/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    DBBL/u1/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    DBBL/u1/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 T1/second_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.416ns  (logic 4.834ns (46.408%)  route 5.582ns (53.592%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE                         0.000     0.000 r  T1/second_reg[2]/C
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  T1/second_reg[2]/Q
                         net (fo=11, routed)          1.008     1.427    T1/second[2]
    SLICE_X40Y46         LUT5 (Prop_lut5_I1_O)        0.327     1.754 f  T1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.168     2.922    T1/seg_OBUF[6]_inst_i_3_n_1
    SLICE_X40Y45         LUT4 (Prop_lut4_I3_O)        0.360     3.282 r  T1/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.406     6.688    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.728    10.416 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.416    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/second_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.118ns  (logic 4.844ns (47.870%)  route 5.275ns (52.130%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE                         0.000     0.000 r  T1/second_reg[2]/C
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  T1/second_reg[2]/Q
                         net (fo=11, routed)          1.008     1.427    T1/second[2]
    SLICE_X40Y46         LUT5 (Prop_lut5_I1_O)        0.327     1.754 r  T1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.166     2.919    T1/seg_OBUF[6]_inst_i_3_n_1
    SLICE_X40Y45         LUT4 (Prop_lut4_I3_O)        0.360     3.279 r  T1/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.101     6.381    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738    10.118 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.118    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/third_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.106ns  (logic 4.696ns (46.472%)  route 5.410ns (53.528%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE                         0.000     0.000 r  T1/third_reg[3]/C
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  T1/third_reg[3]/Q
                         net (fo=9, routed)           1.112     1.568    T1/third_reg_n_1_[3]
    SLICE_X40Y46         LUT5 (Prop_lut5_I0_O)        0.150     1.718 r  T1/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.826     2.544    T1/seg_OBUF[6]_inst_i_5_n_1
    SLICE_X40Y45         LUT4 (Prop_lut4_I3_O)        0.356     2.900 r  T1/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.471     6.372    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.734    10.106 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.106    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/second_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.950ns  (logic 4.589ns (46.118%)  route 5.361ns (53.882%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE                         0.000     0.000 r  T1/second_reg[2]/C
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  T1/second_reg[2]/Q
                         net (fo=11, routed)          1.008     1.427    T1/second[2]
    SLICE_X40Y46         LUT5 (Prop_lut5_I1_O)        0.327     1.754 r  T1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.166     2.919    T1/seg_OBUF[6]_inst_i_3_n_1
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.332     3.251 r  T1/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.188     6.439    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     9.950 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.950    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/second_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.859ns  (logic 4.607ns (46.729%)  route 5.252ns (53.271%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE                         0.000     0.000 r  T1/second_reg[2]/C
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  T1/second_reg[2]/Q
                         net (fo=11, routed)          1.008     1.427    T1/second[2]
    SLICE_X40Y46         LUT5 (Prop_lut5_I1_O)        0.327     1.754 f  T1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.168     2.922    T1/seg_OBUF[6]_inst_i_3_n_1
    SLICE_X40Y45         LUT4 (Prop_lut4_I3_O)        0.332     3.254 r  T1/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.076     6.330    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     9.859 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.859    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/third_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.689ns  (logic 4.467ns (46.104%)  route 5.222ns (53.896%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE                         0.000     0.000 r  T1/third_reg[3]/C
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  T1/third_reg[3]/Q
                         net (fo=9, routed)           1.112     1.568    T1/third_reg_n_1_[3]
    SLICE_X40Y46         LUT5 (Prop_lut5_I0_O)        0.150     1.718 f  T1/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.821     2.539    T1/seg_OBUF[6]_inst_i_5_n_1
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.326     2.865 r  T1/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.289     6.154    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     9.689 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.689    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/third_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.645ns  (logic 4.436ns (45.995%)  route 5.209ns (54.005%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE                         0.000     0.000 r  T1/third_reg[3]/C
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  T1/third_reg[3]/Q
                         net (fo=9, routed)           1.112     1.568    T1/third_reg_n_1_[3]
    SLICE_X40Y46         LUT5 (Prop_lut5_I0_O)        0.150     1.718 r  T1/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.826     2.544    T1/seg_OBUF[6]_inst_i_5_n_1
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.326     2.870 r  T1/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.271     6.141    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     9.645 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.645    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LC1/led_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.618ns  (logic 4.269ns (49.541%)  route 4.348ns (50.459%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          LDCE                         0.000     0.000 r  LC1/led_reg[10]/G
    SLICE_X0Y13          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  LC1/led_reg[10]/Q
                         net (fo=5, routed)           4.348     5.109    led_OBUF[6]
    V3                   OBUF (Prop_obuf_I_O)         3.508     8.618 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     8.618    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LC1/led_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.493ns  (logic 4.286ns (50.471%)  route 4.206ns (49.529%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          LDCE                         0.000     0.000 r  LC1/led_reg[10]/G
    SLICE_X0Y13          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  LC1/led_reg[10]/Q
                         net (fo=5, routed)           4.206     4.967    led_OBUF[6]
    W3                   OBUF (Prop_obuf_I_O)         3.525     8.493 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.493    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LC1/led_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.180ns  (logic 4.291ns (59.761%)  route 2.889ns (40.239%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          LDCE                         0.000     0.000 r  LC1/led_reg[5]/G
    SLICE_X0Y13          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  LC1/led_reg[5]/Q
                         net (fo=5, routed)           2.889     3.650    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     7.180 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.180    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DBBL/d1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DBBL/d2/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.377%)  route 0.112ns (40.623%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE                         0.000     0.000 r  DBBL/d1/Q_reg/C
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  DBBL/d1/Q_reg/Q
                         net (fo=3, routed)           0.112     0.276    DBBL/d2/Q1
    SLICE_X1Y14          FDRE                                         r  DBBL/d2/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DBBL/d0/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DBBL/d1/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.164ns (44.930%)  route 0.201ns (55.070%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE                         0.000     0.000 r  DBBL/d0/Q_reg/C
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  DBBL/d0/Q_reg/Q
                         net (fo=1, routed)           0.201     0.365    DBBL/d1/Q_reg_0
    SLICE_X2Y14          FDRE                                         r  DBBL/d1/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DBBR/d0/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DBBR/d1/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.470ns  (logic 0.141ns (29.976%)  route 0.329ns (70.024%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE                         0.000     0.000 r  DBBR/d0/Q_reg/C
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DBBR/d0/Q_reg/Q
                         net (fo=1, routed)           0.329     0.470    DBBR/d1/Q_reg_0
    SLICE_X1Y15          FDRE                                         r  DBBR/d1/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/first_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/first_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.480ns  (logic 0.231ns (48.157%)  route 0.249ns (51.843%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE                         0.000     0.000 r  T1/first_reg[0]/C
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  T1/first_reg[0]/Q
                         net (fo=14, routed)          0.178     0.319    T1/tffU/first_reg[2][0]
    SLICE_X40Y47         LUT6 (Prop_lut6_I3_O)        0.045     0.364 r  T1/tffU/first[1]_i_2/O
                         net (fo=4, routed)           0.071     0.435    T1/tffU/first[1]_i_2_n_1
    SLICE_X40Y47         LUT6 (Prop_lut6_I0_O)        0.045     0.480 r  T1/tffU/first[1]_i_1/O
                         net (fo=1, routed)           0.000     0.480    T1/first_0[1]
    SLICE_X40Y47         FDRE                                         r  T1/first_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DBBR/d1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DBBR/d2/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.483ns  (logic 0.141ns (29.218%)  route 0.342ns (70.782%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE                         0.000     0.000 r  DBBR/d1/Q_reg/C
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DBBR/d1/Q_reg/Q
                         net (fo=3, routed)           0.342     0.483    DBBR/d2/Q1
    SLICE_X1Y15          FDRE                                         r  DBBR/d2/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            DBBR/d0/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.567ns  (logic 0.219ns (38.653%)  route 0.348ns (61.347%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           0.348     0.567    DBBR/d0/btnR_IBUF
    SLICE_X1Y15          FDRE                                         r  DBBR/d0/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            DBBL/d0/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.617ns  (logic 0.219ns (35.569%)  route 0.397ns (64.431%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=1, routed)           0.397     0.617    DBBL/d0/btnL_IBUF
    SLICE_X2Y14          FDRE                                         r  DBBL/d0/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/second_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/second_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.649ns  (logic 0.254ns (39.128%)  route 0.395ns (60.872%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE                         0.000     0.000 r  T1/second_reg[0]/C
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  T1/second_reg[0]/Q
                         net (fo=12, routed)          0.241     0.405    T1/tffD/second[3]_i_2[0]
    SLICE_X42Y47         LUT6 (Prop_lut6_I3_O)        0.045     0.450 r  T1/tffD/second[2]_i_4/O
                         net (fo=6, routed)           0.154     0.604    T1/tffU/second_reg[0]
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.045     0.649 r  T1/tffU/second[0]_i_1/O
                         net (fo=1, routed)           0.000     0.649    T1/second__0[0]
    SLICE_X42Y46         FDRE                                         r  T1/second_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/third_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/third_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.662ns  (logic 0.358ns (54.080%)  route 0.304ns (45.920%))
  Logic Levels:           4  (FDRE=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE                         0.000     0.000 r  T1/third_reg[3]/C
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  T1/third_reg[3]/Q
                         net (fo=9, routed)           0.120     0.261    T1/third_reg_n_1_[3]
    SLICE_X42Y48         LUT6 (Prop_lut6_I0_O)        0.045     0.306 r  T1/first[3]_i_13/O
                         net (fo=1, routed)           0.000     0.306    T1/tffU/third_reg[3]_1
    SLICE_X42Y48         MUXF7 (Prop_muxf7_I1_O)      0.064     0.370 r  T1/tffU/first_reg[3]_i_5/O
                         net (fo=8, routed)           0.184     0.554    T1/tffU/first_reg[3]_i_5_n_1
    SLICE_X41Y49         LUT6 (Prop_lut6_I3_O)        0.108     0.662 r  T1/tffU/third[3]_i_1/O
                         net (fo=1, routed)           0.000     0.662    T1/third[3]
    SLICE_X41Y49         FDRE                                         r  T1/third_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/third_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T1/third_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.682ns  (logic 0.254ns (37.271%)  route 0.428ns (62.729%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE                         0.000     0.000 r  T1/third_reg[0]/C
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  T1/third_reg[0]/Q
                         net (fo=11, routed)          0.287     0.451    T1/tffU/Q[0]
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.045     0.496 r  T1/tffU/first[3]_i_6/O
                         net (fo=7, routed)           0.141     0.637    T1/tffU/first[3]_i_6_n_1
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.045     0.682 r  T1/tffU/third[0]_i_1/O
                         net (fo=1, routed)           0.000     0.682    T1/third[0]
    SLICE_X42Y46         FDRE                                         r  T1/third_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 T1/state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.136ns  (logic 4.696ns (46.327%)  route 5.440ns (53.673%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.565     5.086    T1/clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  T1/state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  T1/state_reg[16]/Q
                         net (fo=10, routed)          0.866     6.408    T1/state_reg_n_1_[16]
    SLICE_X40Y46         LUT5 (Prop_lut5_I3_O)        0.152     6.560 f  T1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.168     7.729    T1/seg_OBUF[6]_inst_i_3_n_1
    SLICE_X40Y45         LUT4 (Prop_lut4_I3_O)        0.360     8.089 r  T1/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.406    11.495    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.728    15.223 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.223    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.869ns  (logic 4.698ns (47.608%)  route 5.171ns (52.392%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.565     5.086    T1/clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  T1/state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  T1/state_reg[16]/Q
                         net (fo=10, routed)          0.873     6.416    T1/state_reg_n_1_[16]
    SLICE_X40Y46         LUT5 (Prop_lut5_I2_O)        0.152     6.568 r  T1/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.826     7.394    T1/seg_OBUF[6]_inst_i_5_n_1
    SLICE_X40Y45         LUT4 (Prop_lut4_I3_O)        0.356     7.750 r  T1/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.471    11.221    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.734    14.955 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.955    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.838ns  (logic 4.706ns (47.829%)  route 5.133ns (52.171%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.565     5.086    T1/clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  T1/state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  T1/state_reg[16]/Q
                         net (fo=10, routed)          0.866     6.408    T1/state_reg_n_1_[16]
    SLICE_X40Y46         LUT5 (Prop_lut5_I3_O)        0.152     6.560 r  T1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.166     7.726    T1/seg_OBUF[6]_inst_i_3_n_1
    SLICE_X40Y45         LUT4 (Prop_lut4_I3_O)        0.360     8.086 r  T1/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.101    11.187    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738    14.925 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.925    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.670ns  (logic 4.451ns (46.026%)  route 5.219ns (53.974%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.565     5.086    T1/clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  T1/state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  T1/state_reg[16]/Q
                         net (fo=10, routed)          0.866     6.408    T1/state_reg_n_1_[16]
    SLICE_X40Y46         LUT5 (Prop_lut5_I3_O)        0.152     6.560 r  T1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.166     7.726    T1/seg_OBUF[6]_inst_i_3_n_1
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.332     8.058 r  T1/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.188    11.246    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.756 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.756    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.579ns  (logic 4.469ns (46.654%)  route 5.110ns (53.346%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.565     5.086    T1/clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  T1/state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  T1/state_reg[16]/Q
                         net (fo=10, routed)          0.866     6.408    T1/state_reg_n_1_[16]
    SLICE_X40Y46         LUT5 (Prop_lut5_I3_O)        0.152     6.560 f  T1/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.168     7.729    T1/seg_OBUF[6]_inst_i_3_n_1
    SLICE_X40Y45         LUT4 (Prop_lut4_I3_O)        0.332     8.061 r  T1/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.076    11.136    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.666 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.666    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.456ns  (logic 4.472ns (47.293%)  route 4.984ns (52.707%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.565     5.086    T1/clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  T1/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  T1/state_reg[15]/Q
                         net (fo=10, routed)          0.852     6.395    T1/state_reg_n_1_[15]
    SLICE_X40Y46         LUT5 (Prop_lut5_I3_O)        0.154     6.549 f  T1/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.843     7.391    T1/seg_OBUF[6]_inst_i_4_n_1
    SLICE_X40Y45         LUT4 (Prop_lut4_I2_O)        0.327     7.718 r  T1/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.289    11.007    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.543 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.543    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.408ns  (logic 4.438ns (47.175%)  route 4.970ns (52.825%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.565     5.086    T1/clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  T1/state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  T1/state_reg[16]/Q
                         net (fo=10, routed)          0.873     6.416    T1/state_reg_n_1_[16]
    SLICE_X40Y46         LUT5 (Prop_lut5_I2_O)        0.152     6.568 r  T1/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.826     7.394    T1/seg_OBUF[6]_inst_i_5_n_1
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.326     7.720 r  T1/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.271    10.990    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.495 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.495    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.109ns  (logic 4.090ns (50.445%)  route 4.018ns (49.555%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.565     5.086    T1/clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  T1/state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  T1/state_reg[15]/Q
                         net (fo=10, routed)          0.852     6.395    T1/state_reg_n_1_[15]
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.519 r  T1/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.166     9.684    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    13.195 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.195    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.980ns  (logic 4.103ns (51.415%)  route 3.877ns (48.585%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.565     5.086    T1/clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  T1/state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  T1/state_reg[16]/Q
                         net (fo=10, routed)          0.866     6.408    T1/state_reg_n_1_[16]
    SLICE_X40Y46         LUT2 (Prop_lut2_I1_O)        0.124     6.532 r  T1/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.011     9.543    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    13.066 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.066    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.948ns  (logic 4.079ns (51.323%)  route 3.869ns (48.677%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.565     5.086    T1/clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  T1/state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  T1/state_reg[16]/Q
                         net (fo=10, routed)          0.873     6.416    T1/state_reg_n_1_[16]
    SLICE_X40Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.540 r  T1/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.996     9.535    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    13.034 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.034    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 G1/current_mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LC1/led_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.141ns (47.520%)  route 0.156ns (52.480%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.591     1.474    G1/clock_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  G1/current_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  G1/current_mode_reg[1]/Q
                         net (fo=5, routed)           0.156     1.771    LC1/D[1]
    SLICE_X0Y13          LDCE                                         r  LC1/led_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/tffC/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/first_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.465ns  (logic 0.209ns (44.972%)  route 0.256ns (55.028%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.564     1.447    T1/tffC/clock_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  T1/tffC/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  T1/tffC/Q_reg/Q
                         net (fo=6, routed)           0.256     1.867    T1/tffU/first_reg[1]
    SLICE_X40Y47         LUT6 (Prop_lut6_I1_O)        0.045     1.912 r  T1/tffU/first[1]_i_1/O
                         net (fo=1, routed)           0.000     1.912    T1/first_0[1]
    SLICE_X40Y47         FDRE                                         r  T1/first_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/tffU/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/second_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.507ns  (logic 0.231ns (45.527%)  route 0.276ns (54.473%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.564     1.447    T1/tffU/clock_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  T1/tffU/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/tffU/Q_reg/Q
                         net (fo=21, routed)          0.122     1.711    T1/tffD/second_reg[0]_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.756 r  T1/tffD/second[2]_i_4/O
                         net (fo=6, routed)           0.154     1.910    T1/tffU/second_reg[0]
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.955 r  T1/tffU/second[0]_i_1/O
                         net (fo=1, routed)           0.000     1.955    T1/second__0[0]
    SLICE_X42Y46         FDRE                                         r  T1/second_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/tffD/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/first_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.519ns  (logic 0.257ns (49.526%)  route 0.262ns (50.474%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.564     1.447    T1/tffD/clock_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  T1/tffD/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  T1/tffD/Q_reg/Q
                         net (fo=12, routed)          0.108     1.719    T1/tffU/first_reg[1]_0
    SLICE_X39Y47         LUT5 (Prop_lut5_I4_O)        0.045     1.764 r  T1/tffU/first[2]_i_3/O
                         net (fo=1, routed)           0.154     1.918    T1/tffU/first[2]_i_3_n_1
    SLICE_X39Y47         LUT3 (Prop_lut3_I1_O)        0.048     1.966 r  T1/tffU/first[2]_i_1/O
                         net (fo=1, routed)           0.000     1.966    T1/first_0[2]
    SLICE_X39Y47         FDRE                                         r  T1/first_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/tffU/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/second_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.564ns  (logic 0.231ns (40.924%)  route 0.333ns (59.076%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.564     1.447    T1/tffU/clock_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  T1/tffU/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/tffU/Q_reg/Q
                         net (fo=21, routed)          0.122     1.711    T1/tffD/second_reg[0]_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.756 r  T1/tffD/second[2]_i_4/O
                         net (fo=6, routed)           0.211     1.967    T1/tffU/second_reg[0]
    SLICE_X41Y47         LUT5 (Prop_lut5_I0_O)        0.045     2.012 r  T1/tffU/second[1]_i_1/O
                         net (fo=1, routed)           0.000     2.012    T1/second__0[1]
    SLICE_X41Y47         FDRE                                         r  T1/second_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/tffU/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/second_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.565ns  (logic 0.232ns (41.028%)  route 0.333ns (58.972%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.564     1.447    T1/tffU/clock_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  T1/tffU/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  T1/tffU/Q_reg/Q
                         net (fo=21, routed)          0.122     1.711    T1/tffD/second_reg[0]_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.756 r  T1/tffD/second[2]_i_4/O
                         net (fo=6, routed)           0.211     1.967    T1/tffU/second_reg[0]
    SLICE_X41Y47         LUT5 (Prop_lut5_I4_O)        0.046     2.013 r  T1/tffU/second[2]_i_1/O
                         net (fo=1, routed)           0.000     2.013    T1/second__0[2]
    SLICE_X41Y47         FDRE                                         r  T1/second_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/tffU/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/third_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.608ns  (logic 0.276ns (45.373%)  route 0.332ns (54.627%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.564     1.447    T1/tffU/clock_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  T1/tffU/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  T1/tffU/Q_reg/Q
                         net (fo=21, routed)          0.126     1.715    T1/tffU/Q_reg_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.760 r  T1/tffU/first[3]_i_14/O
                         net (fo=2, routed)           0.065     1.825    T1/tffU/first[3]_i_14_n_1
    SLICE_X42Y47         LUT6 (Prop_lut6_I4_O)        0.045     1.870 r  T1/tffU/first[3]_i_6/O
                         net (fo=7, routed)           0.141     2.010    T1/tffU/first[3]_i_6_n_1
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.045     2.055 r  T1/tffU/third[0]_i_1/O
                         net (fo=1, routed)           0.000     2.055    T1/third[0]
    SLICE_X42Y46         FDRE                                         r  T1/third_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/tffC/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/first_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.622ns  (logic 0.299ns (48.094%)  route 0.323ns (51.906%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.564     1.447    T1/tffC/clock_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  T1/tffC/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  T1/tffC/Q_reg/Q
                         net (fo=6, routed)           0.129     1.740    T1/tffU/first_reg[1]
    SLICE_X39Y47         LUT6 (Prop_lut6_I4_O)        0.045     1.785 r  T1/tffU/first[3]_i_15/O
                         net (fo=1, routed)           0.052     1.837    T1/tffU/first[3]_i_15_n_1
    SLICE_X39Y47         LUT2 (Prop_lut2_I1_O)        0.045     1.882 f  T1/tffU/first[3]_i_7/O
                         net (fo=1, routed)           0.142     2.024    T1/tffU/first[3]_i_7_n_1
    SLICE_X41Y46         LUT6 (Prop_lut6_I5_O)        0.045     2.069 r  T1/tffU/first[3]_i_1/O
                         net (fo=1, routed)           0.000     2.069    T1/first_0[3]
    SLICE_X41Y46         FDRE                                         r  T1/first_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/tffC/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/first_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.640ns  (logic 0.318ns (49.655%)  route 0.322ns (50.345%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.564     1.447    T1/tffC/clock_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  T1/tffC/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  T1/tffC/Q_reg/Q
                         net (fo=6, routed)           0.209     1.820    T1/tffC/Q_reg_0
    SLICE_X38Y47         LUT4 (Prop_lut4_I0_O)        0.043     1.863 f  T1/tffC/first[0]_i_2/O
                         net (fo=1, routed)           0.114     1.977    T1/tffU/first_reg[0]
    SLICE_X41Y46         LUT6 (Prop_lut6_I5_O)        0.111     2.088 r  T1/tffU/first[0]_i_1/O
                         net (fo=1, routed)           0.000     2.088    T1/first_0[0]
    SLICE_X41Y46         FDRE                                         r  T1/first_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 G1/current_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LC1/led_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.623ns  (logic 0.186ns (29.835%)  route 0.437ns (70.165%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.591     1.474    G1/clock_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  G1/current_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  G1/current_mode_reg[0]/Q
                         net (fo=4, routed)           0.109     1.724    G1/current_mode[0]
    SLICE_X0Y13          LUT2 (Prop_lut2_I0_O)        0.045     1.769 r  G1/led_reg[5]_i_1/O
                         net (fo=1, routed)           0.328     2.098    LC1/D[0]
    SLICE_X0Y13          LDCE                                         r  LC1/led_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            T1/tffU/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.215ns  (logic 1.578ns (30.255%)  route 3.637ns (69.745%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           3.258     4.712    T1/tffU/btnU_IBUF
    SLICE_X43Y47         LUT2 (Prop_lut2_I0_O)        0.124     4.836 r  T1/tffU/Q_i_1__0/O
                         net (fo=1, routed)           0.379     5.215    T1/tffU/Q_i_1__0_n_1
    SLICE_X43Y47         FDRE                                         r  T1/tffU/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.448     4.789    T1/tffU/clock_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  T1/tffU/Q_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            T1/tffC/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.639ns  (logic 1.565ns (33.744%)  route 3.073ns (66.256%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           3.073     4.515    T1/tffC/btnC_IBUF
    SLICE_X38Y47         LUT2 (Prop_lut2_I0_O)        0.124     4.639 r  T1/tffC/Q_i_1/O
                         net (fo=1, routed)           0.000     4.639    T1/tffC/Q_i_1_n_1
    SLICE_X38Y47         FDRE                                         r  T1/tffC/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.446     4.787    T1/tffC/clock_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  T1/tffC/Q_reg/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            T1/tffD/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.378ns  (logic 1.576ns (36.005%)  route 2.802ns (63.995%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           2.802     4.254    T1/tffD/btnD_IBUF
    SLICE_X38Y47         LUT2 (Prop_lut2_I0_O)        0.124     4.378 r  T1/tffD/Q_i_1__1/O
                         net (fo=1, routed)           0.000     4.378    T1/tffD/Q_i_1__1_n_1
    SLICE_X38Y47         FDRE                                         r  T1/tffD/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.446     4.787    T1/tffD/clock_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  T1/tffD/Q_reg/C

Slack:                    inf
  Source:                 DBBL/d1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            G1/current_mode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.462ns  (logic 0.642ns (43.920%)  route 0.820ns (56.080%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE                         0.000     0.000 r  DBBL/d1/Q_reg/C
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  DBBL/d1/Q_reg/Q
                         net (fo=3, routed)           0.820     1.338    G1/Q1
    SLICE_X1Y13          LUT6 (Prop_lut6_I0_O)        0.124     1.462 r  G1/current_mode[0]_i_1/O
                         net (fo=1, routed)           0.000     1.462    G1/current_mode[0]_i_1_n_1
    SLICE_X1Y13          FDRE                                         r  G1/current_mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.514     4.855    G1/clock_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  G1/current_mode_reg[0]/C

Slack:                    inf
  Source:                 DBBR/d1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            G1/current_mode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.437ns  (logic 0.580ns (40.369%)  route 0.857ns (59.631%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE                         0.000     0.000 r  DBBR/d1/Q_reg/C
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DBBR/d1/Q_reg/Q
                         net (fo=3, routed)           0.857     1.313    G1/Q1_1
    SLICE_X1Y13          LUT6 (Prop_lut6_I3_O)        0.124     1.437 r  G1/current_mode[1]_i_1/O
                         net (fo=1, routed)           0.000     1.437    G1/current_mode[1]_i_1_n_1
    SLICE_X1Y13          FDRE                                         r  G1/current_mode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.514     4.855    G1/clock_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  G1/current_mode_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DBBR/d2/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            G1/current_mode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.186ns (61.058%)  route 0.119ns (38.942%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE                         0.000     0.000 r  DBBR/d2/Q_reg/C
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DBBR/d2/Q_reg/Q
                         net (fo=2, routed)           0.119     0.260    G1/Q2_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I2_O)        0.045     0.305 r  G1/current_mode[1]_i_1/O
                         net (fo=1, routed)           0.000     0.305    G1/current_mode[1]_i_1_n_1
    SLICE_X1Y13          FDRE                                         r  G1/current_mode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.861     1.988    G1/clock_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  G1/current_mode_reg[1]/C

Slack:                    inf
  Source:                 DBBR/d2/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            G1/current_mode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.858%)  route 0.120ns (39.142%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE                         0.000     0.000 r  DBBR/d2/Q_reg/C
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DBBR/d2/Q_reg/Q
                         net (fo=2, routed)           0.120     0.261    G1/Q2_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I2_O)        0.045     0.306 r  G1/current_mode[0]_i_1/O
                         net (fo=1, routed)           0.000     0.306    G1/current_mode[0]_i_1_n_1
    SLICE_X1Y13          FDRE                                         r  G1/current_mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.861     1.988    G1/clock_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  G1/current_mode_reg[0]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            T1/tffD/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.522ns  (logic 0.266ns (17.442%)  route 1.257ns (82.558%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           1.257     1.477    T1/tffD/btnD_IBUF
    SLICE_X38Y47         LUT2 (Prop_lut2_I0_O)        0.045     1.522 r  T1/tffD/Q_i_1__1/O
                         net (fo=1, routed)           0.000     1.522    T1/tffD/Q_i_1__1_n_1
    SLICE_X38Y47         FDRE                                         r  T1/tffD/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.833     1.960    T1/tffD/clock_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  T1/tffD/Q_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            T1/tffC/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.612ns  (logic 0.255ns (15.789%)  route 1.357ns (84.211%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           1.357     1.567    T1/tffC/btnC_IBUF
    SLICE_X38Y47         LUT2 (Prop_lut2_I0_O)        0.045     1.612 r  T1/tffC/Q_i_1/O
                         net (fo=1, routed)           0.000     1.612    T1/tffC/Q_i_1_n_1
    SLICE_X38Y47         FDRE                                         r  T1/tffC/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.833     1.960    T1/tffC/clock_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  T1/tffC/Q_reg/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            T1/tffU/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.829ns  (logic 0.267ns (14.591%)  route 1.562ns (85.409%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           1.446     1.668    T1/tffU/btnU_IBUF
    SLICE_X43Y47         LUT2 (Prop_lut2_I0_O)        0.045     1.713 r  T1/tffU/Q_i_1__0/O
                         net (fo=1, routed)           0.116     1.829    T1/tffU/Q_i_1__0_n_1
    SLICE_X43Y47         FDRE                                         r  T1/tffU/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.834     1.961    T1/tffU/clock_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  T1/tffU/Q_reg/C





