#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000000000114fdc0 .scope module, "CPUTestBench" "CPUTestBench" 2 36;
 .timescale -9 -11;
v00000000011a9b00_0 .net "addressBus", 0 16, L_000000000114ccb0;  1 drivers
v00000000011ab5e0_0 .net "clock", 0 0, v00000000011051d0_0;  1 drivers
o0000000001150948 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000011ab040_0 .net "data_c2r", 0 31, o0000000001150948;  0 drivers
v00000000011ab220_0 .net "data_r2c", 0 31, v00000000011ab0e0_0;  1 drivers
v00000000011ab180_0 .var "reset", 0 0;
v00000000011aa320_0 .var "sim_end", 0 0;
o00000000011521a8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000011ab540_0 .net "writeEnBus", 0 0, o00000000011521a8;  0 drivers
S_0000000001132590 .scope module, "cg0" "Clock" 2 55, 3 8 0, S_000000000114fdc0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "clock";
v00000000011051d0_0 .var "clock", 0 0;
S_0000000001132720 .scope module, "cpu" "CPU" 2 58, 4 6 0, S_000000000114fdc0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "memory_data_in";
    .port_info 3 /OUTPUT 17 "memory_address";
P_00000000011a1020 .param/l "AD" 0 4 139, C4<00000000000000000000000000010000>;
P_00000000011a1058 .param/l "AH" 0 4 193, C4<00000000000000000000000001010000>;
P_00000000011a1090 .param/l "AI" 0 4 152, C4<00000000000000000000000000100000>;
P_00000000011a10c8 .param/l "AIO" 0 4 216, C4<00000000000000000000000001101110>;
P_00000000011a1100 .param/l "AND" 0 4 188, C4<00000000000000000000000001001011>;
P_00000000011a1138 .param/l "ANLZ" 0 4 181, C4<00000000000000000000000001000100>;
P_00000000011a1170 .param/l "AW" 0 4 164, C4<00000000000000000000000000110000>;
P_00000000011a11a8 .param/l "AWM" 0 4 208, C4<00000000000000000000000001100110>;
P_00000000011a11e0 .param/l "BAL" 0 4 212, C4<00000000000000000000000001101010>;
P_00000000011a1218 .param/l "BCR" 0 4 210, C4<00000000000000000000000001101000>;
P_00000000011a1250 .param/l "BCS" 0 4 211, C4<00000000000000000000000001101001>;
P_00000000011a1288 .param/l "BDR" 0 4 206, C4<00000000000000000000000001100100>;
P_00000000011a12c0 .param/l "BIR" 0 4 207, C4<00000000000000000000000001100101>;
P_00000000011a12f8 .param/l "CAL1" 0 4 129, C4<00000000000000000000000000000100>;
P_00000000011a1330 .param/l "CAL2" 0 4 130, C4<00000000000000000000000000000101>;
P_00000000011a1368 .param/l "CAL3" 0 4 131, C4<00000000000000000000000000000110>;
P_00000000011a13a0 .param/l "CAL4" 0 4 132, C4<00000000000000000000000000000111>;
P_00000000011a13d8 .param/l "CB" 0 4 219, C4<00000000000000000000000001110001>;
P_00000000011a1410 .param/l "CBS" 0 4 203, C4<00000000000000000000000001100000>;
P_00000000011a1448 .param/l "CD" 0 4 140, C4<00000000000000000000000000010001>;
P_00000000011a1480 .param/l "CH" 0 4 194, C4<00000000000000000000000001010001>;
P_00000000011a14b8 .param/l "CI" 0 4 153, C4<00000000000000000000000000100001>;
P_00000000011a14f0 .param/l "CLM" 0 4 145, C4<00000000000000000000000000011001>;
P_00000000011a1528 .param/l "CLR" 0 4 172, C4<00000000000000000000000000111001>;
P_00000000011a1560 .param/l "CS" 0 4 182, C4<00000000000000000000000001000101>;
P_00000000011a1598 .param/l "CVA" 0 4 159, C4<00000000000000000000000000101001>;
P_00000000011a15d0 .param/l "CVS" 0 4 158, C4<00000000000000000000000000101000>;
P_00000000011a1608 .param/l "CW" 0 4 165, C4<00000000000000000000000000110001>;
P_00000000011a1640 .param/l "DA" 0 4 227, C4<00000000000000000000000001111001>;
P_00000000011a1678 .param/l "DC" 0 4 231, C4<00000000000000000000000001111101>;
P_00000000011a16b0 .param/l "DD" 0 4 228, C4<00000000000000000000000001111010>;
P_00000000011a16e8 .param/l "DH" 0 4 198, C4<00000000000000000000000001010110>;
P_00000000011a1720 .param/l "DL" 0 4 232, C4<00000000000000000000000001111110>;
P_00000000011a1758 .param/l "DM" 0 4 229, C4<00000000000000000000000001111011>;
P_00000000011a1790 .param/l "DS" 0 4 226, C4<00000000000000000000000001111000>;
P_00000000011a17c8 .param/l "DSA" 0 4 230, C4<00000000000000000000000001111100>;
P_00000000011a1800 .param/l "DST" 0 4 233, C4<00000000000000000000000001111111>;
P_00000000011a1838 .param/l "DW" 0 4 169, C4<00000000000000000000000000110110>;
P_00000000011a1870 .param/l "EBS" 0 4 205, C4<00000000000000000000000001100011>;
P_00000000011a18a8 .param/l "EOR" 0 4 185, C4<00000000000000000000000001001000>;
P_00000000011a18e0 .param/l "EXU" 0 4 209, C4<00000000000000000000000001100111>;
P_00000000011a1918 .param/l "FAL" 0 4 149, C4<00000000000000000000000000011101>;
P_00000000011a1950 .param/l "FAS" 0 4 176, C4<00000000000000000000000000111101>;
P_00000000011a1988 .param/l "FDL" 0 4 150, C4<00000000000000000000000000011110>;
P_00000000011a19c0 .param/l "FDS" 0 4 177, C4<00000000000000000000000000111110>;
P_00000000011a19f8 .param/l "FML" 0 4 151, C4<00000000000000000000000000011111>;
P_00000000011a1a30 .param/l "FMS" 0 4 178, C4<00000000000000000000000000111111>;
P_00000000011a1a68 .param/l "FSL" 0 4 148, C4<00000000000000000000000000011100>;
P_00000000011a1aa0 .param/l "FSS" 0 4 175, C4<00000000000000000000000000111100>;
P_00000000011a1ad8 .param/l "HIO" 0 4 192, C4<00000000000000000000000001001111>;
P_00000000011a1b10 .param/l "INT" 0 4 213, C4<00000000000000000000000001101011>;
P_00000000011a1b48 .param/l "LAD" 0 4 147, C4<00000000000000000000000000011011>;
P_00000000011a1b80 .param/l "LAH" 0 4 202, C4<00000000000000000000000001011011>;
P_00000000011a1bb8 .param/l "LAW" 0 4 174, C4<00000000000000000000000000111011>;
P_00000000011a1bf0 .param/l "LB" 0 4 220, C4<00000000000000000000000001110010>;
P_00000000011a1c28 .param/l "LCD" 0 4 146, C4<00000000000000000000000000011010>;
P_00000000011a1c60 .param/l "LCF" 0 4 218, C4<00000000000000000000000001110000>;
P_00000000011a1c98 .param/l "LCFI" 0 4 128, C4<00000000000000000000000000000010>;
P_00000000011a1cd0 .param/l "LCH" 0 4 201, C4<00000000000000000000000001011010>;
P_00000000011a1d08 .param/l "LCW" 0 4 173, C4<00000000000000000000000000111010>;
P_00000000011a1d40 .param/l "LD" 0 4 141, C4<00000000000000000000000000010010>;
P_00000000011a1d78 .param/l "LH" 0 4 195, C4<00000000000000000000000001010010>;
P_00000000011a1db0 .param/l "LI" 0 4 154, C4<00000000000000000000000000100010>;
P_00000000011a1de8 .param/l "LM" 0 4 160, C4<00000000000000000000000000101010>;
P_00000000011a1e20 .param/l "LPSD" 0 4 137, C4<00000000000000000000000000001110>;
P_00000000011a1e58 .param/l "LRP" 0 4 163, C4<00000000000000000000000000101111>;
P_00000000011a1e90 .param/l "LS" 0 4 187, C4<00000000000000000000000001001010>;
P_00000000011a1ec8 .param/l "LW" 0 4 166, C4<00000000000000000000000000110010>;
P_00000000011a1f00 .param/l "MBS" 0 4 204, C4<00000000000000000000000001100001>;
P_00000000011a1f38 .param/l "MH" 0 4 199, C4<00000000000000000000000001010111>;
P_00000000011a1f70 .param/l "MI" 0 4 155, C4<00000000000000000000000000100011>;
P_00000000011a1fa8 .param/l "MMC" 0 4 217, C4<00000000000000000000000001101111>;
P_00000000011a1fe0 .param/l "MSP" 0 4 142, C4<00000000000000000000000000010011>;
P_00000000011a2018 .param/l "MTB" 0 4 221, C4<00000000000000000000000001110011>;
P_00000000011a2050 .param/l "MTH" 0 4 196, C4<00000000000000000000000001010011>;
P_00000000011a2088 .param/l "MTW" 0 4 167, C4<00000000000000000000000000110011>;
P_00000000011a20c0 .param/l "MW" 0 4 170, C4<00000000000000000000000000110111>;
P_00000000011a20f8 .param/l "OR" 0 4 186, C4<00000000000000000000000001001001>;
P_00000000011a2130 .param/l "PACK" 0 4 224, C4<00000000000000000000000001110110>;
P_00000000011a2168 .param/l "PH1" 0 4 47, +C4<00000000000000000000000000001011>;
P_00000000011a21a0 .param/l "PH2" 0 4 47, +C4<00000000000000000000000000001100>;
P_00000000011a21d8 .param/l "PH3" 0 4 47, +C4<00000000000000000000000000001101>;
P_00000000011a2210 .param/l "PH4" 0 4 47, +C4<00000000000000000000000000001110>;
P_00000000011a2248 .param/l "PLM" 0 4 135, C4<00000000000000000000000000001010>;
P_00000000011a2280 .param/l "PLW" 0 4 133, C4<00000000000000000000000000001000>;
P_00000000011a22b8 .param/l "PRE1" 0 4 46, +C4<00000000000000000000000000000001>;
P_00000000011a22f0 .param/l "PRE2" 0 4 46, +C4<00000000000000000000000000000010>;
P_00000000011a2328 .param/l "PRE3" 0 4 46, +C4<00000000000000000000000000000011>;
P_00000000011a2360 .param/l "PRE4" 0 4 46, +C4<00000000000000000000000000000100>;
P_00000000011a2398 .param/l "PSM" 0 4 136, C4<00000000000000000000000000001011>;
P_00000000011a23d0 .param/l "PSW" 0 4 134, C4<00000000000000000000000000001001>;
P_00000000011a2408 .param/l "RD" 0 4 214, C4<00000000000000000000000001101100>;
P_00000000011a2440 .param/l "S" 0 4 157, C4<00000000000000000000000000100101>;
P_00000000011a2478 .param/l "SD" 0 4 144, C4<00000000000000000000000000011000>;
P_00000000011a24b0 .param/l "SF" 0 4 156, C4<00000000000000000000000000100100>;
P_00000000011a24e8 .param/l "SH" 0 4 200, C4<00000000000000000000000001011000>;
P_00000000011a2520 .param/l "SIO" 0 4 189, C4<00000000000000000000000001001100>;
P_00000000011a2558 .param/l "STB" 0 4 223, C4<00000000000000000000000001110101>;
P_00000000011a2590 .param/l "STD" 0 4 143, C4<00000000000000000000000000010101>;
P_00000000011a25c8 .param/l "STFC" 0 4 222, C4<00000000000000000000000001110100>;
P_00000000011a2600 .param/l "STH" 0 4 197, C4<00000000000000000000000001010101>;
P_00000000011a2638 .param/l "STM" 0 4 161, C4<00000000000000000000000000101011>;
P_00000000011a2670 .param/l "STS" 0 4 184, C4<00000000000000000000000001000111>;
P_00000000011a26a8 .param/l "STW" 0 4 168, C4<00000000000000000000000000110101>;
P_00000000011a26e0 .param/l "SW" 0 4 171, C4<00000000000000000000000000111000>;
P_00000000011a2718 .param/l "TBS" 0 4 180, C4<00000000000000000000000001000001>;
P_00000000011a2750 .param/l "TDV" 0 4 191, C4<00000000000000000000000001001110>;
P_00000000011a2788 .param/l "TIO" 0 4 190, C4<00000000000000000000000001001101>;
P_00000000011a27c0 .param/l "TTBS" 0 4 179, C4<00000000000000000000000001000000>;
P_00000000011a27f8 .param/l "UNPK" 0 4 225, C4<00000000000000000000000001110111>;
P_00000000011a2830 .param/l "WAIT" 0 4 162, C4<00000000000000000000000000101110>;
P_00000000011a2868 .param/l "WD" 0 4 215, C4<00000000000000000000000001101101>;
P_00000000011a28a0 .param/l "XPSD" 0 4 138, C4<00000000000000000000000000001111>;
P_00000000011a28d8 .param/l "XW" 0 4 183, C4<00000000000000000000000001000110>;
L_000000000114ccb0 .functor BUFZ 17, v00000000011a7ee0_0, C4<00000000000000000>, C4<00000000000000000>, C4<00000000000000000>;
L_000000000114d260 .functor BUFZ 32, v00000000011ab0e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000000000114d500 .functor OR 1, L_00000000011a9ec0, L_00000000011aa0a0, C4<0>, C4<0>;
L_000000000114d110 .functor OR 1, L_000000000114d500, L_00000000011aae60, C4<0>, C4<0>;
L_000000000114ce70 .functor OR 1, L_000000000114d110, L_00000000011ab360, C4<0>, C4<0>;
L_000000000114d1f0 .functor OR 1, L_000000000114ce70, L_00000000011a9c40, C4<0>, C4<0>;
L_000000000114d570 .functor OR 1, L_000000000114d1f0, L_00000000011ab4a0, C4<0>, C4<0>;
v00000000011067b0_0 .net *"_ivl_10", 0 0, L_00000000011a9ec0;  1 drivers
v00000000011a7b20_0 .net *"_ivl_12", 31 0, L_00000000011aa8c0;  1 drivers
L_00000000011d0118 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000011a87a0_0 .net *"_ivl_15", 24 0, L_00000000011d0118;  1 drivers
L_00000000011d0160 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v00000000011a7c60_0 .net/2u *"_ivl_16", 31 0, L_00000000011d0160;  1 drivers
v00000000011a7bc0_0 .net *"_ivl_18", 0 0, L_00000000011aa0a0;  1 drivers
v00000000011a6d60_0 .net *"_ivl_20", 0 0, L_000000000114d500;  1 drivers
v00000000011a8340_0 .net *"_ivl_22", 31 0, L_00000000011aa280;  1 drivers
L_00000000011d01a8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000011a79e0_0 .net *"_ivl_25", 24 0, L_00000000011d01a8;  1 drivers
L_00000000011d01f0 .functor BUFT 1, C4<00000000000000000000000000100010>, C4<0>, C4<0>, C4<0>;
v00000000011a7620_0 .net/2u *"_ivl_26", 31 0, L_00000000011d01f0;  1 drivers
v00000000011a6fe0_0 .net *"_ivl_28", 0 0, L_00000000011aae60;  1 drivers
v00000000011a74e0_0 .net *"_ivl_30", 0 0, L_000000000114d110;  1 drivers
v00000000011a6a40_0 .net *"_ivl_32", 31 0, L_00000000011aa640;  1 drivers
L_00000000011d0238 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000011a83e0_0 .net *"_ivl_35", 24 0, L_00000000011d0238;  1 drivers
L_00000000011d0280 .functor BUFT 1, C4<00000000000000000000000001100000>, C4<0>, C4<0>, C4<0>;
v00000000011a8840_0 .net/2u *"_ivl_36", 31 0, L_00000000011d0280;  1 drivers
v00000000011a7260_0 .net *"_ivl_38", 0 0, L_00000000011ab360;  1 drivers
v00000000011a7da0_0 .net *"_ivl_4", 31 0, L_00000000011ab2c0;  1 drivers
v00000000011a76c0_0 .net *"_ivl_40", 0 0, L_000000000114ce70;  1 drivers
v00000000011a69a0_0 .net *"_ivl_42", 31 0, L_00000000011a9ba0;  1 drivers
L_00000000011d02c8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000011a8520_0 .net *"_ivl_45", 24 0, L_00000000011d02c8;  1 drivers
L_00000000011d0310 .functor BUFT 1, C4<00000000000000000000000001100011>, C4<0>, C4<0>, C4<0>;
v00000000011a7d00_0 .net/2u *"_ivl_46", 31 0, L_00000000011d0310;  1 drivers
v00000000011a7a80_0 .net *"_ivl_48", 0 0, L_00000000011a9c40;  1 drivers
v00000000011a8480_0 .net *"_ivl_50", 0 0, L_000000000114d1f0;  1 drivers
v00000000011a7440_0 .net *"_ivl_52", 31 0, L_00000000011aaa00;  1 drivers
L_00000000011d0358 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000011a80c0_0 .net *"_ivl_55", 24 0, L_00000000011d0358;  1 drivers
L_00000000011d03a0 .functor BUFT 1, C4<00000000000000000000000001100001>, C4<0>, C4<0>, C4<0>;
v00000000011a6ae0_0 .net/2u *"_ivl_56", 31 0, L_00000000011d03a0;  1 drivers
v00000000011a8660_0 .net *"_ivl_58", 0 0, L_00000000011ab4a0;  1 drivers
L_00000000011d0088 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000011a7760_0 .net *"_ivl_7", 24 0, L_00000000011d0088;  1 drivers
L_00000000011d00d0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000000011a7e40_0 .net/2u *"_ivl_8", 31 0, L_00000000011d00d0;  1 drivers
v00000000011a8700_0 .var "a", 0 71;
v00000000011a6e00_0 .var "b", 0 71;
v00000000011a7080_0 .var "c", 0 31;
v00000000011a85c0_0 .net "c_in", 0 31, L_000000000114d260;  1 drivers
v00000000011a6b80_0 .net "clock", 0 0, v00000000011051d0_0;  alias, 1 drivers
v00000000011a7800_0 .var "d", 0 71;
v00000000011a6c20_0 .var "e", 0 7;
v00000000011a6cc0_0 .var "ende", 0 0;
v00000000011a7ee0_0 .var "lb", 15 31;
v00000000011a7f80_0 .var "lmxc", 0 0;
v00000000011a78a0_0 .var "lmxq", 0 0;
v00000000011a7940_0 .net "memory_address", 15 31, L_000000000114ccb0;  alias, 1 drivers
v00000000011a7120_0 .net "memory_data_in", 0 31, v00000000011ab0e0_0;  alias, 1 drivers
v00000000011a71c0_0 .var "o_opcode", 1 7;
v00000000011a73a0_0 .var "p", 15 33;
v00000000011a7300_0 .var "phase", 0 7;
v00000000011a8020_0 .net "preim", 0 0, L_000000000114d570;  1 drivers
v00000000011a8200_0 .var "q", 15 31;
v00000000011a6f40_0 .var "r", 28 31;
v00000000011a8160_0 .net "reset", 0 0, v00000000011ab180_0;  1 drivers
E_0000000001142060 .event posedge, v00000000011a8160_0, v00000000011051d0_0;
E_0000000001143a60/0 .event edge, v00000000011a73a0_0, v00000000011a78a0_0, v00000000011a8200_0, v00000000011a7f80_0;
E_0000000001143a60/1 .event edge, v00000000011a7080_0, v00000000011a7300_0;
E_0000000001143a60 .event/or E_0000000001143a60/0, E_0000000001143a60/1;
L_00000000011ab2c0 .concat [ 7 25 0 0], v00000000011a71c0_0, L_00000000011d0088;
L_00000000011a9ec0 .cmp/eq 32, L_00000000011ab2c0, L_00000000011d00d0;
L_00000000011aa8c0 .concat [ 7 25 0 0], v00000000011a71c0_0, L_00000000011d0118;
L_00000000011aa0a0 .cmp/eq 32, L_00000000011aa8c0, L_00000000011d0160;
L_00000000011aa280 .concat [ 7 25 0 0], v00000000011a71c0_0, L_00000000011d01a8;
L_00000000011aae60 .cmp/eq 32, L_00000000011aa280, L_00000000011d01f0;
L_00000000011aa640 .concat [ 7 25 0 0], v00000000011a71c0_0, L_00000000011d0238;
L_00000000011ab360 .cmp/eq 32, L_00000000011aa640, L_00000000011d0280;
L_00000000011a9ba0 .concat [ 7 25 0 0], v00000000011a71c0_0, L_00000000011d02c8;
L_00000000011a9c40 .cmp/eq 32, L_00000000011a9ba0, L_00000000011d0310;
L_00000000011aaa00 .concat [ 7 25 0 0], v00000000011a71c0_0, L_00000000011d0358;
L_00000000011ab4a0 .cmp/eq 32, L_00000000011aaa00, L_00000000011d03a0;
S_00000000011328b0 .scope module, "ram" "Memory" 2 56, 2 9 0, S_000000000114fdc0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 17 "address";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
P_00000000011437e0 .param/l "ADDRESS_MASK" 0 2 12, C4<00000000111111111>;
v00000000011a82a0_0 .net "address", 15 31, L_000000000114ccb0;  alias, 1 drivers
v00000000011a6ea0_0 .net "clock", 0 0, v00000000011051d0_0;  alias, 1 drivers
v00000000011a7580_0 .net "data_in", 0 31, o0000000001150948;  alias, 0 drivers
v00000000011ab0e0_0 .var "data_out", 0 31;
v00000000011ab400_0 .var/i "i", 31 0;
v00000000011aa960 .array "ram_cells", 127 0, 0 31;
v00000000011ab7c0_0 .net "write_en", 0 0, o00000000011521a8;  alias, 0 drivers
E_0000000001143420 .event posedge, v00000000011051d0_0;
v00000000011aa960_0 .array/port v00000000011aa960, 0;
v00000000011aa960_1 .array/port v00000000011aa960, 1;
v00000000011aa960_2 .array/port v00000000011aa960, 2;
E_0000000001142ee0/0 .event edge, v00000000011a7940_0, v00000000011aa960_0, v00000000011aa960_1, v00000000011aa960_2;
v00000000011aa960_3 .array/port v00000000011aa960, 3;
v00000000011aa960_4 .array/port v00000000011aa960, 4;
v00000000011aa960_5 .array/port v00000000011aa960, 5;
v00000000011aa960_6 .array/port v00000000011aa960, 6;
E_0000000001142ee0/1 .event edge, v00000000011aa960_3, v00000000011aa960_4, v00000000011aa960_5, v00000000011aa960_6;
v00000000011aa960_7 .array/port v00000000011aa960, 7;
v00000000011aa960_8 .array/port v00000000011aa960, 8;
v00000000011aa960_9 .array/port v00000000011aa960, 9;
v00000000011aa960_10 .array/port v00000000011aa960, 10;
E_0000000001142ee0/2 .event edge, v00000000011aa960_7, v00000000011aa960_8, v00000000011aa960_9, v00000000011aa960_10;
v00000000011aa960_11 .array/port v00000000011aa960, 11;
v00000000011aa960_12 .array/port v00000000011aa960, 12;
v00000000011aa960_13 .array/port v00000000011aa960, 13;
v00000000011aa960_14 .array/port v00000000011aa960, 14;
E_0000000001142ee0/3 .event edge, v00000000011aa960_11, v00000000011aa960_12, v00000000011aa960_13, v00000000011aa960_14;
v00000000011aa960_15 .array/port v00000000011aa960, 15;
v00000000011aa960_16 .array/port v00000000011aa960, 16;
v00000000011aa960_17 .array/port v00000000011aa960, 17;
v00000000011aa960_18 .array/port v00000000011aa960, 18;
E_0000000001142ee0/4 .event edge, v00000000011aa960_15, v00000000011aa960_16, v00000000011aa960_17, v00000000011aa960_18;
v00000000011aa960_19 .array/port v00000000011aa960, 19;
v00000000011aa960_20 .array/port v00000000011aa960, 20;
v00000000011aa960_21 .array/port v00000000011aa960, 21;
v00000000011aa960_22 .array/port v00000000011aa960, 22;
E_0000000001142ee0/5 .event edge, v00000000011aa960_19, v00000000011aa960_20, v00000000011aa960_21, v00000000011aa960_22;
v00000000011aa960_23 .array/port v00000000011aa960, 23;
v00000000011aa960_24 .array/port v00000000011aa960, 24;
v00000000011aa960_25 .array/port v00000000011aa960, 25;
v00000000011aa960_26 .array/port v00000000011aa960, 26;
E_0000000001142ee0/6 .event edge, v00000000011aa960_23, v00000000011aa960_24, v00000000011aa960_25, v00000000011aa960_26;
v00000000011aa960_27 .array/port v00000000011aa960, 27;
v00000000011aa960_28 .array/port v00000000011aa960, 28;
v00000000011aa960_29 .array/port v00000000011aa960, 29;
v00000000011aa960_30 .array/port v00000000011aa960, 30;
E_0000000001142ee0/7 .event edge, v00000000011aa960_27, v00000000011aa960_28, v00000000011aa960_29, v00000000011aa960_30;
v00000000011aa960_31 .array/port v00000000011aa960, 31;
v00000000011aa960_32 .array/port v00000000011aa960, 32;
v00000000011aa960_33 .array/port v00000000011aa960, 33;
v00000000011aa960_34 .array/port v00000000011aa960, 34;
E_0000000001142ee0/8 .event edge, v00000000011aa960_31, v00000000011aa960_32, v00000000011aa960_33, v00000000011aa960_34;
v00000000011aa960_35 .array/port v00000000011aa960, 35;
v00000000011aa960_36 .array/port v00000000011aa960, 36;
v00000000011aa960_37 .array/port v00000000011aa960, 37;
v00000000011aa960_38 .array/port v00000000011aa960, 38;
E_0000000001142ee0/9 .event edge, v00000000011aa960_35, v00000000011aa960_36, v00000000011aa960_37, v00000000011aa960_38;
v00000000011aa960_39 .array/port v00000000011aa960, 39;
v00000000011aa960_40 .array/port v00000000011aa960, 40;
v00000000011aa960_41 .array/port v00000000011aa960, 41;
v00000000011aa960_42 .array/port v00000000011aa960, 42;
E_0000000001142ee0/10 .event edge, v00000000011aa960_39, v00000000011aa960_40, v00000000011aa960_41, v00000000011aa960_42;
v00000000011aa960_43 .array/port v00000000011aa960, 43;
v00000000011aa960_44 .array/port v00000000011aa960, 44;
v00000000011aa960_45 .array/port v00000000011aa960, 45;
v00000000011aa960_46 .array/port v00000000011aa960, 46;
E_0000000001142ee0/11 .event edge, v00000000011aa960_43, v00000000011aa960_44, v00000000011aa960_45, v00000000011aa960_46;
v00000000011aa960_47 .array/port v00000000011aa960, 47;
v00000000011aa960_48 .array/port v00000000011aa960, 48;
v00000000011aa960_49 .array/port v00000000011aa960, 49;
v00000000011aa960_50 .array/port v00000000011aa960, 50;
E_0000000001142ee0/12 .event edge, v00000000011aa960_47, v00000000011aa960_48, v00000000011aa960_49, v00000000011aa960_50;
v00000000011aa960_51 .array/port v00000000011aa960, 51;
v00000000011aa960_52 .array/port v00000000011aa960, 52;
v00000000011aa960_53 .array/port v00000000011aa960, 53;
v00000000011aa960_54 .array/port v00000000011aa960, 54;
E_0000000001142ee0/13 .event edge, v00000000011aa960_51, v00000000011aa960_52, v00000000011aa960_53, v00000000011aa960_54;
v00000000011aa960_55 .array/port v00000000011aa960, 55;
v00000000011aa960_56 .array/port v00000000011aa960, 56;
v00000000011aa960_57 .array/port v00000000011aa960, 57;
v00000000011aa960_58 .array/port v00000000011aa960, 58;
E_0000000001142ee0/14 .event edge, v00000000011aa960_55, v00000000011aa960_56, v00000000011aa960_57, v00000000011aa960_58;
v00000000011aa960_59 .array/port v00000000011aa960, 59;
v00000000011aa960_60 .array/port v00000000011aa960, 60;
v00000000011aa960_61 .array/port v00000000011aa960, 61;
v00000000011aa960_62 .array/port v00000000011aa960, 62;
E_0000000001142ee0/15 .event edge, v00000000011aa960_59, v00000000011aa960_60, v00000000011aa960_61, v00000000011aa960_62;
v00000000011aa960_63 .array/port v00000000011aa960, 63;
v00000000011aa960_64 .array/port v00000000011aa960, 64;
v00000000011aa960_65 .array/port v00000000011aa960, 65;
v00000000011aa960_66 .array/port v00000000011aa960, 66;
E_0000000001142ee0/16 .event edge, v00000000011aa960_63, v00000000011aa960_64, v00000000011aa960_65, v00000000011aa960_66;
v00000000011aa960_67 .array/port v00000000011aa960, 67;
v00000000011aa960_68 .array/port v00000000011aa960, 68;
v00000000011aa960_69 .array/port v00000000011aa960, 69;
v00000000011aa960_70 .array/port v00000000011aa960, 70;
E_0000000001142ee0/17 .event edge, v00000000011aa960_67, v00000000011aa960_68, v00000000011aa960_69, v00000000011aa960_70;
v00000000011aa960_71 .array/port v00000000011aa960, 71;
v00000000011aa960_72 .array/port v00000000011aa960, 72;
v00000000011aa960_73 .array/port v00000000011aa960, 73;
v00000000011aa960_74 .array/port v00000000011aa960, 74;
E_0000000001142ee0/18 .event edge, v00000000011aa960_71, v00000000011aa960_72, v00000000011aa960_73, v00000000011aa960_74;
v00000000011aa960_75 .array/port v00000000011aa960, 75;
v00000000011aa960_76 .array/port v00000000011aa960, 76;
v00000000011aa960_77 .array/port v00000000011aa960, 77;
v00000000011aa960_78 .array/port v00000000011aa960, 78;
E_0000000001142ee0/19 .event edge, v00000000011aa960_75, v00000000011aa960_76, v00000000011aa960_77, v00000000011aa960_78;
v00000000011aa960_79 .array/port v00000000011aa960, 79;
v00000000011aa960_80 .array/port v00000000011aa960, 80;
v00000000011aa960_81 .array/port v00000000011aa960, 81;
v00000000011aa960_82 .array/port v00000000011aa960, 82;
E_0000000001142ee0/20 .event edge, v00000000011aa960_79, v00000000011aa960_80, v00000000011aa960_81, v00000000011aa960_82;
v00000000011aa960_83 .array/port v00000000011aa960, 83;
v00000000011aa960_84 .array/port v00000000011aa960, 84;
v00000000011aa960_85 .array/port v00000000011aa960, 85;
v00000000011aa960_86 .array/port v00000000011aa960, 86;
E_0000000001142ee0/21 .event edge, v00000000011aa960_83, v00000000011aa960_84, v00000000011aa960_85, v00000000011aa960_86;
v00000000011aa960_87 .array/port v00000000011aa960, 87;
v00000000011aa960_88 .array/port v00000000011aa960, 88;
v00000000011aa960_89 .array/port v00000000011aa960, 89;
v00000000011aa960_90 .array/port v00000000011aa960, 90;
E_0000000001142ee0/22 .event edge, v00000000011aa960_87, v00000000011aa960_88, v00000000011aa960_89, v00000000011aa960_90;
v00000000011aa960_91 .array/port v00000000011aa960, 91;
v00000000011aa960_92 .array/port v00000000011aa960, 92;
v00000000011aa960_93 .array/port v00000000011aa960, 93;
v00000000011aa960_94 .array/port v00000000011aa960, 94;
E_0000000001142ee0/23 .event edge, v00000000011aa960_91, v00000000011aa960_92, v00000000011aa960_93, v00000000011aa960_94;
v00000000011aa960_95 .array/port v00000000011aa960, 95;
v00000000011aa960_96 .array/port v00000000011aa960, 96;
v00000000011aa960_97 .array/port v00000000011aa960, 97;
v00000000011aa960_98 .array/port v00000000011aa960, 98;
E_0000000001142ee0/24 .event edge, v00000000011aa960_95, v00000000011aa960_96, v00000000011aa960_97, v00000000011aa960_98;
v00000000011aa960_99 .array/port v00000000011aa960, 99;
v00000000011aa960_100 .array/port v00000000011aa960, 100;
v00000000011aa960_101 .array/port v00000000011aa960, 101;
v00000000011aa960_102 .array/port v00000000011aa960, 102;
E_0000000001142ee0/25 .event edge, v00000000011aa960_99, v00000000011aa960_100, v00000000011aa960_101, v00000000011aa960_102;
v00000000011aa960_103 .array/port v00000000011aa960, 103;
v00000000011aa960_104 .array/port v00000000011aa960, 104;
v00000000011aa960_105 .array/port v00000000011aa960, 105;
v00000000011aa960_106 .array/port v00000000011aa960, 106;
E_0000000001142ee0/26 .event edge, v00000000011aa960_103, v00000000011aa960_104, v00000000011aa960_105, v00000000011aa960_106;
v00000000011aa960_107 .array/port v00000000011aa960, 107;
v00000000011aa960_108 .array/port v00000000011aa960, 108;
v00000000011aa960_109 .array/port v00000000011aa960, 109;
v00000000011aa960_110 .array/port v00000000011aa960, 110;
E_0000000001142ee0/27 .event edge, v00000000011aa960_107, v00000000011aa960_108, v00000000011aa960_109, v00000000011aa960_110;
v00000000011aa960_111 .array/port v00000000011aa960, 111;
v00000000011aa960_112 .array/port v00000000011aa960, 112;
v00000000011aa960_113 .array/port v00000000011aa960, 113;
v00000000011aa960_114 .array/port v00000000011aa960, 114;
E_0000000001142ee0/28 .event edge, v00000000011aa960_111, v00000000011aa960_112, v00000000011aa960_113, v00000000011aa960_114;
v00000000011aa960_115 .array/port v00000000011aa960, 115;
v00000000011aa960_116 .array/port v00000000011aa960, 116;
v00000000011aa960_117 .array/port v00000000011aa960, 117;
v00000000011aa960_118 .array/port v00000000011aa960, 118;
E_0000000001142ee0/29 .event edge, v00000000011aa960_115, v00000000011aa960_116, v00000000011aa960_117, v00000000011aa960_118;
v00000000011aa960_119 .array/port v00000000011aa960, 119;
v00000000011aa960_120 .array/port v00000000011aa960, 120;
v00000000011aa960_121 .array/port v00000000011aa960, 121;
v00000000011aa960_122 .array/port v00000000011aa960, 122;
E_0000000001142ee0/30 .event edge, v00000000011aa960_119, v00000000011aa960_120, v00000000011aa960_121, v00000000011aa960_122;
v00000000011aa960_123 .array/port v00000000011aa960, 123;
v00000000011aa960_124 .array/port v00000000011aa960, 124;
v00000000011aa960_125 .array/port v00000000011aa960, 125;
v00000000011aa960_126 .array/port v00000000011aa960, 126;
E_0000000001142ee0/31 .event edge, v00000000011aa960_123, v00000000011aa960_124, v00000000011aa960_125, v00000000011aa960_126;
v00000000011aa960_127 .array/port v00000000011aa960, 127;
E_0000000001142ee0/32 .event edge, v00000000011aa960_127;
E_0000000001142ee0 .event/or E_0000000001142ee0/0, E_0000000001142ee0/1, E_0000000001142ee0/2, E_0000000001142ee0/3, E_0000000001142ee0/4, E_0000000001142ee0/5, E_0000000001142ee0/6, E_0000000001142ee0/7, E_0000000001142ee0/8, E_0000000001142ee0/9, E_0000000001142ee0/10, E_0000000001142ee0/11, E_0000000001142ee0/12, E_0000000001142ee0/13, E_0000000001142ee0/14, E_0000000001142ee0/15, E_0000000001142ee0/16, E_0000000001142ee0/17, E_0000000001142ee0/18, E_0000000001142ee0/19, E_0000000001142ee0/20, E_0000000001142ee0/21, E_0000000001142ee0/22, E_0000000001142ee0/23, E_0000000001142ee0/24, E_0000000001142ee0/25, E_0000000001142ee0/26, E_0000000001142ee0/27, E_0000000001142ee0/28, E_0000000001142ee0/29, E_0000000001142ee0/30, E_0000000001142ee0/31, E_0000000001142ee0/32;
    .scope S_0000000001132590;
T_0 ;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011051d0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0000000001132590;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v00000000011051d0_0;
    %inv;
    %assign/vec4 v00000000011051d0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000011328b0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000011ab400_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000000011ab400_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000000011ab400_0;
    %store/vec4a v00000000011aa960, 4, 0;
    %load/vec4 v00000000011ab400_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000011ab400_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_00000000011328b0;
T_3 ;
    %wait E_0000000001142ee0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000011ab0e0_0, 0, 32;
    %load/vec4 v00000000011a82a0_0;
    %load/vec4 v00000000011a82a0_0;
    %pushi/vec4 511, 0, 17;
    %and;
    %ix/vec4 4;
    %load/vec4a v00000000011aa960, 4;
    %store/vec4 v00000000011ab0e0_0, 0, 32;
    %jmp T_3.1;
T_3.1 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000000011328b0;
T_4 ;
    %wait E_0000000001143420;
    %load/vec4 v00000000011ab7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000000011a7580_0;
    %load/vec4 v00000000011a82a0_0;
    %pushi/vec4 511, 0, 17;
    %and;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011aa960, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000001132720;
T_5 ;
    %wait E_0000000001143a60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011a78a0_0, 0, 1;
    %load/vec4 v00000000011a73a0_0;
    %pad/u 17;
    %store/vec4 v00000000011a7ee0_0, 0, 17;
    %load/vec4 v00000000011a78a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v00000000011a8200_0;
    %parti/s 8, 9, 5;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000011a7ee0_0, 4, 8;
T_5.0 ;
    %load/vec4 v00000000011a7f80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v00000000011a7080_0;
    %parti/s 16, 1, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000011a7ee0_0, 4, 16;
T_5.2 ;
    %load/vec4 v00000000011a7300_0;
    %pad/u 32;
    %pushi/vec4 12, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v00000000011a6cc0_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000000001132720;
T_6 ;
    %wait E_0000000001142060;
    %load/vec4 v00000000011a8160_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 72;
    %assign/vec4 v00000000011a8700_0, 0;
    %pushi/vec4 0, 0, 72;
    %assign/vec4 v00000000011a6e00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000011a7080_0, 0;
    %pushi/vec4 0, 0, 72;
    %assign/vec4 v00000000011a7800_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000000011a71c0_0, 0;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v00000000011a73a0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v00000000011a8200_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000011a6c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011a7f80_0, 0;
    %pushi/vec4 12, 0, 8;
    %assign/vec4 v00000000011a7300_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000000011a85c0_0;
    %assign/vec4 v00000000011a7080_0, 0;
    %load/vec4 v00000000011a7300_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v00000000011a7300_0, 0;
    %jmp T_6.9;
T_6.2 ;
    %load/vec4 v00000000011a73a0_0;
    %pad/u 17;
    %assign/vec4 v00000000011a8200_0, 0;
    %pushi/vec4 0, 0, 72;
    %assign/vec4 v00000000011a8700_0, 0;
    %pushi/vec4 0, 0, 72;
    %assign/vec4 v00000000011a6e00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000011a6c20_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v00000000011a7300_0, 0;
    %load/vec4 v00000000011a8020_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.10, 4;
    %pushi/vec4 11, 0, 8;
    %assign/vec4 v00000000011a7300_0, 0;
T_6.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011a7f80_0, 0;
    %jmp T_6.9;
T_6.3 ;
    %pushi/vec4 0, 0, 72;
    %assign/vec4 v00000000011a8700_0, 0;
    %pushi/vec4 0, 0, 72;
    %assign/vec4 v00000000011a7800_0, 0;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v00000000011a7300_0, 0;
    %jmp T_6.9;
T_6.4 ;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v00000000011a7300_0, 0;
    %jmp T_6.9;
T_6.5 ;
    %pushi/vec4 11, 0, 8;
    %assign/vec4 v00000000011a7300_0, 0;
    %jmp T_6.9;
T_6.6 ;
    %pushi/vec4 12, 0, 8;
    %assign/vec4 v00000000011a7300_0, 0;
    %jmp T_6.9;
T_6.7 ;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v00000000011a7300_0, 0;
    %jmp T_6.9;
T_6.9 ;
    %pop/vec4 1;
    %load/vec4 v00000000011a6cc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.12, 4;
    %load/vec4 v00000000011a85c0_0;
    %parti/s 7, 24, 6;
    %assign/vec4 v00000000011a71c0_0, 0;
    %load/vec4 v00000000011a85c0_0;
    %parti/s 4, 20, 6;
    %assign/vec4 v00000000011a6f40_0, 0;
    %load/vec4 v00000000011a85c0_0;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000000011a7800_0, 4, 5;
    %load/vec4 v00000000011a73a0_0;
    %addi 1, 0, 19;
    %assign/vec4 v00000000011a73a0_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v00000000011a7300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000011a7f80_0, 0;
T_6.12 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000000000114fdc0;
T_7 ;
    %vpi_call 2 38 "$dumpfile", "vcd/CPUTestBench.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000, S_000000000114fdc0 {0 0 0};
    %vpi_call 2 41 "$write", "fetch: " {0 0 0};
    %vpi_call 2 42 "$readmemh", "programs/init.txt", v00000000011aa960 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011aa320_0, 0, 1;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011ab180_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011ab180_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011ab180_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 45 "$finish" {0 0 0};
    %vpi_call 2 47 "$display", "All done!" {0 0 0};
    %vpi_call 2 48 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_000000000114fdc0;
T_8 ;
    %wait E_0000000001143420;
    %load/vec4 v00000000011ab540_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v00000000011a9b00_0;
    %pushi/vec4 256, 0, 17;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000011ab040_0;
    %pushi/vec4 65537, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000011aa320_0, 0;
T_8.2 ;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "CPUTestBench.v";
    "./Clock.v";
    "./CPU.v";
