// Seed: 4102059741
module module_0;
  wire id_1;
  wire id_2;
  module_2 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2
  );
endmodule
module module_1;
  assign id_1 = id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wand id_6, id_7, id_8, id_9;
  assign id_7 = 1;
endmodule
module module_3 (
    output wire  id_0,
    input  wire  id_1
    , id_9,
    output wand  id_2,
    input  tri0  id_3,
    input  tri1  id_4,
    input  uwire id_5
    , id_10,
    input  tri0  id_6,
    input  tri1  id_7
);
endmodule
module module_4 (
    input logic id_0,
    input uwire id_1,
    output tri id_2,
    input wire id_3,
    output wand id_4
    , id_14,
    input uwire id_5,
    output logic id_6,
    input wire id_7,
    output uwire id_8,
    input uwire id_9,
    inout uwire id_10,
    input supply0 id_11,
    input wand id_12
);
  generate
    always if (1) id_6 <= id_0;
  endgenerate
  id_15(
      .id_0(id_0), .id_1(id_2), .id_2(1), .id_3(1), .id_4(1), .id_5(1)
  );
  wire id_16;
  wire id_17;
  module_3 modCall_1 (
      id_4,
      id_11,
      id_2,
      id_5,
      id_1,
      id_5,
      id_10,
      id_12
  );
  assign modCall_1.id_7 = 0;
endmodule
