// Seed: 3798430197
module module_0 #(
    parameter id_2 = 32'd22
) (
    output tri id_0
);
  logic _id_2;
  id_3[id_2>>1] ();
  wire  id_4;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd40,
    parameter id_2 = 32'd67,
    parameter id_5 = 32'd17
) (
    output supply0 id_0,
    input wor _id_1,
    input wire _id_2,
    output tri id_3,
    input tri id_4,
    input wire _id_5
);
  tri0 [1 'b0 : {  id_1  ,  id_2  }  -  id_5] id_7;
  module_0 modCall_1 (id_3);
  assign id_7 = id_7 ? id_2 : 1 * 1 == id_4;
endmodule
