Version 4
SHEET 1 2580 9448
WIRE -528 -48 -560 -48
WIRE -384 -48 -528 -48
WIRE -256 -48 -384 -48
WIRE -128 -48 -256 -48
WIRE 352 -48 -128 -48
WIRE 528 -48 352 -48
WIRE 656 -48 528 -48
WIRE 800 -48 656 -48
WIRE 944 -48 896 -48
WIRE 1200 -48 944 -48
WIRE 1472 -48 1200 -48
WIRE 528 -32 528 -48
WIRE 656 -32 656 -48
WIRE -560 -16 -560 -48
WIRE -384 -16 -384 -48
WIRE -256 16 -256 -48
WIRE -128 16 -128 -48
WIRE -560 80 -560 64
WIRE 352 80 352 -48
WIRE 352 80 288 80
WIRE 352 96 352 80
WIRE -256 112 -256 96
WIRE 320 112 -256 112
WIRE 528 128 528 112
WIRE 528 128 384 128
WIRE 752 128 528 128
WIRE 816 128 816 0
WIRE 320 144 272 144
WIRE 944 144 944 -48
WIRE 1024 144 944 144
WIRE 1328 144 1280 144
WIRE 1392 144 1328 144
WIRE 1472 144 1392 144
WIRE -384 160 -384 64
WIRE 128 160 -384 160
WIRE 160 160 128 160
WIRE 272 160 272 144
WIRE 272 160 240 160
WIRE 1472 160 1472 144
WIRE 944 176 944 144
WIRE 1328 176 1328 144
WIRE -384 224 -384 160
WIRE -128 224 -128 96
WIRE -64 224 -128 224
WIRE 96 224 16 224
WIRE 272 224 272 160
WIRE 304 224 272 224
WIRE 528 224 528 128
WIRE 528 224 384 224
WIRE -256 256 -256 112
WIRE -128 256 -128 224
WIRE 288 272 288 80
WIRE 352 272 288 272
WIRE 352 288 352 272
WIRE 944 288 944 240
WIRE 1152 288 1152 240
WIRE 1328 288 1328 240
WIRE 1472 288 1472 240
WIRE 128 304 128 160
WIRE 320 304 128 304
WIRE 528 320 384 320
WIRE 656 320 656 112
WIRE 656 320 528 320
WIRE 752 320 656 320
WIRE 816 320 816 128
WIRE -560 336 -560 160
WIRE -384 336 -384 288
WIRE 96 336 96 224
WIRE 272 336 96 336
WIRE 320 336 272 336
WIRE 816 352 816 320
WIRE 272 416 272 336
WIRE 304 416 272 416
WIRE 528 416 528 320
WIRE 528 416 384 416
WIRE 816 448 816 432
FLAG 816 448 0
FLAG 1472 32 0
FLAG -384 336 0
FLAG -256 336 0
FLAG -128 336 0
FLAG 352 352 0
FLAG 352 160 0
FLAG -560 336 0
FLAG 944 288 0
FLAG 1328 288 0
FLAG 1472 288 0
FLAG 1152 288 0
FLAG 1200 -48 FIL12V
FLAG 1392 144 5V
FLAG -528 -48 FUS12V
SYMBOL voltage -560 64 R0
WINDOW 3 -344 52 Left 2
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR Value PULSE(5 20 0 5 0 0 5 1)
SYMATTR InstName V1
SYMBOL res 1456 -64 R0
SYMATTR InstName LED_LOAD
SYMATTR Value 2
SYMBOL res -272 0 R0
SYMATTR InstName R3
SYMATTR Value 10k
SYMBOL res -144 0 R0
SYMATTR InstName R4
SYMATTR Value 10k
SYMBOL res -272 240 R0
SYMATTR InstName R5
SYMATTR Value 5.1k
SYMBOL res -144 240 R0
SYMATTR InstName R6
SYMATTR Value 2.2k
SYMBOL OpAmps\\opamp2 352 64 R0
WINDOW 3 40 91 Left 2
SYMATTR Value LM2903B
SYMATTR InstName U1
SYMBOL res 800 336 R0
SYMATTR InstName R1
SYMATTR Value 100k
SYMBOL res 512 16 R0
SYMATTR InstName R9
SYMATTR Value 5k
SYMBOL res 640 16 R0
SYMATTR InstName R7
SYMATTR Value 5k
SYMBOL pmos 896 0 M270
SYMATTR InstName M1
SYMATTR Value irf4905
SYMATTR Prefix X
SYMBOL diode 752 336 R270
WINDOW 0 32 32 VTop 2
WINDOW 3 -2 3 VBottom 2
SYMATTR InstName D1
SYMATTR Value 1N4148
SYMBOL diode 752 144 R270
WINDOW 0 32 32 VTop 2
WINDOW 3 -4 6 VBottom 2
SYMATTR InstName D2
SYMATTR Value 1N4148
SYMBOL diode 512 -32 R0
SYMATTR InstName D3
SYMATTR Value MYLED
SYMBOL diode -368 288 R180
WINDOW 0 24 64 Left 2
WINDOW 3 24 0 Left 2
SYMATTR InstName D5
SYMATTR Value 1V_ZENER
SYMBOL res -400 -32 R0
SYMATTR InstName R8
SYMATTR Value 10k
SYMBOL Regulators\\7805 1152 144 R0
SYMATTR InstName U3
SYMBOL cap 1312 176 R0
SYMATTR InstName C2
SYMATTR Value 0.1µ
SYMBOL cap 928 176 R0
SYMATTR InstName C1
SYMATTR Value 0.22µ
SYMBOL res 1456 144 R0
SYMATTR InstName MCU_LOAD
SYMATTR Value 50
SYMBOL voltage -560 -32 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
WINDOW 3 -186 54 Left 2
SYMATTR Value SINE(0 100m 1000)
SYMATTR InstName V2
SYMBOL res 400 208 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R2
SYMATTR Value 20k
SYMBOL res 256 144 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R10
SYMATTR Value 1k
SYMBOL OpAmps\\opamp2 352 256 R0
WINDOW 3 42 90 Left 2
SYMATTR Value LM2903B
SYMATTR InstName U2
SYMBOL res 32 208 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R11
SYMATTR Value 1k
SYMBOL res 400 400 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R12
SYMATTR Value 100k
SYMBOL diode 640 -32 R0
SYMATTR InstName D4
SYMATTR Value MYLED
TEXT -768 288 Left 2 !.tran 0 5 0
TEXT 1760 -120 Left 0 !*source LM2903B\n* PSpice Model Editor - Version 17.4.0\n*$\n* LM2903B\n*****************************************************************************\n* (C) Copyright 2019 Texas Instruments Incorporated. All rights reserved.\n*****************************************************************************\n** This model is designed as an aid for customers of Texas Instruments.\n** TI and its licensors and suppliers make no warranties, either expressed\n** or implied, with respect to this model, including the warranties of \n** merchantability or fitness for a particular purpose.  The model is\n** provided solely on an "as is" basis.  The entire risk as to its quality\n** and performance is with the customer.\n*****************************************************************************\n*\n* This model is subject to change without notice. Texas Instruments\n* Incorporated is not responsible for updating this model\n*\n*****************************************************************************\n*\n** Released by: Texas Instruments Inc.\n* Part: LM2903B\n* Date: 9/30/2021\n* Model Type: All In One\n* Simulator: PSPICE \n* Simulator Version: 17.4.0.p001\n* EVM Order Number: N/A \n* EVM Users Guide:  N/A \n* Datasheet: SCLS005AE - November 2020\n* Model Version: 1.0\n*\n*****************************************************************************\n*\n* Updates:\n*\n* Version 1.0 : Release to Web        \n*\n*****************************************************************************\n* Notes:\n* The following parameters are modeled: \n* Iq, tpd, Vcm, Vs, Vhys, Ib, Vos, \n* If either input goes beyond the recommended maximum range, the output will float to mid supply for the respective output\n* If the supply goes beyond the recommended maximum range, both outputs will float to mid supply\n*\n*****************************************************************************\n* source LM2903B\n.SUBCKT LM2903B IN+ IN- Vcc GND OUT   \nX_U4 N21103 N858868 Prop_Delay  \nX_U2 IN-BUFF IN+BUFF N21168 V+_BUFFER V-_BUFFER INPUTRANGE  \nX_U5 N21237 GND N21168 0 V+_BUFFER V-_BUFFER VCC N858872 OUT Output_Stage  \nX_U6 GND V+_BUFFER V-_BUFFER VCC Supply_Buffer  \nX_U3         N785573 IN-BUFF N21103 V+_BUFFER V-_BUFFER N852568 HPA_COMPHYS\nI_IS         N843683 GND DC 550u  \nX_U7 N21237 0 V+_BUFFER V-_BUFFER Supply_Enable  \nX_U1 IN+ IN+BUFF IN- IN-BUFF Input_Buffer  \nI_IBP         IN+ GND DC -3.5n  \nI_IBN         IN- GND DC -3.5n  \nV_VOS         N785573 IN+BUFF 0.37m\nR_RIS         N843683 VCC  1u TC=0,0 \nC_CINPL         GND IN+  0.5p  TC=0,0 \nC_CINNL         GND IN-  0.5p  TC=0,0 \nC_CINPH         IN+ VCC  0.5p  TC=0,0 \nC_CINNH         IN- VCC  0.5p  TC=0,0 \nV_VHYST         N852568 0 0\nE_E1         N858872 V-_BUFFER N858868 V-_BUFFER 2\n.ENDS\n \n.SUBCKT Input_Buffer IN+ IN+_BUFF IN- IN-_BUFF  \nX_U1         IN+ IN- IN+_BUFF IN-_BUFF SUPPLY_BUFFER1 \n.ENDS\n \n.SUBCKT Supply_Enable EN POR V+_BUFFER V-_BUFFER  \nX_U15         N780252 N780066 POR 1V 0 VCC_Range\nX_U13         V+_BUFFER V-_BUFFER N780066 1V 0 Difference\nV_VLOGIC         1V 0 1\nV_VS_MIN_SET         N780252 0 1.99\nX_U5         N780066 N779976 N780086 1V 0 VCC_Range\nV_VS_MAX_SET         N779976 0 36.01\nX_U16         N780086 POR EN 1V 0 ORGATE \n.ENDS\n \n.SUBCKT Supply_Buffer GND V+_BUFFER V-_BUFFER Vcc  \nX_U1         VCC GND V+_BUFFER V-_BUFFER SUPPLY_BUFFER1 \n.ENDS\n \n.SUBCKT Output_Stage EN GND IN_RANGE POR V+_BUFFER V-_BUFFER Vcc VIN VOUT  \nX_SMID    CONTROL_MID 0 N778484 MID Output_Stage_SMID \nX_U3         VIN N774212 V+_BUFFER V-_BUFFER VCC N774290 DIGLEVSHIFT\nX_U7         MID V+_BUFFER V-_BUFFER MID_SUPPLY\nV_VLOGIC         1V 0 1\nV_V1         VCC N774290 1\nX_SHIZ    CONTROL_HIZ 0 N778484 N778496 Output_Stage_SHIZ \nX_U8          POR IN_RANGE EN EN CONTROL_HIZ 1V 0 4ORGATE\nX_U9         CONTROL_HIZ N789513 1V 0 INVERTER\nX_U10         N789513 POR CONTROL_MID 1V 0 ORGATE \nL_L1         N778484 VOUT  1n  \nC_COUTH         VOUT VCC  0.5p  TC=0,0 \nC_COUTL         GND VOUT  0.5p  TC=0,0 \nX_SVOL    N774212 N774290 GND N850209 Output_Stage_SVOL \nR_ROUTL         N850209 N778496  60 TC=0,0 \n.ENDS\n \n.SUBCKT INPUTRANGE INN INP INRANGE V+_BUFFER V-_BUFFER  \nV_VCMNP         N20415 V-_BUFFER -110m\nV_VCMPN         N202710 V+_BUFFER -2\nX_U1         N20155 INP N20826 V+_BUFFER V-_BUFFER VINRANGE_393\nV_VCMPP         N20155 V+_BUFFER -2\nV_VCMNN         N20539 V-_BUFFER -110m\nX_U21         N202710 INN N20833 V+_BUFFER V-_BUFFER VINRANGE_393\nX_U22         INP N20415 N20840 V+_BUFFER V-_BUFFER VINRANGE_393\nX_U23         INN N20539 N20531 V+_BUFFER V-_BUFFER VINRANGE_393\nX_U24         N20826 N20833 N20840 N20531 INRANGE V+_BUFFER V-_BUFFER 4ORGATE \n.ENDS\n \n.SUBCKT Prop_Delay VIN VOUT  \nT_TPD         N03175 0 VOUT 0 Z0=50 TD=1.22u  \nR_RT         0 VOUT  50 TC=0,0 \nR_RS         N03175 VIN  50 TC=0,0 \n.ENDS\n \n.subckt Output_Stage_SMID 1 2 3 4  \nS_SMID         3 4 1 2 _SMID\nRS_SMID         1 2 1G\n.MODEL         _SMID VSWITCH Roff=1e12 Ron=1.0 Voff=1 Von=0\n.ends Output_Stage_SMID\n \n.subckt Output_Stage_SHIZ 1 2 3 4  \nS_SHIZ         3 4 1 2 _SHIZ\nRS_SHIZ         1 2 1G\n.MODEL         _SHIZ VSWITCH Roff=1e12 Ron=1.0 Voff=1 Von=0\n.ends Output_Stage_SHIZ\n \n.subckt Output_Stage_SVOL 1 2 3 4  \nS_SVOL         3 4 1 2 _SVOL\nRS_SVOL         1 2 1G\n.MODEL         _SVOL VSWITCH Roff=1e12 Ron=1.0 Voff=1 Von=0\n.ends Output_Stage_SVOL\n \n.SUBCKT ANDGATE 1 2 3 VDD VSS\nE1 4 0 VALUE = { IF( ((V(1)> (V(VDD)+V(VSS))/2 ) & (V(2)> (V(VDD)+V(VSS))/2 )), V(VDD), V(VSS) ) }\nR1 4 3 1\nC1 3 0 1e-12\n.ENDS\n*$\n.SUBCKT HPA_COMPHYS INP INN OUT_OUT VDD VSS VHYS\nEVMID VMID 0 VALUE = { ( V(VDD) + V(VSS) )/2 }\nEVH VH 0 VALUE = { ( V(VHYS)/2) }\nEINNNEW INNNEW 0 VALUE = { IF( ( V(OUT_OUT) < V(VMID) ),(V(INN) + (V(VH))),( V(INN) - V(VH) ) ) }\nEOUT OUT 0 VALUE = { IF( ( V(INP) > V(INNNEW) ), V(VDD), V(VSS) ) }\nR1 OUT OUT_OUT 1\nC1 OUT_OUT 0 1e-12\n.ENDS\n*$\n.SUBCKT DIGLEVSHIFT 1 2 VDD_OLD VSS_OLD VDD_NEW VSS_NEW\n*E1 3 0 VALUE = { IF( V(1) < (V(VDD_OLD)+V(VSS_OLD))/2, V(VSS_NEW), V(VDD_NEW) ) }\n \nE1 3 0 VALUE = { IF( V(1) < 1, V(VSS_NEW), V(VDD_NEW) ) }\n \nR1 3 2 1\n*C1 2 0 1e-12\n.ENDS\n*$\n.SUBCKT ENABLE_LOGIC 1 2 OUT VDD VSS \nEVMID VMID 0 VALUE = { ( V(VDD) + V(VSS) )/2 }\nEOUT OUT 0 VALUE = { IF( ( V(1) > V(VMID) ), V(2), V(VSS) ) }\nR1 OUT 2 1\nC1 2 0 1e-12\n.ENDS\n*$\n.SUBCKT ENABLE_TLV7021 1 2 3 OUT VDD VSS \nEVMID VMID 0 VALUE = { ( V(VDD) + V(VSS) )/2 }\nEOUT OUT2 0 VALUE = { IF( ( V(1) > V(VMID) ), V(2), V(3) ) }\nR1 OUT2 OUT 1\nC1 OUT 0 1e-12\n.ENDS\n*$\n.SUBCKT INNNEWPOR 1 2 3 OUT VDD VSS \nEVMID VMID 0 VALUE = { ( V(VDD) + V(VSS) )/2 }\nEOUT OUT2 0 VALUE = { IF( ( V(1) < V(VMID) ), V(VSS), V(VDD) ) }\nR1 OUT2 OUT 1\nC1 OUT 0 1e-12\n.ENDS\n*$\n.SUBCKT INPNEWPOR 1 2 3 OUT VDD VSS \nEVMID VMID 0 VALUE = { ( V(VDD) + V(VSS) )/2 }\nEOUT OUT2 0 VALUE = { IF( ( V(1) < V(VMID) ), V(VDD), V(VSS) ) }\nR1 OUT2 OUT 1\nC1 OUT 0 1e-12\n.ENDS\n*$\n.SUBCKT VIN_INV 1 2 VDD VSS\nE2 2 0 VALUE = { IF( V(1)> (V(VDD)+V(VSS))/2, V(VSS), V(VDD) ) }\nC1 2 0 1e-12\n.ENDS\n*$\n.SUBCKT INVERTER 1 2 VDD VSS\nE2 2 0 VALUE = { IF( V(1)> (V(VDD)+V(VSS))/2, V(VSS), V(VDD) ) }\nC1 1 0 1e-12\n.ENDS\n*$\n.SUBCKT MID_SUPPLY OUT VDD VSS\nEVMID VMID 0 VALUE = { ( V(VDD) + V(VSS) )/2 }\nEOUT OUT 0 VALUE = {V(VMID)}\n.ENDS\n*$\n.SUBCKT ORGATE 1 2 3 VDD VSS\nE1 4 0 VALUE = { IF( ((V(1)< (V(VDD)+V(VSS))/2 ) & (V(2)< (V(VDD)+V(VSS))/2 )), V(VSS), V(VDD) ) }\nR1 4 3 1\nC1 3 0 1e-12\n.ENDS\n*$\n.SUBCKT NOR_GATE 1 2 OUT VDD VSS\nEOUT OUT 0 VALUE = { IF( ((V(1)< (V(VDD)+V(VSS))/2 ) & (V(2)< (V(VDD)+V(VSS))/2 )), V(VDD), V(VSS) ) }\nR1 OUT 2 1\nC1 OUT 0 1e-12\n.ENDS\n*$\n.SUBCKT ORGATE1701 1 2 3 4 OUT VDD VSS\nEOUT OUT 0 VALUE = { IF( ((V(1)< (V(VDD)+V(VSS))/2 ) & (V(2)< (V(VDD)+V(VSS))/2 )), V(3), V(4) ) }\n.ENDS\n*$\n.SUBCKT PORCHECK 1 2 OUT VDD VSS \nEOUT OUT 0 VALUE = { IF( ( V(2) < V(1) ), V(VSS), V(VDD) ) }\nR1 OUT 2 1\nC1 2 0 1e-12\n.ENDS\n*$\n.SUBCKT Difference 1 2 OUT VDD VSS \nEOUT OUT1 0 VALUE = { V(1)- V(2)}\nR1 OUT1 OUT 1\n*C1 OUT 0 1e-12\n.ENDS\n*$\n.SUBCKT SUPPLY_BUFFER1 1 2 VDD_NEW VSS_NEW \nEVDD_NEW VDD_NEW 0 VALUE = {V(1)}\nEVSS_NEW VSS_NEW 0 VALUE = {V(2)}\n.ENDS\n*$\n.SUBCKT VCC_Range 1 2 OUT VDD VSS \nEOUT OUT2 0 VALUE = { IF( ( V(1) >= V(2) ), V(VDD), V(VSS) ) }\nR1 OUT OUT2 1\nC1 OUT 0 1e-12\n.ENDS\n*$\n.SUBCKT VINRANGE_393 1 2 OUT VDD VSS \nEOUT OUT2 0 VALUE = { IF( ( V(1) >= V(2) ), V(VSS), V(VDD) ) }\nR1 OUT2 OUT 1\nC1 OUT 0 1e-12\n.ENDS\n*$\n.subckt SHUTDOWNCURRENT SHUTDOWN 2 3 OUT VDD VSS\nEOUT OUT2 0 VALUE = {IF ((V(SHUTDOWN) > (V(VSS) + 0.4)), V(2), V(3))}\nR1 OUT OUT2 1\nC1 OUT 0 1e-12 \n.ENDS\n*$\n.subckt SHUTDOWNOUTPUT DISABLE ENABLE SHUTDOWN  VSS OUT\nEOUT OUT 0 VALUE = {IF ((V(SHUTDOWN) <= (V(VSS) + 0.4)), V(DISABLE), V(ENABLE))}\nC1 OUT 0 1e-12\n.ENDS\n*$\n.SUBCKT NORGATE 1 2 OUT VDD VSS\nEOUT OUT2 0 VALUE = { IF( ((V(1)< (V(VDD)+V(VSS))/2 ) & (V(2)< (V(VDD)+V(VSS))/2 )), V(VDD), V(VSS) ) }\nR1 OUT2 OUT 1\nC1 OUT 0 1e-12\n.ENDS\n*$\n.MODEL NPN1 NPN LEVEL=1 IS=1E-16 RB=850 RC=1 TF=5n \n*$\n.MODEL PNP1 PNP LEVEL=1 IS=1E-16 RB=850 RC=1 TF=5n \n*$\n.SUBCKT LE_HYST LEHYST V- V-_BUF V+_BUF LATCH_OUT HYST_OUT\nV_VLATCH         N00729 V- 1.25\nR_RPU         N00729 LEHYST  40k TC=0,0 \nE_EIN         VLE V-_BUF LEHYST V- 1\nR_R1         V-_BUF LATCH_OUT  1k TC=0,0 \nR_R2         V-_BUF VLE  1k TC=0,0\nR_R3         V-_BUF HYST_OUT  1k TC=0,0  \nE_ELATCH   LATCH_OUT V-_BUF VALUE = { IF( V(VLE)<= 0.4, 0, 5 ) }\n*E_EHYST     HYST_OUT V-_BUF VALUE = { IF( V(VLE)<= 1.25,V(VLE),0 ) }\nE_EHYST     HYST_OUT V-_BUF TABLE {V(VLE)} = (0.4,0)\n+(0.5,0.0636)\n+(0.55,0.0636)\n+(0.6,0.0636)\n+(0.65,0.0636)\n+(0.7,0.0635)\n+(0.71,0.0636)\n+(0.72,0.0635)\n+(0.73,0.0636)\n+(0.74,0.0634)\n+(0.75,0.0635)\n+(0.76,0.0638)\n+(0.77,0.0637)\n+(0.78,0.0637)\n+(0.79,0.0637)\n+(0.8,0.0636)\n+(0.81,0.0636)\n+(0.82,0.0636)\n+(0.83,0.0636)\n+(0.84,0.0425)\n+(0.85,0.0411)\n+(0.86,0.0398)\n+(0.87,0.0386)\n+(0.88,0.0371)\n+(0.89,0.0359)\n+(0.9,0.0347)\n+(0.91,0.0334)\n+(0.92,0.032)\n+(0.93,0.0309)\n+(0.94,0.0296)\n+(1,0.0223)\n+(1.05,0.0164)\n+(1.1,0.0108)\n+(1.15,0.0056)\n+(1.2,0.0007)\n+(1.25,0)\n.ENDS\n*$\n* \n.SUBCKT IS_SET VCC VEE DISABLE VIEN VIDIS PBAD\nGIS VCC1 VEE VALUE = { IF ( (V(PBAD) > 2.5V) , 1u , IF ( V(DISABLE) > 2.5, V(VIEN), V(VIDIS) ) ) }\nRIS VCC1 VCC 1\n*RIS2 VCC VEE 100000000\n.ENDS\n*$\n \n.SUBCKT 4ORGATE 1 2 3 4 5 VDD VSS\nE1 6 0 VALUE = { IF( ((V(1)> (V(VDD)+V(VSS))/2 ) | (V(2)> (V(VDD)+V(VSS))/2 ) | (V(3)> (V(VDD)+V(VSS))/2 ) | (V(4)> (V(VDD)+V(VSS))/2 )), V(VDD), V(VSS) ) }\nR1 5 6 1\n.ENDS\n*$
TEXT 160 600 Left 2 !*********************************************************************\n*  TOSHIBA CORPORATION SEMICONDUCTOR & STORAGE PRODUCTS COMPANY\n*  Date                 : 01/12/2014\n*  File name            : TJ30S06M3L.lib\n*  Part Number          : TJ30S06M3L\n*  Parameter ver.       : Ver.1\n*  Simulator            : PSPICE\n*  Model call name      : PMOS_TJ30S06M3L\n*  TNOM                 : 25 degree\n*********************************************************************\n \n.SUBCKT PMOS_TJ30S06M3L 1 2 3\nM0 1 22 3 3\n+ smsmosfet\n+ L = 5E-006\n+ W = 0.5\n+ AD = 3e-07\n+ AS = 3e-07\n+ PD = 0.5\n+ PS = 0.5\nD0 1 3\n+ DDS1\nD1 1 3\n+ DDS2\nD2 10 2\n+ DGS1\nD3 10 3\n+ DGS2\nR1 10 3 1E+009\nR2 10 2 1E+009\nRG 2 22 11\n.MODEL smsmosfet PMOS\n+ LEVEL = 7\n+ VERSION = 3.3\n+ MOBMOD = 1\n+ CAPMOD = 3\n+ NOIMOD = 1\n+ TOX = 1.5E-008\n+ XJ = 1.5E-007\n+ NCH = 1.7E+017\n+ NGATE = 0\n+ RSH = 0\n+ TNOM = 25\n+ VTH0 = -2.9\n+ VOFF = -0.08\n+ NFACTOR = 4.5\n+ U0 = 3362.6146\n+ K1 = 0.53\n+ K2 = -0.0186\n+ K3 = 80\n+ K3B = 0\n+ W0 = 2.5E-006\n+ NLX = 1.74E-007\n+ DVT0 = 2.2\n+ DVT1 = 0.53\n+ DVT2 = -0.032\n+ DVT0W = 0\n+ DVT1W = 5.3E+006\n+ DVT2W = -0.032\n+ DWG = 0\n+ DWB = 0\n+ UA = 4.4572e-10\n+ UB = 5.87E-019\n+ UC = -4.65E-011\n+ VSAT = 70461.533\n+ A0 = 4.5724\n+ AGS = 1.0694\n+ B0 = 0\n+ B1 = 0\n+ KETA = -0.047\n+ A1 = 0\n+ A2 = 1\n+ DELTA = 1.255\n+ RDSW = 6000\n+ PRWG = 0\n+ PRWB = 0\n+ WR = 1\n+ CDSC = 2.4E-004\n+ CDSCD = 0\n+ CDSCB = 0\n+ CIT = 0\n+ ETA0 = 0.08\n+ ETAB = -0.07\n+ DSUB = 0.56\n+ PCLM = 0.12897\n+ PDIBLC1 = 0.39\n+ PDIBLC2 = 0.11053\n+ PDIBLCB = 0\n+ DROUT = 0.56\n+ PSCBE1 = 4.24E+008\n+ PSCBE2 = 1E-009\n+ PVAG = 0\n+ ALPHA0 = 0\n+ ALPHA1 = 0\n+ BETA0 = 30\n+ NJ = 1\n+ JS = 1E-004\n+ XPART = 0\n+ CGSO = 7.8452e-15\n+ CGDO = 1.352e-13\n+ CGBO = 0\n+ CGDL = 1.7627e-08\n+ CGSL = 6.7122e-15\n+ CKAPPA = 0.10664\n+ CF = 0\n+ CLC = 1E-007\n+ CLE = 0.6\n+ VOFFCV = 0\n+ NOFF = 1\n+ DLC = 0\n+ ACDE = 1\n+ MOIN = 15\n+ CJ = 0.00028617\n+ CJSW = 1e-12\n+ CJSWG = 1e-12\n+ PB = 1.888\n+ PBSW = 1\n+ PBSWG = 1\n+ MJ = 0.03348\n+ MJSW = 0.33\n+ MJSWG = 0.33\n+ AF = 1\n+ EF = 1\n+ KF = 0\n+ UTE = -5\n+ KT1 = -1.85\n+ KT1L = 0\n+ KT2 = 0.022\n+ UA1 = 4.31E-009\n+ UB1 = -7.61E-018\n+ UC1 = -5.6E-011\n+ AT = 3.3E+004\n+ PRT = 8200\n+ XTI = 3\n+ TCJ = 0\n+ TPB = 0\n+ TCJSW = 0\n+ TPBSW = 0\n+ TCJSWG = 0\n+ TPBSWG = 0\n+ DWC = 0.11731\n.MODEL DDS1 D\n+ TNOM = 25\n+ IS = 5.2614e-14\n+ RS = 0.0054017\n+ N = 0.94329\n+ CJO = 6.4879e-13\n+ VJ = 0.70679\n+ M = 0.30337\n+ XTI = 3\n+ BV = 60\n+ IBV = 0.01\n.MODEL DDS2 D\n+ TNOM = 25\n+ IS = 5.2614e-14\n+ RS = 0.0054017\n+ N = 0.94329\n+ CJO = 5.8524e-12\n+ VJ = 0.82335\n+ M = 0.10675\n+ XTI = 3\n.MODEL DGS1 D\n+ TNOM = 25\n+ IS = 1E-014\n.MODEL DGS2 D\n+ TNOM = 25\n+ IS = 1E-014\n.ENDS
TEXT -176 512 Left 2 !.model MYLED D( IS=2.96406025631710e-12 RS=1.16184843090484 N=2.45881828969616
TEXT -456 424 Left 2 !.model 1V_ZENER D(Bv=2.4 type=zener)
TEXT -456 456 Left 2 !.model 10V_ZENER D(Bv=10 type=zener)
TEXT -808 576 Left 2 !.SUBCKT irf4905 1 2 3\n**************************************\n*      Model Generated by MODPEX     *\n*Copyright(c) Symmetry Design Systems*\n*         All Rights Reserved        *\n*    UNPUBLISHED LICENSED SOFTWARE   *\n*   Contains Proprietary Information *\n*      Which is The Property of      *\n*     SYMMETRY OR ITS LICENSORS      *\n*Commercial Use or Resale Restricted *\n*   by Symmetry License Agreement    *\n**************************************\n* Model generated on Jun 19, 96\n* Model format: SPICE3\n* Symmetry POWER MOS Model (Version 1.0)\n* External Node Designations\n* Node 1 -> Drain\n* Node 2 -> Gate\n* Node 3 -> Source\nM1 9 7 8 8 MM L=100u W=100u\n* Default values used in MM:\n* The voltage-dependent capacitances are\n* not included. Other default values are:\n*   RS=0 RD=0 LD=0 CBD=0 CBS=0 CGBO=0\n.MODEL MM PMOS LEVEL=1 IS=1e-32\n+VTO=-3.53713 LAMBDA=0.00549383 KP=23.3701\n+CGSO=2.84439e-05 CGDO=1e-11\nRS 8 3 0.0101265\nD1 1 3 MD\n.MODEL MD D IS=1.29014e-08 RS=0.00297795 N=1.46717 BV=55\n+IBV=0.00025 EG=1.2 XTI=4 TT=0\n+CJO=3.56968e-09 VJ=1.17553 M=0.500933 FC=0.5\nRDS 3 1 2.2e+06\nRD 9 1 0.0001\nRG 2 7 6\nD2 5 4 MD1\n* Default values used in MD1:\n*   RS=0 EG=1.11 XTI=3.0 TT=0\n*   BV=infinite IBV=1mA\n.MODEL MD1 D IS=1e-32 N=50\n+CJO=4.83772e-09 VJ=0.625334 M=0.543532 FC=1e-08\nD3 5 0 MD2\n* Default values used in MD2:\n*   EG=1.11 XTI=3.0 TT=0 CJO=0\n*   BV=infinite IBV=1mA\n.MODEL MD2 D IS=1e-10 N=0.4 RS=3e-06\nRL 5 10 1\nFI2 7 9 VFI2 -1\nVFI2 4 0 0\nEV16 10 0 9 7 1\nCAP 11 10 6.08035e-09\nFI1 7 9 VFI1 -1\nVFI1 11 6 0\nRCAP 6 10 1\nD4 6 0 MD3\n* Default values used in MD3:\n*   EG=1.11 XTI=3.0 TT=0 CJO=0\n*   RS=0 BV=infinite IBV=1mA\n.MODEL MD3 D IS=1e-10 N=0.4\n.ENDS
