#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x5e074e0731f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5e074e073380 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x5e074e089180 .functor NOT 1, L_0x5e074e0b0f10, C4<0>, C4<0>, C4<0>;
L_0x5e074e0b0c70 .functor XOR 1, L_0x5e074e0b0b10, L_0x5e074e0b0bd0, C4<0>, C4<0>;
L_0x5e074e0b0e00 .functor XOR 1, L_0x5e074e0b0c70, L_0x5e074e0b0d30, C4<0>, C4<0>;
v0x5e074e0ac060_0 .net *"_ivl_10", 0 0, L_0x5e074e0b0d30;  1 drivers
v0x5e074e0ac160_0 .net *"_ivl_12", 0 0, L_0x5e074e0b0e00;  1 drivers
v0x5e074e0ac240_0 .net *"_ivl_2", 0 0, L_0x5e074e0ade30;  1 drivers
v0x5e074e0ac300_0 .net *"_ivl_4", 0 0, L_0x5e074e0b0b10;  1 drivers
v0x5e074e0ac3e0_0 .net *"_ivl_6", 0 0, L_0x5e074e0b0bd0;  1 drivers
v0x5e074e0ac510_0 .net *"_ivl_8", 0 0, L_0x5e074e0b0c70;  1 drivers
v0x5e074e0ac5f0_0 .net "a", 0 0, v0x5e074e0a86b0_0;  1 drivers
v0x5e074e0ac690_0 .net "b", 0 0, v0x5e074e0a8750_0;  1 drivers
v0x5e074e0ac730_0 .net "c", 0 0, v0x5e074e0a87f0_0;  1 drivers
v0x5e074e0ac7d0_0 .var "clk", 0 0;
v0x5e074e0ac870_0 .net "d", 0 0, v0x5e074e0a8930_0;  1 drivers
v0x5e074e0ac910_0 .net "q_dut", 0 0, L_0x5e074e0b0870;  1 drivers
v0x5e074e0ac9b0_0 .net "q_ref", 0 0, L_0x5e074e061d40;  1 drivers
v0x5e074e0aca50_0 .var/2u "stats1", 159 0;
v0x5e074e0acaf0_0 .var/2u "strobe", 0 0;
v0x5e074e0acb90_0 .net "tb_match", 0 0, L_0x5e074e0b0f10;  1 drivers
v0x5e074e0acc50_0 .net "tb_mismatch", 0 0, L_0x5e074e089180;  1 drivers
v0x5e074e0acd10_0 .net "wavedrom_enable", 0 0, v0x5e074e0a8a20_0;  1 drivers
v0x5e074e0acdb0_0 .net "wavedrom_title", 511 0, v0x5e074e0a8ac0_0;  1 drivers
L_0x5e074e0ade30 .concat [ 1 0 0 0], L_0x5e074e061d40;
L_0x5e074e0b0b10 .concat [ 1 0 0 0], L_0x5e074e061d40;
L_0x5e074e0b0bd0 .concat [ 1 0 0 0], L_0x5e074e0b0870;
L_0x5e074e0b0d30 .concat [ 1 0 0 0], L_0x5e074e061d40;
L_0x5e074e0b0f10 .cmp/eeq 1, L_0x5e074e0ade30, L_0x5e074e0b0e00;
S_0x5e074e077cb0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x5e074e073380;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x5e074e061d40 .functor OR 1, v0x5e074e0a87f0_0, v0x5e074e0a8750_0, C4<0>, C4<0>;
v0x5e074e089320_0 .net "a", 0 0, v0x5e074e0a86b0_0;  alias, 1 drivers
v0x5e074e0893c0_0 .net "b", 0 0, v0x5e074e0a8750_0;  alias, 1 drivers
v0x5e074e061ea0_0 .net "c", 0 0, v0x5e074e0a87f0_0;  alias, 1 drivers
v0x5e074e061f40_0 .net "d", 0 0, v0x5e074e0a8930_0;  alias, 1 drivers
v0x5e074e0a7cf0_0 .net "q", 0 0, L_0x5e074e061d40;  alias, 1 drivers
S_0x5e074e0a7ea0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x5e074e073380;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x5e074e0a86b0_0 .var "a", 0 0;
v0x5e074e0a8750_0 .var "b", 0 0;
v0x5e074e0a87f0_0 .var "c", 0 0;
v0x5e074e0a8890_0 .net "clk", 0 0, v0x5e074e0ac7d0_0;  1 drivers
v0x5e074e0a8930_0 .var "d", 0 0;
v0x5e074e0a8a20_0 .var "wavedrom_enable", 0 0;
v0x5e074e0a8ac0_0 .var "wavedrom_title", 511 0;
E_0x5e074e072bf0/0 .event negedge, v0x5e074e0a8890_0;
E_0x5e074e072bf0/1 .event posedge, v0x5e074e0a8890_0;
E_0x5e074e072bf0 .event/or E_0x5e074e072bf0/0, E_0x5e074e072bf0/1;
E_0x5e074e072e40 .event posedge, v0x5e074e0a8890_0;
E_0x5e074e05a820 .event negedge, v0x5e074e0a8890_0;
S_0x5e074e0a81b0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x5e074e0a7ea0;
 .timescale -12 -12;
v0x5e074e0a83b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x5e074e0a84b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x5e074e0a7ea0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x5e074e0a8c20 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x5e074e073380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x5e074e0786e0 .functor NOT 1, v0x5e074e0a86b0_0, C4<0>, C4<0>, C4<0>;
L_0x5e074e0ad010 .functor NOT 1, v0x5e074e0a8750_0, C4<0>, C4<0>, C4<0>;
L_0x5e074e0ad0d0 .functor AND 1, L_0x5e074e0786e0, L_0x5e074e0ad010, C4<1>, C4<1>;
L_0x5e074e0ad170 .functor NOT 1, v0x5e074e0a87f0_0, C4<0>, C4<0>, C4<0>;
L_0x5e074e0ad210 .functor AND 1, L_0x5e074e0ad0d0, L_0x5e074e0ad170, C4<1>, C4<1>;
L_0x5e074e0ad2d0 .functor NOT 1, v0x5e074e0a8930_0, C4<0>, C4<0>, C4<0>;
L_0x5e074e0ad410 .functor AND 1, L_0x5e074e0ad210, L_0x5e074e0ad2d0, C4<1>, C4<1>;
L_0x5e074e0ad4d0 .functor NOT 1, v0x5e074e0a86b0_0, C4<0>, C4<0>, C4<0>;
L_0x5e074e0ad590 .functor NOT 1, v0x5e074e0a8750_0, C4<0>, C4<0>, C4<0>;
L_0x5e074e0ad600 .functor AND 1, L_0x5e074e0ad4d0, L_0x5e074e0ad590, C4<1>, C4<1>;
L_0x5e074e0ad770 .functor AND 1, L_0x5e074e0ad600, v0x5e074e0a87f0_0, C4<1>, C4<1>;
L_0x5e074e0ad7e0 .functor NOT 1, v0x5e074e0a8930_0, C4<0>, C4<0>, C4<0>;
L_0x5e074e0ad8c0 .functor AND 1, L_0x5e074e0ad770, L_0x5e074e0ad7e0, C4<1>, C4<1>;
L_0x5e074e0ad9d0 .functor OR 1, L_0x5e074e0ad410, L_0x5e074e0ad8c0, C4<0>, C4<0>;
L_0x5e074e0ad850 .functor NOT 1, v0x5e074e0a86b0_0, C4<0>, C4<0>, C4<0>;
L_0x5e074e0adb60 .functor AND 1, L_0x5e074e0ad850, v0x5e074e0a8750_0, C4<1>, C4<1>;
L_0x5e074e0adcb0 .functor NOT 1, v0x5e074e0a87f0_0, C4<0>, C4<0>, C4<0>;
L_0x5e074e0add20 .functor AND 1, L_0x5e074e0adb60, L_0x5e074e0adcb0, C4<1>, C4<1>;
L_0x5e074e0aded0 .functor NOT 1, v0x5e074e0a8930_0, C4<0>, C4<0>, C4<0>;
L_0x5e074e0adf40 .functor AND 1, L_0x5e074e0add20, L_0x5e074e0aded0, C4<1>, C4<1>;
L_0x5e074e0ae100 .functor OR 1, L_0x5e074e0ad9d0, L_0x5e074e0adf40, C4<0>, C4<0>;
L_0x5e074e0ae210 .functor NOT 1, v0x5e074e0a86b0_0, C4<0>, C4<0>, C4<0>;
L_0x5e074e0ae340 .functor AND 1, L_0x5e074e0ae210, v0x5e074e0a8750_0, C4<1>, C4<1>;
L_0x5e074e0ae510 .functor AND 1, L_0x5e074e0ae340, v0x5e074e0a87f0_0, C4<1>, C4<1>;
L_0x5e074e0ae7b0 .functor NOT 1, v0x5e074e0a8930_0, C4<0>, C4<0>, C4<0>;
L_0x5e074e0ae820 .functor AND 1, L_0x5e074e0ae510, L_0x5e074e0ae7b0, C4<1>, C4<1>;
L_0x5e074e0aea10 .functor OR 1, L_0x5e074e0ae100, L_0x5e074e0ae820, C4<0>, C4<0>;
L_0x5e074e0aeb20 .functor NOT 1, v0x5e074e0a86b0_0, C4<0>, C4<0>, C4<0>;
L_0x5e074e0aed90 .functor AND 1, L_0x5e074e0aeb20, v0x5e074e0a8750_0, C4<1>, C4<1>;
L_0x5e074e0aee50 .functor AND 1, L_0x5e074e0aed90, v0x5e074e0a87f0_0, C4<1>, C4<1>;
L_0x5e074e0af010 .functor AND 1, L_0x5e074e0aee50, v0x5e074e0a8930_0, C4<1>, C4<1>;
L_0x5e074e0af1e0 .functor OR 1, L_0x5e074e0aea10, L_0x5e074e0af010, C4<0>, C4<0>;
L_0x5e074e0af400 .functor AND 1, v0x5e074e0a86b0_0, v0x5e074e0a8750_0, C4<1>, C4<1>;
L_0x5e074e0af470 .functor NOT 1, v0x5e074e0a87f0_0, C4<0>, C4<0>, C4<0>;
L_0x5e074e0af600 .functor AND 1, L_0x5e074e0af400, L_0x5e074e0af470, C4<1>, C4<1>;
L_0x5e074e0af710 .functor NOT 1, v0x5e074e0a8930_0, C4<0>, C4<0>, C4<0>;
L_0x5e074e0af8b0 .functor AND 1, L_0x5e074e0af600, L_0x5e074e0af710, C4<1>, C4<1>;
L_0x5e074e0af9c0 .functor OR 1, L_0x5e074e0af1e0, L_0x5e074e0af8b0, C4<0>, C4<0>;
L_0x5e074e0afc10 .functor AND 1, v0x5e074e0a86b0_0, v0x5e074e0a8750_0, C4<1>, C4<1>;
L_0x5e074e0afc80 .functor AND 1, L_0x5e074e0afc10, v0x5e074e0a87f0_0, C4<1>, C4<1>;
L_0x5e074e0afe90 .functor NOT 1, v0x5e074e0a8930_0, C4<0>, C4<0>, C4<0>;
L_0x5e074e0aff00 .functor AND 1, L_0x5e074e0afc80, L_0x5e074e0afe90, C4<1>, C4<1>;
L_0x5e074e0b0170 .functor OR 1, L_0x5e074e0af9c0, L_0x5e074e0aff00, C4<0>, C4<0>;
L_0x5e074e0b0280 .functor AND 1, v0x5e074e0a86b0_0, v0x5e074e0a8750_0, C4<1>, C4<1>;
L_0x5e074e0b0460 .functor AND 1, L_0x5e074e0b0280, v0x5e074e0a87f0_0, C4<1>, C4<1>;
L_0x5e074e0b0520 .functor AND 1, L_0x5e074e0b0460, v0x5e074e0a8930_0, C4<1>, C4<1>;
L_0x5e074e0b0760 .functor OR 1, L_0x5e074e0b0170, L_0x5e074e0b0520, C4<0>, C4<0>;
L_0x5e074e0b0870 .functor BUFZ 1, L_0x5e074e0b0760, C4<0>, C4<0>, C4<0>;
v0x5e074e0a8e00_0 .net *"_ivl_0", 0 0, L_0x5e074e0786e0;  1 drivers
v0x5e074e0a8ee0_0 .net *"_ivl_10", 0 0, L_0x5e074e0ad2d0;  1 drivers
v0x5e074e0a8fc0_0 .net *"_ivl_12", 0 0, L_0x5e074e0ad410;  1 drivers
v0x5e074e0a90b0_0 .net *"_ivl_14", 0 0, L_0x5e074e0ad4d0;  1 drivers
v0x5e074e0a9190_0 .net *"_ivl_16", 0 0, L_0x5e074e0ad590;  1 drivers
v0x5e074e0a92c0_0 .net *"_ivl_18", 0 0, L_0x5e074e0ad600;  1 drivers
v0x5e074e0a93a0_0 .net *"_ivl_2", 0 0, L_0x5e074e0ad010;  1 drivers
v0x5e074e0a9480_0 .net *"_ivl_20", 0 0, L_0x5e074e0ad770;  1 drivers
v0x5e074e0a9560_0 .net *"_ivl_22", 0 0, L_0x5e074e0ad7e0;  1 drivers
v0x5e074e0a9640_0 .net *"_ivl_24", 0 0, L_0x5e074e0ad8c0;  1 drivers
v0x5e074e0a9720_0 .net *"_ivl_26", 0 0, L_0x5e074e0ad9d0;  1 drivers
v0x5e074e0a9800_0 .net *"_ivl_28", 0 0, L_0x5e074e0ad850;  1 drivers
v0x5e074e0a98e0_0 .net *"_ivl_30", 0 0, L_0x5e074e0adb60;  1 drivers
v0x5e074e0a99c0_0 .net *"_ivl_32", 0 0, L_0x5e074e0adcb0;  1 drivers
v0x5e074e0a9aa0_0 .net *"_ivl_34", 0 0, L_0x5e074e0add20;  1 drivers
v0x5e074e0a9b80_0 .net *"_ivl_36", 0 0, L_0x5e074e0aded0;  1 drivers
v0x5e074e0a9c60_0 .net *"_ivl_38", 0 0, L_0x5e074e0adf40;  1 drivers
v0x5e074e0a9d40_0 .net *"_ivl_4", 0 0, L_0x5e074e0ad0d0;  1 drivers
v0x5e074e0a9e20_0 .net *"_ivl_40", 0 0, L_0x5e074e0ae100;  1 drivers
v0x5e074e0a9f00_0 .net *"_ivl_42", 0 0, L_0x5e074e0ae210;  1 drivers
v0x5e074e0a9fe0_0 .net *"_ivl_44", 0 0, L_0x5e074e0ae340;  1 drivers
v0x5e074e0aa0c0_0 .net *"_ivl_46", 0 0, L_0x5e074e0ae510;  1 drivers
v0x5e074e0aa1a0_0 .net *"_ivl_48", 0 0, L_0x5e074e0ae7b0;  1 drivers
v0x5e074e0aa280_0 .net *"_ivl_50", 0 0, L_0x5e074e0ae820;  1 drivers
v0x5e074e0aa360_0 .net *"_ivl_52", 0 0, L_0x5e074e0aea10;  1 drivers
v0x5e074e0aa440_0 .net *"_ivl_54", 0 0, L_0x5e074e0aeb20;  1 drivers
v0x5e074e0aa520_0 .net *"_ivl_56", 0 0, L_0x5e074e0aed90;  1 drivers
v0x5e074e0aa600_0 .net *"_ivl_58", 0 0, L_0x5e074e0aee50;  1 drivers
v0x5e074e0aa6e0_0 .net *"_ivl_6", 0 0, L_0x5e074e0ad170;  1 drivers
v0x5e074e0aa7c0_0 .net *"_ivl_60", 0 0, L_0x5e074e0af010;  1 drivers
v0x5e074e0aa8a0_0 .net *"_ivl_62", 0 0, L_0x5e074e0af1e0;  1 drivers
v0x5e074e0aa980_0 .net *"_ivl_64", 0 0, L_0x5e074e0af400;  1 drivers
v0x5e074e0aaa60_0 .net *"_ivl_66", 0 0, L_0x5e074e0af470;  1 drivers
v0x5e074e0aad50_0 .net *"_ivl_68", 0 0, L_0x5e074e0af600;  1 drivers
v0x5e074e0aae30_0 .net *"_ivl_70", 0 0, L_0x5e074e0af710;  1 drivers
v0x5e074e0aaf10_0 .net *"_ivl_72", 0 0, L_0x5e074e0af8b0;  1 drivers
v0x5e074e0aaff0_0 .net *"_ivl_74", 0 0, L_0x5e074e0af9c0;  1 drivers
v0x5e074e0ab0d0_0 .net *"_ivl_76", 0 0, L_0x5e074e0afc10;  1 drivers
v0x5e074e0ab1b0_0 .net *"_ivl_78", 0 0, L_0x5e074e0afc80;  1 drivers
v0x5e074e0ab290_0 .net *"_ivl_8", 0 0, L_0x5e074e0ad210;  1 drivers
v0x5e074e0ab370_0 .net *"_ivl_80", 0 0, L_0x5e074e0afe90;  1 drivers
v0x5e074e0ab450_0 .net *"_ivl_82", 0 0, L_0x5e074e0aff00;  1 drivers
v0x5e074e0ab530_0 .net *"_ivl_84", 0 0, L_0x5e074e0b0170;  1 drivers
v0x5e074e0ab610_0 .net *"_ivl_86", 0 0, L_0x5e074e0b0280;  1 drivers
v0x5e074e0ab6f0_0 .net *"_ivl_88", 0 0, L_0x5e074e0b0460;  1 drivers
v0x5e074e0ab7d0_0 .net *"_ivl_90", 0 0, L_0x5e074e0b0520;  1 drivers
v0x5e074e0ab8b0_0 .net "a", 0 0, v0x5e074e0a86b0_0;  alias, 1 drivers
v0x5e074e0ab950_0 .net "b", 0 0, v0x5e074e0a8750_0;  alias, 1 drivers
v0x5e074e0aba40_0 .net "c", 0 0, v0x5e074e0a87f0_0;  alias, 1 drivers
v0x5e074e0abb30_0 .net "d", 0 0, v0x5e074e0a8930_0;  alias, 1 drivers
v0x5e074e0abc20_0 .net "q", 0 0, L_0x5e074e0b0870;  alias, 1 drivers
v0x5e074e0abce0_0 .net "q_temp", 0 0, L_0x5e074e0b0760;  1 drivers
S_0x5e074e0abe40 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x5e074e073380;
 .timescale -12 -12;
E_0x5e074e072990 .event anyedge, v0x5e074e0acaf0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5e074e0acaf0_0;
    %nor/r;
    %assign/vec4 v0x5e074e0acaf0_0, 0;
    %wait E_0x5e074e072990;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5e074e0a7ea0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5e074e0a8930_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5e074e0a87f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5e074e0a8750_0, 0;
    %assign/vec4 v0x5e074e0a86b0_0, 0;
    %wait E_0x5e074e05a820;
    %wait E_0x5e074e072e40;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5e074e0a8930_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5e074e0a87f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5e074e0a8750_0, 0;
    %assign/vec4 v0x5e074e0a86b0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5e074e072bf0;
    %load/vec4 v0x5e074e0a86b0_0;
    %load/vec4 v0x5e074e0a8750_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5e074e0a87f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5e074e0a8930_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5e074e0a8930_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5e074e0a87f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5e074e0a8750_0, 0;
    %assign/vec4 v0x5e074e0a86b0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x5e074e0a84b0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5e074e072bf0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x5e074e0a8930_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5e074e0a87f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5e074e0a8750_0, 0;
    %assign/vec4 v0x5e074e0a86b0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5e074e073380;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e074e0ac7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5e074e0acaf0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x5e074e073380;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x5e074e0ac7d0_0;
    %inv;
    %store/vec4 v0x5e074e0ac7d0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x5e074e073380;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x5e074e0a8890_0, v0x5e074e0acc50_0, v0x5e074e0ac5f0_0, v0x5e074e0ac690_0, v0x5e074e0ac730_0, v0x5e074e0ac870_0, v0x5e074e0ac9b0_0, v0x5e074e0ac910_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x5e074e073380;
T_7 ;
    %load/vec4 v0x5e074e0aca50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x5e074e0aca50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x5e074e0aca50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x5e074e0aca50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x5e074e0aca50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x5e074e0aca50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x5e074e0aca50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x5e074e073380;
T_8 ;
    %wait E_0x5e074e072bf0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5e074e0aca50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5e074e0aca50_0, 4, 32;
    %load/vec4 v0x5e074e0acb90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5e074e0aca50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5e074e0aca50_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5e074e0aca50_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5e074e0aca50_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x5e074e0ac9b0_0;
    %load/vec4 v0x5e074e0ac9b0_0;
    %load/vec4 v0x5e074e0ac910_0;
    %xor;
    %load/vec4 v0x5e074e0ac9b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x5e074e0aca50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5e074e0aca50_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x5e074e0aca50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5e074e0aca50_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/validation_set/circuit4/circuit4_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/parameter_sweep/candidates3_depth0/circuit4/iter0/response0/top_module.sv";
