Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Aug  9 17:05:23 2017
| Host         : alif-VirtualBox running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_utilization -file b11_utilization_synth.rpt -pb b11_utilization_synth.pb
| Design       : b11
| Device       : xcku025ffva1156-1
| Design State : Synthesized
-------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| CLB LUTs*               |   76 |     0 |    145440 |  0.05 |
|   LUT as Logic          |   76 |     0 |    145440 |  0.05 |
|   LUT as Memory         |    0 |     0 |     67680 |  0.00 |
| CLB Registers           |   30 |     0 |    290880 |  0.01 |
|   Register as Flip Flop |   30 |     0 |    290880 |  0.01 |
|   Register as Latch     |    0 |     0 |    290880 |  0.00 |
| CARRY8                  |    2 |     0 |     18180 |  0.01 |
| F7 Muxes                |    3 |     0 |     72720 | <0.01 |
| F8 Muxes                |    0 |     0 |     36360 |  0.00 |
| F9 Muxes                |    0 |     0 |     18180 |  0.00 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 30    |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       360 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       360 |  0.00 |
|   RAMB18       |    0 |     0 |       720 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1152 |  0.00 |
+-----------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |   15 |     0 |       312 |  4.81 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    1 |     0 |       288 |  0.35 |
|   BUFGCE             |    1 |     0 |       144 |  0.69 |
|   BUFGCE_DIV         |    0 |     0 |        24 |  0.00 |
|   BUFG_GT            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        48 |  0.00 |
| PLLE3_ADV            |    0 |     0 |        12 |  0.00 |
| MMCME3_ADV           |    0 |     0 |         6 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE3_CHANNEL   |    0 |     0 |        12 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |         3 |  0.00 |
| IBUFDS_GTE3     |    0 |     0 |         6 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |         6 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |         6 |  0.00 |
| PCIE_3_1        |    0 |     0 |         1 |  0.00 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |   30 |            Register |
| LUT5     |   27 |                 CLB |
| LUT6     |   26 |                 CLB |
| LUT3     |   12 |                 CLB |
| LUT2     |   11 |                 CLB |
| INBUF    |    9 |                 I/O |
| IBUFCTRL |    9 |              Others |
| LUT4     |    8 |                 CLB |
| OBUF     |    6 |                 I/O |
| MUXF7    |    3 |                 CLB |
| CARRY8   |    2 |                 CLB |
| BUFGCE   |    1 |               Clock |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


