# 1 "../arch/arm64/boot/dts/qcom/msm8996-v3-pmi8996-le_x2-dvt2.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "../arch/arm64/boot/dts/qcom/msm8996-v3-pmi8996-le_x2-dvt2.dts"
# 14 "../arch/arm64/boot/dts/qcom/msm8996-v3-pmi8996-le_x2-dvt2.dts"
/dts-v1/;

# 1 "../arch/arm64/boot/dts/qcom/msm8996-v3.dtsi" 1
# 19 "../arch/arm64/boot/dts/qcom/msm8996-v3.dtsi"
# 1 "../arch/arm64/boot/dts/qcom/msm8996.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/msm8996.dtsi"
# 1 "../arch/arm64/boot/dts/qcom/skeleton64.dtsi" 1






/ {
 #address-cells = <2>;
 #size-cells = <2>;
 cpus { };
 soc { };
 chosen { };
 aliases { };
 memory { device_type = "memory"; reg = <0 0 0 0>; };
};
# 14 "../arch/arm64/boot/dts/qcom/msm8996.dtsi" 2
# 1 "../arch/arm64/boot/dts/include/dt-bindings/clock/msm-clocks-8996.h" 1
# 15 "../arch/arm64/boot/dts/qcom/msm8996.dtsi" 2

/ {
 model = "Qualcomm Technologies, Inc. MSM 8996";
 compatible = "qcom,msm8996";
 qcom,msm-id = <246 0x0>;
 qcom,pmic-id = <0x20009 0x2000A 0x0 0x0>;
 interrupt-parent = <&intc>;

 chosen {
  bootargs = "sched_enable_hmp=1 sched_enable_power_aware=1";
 };

 aliases {
  sdhc1 = &sdhc_1;
  sdhc2 = &sdhc_2;
  smd7 = &smdtty_data1;
  smd8 = &smdtty_data4;
  smd11 = &smdtty_data11;
  smd21 = &smdtty_data21;
  smd36 = &smdtty_loopback;
  pci-domain0 = &pcie0;
  pci-domain1 = &pcie1;
  pci-domain2 = &pcie2;
  i2c6 = &i2c_6;
  i2c7 = &i2c_7;
  i2c8 = &i2c_8;
  i2c9 = &i2c_9;
  i2c11 = &i2c_11;
  i2c12 = &i2c_12;
  spi0 = &spi_0;
  spi11 = &spi_11;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "qcom,kryo";
   reg = <0x0 0x0>;
   qcom,limits-info = <&mitigation_profile0>;
   enable-method = "psci";
   qcom,ea = <&ea0>;
   next-level-cache = <&L2_0>;
   L2_0: l2-cache {
         compatible = "arm,arch-cache";
         cache-level = <2>;
         qcom,dump-size = <0x88000>;
   };
   L1_D_0: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x7800>;
   };
   L1_TLB_0: l1-tlb {
    qcom,dump-size = <0x2800>;
   };
  };

  CPU1: cpu@1 {
   device_type = "cpu";
   compatible = "qcom,kryo";
   reg = <0x0 0x1>;
   qcom,limits-info = <&mitigation_profile1>;
   enable-method = "psci";
   qcom,ea = <&ea1>;
   next-level-cache = <&L2_0>;
   L1_D_1: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x7800>;
   };
   L1_TLB_1: l1-tlb {
    qcom,dump-size = <0x2800>;
   };
  };

  CPU2: cpu@100 {
   device_type = "cpu";
   compatible = "qcom,kryo";
   reg = <0x0 0x100>;
   qcom,limits-info = <&mitigation_profile2>;
   enable-method = "psci";
   qcom,ea = <&ea2>;
   next-level-cache = <&L2_1>;
   L2_1: l2-cache {
         compatible = "arm,arch-cache";
         cache-level = <2>;
         qcom,dump-size = <0x110000>;
   };
   L1_D_100: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x7800>;
   };
   L1_TLB_100: l1-tlb {
    qcom,dump-size = <0x2800>;
   };
  };

  CPU3: cpu@101 {
   device_type = "cpu";
   compatible = "qcom,kryo";
   reg = <0x0 0x101>;
   enable-method = "psci";
   qcom,limits-info = <&mitigation_profile3>;
   qcom,ea = <&ea3>;
   next-level-cache = <&L2_1>;
   L1_D_101: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x7800>;
   };
   L1_TLB_101: l1-tlb {
    qcom,dump-size = <0x2800>;
   };
  };

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&CPU0>;
    };

    core1 {
     cpu = <&CPU1>;
    };
   };

   cluster1 {
    core0 {
     cpu = <&CPU2>;
    };

    core1 {
     cpu = <&CPU3>;
    };
   };
  };
 };

 soc: soc { };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  removed_regions: removed_regions@85800000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0 0x85800000 0 0x3000000>;
  };

  peripheral_mem: peripheral_region@8ea00000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0 0x8ea00000 0 0x2b00000>;
  };

  adsp_mem: adsp_region {
   compatible = "shared-dma-pool";
   alloc-ranges = <0 0x00000000 0 0xffffffff>;
   reusable;
   alignment = <0 0x100000>;
   size = <0 0x400000>;
  };

  qseecom_mem: qseecom_region {
   compatible = "shared-dma-pool";
   alloc-ranges = <0 0x00000000 0 0xffffffff>;
   reusable;
   alignment = <0 0x400000>;
   size = <0 0x1400000>;
  };

  secure_display_memory: secure_region {
   compatible = "shared-dma-pool";
   alloc-ranges = <0 0x00000000 0 0xffffffff>;
   reusable;
   alignment = <0 0x200000>;
   size = <0 0x5c00000>;
  };

  pstore_reserve_mem: pstore_reserve_mem_region {
   compatible = "shared-dma-pool";
   no-map;
   reg = <0 0x91500000 0 0x00100000>;
  };

  modem_mem: modem_region@88800000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0 0x88800000 0 0x6200000>;
  };

  dfps_data_mem: dfps_data_mem@83400000 {
         compatible = "shared-dma-pool";
         no-map;
         reg = <0 0x83400000 0 0x1000>;
         label = "dfps_data_mem";
  };

  cont_splash_mem: cont_splash_mem@83401000 {
   reg = <0 0x83401000 0 0x23FF000>;
   label = "cont_splash_mem";
  };

  cont_splash_mem_hdmi: cont_splash_mem_hdmi@b1c00000 {
   reg = <0 0xb1c00000 0 0x23ff000>;
   label = "cont_splash_mem_hdmi";
  };
 };
};

# 1 "../arch/arm64/boot/dts/qcom/msm8996-ion.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/msm8996-ion.dtsi"
&soc {
 qcom,ion {
  compatible = "qcom,msm-ion";
  #address-cells = <1>;
  #size-cells = <0>;

  system_heap: qcom,ion-heap@25 {
   reg = <25>;
   qcom,ion-heap-type = "SYSTEM";
  };

  system_contig_heap: qcom,ion-heap@21 {
   reg = <21>;
   qcom,ion-heap-type = "SYSTEM_CONTIG";
  };

  qcom,ion-heap@22 {
   reg = <22>;
   memory-region = <&adsp_mem>;
   qcom,ion-heap-type = "DMA";
  };

  qcom,ion-heap@27 {
   reg = <27>;
   memory-region = <&qseecom_mem>;
   qcom,ion-heap-type = "DMA";
  };

  qcom,ion-heap@10 {
   reg = <10>;
   memory-region = <&secure_display_memory>;
   qcom,ion-heap-type = "HYP_CMA";
  };

  qcom,ion-heap@9 {
   reg = <9>;
   qcom,ion-heap-type = "SYSTEM_SECURE";
  };
 };
};
# 233 "../arch/arm64/boot/dts/qcom/msm8996.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm8996-mdss.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/msm8996-mdss.dtsi"
&soc {
 mdss_mdp: qcom,mdss_mdp@900000 {
  compatible = "qcom,mdss_mdp";
  reg = <0x00900000 0x90000>,
        <0x009b0000 0x1040>,
        <0x009b8000 0x1040>;
  reg-names = "mdp_phys", "vbif_phys", "vbif_nrt_phys";
  interrupts = <0 83 0>;
  vdd-supply = <&gdsc_mdss>;


  qcom,msm-bus,name = "mdss_mdp";
  qcom,msm-bus,num-cases = <3>;
  qcom,msm-bus,num-paths = <3>;
  qcom,msm-bus,vectors-KBps =
   <22 512 0 0>, <23 512 0 0>, <25 512 0 0>,
   <22 512 0 6400000>, <23 512 0 6400000>, <25 512 0 6400000>,
   <22 512 0 6400000>, <23 512 0 6400000>, <25 512 0 6400000>;

  qcom,mdss-num-nrt-paths = <1>;


  qcom,mdss-ab-factor = <1 1>;
  qcom,mdss-ib-factor = <1 1>;
  qcom,mdss-clk-factor = <105 100>;

  qcom,max-mixer-width = <2560>;
  qcom,max-pipe-width = <2560>;


  qcom,mdss-vbif-qos-rt-setting = <1 2 2 2>;
  qcom,mdss-vbif-qos-nrt-setting = <1 1 1 1>;

  qcom,mdss-has-panic-ctrl;
  qcom,mdss-per-pipe-panic-luts = <0x000f>,
      <0xffff>,
      <0xfffc>,
      <0xff00>;

  qcom,mdss-mdp-reg-offset = <0x00001000>;
  qcom,max-bandwidth-low-kbps = <9600000>;
  qcom,max-bandwidth-high-kbps = <9600000>;
  qcom,max-bandwidth-per-pipe-kbps = <4500000>;
  qcom,max-clk-rate = <412500000>;
  qcom,mdss-default-ot-rd-limit = <32>;
  qcom,mdss-default-ot-wr-limit = <16>;
  qcom,mdss-dram-channels = <2>;

  qcom,mdss-pipe-vig-off = <0x00005000 0x00007000
       0x00009000 0x0000B000>;
  qcom,mdss-pipe-rgb-off = <0x00015000 0x00017000
       0x00019000 0x0001B000>;
  qcom,mdss-pipe-dma-off = <0x00025000 0x00027000>;
  qcom,mdss-pipe-cursor-off = <0x00035000 0x00037000>;

  qcom,mdss-pipe-vig-xin-id = <0 4 8 12>;
  qcom,mdss-pipe-rgb-xin-id = <1 5 9 13>;
  qcom,mdss-pipe-dma-xin-id = <2 10>;
  qcom,mdss-pipe-cursor-xin-id = <7 7>;


  qcom,mdss-pipe-vig-clk-ctrl-offsets = <0x2AC 0 0>,
            <0x2B4 0 0>,
            <0x2BC 0 0>,
            <0x2C4 0 0>;
  qcom,mdss-pipe-rgb-clk-ctrl-offsets = <0x2AC 4 8>,
            <0x2B4 4 8>,
            <0x2BC 4 8>,
            <0x2C4 4 8>;
  qcom,mdss-pipe-dma-clk-ctrl-offsets = <0x2AC 8 12>,
            <0x2B4 8 12>;
  qcom,mdss-pipe-cursor-clk-ctrl-offsets = <0x3A8 16 15>,
        <0x3B0 16 15>;


  qcom,mdss-ctl-off = <0x00002000 0x00002200 0x00002400
         0x00002600 0x00002800>;
  qcom,mdss-mixer-intf-off = <0x00045000 0x00046000
     0x00047000 0x0004A000>;
  qcom,mdss-mixer-wb-off = <0x00048000 0x00049000>;
  qcom,mdss-dspp-off = <0x00055000 0x00057000>;
  qcom,mdss-wb-off = <0x00065000 0x00065800 0x00066000>;
  qcom,mdss-intf-off = <0x0006B000 0x0006B800
     0x0006C000 0x0006C800>;
  qcom,mdss-pingpong-off = <0x00071000 0x00071800
       0x00072000 0x00072800>;
  qcom,mdss-slave-pingpong-off = <0x00073000>;
  qcom,mdss-ppb-off = <0x00000330 0x00000338>;
  qcom,mdss-has-pingpong-split;

  qcom,mdss-ad-off = <0x0079000 0x00079800 0x0007a000>;
  qcom,mdss-cdm-off = <0x0007a200>;
  qcom,mdss-dsc-off = <0x00081000 0x00081400>;
  qcom,mdss-wfd-mode = "intf";
  qcom,mdss-has-source-split;
  qcom,mdss-highest-bank-bit = <0x2>;
  qcom,mdss-has-decimation;
  qcom,mdss-has-rotator-downscale;
  qcom,mdss-idle-power-collapse-enabled;
  clocks = <&clock_mmss 0x684ccb41>,
    <&clock_mmss 0xcc07d687>,
    <&clock_mmss 0x6dc1f8f1>,
    <&clock_mmss 0x588460a4>,
    <&clock_mmss 0x42a022d3>;
  clock-names = "iface_clk", "bus_clk", "core_clk_src",
    "core_clk", "vsync_clk";

  qcom,mdp-settings = <0x01190 0x00000000>,
        <0x012ac 0xc0000ccc>,
        <0x012b4 0xc0000ccc>,
        <0x012bc 0x00cccccc>,
        <0x012c4 0x000000cc>,
        <0x013a8 0x0cccc0c0>,
        <0x013b0 0xccccc0c0>,
        <0x013b8 0xcccc0000>,
        <0x013d0 0x00cc0000>,
        <0x0506c 0x00000000>,
        <0x0706c 0x00000000>,
        <0x0906c 0x00000000>,
        <0x0b06c 0x00000000>,
        <0x1506c 0x00000000>,
        <0x1706c 0x00000000>,
        <0x1906c 0x00000000>,
        <0x1b06c 0x00000000>,
        <0x2506c 0x00000000>,
        <0x2706c 0x00000000>;

  qcom,regs-dump-mdp = <0x01000 0x01454>,
         <0x02000 0x02064>,
         <0x02200 0x02264>,
         <0x02400 0x02464>,
         <0x02600 0x02664>,
         <0x02800 0x02864>,
         <0x05000 0x05150>,
         <0x05200 0x05230>,
         <0x07000 0x07150>,
         <0x07200 0x07230>,
         <0x09000 0x09150>,
         <0x09200 0x09230>,
         <0x0b000 0x0b150>,
         <0x0b200 0x0b230>,
         <0x15000 0x15150>,
         <0x15200 0x15230>,
         <0x17000 0x17150>,
         <0x17200 0x17230>,
         <0x19000 0x19150>,
         <0x19200 0x19230>,
         <0x1b000 0x1b150>,
         <0x1b200 0x1b230>,
         <0x25000 0x25150>,
         <0x27000 0x27150>,
         <0x35000 0x35150>,
         <0x37000 0x37150>,
         <0x45000 0x452bc>,
         <0x46000 0x462bc>,
         <0x47000 0x472bc>,
         <0x48000 0x482bc>,
         <0x49000 0x492bc>,
         <0x4a000 0x4a2bc>,
         <0x55000 0x5522c>,
         <0x57000 0x5722c>,
         <0x65000 0x652c0>,
         <0x65800 0x65ac0>,
         <0x66000 0x662c0>,
         <0x6b800 0x6ba68>,
         <0x6c000 0x6c268>,
         <0x6c800 0x6ca68>,
         <0x71000 0x710d4>,
         <0x71800 0x718d4>,
         <0x73000 0x730d4>,
         <0x81000 0x81140>,
         <0x81400 0x81540>;

  qcom,regs-dump-names-mdp = "MDP",
   "CTL_0", "CTL_1", "CTL_2", "CTL_3", "CTL_4",
   "VIG0_SSPP", "VIG0", "VIG1_SSPP", "VIG1",
   "VIG2_SSPP", "VIG2", "VIG3_SSPP", "VIG3",
   "RGB0_SSPP", "RGB0", "RGB1_SSPP", "RGB1",
   "RGB2_SSPP", "RGB2", "RGB3_SSPP", "RGB3",
   "DMA0_SSPP", "DMA1_SSPP",
   "CURSOR0_SSPP", "CURSOR1_SSPP",
   "LAYER_0", "LAYER_1", "LAYER_2",
   "LAYER_3", "LAYER_4", "LAYER_5",
   "DSPP_0", "DSPP_1",
   "WB_0", "WB_1", "WB_2",
   "INTF_1", "INTF_2", "INTF_3",
   "PP_0", "PP_1", "PP_4",
   "DSC_0", "DSC_1";


  qcom,mdss-prefill-outstanding-buffer-bytes = <0>;
  qcom,mdss-prefill-y-buffer-bytes = <0>;
  qcom,mdss-prefill-scaler-buffer-lines-bilinear = <2>;
  qcom,mdss-prefill-scaler-buffer-lines-caf = <4>;
  qcom,mdss-prefill-post-scaler-buffer-pixels = <2560>;
  qcom,mdss-prefill-pingpong-buffer-pixels = <5120>;

  qcom,mdss-pp-offsets {
   qcom,mdss-sspp-mdss-igc-lut-off = <0x2000>;
   qcom,mdss-sspp-vig-pcc-off = <0x1780>;
   qcom,mdss-sspp-rgb-pcc-off = <0x380>;
   qcom,mdss-sspp-dma-pcc-off = <0x380>;
   qcom,mdss-lm-pgc-off = <0x3C0>;
   qcom,mdss-dspp-gamut-off = <0x1600>;
   qcom,mdss-dspp-pcc-off = <0x1700>;
   qcom,mdss-dspp-pgc-off = <0x17C0>;
  };

  smmu_mdp_unsec: qcom,smmu_mdp_unsec_cb {
   compatible = "qcom,smmu_mdp_unsec";
   iommus = <&mdp_smmu 0>;
   gdsc-mmagic-mdss-supply = <&gdsc_mmagic_mdss>;
   clocks = <&clock_mmss 0x04994cb2>,
    <&clock_mmss 0xa0359d10>,
    <&clock_mmss 0x7fd71687>;
   clock-names = "mdp_ahb_clk", "mmagic_mdss_axi_clk",
    "mdp_axi_clk";
  };

  smmu_rot_unsec: qcom,smmu_rot_unsec_cb {
   compatible = "qcom,smmu_rot_unsec";
   iommus = <&rot_smmu 0>;
   gdsc-mmagic-mdss-supply = <&gdsc_mmagic_mdss>;
   clocks = <&clock_mmss 0xa30772c9>,
    <&clock_mmss 0xa0359d10>,
    <&clock_mmss 0xfed7c078>;
   clock-names = "rot_ahb_clk", "mmagic_mdss_axi_clk",
    "rot_axi_clk";
  };

  smmu_mdp_sec: qcom,smmu_mdp_sec_cb {
   compatible = "qcom,smmu_mdp_sec";
   iommus = <&mdp_smmu 1>;
   gdsc-mmagic-mdss-supply = <&gdsc_mmagic_mdss>;
   clocks = <&clock_mmss 0x04994cb2>,
    <&clock_mmss 0xa0359d10>,
    <&clock_mmss 0x7fd71687>;
   clock-names = "mdp_ahb_clk", "mmagic_mdss_axi_clk",
    "mdp_axi_clk";
  };

  smmu_rot_sec: qcom,smmu_rot_sec_cb {
   compatible = "qcom,smmu_rot_sec";
   iommus = <&rot_smmu 1>;
   gdsc-mmagic-mdss-supply = <&gdsc_mmagic_mdss>;
   clocks = <&clock_mmss 0xa30772c9>,
    <&clock_mmss 0xa0359d10>,
    <&clock_mmss 0xfed7c078>;
   clock-names = "rot_ahb_clk", "mmagic_mdss_axi_clk",
    "rot_axi_clk";
  };

  mdss_fb0: qcom,mdss_fb_primary {
   cell-index = <0>;
   compatible = "qcom,mdss-fb";
   qcom,cont-splash-memory {
    linux,contiguous-region = <&cont_splash_mem>;
   };
  };

  mdss_fb1: qcom,mdss_fb_wfd {
   cell-index = <1>;
   compatible = "qcom,mdss-fb";
  };

  mdss_fb2: qcom,mdss_fb_hdmi {
   cell-index = <2>;
   compatible = "qcom,mdss-fb";
   qcom,cont-splash-memory {
    linux,contiguous-region =
    <&cont_splash_mem_hdmi>;
   };
  };

  mdss_fb3: qcom,mdss_fb_secondary {
   cell-index = <3>;
   compatible = "qcom,mdss-fb";
  };
 };

 mdss_dsi: qcom,mdss_dsi@0 {
  compatible = "qcom,mdss-dsi";
  #address-cells = <1>;
  #size-cells = <1>;
  gdsc-supply = <&gdsc_mdss>;
  vdda-supply = <&pm8994_l2>;
  vcca-supply = <&pm8994_l28>;
  ranges = <0x994000 0x994000 0x400
   0x994400 0x994400 0x558
   0x828000 0x828000 0x108
   0x996000 0x996000 0x400
   0x996400 0x996400 0x558
   0x828000 0x828000 0x108>;


  qcom,msm-bus,name = "mdss_dsi";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <22 512 0 0>,
   <22 512 0 1000>;

  qcom,mmss-ulp-clamp-ctrl-offset = <0x14>;

  qcom,mdss-fb-map-prim = <&mdss_fb0>;
  qcom,mdss-fb-map-sec = <&mdss_fb3>;

  clocks = <&clock_mmss 0x588460a4>,
    <&clock_mmss 0x684ccb41>,
    <&clock_mmss 0xea30b0e7>,
    <&clock_mmss 0xcc07d687>,
    <&clock_mmss 0xfb32f31e>,
    <&clock_mmss 0x585ef6d4>,
    <&clock_mmss 0x087c1612>,
    <&clock_mmss 0x8067c5a3>;
  clock-names = "mdp_core_clk", "iface_clk",
   "core_mmss_clk", "bus_clk",
   "ext_byte0_clk", "ext_byte1_clk",
   "ext_pixel0_clk", "ext_pixel1_clk";

  qcom,core-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,core-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };

  qcom,ctrl-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,ctrl-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda";
    qcom,supply-min-voltage = <1250000>;
    qcom,supply-max-voltage = <1250000>;
    qcom,supply-enable-load = <18160>;
    qcom,supply-disable-load = <1>;
   };
  };

  qcom,phy-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,phy-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vcca";
    qcom,supply-min-voltage = <925000>;
    qcom,supply-max-voltage = <925000>;
    qcom,supply-enable-load = <17000>;
    qcom,supply-disable-load = <32>;
   };
  };

  mdss_dsi0: qcom,mdss_dsi_ctrl0@994000 {
   compatible = "qcom,mdss-dsi-ctrl";
   label = "MDSS DSI CTRL->0";
   cell-index = <0>;
   reg = <0x994000 0x400>,
    <0x994400 0x588>,
    <0x828000 0x108>;
   reg-names = "dsi_ctrl", "dsi_phy", "mmss_misc_phys";

   qcom,timing-db-mode;
   oled-vdda-supply = <&pm8994_l19>;
   vddio-supply = <&pm8994_l14>;
   lab-supply = <&lab_regulator>;
   ibb-supply = <&ibb_regulator>;
   qcom,mdss-mdp = <&mdss_mdp>;

   clocks = <&clock_mmss 0xf5a03f64>,
     <&clock_mmss 0x3487234a>,
     <&clock_mmss 0x28cafbe6>,
     <&clock_mmss 0x75cc885b>,
     <&clock_mmss 0xccac1f35>,
     <&mdss_dsi0_pll 0x60e83f06>,
     <&mdss_dsi0_pll 0x792379e1>,
     <&mdss_dsi0_pll 0xbbaa30be>,
     <&mdss_dsi0_pll 0x45b3260f>,
     <&mdss_dsi0_pll
     0x177c029c>,
     <&mdss_dsi0_pll
     0x98ae3c92>;
   clock-names = "byte_clk", "pixel_clk", "core_clk",
    "byte_clk_rcg", "pixel_clk_rcg",
    "pll_byte_clk_mux", "pll_pixel_clk_mux",
    "pll_byte_clk_src", "pll_pixel_clk_src",
    "pll_shadow_byte_clk_src",
    "pll_shadow_pixel_clk_src";

   qcom,null-insertion-enabled;
   qcom,platform-strength-ctrl = [ff 06
       ff 06
       ff 06
       ff 06
       ff 00];
   qcom,platform-regulator-settings = [1d
       1d 1d 1d 1d];
   qcom,platform-lane-config = [00 00 10 0f
      00 00 10 0f
      00 00 10 0f
      00 00 10 0f
      00 00 10 8f];
  };

  mdss_dsi1: qcom,mdss_dsi_ctrl1@996000 {
   compatible = "qcom,mdss-dsi-ctrl";
   label = "MDSS DSI CTRL->1";
   cell-index = <1>;
   reg = <0x996000 0x400>,
    <0x996400 0x558>,
    <0x828000 0x108>;
   reg-names = "dsi_ctrl", "dsi_phy", "mmss_misc_phys";

   qcom,timing-db-mode;
   oled-vdda-supply = <&pm8994_l19>;
   vddio-supply = <&pm8994_l14>;
   lab-supply = <&lab_regulator>;
   ibb-supply = <&ibb_regulator>;
   qcom,mdss-mdp = <&mdss_mdp>;

   clocks = <&clock_mmss 0xb8c7067d>,
     <&clock_mmss 0xd5804246>,
     <&clock_mmss 0xc22c6883>,
     <&clock_mmss 0x63c2c955>,
     <&clock_mmss 0x090f68ac>,
     <&mdss_dsi0_pll 0x60e83f06>,
     <&mdss_dsi0_pll 0x792379e1>,
     <&mdss_dsi1_pll 0x63930a8f>,
     <&mdss_dsi1_pll 0x0e4c9b56>,
     <&mdss_dsi1_pll
     0xfc021ce5>,
     <&mdss_dsi1_pll
     0xdcca3ffc>;
   clock-names = "byte_clk", "pixel_clk", "core_clk",
    "byte_clk_rcg", "pixel_clk_rcg",
    "pll_byte_clk_mux", "pll_pixel_clk_mux",
    "pll_byte_clk_src", "pll_pixel_clk_src",
    "pll_byte_clk_src", "pll_pixel_clk_src",
    "pll_shadow_byte_clk_src",
    "pll_shadow_pixel_clk_src";

   qcom,null-insertion-enabled;
   qcom,platform-strength-ctrl = [ff 06
       ff 06
       ff 06
       ff 06
       ff 00];
   qcom,platform-regulator-settings = [1d
       1d 1d 1d 1d];
   qcom,platform-lane-config = [00 00 10 0f
      00 00 10 0f
      00 00 10 0f
      00 00 10 0f
      00 00 10 8f];
  };
 };

 qcom,mdss_wb_panel {
  compatible = "qcom,mdss_wb";
  qcom,mdss_pan_res = <640 480>;
  qcom,mdss_pan_bpp = <24>;
  qcom,mdss-fb-map = <&mdss_fb1>;
 };

 mdss_hdmi_tx: qcom,hdmi_tx@9a0000 {
  cell-index = <0>;
  compatible = "qcom,hdmi-tx";

  reg = <0x9a0000 0x50c>,
   <0x70000 0x6158>,
   <0x9e0000 0xFFF>;
  reg-names = "core_physical", "qfprom_physical", "hdcp_physical";

  hpd-gdsc-supply = <&gdsc_mdss>;

  qcom,supply-names = "hpd-gdsc";
  qcom,min-voltage-level = <0>;
  qcom,max-voltage-level = <0>;
  qcom,enable-load = <0>;
  qcom,disable-load = <0>;

  clocks = <&clock_mmss 0x588460a4>,
    <&clock_mmss 0x684ccb41>,
    <&clock_mmss 0x097a6de9>,
    <&clock_mmss 0x01cef516>,
    <&clock_mmss 0xfa5aadb0>;
  clock-names = "mdp_core_clk", "iface_clk",
    "core_clk", "alt_iface_clk", "extp_clk";

  qcom,hdmi-tx-hpd = <&pm8994_mpps 4 0>;
  qcom,mdss-fb-map = <&mdss_fb2>;
  qcom,pluggable;

  hdmi_audio: qcom,msm-hdmi-audio-rx {
   compatible = "qcom,msm-hdmi-audio-codec-rx";
  };
 };

 mdss_rotator: qcom,mdss_rotator {
  compatible = "qcom,mdss_rotator";
  qcom,mdss-wb-count = <2>;
  qcom,mdss-has-downscale;
  qcom,mdss-has-ubwc;
  qcom,mdss-has-reg-bus;

  qcom,msm-bus,name = "mdss_rotator";
  qcom,msm-bus,num-cases = <3>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <25 512 0 0>,
   <25 512 0 6400000>,
   <25 512 0 6400000>;

  rot-vdd-supply = <&gdsc_mdss>;
  rot-mmagic-mdss-gdsc-supply = <&gdsc_mmagic_mdss>;

  qcom,supply-names = "rot-mmagic-mdss-gdsc", "rot-vdd";

  clocks = <&clock_mmss 0xea30b0e7>,
   <&clock_mmss 0x5b1f675e>;
  clock-names = "iface_clk", "rot_core_clk";
 };
};
# 234 "../arch/arm64/boot/dts/qcom/msm8996.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm8996-mdss-pll.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/msm8996-mdss-pll.dtsi"
&soc {
 mdss_dsi0_pll: qcom,mdss_dsi_pll@994400 {
  compatible = "qcom,mdss_dsi_pll_8996_v2";
  label = "MDSS DSI 0 PLL";
  cell-index = <0>;
  #clock-cells = <1>;

  reg = <0x00994400 0x588>,
        <0x008C2300 0x8>,
        <0x00994200 0x98>;
  reg-names = "pll_base", "gdsc_base", "dynamic_pll_base";

  gdsc-supply = <&gdsc_mdss>;

  clocks = <&clock_mmss 0x684ccb41>;
  clock-names = "iface_clk";
  clock-rate = <0>;
  qcom,dsi-pll-ssc-en;
  qcom,dsi-pll-ssc-mode = "down-spread";


  memory-region = <&dfps_data_mem>;

  qcom,platform-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,platform-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };

  };
 };

 mdss_dsi1_pll: qcom,mdss_dsi_pll@996400 {
  compatible = "qcom,mdss_dsi_pll_8996_v2";
  label = "MDSS DSI 1 PLL";
  cell-index = <1>;
  #clock-cells = <1>;

  reg = <0x00996400 0x588>,
        <0x008C2300 0x8>,
        <0x00996200 0x98>;
  reg-names = "pll_base", "gdsc_base", "dynamic_pll_base";

  gdsc-supply = <&gdsc_mdss>;

  clocks = <&clock_mmss 0x684ccb41>;
  clock-names = "iface_clk";
  clock-rate = <0>;
  qcom,dsi-pll-ssc-en;
  qcom,dsi-pll-ssc-mode = "down-spread";

  qcom,platform-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,platform-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };
 };

 mdss_hdmi_pll: qcom,mdss_hdmi_pll@0x9a0600 {
  compatible = "qcom,mdss_hdmi_pll_8996";
  label = "MDSS HDMI PLL";
  #clock-cells = <1>;

  reg = <0x9a0600 0xb10>,
        <0x9a1200 0x0c8>,
        <0x8C2300 0x8>;
  reg-names = "pll_base", "phy_base", "gdsc_base";

  gdsc-supply = <&gdsc_mdss>;
  vddio-supply = <&pm8994_l12>;
  vcca-supply = <&pm8994_l28>;

  clocks = <&clock_mmss 0x684ccb41>,
    <&clock_gcc 0x4d4eec04>,
    <&clock_gcc 0x3ab0b36d>;
  clock-names = "iface_clk", "ref_clk", "ref_clk_src";
  clock-rate = <0>;

  qcom,platform-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,platform-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };

   qcom,platform-supply-entry@1 {
    reg = <1>;
    qcom,supply-name = "vddio";
    qcom,supply-min-voltage = <1800000>;
    qcom,supply-max-voltage = <1800000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
   };

   qcom,platform-supply-entry@2 {
    reg = <2>;
    qcom,supply-name = "vcca";
    qcom,supply-min-voltage = <925000>;
    qcom,supply-max-voltage = <925000>;
    qcom,supply-enable-load = <10000>;
    qcom,supply-disable-load = <100>;
   };
  };
 };
};
# 235 "../arch/arm64/boot/dts/qcom/msm8996.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm8996-smp2p.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/msm8996-smp2p.dtsi"
# 1 "../arch/arm64/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 1







# 1 "../arch/arm64/boot/dts/include/dt-bindings/interrupt-controller/irq.h" 1
# 9 "../arch/arm64/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 2
# 14 "../arch/arm64/boot/dts/qcom/msm8996-smp2p.dtsi" 2

&soc {
 qcom,smp2p-modem@9820010 {
  compatible = "qcom,smp2p";
  reg = <0x9820010 0x4>;
  qcom,remote-pid = <1>;
  qcom,irq-bitmask = <0x4000>;
  interrupts = <0 451 1>;
 };

 qcom,smp2p-adsp@9820010 {
  compatible = "qcom,smp2p";
  reg = <0x9820010 0x4>;
  qcom,remote-pid = <2>;
  qcom,irq-bitmask = <0x400>;
  interrupts = <0 158 1>;
 };

 qcom,smp2p-dsps@9820010 {
  compatible = "qcom,smp2p";
  reg = <0x9820010 0x4>;
  qcom,remote-pid = <3>;
  qcom,irq-bitmask = <0x4000000>;
  interrupts = <0 178 1>;
 };

 smp2pgpio_smp2p_15_in: qcom,smp2pgpio-smp2p-15-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <15>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_15_in {
  compatible = "qcom,smp2pgpio_test_smp2p_15_in";
  gpios = <&smp2pgpio_smp2p_15_in 0 0>;
 };

 smp2pgpio_smp2p_15_out: qcom,smp2pgpio-smp2p-15-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <15>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_15_out {
  compatible = "qcom,smp2pgpio_test_smp2p_15_out";
  gpios = <&smp2pgpio_smp2p_15_out 0 0>;
 };

 smp2pgpio_smp2p_1_in: qcom,smp2pgpio-smp2p-1-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <1>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_1_in {
  compatible = "qcom,smp2pgpio_test_smp2p_1_in";
  gpios = <&smp2pgpio_smp2p_1_in 0 0>;
 };

 smp2pgpio_smp2p_1_out: qcom,smp2pgpio-smp2p-1-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <1>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_1_out {
  compatible = "qcom,smp2pgpio_test_smp2p_1_out";
  gpios = <&smp2pgpio_smp2p_1_out 0 0>;
 };

 smp2pgpio_smp2p_2_in: qcom,smp2pgpio-smp2p-2-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <2>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_2_in {
  compatible = "qcom,smp2pgpio_test_smp2p_2_in";
  gpios = <&smp2pgpio_smp2p_2_in 0 0>;
 };

 smp2pgpio_smp2p_2_out: qcom,smp2pgpio-smp2p-2-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <2>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_2_out {
  compatible = "qcom,smp2pgpio_test_smp2p_2_out";
  gpios = <&smp2pgpio_smp2p_2_out 0 0>;
 };

 smp2pgpio_smp2p_3_in: qcom,smp2pgpio-smp2p-3-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <3>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_3_in {
  compatible = "qcom,smp2pgpio_test_smp2p_3_in";
  gpios = <&smp2pgpio_smp2p_3_in 0 0>;
 };

 smp2pgpio_smp2p_3_out: qcom,smp2pgpio-smp2p-3-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <3>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_3_out {
  compatible = "qcom,smp2pgpio_test_smp2p_3_out";
  gpios = <&smp2pgpio_smp2p_3_out 0 0>;
 };

 smp2pgpio_sleepstate_3_out: qcom,smp2pgpio-sleepstate-gpio-3-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "sleepstate";
  qcom,remote-pid = <3>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio-sleepstate-3-out {
  compatible = "qcom,smp2pgpio_sleepstate_3_out";
  gpios = <&smp2pgpio_sleepstate_3_out 0 0>;
 };


 smp2pgpio_ssr_smp2p_1_in: qcom,smp2pgpio-ssr-smp2p-1-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "slave-kernel";
  qcom,remote-pid = <1>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


 smp2pgpio_ssr_smp2p_1_out: qcom,smp2pgpio-ssr-smp2p-1-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "master-kernel";
  qcom,remote-pid = <1>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


 smp2pgpio_ssr_smp2p_2_in: qcom,smp2pgpio-ssr-smp2p-2-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "slave-kernel";
  qcom,remote-pid = <2>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


 smp2pgpio_ssr_smp2p_2_out: qcom,smp2pgpio-ssr-smp2p-2-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "master-kernel";
  qcom,remote-pid = <2>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


 smp2pgpio_ssr_smp2p_3_in: qcom,smp2pgpio-ssr-smp2p-3-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "slave-kernel";
  qcom,remote-pid = <3>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


 smp2pgpio_ssr_smp2p_3_out: qcom,smp2pgpio-ssr-smp2p-3-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "master-kernel";
  qcom,remote-pid = <3>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };
};
# 236 "../arch/arm64/boot/dts/qcom/msm8996.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm8996-ipcrouter.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/msm8996-ipcrouter.dtsi"
&soc {
 qcom,ipc_router {
  compatible = "qcom,ipc_router";
  qcom,node-id = <1>;
 };

 qcom,ipc_router_modem_xprt {
  compatible = "qcom,ipc_router_glink_xprt";
  qcom,ch-name = "IPCRTR";
  qcom,xprt-remote = "mpss";
  qcom,glink-xprt = "smd_trans";
  qcom,xprt-linkid = <1>;
  qcom,xprt-version = <1>;
  qcom,fragmented-data;
 };

 qcom,ipc_router_q6_xprt {
  compatible = "qcom,ipc_router_glink_xprt";
  qcom,ch-name = "IPCRTR";
  qcom,xprt-remote = "lpass";
  qcom,glink-xprt = "smd_trans";
  qcom,xprt-linkid = <1>;
  qcom,xprt-version = <1>;
  qcom,fragmented-data;
 };

 qcom,ipc_router_dsps_xprt {
  compatible = "qcom,ipc_router_glink_xprt";
  qcom,ch-name = "IPCRTR";
  qcom,xprt-remote = "dsps";
  qcom,glink-xprt = "smd_trans";
  qcom,xprt-linkid = <1>;
  qcom,xprt-version = <1>;
  qcom,fragmented-data;
 };
};
# 237 "../arch/arm64/boot/dts/qcom/msm8996.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm-gdsc-8996.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/msm-gdsc-8996.dtsi"
&soc {
 gdsc_mmagic_bimc: qcom,gdsc@8c529c {
  compatible = "regulator-fixed";
  regulator-name = "gdsc_mmagic_bimc";
  reg = <0x8c529c 0x4>;
  status = "disabled";
 };

 gdsc_mmagic_video: qcom,gdsc@8c119c {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_mmagic_video";
  reg = <0x8c119c 0x4>,
        <0x8c120c 0x4>;
  reg-names = "base", "hw_ctrl_addr";
  qcom,no-status-check-on-disable;
  qcom,gds-timeout = <500>;
  status = "disabled";
 };

 gdsc_mmagic_mdss: qcom,gdsc@8c247c {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_mmagic_mdss";
  reg = <0x8c247c 0x4>,
        <0x8c2480 0x4>;
  reg-names = "base", "hw_ctrl_addr";
  qcom,no-status-check-on-disable;
  qcom,gds-timeout = <500>;
  status = "disabled";
 };

 gdsc_mmagic_camss: qcom,gdsc@8c3c4c {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_mmagic_camss";
  reg = <0x8c3c4c 0x4>,
        <0x8c3c50 0x4>;
  reg-names = "base", "hw_ctrl_addr";
  qcom,no-status-check-on-disable;
  qcom,gds-timeout = <500>;
  status = "disabled";
 };

 gdsc_venus: qcom,gdsc@8c1024 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus";
  reg = <0x8c1024 0x4>;
  status = "disabled";
 };

 gdsc_venus_core0: qcom,gdsc@8c1040 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus_core0";
  reg = <0x8c1040 0x4>;
  status = "disabled";
 };

 gdsc_venus_core1: qcom,gdsc@8c1044 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus_core1";
  reg = <0x8c1044 0x4>;
  status = "disabled";
 };

 gdsc_camss_top: qcom,gdsc@8c34a0 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_camss_top";
  reg = <0x8c34a0 0x4>;
  status = "disabled";
 };

 gdsc_vfe0: qcom,gdsc@8c3664 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_vfe0";
  reg = <0x8c3664 0x4>;
  status = "disabled";
 };

 gdsc_vfe1: qcom,gdsc@8c3674 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_vfe1";
  reg = <0x8c3674 0x4>;
  status = "disabled";
 };

 gdsc_mdss: qcom,gdsc@8c2304 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_mdss";
  reg = <0x8c2304 0x4>;
  status = "disabled";
 };

 gdsc_jpeg: qcom,gdsc@8c35a4 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_jpeg";
  reg = <0x8c35a4 0x4>;
  status = "disabled";
 };

 gdsc_cpp: qcom,gdsc@8c36d4 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_cpp";
  reg = <0x8c36d4 0x4>;
  status = "disabled";
 };

 gdsc_pcie_0: qcom,gdsc@36b004 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_pcie_0";
  reg = <0x36b004 0x4>;
  status = "disabled";
 };

 gdsc_pcie_1: qcom,gdsc@36d004 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_pcie_1";
  reg = <0x36d004 0x4>;
  status = "disabled";
 };

 gdsc_pcie_2: qcom,gdsc@36e004 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_pcie_2";
  reg = <0x36e004 0x4>;
  status = "disabled";
 };

 gdsc_usb30: qcom,gdsc@30f004 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_usb30";
  reg = <0x30f004 0x4>;
  status = "disabled";
 };

 gdsc_ufs: qcom,gdsc@375004 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_ufs";
  reg = <0x375004 0x4>;
  status = "disabled";
 };

 gdsc_fd: qcom,gdsc@8c3b64 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_fd";
  reg = <0x8c3b64 0x4>;
  status = "disabled";
 };

 gdsc_gpu: qcom,gdsc@8c4034 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_gpu";
  reg = <0x8c4034 0x4>,
        <0x8c4038 0x4>;
  reg-names = "base", "hw_ctrl_addr";
  qcom,no-status-check-on-disable;
  qcom,gds-timeout = <500>;
  status = "disabled";
 };

 gdsc_gpu_gx: qcom,gdsc@8c4024 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_gpu_gx";
  reg = <0x8c4024 0x4>,
        <0x8c4300 0x4>;
  reg-names = "base", "domain_addr";
  status = "disabled";
 };

 gdsc_hlos1_vote_aggre0_noc: qcom,gdsc@37d024 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_hlos1_vote_aggre0_noc";
  reg = <0x37d024 0x4>;
  qcom,no-status-check-on-disable;
  status = "disabled";
 };

 gdsc_hlos1_vote_lpass_adsp: qcom,gdsc@37d034 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_hlos1_vote_lpass_adsp";
  reg = <0x37d034 0x4>;
  qcom,no-status-check-on-disable;
  status = "disabled";
 };

 gdsc_hlos1_vote_lpass_core: qcom,gdsc@37d038 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_hlos1_vote_lpass_core";
  reg = <0x37d038 0x4>;
  qcom,no-status-check-on-disable;
  status = "disabled";
 };

 gdsc_aggre0_noc: qcom,gdsc@381004 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_aggre0_noc";
  reg = <0x381004 0x4>,
        <0x381028 0x4>;
  reg-names = "base", "hw_ctrl_addr";
  qcom,no-status-check-on-disable;
  qcom,gds-timeout = <500>;
  status = "disabled";
 };
};
# 238 "../arch/arm64/boot/dts/qcom/msm8996.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm8996-bus.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/msm8996-bus.dtsi"
# 1 "../arch/arm64/boot/dts/include/dt-bindings/msm/msm-bus-ids.h" 1
# 14 "../arch/arm64/boot/dts/qcom/msm8996-bus.dtsi" 2

&soc {
 ad_hoc_bus: ad-hoc-bus {

  compatible = "qcom,msm-bus-device";
  reg = <0x520000 0x40000>,
   <0x400000 0x62000>,
   <0x5C0000 0x3000>,
   <0x500000 0x1000>,
   <0x5A0000 0x40000>,
   <0x5A0000 0x40000>,
   <0x540000 0x9000>,
   <0x560000 0x7000>,
   <0x580000 0xA000>;
  reg-names = "snoc-base", "bimc-base", "pnoc-base", "cnoc-base",
   "mmnoc-base", "mmnoc-ahb-base", "a0noc-base",
   "a1noc-base", "a2noc-base";


  fab_a0noc: fab-a0noc {
   cell-id = <6145>;
   label = "fab-a0noc";
   qcom,fab-dev;
   qcom,base-name = "a0noc-base";
   qcom,bus-type = <1>;
   qcom,qos-off = <4096>;
   qcom,base-offset = <12288>;
   qcom,enable-only-clk;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_gcc 0x3c446400>,
        <&clock_gcc 0x3c446400>;
   bus-gdsc-supply = <&gdsc_aggre0_noc>;
   bus-a-gdsc-supply = <&gdsc_aggre0_noc>;

   coresight-id = <206>;
   coresight-name = "coresight-a0noc";
   coresight-nr-inports = <0>;
   coresight-outports = <0>;
   coresight-child-list = <&funnel_in1>;
   coresight-child-ports = <7>;
   aggre0-snoc-axi-no-rate-supply =<&gdsc_aggre0_noc>;
   qcom,node-qos-clks {
    clock-names = "aggre0-snoc-axi-no-rate",
    "aggre0-cnoc-ahb-no-rate",
    "aggre0-noc-mpu-cfg-no-rate";
    clocks =
    <&clock_gcc 0x3c446400>,
    <&clock_gcc 0x53a35559>,
    <&clock_gcc 0x5c1bb8e2>;
   };
  };

  fab_a1noc: fab-a1noc {
   cell-id = <6146>;
   label = "fab-a1noc";
   qcom,fab-dev;
   qcom,base-name = "a1noc-base";
   qcom,bus-type = <1>;
   qcom,qos-off = <4096>;
   qcom,base-offset = <8192>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_gcc 0x049abba8>,
        <&clock_gcc 0xc12e4220>;
   coresight-id = <205>;
   coresight-name = "coresight-a1noc";
   coresight-nr-inports = <0>;
   coresight-outports = <0>;
   coresight-child-list = <&funnel_in0>;
   coresight-child-ports = <6>;
  };

  fab_a2noc: fab-a2noc {
   cell-id = <6147>;
   label = "fab-a2noc";
   qcom,fab-dev;
   qcom,base-name = "a2noc-base";
   qcom,bus-type = <1>;
   qcom,qos-off = <4096>;
   qcom,base-offset = <12288>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_gcc 0xaa681404>,
        <&clock_gcc 0xcab67089>;
   coresight-id = <204>;
   coresight-name = "coresight-a2noc";
   coresight-nr-inports = <0>;
   coresight-outports = <0>;
   coresight-child-list = <&funnel_in1>;
   coresight-child-ports = <5>;
   qcom,node-qos-clks {
    clock-names = "clk-aggre2-noc-clk-no-rate",
    "clk-gcc-ufs-axi-clk",
    "clk-aggre2-ufs-axi-clk-no-rate";
    clocks = <&clock_gcc 0xaa681404>,
    <&clock_gcc 0x47c743a7>,
    <&clock_gcc 0xb31e5191>;
   };
  };

  fab_bimc: fab-bimc {
   cell-id = <0>;
   label = "fab-bimc";
   qcom,fab-dev;
   qcom,base-name = "bimc-base";
   qcom,base-offset = <0x8000>;
   qcom,qos-off = <0x4000>;
   qcom,util-fact = <154>;
   qcom,bus-type = <2>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_gcc 0xd212feea>,
        <&clock_gcc 0x71d1a499>;
   coresight-id = <203>;
   coresight-name = "coresight-bimc";
   coresight-nr-inports = <0>;
   coresight-outports = <0>;
   coresight-child-list = <&funnel_in1>;
   coresight-child-ports = <4>;
  };

  fab_cnoc: fab-cnoc {
   cell-id = <5120>;
   label = "fab-cnoc";
   qcom,fab-dev;
   qcom,base-name = "cnoc-base";
   qcom,bypass-qos-prg;
   qcom,bus-type = <1>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_gcc 0x62228b5d>,
        <&clock_gcc 0x67442955>;
  };

  fab_mnoc: fab-mnoc {
   cell-id = <2048>;
   label = "fab-mnoc";
   qcom,fab-dev;
   qcom,base-name = "mmnoc-base";
   qcom,qos-off = <4096>;
   qcom,base-offset = <16384>;
   qcom,bus-type = <1>;
   qcom,util-fact = <154>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_gcc 0xdb4b31e6>,
     <&clock_gcc 0xd4970614>;
   coresight-id = <202>;
   coresight-name = "coresight-mnoc";
   coresight-nr-inports = <0>;
   coresight-outports = <0>;
   coresight-child-list = <&funnel_in1>;
   coresight-child-ports = <0>;
   mmagic-ahb-no-rate-supply = <&gdsc_mmagic_bimc>;
   mmagic-mdss-axi-no-rate-supply =
      <&gdsc_mmagic_mdss>;
   mmagic-camss-axi-no-rate-supply =
      <&gdsc_mmagic_camss>;
   mmagic-video-axi-no-rate-supply =
      <&gdsc_mmagic_video>;
   qcom,node-qos-clks {
    clock-names = "mmagic-ahb-no-rate",
    "mmagic-cfg-ahb-no-rate",
    "mmagic-mdss-axi-no-rate",
    "mmagic-mdss-cfg-noc-ahb-no-rate",
    "mmagic-camss-axi-no-rate",
    "mmagic-camss-cfg-noc-ahb-no-rate",
    "mmagic-video-axi-no-rate",
    "mmagic-video-cfg-noc-ahb-no-rate";
    clocks = <&clock_mmss 0x3d15f2b0>,
        <&clock_mmss 0x5e94a822>,
        <&clock_mmss 0xa0359d10>,
        <&clock_mmss 0x9c6d5482>,
        <&clock_mmss 0xa8b1c16b>,
        <&clock_mmss 0x5182c819>,
        <&clock_mmss 0x7b9219c3>,
        <&clock_mmss 0x5124d256>;
   };
  };

  fab_mnoc_ahb: fab-mnoc-ahb {
   cell-id = <2049>;
   label = "fab-mnoc-ahb";
   qcom,fab-dev;
   qcom,base-name = "mmnoc-ahb-base";
   qcom,bypass-qos-prg;
   qcom,setrate-only-clk;
   qcom,bus-type = <1>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_mmss 0x86f49203>,
        <&clock_mmss 0x86f49203>;
   bus-gdsc-supply = <&gdsc_mmagic_bimc>;
   bus-a-gdsc-supply = <&gdsc_mmagic_bimc>;
  };

  fab_pnoc: fab-pnoc {
   cell-id = <4096>;
   label = "fab-pnoc";
   qcom,fab-dev;
   qcom,base-name = "pnoc-base";
   qcom,bypass-qos-prg;
   qcom,bus-type = <1>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_gcc 0x38b95c77>,
        <&clock_gcc 0x8c9b4e93>;
   coresight-id = <201>;
   coresight-name = "coresight-pnoc";
   coresight-nr-inports = <0>;
   coresight-outports = <0>;
   coresight-child-list = <&funnel_in1>;
   coresight-child-ports = <2>;
  };

  fab_snoc: fab-snoc {
   cell-id = <1024>;
   label = "fab-snoc";
   qcom,fab-dev;
   qcom,base-name = "snoc-base";
   qcom,bus-type = <1>;
   qcom,qos-off = <4096>;
   qcom,base-offset = <16384>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_gcc 0xe6900bb6>,
        <&clock_gcc 0x5d4683bd>;
   coresight-id = <200>;
   coresight-name = "coresight-snoc";
   coresight-nr-inports = <0>;
   coresight-outports = <0>;
   coresight-child-list = <&funnel_in0>;
   coresight-child-ports = <5>;
  };



  mas_pcie_0: mas-pcie-0 {
   cell-id = <45>;
   label = "mas-pcie-0";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <0>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_a0noc_snoc>;
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,bus-dev = <&fab_a0noc>;
   qcom,mas-rpm-id = <65>;
  };

  mas_pcie_1: mas-pcie-1 {
   cell-id = <100>;
   label = "mas-pcie-1";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <1>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_a0noc_snoc>;
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,bus-dev = <&fab_a0noc>;
   qcom,mas-rpm-id = <66>;
  };

  mas_pcie_2: mas-pcie-2 {
   cell-id = <108>;
   label = "mas-pcie-2";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <2>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_a0noc_snoc>;
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,bus-dev = <&fab_a0noc>;
   qcom,mas-rpm-id = <119>;
  };

  mas_cnoc_a1noc: mas-cnoc-a1noc {
   cell-id = <10059>;
   label = "mas-cnoc-a1noc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&slv_a1noc_snoc>;
   qcom,bus-dev = <&fab_a1noc>;
   qcom,mas-rpm-id = <116>;
  };

  mas_crypto_c0: mas-crypto-c0 {
   cell-id = <55>;
   label = "mas-crypto-c0";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <0>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_a1noc_snoc>;
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,bus-dev = <&fab_a1noc>;
   qcom,mas-rpm-id = <23>;
  };

  mas_pnoc_a1noc: mas-pnoc-a1noc {
   cell-id = <10057>;
   label = "mas-pnoc-a1noc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <1>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_a1noc_snoc>;
   qcom,bus-dev = <&fab_a1noc>;
   qcom,mas-rpm-id = <117>;
  };

  mas_usb3: mas-usb3 {
   cell-id = <61>;
   label = "mas-usb3";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <3>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_a2noc_snoc>;
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,bus-dev = <&fab_a2noc>;
   qcom,mas-rpm-id = <32>;
  };

  mas_ipa: mas-ipa {
   cell-id = <90>;
   label = "mas-ipa";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_a2noc_snoc>;
   qcom,bus-dev = <&fab_a2noc>;
   qcom,mas-rpm-id = <59>;
  };

  mas_ufs: mas-ufs {
   cell-id = <95>;
   label = "mas-ufs";
   qcom,buswidth = <8>;
   qcom,qport = <2>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_a2noc_snoc>;
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,bus-dev = <&fab_a2noc>;
   qcom,mas-rpm-id = <68>;
  };

  mas_apps_proc: mas-apps-proc {
   cell-id = <1>;
   label = "mas-apps-proc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <2>;
   qcom,ap-owned;
   qcom,qport = <0>;
   qcom,qos-mode = "fixed";
   qcom,connections = < &slv_bimc_snoc_1&slv_ebi &slv_bimc_snoc_0>;
   qcom,prio-lvl = <0>;
   qcom,prio-rd = <0>;
   qcom,prio-wr = <0>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <0>;
  };

  mas_oxili: mas-oxili {
   cell-id = <26>;
   label = "mas-oxili";
   qcom,buswidth = <8>;
   qcom,agg-ports = <2>;
   qcom,ap-owned;
   qcom,qport = <1>;
   qcom,qos-mode = "bypass";
   qcom,connections = < &slv_bimc_snoc_1 &slv_hmss_l3&slv_ebi
     &slv_bimc_snoc_0>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <6>;
  };

  mas_mnoc_bimc: mas-mnoc-bimc {
   cell-id = <10027>;
   label = "mas-mnoc-bimc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <2>;
   qcom,ap-owned;
   qcom,qport = <2>;
   qcom,qos-mode = "bypass";
   qcom,connections = < &slv_bimc_snoc_1 &slv_hmss_l3&slv_ebi
     &slv_bimc_snoc_0>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <2>;
  };

  mas_snoc_bimc: mas-snoc-bimc {
   cell-id = <10031>;
   label = "mas-snoc-bimc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <2>;
   qcom,qos-mode = "bypass";
   qcom,connections = < &slv_hmss_l3&slv_ebi>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <3>;
  };

  mas_snoc_cnoc: mas-snoc-cnoc {
   cell-id = <10035>;
   label = "mas-snoc-cnoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_clk_ctl &slv_rbcpr_cx &slv_a2noc_smmu_cfg
     &slv_a0noc_mpu_cfg &slv_message_ram
     &slv_cnoc_mnoc_mmss_cfg &slv_pcie_0_cfg
     &slv_tlmm &slv_mpm
     &slv_a0noc_smmu_cfg &slv_ebi1_phy_cfg
     &slv_bimc_cfg &slv_pimem_cfg
     &slv_rbcpr_mx &slv_prng
     &slv_pcie20_ahb2phy &slv_a2noc_mpu_cfg
     &slv_qdss_cfg &slv_a2noc_cfg
     &slv_a0noc_cfg &slv_ufs_cfg
     &slv_crypto0_cfg &slv_pcie_1_cfg
     &slv_snoc_cfg &slv_snoc_mpu_cfg
     &slv_a1noc_mpu_cfg &slv_a1noc_smmu_cfg
     &slv_pcie_2_cfg &slv_cnoc_mnoc_cfg
     &slv_cpr_apu_cfg &slv_pmic_arb
     &slv_imem_cfg &slv_a1noc_cfg
     &slv_ssc_cfg &slv_tcsr
     &slv_lpass_smmu_cfg &slv_dcc_cfg>;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,mas-rpm-id = <52>;
  };

  mas_qdss_dap: mas-qdss-dap {
   cell-id = <76>;
   label = "mas-qdss-dap";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = < &slv_cpr_apu_cfg &slv_rbcpr_cx &slv_a2noc_smmu_cfg
     &slv_a0noc_mpu_cfg &slv_message_ram
     &slv_pcie_0_cfg &slv_tlmm
     &slv_mpm &slv_a0noc_smmu_cfg
     &slv_ebi1_phy_cfg &slv_bimc_cfg
     &slv_pimem_cfg &slv_rbcpr_mx
     &slv_clk_ctl &slv_prng
     &slv_pcie20_ahb2phy &slv_a2noc_mpu_cfg
     &slv_qdss_cfg &slv_a2noc_cfg
     &slv_a0noc_cfg &slv_ufs_cfg
     &slv_crypto0_cfg&slv_cnoc_a1noc
     &slv_pcie_1_cfg &slv_snoc_cfg
     &slv_snoc_mpu_cfg &slv_a1noc_mpu_cfg
     &slv_a1noc_smmu_cfg &slv_pcie_2_cfg
     &slv_cnoc_mnoc_cfg &slv_cnoc_mnoc_mmss_cfg
     &slv_pmic_arb &slv_imem_cfg
     &slv_a1noc_cfg &slv_ssc_cfg
     &slv_tcsr &slv_lpass_smmu_cfg
     &slv_dcc_cfg>;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,mas-rpm-id = <49>;
  };

  mas_cnoc_mnoc_mmss_cfg: mas-cnoc-mnoc-mmss-cfg {
   cell-id = <102>;
   label = "mas-cnoc-mnoc-mmss-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&slv_mmagic_cfg &slv_dsa_mpu_cfg &slv_mnoc_clocks_cfg
     &slv_camera_throttle_cfg &slv_venus_cfg
     &slv_smmu_vfe_cfg &slv_misc_cfg
     &slv_smmu_cpp_cfg &slv_oxili_cfg
     &slv_display_throttle_cfg &slv_venus_throttle_cfg
     &slv_camera_cfg &slv_display_cfg
     &slv_cpr_cfg &slv_smmu_rot_cfg
     &slv_dsa_cfg &slv_smmu_venus_cfg
     &slv_vmem_cfg &slv_smmu_jpeg_cfg
     &slv_smmu_mdp_cfg &slv_mnoc_mpu_cfg>;
   qcom,bus-dev = <&fab_mnoc_ahb>;
   qcom,mas-rpm-id = <4>;
  };

  mas_cnoc_mnoc_cfg: mas-cnoc-mnoc-cfg {
   cell-id = <103>;
   label = "mas-cnoc-mnoc-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&slv_srvc_mnoc>;
   qcom,bus-dev = <&fab_mnoc>;
   qcom,mas-rpm-id = <5>;
  };

  mas_cpp: mas-cpp {
   cell-id = <106>;
   label = "mas-cpp";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <5>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_mnoc_bimc>;
   qcom,bus-dev = <&fab_mnoc>;
   qcom,mas-rpm-id = <115>;
  };

  mas_jpeg: mas-jpeg {
   cell-id = <62>;
   label = "mas-jpeg";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <7>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_mnoc_bimc>;
   qcom,bus-dev = <&fab_mnoc>;
   qcom,mas-rpm-id = <7>;
  };

  mas_mdp_p0: mas-mdp-p0 {
   cell-id = <22>;
   label = "mas-mdp-p0";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <1>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_mnoc_bimc>;
   qcom,bus-dev = <&fab_mnoc>;
   qcom,vrail-comp = <25>;
   qcom,mas-rpm-id = <8>;
  };

  mas_mdp_p1: mas-mdp-p1 {
   cell-id = <23>;
   label = "mas-mdp-p1";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <2>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_mnoc_bimc>;
   qcom,bus-dev = <&fab_mnoc>;
   qcom,vrail-comp = <25>;
   qcom,mas-rpm-id = <61>;
  };

  mas_rotator: mas-rotator {
   cell-id = <25>;
   label = "mas-rotator";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <0>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_mnoc_bimc>;
   qcom,bus-dev = <&fab_mnoc>;
   qcom,mas-rpm-id = <120>;
  };

  mas_venus: mas-venus {
   cell-id = <63>;
   label = "mas-venus";
   qcom,buswidth = <32>;
   qcom,agg-ports = <2>;
   qcom,ap-owned;
   qcom,qport = <3 4>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_mnoc_bimc>;
   qcom,bus-dev = <&fab_mnoc>;
   qcom,mas-rpm-id = <9>;
  };

  mas_vfe: mas-vfe {
   cell-id = <29>;
   label = "mas-vfe";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <6>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_mnoc_bimc>;
   qcom,bus-dev = <&fab_mnoc>;
   qcom,mas-rpm-id = <11>;
  };

  mas_snoc_vmem: mas-snoc-vmem {
   cell-id = <40>;
   label = "mas-snoc-vmem";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&slv_vmem>;
   qcom,bus-dev = <&fab_mnoc>;
   qcom,mas-rpm-id = <114>;
  };

  mas_venus_vmem: mas-venus-vmem {
   cell-id = <68>;
   label = "mas-venus-vmem";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&slv_vmem>;
   qcom,bus-dev = <&fab_mnoc>;
   qcom,mas-rpm-id = <121>;
  };

  mas_snoc_pnoc: mas-snoc-pnoc {
   cell-id = <10041>;
   label = "mas-snoc-pnoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = < &slv_blsp_1 &slv_blsp_2&slv_usb_hs
     &slv_sdcc_1 &slv_sdcc_2
     &slv_sdcc_4 &slv_tsif
     &slv_pdm &slv_ahb2phy>;
   qcom,bus-dev = <&fab_pnoc>;
   qcom,mas-rpm-id = <44>;
  };

  mas_sdcc_1: mas-sdcc-1 {
   cell-id = <78>;
   label = "mas-sdcc-1";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_pnoc_a1noc>;
   qcom,bus-dev = <&fab_pnoc>;
   qcom,mas-rpm-id = <33>;
  };

  mas_sdcc_2: mas-sdcc-2 {
   cell-id = <81>;
   label = "mas-sdcc-2";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_pnoc_a1noc>;
   qcom,bus-dev = <&fab_pnoc>;
   qcom,mas-rpm-id = <35>;
  };

  mas_sdcc_4: mas-sdcc-4 {
   cell-id = <80>;
   label = "mas-sdcc-4";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_pnoc_a1noc>;
   qcom,bus-dev = <&fab_pnoc>;
   qcom,mas-rpm-id = <36>;
  };

  mas_usb_hs: mas-usb-hs {
   cell-id = <87>;
   label = "mas-usb-hs";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_pnoc_a1noc>;
   qcom,bus-dev = <&fab_pnoc>;
   qcom,mas-rpm-id = <42>;
  };

  mas_blsp_1: mas-blsp-1 {
   cell-id = <86>;
   label = "mas-blsp-1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_pnoc_a1noc>;
   qcom,bus-dev = <&fab_pnoc>;
   qcom,mas-rpm-id = <41>;
  };

  mas_blsp_2: mas-blsp-2 {
   cell-id = <84>;
   label = "mas-blsp-2";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_pnoc_a1noc>;
   qcom,bus-dev = <&fab_pnoc>;
   qcom,mas-rpm-id = <39>;
  };

  mas_tsif: mas-tsif {
   cell-id = <82>;
   label = "mas-tsif";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_pnoc_a1noc>;
   qcom,bus-dev = <&fab_pnoc>;
   qcom,mas-rpm-id = <37>;
  };

  mas_hmss: mas-hmss {
   cell-id = <43>;
   label = "mas-hmss";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <4>;
   qcom,qos-mode = "fixed";
   qcom,connections = < &slv_pimem &slv_imem&slv_snoc_bimc>;
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <118>;
  };

  mas_qdss_bam: mas-qdss-bam {
   cell-id = <53>;
   label = "mas-qdss-bam";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <2>;
   qcom,qos-mode = "fixed";
   qcom,connections = < &slv_pimem&slv_usb3 &slv_imem
     &slv_snoc_bimc &slv_snoc_pnoc>;
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <19>;
  };

  mas_snoc_cfg: mas-snoc-cfg {
   cell-id = <54>;
   label = "mas-snoc-cfg";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&slv_srvc_snoc>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <20>;
  };

  mas_bimc_snoc_0: mas-bimc-snoc-0 {
   cell-id = <10016>;
   label = "mas-bimc-snoc-0";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,connections = < &slv_snoc_vmem &slv_usb3 &slv_pimem
     &slv_lpass &slv_hmss
     &slv_snoc_cnoc &slv_snoc_pnoc
     &slv_imem &slv_qdss_stm>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,ap-owned;
   qcom,mas-rpm-id = <21>;
  };

  mas_bimc_snoc_1: mas-bimc-snoc-1 {
   cell-id = <10055>;
   label = "mas-bimc-snoc-1";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = < &slv_pcie_2 &slv_pcie_1&slv_pcie_0>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <109>;
  };

  mas_a0noc_snoc: mas-a0noc-snoc {
   cell-id = <10060>;
   label = "mas-a0noc-snoc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = < &slv_snoc_pnoc &slv_imem&slv_hmss
     &slv_snoc_bimc &slv_pimem>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <110>;
  };

  mas_a1noc_snoc: mas-a1noc-snoc {
   cell-id = <10063>;
   label = "mas-a1noc-snoc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,connections = < &slv_snoc_vmem &slv_usb3 &slv_pcie_0
     &slv_pimem &slv_pcie_2
     &slv_lpass &slv_pcie_1
    &slv_hmss &slv_snoc_bimc
     &slv_snoc_cnoc &slv_snoc_pnoc
     &slv_imem &slv_qdss_stm>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <111>;
  };

  mas_a2noc_snoc: mas-a2noc-snoc {
   cell-id = <10064>;
   label = "mas-a2noc-snoc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,connections = < &slv_snoc_vmem &slv_usb3 &slv_pcie_1
     &slv_pimem &slv_pcie_2
     &slv_qdss_stm&slv_lpass
     &slv_snoc_bimc &slv_snoc_cnoc
     &slv_snoc_pnoc &slv_imem
     &slv_pcie_0>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <112>;
  };

  mas_qdss_etr: mas-qdss-etr {
   cell-id = <60>;
   label = "mas-qdss-etr";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <3>;
   qcom,qos-mode = "fixed";
   qcom,connections = < &slv_pimem&slv_usb3 &slv_imem
     &slv_snoc_bimc &slv_snoc_pnoc>;
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <31>;
  };





  slv_a0noc_snoc: slv-a0noc-snoc {
   cell-id = <10061>;
   label = "slv-a0noc-snoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc>;
   qcom,connections = <&mas_a0noc_snoc>;
   qcom,slv-rpm-id = <141>;
   qcom,enable-only-clk;
   clock-names = "node_clk";
   clocks = <&clock_gcc 0x53a35559>;
  };

  slv_a1noc_snoc: slv-a1noc-snoc {
   cell-id = <10062>;
   label = "slv-a1noc-snoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,connections = <&mas_a1noc_snoc>;
   qcom,slv-rpm-id = <142>;
  };

  slv_a2noc_snoc: slv-a2noc-snoc {
   cell-id = <10065>;
   label = "slv-a2noc-snoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,connections = <&mas_a2noc_snoc>;
   qcom,slv-rpm-id = <143>;
  };

  slv_ebi: slv-ebi {
   cell-id = <512>;
   label = "slv-ebi";
   qcom,buswidth = <8>;
   qcom,agg-ports = <2>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,slv-rpm-id = <0>;
  };

  slv_hmss_l3: slv-hmss-l3 {
   cell-id = <680>;
   label = "slv-hmss-l3";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,slv-rpm-id = <160>;
  };

  slv_bimc_snoc_0: slv-bimc-snoc-0 {
   cell-id = <10017>;
   label = "slv-bimc-snoc-0";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,ap-owned;
   qcom,connections = <&mas_bimc_snoc_0>;
   qcom,slv-rpm-id = <2>;
  };

  slv_bimc_snoc_1: slv-bimc-snoc-1 {
   cell-id = <10056>;
   label = "slv-bimc-snoc-1";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_bimc>;
   qcom,connections = <&mas_bimc_snoc_1>;
   qcom,slv-rpm-id = <138>;
  };

  slv_cnoc_a1noc: slv-cnoc-a1noc {
   cell-id = <10034>;
   label = "slv-cnoc-a1noc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,connections = <&mas_cnoc_a1noc>;
   qcom,slv-rpm-id = <75>;
  };

  slv_clk_ctl: slv-clk-ctl {
   cell-id = <620>;
   label = "slv-clk-ctl";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <47>;
  };

  slv_tcsr: slv-tcsr {
   cell-id = <623>;
   label = "slv-tcsr";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <50>;
  };

  slv_tlmm: slv-tlmm {
   cell-id = <624>;
   label = "slv-tlmm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <51>;
  };

  slv_crypto0_cfg:slv-crypto0-cfg {
   cell-id = <625>;
   label = "slv-crypto0-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <52>;
  };

  slv_mpm: slv-mpm {
   cell-id = <536>;
   label = "slv-mpm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <62>;
  };

  slv_pimem_cfg: slv-pimem-cfg {
   cell-id = <681>;
   label = "slv-pimem-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <167>;
  };

  slv_imem_cfg: slv-imem-cfg {
   cell-id = <627>;
   label = "slv-imem-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <54>;
  };

  slv_message_ram: slv-message-ram {
   cell-id = <628>;
   label = "slv-message-ram";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <55>;
  };

  slv_bimc_cfg: slv-bimc-cfg {
   cell-id = <629>;
   label = "slv-bimc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <56>;
  };

  slv_pmic_arb: slv-pmic-arb {
   cell-id = <632>;
   label = "slv-pmic-arb";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <59>;
  };

  slv_prng: slv-prng {
   cell-id = <618>;
   label = "slv-prng";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <44>;
  };

  slv_dcc_cfg:slv-dcc-cfg {
   cell-id = <682>;
   label = "slv-dcc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <155>;
  };

  slv_rbcpr_mx: slv-rbcpr-mx {
   cell-id = <715>;
   label = "slv-rbcpr-mx";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <170>;
  };

  slv_qdss_cfg: slv-qdss-cfg {
   cell-id = <635>;
   label = "slv-qdss-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <63>;
  };

  slv_rbcpr_cx: slv-rbcpr-cx {
   cell-id = <716>;
   label = "slv-rbcpr-cx";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <169>;
  };

  slv_cpr_apu_cfg:slv-cpr-apu-cfg {
   cell-id = <683>;
   label = "slv-cpr-apu-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <168>;
  };

  slv_cnoc_mnoc_cfg: slv-cnoc-mnoc-cfg {
   cell-id = <640>;
   label = "slv-cnoc-mnoc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,connections = <&mas_cnoc_mnoc_cfg>;
   qcom,slv-rpm-id = <66>;
  };

  slv_snoc_cfg: slv-snoc-cfg {
   cell-id = <642>;
   label = "slv-snoc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <70>;
  };

  slv_snoc_mpu_cfg: slv-snoc-mpu-cfg {
   cell-id = <638>;
   label = "slv-snoc-mpu-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <67>;
  };

  slv_ebi1_phy_cfg: slv-ebi1-phy-cfg {
   cell-id = <645>;
   label = "slv-ebi1-phy-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <73>;
  };

  slv_a0noc_cfg: slv-a0noc-cfg {
   cell-id = <686>;
   label = "slv-a0noc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <144>;
  };

  slv_pcie_1_cfg: slv-pcie-1-cfg {
   cell-id = <668>;
   label = "slv-pcie-1-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <89>;
  };

  slv_pcie_2_cfg: slv-pcie-2-cfg {
   cell-id = <684>;
   label = "slv-pcie-2-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <165>;
  };

  slv_pcie_0_cfg: slv-pcie-0-cfg {
   cell-id = <667>;
   label = "slv-pcie-0-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <88>;
  };

  slv_pcie20_ahb2phy: slv-pcie20-ahb2phy {
   cell-id = <685>;
   label = "slv-pcie20-ahb2phy";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <163>;
  };

  slv_a0noc_mpu_cfg: slv-a0noc-mpu-cfg {
   cell-id = <707>;
   label = "slv-a0noc-mpu-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <145>;
  };

  slv_ufs_cfg: slv-ufs-cfg {
   cell-id = <650>;
   label = "slv-ufs-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <92>;
  };

  slv_a1noc_cfg: slv-a1noc-cfg {
   cell-id = <687>;
   label = "slv-a1noc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <147>;
  };

  slv_a1noc_mpu_cfg: slv-a1noc-mpu-cfg {
   cell-id = <689>;
   label = "slv-a1noc-mpu-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <148>;
  };

  slv_a2noc_cfg: slv-a2noc-cfg {
   cell-id = <688>;
   label = "slv-a2noc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <150>;
  };

  slv_a2noc_mpu_cfg: slv-a2noc-mpu-cfg {
   cell-id = <690>;
   label = "slv-a2noc-mpu-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <151>;
  };

  slv_ssc_cfg: slv-ssc-cfg {
   cell-id = <697>;
   label = "slv-ssc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <177>;
  };

  slv_a0noc_smmu_cfg: slv-a0noc-smmu-cfg {
   cell-id = <691>;
   label = "slv-a0noc-smmu-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <146>;
  };

  slv_a1noc_smmu_cfg: slv-a1noc-smmu-cfg {
   cell-id = <692>;
   label = "slv-a1noc-smmu-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <149>;
  };

  slv_a2noc_smmu_cfg: slv-a2noc-smmu-cfg {
   cell-id = <693>;
   label = "slv-a2noc-smmu-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <152>;
  };

  slv_lpass_smmu_cfg: slv-lpass-smmu-cfg {
   cell-id = <694>;
   label = "slv-lpass-smmu-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,slv-rpm-id = <161>;
  };

  slv_cnoc_mnoc_mmss_cfg: slv-cnoc-mnoc-mmss-cfg {
   cell-id = <631>;
   label = "slv-cnoc-mnoc-mmss-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_cnoc>;
   qcom,connections = <&mas_cnoc_mnoc_mmss_cfg>;
   qcom,slv-rpm-id = <58>;
  };

  slv_mmagic_cfg: slv-mmagic-cfg {
   cell-id = <695>;
   label = "slv-mmagic-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_mnoc_ahb>;
   qcom,slv-rpm-id = <162>;
  };

  slv_cpr_cfg: slv-cpr-cfg {
   cell-id = <592>;
   label = "slv-cpr-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_mnoc_ahb>;
   qcom,slv-rpm-id = <6>;
  };

  slv_misc_cfg: slv-misc-cfg {
   cell-id = <594>;
   label = "slv-misc-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_mnoc_ahb>;
   qcom,slv-rpm-id = <8>;
  };

  slv_venus_throttle_cfg: slv-venus-throttle-cfg {
   cell-id = <696>;
   label = "slv-venus-throttle-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_mnoc_ahb>;
   qcom,slv-rpm-id = <178>;
  };

  slv_venus_cfg: slv-venus-cfg {
   cell-id = <596>;
   label = "slv-venus-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_mnoc_ahb>;
   qcom,slv-rpm-id = <10>;
  };

  slv_vmem_cfg: slv-vmem-cfg {
   cell-id = <708>;
   label = "slv-vmem-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_mnoc_ahb>;
   qcom,slv-rpm-id = <180>;
   qcom,enable-only-clk;
   clock-names = "node_clk";
   clocks = <&clock_mmss 0xbdaf5af7>;
   node-gdsc-supply = <&gdsc_mmagic_video>;
  };

  slv_dsa_cfg: slv-dsa-cfg {
   cell-id = <698>;
   label = "slv-dsa-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_mnoc_ahb>;
   qcom,slv-rpm-id = <157>;
  };

  slv_mnoc_clocks_cfg: slv-mnoc-clocks-cfg {
   cell-id = <599>;
   label = "slv-mnoc-clocks-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_mnoc_ahb>;
   qcom,slv-rpm-id = <12>;
  };

  slv_dsa_mpu_cfg: slv-dsa-mpu-cfg {
   cell-id = <699>;
   label = "slv-dsa-mpu-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_mnoc_ahb>;
   qcom,slv-rpm-id = <158>;
  };

  slv_mnoc_mpu_cfg: slv-mnoc-mpu-cfg {
   cell-id = <601>;
   label = "slv-mnoc-mpu-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_mnoc_ahb>;
   qcom,slv-rpm-id = <14>;
  };

  slv_display_cfg: slv-display-cfg {
   cell-id = <590>;
   label = "slv-display-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_mnoc_ahb>;
   qcom,slv-rpm-id = <4>;
  };

  slv_display_throttle_cfg: slv-display-throttle-cfg {
   cell-id = <700>;
   label = "slv-display-throttle-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_mnoc_ahb>;
   qcom,slv-rpm-id = <156>;
  };

  slv_camera_cfg: slv-camera-cfg {
   cell-id = <589>;
   label = "slv-camera-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_mnoc_ahb>;
   qcom,slv-rpm-id = <3>;
  };

  slv_camera_throttle_cfg: slv-camera-throttle-cfg {
   cell-id = <709>;
   label = "slv-camera-throttle-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_mnoc_ahb>;
   qcom,slv-rpm-id = <154>;
  };

  slv_oxili_cfg: slv-oxili-cfg {
   cell-id = <598>;
   label = "slv-oxili-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_mnoc_ahb>;
   qcom,slv-rpm-id = <11>;
  };

  slv_smmu_mdp_cfg: slv-smmu-mdp-cfg {
   cell-id = <703>;
   label = "slv-smmu-mdp-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_mnoc_ahb>;
   qcom,slv-rpm-id = <173>;
  };

  slv_smmu_rot_cfg: slv-smmu-rot-cfg {
   cell-id = <704>;
   label = "slv-smmu-rot-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_mnoc_ahb>;
   qcom,slv-rpm-id = <174>;
  };

  slv_smmu_venus_cfg: slv-smmu-venus-cfg {
   cell-id = <705>;
   label = "slv-smmu-venus-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_mnoc_ahb>;
   qcom,slv-rpm-id = <175>;
  };

  slv_smmu_cpp_cfg: slv-smmu-cpp-cfg {
   cell-id = <701>;
   label = "slv-smmu-cpp-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_mnoc_ahb>;
   qcom,slv-rpm-id = <171>;
  };

  slv_smmu_jpeg_cfg: slv-smmu-jpeg-cfg {
   cell-id = <702>;
   label = "slv-smmu-jpeg-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_mnoc_ahb>;
   qcom,slv-rpm-id = <172>;
  };

  slv_smmu_vfe_cfg: slv-smmu-vfe-cfg {
   cell-id = <706>;
   label = "slv-smmu-vfe-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_mnoc_ahb>;
   qcom,slv-rpm-id = <176>;
  };

  slv_mnoc_bimc: slv-mnoc-bimc {
   cell-id = <10028>;
   label = "slv-mnoc-bimc";
   qcom,buswidth = <32>;
   qcom,agg-ports = <2>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_mnoc>;
   qcom,connections = <&mas_mnoc_bimc>;
   qcom,slv-rpm-id = <16>;
   qcom,enable-only-clk;
   clock-names = "node_clk";
   clocks = <&clock_gcc 0xdb4b31e6>;
  };

  slv_vmem: slv-vmem {
   cell-id = <710>;
   label = "slv-vmem";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_mnoc>;
   qcom,slv-rpm-id = <179>;
   clock-names = "node_clk";
   clocks = <&clock_mmss 0xbdaf5af7>;
   node-gdsc-supply = <&gdsc_mmagic_video>;
  };

  slv_srvc_mnoc: slv-srvc-mnoc {
   cell-id = <603>;
   label = "slv-srvc-mnoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_mnoc>;
   qcom,slv-rpm-id = <17>;
  };

  slv_pnoc_a1noc: slv-pnoc-a1noc {
   cell-id = <10058>;
   label = "slv-pnoc-a1noc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pnoc>;
   qcom,connections = <&mas_pnoc_a1noc>;
   qcom,slv-rpm-id = <139>;
  };

  slv_usb_hs: slv-usb-hs {
   cell-id = <614>;
   label = "slv-usb-hs";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pnoc>;
   qcom,slv-rpm-id = <40>;
  };

  slv_sdcc_2: slv-sdcc-2 {
   cell-id = <608>;
   label = "slv-sdcc-2";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pnoc>;
   qcom,slv-rpm-id = <33>;
  };

  slv_sdcc_4: slv-sdcc-4 {
   cell-id = <609>;
   label = "slv-sdcc-4";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pnoc>;
   qcom,slv-rpm-id = <34>;
  };

  slv_tsif: slv-tsif {
   cell-id = <575>;
   label = "slv-tsif";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pnoc>;
   qcom,slv-rpm-id = <35>;
  };

  slv_blsp_2: slv-blsp-2 {
   cell-id = <611>;
   label = "slv-blsp-2";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pnoc>;
   qcom,slv-rpm-id = <37>;
  };

  slv_sdcc_1:slv-sdcc-1 {
   cell-id = <606>;
   label = "slv-sdcc-1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pnoc>;
   qcom,slv-rpm-id = <31>;
  };

  slv_blsp_1: slv-blsp-1 {
   cell-id = <613>;
   label = "slv-blsp-1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pnoc>;
   qcom,slv-rpm-id = <39>;
  };

  slv_pdm: slv-pdm {
   cell-id = <615>;
   label = "slv-pdm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pnoc>;
   qcom,slv-rpm-id = <41>;
  };

  slv_ahb2phy: slv-ahb2phy {
   cell-id = <711>;
   label = "slv-ahb2phy";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_pnoc>;
   qcom,slv-rpm-id = <153>;
  };

  slv_hmss: slv-hmss {
   cell-id = <673>;
   label = "slv-hmss";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <20>;
  };

  slv_lpass: slv-lpass {
   cell-id = <522>;
   label = "slv-lpass";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <21>;
  };

  slv_usb3: slv-usb3 {
   cell-id = <583>;
   label = "slv-usb3";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <22>;
  };

  slv_snoc_bimc: slv-snoc-bimc {
   cell-id = <10032>;
   label = "slv-snoc-bimc";
   qcom,buswidth = <32>;
   qcom,agg-ports = <2>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,connections = <&mas_snoc_bimc>;
   qcom,slv-rpm-id = <24>;
  };

  slv_snoc_cnoc: slv-snoc-cnoc {
   cell-id = <10036>;
   label = "slv-snoc-cnoc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,connections = <&mas_snoc_cnoc>;
   qcom,slv-rpm-id = <25>;
  };

  slv_imem: slv-imem {
   cell-id = <585>;
   label = "slv-imem";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <26>;
  };

  slv_pimem: slv-pimem {
   cell-id = <712>;
   label = "slv-pimem";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <166>;
  };

  slv_snoc_vmem: slv-snoc-vmem {
   cell-id = <713>;
   label = "slv-snoc-vmem";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc>;
   qcom,connections = <&mas_snoc_vmem>;
   qcom,slv-rpm-id = <140>;
  };

  slv_snoc_pnoc: slv-snoc-pnoc {
   cell-id = <10042>;
   label = "slv-snoc-pnoc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,connections = <&mas_snoc_pnoc>;
   qcom,slv-rpm-id = <28>;
  };

  slv_qdss_stm: slv-qdss-stm {
   cell-id = <588>;
   label = "slv-qdss-stm";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <30>;
  };

  slv_pcie_0: slv-pcie-0 {
   cell-id = <665>;
   label = "slv-pcie-0";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <84>;
  };

  slv_pcie_1: slv-pcie-1 {
   cell-id = <666>;
   label = "slv-pcie-1";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <85>;
  };

  slv_pcie_2: slv-pcie-2 {
   cell-id = <714>;
   label = "slv-pcie-2";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <164>;
  };

  slv_srvc_snoc: slv-srvc-snoc {
   cell-id = <587>;
   label = "slv-srvc-snoc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <29>;
  };
 };

 devfreq_spdm_cpu {
  compatible = "qcom,devfreq_spdm";
  qcom,msm-bus,name = "devfreq_spdm";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <1 512 0 0>,
    <1 512 0 0>;
  qcom,msm-bus,active-only;
  qcom,spdm-client = <0>;

  clock-names = "cci_clk";
  clocks = <&clock_cpu 0x48e9e16b>;

  qcom,bw-upstep = <1000>;
  qcom,bw-dwnstep = <1000>;
  qcom,max-vote = <10000>;
  qcom,up-step-multp = <2>;
  qcom,spdm-interval = <100>;

  qcom,ports = <24>;
  qcom,alpha-up = <12>;
  qcom,alpha-down = <15>;
  qcom,bucket-size = <8>;


  qcom,pl-freqs = <260000 770000>;


  qcom,reject-rate = <5000 5000 5000 5000 5000 5000>;

  qcom,response-time-us = <10000 10000 10000 10000 10000 10000>;

  qcom,cci-response-time-us = <10000 10000 10000 10000 10000 10000>;
  qcom,max-cci-freq = <1036800> ;
 };

 devfreq_spdm_gov {
  compatible = "qcom,gov_spdm_hyp";
  interrupt-names = "spdm-irq";
  interrupts = <0 192 0>;
 };
};
# 239 "../arch/arm64/boot/dts/qcom/msm8996.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm-rdbg.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/msm-rdbg.dtsi"
&soc {
 smp2pgpio_rdbg_2_in: qcom,smp2pgpio-rdbg-2-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "rdbg";
  qcom,remote-pid = <2>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_client_rdbg_2_in {
  compatible = "qcom,smp2pgpio_client_rdbg_2_in";
  gpios = <&smp2pgpio_rdbg_2_in 0 0>;
 };

 smp2pgpio_rdbg_2_out: qcom,smp2pgpio-rdbg-2-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "rdbg";
  qcom,remote-pid = <2>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_client_rdbg_2_out {
  compatible = "qcom,smp2pgpio_client_rdbg_2_out";
  gpios = <&smp2pgpio_rdbg_2_out 0 0>;
 };

 smp2pgpio_rdbg_1_in: qcom,smp2pgpio-rdbg-1-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "rdbg";
  qcom,remote-pid = <1>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_client_rdbg_1_in {
  compatible = "qcom,smp2pgpio_client_rdbg_1_in";
  gpios = <&smp2pgpio_rdbg_1_in 0 0>;
 };

 smp2pgpio_rdbg_1_out: qcom,smp2pgpio-rdbg-1-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "rdbg";
  qcom,remote-pid = <1>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_client_rdbg_1_out {
  compatible = "qcom,smp2pgpio_client_rdbg_1_out";
  gpios = <&smp2pgpio_rdbg_1_out 0 0>;
 };
};
# 240 "../arch/arm64/boot/dts/qcom/msm8996.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm8996-blsp.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/msm8996-blsp.dtsi"
/ {
 aliases {
  spi9 = &spi_9;
  spi10 = &spi_10;
  spi12 = &spi_12;
 };
};

&soc {
 blsp1_uart3: uart@7571000 {
  compatible = "qcom,msm-hsuart-v14";
  reg = <0x7571000 0x200>,
      <0x7544000 0x2b000>;
  reg-names = "core_mem", "bam_mem";
  interrupt-names = "core_irq", "bam_irq", "wakeup_irq";
  #address-cells = <0>;
  interrupt-parent = <&blsp1_uart3>;
  interrupts = <0 1 2>;
  #interrupt-cells = <1>;
  interrupt-map-mask = <0xffffffff>;
  interrupt-map = <0 &intc 0 109 0
       1 &intc 0 238 0
       2 &tlmm 42 0>;

  qcom,inject-rx-on-wakeup;
  qcom,rx-char-to-inject = <0xFD>;

  qcom,bam-tx-ep-pipe-index = <4>;
  qcom,bam-rx-ep-pipe-index = <5>;
  qcom,master-id = <86>;
  clock-names = "core_clk", "iface_clk";
  clocks = <&clock_gcc 0xc3298bd7>,
      <&clock_gcc 0x8caa5b4f>;
  pinctrl-names = "sleep", "default";
  pinctrl-0 = <&blsp1_uart3_sleep>;
  pinctrl-1 = <&blsp1_uart3_active>;

  qcom,msm-bus,name = "buart3";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
       <86 512 0 0>,
       <86 512 500 800>;
  status = "disabled";
 };


 blsp1_uart6: uart@7574000 {
  compatible = "qcom,msm-hsuart-v14";
  reg = <0x7574000 0x200>,
      <0x7544000 0x2b000>;
  reg-names = "core_mem", "bam_mem";
  interrupt-names = "core_irq", "bam_irq", "wakeup_irq";
  #address-cells = <0>;
  interrupt-parent = <&blsp1_uart6>;
  interrupts = <0 1 2>;
  #interrupt-cells = <1>;
  interrupt-map-mask = <0xffffffff>;
  interrupt-map = <0 &intc 0 112 0
       1 &intc 0 238 0
       2 &tlmm 42 0>;

  qcom,inject-rx-on-wakeup;
  qcom,rx-char-to-inject = <0xFD>;

  qcom,bam-tx-ep-pipe-index = <10>;
  qcom,bam-rx-ep-pipe-index = <11>;
  qcom,master-id = <86>;
  clock-names = "core_clk", "iface_clk";
  clocks = <&clock_gcc 0x28fd3466>,
      <&clock_gcc 0x8caa5b4f>;
  pinctrl-names = "sleep", "default";
  pinctrl-0 = <&blsp1_uart6_sleep>;
  pinctrl-1 = <&blsp1_uart6_active>;

  qcom,msm-bus,name = "buart6";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
       <86 512 0 0>,
       <86 512 500 800>;
  status = "disabled";
 };

 spi_9: spi@75B7000 {
  compatible = "qcom,spi-qup-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "spi_physical", "spi_bam_physical";
  reg = <0x075B7000 0x600>,
        <0x07584000 0x2b000>;
  interrupt-names = "spi_irq", "spi_bam_irq";
  interrupts = <0 103 0>, <0 239 0>;
  spi-max-frequency = <19200000>;
  qcom,infinite-mode = <0>;
  qcom,ver-reg-exists;

  qcom,bam-consumer-pipe-index = <16>;
  qcom,bam-producer-pipe-index = <17>;
  qcom,master-id = <84>;
  qcom,use-pinctrl;
  pinctrl-names = "spi_default", "spi_sleep";
  pinctrl-0 = <&spi_9_active>;
  pinctrl-1 = <&spi_9_sleep>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8f283c1d>,
    <&clock_gcc 0xc68509d6>;
  status = "disabled";
 };

 spi_10: spi@75B8000 {
  compatible = "qcom,spi-qup-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "spi_physical", "spi_bam_physical";
  reg = <0x075B8000 0x600>,
        <0x07584000 0x2b000>;
  interrupt-names = "spi_irq", "spi_bam_irq";
  interrupts = <0 104 0>, <0 239 0>;
  spi-max-frequency = <19200000>;
  qcom,infinite-mode = <0>;
  qcom,ver-reg-exists;

  qcom,bam-consumer-pipe-index = <18>;
  qcom,bam-producer-pipe-index = <19>;
  qcom,master-id = <84>;
  qcom,use-pinctrl;
  pinctrl-names = "spi_default", "spi_sleep";
  pinctrl-0 = <&spi_10_active>;
  pinctrl-1 = <&spi_10_sleep>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8f283c1d>,
    <&clock_gcc 0x01a72b93>;
  status = "disabled";
 };

 spi_12: spi@75BA000 {
  compatible = "qcom,spi-qup-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "spi_physical", "spi_bam_physical";
  reg = <0x075BA000 0x600>,
        <0x07584000 0x2b000>;
  interrupt-names = "spi_irq", "spi_bam_irq";
  interrupts = <0 106 0>, <0 239 0>;
  spi-max-frequency = <19200000>;
  qcom,infinite-mode = <0>;
  qcom,ver-reg-exists;

  qcom,bam-consumer-pipe-index = <22>;
  qcom,bam-producer-pipe-index = <23>;
  qcom,master-id = <84>;
  qcom,use-pinctrl;
  pinctrl-names = "spi_default", "spi_sleep";
  pinctrl-0 = <&spi_12_active>;
  pinctrl-1 = <&spi_12_sleep>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8f283c1d>,
    <&clock_gcc 0xfe1bd34a>;
  status = "disabled";
 };
};
# 241 "../arch/arm64/boot/dts/qcom/msm8996.dtsi" 2

&soc {
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0 0 0 0xffffffff>;
 compatible = "simple-bus";

 apc_apm: apm@099e0000 {
  compatible = "qcom,msm-apm";
  reg = <0x099e0000 0x1000>,
   <0x09820000 0x10000>,
   <0x06400050 0x8>,
   <0x06480050 0x8>,
   <0x09981068 0x8>,
   <0x09991068 0x8>,
   <0x099b1068 0x8>,
   <0x099c1068 0x8>,
   <0x099a1068 0x8>,
   <0x099d1068 0x8>;
  reg-names = "pm-apcc-glb",
    "apcs-csr",
    "apc0-pll-ctl",
    "apc1-pll-ctl",
    "apc0-cpu0-spm",
    "apc0-cpu1-spm",
    "apc1-cpu0-spm",
    "apc1-cpu1-spm",
    "apc0-l2-spm",
    "apc1-l2-spm";
  qcom,clock-source-override;
 };

 intc: interrupt-controller@09bc0000 {
  compatible = "arm,gic-v3";
  reg = <0x9bc0000 0x10000>,
        <0x9c00000 0x100000>;
  #interrupt-cells = <3>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  interrupt-controller;
  #redistributor-regions = <1>;
  redistributor-stride = <0x0 0x40000>;

  interrupts = <1 9 4>;

  gic-its@09BE0000 {
   compatible = "arm,gic-v3-its";
   msi-contoller;
   reg = <0x9be0000 0x20000>;
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 0xf08>,
        <1 14 0xf08>,
        <1 11 0xf08>,
        <1 10 0xf08>;
  clock-frequency = <19200000>;
 };

 restart@4ab000 {
  compatible = "qcom,pshold";
  reg = <0x4ab000 0x4>,
        <0x7b3000 0x4>;
  reg-names = "pshold-base", "tcsr-boot-misc-detect";
 };

 qcom,sps {
  compatible = "qcom,msm_sps_4k";
  qcom,device-type = <3>;
  qcom,pipe-attr-ee;
 };

 uartblsp1dm1: serial@07570000 {
  compatible = "qcom,msm-lsuart-v14";
  reg = <0x7570000 0x1000>;
  interrupts = <0 108 0>;
  status = "disabled";
  clocks = <&clock_gcc 0xf8a61c96>,
    <&clock_gcc 0x8caa5b4f>;
  clock-names = "core_clk", "iface_clk";
 };

 uartblsp2dm1: serial@075b0000 {
  compatible = "qcom,msm-lsuart-v14";
  reg = <0x75b0000 0x1000>;
  interrupts = <0 114 0>;
  status = "disabled";
  clocks = <&clock_gcc 0x1e1965a3>,
    <&clock_gcc 0x8f283c1d>;
  clock-names = "core_clk", "iface_clk";
 };

 i2c_12: i2c@75ba000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0x75ba000 0x1000>;
  interrupt-names = "qup_irq";
  interrupts = <0 106 0>;
  dmas = <&dma_blsp2 22 64 0x20000020 0x20>,
   <&dma_blsp2 23 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
  qcom,master-id = <84>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8f283c1d>,
    <&clock_gcc 0x894bcea4>;
  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_12_active>;
  pinctrl-1 = <&i2c_12_sleep>;
 };

 i2c_11: i2c@75b9000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0x75b9000 0x1000>;
  interrupt-names = "qup_irq";
  interrupts = <0 105 0>;
  dmas = <&dma_blsp2 20 64 0x20000020 0x20>,
   <&dma_blsp2 21 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
  qcom,master-id = <84>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8f283c1d>,
   <&clock_gcc 0xe2b2ce1d>;
  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_11_active>;
  pinctrl-1 = <&i2c_11_sleep>;
 };

 dma_blsp1: qcom,sps-dma@0x7544000{
  #dma-cells = <4>;
  compatible = "qcom,sps-dma";
  reg = <0x7544000 0x2b000>;
  interrupts = <0 238 0>;
  qcom,summing-threshold = <0x10>;
 };

 dma_blsp2: qcom,sps-dma@0x7584000{
  #dma-cells = <4>;
  compatible = "qcom,sps-dma";
  reg = <0x7584000 0x2b000>;
  interrupts = <0 239 0>;
  qcom,summing-threshold = <0x10>;
 };

 i2c_6: i2c@757a000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x757a000 0x1000>;
  reg-names = "qup_phys_addr";
  interrupt-names = "qup_irq";
  interrupts = <0 100 0>;
  dmas = <&dma_blsp1 22 64 0x20000020 0x20>,
   <&dma_blsp1 23 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
  qcom,master-id = <86>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8caa5b4f>,
    <&clock_gcc 0x5c6ad820>;
  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_6_active>;
  pinctrl-1 = <&i2c_6_sleep>;
 };

 i2c_7: i2c@75b5000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0x75b5000 0x1000>;
  interrupt-names = "qup_irq";
  interrupts = <0 101 0>;
  dmas = <&dma_blsp2 12 32 0x20000020 0x20>,
   <&dma_blsp2 13 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
  qcom,master-id = <84>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8f283c1d>,
    <&clock_gcc 0x9ace11dd>;
  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_7_active>;
  pinctrl-1 = <&i2c_7_sleep>;
 };

 i2c_6: i2c@757a000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0x757A000 0x1000>;
  interrupt-names = "qup_irq";
  interrupts = <0 100 0>;
  dmas = <&dma_blsp1 22 32 0x20000020 0x20>,
   <&dma_blsp1 23 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
  qcom,master-id = <86>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8caa5b4f>,
    <&clock_gcc 0x5c6ad820>;
  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_6_active>;
  pinctrl-1 = <&i2c_6_sleep>;
 };

 i2c_8: i2c@75b6000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0x75b6000 0x1000>;
  interrupt-names = "qup_irq";
  interrupts = <0 102 0>;
  dmas = <&dma_blsp2 14 32 0x20000020 0x20>,
   <&dma_blsp2 15 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
  qcom,disable-dma = <1>;
  qcom,master-id = <84>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8f283c1d>,
   <&clock_gcc 0x1bf9a57e>;
  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_8_active>;
  pinctrl-1 = <&i2c_8_sleep>;
 };

 i2c_9: i2c@75b7000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0x75b7000 0x1000>;
  interrupt-names = "qup_irq";
  interrupts = <0 103 0>;
  dmas = <&dma_blsp2 16 32 0x20000020 0x20>,
   <&dma_blsp2 17 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
  qcom,master-id = <84>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8f283c1d>,
    <&clock_gcc 0x336d4170>;
  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_9_active>;
  pinctrl-1 = <&i2c_9_sleep>;
 };

 blsp1_uart2: uart@07570000 {
  compatible = "qcom,msm-hsuart-v14";
  reg = <0x07570000 0x1000>,
      <0x7544000 0x2b000>;
  status = "disabled";
  reg-names = "core_mem", "bam_mem";
  interrupt-names = "core_irq", "bam_irq", "wakeup_irq";
  #address-cells = <0>;
  interrupt-parent = <&blsp1_uart2>;
  interrupts = <0 1 2>;
  #interrupt-cells = <1>;
  interrupt-map-mask = <0xffffffff>;
  interrupt-map = <0 &intc 0 0 108 0
       1 &intc 0 0 238 0
       2 &tlmm 42 0>;

  qcom,inject-rx-on-wakeup;
  qcom,rx-char-to-inject = <0xFD>;

  qcom,bam-tx-ep-pipe-index = <2>;
  qcom,bam-rx-ep-pipe-index = <3>;
  qcom,master-id = <86>;
  clock-names = "core_clk", "iface_clk";
  clocks = <&clock_gcc 0xf8a61c96>,
      <&clock_gcc 0x8caa5b4f>;
  pinctrl-names = "sleep", "default";
  pinctrl-0 = <&blsp1_uart2_sleep>;
  pinctrl-1 = <&blsp1_uart2_active>;

  qcom,msm-bus,name = "buart2";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
       <86 512 0 0>,
       <86 512 500 800>;
 };

 m4m_cache: qcom,m4m {
  compatible = "devfreq-simple-dev";
  clock-names = "devfreq_clk";
  clocks = <&clock_cpu 0x48e9e16b>;
  governor = "cpufreq";
  freq-tbl-khz =
   < 150000 >,
   < 307200 >,
   < 384000 >,
   < 499200 >,
   < 595200 >,
   < 691200 >,
   < 787200 >,
   < 883200 >,
   < 960000 >,
   < 1036800 >;
 };

 cpubw: qcom,cpubw {
  compatible = "qcom,devbw";
  governor = "performance";
  qcom,src-dst-ports = <1 512>;
  qcom,active-only;
  qcom,bw-tbl =
   < 762 >,
   < 1144 >,
   < 1525 >,
   < 2288 >,
   < 3143 >,
   < 4173 >,
   < 5195 >,
   < 5859 >,
   < 7759 >,
   < 9887 >,
   < 11863 >,
   < 13763 >;
 };

 qcom,cpu-bwmon {
  compatible = "qcom,bimc-bwmon3";
  reg = <0x00408000 0x300>, <0x00401000 0x200>;
  reg-names = "base", "global_base";
  interrupts = <0 183 4>;
  qcom,mport = <0>;
  qcom,target-dev = <&cpubw>;
 };

 mincpubw: qcom,mincpubw {
  compatible = "qcom,devbw";
  governor = "powersave";
  qcom,src-dst-ports = <1 512>;
  qcom,active-only;
  qcom,bw-tbl =
   < 762 >,
   < 1144 >,
   < 1525 >,
   < 2288 >,
   < 3143 >,
   < 4173 >,
   < 5195 >,
   < 5859 >,
   < 7759 >,
   < 9887 >,
   < 11863 >,
   < 13763 >;
 };

 memlat_cpu0: qcom,memlat-cpu0 {
  compatible = "qcom,devbw";
  governor = "powersave";
  qcom,src-dst-ports = <1 512>;
  qcom,active-only;
  qcom,bw-tbl =
   < 1525 >,
   < 2288 >,
   < 3509 >,
   < 4066 >,
   < 5126 >,
   < 5928 >,
   < 7904 >,
   < 9887 >,
   < 11863 >,
   < 13763 >;
 };

 memlat_cpu2: qcom,memlat-cpu2 {
  compatible = "qcom,devbw";
  governor = "powersave";
  qcom,src-dst-ports = <1 512>;
  qcom,active-only;
  qcom,bw-tbl =
   < 1525 >,
   < 2288 >,
   < 3509 >,
   < 4066 >,
   < 5126 >,
   < 5928 >,
   < 7904 >,
   < 9887 >,
   < 11863 >,
   < 13763 >;
 };

 qcom,arm-memlat-mon-0 {
  compatible = "qcom,arm-memlat-mon";
  qcom,cpulist = <&CPU0 &CPU1>;
  qcom,target-dev = <&memlat_cpu0>;
 };

 qcom,arm-memlat-mon-2 {
  compatible = "qcom,arm-memlat-mon";
  qcom,cpulist = <&CPU2 &CPU3>;
  qcom,target-dev = <&memlat_cpu2>;
 };

 devfreq_cpufreq: devfreq-cpufreq {
  cpubw-cpufreq {
   target-dev = <&cpubw>;
   cpu-to-dev-map-0 =
    < 1459200 1525 >;
   cpu-to-dev-map-2 =
    < 1593600 1525 >;
  };

  m4m-cpufreq {
   target-dev = <&m4m_cache>;
   cpu-to-dev-map-0 =
    < 345600 307200 >,
    < 403200 384000 >,
    < 576000 499200 >,
    < 633600 595200 >,
    < 729600 691200 >,
    < 806400 787200 >,
    < 883200 883200 >,
    < 960000 960000 >,
    < 1459200 1036000 >;
   cpu-to-dev-map-2 =
    < 345600 307200 >,
    < 403200 384000 >,
    < 576000 499200 >,
    < 633600 595200 >,
    < 729600 691200 >,
    < 806400 787200 >,
    < 883200 883200 >,
    < 960000 960000 >,
    < 1593600 1036000 >;
  };

  mincpubw-cpufreq {
   target-dev = <&mincpubw>;
   cpu-to-dev-map-0 =
    < 1420800 1525 >;
   cpu-to-dev-map-2 =
    < 1420800 1525 >,
    < 1593600 5195 >;
  };
 };

 msm_cpufreq: qcom,msm-cpufreq {
  compatible = "qcom,msm-cpufreq";
  clock-names = "l2_clk", "cpu0_clk", "cpu1_clk", "cpu2_clk",
    "cpu3_clk";
  clocks = <&clock_cpu 0x48e9e16b>,
    <&clock_cpu 0xc554130e>,
    <&clock_cpu 0xc554130e>,
    <&clock_cpu 0x58869997>,
    <&clock_cpu 0x58869997>;

  qcom,governor-per-policy;

  qcom,cpufreq-table-0 =
   < 307200 >,
   < 345600 >,
   < 403200 >,
   < 480000 >,
   < 576000 >,
   < 633600 >,
   < 729600 >,
   < 806400 >,
   < 883200 >,
   < 960000 >,
   < 1017600 >,
   < 1113600 >,
   < 1190400 >,
   < 1267200 >,
   < 1344000 >,
   < 1420800 >,
   < 1459200 >;

  qcom,cpufreq-table-2 =
   < 307200 >,
   < 345600 >,
   < 403200 >,
   < 480000 >,
   < 576000 >,
   < 633600 >,
   < 729600 >,
   < 806400 >,
   < 883200 >,
   < 960000 >,
   < 1017600 >,
   < 1113600 >,
   < 1190400 >,
   < 1267200 >,
   < 1344000 >,
   < 1420800 >,
   < 1497600 >,
   < 1593600 >;
 };

 clock_cpu: qcom,cpu-clock-8996@ {
  compatible = "qcom,cpu-clock-8996";
  reg = <0x06400000 0x1000>,
        <0x06480000 0x1000>,
        <0x09A20000 0x1000>,
        <0x06400000 0x1000>,
        <0x06480000 0x1000>,
        <0x09A11000 0x1000>,
        <0x00074130 0x8>,
        <0x09820000 0x1000>;
  reg-names = "pwrcl_pll", "perfcl_pll", "cbf_pll", "pwrcl_mux", "perfcl_mux", "cbf_mux", "efuse", "debug";
  vdd-pwrcl-supply = <&apc0_pwrcl_vreg>;
  vdd-perfcl-supply = <&apc1_vreg>;
  vdd-cbf-supply = <&apc0_cbf_vreg>;
  vdd-dig-supply = <&pm8994_s2_corner_ao>;
  cbf-dev = <&m4m_cache>;

  qcom,pwrcl-speedbin0-v0 =
   < 0 0 >,
   < 307200000 3 >,
   < 345600000 4 >,
   < 403200000 5 >,
   < 480000000 6 >,
   < 576000000 7 >,
   < 633600000 8 >,
   < 729600000 9 >,
   < 806400000 10 >,
   < 883200000 11 >,
   < 960000000 12 >,
   < 1017600000 13 >,
   < 1113600000 14 >,
   < 1190400000 15 >,
   < 1267200000 16 >,
   < 1344000000 17 >,
   < 1420800000 18 >,
   < 1459200000 19 >;
  qcom,perfcl-speedbin0-v0 =
   < 0 0 >,
   < 307200000 1 >,
   < 345600000 2 >,
   < 403200000 3 >,
   < 480000000 4 >,
   < 576000000 5 >,
   < 633600000 6 >,
   < 729600000 7 >,
   < 806400000 8 >,
   < 883200000 9 >,
   < 960000000 10 >,
   < 1017600000 11 >,
   < 1113600000 12 >,
   < 1190400000 13 >,
   < 1267200000 14 >,
   < 1344000000 15 >,
   < 1420800000 16 >,
   < 1497600000 17 >,
   < 1593600000 18 >;
  qcom,cbf-speedbin0-v0 =
   < 0 0 >,
   < 307200000 2 >,
   < 384000000 3 >,
   < 499200000 4 >,
   < 595200000 5 >,
   < 691200000 6 >,
   < 787200000 7 >,
   < 883200000 8 >,
   < 960000000 9 >,
   < 1036800000 10 >;
  clock-names = "xo_ao", "aux_clk";
  clocks = <&clock_gcc 0x64eb6004>,
    <&clock_gcc 0xa1368304>;
  #clock-cells = <1>;
 };

 clock_gcc: qcom,gcc@300000 {
  compatible = "qcom,gcc-8996";
  reg = <0x300000 0x8f014>;
  reg-names = "cc_base";
  vdd_dig-supply = <&pm8994_s1_corner>;
  #clock-cells = <1>;
 };

 clock_mmss: qcom,mmsscc@8c0000 {
  compatible = "qcom,mmsscc-8996";
  reg = <0x8c0000 0xb00c>,
   <0x74130 0x8>;
  reg-names = "cc_base", "efuse";
  vdd_dig-supply = <&pm8994_s1_corner>;
  mmpll4_dig-supply = <&pm8994_s1_corner>;
  mmpll4_analog-supply = <&pm8994_l12>;
  qcom,vfe0_clk_src-opp-store-vcorner = <&vfe0>;
  qcom,vfe1_clk_src-opp-store-vcorner = <&vfe1>;
  qcom,cpp_clk_src-opp-store-vcorner = <&cpp>;
  clock-names = "xo", "gpll0", "gpll0_div",
    "pclk0_src", "pclk1_src",
    "byte0_src", "byte1_src",
    "extpclk_src";
  clocks = <&clock_gcc 0x79e95308>,
    <&clock_gcc 0xe9374de7>,
    <&clock_gcc 0xdd06848d>,
    <&mdss_dsi0_pll 0x792379e1>,
    <&mdss_dsi1_pll 0x36458019>,
    <&mdss_dsi0_pll 0x60e83f06>,
    <&mdss_dsi1_pll 0xb5a42b7b>,
   <&mdss_hdmi_pll 0x66003284>;
  #clock-cells = <1>;
 };

 clock_gpu: qcom,gpucc@8c0000 {
  compatible = "qcom,gpucc-8996";
  reg = <0x8c0000 0xb00c>;
  reg-names = "cc_base";
  vdd_gfx-supply = <&gfx_vreg>;
  qcom,gfx3d_clk_src-opp-handle = <&msm_gpu>;
  vdd_mx-supply = <&pm8994_s2_corner>;
  vdd_gpu_mx-supply = <&pm8994_s2_corner>;
  qcom,gfxfreq-speedbin0 =
   < 0 0 0 >,
   < 19200000 3 4 >,
   < 60000000 3 4 >,
   < 120000000 3 4 >,
   < 205000000 3 4 >,
   < 360000000 4 5 >,
   < 480000000 5 7 >;
  qcom,gfxfreq-mx-speedbin0 =
   < 0 0 >,
   < 19200000 4 >,
   < 60000000 4 >,
   < 120000000 4 >,
   < 205000000 4 >,
   < 360000000 5 >,
   < 480000000 7 >;
  #clock-cells = <1>;
 };

 clock_debug: qcom,cc-debug@362000 {
  compatible = "qcom,cc-debug-8996";
  reg = <0x362000 0x4>;
  reg-names = "cc_base";
  clock-names = "debug_mmss_clk", "debug_gpu_clk", "debug_cpu_clk";
  clocks = <&clock_mmss 0xafa4d48a>,
    <&clock_gpu 0x0ccc42cd>,
    <&clock_cpu 0xc7acaa31>;
  #clock-cells = <1>;
 };

 qcom,rmtfs_sharedmem@0 {
  compatible = "qcom,sharedmem-uio";
  reg = <0x0 0x00200000>;
  reg-names = "rmtfs";
  qcom,client-id = <0x00000001>;
 };

 wcd9xxx_intc: wcd9xxx-irq {
  compatible = "qcom,wcd9xxx-irq";
  interrupt-controller;
  #interrupt-cells = <1>;
  interrupt-parent = <&tlmm>;
  qcom,gpio-connect = <&tlmm 54 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&wcd_intr_default>;
 };

 clock_audio: audio_ext_clk {
  compatible = "qcom,audio-ref-clk";
  qcom,audio-ref-clk-gpio = <&pm8994_gpios 15 0>;
  clock-names = "osr_clk";
  clocks = <&clock_gcc 0xaa1157a6>;
  qcom,node_has_rpm_clock;
  #clock-cells = <1>;
  pinctrl-names = "sleep", "active";
  pinctrl-0 = <&spkr_i2s_clk_sleep>;
  pinctrl-1 = <&spkr_i2s_clk_active>;
 };

 tspp: msm_tspp@075e7000 {
  compatible = "qcom,msm_tspp";
  reg = <0x075e7000 0x1000>,
        <0x075e8000 0x1000>,
        <0x075e9000 0x1000>,
        <0x075c4000 0x23000>;
  reg-names = "MSM_TSIF0_PHYS",
   "MSM_TSIF1_PHYS",
   "MSM_TSPP_PHYS",
   "MSM_TSPP_BAM_PHYS";
  interrupts = <0 121 0>,
   <0 119 0>,
   <0 120 0>,
   <0 122 0>;
  interrupt-names = "TSIF_TSPP_IRQ",
   "TSIF0_IRQ",
   "TSIF1_IRQ",
   "TSIF_BAM_IRQ";

  clock-names = "iface_clk", "ref_clk";
  clocks = <&clock_gcc 0x88d2822c>,
   <&clock_gcc 0x8f1ed2c2>;

  qcom,msm-bus,name = "tsif";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <82 512 0 0>,
    <82 512 12288 24576>;

  pinctrl-names = "disabled",
   "tsif0-mode1", "tsif0-mode2",
   "tsif1-mode1", "tsif1-mode2",
   "dual-tsif-mode1", "dual-tsif-mode2";

  pinctrl-0 = <>;
  pinctrl-1 = <&tsif0_signals_active>;
  pinctrl-2 = <&tsif0_signals_active
   &tsif0_sync_active>;
  pinctrl-3 = <&tsif1_signals_active>;
  pinctrl-4 = <&tsif1_signals_active
   &tsif1_sync_active>;
  pinctrl-5 = <&tsif0_signals_active
   &tsif1_signals_active>;
  pinctrl-6 = <&tsif0_signals_active
   &tsif0_sync_active
   &tsif1_signals_active
   &tsif1_sync_active>;
 };

 slim_msm: slim@91c0000 {
  cell-index = <1>;
  compatible = "qcom,slim-ngd";
  reg = <0x91c0000 0x2C000>,
   <0x9184000 0x32000>;
  reg-names = "slimbus_physical", "slimbus_bam_physical";
  interrupts = <0 163 0>, <0 164 0>;
  interrupt-names = "slimbus_irq", "slimbus_bam_irq";
  qcom,apps-ch-pipes = <0x60000000>;
  qcom,ea-pc = <0x160>;

  msm_dai_slim {
   compatible = "qcom,msm-dai-slim";
   elemental-addr = [ff ff ff fe 17 02];
  };

  tasha_codec {
   compatible = "qcom,tasha-slim-pgd";
   elemental-addr = [00 01 A0 01 17 02];

   interrupt-parent = <&wcd9xxx_intc>;
   interrupts = <0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
          17 18 19 20 21 22 23 24 25 26 27 28 29
          30>;

   qcom,cdc-reset-gpio = <&tlmm 64 0>;
   pinctrl-names = "default", "idle";
   pinctrl-0 = <&cdc_reset_active>;
   pinctrl-1 = <&cdc_reset_sleep>;

   clock-names = "wcd_clk", "wcd_native_clk";
   clocks = <&clock_audio 0xb7ba2274>,
     <&clock_audio 0xf0fbaf5b>;

   cdc-vdd-buck-supply = <&pm8994_s4>;
   qcom,cdc-vdd-buck-voltage = <1800000 1800000>;
   qcom,cdc-vdd-buck-current = <650000>;

   cdc-buck-sido-supply = <&pm8994_s4>;
   qcom,cdc-buck-sido-voltage = <1800000 1800000>;
   qcom,cdc-buck-sido-current = <250000>;

   cdc-vdd-tx-h-supply = <&pm8994_s4>;
   qcom,cdc-vdd-tx-h-voltage = <1800000 1800000>;
   qcom,cdc-vdd-tx-h-current = <25000>;

   cdc-vdd-rx-h-supply = <&pm8994_s4>;
   qcom,cdc-vdd-rx-h-voltage = <1800000 1800000>;
   qcom,cdc-vdd-rx-h-current = <25000>;

   cdc-vddpx-1-supply = <&pm8994_s4>;
   qcom,cdc-vddpx-1-voltage = <1800000 1800000>;
   qcom,cdc-vddpx-1-current = <10000>;

   qcom,cdc-static-supplies = "cdc-vdd-buck",
         "cdc-buck-sido",
         "cdc-vdd-tx-h",
         "cdc-vdd-rx-h",
         "cdc-vddpx-1";

   qcom,cdc-micbias1-mv = <1800>;
   qcom,cdc-micbias2-mv = <1800>;
   qcom,cdc-micbias3-mv = <1800>;
   qcom,cdc-micbias4-mv = <1800>;

   qcom,cdc-mclk-clk-rate = <9600000>;
   qcom,cdc-slim-ifd = "tasha-slim-ifd";
   qcom,cdc-slim-ifd-elemental-addr = [00 00 A0 01 17 02];
   qcom,cdc-dmic-sample-rate = <4800000>;
   qcom,cdc-mad-dmic-rate = <600000>;
  };
 };

 sdhc_1: sdhci@7464900 {
  compatible = "qcom,sdhci-msm";
  reg = <0x7464900 0x500>, <0x7464000 0x800>, <0x7464E00 0x19C>;
  reg-names = "hc_mem", "core_mem", "cmdq_mem";

  interrupts = <0 141 0>, <0 134 0>;
  interrupt-names = "hc_irq", "pwr_irq";

  clock-names = "iface_clk", "core_clk", "ice_core_clk";
  clocks = <&clock_gcc 0x691e0caa>,
    <&clock_gcc 0x9ad6fb96>,
    <&clock_gcc 0x0fd5680a>;

  sdhc-msm-crypto = <&sdcc1_ice>;
  qcom,large-address-bus;
  qcom,bus-width = <8>;

  qcom,devfreq,freq-table = <20000000 200000000>;

  qcom,msm-bus,name = "sdhc1";
  qcom,msm-bus,num-cases = <9>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps = <78 512 0 0>,
   <78 512 1600 3200>,
   <78 512 80000 160000>,
   <78 512 100000 200000>,
   <78 512 200000 400000>,
   <78 512 400000 800000>,
   <78 512 400000 800000>,
   <78 512 400000 800000>,
   <78 512 2048000 4096000>;
  qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000
      100000000 200000000 400000000
      4294967295>;

  qcom,pm-qos-cpu-groups = <0x03 0x0c>;
  qcom,pm-qos-cmdq-latency-us = <70 70>, <70 70>;
  qcom,pm-qos-legacy-latency-us = <70 70>, <70 70>;
  qcom,pm-qos-irq-type = "affine_cores";
  qcom,pm-qos-irq-cpu = <0>;
  qcom,pm-qos-irq-latency = <70 70>;

  status = "disabled";
 };

 sdhc_2: sdhci@74A4900 {
  compatible = "qcom,sdhci-msm";
  reg = <0x74A4900 0x314>, <0x74A4000 0x800>;
  reg-names = "hc_mem", "core_mem";

  interrupts = <0 125 0>, <0 221 0>;
  interrupt-names = "hc_irq", "pwr_irq";

  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x23d5727f>,
    <&clock_gcc 0x861b20ac>;

  qcom,large-address-bus;
  qcom,bus-width = <4>;

  qcom,devfreq,freq-table = <20000000 200000000>;

  qcom,msm-bus,name = "sdhc2";
  qcom,msm-bus,num-cases = <8>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps = <81 512 0 0>,
    <81 512 1600 3200>,
    <81 512 80000 160000>,
    <81 512 100000 200000>,
    <81 512 200000 400000>,
    <81 512 400000 800000>,
    <81 512 800000 800000>,
    <81 512 2048000 4096000>;
  qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000
      100000000 200000000 4294967295>;

  qcom,pm-qos-cpu-groups = <0x03 0x0c>;
  qcom,pm-qos-legacy-latency-us = <70 70>, <70 70>;
  qcom,pm-qos-irq-type = "affine_cores";
  qcom,pm-qos-irq-cpu = <0>;
  qcom,pm-qos-irq-latency = <70 70>;

  status = "disabled";
 };

 ufs_ice: ufsice@630000 {
  compatible = "qcom,ice";
  reg = <0x630000 0x8000>;
  interrupt-names = "ufs_ice_nonsec_level_irq";
  interrupts = <0 258 0>;
  qcom,enable-ice-clk;
  clock-names = "ufs_core_clk_src",
    "ufs_core_clk",
    "bus_clk",
    "iface_clk",
    "ice_core_clk_src",
    "ice_core_clk";
  clocks = <&clock_gcc 0x297ca380>,
    <&clock_gcc 0x47c743a7>,
    <&clock_gcc 0x19d38312>,
    <&clock_gcc 0x1914bb84>,
    <&clock_gcc 0xda8e7119>,
    <&clock_gcc 0x310b0710>;
  qcom,op-freq-hz = <0>, <0>, <0>,<0>,
     <300000000>, <0>;
  vdd-hba-supply = <&gdsc_ufs>;
  qcom,msm-bus,name = "ufs_ice_noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <1 650 0 0>,
    <1 650 1000 0>;
  qcom,bus-vector-names = "MIN",
     "MAX";
  qcom,instance-type = "ufs";
  status = "disabled";
 };

 sdcc1_ice: sdcc1ice@7443000 {
  compatible = "qcom,ice";
  reg = <0x7443000 0x8000>;
  interrupt-names = "sdcc_ice_nonsec_level_irq";
  interrupts = <0 461 0>;
  qcom,enable-ice-clk;
  clock-names = "ice_core_clk_src", "ice_core_clk",
    "bus_clk", "iface_clk";
  clocks = <&clock_gcc 0xfd6a4301>,
    <&clock_gcc 0x0fd5680a>,
    <&clock_gcc 0x9ad6fb96>,
    <&clock_gcc 0x691e0caa>;
  qcom,op-freq-hz = <300000000>, <0>, <0>, <0>;
  qcom,msm-bus,name = "sdcc_ice_noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <78 512 0 0>,
   <78 512 1000 0>;
  qcom,bus-vector-names = "MIN",
     "MAX";
  qcom,instance-type = "sdcc";
  status = "disabled";
 };

 ufsphy1: ufsphy@627000 {
  compatible = "qcom,ufs-phy-qmp-14nm";
  reg = <0x627000 0xda8>;
  reg-names = "phy_mem";
  #phy-cells = <0>;
  vdda-phy-supply = <&pm8994_l28>;
  vdda-pll-supply = <&pm8994_l12>;
  vdda-phy-max-microamp = <18380>;
  vdda-pll-max-microamp = <9440>;
  vddp-ref-clk-supply = <&pm8994_l25>;
  vddp-ref-clk-max-microamp = <100>;
  vddp-ref-clk-always-on;
  clock-names = "ref_clk_src",
   "ref_clk";
  clocks = <&clock_gcc 0x3ab0b36d>,
   <&clock_gcc 0x92aa126f>;
  status = "disabled";
 };

 ufs1: ufshc@624000 {
  compatible = "jedec,ufs-1.1";
  reg = <0x624000 0x2500>;
  interrupts = <0 265 0>;
  phys = <&ufsphy1>;
  phy-names = "ufsphy";
  ufs-qcom-crypto = <&ufs_ice>;
  vdd-hba-supply = <&gdsc_ufs>;
  vdd-hba-fixed-regulator;
  vcc-supply = <&pm8994_l20>;
  vccq-supply = <&pm8994_l25>;
  vccq2-supply = <&pm8994_s4>;
  vcc-max-microamp = <600000>;
  vccq-max-microamp = <450000>;
  vccq2-max-microamp = <450000>;

  clock-names =
   "core_clk_src",
   "core_clk",
   "bus_clk",
   "bus_aggr_clk",
   "iface_clk",
   "core_clk_unipro_src",
   "core_clk_unipro",
   "core_clk_ice",
   "ref_clk",
   "tx_lane0_sync_clk",
   "rx_lane0_sync_clk";
  clocks =
   <&clock_gcc 0x297ca380>,
   <&clock_gcc 0x47c743a7>,
   <&clock_gcc 0x19d38312>,
   <&clock_gcc 0xb31e5191>,
   <&clock_gcc 0x1914bb84>,
   <&clock_gcc 0xda8e7119>,
   <&clock_gcc 0x2daf7fd2>,
   <&clock_gcc 0x310b0710>,
   <&clock_gcc 0x3ab0b36d>,
   <&clock_gcc 0x6a9f747a>,
   <&clock_gcc 0x7f43251c>;
  freq-table-hz =
   <100000000 200000000>,
   <0 0>,
   <0 0>,
   <0 0>,
   <0 0>,
   <150000000 300000000>,
   <0 0>,
   <0 0>,
   <0 0>,
   <0 0>,
   <0 0>;

  lanes-per-direction = <1>;
  qcom,msm-bus,name = "ufs1";
  qcom,msm-bus,num-cases = <12>;
  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-KBps =
  <95 512 0 0>, <1 650 0 0>,
  <95 512 922 0>, <1 650 1000 0>,
  <95 512 1844 0>, <1 650 1000 0>,
  <95 512 3688 0>, <1 650 1000 0>,
  <95 512 7376 0>, <1 650 1000 0>,
  <95 512 127796 0>, <1 650 1000 0>,
  <95 512 255591 0>, <1 650 1000 0>,
  <95 512 511181 0>, <1 650 1000 0>,
  <95 512 149422 0>, <1 650 1000 0>,
  <95 512 298189 0>, <1 650 1000 0>,
  <95 512 596378 0>, <1 650 1000 0>,
  <95 512 4096000 0>, <1 650 1000 0>;
  qcom,bus-vector-names = "MIN",
  "PWM_G1_L1", "PWM_G2_L1", "PWM_G3_L1", "PWM_G4_L1",
  "HS_RA_G1_L1", "HS_RA_G2_L1", "HS_RA_G3_L1",
  "HS_RB_G1_L1", "HS_RB_G2_L1", "HS_RB_G3_L1",
  "MAX";


  qcom,pm-qos-cpu-groups = <0x03 0x0C>;
  qcom,pm-qos-cpu-group-latency-us = <70 70>;
  qcom,pm-qos-default-cpu = <0>;

  status = "disabled";

  ufs_variant {
   compatible = "qcom,ufs_variant";
  };
 };

 pcie0: qcom,pcie@00600000 {
  compatible = "qcom,pci-msm";
  cell-index = <0>;

  reg = <0x00600000 0x2000>,
        <0x00034000 0x4000>,
        <0x0c000000 0xf1d>,
        <0x0c000f20 0xa8>,
        <0x0c100000 0x100000>,
        <0x0c200000 0x100000>,
        <0x0c300000 0xd00000>;

  reg-names = "parf", "phy", "dm_core", "elbi",
    "conf", "io", "bars";

  #address-cells = <3>;
  #size-cells = <2>;
  ranges = <0x01000000 0x0 0x0c200000 0x0c200000 0x0 0x100000>,
   <0x02000000 0x0 0x0c300000 0x0c300000 0x0 0xd00000>;
  interrupt-parent = <&pcie0>;
  interrupts = <0 1 2 3 4 5 6 7 8 9 10 11
    12 13 14 15 16 17 18 19 20
    21 22 23 24 25 26 27 28 29
    30 31 32 33 34 35 36 37 38
    39 40 41 42 43>;
  #interrupt-cells = <1>;
  interrupt-map-mask = <0x0 0x0 0x0 0xffffffff>;
  interrupt-map = <0x0 0x0 0x0 0 &intc 0 0 405 0
    0x0 0x0 0x0 1 &intc 0 0 244 0
    0x0 0x0 0x0 2 &intc 0 0 245 0
    0x0 0x0 0x0 3 &intc 0 0 247 0
    0x0 0x0 0x0 4 &intc 0 0 248 0
    0x0 0x0 0x0 5 &intc 0 0 249 0
    0x0 0x0 0x0 6 &intc 0 0 250 0
    0x0 0x0 0x0 7 &intc 0 0 251 0
    0x0 0x0 0x0 8 &intc 0 0 252 0
    0x0 0x0 0x0 9 &intc 0 0 253 0
    0x0 0x0 0x0 10 &intc 0 0 254 0
    0x0 0x0 0x0 11 &intc 0 0 255 0
    0x0 0x0 0x0 12 &intc 0 0 512 0
    0x0 0x0 0x0 13 &intc 0 0 513 0
    0x0 0x0 0x0 14 &intc 0 0 514 0
    0x0 0x0 0x0 15 &intc 0 0 515 0
    0x0 0x0 0x0 16 &intc 0 0 516 0
    0x0 0x0 0x0 17 &intc 0 0 517 0
    0x0 0x0 0x0 18 &intc 0 0 518 0
    0x0 0x0 0x0 19 &intc 0 0 519 0
    0x0 0x0 0x0 20 &intc 0 0 520 0
    0x0 0x0 0x0 21 &intc 0 0 521 0
    0x0 0x0 0x0 22 &intc 0 0 522 0
    0x0 0x0 0x0 23 &intc 0 0 523 0
    0x0 0x0 0x0 24 &intc 0 0 524 0
    0x0 0x0 0x0 25 &intc 0 0 525 0
    0x0 0x0 0x0 26 &intc 0 0 526 0
    0x0 0x0 0x0 27 &intc 0 0 527 0
    0x0 0x0 0x0 28 &intc 0 0 528 0
    0x0 0x0 0x0 29 &intc 0 0 529 0
    0x0 0x0 0x0 30 &intc 0 0 530 0
    0x0 0x0 0x0 31 &intc 0 0 531 0
    0x0 0x0 0x0 32 &intc 0 0 532 0
    0x0 0x0 0x0 33 &intc 0 0 533 0
    0x0 0x0 0x0 34 &intc 0 0 534 0
    0x0 0x0 0x0 35 &intc 0 0 535 0
    0x0 0x0 0x0 36 &intc 0 0 536 0
    0x0 0x0 0x0 37 &intc 0 0 537 0
    0x0 0x0 0x0 38 &intc 0 0 538 0
    0x0 0x0 0x0 39 &intc 0 0 539 0
    0x0 0x0 0x0 40 &intc 0 0 540 0
    0x0 0x0 0x0 41 &intc 0 0 541 0
    0x0 0x0 0x0 42 &intc 0 0 542 0
    0x0 0x0 0x0 43 &intc 0 0 543 0>;

  interrupt-names = "int_msi", "int_a", "int_b", "int_c", "int_d",
    "int_pls_pme", "int_pme_legacy", "int_pls_err",
    "int_aer_legacy", "int_pls_link_up",
    "int_pls_link_down", "int_bridge_flush_n",
    "msi_0", "msi_1", "msi_2", "msi_3",
    "msi_4", "msi_5", "msi_6", "msi_7",
    "msi_8", "msi_9", "msi_10", "msi_11",
    "msi_12", "msi_13", "msi_14", "msi_15",
    "msi_16", "msi_17", "msi_18", "msi_19",
    "msi_20", "msi_21", "msi_22", "msi_23",
    "msi_24", "msi_25", "msi_26", "msi_27",
    "msi_28", "msi_29", "msi_30", "msi_31";

  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&pcie0_clkreq_default &pcie0_perst_default &pcie0_wake_default>;
  pinctrl-1 = <&pcie0_clkreq_sleep
   &pcie0_perst_default
   &pcie0_wake_sleep>;

  perst-gpio = <&tlmm 35 0>;
  wake-gpio = <&tlmm 37 0>;

  gdsc-smmu-supply = <&gdsc_aggre0_noc>;
  gdsc-vdd-supply = <&gdsc_pcie_0>;
  vreg-1.8-supply = <&pm8994_l12>;
  vreg-0.9-supply = <&pm8994_l28>;
  vreg-cx-supply = <&pm8994_s1_corner_ao>;

  qcom,vreg-0.9-voltage-level = <925000 925000 24000>;
  qcom,vreg-cx-voltage-level = <7 4 0>;

  qcom,l1-supported;
  qcom,l1ss-supported;
  qcom,aux-clk-sync;

  qcom,ep-latency = <10>;

  qcom,common-phy;
  qcom,smmu-exist;

  iommus = <&anoc0_smmu>;

  qcom,ep-wakeirq;

  linux,pci-domain = <0>;

  qcom,msi-gicm-addr = <0x09BD0040>;
  qcom,msi-gicm-base = <0x220>;

  qcom,msm-bus,name = "pcie0";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <45 512 0 0>,
    <45 512 500 800>;

  clocks = <&clock_gcc 0x4f37621e>,
   <&clock_gcc 0x3ab0b36d>,
   <&clock_gcc 0x3d2e3ece>,
   <&clock_gcc 0x4dd325c3>,
   <&clock_gcc 0x3f85285b>,
   <&clock_gcc 0xd69638a1>,
   <&clock_gcc 0xa2e247fa>,
   <&clock_gcc 0x3cac4a6c>,
   <&clock_gcc 0x8533671a>,
   <&clock_gcc 0x4746e74f>,
   <&clock_gcc 0x9bc3c959>,
   <&clock_gcc 0x8bf513e6>,
   <&clock_gcc 0x0c16a2da>,
   <&clock_gcc 0xdc3201c1>;

  clock-names = "pcie_0_pipe_clk", "pcie_0_ref_clk_src", "pcie_0_aux_clk",
   "pcie_0_cfg_ahb_clk", "pcie_0_mstr_axi_clk",
   "pcie_0_slv_axi_clk", "pcie_0_ldo", "pcie_0_smmu_clk",
   "pcie_phy_cfg_ahb_clk", "pcie_phy_aux_clk", "pcie_phy_reset",
   "pcie_phy_com_reset", "pcie_phy_nocsr_com_phy_reset",
   "pcie_0_phy_reset";

  max-clock-frequency-hz = <0>, <0>, <1010526>, <0>, <0>, <0>, <0>,
      <0>, <0>, <0>, <0>, <0>, <0>, <0>;
 };

 pcie1: qcom,pcie@00608000 {
  compatible = "qcom,pci-msm";
  cell-index = <1>;

  reg = <0x00608000 0x2000>,
        <0x00034000 0x4000>,
        <0x0d000000 0xf1d>,
        <0x0d000f20 0xa8>,
        <0x0d100000 0x100000>,
        <0x0d200000 0x100000>,
        <0x0d300000 0xd00000>;

  reg-names = "parf", "phy", "dm_core", "elbi",
    "conf", "io", "bars";

  #address-cells = <3>;
  #size-cells = <2>;
  ranges = <0x01000000 0x0 0x0d200000 0x0d200000 0x0 0x100000>,
   <0x02000000 0x0 0x0d300000 0x0d300000 0x0 0xd00000>;
  interrupt-parent = <&pcie1>;
  interrupts = <0 1 2 3 4 5 6 7 8 9 10 11
    12 13 14 15 16 17 18 19 20
    21 22 23 24 25 26 27 28 29
    30 31 32 33 34 35 36 37 38
    39 40 41 42 43>;
  #interrupt-cells = <1>;
  interrupt-map-mask = <0x0 0x0 0x0 0xffffffff>;
  interrupt-map = <0x0 0x0 0x0 0 &intc 0 0 413 0
    0x0 0x0 0x0 1 &intc 0 0 272 0
    0x0 0x0 0x0 2 &intc 0 0 273 0
    0x0 0x0 0x0 3 &intc 0 0 274 0
    0x0 0x0 0x0 4 &intc 0 0 275 0
    0x0 0x0 0x0 5 &intc 0 0 276 0
    0x0 0x0 0x0 6 &intc 0 0 277 0
    0x0 0x0 0x0 7 &intc 0 0 278 0
    0x0 0x0 0x0 8 &intc 0 0 279 0
    0x0 0x0 0x0 9 &intc 0 0 280 0
    0x0 0x0 0x0 10 &intc 0 0 281 0
    0x0 0x0 0x0 11 &intc 0 0 282 0
    0x0 0x0 0x0 12 &intc 0 0 544 0
    0x0 0x0 0x0 13 &intc 0 0 545 0
    0x0 0x0 0x0 14 &intc 0 0 546 0
    0x0 0x0 0x0 15 &intc 0 0 547 0
    0x0 0x0 0x0 16 &intc 0 0 548 0
    0x0 0x0 0x0 17 &intc 0 0 549 0
    0x0 0x0 0x0 18 &intc 0 0 550 0
    0x0 0x0 0x0 19 &intc 0 0 551 0
    0x0 0x0 0x0 20 &intc 0 0 552 0
    0x0 0x0 0x0 21 &intc 0 0 553 0
    0x0 0x0 0x0 22 &intc 0 0 554 0
    0x0 0x0 0x0 23 &intc 0 0 555 0
    0x0 0x0 0x0 24 &intc 0 0 556 0
    0x0 0x0 0x0 25 &intc 0 0 557 0
    0x0 0x0 0x0 26 &intc 0 0 558 0
    0x0 0x0 0x0 27 &intc 0 0 559 0
    0x0 0x0 0x0 28 &intc 0 0 560 0
    0x0 0x0 0x0 29 &intc 0 0 561 0
    0x0 0x0 0x0 30 &intc 0 0 562 0
    0x0 0x0 0x0 31 &intc 0 0 563 0
    0x0 0x0 0x0 32 &intc 0 0 564 0
    0x0 0x0 0x0 33 &intc 0 0 565 0
    0x0 0x0 0x0 34 &intc 0 0 566 0
    0x0 0x0 0x0 35 &intc 0 0 567 0
    0x0 0x0 0x0 36 &intc 0 0 568 0
    0x0 0x0 0x0 37 &intc 0 0 569 0
    0x0 0x0 0x0 38 &intc 0 0 570 0
    0x0 0x0 0x0 39 &intc 0 0 571 0
    0x0 0x0 0x0 40 &intc 0 0 572 0
    0x0 0x0 0x0 41 &intc 0 0 573 0
    0x0 0x0 0x0 42 &intc 0 0 574 0
    0x0 0x0 0x0 43 &intc 0 0 575 0>;

  interrupt-names = "int_msi", "int_a", "int_b", "int_c", "int_d",
    "int_pls_pme", "int_pme_legacy", "int_pls_err",
    "int_aer_legacy", "int_pls_link_up",
    "int_pls_link_down", "int_bridge_flush_n",
    "msi_0", "msi_1", "msi_2", "msi_3",
    "msi_4", "msi_5", "msi_6", "msi_7",
    "msi_8", "msi_9", "msi_10", "msi_11",
    "msi_12", "msi_13", "msi_14", "msi_15",
    "msi_16", "msi_17", "msi_18", "msi_19",
    "msi_20", "msi_21", "msi_22", "msi_23",
    "msi_24", "msi_25", "msi_26", "msi_27",
    "msi_28", "msi_29", "msi_30", "msi_31";

  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&pcie1_clkreq_default &pcie1_perst_default &pcie1_wake_default>;
  pinctrl-1 = <&pcie1_clkreq_sleep
   &pcie1_perst_default
   &pcie1_wake_sleep>;

  perst-gpio = <&tlmm 130 0>;

  gdsc-smmu-supply = <&gdsc_aggre0_noc>;
  gdsc-vdd-supply = <&gdsc_pcie_1>;
  vreg-1.8-supply = <&pm8994_l12>;
  vreg-0.9-supply = <&pm8994_l28>;
  vreg-cx-supply = <&pm8994_s1_corner_ao>;

  qcom,vreg-0.9-voltage-level = <925000 925000 24000>;
  qcom,vreg-cx-voltage-level = <7 5 0>;

  qcom,l1-supported;
  qcom,l1ss-supported;
  qcom,aux-clk-sync;

  qcom,common-phy;
  qcom,smmu-exist;

  iommus = <&anoc0_smmu>;

  qcom,ep-wakeirq;

  qcom,ep-latency = <10>;

  linux,pci-domain = <1>;

  qcom,msm-bus,name = "pcie1";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <100 512 0 0>,
    <100 512 500 800>;

  clocks = <&clock_gcc 0xc1627422>,
   <&clock_gcc 0x3ab0b36d>,
   <&clock_gcc 0xc9bb962c>,
   <&clock_gcc 0xb6338658>,
   <&clock_gcc 0xc20f6269>,
   <&clock_gcc 0xd54e40d6>,
   <&clock_gcc 0xa2e247fa>,
   <&clock_gcc 0x3cac4a6c>,
   <&clock_gcc 0x8533671a>,
   <&clock_gcc 0x4746e74f>,
   <&clock_gcc 0x9bc3c959>,
   <&clock_gcc 0x8bf513e6>,
   <&clock_gcc 0x0c16a2da>,
   <&clock_gcc 0x674481bb>;

  clock-names = "pcie_1_pipe_clk", "pcie_1_ref_clk_src", "pcie_1_aux_clk",
   "pcie_1_cfg_ahb_clk", "pcie_1_mstr_axi_clk",
   "pcie_1_slv_axi_clk", "pcie_1_ldo", "pcie_1_smmu_clk",
   "pcie_phy_cfg_ahb_clk", "pcie_phy_aux_clk", "pcie_phy_reset",
   "pcie_phy_com_reset", "pcie_phy_nocsr_com_phy_reset",
   "pcie_1_phy_reset";

  max-clock-frequency-hz = <0>, <0>, <1010526>, <0>, <0>, <0>, <0>,
      <0>, <0>, <0>, <0>, <0>, <0>, <0>;
 };

 pcie2: qcom,pcie@00610000 {
  compatible = "qcom,pci-msm";
  cell-index = <2>;

  reg = <0x00610000 0x2000>,
        <0x00034000 0x4000>,
        <0x0e000000 0xf1d>,
        <0x0e000f20 0xa8>,
        <0x0e100000 0x100000>,
        <0x0e200000 0x100000>,
        <0x0e300000 0x1d00000>;

  reg-names = "parf", "phy", "dm_core", "elbi",
    "conf", "io", "bars";

  #address-cells = <3>;
  #size-cells = <2>;
  ranges = <0x01000000 0x0 0x0e200000 0x0e200000 0x0 0x100000>,
   <0x02000000 0x0 0x0e300000 0x0e300000 0x0 0x1d00000>;
  interrupt-parent = <&pcie2>;
  interrupts = <0 1 2 3 4 5 6 7 8 9 10 11
    12 13 14 15 16 17 18 19 20
    21 22 23 24 25 26 27 28 29
    30 31 32 33 34 35 36 37 38
    39 40 41 42 43>;
  #interrupt-cells = <1>;
  interrupt-map-mask = <0x0 0x0 0x0 0xffffffff>;
  interrupt-map = <0x0 0x0 0x0 0 &intc 0 0 421 0
    0x0 0x0 0x0 1 &intc 0 0 142 0
    0x0 0x0 0x0 2 &intc 0 0 143 0
    0x0 0x0 0x0 3 &intc 0 0 144 0
    0x0 0x0 0x0 4 &intc 0 0 145 0
    0x0 0x0 0x0 5 &intc 0 0 146 0
    0x0 0x0 0x0 6 &intc 0 0 147 0
    0x0 0x0 0x0 7 &intc 0 0 148 0
    0x0 0x0 0x0 8 &intc 0 0 149 0
    0x0 0x0 0x0 9 &intc 0 0 260 0
    0x0 0x0 0x0 10 &intc 0 0 261 0
    0x0 0x0 0x0 11 &intc 0 0 262 0
    0x0 0x0 0x0 12 &intc 0 0 576 0
    0x0 0x0 0x0 13 &intc 0 0 577 0
    0x0 0x0 0x0 14 &intc 0 0 578 0
    0x0 0x0 0x0 15 &intc 0 0 579 0
    0x0 0x0 0x0 16 &intc 0 0 580 0
    0x0 0x0 0x0 17 &intc 0 0 581 0
    0x0 0x0 0x0 18 &intc 0 0 582 0
    0x0 0x0 0x0 19 &intc 0 0 583 0
    0x0 0x0 0x0 20 &intc 0 0 584 0
    0x0 0x0 0x0 21 &intc 0 0 585 0
    0x0 0x0 0x0 22 &intc 0 0 586 0
    0x0 0x0 0x0 23 &intc 0 0 587 0
    0x0 0x0 0x0 24 &intc 0 0 588 0
    0x0 0x0 0x0 25 &intc 0 0 589 0
    0x0 0x0 0x0 26 &intc 0 0 590 0
    0x0 0x0 0x0 27 &intc 0 0 591 0
    0x0 0x0 0x0 28 &intc 0 0 592 0
    0x0 0x0 0x0 29 &intc 0 0 593 0
    0x0 0x0 0x0 30 &intc 0 0 594 0
    0x0 0x0 0x0 31 &intc 0 0 595 0
    0x0 0x0 0x0 32 &intc 0 0 596 0
    0x0 0x0 0x0 33 &intc 0 0 597 0
    0x0 0x0 0x0 34 &intc 0 0 598 0
    0x0 0x0 0x0 35 &intc 0 0 599 0
    0x0 0x0 0x0 36 &intc 0 0 600 0
    0x0 0x0 0x0 37 &intc 0 0 601 0
    0x0 0x0 0x0 38 &intc 0 0 602 0
    0x0 0x0 0x0 39 &intc 0 0 603 0
    0x0 0x0 0x0 40 &intc 0 0 604 0
    0x0 0x0 0x0 41 &intc 0 0 605 0
    0x0 0x0 0x0 42 &intc 0 0 606 0
    0x0 0x0 0x0 43 &intc 0 0 607 0>;

  interrupt-names = "int_msi", "int_a", "int_b", "int_c", "int_d",
    "int_pls_pme", "int_pme_legacy", "int_pls_err",
    "int_aer_legacy", "int_pls_link_up",
    "int_pls_link_down", "int_bridge_flush_n",
    "msi_0", "msi_1", "msi_2", "msi_3",
    "msi_4", "msi_5", "msi_6", "msi_7",
    "msi_8", "msi_9", "msi_10", "msi_11",
    "msi_12", "msi_13", "msi_14", "msi_15",
    "msi_16", "msi_17", "msi_18", "msi_19",
    "msi_20", "msi_21", "msi_22", "msi_23",
    "msi_24", "msi_25", "msi_26", "msi_27",
    "msi_28", "msi_29", "msi_30", "msi_31";

  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&pcie2_clkreq_default &pcie2_perst_default &pcie2_wake_default>;
  pinctrl-1 = <&pcie2_clkreq_sleep
   &pcie2_perst_default
   &pcie2_wake_sleep>;

  perst-gpio = <&tlmm 114 0>;
  wake-gpio = <&tlmm 116 0>;

  gdsc-smmu-supply = <&gdsc_aggre0_noc>;
  gdsc-vdd-supply = <&gdsc_pcie_2>;
  vreg-1.8-supply = <&pm8994_l12>;
  vreg-0.9-supply = <&pm8994_l28>;
  vreg-cx-supply = <&pm8994_s1_corner_ao>;

  qcom,vreg-0.9-voltage-level = <925000 925000 24000>;
  qcom,vreg-cx-voltage-level = <7 4 0>;

  qcom,l1-supported;
  qcom,l1ss-supported;
  qcom,aux-clk-sync;

  qcom,common-phy;
  qcom,smmu-exist;

  iommus = <&anoc0_smmu>;

  qcom,ep-wakeirq;

  qcom,ep-latency = <10>;

  linux,pci-domain = <2>;

  qcom,msi-gicm-addr = <0x09BD0040>;
  qcom,msi-gicm-base = <0x260>;

  qcom,msm-bus,name = "pcie2";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <108 512 0 0>,
    <108 512 500 800>;

  clocks = <&clock_gcc 0xa757a834>,
   <&clock_gcc 0x3ab0b36d>,
   <&clock_gcc 0xa4dc7ae8>,
   <&clock_gcc 0x4f1d3121>,
   <&clock_gcc 0x9e81724a>,
   <&clock_gcc 0x7990d8b2>,
   <&clock_gcc 0xa2e247fa>,
   <&clock_gcc 0x3cac4a6c>,
   <&clock_gcc 0x8533671a>,
   <&clock_gcc 0x4746e74f>,
   <&clock_gcc 0x9bc3c959>,
   <&clock_gcc 0x8bf513e6>,
   <&clock_gcc 0x0c16a2da>,
   <&clock_gcc 0x82634880>;

  clock-names = "pcie_2_pipe_clk", "pcie_2_ref_clk_src", "pcie_2_aux_clk",
   "pcie_2_cfg_ahb_clk", "pcie_2_mstr_axi_clk",
   "pcie_2_slv_axi_clk", "pcie_2_ldo", "pcie_2_smmu_clk",
   "pcie_phy_cfg_ahb_clk", "pcie_phy_aux_clk", "pcie_phy_reset",
   "pcie_phy_com_reset", "pcie_phy_nocsr_com_phy_reset",
   "pcie_2_phy_reset";

  max-clock-frequency-hz = <0>, <0>, <1010526>, <0>, <0>, <0>, <0>,
      <0>, <0>, <0>, <0>, <0>, <0>, <0>;
 };

 mhi: qcom,mhi {
  compatible = "qcom,mhi";
 };

        qcom,ipc-spinlock@740000 {
                compatible = "qcom,ipc-spinlock-sfpb";
                reg = <0x740000 0x8000>;
                qcom,num-locks = <8>;
        };

 qcom,smem@86000000 {
  compatible = "qcom,smem";
  reg = <0x86000000 0x200000>,
   <0x9820010 0x4>,
   <0x68000 0x8000>,
   <0x7b4000 0x8>;
  reg-names = "smem", "irq-reg-base", "aux-mem1",
   "smem_targ_info_reg";
  qcom,mpu-enabled;

  qcom,smd-modem {
   compatible = "qcom,smd";
   qcom,smd-edge = <0>;
   qcom,smd-irq-offset = <0x0>;
   qcom,smd-irq-bitmask = <0x1000>;
   interrupts = <0 449 1>;
   label = "modem";
   qcom,not-loadable;
  };

  qcom,smd-adsp {
   compatible = "qcom,smd";
   qcom,smd-edge = <1>;
   qcom,smd-irq-offset = <0x0>;
   qcom,smd-irq-bitmask = <0x100>;
   interrupts = <0 156 1>;
   label = "adsp";
  };

  qcom,smd-dsps {
   compatible = "qcom,smd";
   qcom,smd-edge = <3>;
   qcom,smd-irq-offset = <0x0>;
   qcom,smd-irq-bitmask = <0x2000000>;
   interrupts = <0 176 1>;
   label = "dsps";
  };

  qcom,smd-rpm {
   compatible = "qcom,smd";
   qcom,smd-edge = <15>;
   qcom,smd-irq-offset = <0x0>;
   qcom,smd-irq-bitmask = <0x1>;
   interrupts = <0 168 1>;
   label = "rpm";
   qcom,irq-no-suspend;
   qcom,not-loadable;
  };
 };

 wdog: qcom,wdt@9830000 {
  compatible = "qcom,msm-watchdog";
  reg = <0x9830000 0x1000>;
  reg-names = "wdt-base";
  interrupts = <0 28 0>, <0 29 0>;
  qcom,bark-time = <13000>;
  qcom,pet-time = <8000>;
  qcom,ipi-ping;
  qcom,wakeup-enable;
 };

 qcom,msm-rtb {
  compatible = "qcom,msm-rtb";
  qcom,rtb-size = <0x100000>;
 };

 qcom,mpm2-sleep-counter@4a3000 {
  compatible = "qcom,mpm2-sleep-counter";
  reg = <0x004a3000 0x1000>;
  clock-frequency = <32768>;
 };

 msm_imem: qcom,msm-imem@66bf000 {
  compatible = "qcom,msm-imem";
  reg = <0x66bf000 0x1000>;
  ranges = <0x0 0x66bf000 0x1000>;
  #address-cells = <1>;
  #size-cells = <1>;

  mem_dump_table@10 {
   compatible = "qcom,msm-imem-mem_dump_table";
   reg = <0x10 8>;
  };

  dload-type@1c {
   compatible = "qcom,msm-imem-dload-type";
   reg = <0x1c 4>;
  };

  restart_reason@65c {
   compatible = "qcom,msm-imem-restart_reason";
   reg = <0x65c 4>;
  };

  boot_stats@6b0 {
   compatible = "qcom,msm-imem-boot_stats";
   reg = <0x6b0 32>;
  };

  pil@94c {
   compatible = "qcom,msm-imem-pil";
   reg = <0x94c 200>;
  };
  sleep_light@b38 {
   compatible = "qcom,msm-imem-sleep_light";
   reg = <0xb38 8>;
  };
 };

 jtag_fuse: jtagfuse@7602c {
  compatible = "qcom,jtag-fuse-v3";
  reg = <0x7602c 0xc>;
  reg-names = "fuse-base";
 };

 rpm_bus: qcom,rpm-smd {
   compatible = "qcom,rpm-glink";
   qcom,glink-edge = "rpm";
   rpm-channel-name = "rpm_requests";
  };

 qcom,smdpkt {
  compatible = "qcom,smdpkt";

  qcom,smdpkt-data5-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA5_CNTL";
   qcom,smdpkt-dev-name = "smdcntl0";
  };

  qcom,smdpkt-data22 {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA22";
   qcom,smdpkt-dev-name = "smd22";
  };

  qcom,smdpkt-data40-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA40_CNTL";
   qcom,smdpkt-dev-name = "smdcntl8";
  };

  qcom,smdpkt-apr-apps2 {
   qcom,smdpkt-remote = "adsp";
   qcom,smdpkt-port-name = "apr_apps2";
   qcom,smdpkt-dev-name = "apr_apps2";
  };

  qcom,smdpkt-loopback {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "LOOPBACK";
   qcom,smdpkt-dev-name = "smd_pkt_loopback";
  };
 };

 qcom,smdtty {
  compatible = "qcom,smdtty";

  smdtty_data1: qcom,smdtty-data1 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA1";
  };

  smdtty_data4: qcom,smdtty-data4 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA4";
  };

  smdtty_data11: qcom,smdtty-data11 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA11";
  };

  smdtty_data21: qcom,smdtty-data21 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA21";
  };

  smdtty_loopback: smdtty-loopback {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "LOOPBACK";
   qcom,smdtty-dev-name = "LOOPBACK_TTY";
  };
 };

 usb3: ssusb@6a00000{
  compatible = "qcom,dwc-usb3-msm";
  reg = <0x06a00000 0xfc000>,
   <0x7416000 0x400>;
  reg-names = "core_base",
   "ahb2phy_base";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  interrupts = <0 347 0>, <0 243 0>, <0 180 0>;
  interrupt-names = "hs_phy_irq", "ss_phy_irq", "pwr_event_irq";

  USB3_GDSC-supply = <&gdsc_usb30>;
  vbus_dwc3-supply = <&smbcharger_charger_otg>;
  qcom,vbus_set_by_cclogic;
  qcom,usb-dbm = <&dbm_1p5>;
  qcom,msm-bus,name = "usb3";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
     <61 512 0 0>,
     <61 512 240000 800000>;

  qcom,dwc-usb3-msm-tx-fifo-size = <21288>;

  clocks = <&clock_gcc 0xb3b4e2cb>,
   <&clock_gcc 0x94d26800>,
   <&clock_gcc 0xd5822a8e>,
   <&clock_gcc 0xa800b65a>,
   <&clock_gcc 0xd0b65c92>,
   <&clock_gcc 0xf79c19f6>,
   <&clock_gcc 0xd1231a0e>;

  clock-names = "core_clk", "iface_clk", "bus_aggr_clk", "utmi_clk",
    "sleep_clk", "xo", "cfg_ahb_clk";

  dwc3@6a00000 {
   compatible = "snps,dwc3";
   reg = <0x06a00000 0xc8d0>;
   interrupt-parent = <&intc>;
   interrupts = <0 131 0>;
   usb-phy = <&qusb_phy0>, <&ssphy>;
   tx-fifo-resize;
   snps,usb3-u1u2-disable;
   snps,nominal-elastic-buffer;
   snps,is-utmi-l1-suspend;
   snps,hird-threshold = /bits/ 8 <0x0>;
  };

  qcom,usbbam@6b04000 {
   compatible = "qcom,usb-bam-msm";
   reg = <0x06b04000 0x1a934>;
   interrupt-parent = <&intc>;
   interrupts = <0 132 0>;

   qcom,bam-type = <0>;
   qcom,usb-bam-fifo-baseaddr = <0x066bb000>;
   qcom,usb-bam-num-pipes = <8>;
   qcom,ignore-core-reset-ack;
   qcom,disable-clk-gating;
   qcom,usb-bam-override-threshold = <0x4001>;
   qcom,usb-bam-max-mbps-highspeed = <400>;
   qcom,usb-bam-max-mbps-superspeed = <3600>;
   qcom,reset-bam-on-connect;

   qcom,pipe0 {
    label = "ssusb-ipa-out-0";
    qcom,usb-bam-mem-type = <1>;
    qcom,dir = <0>;
    qcom,pipe-num = <0>;
    qcom,peer-bam = <1>;
    qcom,src-bam-pipe-index = <1>;
    qcom,data-fifo-size = <0x8000>;
    qcom,descriptor-fifo-size = <0x2000>;
   };
   qcom,pipe1 {
    label = "ssusb-ipa-in-0";
    qcom,usb-bam-mem-type = <1>;
    qcom,dir = <1>;
    qcom,pipe-num = <0>;
    qcom,peer-bam = <1>;
    qcom,dst-bam-pipe-index = <0>;
    qcom,data-fifo-size = <0x8000>;
    qcom,descriptor-fifo-size = <0x2000>;
   };
   qcom,pipe2 {
    label = "ssusb-qdss-in-0";
    qcom,usb-bam-mem-type = <2>;
    qcom,dir = <1>;
    qcom,pipe-num = <0>;
    qcom,peer-bam = <0>;
    qcom,peer-bam-physical-address = <0x03084000>;
    qcom,src-bam-pipe-index = <0>;
    qcom,dst-bam-pipe-index = <2>;
    qcom,data-fifo-offset = <0x0>;
    qcom,data-fifo-size = <0x1800>;
    qcom,descriptor-fifo-offset = <0x1800>;
    qcom,descriptor-fifo-size = <0x800>;
   };
   qcom,pipe3 {
    label = "ssusb-dpl-ipa-in-1";
    qcom,usb-bam-mem-type = <1>;
    qcom,dir = <1>;
    qcom,pipe-num = <1>;
    qcom,peer-bam = <1>;
    qcom,dst-bam-pipe-index = <2>;
    qcom,data-fifo-size = <0x8000>;
    qcom,descriptor-fifo-size = <0x2000>;
   };
  };
 };

 usb2s: hsusb@7600000 {
  compatible = "qcom,dwc-usb3-msm";
  reg = <0x07600000 0xfc000>,
   <0x7416000 0x400>;
  reg-names = "core_base",
   "ahb2phy_base";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  status = "disabled";

  interrupts = <0 352 0>, <0 140 0>;
  interrupt-names = "hs_phy_irq", "pwr_event_irq";

  qcom,msm-bus,name = "usb-hs";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
     <87 512 0 0>,
     <87 512 60000 960000>;

  clocks = <&clock_gcc 0x24c3b66a>,
    <&clock_gcc 0xfb9f26e9>,
    <&clock_gcc 0xe8db8203>,
    <&clock_gcc 0x6e8cb4b2>,
    <&clock_gcc 0xf79c19f6>,
    <&clock_gcc 0xd1231a0e>;
  clock-names = "core_clk", "iface_clk", "utmi_clk", "sleep_clk",
    "xo", "cfg_ahb_clk";

  dwc3@7600000 {
   compatible = "snps,dwc3";
   reg = <0x07600000 0xc8d0>;
   interrupt-parent = <&intc>;
   interrupts = <0 138 0>;
   usb-phy = <&qusb_phy1>, <&usb_nop_phy>;
   maximum-speed = "high-speed";
   snps,nominal-elastic-buffer;
   snps,is-utmi-l1-suspend;
   snps,hird-threshold = /bits/ 8 <0x0>;
  };
 };

 android_usb@66bf0c8 {
  compatible = "qcom,android-usb";
  reg = <0x066bf0c8 0xc8>;
  qcom,pm-qos-latency = <41 91 801>;
 };

 qusb_phy0: qusb@7411000 {
  compatible = "qcom,qusb2phy";
  reg = <0x07411000 0x180>,
   <0x06af8800 0x400>,
   <0x0007024c 0x4>,
   <0x00388018 0x4>;
  reg-names = "qusb_phy_base",
   "qscratch_base",
   "tune2_efuse_addr",
   "ref_clk_addr";
  vdd-supply = <&pm8994_s2_corner>;
  vdda18-supply = <&pm8994_l12>;
  vdda33-supply = <&pm8994_l24>;
  qcom,vdd-voltage-level = <1 4 7>;
  qcom,tune2-efuse-bit-pos = <21>;
  qcom,tune2-efuse-num-bits = <4>;
  qcom,enable-dpdm-pulsing;
  qcom,qusb-phy-init-seq = <0xF8 0x80
     0xB3 0x84
     0x83 0x88
     0xC0 0x8C
     0x30 0x08
     0x79 0x0C
     0x21 0x10
     0x14 0x9C
     0x9F 0x1C
     0x00 0x18>;
  phy_type= "utmi";

  clocks = <&clock_gcc 0xd1231a0e>,
    <&clock_gcc 0x07550fa1>,
    <&clock_gcc 0x3ab0b36d>;

  clock-names = "cfg_ahb_clk", "phy_reset", "ref_clk_src";
 };

 qusb_phy1: qusb@7412000 {
  compatible = "qcom,qusb2phy";
  reg = <0x07412000 0x180>,
   <0x076f8800 0x400>,
   <0x0007024c 0x4>,
   <0x00388014 0x4>;
  reg-names = "qusb_phy_base",
   "qscratch_base",
   "tune2_efuse_addr",
   "ref_clk_addr";
  vdd-supply = <&pm8994_s2_corner>;
  vdda18-supply = <&pm8994_l12>;
  vdda33-supply = <&pm8994_l24>;
  qcom,vdd-voltage-level = <1 4 7>;
  qcom,tune2-efuse-bit-pos = <25>;
  qcom,tune2-efuse-num-bits = <4>;
  qcom,qusb-phy-init-seq = <0xF8 0x80
     0xB3 0x84
     0x83 0x88
     0xC0 0x8C
     0x30 0x08
     0x79 0x0C
     0x21 0x10
     0x14 0x9C
     0x9F 0x1C
     0x00 0x18>;
  phy_type = "utmi";
  qcom,hold-reset;

  clocks = <&clock_gcc 0xd1231a0e>,
    <&clock_gcc 0x3f3a87d0>,
    <&clock_gcc 0x3ab0b36d>;

  clock-names = "cfg_ahb_clk", "phy_reset", "ref_clk_src";
 };

 ssphy: ssphy@7410000 {
  compatible = "qcom,usb-ssphy-qmp-v2";
  reg = <0x7410000 0x45c>,
        <0x007ab244 0x4>;
  reg-names = "qmp_phy_base",
       "vls_clamp_reg";
  vdd-supply = <&pm8994_l28>;
  vdda18-supply = <&pm8994_l12>;
  qcom,vdd-voltage-level = <0 925000 925000>;
  qcom,vbus-valid-override;

  clocks = <&clock_gcc 0x0d9a36e0>,
    <&clock_gcc 0xf279aff2>,
    <&clock_gcc 0xd1231a0e>,
    <&clock_gcc 0x03d559f1>,
    <&clock_gcc 0xb1a4f885>,
    <&clock_gcc 0x3ab0b36d>,
    <&clock_gcc 0xb6cc8f01>;

  clock-names = "aux_clk", "pipe_clk", "cfg_ahb_clk", "phy_reset",
         "phy_phy_reset", "ref_clk_src", "ref_clk";
 };

 usb_nop_phy: usb_nop_phy {
  compatible = "usb-nop-xceiv";
 };

 dbm_1p5: dbm@6af8000 {
  compatible = "qcom,usb-dbm-1p5";
  reg = <0x06af8000 0x300>;
  qcom,reset-ep-after-lpm-resume;
 };

 spmi_bus: qcom,spmi@400f000 {
  compatible = "qcom,spmi-pmic-arb";
  reg = <0x400f000 0x1000>,
   <0x4400000 0x800000>,
   <0x4c00000 0x800000>,
   <0x5800000 0x200000>,
   <0x400a000 0x2100>;
  reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
  interrupts = <0 326 0>;
  qcom,pmic-arb-channel = <0>;
  qcom,pmic-arb-ee = <0>;
  qcom,pmic-arb-max-peripherals = <256>;
  #interrupt-cells = <3>;
  interrupt-controller;
  #address-cells = <1>;
  #size-cells = <0>;
  cell-index = <0>;
 };

 qcom,lpass@9300000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0x9300000 0x00100>;
  interrupts = <0 162 1>;

  vdd_cx-supply = <&pm8994_s1_corner>;
  qcom,proxy-reg-names = "vdd_cx";
  qcom,vdd_cx-uV-uA = <7 100000>;

  clocks = <&clock_gcc 0xe17f0ff6>;
  clock-names = "xo";
  qcom,proxy-clock-names = "xo";

  qcom,pas-id = <1>;
  qcom,proxy-timeout-ms = <10000>;
  qcom,smem-id = <423>;
  qcom,sysmon-id = <1>;
  qcom,ssctl-instance-id = <0x14>;
  qcom,firmware-name = "adsp";
  qcom,edge = "lpass";
  memory-region = <&peripheral_mem>;


  qcom,gpio-err-fatal = <&smp2pgpio_ssr_smp2p_2_in 0 0>;
  qcom,gpio-proxy-unvote = <&smp2pgpio_ssr_smp2p_2_in 2 0>;
  qcom,gpio-err-ready = <&smp2pgpio_ssr_smp2p_2_in 1 0>;
  qcom,gpio-stop-ack = <&smp2pgpio_ssr_smp2p_2_in 3 0>;


  qcom,gpio-force-stop = <&smp2pgpio_ssr_smp2p_2_out 0 0>;
 };

 qcom,venus@ce0000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0xce0000 0x4000>;

  vdd-supply = <&gdsc_venus>;
  qcom,proxy-reg-names = "vdd";

  clocks = <&clock_mmss 0x7e876ec3>,
   <&clock_mmss 0x90775cfb>,
   <&clock_mmss 0xe6c16dba>,
   <&clock_mmss 0x97749db6>;
  clock-names = "core_clk", "iface_clk",
    "bus_clk", "maxi_clk";
  qcom,proxy-clock-names = "core_clk", "iface_clk",
    "bus_clk", "maxi_clk";

  qcom,msm-bus,name = "pil-venus";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <63 512 0 0>,
    <63 512 0 304000>;
  qcom,pas-id = <9>;
  qcom,proxy-timeout-ms = <100>;
  qcom,firmware-name = "venus";
  memory-region = <&peripheral_mem>;
 };

 qcom,cnss {
  compatible = "qcom,cnss";
  wlan-bootstrap-gpio = <&tlmm 46 0>;
  wlan-en-gpio = <&pm8994_gpios 8 0>;
  vdd-wlan-supply = <&rome_vreg>;
  vdd-wlan-io-supply = <&pm8994_s4>;
  vdd-wlan-xtal-supply = <&pm8994_l30>;
  vdd-wlan-core-supply = <&pm8994_s3>;
  wlan-ant-switch-supply = <&pm8994_l18_pin_ctrl>;
  qcom,notify-modem-status;
  pinctrl-names = "default";
  pinctrl-0 = <&cnss_default>;
  qcom,wlan-rc-num = <0>;
  qcom,wlan-ramdump-dynamic = <0x200000>;

  qcom,msm-bus,name = "msm-cnss";
  qcom,msm-bus,num-cases = <4>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =

     <45 512 0 0>,

     <45 512 41421 1520000>,

     <45 512 96650 1520000>,

     <45 512 207108 14432000>;
 };

 wil6210: qcom,wil6210 {
  compatible = "qcom,wil6210";
  qcom,pcie-parent = <&pcie1>;
  qcom,wigig-en = <&tlmm 94 0>;
  qcom,sleep-clk-en = <&pm8994_gpios 18 0>;
  qcom,msm-bus,name = "wil6210";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <100 512 0 0>,
   <100 512 600000 800000>;
  status = "disabled";
 };

 qcom,ssc@1c00000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0x1c00000 0x4000>;
  interrupts = <0 390 1>;

  vdd_cx-supply = <&pm8994_l26_corner>;
  vdd_px-supply = <&pm8994_lvs2>;
  qcom,vdd_cx-uV-uA = <5 0>;
  qcom,proxy-reg-names = "vdd_cx", "vdd_px";
  qcom,keep-proxy-regs-on;

  clocks = <&clock_gcc 0x81832015>,
    <&clock_gcc 0xaa681404>;
  clock-names = "xo", "aggre2";
  qcom,proxy-clock-names = "xo", "aggre2";

  qcom,pas-id = <12>;
  qcom,proxy-timeout-ms = <10000>;
  qcom,smem-id = <424>;
  qcom,sysmon-id = <3>;
  qcom,ssctl-instance-id = <0x16>;
  qcom,firmware-name = "slpi";
  qcom,edge = "dsps";
  memory-region = <&peripheral_mem>;


  qcom,gpio-err-fatal = <&smp2pgpio_ssr_smp2p_3_in 0 0>;
  qcom,gpio-proxy-unvote = <&smp2pgpio_ssr_smp2p_3_in 2 0>;
  qcom,gpio-err-ready = <&smp2pgpio_ssr_smp2p_3_in 1 0>;
  qcom,gpio-stop-ack = <&smp2pgpio_ssr_smp2p_3_in 3 0>;


  qcom,gpio-force-stop = <&smp2pgpio_ssr_smp2p_3_out 0 0>;
 };

       pil_modem: qcom,mss@2080000 {
                compatible = "qcom,pil-q6v55-mss";
                reg = <0x2080000 0x100>,
        <0x0763000 0x008>,
        <0x0765000 0x008>,
        <0x0764000 0x008>,
        <0x2180000 0x020>,
        <0x038f008 0x004>;
  reg-names = "qdsp6_base", "halt_q6", "halt_modem",
   "halt_nc", "rmb_base", "restart_reg";

  clocks = <&clock_gcc 0x79e95308>,
    <&clock_gcc 0x111cde81>,
    <&clock_gcc 0x4325d220>,
    <&clock_gcc 0x67544d62>,
    <&clock_gcc 0xde2adeb1>,
    <&clock_gcc 0x7d794829>,
    <&clock_gcc 0x0e71de85>,
    <&clock_gcc 0xf665d03f>,
    <&clock_gcc 0x1492202a>;
  clock-names = "xo", "iface_clk", "pnoc_clk", "bus_clk",
         "mem_clk", "gpll0_mss_clk", "snoc_axi_clk",
         "mnoc_axi_clk", "qdss_clk";
  qcom,proxy-clock-names = "xo", "pnoc_clk", "qdss_clk";
  qcom,active-clock-names = "iface_clk", "bus_clk", "mem_clk",
       "gpll0_mss_clk", "snoc_axi_clk",
       "mnoc_axi_clk";

  interrupts = <0 448 1>;
  vdd_cx-supply = <&pm8994_s1_corner>;
  vdd_cx-voltage = <7>;
  vdd_mx-supply = <&pm8994_s2_corner>;
  vdd_mx-uV = <6>;
  vdd_pll-supply = <&pm8994_l12>;
  qcom,vdd_pll = <1800000>;
  qcom,firmware-name = "modem";
  qcom,pil-self-auth;
  qcom,sysmon-id = <0>;
  qcom,ssctl-instance-id = <0x12>;
  qcom,override-acc;
  qcom,ahb-clk-vote;
  qcom,pnoc-clk-vote;
  qcom,qdsp6v56-1-5;
  qcom,mx-spike-wa;
  memory-region = <&modem_mem>;
  qcom,mem-protect-id = <0xF>;


  qcom,gpio-err-fatal = <&smp2pgpio_ssr_smp2p_1_in 0 0>;
  qcom,gpio-err-ready = <&smp2pgpio_ssr_smp2p_1_in 1 0>;
  qcom,gpio-proxy-unvote = <&smp2pgpio_ssr_smp2p_1_in 2 0>;
  qcom,gpio-stop-ack = <&smp2pgpio_ssr_smp2p_1_in 3 0>;
  qcom,gpio-shutdown-ack = <&smp2pgpio_ssr_smp2p_1_in 7 0>;


  qcom,gpio-force-stop = <&smp2pgpio_ssr_smp2p_1_out 0 0>;
  status = "ok";
 };

 tsens0: tsens@4a9000 {
  compatible = "qcom,msm8996-tsens";
  reg = <0x4a8000 0x2000>,
   <0x74230 0x1000>;
  reg-names = "tsens_physical", "tsens_eeprom_physical";
  interrupts = <0 184 0>, <0 430 0>;
  interrupt-names = "tsens-upper-lower", "tsens-critical";
  qcom,sensors = <16>;
  qcom,slope = <2901 2846 3200 3200 3200 3200 3200 3200 3200 3200 3200 3200 3200 3200 3200 3200>;
 };

 spi_0: spi@7575000 {
  compatible = "qcom,spi-qup-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "spi_physical", "spi_bam_physical";
  reg = <0x07575000 0x600>,
        <0x07544000 0x2b000>;
  interrupt-names = "spi_irq", "spi_bam_irq";
  interrupts = <0 95 0>, <0 238 0>;
  spi-max-frequency = <19200000>;

  qcom,infinite-mode = <0>;
  qcom,use-bam;
  qcom,ver-reg-exists;
  qcom,bam-consumer-pipe-index = <12>;
  qcom,bam-producer-pipe-index = <13>;
  qcom,master-id = <86>;
  qcom,use-pinctrl;
  pinctrl-names = "spi_default", "spi_sleep";
  pinctrl-0 = <&spi_0_active &spi_0_cs_active>;
  pinctrl-1 = <&spi_0_sleep &spi_0_cs_sleep>;

  clock-names = "iface_clk", "core_clk";

  clocks = <&clock_gcc 0x8caa5b4f>,
    <&clock_gcc 0x759a76b0>;
 };

 spi_11: spi@75B9000 {
  compatible = "qcom,spi-qup-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "spi_physical", "spi_bam_physical";
  reg = <0x075B9000 0x600>,
        <0x07584000 0x2b000>;
  interrupt-names = "spi_irq", "spi_bam_irq";
  interrupts = <0 105 0>, <0 239 0>;
  spi-max-frequency = <35000000>;

  qcom,infinite-mode = <0>;
  qcom,use-bam;
  qcom,ver-reg-exists;
  qcom,bam-consumer-pipe-index = <20>;
  qcom,bam-producer-pipe-index = <21>;
  qcom,master-id = <84>;
  qcom,use-pinctrl;
  pinctrl-names = "spi_default", "spi_sleep";
  pinctrl-0 = <&spi_11_mosi_active &spi_11_miso_active &spi_11_cs1_clk_active>;
  pinctrl-1 = <&spi_11_mosi_sleep &spi_11_miso_sleep &spi_11_cs1_clk_sleep>;

  clock-names = "iface_clk", "core_clk";

  clocks = <&clock_gcc 0x8f283c1d>,
    <&clock_gcc 0xf40999cd>;
 };

 qcom,rmnet-ipa {
  compatible = "qcom,rmnet-ipa";
  qcom,rmnet-ipa-ssr;
  qcom,ipa-loaduC;
  qcom,ipa-advertise-sg-support;
 };

 qcom_rng: qrng@83000 {
  compatible = "qcom,msm-rng";
  reg = <0x83000 0x1000>;
  qcom,msm-rng-iface-clk;
  qcom,no-qrng-config;
  qcom,msm-bus,name = "msm-rng-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <1 618 0 0>,
    <1 618 0 800>;
  clocks = <&clock_gcc 0x397e7eaa>;
  clock-names = "iface_clk";
 };

 qcom_crypto: qcrypto@660000 {
  compatible = "qcom,qcrypto";
  reg = <0x660000 0x20000>,
        <0x644000 0x24000>;
  reg-names = "crypto-base","crypto-bam-base";
  interrupts = <0 206 0>;
  qcom,bam-pipe-pair = <2>;
  qcom,ce-hw-instance = <0>;
  qcom,ce-device = <0>;
  qcom,bam-ee = <0>;
  qcom,ce-hw-shared;
  qcom,clk-mgmt-sus-res;
  qcom,msm-bus,name = "qcrypto-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <55 512 0 0>,
    <55 512 3936000 393600>;
  clock-names = "core_clk_src", "core_clk",
    "iface_clk", "bus_clk";
  clocks = <&clock_gcc 0x42229c55>,
    <&clock_gcc 0xa6ac14df>,
    <&clock_gcc 0x2eb28c01>,
    <&clock_gcc 0xc174dfba>;
  qcom,ce-opp-freq = <171430000>;
  qcom,use-sw-aes-cbc-ecb-ctr-algo;
  qcom,use-sw-aes-xts-algo;
  qcom,use-sw-aes-ccm-algo;
  qcom,use-sw-ahash-algo;
 };

 qcom_cedev: qcedev@660000 {
  compatible = "qcom,qcedev";
  reg = <0x660000 0x20000>,
        <0x644000 0x24000>;
  reg-names = "crypto-base","crypto-bam-base";
  interrupts = <0 206 0>;
  qcom,bam-pipe-pair = <1>;
  qcom,ce-hw-instance = <0>;
  qcom,ce-device = <0>;
  qcom,ce-hw-shared;
  qcom,bam-ee = <0>;
  qcom,msm-bus,name = "qcedev-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <55 512 0 0>,
    <55 512 3936000 393600>;
  clock-names = "core_clk_src", "core_clk",
    "iface_clk", "bus_clk";
  clocks = <&clock_gcc 0x42229c55>,
    <&clock_gcc 0x293f97b0>,
    <&clock_gcc 0x2eb28c01>,
    <&clock_gcc 0xc174dfba>;
  qcom,ce-opp-freq = <171430000>;
 };

 qcom_seecom: qseecom@86600000 {
  compatible = "qcom,qseecom";
  reg = <0x86600000 0x2200000>;
  reg-names = "secapp-region";
  qcom,hlos-num-ce-hw-instances = <1>;
  qcom,hlos-ce-hw-instance = <0>;
  qcom,qsee-ce-hw-instance = <0>;
  qcom,disk-encrypt-pipe-pair = <2>;
  qcom,support-fde;
  qcom,no-clock-support;
  qcom,appsbl-qseecom-support;
  qcom,msm-bus,name = "qseecom-noc";
  qcom,msm-bus,num-cases = <4>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <55 512 0 0>,
    <55 512 0 0>,
    <55 512 120000 1200000>,
    <55 512 393600 3936000>;
  clock-names = "core_clk_src", "core_clk",
    "iface_clk", "bus_clk";
  clocks = <&clock_gcc 0x42229c55>,
    <&clock_gcc 0xaa858373>,
    <&clock_gcc 0x2eb28c01>,
    <&clock_gcc 0xc174dfba>;
  qcom,ce-opp-freq = <171430000>;
 };

 qcom,qbt1000 {
  compatible = "qcom,qbt1000";
  qcom,fingerprint-sensor-ssc-spi-conn {
   qcom,spi-port-id = <2>;
   qcom,spi-port-slave-index = <0>;
   qcom,tz-subsys-id = <1>;
   qcom,ssc-subsys-id = <5>;
   clock-frequency = <15000000>;
  };
 };

 qcom,sensor-information {
  compatible = "qcom,sensor-information";
  sensor_information0: qcom,sensor-information-0 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor0";
   qcom,scaling-factor = <10>;
  };

  sensor_information1: qcom,sensor-information-1 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor1";
   qcom,alias-name = "pop_mem";
   qcom,scaling-factor = <10>;
  };

  sensor_information2: qcom,sensor-information-2 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor2";
   qcom,scaling-factor = <10>;
  };

  sensor_information3: qcom,sensor-information-3 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor3";
   qcom,scaling-factor = <10>;
  };

  sensor_information4: qcom,sensor-information-4 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor4";
   qcom,scaling-factor = <10>;
  };

  sensor_information5: qcom,sensor-information-5 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor5";
   qcom,scaling-factor = <10>;
  };

  sensor_information6: qcom,sensor-information-6 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor6";
   qcom,scaling-factor = <10>;
  };

  sensor_information7: qcom,sensor-information-7 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor7";
   qcom,scaling-factor = <10>;
  };

  sensor_information8: qcom,sensor-information-8 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor8";
   qcom,scaling-factor = <10>;
  };

  sensor_information9: qcom,sensor-information-9 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor9";
   qcom,scaling-factor = <10>;
  };

  sensor_information10: qcom,sensor-information-10 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor10";
   qcom,scaling-factor = <10>;
  };

  sensor_information11: qcom,sensor-information-11 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor11";
   qcom,scaling-factor = <10>;
  };

  sensor_information12: qcom,sensor-information-12 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor12";
   qcom,scaling-factor = <10>;
  };

  sensor_information13: qcom,sensor-information-13 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor13";
   qcom,scaling-factor = <10>;
  };

  sensor_information14: qcom,sensor-information-14 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor14";
   qcom,scaling-factor = <10>;
  };

  sensor_information15: qcom,sensor-information-15 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor15";
   qcom,alias-name = "gpu";
   qcom,scaling-factor = <10>;
  };

  sensor_information16: qcom,sensor-information-16 {
   qcom,sensor-type = "alarm";
   qcom,sensor-name = "pm8994_tz";
   qcom,scaling-factor = <1000>;
  };

  sensor_information17: qcom,sensor-information-17 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "msm_therm";
  };

  sensor_information18: qcom,sensor-information-18 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "emmc_therm";
  };

  sensor_information19: qcom,sensor-information-19 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "pa_therm0";
  };

  sensor_information20: qcom,sensor-information-20 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "pa_therm1";
  };

  sensor_information21: qcom,sensor-information-21 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "quiet_therm";
  };
  sensor_information22: qcom,sensor-information-22 {
   qcom,sensor-type = "llm";
   qcom,sensor-name = "DLMt_APC1";
  };
  sensor_information23: qcom,sensor-information-23 {
   qcom,sensor-type = "llm";
   qcom,sensor-name = "LLM_m4m0";
  };
  sensor_information24: qcom,sensor-information-24 {
   qcom,sensor-type = "llm";
   qcom,sensor-name = "LLM_cp10";
  };
  sensor_information25: qcom,sensor-information-25 {
   qcom,sensor-type = "llm";
   qcom,sensor-name = "LLM_l3--";
  };
  sensor_information26: qcom,sensor-information-26 {
   qcom,sensor-type = "llm";
   qcom,sensor-name = "LLM_cp01";
  };
  sensor_information27: qcom,sensor-information-27 {
   qcom,sensor-type = "llm";
   qcom,sensor-name = "LLM_cp00";
  };
  sensor_information28: qcom,sensor-information-28 {
   qcom,sensor-type = "llm";
   qcom,sensor-name = "LLM_l21-";
  };
  sensor_information29: qcom,sensor-information-29 {
   qcom,sensor-type = "llm";
   qcom,sensor-name = "LLM_cp11";
  };
  sensor_information30: qcom,sensor-information-30 {
   qcom,sensor-type = "llm";
   qcom,sensor-name = "LLM_l20-";
  };
  sensor_information31: qcom,sensor-information-31 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor16";
   qcom,scaling-factor = <10>;
  };
  sensor_information32: qcom,sensor-information-32 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor17";
   qcom,scaling-factor = <10>;
  };
  sensor_information33: qcom,sensor-information-33 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor18";
   qcom,scaling-factor = <10>;
  };
  sensor_information34: qcom,sensor-information-34 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor19";
   qcom,scaling-factor = <10>;
  };
  sensor_information35: qcom,sensor-information-35 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor20";
   qcom,scaling-factor = <10>;
  };
 };

 mitigation_profile0: qcom,limit_info-0 {
  qcom,temperature-sensor = <&sensor_information4>;
  qcom,boot-frequency-mitigate;
  qcom,hotplug-mitigation-enable;
 };

 mitigation_profile1: qcom,limit_info-1 {
  qcom,temperature-sensor = <&sensor_information6>;
  qcom,boot-frequency-mitigate;
  qcom,hotplug-mitigation-enable;
 };

 mitigation_profile2: qcom,limit_info-2 {
  qcom,temperature-sensor = <&sensor_information9>;
  qcom,boot-frequency-mitigate;
  qcom,hotplug-mitigation-enable;
 };

 mitigation_profile3: qcom,limit_info-3 {
  qcom,temperature-sensor = <&sensor_information11>;
  qcom,boot-frequency-mitigate;
  qcom,hotplug-mitigation-enable;
 };

 qcom,msm-thermal {
  compatible = "qcom,msm-thermal";
  reg = <0x70000 0x1000>;
  qcom,sensor-id = <11>;
  qcom,poll-ms = <100>;
  qcom,limit-temp = <60>;
  qcom,temp-hysteresis = <10>;
  qcom,therm-reset-temp = <115>;
  qcom,freq-step = <4>;
  qcom,core-limit-temp = <70>;
  qcom,core-temp-hysteresis = <10>;
  qcom,hotplug-temp = <105>;
  qcom,hotplug-temp-hysteresis = <40>;
  qcom,freq-mitigation-temp = <90>;
  qcom,freq-mitigation-temp-hysteresis = <40>;
  qcom,freq-mitigation-value = <576000>;
  qcom,online-hotplug-core;
  qcom,synchronous-cluster-id = <0 1>;
  qcom,synchronous-cluster-map = <0 2 &CPU0 &CPU1>,
   <1 2 &CPU2 &CPU3>;

  qcom,vdd-restriction-temp = <5>;
  qcom,vdd-restriction-temp-hysteresis = <10>;

  vdd-dig-supply = <&pm8994_s1_floor_corner>;
  vdd-gfx-supply = <&gfx_vreg>;

  qcom,vdd-dig-rstr{
   qcom,vdd-rstr-reg = "vdd-dig";
   qcom,levels = <5 7 7>;
   qcom,min-level = <1>;
  };

  qcom,vdd-gfx-rstr{
   qcom,vdd-rstr-reg = "vdd-gfx";
   qcom,levels = <4 7 7>;
   qcom,min-level = <1>;
  };

  msm_thermal_freq: qcom,vdd-apps-rstr{
   qcom,vdd-rstr-reg = "vdd-apps";
   qcom,levels = <576000 600000 600000>;
   qcom,freq-req;
  };
 };

 qcom,bcl {
  compatible = "qcom,bcl";
  qcom,bcl-enable;
  qcom,bcl-framework-interface;
  qcom,bcl-freq-control-list = <&CPU2 &CPU3>;
  qcom,bcl-hotplug-list = <&CPU2 &CPU3>;
  qcom,bcl-soc-hotplug-list = <&CPU2 &CPU3>;
  qcom,ibat-monitor {
   qcom,low-threshold-uamp = <3400000>;
   qcom,high-threshold-uamp = <4200000>;
   qcom,mitigation-freq-khz = <576000>;
   qcom,vph-high-threshold-uv = <3500000>;
   qcom,vph-low-threshold-uv = <3300000>;
   qcom,soc-low-threshold = <5>;
   qcom,thermal-handle = <&msm_thermal_freq>;
  };
 };

 qcom,msm-core@70000 {
  compatible = "qcom,apss-core-ea";
  reg = <0x70000 0x1000>;
  qcom,low-hyst-temp = <10>;
  qcom,high-hyst-temp = <5>;
  qcom,polling-interval = <50>;

  ea0: ea0 {
   sensor = <&sensor_information4>;
  };

  ea1: ea1 {
   sensor = <&sensor_information6>;
  };

  ea2: ea2 {
   sensor = <&sensor_information9>;
  };

  ea3: ea3 {
   sensor = <&sensor_information11>;
  };
 };

 cpuss_dump {
  compatible = "qcom,cpuss-dump";
  qcom,l2_dump0 {
   qcom,dump-node = <&L2_0>;
   qcom,dump-id = <0xC0>;
  };
  qcom,l2_dump1 {
   qcom,dump-node = <&L2_1>;
   qcom,dump-id = <0xC1>;
  };
  qcom,l1_d_dump0 {
   qcom,dump-node = <&L1_D_0>;
   qcom,dump-id = <0x80>;
  };
  qcom,l1_d_dump1 {
   qcom,dump-node = <&L1_D_1>;
   qcom,dump-id = <0x81>;
  };
  qcom,l1_d_dump100 {
   qcom,dump-node = <&L1_D_100>;
   qcom,dump-id = <0x82>;
  };
  qcom,l1_d_dump101 {
   qcom,dump-node = <&L1_D_101>;
   qcom,dump-id = <0x83>;
  };
  qcom,l1_tlb_dump0 {
   qcom,dump-node = <&L1_TLB_0>;
   qcom,dump-id = <0x20>;
  };
  qcom,l1_tlb_dump1 {
   qcom,dump-node = <&L1_TLB_1>;
   qcom,dump-id = <0x21>;
  };
  qcom,l1_tlb_dump100 {
   qcom,dump-node = <&L1_TLB_100>;
   qcom,dump-id = <0x22>;
  };
  qcom,l1_tlb_dump101 {
   qcom,dump-node = <&L1_TLB_101>;
   qcom,dump-id = <0x23>;
  };
 };

 qcom_tzlog: tz-log@66bf720 {
  compatible = "qcom,tz-log";
  reg = <0x066bf720 0x2000>;
  qcom,hyplog-enabled;
  hyplog-address-offset = <0x410>;
  hyplog-size-offset = <0x414>;
 };

 sound-9335 {
  compatible = "qcom,msm8996-asoc-snd-tasha";
  qcom,model = "msm8996-tasha-snd-card";

  qcom,audio-routing =
   "AIF4 VI", "MCLK",
   "RX_BIAS", "MCLK",
   "MADINPUT", "MCLK",
   "AMIC2", "MIC BIAS2",
   "MIC BIAS2", "Headset Mic",
   "AMIC3", "MIC BIAS2",
   "MIC BIAS2", "ANCRight Headset Mic",
   "AMIC4", "MIC BIAS2",
   "MIC BIAS2", "ANCLeft Headset Mic",
   "AMIC5", "MIC BIAS3",
   "MIC BIAS3", "Handset Mic",
   "AMIC6", "MIC BIAS4",
   "MIC BIAS4", "Analog Mic6",
   "DMIC0", "MIC BIAS1",
   "MIC BIAS1", "Digital Mic0",
   "DMIC1", "MIC BIAS1",
   "MIC BIAS1", "Digital Mic1",
   "DMIC2", "MIC BIAS3",
   "MIC BIAS3", "Digital Mic2",
   "DMIC3", "MIC BIAS3",
   "MIC BIAS3", "Digital Mic3",
   "DMIC4", "MIC BIAS4",
   "MIC BIAS4", "Digital Mic4",
   "DMIC5", "MIC BIAS4",
   "MIC BIAS4", "Digital Mic5",
   "SpkrLeft IN", "SPK1 OUT",
   "SpkrRight IN", "SPK2 OUT";

  qcom,msm-mbhc-hphl-swh = <0>;
  qcom,msm-mbhc-gnd-swh = <0>;
  qcom,tasha-mclk-clk-freq = <9600000>;
  asoc-platform = <&pcm0>, <&pcm1>, <&pcm2>, <&voip>, <&voice>,
    <&loopback>, <&compress>, <&hostless>,
    <&afe>, <&lsm>, <&routing>, <&cpe>, <&compr>;
  asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1", "msm-pcm-dsp.2",
    "msm-voip-dsp", "msm-pcm-voice", "msm-pcm-loopback",
    "msm-compress-dsp", "msm-pcm-hostless", "msm-pcm-afe",
    "msm-lsm-client", "msm-pcm-routing", "msm-cpe-lsm",
    "msm-compr-dsp";
  asoc-cpu = <&dai_pri_auxpcm>, <&dai_sec_auxpcm>, <&dai_hdmi>, <&dai_mi2s>,
    <&sb_0_rx>, <&sb_0_tx>, <&sb_1_rx>, <&sb_1_tx>,
    <&sb_2_rx>, <&sb_2_tx>, <&sb_3_rx>, <&sb_3_tx>,
    <&sb_4_rx>, <&sb_4_tx>, <&sb_5_tx>, <&afe_pcm_rx>,
    <&afe_pcm_tx>, <&afe_proxy_rx>, <&afe_proxy_tx>,
    <&incall_record_rx>, <&incall_record_tx>,
    <&incall_music_rx>, <&incall_music2_rx>,
    <&sb_5_rx>, <&sb_6_rx>;
  asoc-cpu-names = "msm-dai-q6-auxpcm.1", "msm-dai-q6-auxpcm.2",
    "msm-dai-q6-hdmi.8", "msm-dai-q6-mi2s.2",
    "msm-dai-q6-dev.16384", "msm-dai-q6-dev.16385",
    "msm-dai-q6-dev.16386", "msm-dai-q6-dev.16387",
    "msm-dai-q6-dev.16388", "msm-dai-q6-dev.16389",
    "msm-dai-q6-dev.16390", "msm-dai-q6-dev.16391",
    "msm-dai-q6-dev.16392", "msm-dai-q6-dev.16393",
    "msm-dai-q6-dev.16395", "msm-dai-q6-dev.224",
    "msm-dai-q6-dev.225", "msm-dai-q6-dev.241",
    "msm-dai-q6-dev.240", "msm-dai-q6-dev.32771",
    "msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773",
    "msm-dai-q6-dev.32770", "msm-dai-q6-dev.16394",
    "msm-dai-q6-dev.16396";
  asoc-codec = <&stub_codec>;
  asoc-codec-names = "msm-stub-codec.1";
 };

 qcom,msm-adsp-loader {
  status = "ok";
  compatible = "qcom,adsp-loader";
  qcom,adsp-state = <0>;
 };

 qcom,msm-audio-ion {
  compatible = "qcom,msm-audio-ion";
  qcom,smmu-version = <2>;
  qcom,smmu-enabled;
  iommus = <&lpass_q6_smmu 1>;
 };

 pcm0: qcom,msm-pcm {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <0>;
 };

 pcm1: qcom,msm-pcm-low-latency {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <1>;
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "regular";
 };

 pcm2: qcom,msm-ultra-low-latency {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <2>;
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "ultra";
 };

 routing: qcom,msm-pcm-routing {
  compatible = "qcom,msm-pcm-routing";
 };

 compr: qcom,msm-compr-dsp {
  compatible = "qcom,msm-compr-dsp";
 };

 compress: qcom,msm-compress-dsp {
  compatible = "qcom,msm-compress-dsp";
 };

 voip: qcom,msm-voip-dsp {
  compatible = "qcom,msm-voip-dsp";
 };

 voice: qcom,msm-pcm-voice {
  compatible = "qcom,msm-pcm-voice";
  qcom,destroy-cvd;
 };

 stub_codec: qcom,msm-stub-codec {
  compatible = "qcom,msm-stub-codec";
 };

 qcom,msm-dai-fe {
  compatible = "qcom,msm-dai-fe";
 };

 afe: qcom,msm-pcm-afe {
  compatible = "qcom,msm-pcm-afe";
 };

 dai_hdmi: qcom,msm-dai-q6-hdmi {
  compatible = "qcom,msm-dai-q6-hdmi";
  qcom,msm-dai-q6-dev-id = <8>;
 };

 lsm: qcom,msm-lsm-client {
  compatible = "qcom,msm-lsm-client";
 };

 loopback: qcom,msm-pcm-loopback {
  compatible = "qcom,msm-pcm-loopback";
 };

 cpe: qcom,msm-cpe-lsm {
  compatible = "qcom,msm-cpe-lsm";
 };

 qcom,msm-dai-q6 {
  compatible = "qcom,msm-dai-q6";
  sb_0_rx: qcom,msm-dai-q6-sb-0-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16384>;
  };

  sb_0_tx: qcom,msm-dai-q6-sb-0-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16385>;
  };

  sb_1_rx: qcom,msm-dai-q6-sb-1-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16386>;
  };

  sb_1_tx: qcom,msm-dai-q6-sb-1-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16387>;
  };

  sb_2_rx: qcom,msm-dai-q6-sb-2-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16388>;
  };

  sb_2_tx: qcom,msm-dai-q6-sb-2-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16389>;
  };

  sb_3_rx: qcom,msm-dai-q6-sb-3-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16390>;
  };

  sb_3_tx: qcom,msm-dai-q6-sb-3-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16391>;
  };

  sb_4_rx: qcom,msm-dai-q6-sb-4-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16392>;
  };

  sb_4_tx: qcom,msm-dai-q6-sb-4-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16393>;
  };

  sb_5_tx: qcom,msm-dai-q6-sb-5-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16395>;
  };

  bt_sco_rx: qcom,msm-dai-q6-bt-sco-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12288>;
  };

  bt_sco_tx: qcom,msm-dai-q6-bt-sco-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12289>;
  };

  afe_pcm_rx: qcom,msm-dai-q6-be-afe-pcm-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <224>;
  };

  afe_pcm_tx: qcom,msm-dai-q6-be-afe-pcm-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <225>;
  };

  afe_proxy_rx: com,msm-dai-q6-afe-proxy-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <241>;
  };

  afe_proxy_tx: qcom,msm-dai-q6-afe-proxy-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <240>;
  };

  incall_record_rx: qcom,msm-dai-q6-incall-record-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32771>;
  };

  incall_record_tx: qcom,msm-dai-q6-incall-record-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32772>;
  };

  incall_music_rx: qcom,msm-dai-q6-incall-music-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32773>;
  };

  incall_music2_rx: qcom,msm-dai-q6-incall-music-2-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32770>;
  };

  sb_5_rx: qcom,msm-dai-q6-sb-5-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16394>;
  };

  sb_6_rx: qcom,msm-dai-q6-sb-6-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16396>;
  };

 };

 dai_pri_auxpcm: qcom,msm-pri-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "primary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&pri_aux_pcm_active &pri_aux_pcm_din_active
        &pri_aux_pcm_dout_active>;
  pinctrl-1 = <&pri_aux_pcm_sleep &pri_aux_pcm_din_sleep
        &pri_aux_pcm_dout_sleep>;
 };

 dai_sec_auxpcm: qcom,msm-sec-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "secondary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 qcom,msm-dai-mi2s {
  compatible = "qcom,msm-dai-mi2s";
  dai_mi2s: qcom,msm-dai-q6-mi2s-tert {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <2>;
   qcom,msm-mi2s-rx-lines = <2>;
   qcom,msm-mi2s-tx-lines = <1>;
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&tert_mi2s_active &tert_mi2s_sd0_active>;
   pinctrl-1 = <&tert_mi2s_sleep &tert_mi2s_sd0_sleep>;
  };

  dai_mi2s_quat: qcom,msm-dai-q6-mi2s-quat {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <3>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <0>;
  };
 };

 qcom,msm-dai-tdm-tert-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37152>;
  qcom,msm-cpudai-tdm-group-num-ports = <4>;
  qcom,msm-cpudai-tdm-group-port-id = <36896 36898 36900 36902>;
  qcom,msm-cpudai-tdm-clk-rate = <0>;
  dai_tert_tdm_rx_0: qcom,msm-dai-q6-tdm-tert-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36896>;
   qcom,msm-cpudai-tdm-sync-mode = <1>;
   qcom,msm-cpudai-tdm-sync-src = <0>;
   qcom,msm-cpudai-tdm-data-out = <0>;
   qcom,msm-cpudai-tdm-invert-sync = <0>;
   qcom,msm-cpudai-tdm-data-delay = <0>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };

  dai_tert_tdm_rx_1: qcom,msm-dai-q6-tdm-tert-rx-1 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36898>;
   qcom,msm-cpudai-tdm-sync-mode = <1>;
   qcom,msm-cpudai-tdm-sync-src = <0>;
   qcom,msm-cpudai-tdm-data-out = <0>;
   qcom,msm-cpudai-tdm-invert-sync = <0>;
   qcom,msm-cpudai-tdm-data-delay = <0>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };

  dai_tert_tdm_rx_2: qcom,msm-dai-q6-tdm-tert-rx-2 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36900>;
   qcom,msm-cpudai-tdm-sync-mode = <1>;
   qcom,msm-cpudai-tdm-sync-src = <0>;
   qcom,msm-cpudai-tdm-data-out = <0>;
   qcom,msm-cpudai-tdm-invert-sync = <0>;
   qcom,msm-cpudai-tdm-data-delay = <0>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };

  dai_tert_tdm_rx_3: qcom,msm-dai-q6-tdm-tert-rx-3 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36902>;
   qcom,msm-cpudai-tdm-sync-mode = <1>;
   qcom,msm-cpudai-tdm-sync-src = <0>;
   qcom,msm-cpudai-tdm-data-out = <0>;
   qcom,msm-cpudai-tdm-invert-sync = <0>;
   qcom,msm-cpudai-tdm-data-delay = <0>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 qcom,msm-dai-tdm-tert-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37153>;
  qcom,msm-cpudai-tdm-group-num-ports = <4>;
  qcom,msm-cpudai-tdm-group-port-id = <36897 36899 36901 36903>;
  qcom,msm-cpudai-tdm-clk-rate = <0>;
  dai_tert_tdm_tx_0: qcom,msm-dai-q6-tdm-tert-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36897>;
   qcom,msm-cpudai-tdm-sync-mode = <1>;
   qcom,msm-cpudai-tdm-sync-src = <0>;
   qcom,msm-cpudai-tdm-data-out = <0>;
   qcom,msm-cpudai-tdm-invert-sync = <0>;
   qcom,msm-cpudai-tdm-data-delay = <0>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };

  dai_tert_tdm_tx_1: qcom,msm-dai-q6-tdm-tert-tx-1 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36899>;
   qcom,msm-cpudai-tdm-sync-mode = <1>;
   qcom,msm-cpudai-tdm-sync-src = <0>;
   qcom,msm-cpudai-tdm-data-out = <0>;
   qcom,msm-cpudai-tdm-invert-sync = <0>;
   qcom,msm-cpudai-tdm-data-delay = <0>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };

  dai_tert_tdm_tx_2: qcom,msm-dai-q6-tdm-tert-tx-2 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36901>;
   qcom,msm-cpudai-tdm-sync-mode = <1>;
   qcom,msm-cpudai-tdm-sync-src = <0>;
   qcom,msm-cpudai-tdm-data-out = <0>;
   qcom,msm-cpudai-tdm-invert-sync = <0>;
   qcom,msm-cpudai-tdm-data-delay = <0>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };

  dai_tert_tdm_tx_3: qcom,msm-dai-q6-tdm-tert-tx-3 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36903>;
   qcom,msm-cpudai-tdm-sync-mode = <1>;
   qcom,msm-cpudai-tdm-sync-src = <0>;
   qcom,msm-cpudai-tdm-data-out = <0>;
   qcom,msm-cpudai-tdm-invert-sync = <0>;
   qcom,msm-cpudai-tdm-data-delay = <0>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 qcom,msm-dai-tdm-quat-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37168>;
  qcom,msm-cpudai-tdm-group-num-ports = <4>;
  qcom,msm-cpudai-tdm-group-port-id = <36912 36914 36916 36918>;
  qcom,msm-cpudai-tdm-clk-rate = <0>;
  dai_quat_tdm_rx_0: qcom,msm-dai-q6-tdm-quat-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36912>;
   qcom,msm-cpudai-tdm-sync-mode = <1>;
   qcom,msm-cpudai-tdm-sync-src = <0>;
   qcom,msm-cpudai-tdm-data-out = <0>;
   qcom,msm-cpudai-tdm-invert-sync = <0>;
   qcom,msm-cpudai-tdm-data-delay = <0>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };

  dai_quat_tdm_rx_1: qcom,msm-dai-q6-tdm-quat-rx-1 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36914>;
   qcom,msm-cpudai-tdm-sync-mode = <1>;
   qcom,msm-cpudai-tdm-sync-src = <0>;
   qcom,msm-cpudai-tdm-data-out = <0>;
   qcom,msm-cpudai-tdm-invert-sync = <0>;
   qcom,msm-cpudai-tdm-data-delay = <0>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };

  dai_quat_tdm_rx_2: qcom,msm-dai-q6-tdm-quat-rx-2 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36916>;
   qcom,msm-cpudai-tdm-sync-mode = <1>;
   qcom,msm-cpudai-tdm-sync-src = <0>;
   qcom,msm-cpudai-tdm-data-out = <0>;
   qcom,msm-cpudai-tdm-invert-sync = <0>;
   qcom,msm-cpudai-tdm-data-delay = <0>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };

  dai_quat_tdm_rx_3: qcom,msm-dai-q6-tdm-quat-rx-3 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36918>;
   qcom,msm-cpudai-tdm-sync-mode = <1>;
   qcom,msm-cpudai-tdm-sync-src = <0>;
   qcom,msm-cpudai-tdm-data-out = <0>;
   qcom,msm-cpudai-tdm-invert-sync = <0>;
   qcom,msm-cpudai-tdm-data-delay = <0>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 qcom,msm-dai-tdm-quat-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37169>;
  qcom,msm-cpudai-tdm-group-num-ports = <4>;
  qcom,msm-cpudai-tdm-group-port-id = <36913 36915 36917 36919>;
  qcom,msm-cpudai-tdm-clk-rate = <0>;
  dai_quat_tdm_tx_0: qcom,msm-dai-q6-tdm-quat-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36913>;
   qcom,msm-cpudai-tdm-sync-mode = <1>;
   qcom,msm-cpudai-tdm-sync-src = <0>;
   qcom,msm-cpudai-tdm-data-out = <0>;
   qcom,msm-cpudai-tdm-invert-sync = <0>;
   qcom,msm-cpudai-tdm-data-delay = <0>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };

  dai_quat_tdm_tx_1: qcom,msm-dai-q6-tdm-quat-tx-1 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36915>;
   qcom,msm-cpudai-tdm-sync-mode = <1>;
   qcom,msm-cpudai-tdm-sync-src = <0>;
   qcom,msm-cpudai-tdm-data-out = <0>;
   qcom,msm-cpudai-tdm-invert-sync = <0>;
   qcom,msm-cpudai-tdm-data-delay = <0>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };

  dai_quat_tdm_tx_2: qcom,msm-dai-q6-tdm-quat-tx-2 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36917>;
   qcom,msm-cpudai-tdm-sync-mode = <1>;
   qcom,msm-cpudai-tdm-sync-src = <0>;
   qcom,msm-cpudai-tdm-data-out = <0>;
   qcom,msm-cpudai-tdm-invert-sync = <0>;
   qcom,msm-cpudai-tdm-data-delay = <0>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };

  dai_quat_tdm_tx_3: qcom,msm-dai-q6-tdm-quat-tx-3 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36919>;
   qcom,msm-cpudai-tdm-sync-mode = <1>;
   qcom,msm-cpudai-tdm-sync-src = <0>;
   qcom,msm-cpudai-tdm-data-out = <0>;
   qcom,msm-cpudai-tdm-invert-sync = <0>;
   qcom,msm-cpudai-tdm-data-delay = <0>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 hostless: qcom,msm-pcm-hostless {
  compatible = "qcom,msm-pcm-hostless";
 };

 qcom,msm-ssc-sensors {
  compatible = "qcom,msm-ssc-sensors";
  status = "ok";
 };

 qcom,msm-pacman {
  compatible = "qcom,msm-pacman";
 };

 qcom,msm-adsprpc-mem {
  compatible = "qcom,msm-adsprpc-mem-region";
  memory-region = <&adsp_mem>;
 };

 qcom,msm_fastrpc {
  compatible = "qcom,msm-fastrpc-adsp";

  qcom,msm_fastrpc_compute_cb1 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "adsprpc-smd";
   iommus = <&lpass_q6_smmu 8>;
  };
  qcom,msm_fastrpc_compute_cb2 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "adsprpc-smd";
   iommus = <&lpass_q6_smmu 9>;
  };
  qcom,msm_fastrpc_compute_cb3 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "adsprpc-smd";
   iommus = <&lpass_q6_smmu 10>;
  };
  qcom,msm_fastrpc_compute_cb4 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "adsprpc-smd";
   iommus = <&lpass_q6_smmu 11>;
  };
  qcom,msm_fastrpc_compute_cb5 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "adsprpc-smd";
   iommus = <&lpass_q6_smmu 12>;
  };
  qcom,msm_fastrpc_compute_cb6 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "adsprpc-smd";
   iommus = <&lpass_q6_smmu 5>;
  };
  qcom,msm_fastrpc_compute_cb7 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "adsprpc-smd";
   iommus = <&lpass_q6_smmu 6>;
  };
  qcom,msm_fastrpc_compute_cb8 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "adsprpc-smd";
   iommus = <&lpass_q6_smmu 7>;
  };
 };

 cpu_pmu: cpu-pmu {
  compatible = "arm,armv8-pmuv3";
  qcom,irq-is-percpu;
  interrupts = <1 7 4>;
 };

 qcom,glink-smem-native-xprt-modem@86000000 {
  compatible = "qcom,glink-smem-native-xprt";
  reg = <0x86000000 0x200000>,
   <0x9820010 0x4>;
  reg-names = "smem", "irq-reg-base";
  qcom,irq-mask = <0x8000>;
  interrupts = <0 452 1>;
  label = "mpss";
 };

 qcom,glink-smem-native-xprt-adsp@86000000 {
  compatible = "qcom,glink-smem-native-xprt";
  reg = <0x86000000 0x200000>,
   <0x9820010 0x4>;
  reg-names = "smem", "irq-reg-base";
  qcom,irq-mask = <0x200>;
  interrupts = <0 157 1>;
  label = "lpass";
  qcom,qos-config = <&glink_qos_adsp>;
  qcom,ramp-time = <0xaf>;
 };

 glink_qos_adsp: qcom,glink-qos-config-adsp {
  compatible = "qcom,glink-qos-config";
  qcom,flow-info = <0x3c 0x0>,
    <0x3c 0x0>,
    <0x3c 0x0>,
    <0x3c 0x0>;
  qcom,mtu-size = <0x800>;
  qcom,tput-stats-cycle = <0xa>;
 };

 qcom,glink-smem-native-xprt-dsps@86000000 {
  compatible = "qcom,glink-smem-native-xprt";
  reg = <0x86000000 0x200000>,
   <0x9820010 0x4>;
  reg-names = "smem", "irq-reg-base";
  qcom,irq-mask = <0x8000000>;
  interrupts = <0 179 1>;
  label = "dsps";
 };

 qcom,glink-smem-native-xprt-rpm@68000 {
  compatible = "qcom,glink-rpm-native-xprt";
  reg = <0x68000 0x6000>,
   <0x9820010 0x4>;
  reg-names = "msgram", "irq-reg-base";
  qcom,irq-mask = <0x1>;
  interrupts = <0 168 1>;
  label = "rpm";
 };

 glink_mpss: qcom,glink-ssr-modem {
  compatible = "qcom,glink_ssr";
  label = "modem";
  qcom,edge = "mpss";
  qcom,notify-edges = <&glink_lpass>, <&glink_dsps>, <&glink_rpm>;
  qcom,xprt = "smem";
 };

 glink_lpass: qcom,glink-ssr-adsp {
  compatible = "qcom,glink_ssr";
  label = "adsp";
  qcom,edge = "lpass";
  qcom,notify-edges = <&glink_mpss>, <&glink_dsps>, <&glink_rpm>;
  qcom,xprt = "smem";
 };

 glink_dsps: qcom,glink-ssr-dsps {
  compatible = "qcom,glink_ssr";
  label = "slpi";
  qcom,edge = "dsps";
  qcom,notify-edges = <&glink_mpss>, <&glink_lpass>, <&glink_rpm>;
  qcom,xprt = "smem";
 };

 glink_rpm: qcom,glink-ssr-rpm {
  compatible = "qcom,glink_ssr";
  label = "rpm";
  qcom,edge = "rpm";
  qcom,notify-edges = <&glink_lpass>, <&glink_mpss>, <&glink_dsps>;
  qcom,xprt = "smem";
 };

         qcom,glink_pkt {
                 compatible = "qcom,glinkpkt";

                 qcom,glinkpkt-at-mdm0 {
                         qcom,glinkpkt-transport = "smd_trans";
                         qcom,glinkpkt-edge = "mpss";
                         qcom,glinkpkt-ch-name = "DS";
                         qcom,glinkpkt-dev-name = "at_mdm0";
                 };

                 qcom,glinkpkt-loopback_cntl {
                         qcom,glinkpkt-transport = "lloop";
                         qcom,glinkpkt-edge = "local";
                         qcom,glinkpkt-ch-name = "LOCAL_LOOPBACK_CLNT";
                         qcom,glinkpkt-dev-name = "glink_pkt_loopback_ctrl";
                 };

                 qcom,glinkpkt-loopback_data {
                         qcom,glinkpkt-transport = "lloop";
                         qcom,glinkpkt-edge = "local";
                         qcom,glinkpkt-ch-name = "glink_pkt_lloop_CLNT";
                         qcom,glinkpkt-dev-name = "glink_pkt_loopback";
                 };
         };

 qcom,cache_erp64@6500000 {
  compatible = "qcom,kryo_cache_erp64";
  reg = <0x6500000 0x4000>;
# 3695 "../arch/arm64/boot/dts/qcom/msm8996.dtsi"
  interrupts = <1 0 0>, <0 1 0>, <0 9 0>, <0 2 0>, <0 10 0>,
        <0 17 0>;
  interrupt-names = "l1_irq", "l2_irq_info_0", "l2_irq_info_1",
      "l2_irq_err_0", "l2_irq_err_1", "l3_irq";
 };

 qcom,m4m_erp64@9A40000 {
  compatible = "qcom,m4m_erp";
  reg = <0x9A40000 0x40000>;
  interrupts = <0 22 0>;
  interrupt-names = "m4m_irq";
 };

 lmh: qcom,lmh {
  compatible = "qcom,lmh_v1";
  interrupts = <0 23 4>;
 };

 timer@09840000 {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  compatible = "arm,armv7-timer-mem";
  reg = <0x09840000 0x1000>;
  clock-frequency = <19200000>;

  frame@09850000 {
   frame-number = <0>;
   interrupts = <0 31 0x4>,
         <0 30 0x4>;
   reg = <0x09850000 0x1000>,
         <0x09860000 0x1000>;
  };

  frame@09870000 {
   frame-number = <1>;
   interrupts = <0 32 0x4>;
   reg = <0x09870000 0x1000>;
   status = "disabled";
  };

  frame@09880000 {
   frame-number = <2>;
   interrupts = <0 33 0x4>;
   reg = <0x09880000 0x1000>;
   status = "disabled";
  };

  frame@09890000 {
   frame-number = <3>;
   interrupts = <0 34 0x4>;
   reg = <0x09890000 0x1000>;
   status = "disabled";
  };

  frame@098a0000 {
   frame-number = <4>;
   interrupts = <0 35 0x4>;
   reg = <0x098a0000 0x1000>;
   status = "disabled";
  };

  frame@098b0000 {
   frame-number = <5>;
   interrupts = <0 36 0x4>;
   reg = <0x098b0000 0x1000>;
   status = "disabled";
  };

  frame@098c0000 {
   frame-number = <6>;
   interrupts = <0 37 0x4>;
   reg = <0x098c0000 0x1000>;
   status = "disabled";
  };
 };

 qcom,avtimer@90f7000 {
  compatible = "qcom,avtimer";
  reg = <0x90f700c 0x4>,
        <0x90f7010 0x4>;
  reg-names = "avtimer_lsb_addr", "avtimer_msb_addr";
  qcom,clk-div = <27>;
 };

 mcd {
  compatible = "qcom,mcd";
  qcom,ce-hw-instance = <0>;
  qcom,ce-device = <0>;
  interrupts = <0 248 0>;
  interrupt-names = "mcd_irq";
  clock-names = "core_clk_src", "core_clk",
   "iface_clk", "bus_clk";
  clocks = <&clock_gcc 0x42229c55>,
   <&clock_gcc 0xaa858373>,
   <&clock_gcc 0x2eb28c01>,
   <&clock_gcc 0xc174dfba>;
   qcom,ce-opp-freq = <171430000>;
 };

 dcc: dcc@4b3000 {
  compatible = "qcom,dcc";
  reg = <0x4b3000 0x1000>,
        <0x4b4000 0x2000>,
        <0x4b0000 0x4>;
  reg-names = "dcc-base", "dcc-ram-base", "dcc-xpu-base";

  clocks = <&clock_gcc 0xfa14a88c>;
  clock-names = "dcc_clk";

  qcom,save-reg;
 };
};

&gdsc_venus {
 clock-names = "bus_clk", "maxi_clk", "core_clk";
 clocks = <&clock_mmss 0xe6c16dba>,
   <&clock_mmss 0x97749db6>,
   <&clock_mmss 0x7e876ec3>;
 parent-supply = <&gdsc_mmagic_video>;
 status = "ok";
};

&gdsc_venus_core0 {
 clock-names = "core0_clk";
 clocks = <&clock_mmss 0xb6f63e6c>;
 status = "ok";
};

&gdsc_venus_core1 {
 clock-names = "core1_clk";
 clocks = <&clock_mmss 0x26c29cb4>;
 status = "ok";
};

&gdsc_camss_top {
 clock-names = "bus_clk", "vfe_axi";
 clocks = <&clock_mmss 0x5598c804>,
   <&clock_mmss 0x273d4c31>;
 parent-supply = <&gdsc_mmagic_camss>;
 status = "ok";
};

&gdsc_vfe0 {
 clock-names = "core0_clk";
 clocks = <&clock_mmss 0x1e9bb8c4>;
 parent-supply = <&gdsc_camss_top>;
 status = "ok";
};

&gdsc_vfe1 {
 clock-names = "core1_clk";
 clocks = <&clock_mmss 0x5bffa69b>;
 parent-supply = <&gdsc_camss_top>;
 status = "ok";
};

&gdsc_jpeg {
 clock-names = "bus_clk", "dma_clk", "core0_clk", "core2_clk";
 clocks = <&clock_mmss 0x9e5545c8>,
   <&clock_mmss 0x2336e65d>,
   <&clock_mmss 0x0b0e2db7>,
   <&clock_mmss 0xd7291c8d>;
 parent-supply = <&gdsc_camss_top>;
 status = "ok";
};

&gdsc_cpp {
 clock-names = "core_clk";
 clocks = <&clock_mmss 0xb82f366b>;
 parent-supply = <&gdsc_camss_top>;
 status = "ok";
};

&gdsc_fd {
 clock-names = "core_clk", "core_uar_clk";
 clocks = <&clock_mmss 0x3badcae4>,
   <&clock_mmss 0x7e624e15>;
 parent-supply = <&gdsc_camss_top>;
 status = "ok";
};

&gdsc_mdss {
 clock-names = "bus_clk";
 clocks = <&clock_mmss 0xcc07d687>;
 parent-supply = <&gdsc_mmagic_mdss>;
 proxy-supply = <&gdsc_mdss>;
 qcom,proxy-consumer-enable;
 status = "ok";
};

&gdsc_pcie_0 {
 status = "ok";
};

&gdsc_pcie_1 {
 status = "ok";
};

&gdsc_pcie_2 {
 status = "ok";
};

&gdsc_usb30 {
 reg = <0x30f004 0x4>;
 status = "ok";
};

&gdsc_ufs {
 status = "ok";
};

&gdsc_gpu {
 status = "ok";
};

&gdsc_gpu_gx {
 clock-names = "core_clk", "core_root_clk";
 clocks = <&clock_gpu 0xb7ece823>,
   <&clock_gpu 0x917f76ef>;
 qcom,force-enable-root-clk;
 parent-supply = <&gfx_vreg>;
 status = "ok";
};

&gdsc_hlos1_vote_aggre0_noc {
 status = "ok";
};

&gdsc_hlos1_vote_lpass_adsp {
 status = "ok";
};

&gdsc_hlos1_vote_lpass_core {
 status = "ok";
};

&gdsc_aggre0_noc {
 status = "ok";
};

&gdsc_mmagic_bimc {
 status = "ok";
};

&gdsc_mmagic_video {
 clock-names = "core_root_clk";

 clocks = <&clock_gcc 0x06a22afa>;
 qcom,enable-root-clk;
 status = "ok";
};

&gdsc_mmagic_mdss {
 clock-names = "core_root_clk";

 clocks = <&clock_gcc 0x06a22afa>;
 qcom,enable-root-clk;
 status = "ok";
};

&gdsc_mmagic_camss {
 clock-names = "core_root_clk";

 clocks = <&clock_gcc 0x06a22afa>;
 qcom,enable-root-clk;
 status = "ok";
};

# 1 "../arch/arm64/boot/dts/qcom/msm-pm8994-rpm-regulator.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/msm-pm8994-rpm-regulator.dtsi"
&rpm_bus {
 rpm-regulator-smpa1 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <1>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s1 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_s1";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa2 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <2>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s2 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_s2";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa3 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <3>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s3 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_s3";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa4 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <4>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s4 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_s4";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa5 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <5>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s5 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_s5";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa7 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <7>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s7 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_s7";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa1 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <1>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l1 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l1";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa2 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <2>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l2 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l2";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa3 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <3>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l3 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l3";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa4 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <4>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l4 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l4";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa6 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <6>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l6 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l6";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa8 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <8>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <5000>;
  status = "disabled";

  regulator-l8 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l8";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa9 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <9>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l9 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l9";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa10 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <10>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l10 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l10";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa11 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <11>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l11 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l11";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa12 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <12>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l12 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l12";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa13 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <13>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l13 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l13";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa14 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <14>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l14 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l14";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa15 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <15>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l15 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l15";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa16 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <16>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l16 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l16";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa17 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <17>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l17 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l17";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa18 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <18>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l18 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l18";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa19 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <19>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l19 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l19";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa20 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <20>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l20 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l20";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa21 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <21>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l21 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l21";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa22 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <22>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l22 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l22";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa23 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <23>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l23 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l23";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa24 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <24>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l24 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l24";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa25 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <25>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l25 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l25";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa26 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <26>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l26 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l26";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa27 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <27>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l27 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l27";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa28 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <28>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l28 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l28";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa29 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <29>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l29 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l29";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa30 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <30>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <5000>;
  status = "disabled";

  regulator-l30 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l30";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa31 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <31>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l31 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l31";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa32 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <32>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <5000>;
  status = "disabled";

  regulator-l32 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l32";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-vsa1 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "vsa";
  qcom,resource-id = <1>;
  qcom,regulator-type = <2>;
  status = "disabled";

  regulator-lvs1 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_lvs1";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-vsa2 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "vsa";
  qcom,resource-id = <2>;
  qcom,regulator-type = <2>;
  status = "disabled";

  regulator-lvs2 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_lvs2";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpb1 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpb";
  qcom,resource-id = <1>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s1 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pmi8994_s1";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpb2 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpb";
  qcom,resource-id = <2>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s2 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pmi8994_s2";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-bstb {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "bstb";
  qcom,resource-id = <1>;
  qcom,regulator-type = <2>;
  status = "disabled";

  regulator-bst {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pmi8994_boost";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-bbyb {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "bbyb";
  qcom,resource-id = <1>;
  qcom,regulator-type = <0>;
  status = "disabled";

  regulator-bby {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pmi8994_boostbypass";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpc2 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpc";
  qcom,resource-id = <2>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s2 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8004_s2";
   qcom,set = <3>;
   status = "disabled";
  };
 };
};
# 3965 "../arch/arm64/boot/dts/qcom/msm8996.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm-pm8994.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/msm-pm8994.dtsi"
&spmi_bus {
 #address-cells = <1>;
 #size-cells = <0>;
 interrupt-controller;
 #interrupt-cells = <3>;

 qcom,pm8994@0 {
  spmi-slave-container;
  reg = <0x0>;
  #address-cells = <1>;
  #size-cells = <1>;

  pm8994_revid: qcom,revid@100 {
   compatible = "qcom,qpnp-revid";
   reg = <0x100 0x100>;
  };

  qcom,temp-alarm@2400 {
   compatible = "qcom,qpnp-temp-alarm";
   reg = <0x2400 0x100>;
   interrupts = <0x0 0x24 0x0>;
   label = "pm8994_tz";
   qcom,channel-num = <8>;
   qcom,threshold-set = <0>;
   qcom,temp_alarm-vadc = <&pm8994_vadc>;
  };

  qcom,power-on@800 {
   compatible = "qcom,qpnp-power-on";
   reg = <0x800 0x100>;
   interrupts = <0x0 0x8 0x0>,
         <0x0 0x8 0x1>,
         <0x0 0x8 0x3>,
         <0x0 0x8 0x4>,
         <0x0 0x8 0x5>;
   interrupt-names = "kpdpwr", "resin","kpdpwr-bark",
     "resin-bark", "kpdpwr-resin-bark";
   qcom,pon-dbc-delay = <15625>;
   qcom,system-reset;
   qcom,store-hard-reset-reason;


   qcom,s3-debounce = <16>;
   qcom,s3-src = "kpdpwr";


   qcom,pon_1 {
    qcom,pon-type = <0>;
    qcom,pull-up = <1>;
    linux,code = <116>;
    qcom,support-reset = <1>;
    qcom,s1-timer = <6720>;
    qcom,s2-timer = <2000>;
    qcom,s2-type = <7>;
    qcom,use-bark;
   };

   qcom,pon_2 {
    qcom,pon-type = <1>;
    qcom,pull-up = <1>;
    linux,code = <114>;
   };


   qcom,pon_3 {
    qcom,pon-type = <3>;
    qcom,support-reset = <1>;
    qcom,pull-up = <1>;
    qcom,s1-timer = <4480>;
    qcom,s2-timer = <2000>;
    qcom,s2-type = <1>;
    qcom,use-bark;
   };
  };

  pm8994_gpios: gpios {
   spmi-dev-container;
   compatible = "qcom,qpnp-pin";
   gpio-controller;
   #gpio-cells = <2>;
   #address-cells = <1>;
   #size-cells = <1>;
   label = "pm8994-gpio";

   gpio@c000 {
    reg = <0xc000 0x100>;
    qcom,pin-num = <1>;
    status = "disabled";
   };

   gpio@c100 {
    reg = <0xc100 0x100>;
    qcom,pin-num = <2>;
    status = "disabled";
   };

   gpio@c200 {
    reg = <0xc200 0x100>;
    qcom,pin-num = <3>;
    status = "disabled";
   };

   gpio@c300 {
    reg = <0xc300 0x100>;
    qcom,pin-num = <4>;
    status = "disabled";
   };

   gpio@c400 {
    reg = <0xc400 0x100>;
    qcom,pin-num = <5>;
    status = "disabled";
   };

   gpio@c500 {
    reg = <0xc500 0x100>;
    qcom,pin-num = <6>;
    status = "disabled";
   };

   gpio@c600 {
    reg = <0xc600 0x100>;
    qcom,pin-num = <7>;
    status = "disabled";
   };

   gpio@c700 {
    reg = <0xc700 0x100>;
    qcom,pin-num = <8>;
    status = "disabled";
   };

   gpio@c800 {
    reg = <0xc800 0x100>;
    qcom,pin-num = <9>;
    status = "disabled";
   };

   gpio@c900 {
    reg = <0xc900 0x100>;
    qcom,pin-num = <10>;
    status = "disabled";
   };

   gpio@ca00 {
    reg = <0xca00 0x100>;
    qcom,pin-num = <11>;
    status = "disabled";
   };

   gpio@cb00 {
    reg = <0xcb00 0x100>;
    qcom,pin-num = <12>;
    status = "disabled";
   };

   gpio@cc00 {
    reg = <0xcc00 0x100>;
    qcom,pin-num = <13>;
    status = "disabled";
   };

   gpio@cd00 {
    reg = <0xcd00 0x100>;
    qcom,pin-num = <14>;
    status = "disabled";
   };

   gpio@ce00 {
    reg = <0xce00 0x100>;
    qcom,pin-num = <15>;
    status = "disabled";
   };

   gpio@cf00 {
    reg = <0xcf00 0x100>;
    qcom,pin-num = <16>;
    status = "disabled";
   };

   gpio@d000 {
    reg = <0xd000 0x100>;
    qcom,pin-num = <17>;
    status = "disabled";
   };

   gpio@d100 {
    reg = <0xd100 0x100>;
    qcom,pin-num = <18>;
    status = "disabled";
   };

   gpio@d200 {
    reg = <0xd200 0x100>;
    qcom,pin-num = <19>;
    status = "disabled";
   };

   gpio@d300 {
    reg = <0xd300 0x100>;
    qcom,pin-num = <20>;
    status = "disabled";
   };

   gpio@d500 {
    reg = <0xd500 0x100>;
    qcom,pin-num = <22>;
    status = "disabled";
   };
  };

  pm8994_mpps: mpps {
   spmi-dev-container;
   compatible = "qcom,qpnp-pin";
   gpio-controller;
   #gpio-cells = <2>;
   #address-cells = <1>;
   #size-cells = <1>;
   label = "pm8994-mpp";

   mpp@a000 {
    reg = <0xa000 0x100>;
    qcom,pin-num = <1>;
    status = "disabled";
   };

   mpp@a100 {
    reg = <0xa100 0x100>;
    qcom,pin-num = <2>;
    status = "disabled";
   };

   mpp@a200 {
    reg = <0xa200 0x100>;
    qcom,pin-num = <3>;
    status = "disabled";
   };

   mpp@a300 {
    reg = <0xa300 0x100>;
    qcom,pin-num = <4>;
    status = "disabled";
   };

   mpp@a400 {
    reg = <0xa400 0x100>;
    qcom,pin-num = <5>;
    status = "disabled";
   };

   mpp@a500 {
    reg = <0xa500 0x100>;
    qcom,pin-num = <6>;
    status = "disabled";
   };

   mpp@a600 {
    reg = <0xa600 0x100>;
    qcom,pin-num = <7>;
    status = "disabled";
   };

   mpp@a700 {
    reg = <0xa700 0x100>;
    qcom,pin-num = <8>;
    status = "disabled";
   };
  };

  pm8994_vadc: vadc@3100 {
   compatible = "qcom,qpnp-vadc";
   reg = <0x3100 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x0 0x31 0x0>;
   interrupt-names = "eoc-int-en-set";
   qcom,adc-bit-resolution = <15>;
   qcom,adc-vdd-reference = <1800>;
   qcom,vadc-poll-eoc;

   chan@8 {
    label = "die_temp";
    reg = <8>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <3>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@9 {
    label = "ref_625mv";
    reg = <9>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@a {
    label = "ref_1250v";
    reg = <0xa>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };
  };

  pm8994_adc_tm: vadc@3400 {
   compatible = "qcom,qpnp-adc-tm";
   reg = <0x3400 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x0 0x34 0x0>,
     <0x0 0x34 0x3>,
         <0x0 0x34 0x4>;
   interrupt-names = "eoc-int-en-set",
      "high-thr-en-set",
      "low-thr-en-set";
   qcom,adc-bit-resolution = <15>;
   qcom,adc-vdd-reference = <1800>;
   qcom,adc_tm-vadc = <&pm8994_vadc>;
  };

  pm8994_coincell: qcom,coincell@2800 {
   compatible = "qcom,qpnp-coincell";
   reg = <0x2800 0x100>;
  };

  pm8994_rtc: qcom,pm8994_rtc {
   spmi-dev-container;
   compatible = "qcom,qpnp-rtc";
   #address-cells = <1>;
   #size-cells = <1>;
   qcom,qpnp-rtc-write = <0>;
   qcom,qpnp-rtc-alarm-pwrup = <1>;

   qcom,pm8994_rtc_rw@6000 {
    reg = <0x6000 0x100>;
   };
   qcom,pm8994_rtc_alarm@6100 {
    reg = <0x6100 0x100>;
    interrupts = <0x0 0x61 0x1>;
   };
  };
 };

 qcom,pm8994@1 {
  spmi-slave-container;
  reg = <0x1>;
  #address-cells = <1>;
  #size-cells = <1>;

  pwm@b100 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb100 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
   qcom,channel-id = <0>;
   qcom,supported-sizes = <6>, <7>, <9>;
   qcom,ramp-index = <0>;
   #pwm-cells = <2>;
   status = "disabled";
  };

  pm8994_pwm_2: pwm@b200 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb200 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
   qcom,channel-id = <1>;
   qcom,supported-sizes = <6>, <7>, <9>;
   qcom,ramp-index = <1>;
   #pwm-cells = <2>;
   status = "disabled";
  };

  pwm@b300 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb300 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
   qcom,channel-id = <2>;
   qcom,supported-sizes = <6>, <7>, <9>;
   qcom,ramp-index = <2>;
   #pwm-cells = <2>;
   status = "disabled";
  };

  pwm@b400 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb400 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
   qcom,channel-id = <3>;
   qcom,supported-sizes = <6>, <7>, <9>;
   qcom,ramp-index = <3>;
   #pwm-cells = <2>;
   status = "disabled";
  };

  pwm@b500 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb500 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
   qcom,channel-id = <4>;
   qcom,supported-sizes = <6>, <7>, <9>;
   qcom,ramp-index = <4>;
   #pwm-cells = <2>;
   status = "disabled";
  };

  pwm@b600 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb600 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
   qcom,channel-id = <5>;
   qcom,supported-sizes = <6>, <7>, <9>;
   qcom,ramp-index = <5>;
   #pwm-cells = <2>;
   status = "disabled";
  };
 };
};
# 3966 "../arch/arm64/boot/dts/qcom/msm8996.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm-pmi8994.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/msm-pmi8994.dtsi"
# 1 "../arch/arm64/boot/dts/include/dt-bindings/msm/power-on.h" 1
# 14 "../arch/arm64/boot/dts/qcom/msm-pmi8994.dtsi" 2

&spmi_bus {
 #address-cells = <1>;
 #size-cells = <0>;
 interrupt-controller;
 #interrupt-cells = <3>;

 qcom,pmi8994@2 {
  spmi-slave-container;
  reg = <0x2>;
  #address-cells = <1>;
  #size-cells = <1>;

  pmi8994_revid: qcom,revid@100 {
   compatible = "qcom,qpnp-revid";
   reg = <0x100 0x100>;
  };

  qcom,power-on@800 {
   compatible = "qcom,qpnp-power-on";
   reg = <0x800 0x100>;
   qcom,secondary-pon-reset;
   qcom,hard-reset-poweroff-type =
    <0x04>;
   pon_perph_reg: qcom,pon_perph_reg {
    regulator-name = "pon_spare_reg";
    qcom,pon-spare-reg-addr = <0x8c>;
    qcom,pon-spare-reg-bit = <1>;
   };
  };

  pmi8994_gpios: gpios {
   spmi-dev-container;
   compatible = "qcom,qpnp-pin";
   gpio-controller;
   #gpio-cells = <2>;
   #address-cells = <1>;
   #size-cells = <1>;
   label = "pmi8994-gpio";

   gpio@c000 {
    reg = <0xc000 0x100>;
    qcom,pin-num = <1>;
    status = "disabled";
   };

   gpio@c100 {
    reg = <0xc100 0x100>;
    qcom,pin-num = <2>;
    status = "disabled";
   };

   gpio@c200 {
    reg = <0xc200 0x100>;
    qcom,pin-num = <3>;
    status = "disabled";
   };

   gpio@c300 {
    reg = <0xc300 0x100>;
    qcom,pin-num = <4>;
    status = "disabled";
   };

   gpio@c400 {
    reg = <0xc400 0x100>;
    qcom,pin-num = <5>;
    status = "disabled";
   };

   gpio@c500 {
    reg = <0xc500 0x100>;
    qcom,pin-num = <6>;
    status = "disabled";
   };

   gpio@c600 {
    reg = <0xc600 0x100>;
    qcom,pin-num = <7>;
    status = "disabled";
   };

   gpio@c700 {
    reg = <0xc700 0x100>;
    qcom,pin-num = <8>;
    status = "disabled";
   };

   gpio@c800 {
    reg = <0xc800 0x100>;
    qcom,pin-num = <9>;
    status = "disabled";
   };

   gpio@c900 {
    reg = <0xc900 0x100>;
    qcom,pin-num = <10>;
    status = "disabled";
   };
  };

  pmi8994_mpps: mpps {
   spmi-dev-container;
   compatible = "qcom,qpnp-pin";
   gpio-controller;
   #gpio-cells = <2>;
   #address-cells = <1>;
   #size-cells = <1>;
   label = "pmi8994-mpp";

   mpp@a000 {
    reg = <0xa000 0x100>;
    qcom,pin-num = <1>;
    status = "disabled";
   };

   mpp@a100 {
    reg = <0xa100 0x100>;
    qcom,pin-num = <2>;
    status = "disabled";
   };

   mpp@a200 {
    reg = <0xa200 0x100>;
    qcom,pin-num = <3>;
    status = "disabled";
   };

   mpp@a300 {
    reg = <0xa300 0x100>;
    qcom,pin-num = <4>;
    status = "disabled";
   };
  };

  bcl@4200 {
   compatible = "qcom,msm-bcl";
   reg = <0x4200 0xFF 0x88E 0x2>;
   reg-names = "fg_user_adc", "pon_spare";
   interrupts = <0x2 0x42 0x0>,
     <0x2 0x42 0x1>;
   interrupt-names = "bcl-high-ibat-int",
     "bcl-low-vbat-int";
   qcom,vbat-scaling-factor = <39000>;
   qcom,vbat-gain-numerator = <1>;
   qcom,vbat-gain-denominator = <128>;
   qcom,vbat-polling-delay-ms = <100>;
   qcom,ibat-scaling-factor = <39000>;
   qcom,ibat-gain-numerator = <1>;
   qcom,ibat-gain-denominator = <128>;
   qcom,ibat-offset-numerator = <1200>;
   qcom,ibat-offset-denominator = <1>;
   qcom,ibat-polling-delay-ms = <100>;
   qcom,inhibit-derating-ua = <550000>;
  };

  pmi8994_vadc: vadc@3100 {
   compatible = "qcom,qpnp-vadc";
   reg = <0x3100 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x2 0x31 0x0>,
     <0x2 0x31 0x3>,
         <0x2 0x31 0x4>;
   interrupt-names = "eoc-int-en-set",
      "high-thr-en-set",
      "low-thr-en-set";
   qcom,adc-bit-resolution = <15>;
   qcom,adc-vdd-reference = <1800>;
   qcom,vadc-poll-eoc;
   qcom,vadc-meas-int-mode;
   qcom,pmic-revid = <&pmi8994_revid>;

   chan@d {
    label = "chg_temp";
    reg = <0xd>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <16>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };
  };

  pmi8994_charger: qcom,qpnp-smbcharger {
   spmi-dev-container;
   compatible = "qcom,qpnp-smbcharger";
   #address-cells = <1>;
   #size-cells = <1>;

   qcom,iterm-ma = <100>;
   qcom,fastchg-current-ma = <2000>;
   qcom,float-voltage-mv = <4350>;
   qcom,resume-delta-mv = <200>;
   qcom,chg-inhibit-fg;
   qcom,dc-psy-type = "Mains";
   qcom,dc-psy-ma = <1500>;
   qcom,rparasitic-uohm = <100000>;
   qcom,bms-psy-name = "bms";
   qcom,thermal-mitigation = <1500 700 600 0>;
   qcom,parallel-usb-min-current-ma = <1400>;
   qcom,parallel-usb-9v-min-current-ma = <900>;
   qcom,parallel-allowed-lowering-ma = <500>;
   qcom,autoadjust-vfloat;
   qcom,pmic-revid = <&pmi8994_revid>;
   qcom,force-aicl-rerun;
   qcom,aicl-rerun-period-s = <180>;

   qcom,chgr@1000 {
    reg = <0x1000 0x100>;
    interrupts = <0x2 0x10 0x0>,
      <0x2 0x10 0x1>,
      <0x2 0x10 0x2>,
      <0x2 0x10 0x3>,
      <0x2 0x10 0x4>,
      <0x2 0x10 0x5>,
      <0x2 0x10 0x6>,
      <0x2 0x10 0x7>;

    interrupt-names = "chg-error",
       "chg-inhibit",
       "chg-prechg-sft",
       "chg-complete-chg-sft",
       "chg-p2f-thr",
       "chg-rechg-thr",
       "chg-taper-thr",
       "chg-tcc-thr";
   };

   qcom,otg@1100 {
    reg = <0x1100 0x100>;
   };

   qcom,bat-if@1200 {
    reg = <0x1200 0x100>;
    interrupts = <0x2 0x12 0x0>,
      <0x2 0x12 0x1>,
      <0x2 0x12 0x2>,
      <0x2 0x12 0x3>,
      <0x2 0x12 0x4>,
      <0x2 0x12 0x5>,
      <0x2 0x12 0x6>,
      <0x2 0x12 0x7>;

    interrupt-names = "batt-hot",
       "batt-warm",
       "batt-cold",
       "batt-cool",
       "batt-ov",
       "batt-low",
       "batt-missing",
       "batt-term-missing";
   };

   qcom,usb-chgpth@1300 {
    reg = <0x1300 0x100>;
    interrupts = <0x2 0x13 0x0>,
      <0x2 0x13 0x1>,
      <0x2 0x13 0x2>,
      <0x2 0x13 0x3>,
      <0x2 0x13 0x4>,
      <0x2 0x13 0x5>,
      <0x2 0x13 0x6>;

    interrupt-names = "usbin-uv",
       "usbin-ov",
       "usbin-src-det",
       "otg-fail",
       "otg-oc",
       "aicl-done",
       "usbid-change";
   };

   qcom,dc-chgpth@1400 {
    reg = <0x1400 0x100>;
    interrupts = <0x2 0x14 0x0>,
      <0x2 0x14 0x1>;

    interrupt-names = "dcin-uv",
       "dcin-ov";
   };

   qcom,chgr-misc@1600 {
    reg = <0x1600 0x100>;
    interrupts = <0x2 0x16 0x0>,
      <0x2 0x16 0x1>,
      <0x2 0x16 0x2>,
      <0x2 0x16 0x3>,
      <0x2 0x16 0x4>,
      <0x2 0x16 0x5>;

    interrupt-names = "power-ok",
       "temp-shutdown",
       "wdog-timeout",
       "flash-fail",
       "otst2",
       "otst3";
   };
  };

  pmi8994_fg: qcom,fg {
   spmi-dev-container;
   compatible = "qcom,qpnp-fg";
   #address-cells = <1>;
   #size-cells = <1>;
   qcom,resume-soc = <95>;
   status = "okay";
   qcom,bcl-lm-threshold-ma = <127>;
   qcom,bcl-mh-threshold-ma = <405>;
   qcom,fg-iterm-ma = <250>;
   qcom,fg-chg-iterm-ma = <100>;
   qcom,cycle-counter-en;
   qcom,capacity-learning-on;
   qcom,fg-cc-cv-threshold-mv = <4340>;
   qcom,pmic-revid = <&pmi8994_revid>;
   qcom,capacity-learning-feedback;
   qcom,vbat-estimate-diff-mv = <100>;

   qcom,fg-soc@4000 {
    status = "okay";
    reg = <0x4000 0x100>;
    interrupts = <0x2 0x40 0x0>,
      <0x2 0x40 0x1>,
      <0x2 0x40 0x2>,
      <0x2 0x40 0x3>,
      <0x2 0x40 0x4>,
      <0x2 0x40 0x5>,
      <0x2 0x40 0x6>,
      <0x2 0x40 0x7>;

    interrupt-names = "high-soc",
       "low-soc",
       "full-soc",
       "empty-soc",
       "delta-soc",
       "first-est-done",
       "sw-fallbk-ocv",
       "sw-fallbk-new-batt";
   };

   qcom,fg-batt@4100 {
    reg = <0x4100 0x100>;
    interrupts = <0x2 0x41 0x0>,
      <0x2 0x41 0x1>,
      <0x2 0x41 0x2>,
      <0x2 0x41 0x3>,
      <0x2 0x41 0x4>,
      <0x2 0x41 0x5>,
      <0x2 0x41 0x6>,
      <0x2 0x41 0x7>;

    interrupt-names = "soft-cold",
       "soft-hot",
       "vbatt-low",
       "batt-ided",
       "batt-id-req",
       "batt-unknown",
       "batt-missing",
       "batt-match";
   };

   qcom,fg-adc-vbat@4254 {
    reg = <0x4254 0x1>;
   };

   qcom,fg-adc-ibat@4255 {
    reg = <0x4255 0x1>;
   };

   qcom,revid-tp-rev@1f1 {
    reg = <0x1f1 0x1>;
   };

   qcom,fg-memif@4400 {
    status = "okay";
    reg = <0x4400 0x100>;
    interrupts = <0x2 0x44 0x0>,
      <0x2 0x44 0x1>;

    interrupt-names = "mem-avail",
       "data-rcvry-sug";
   };
  };
 };

 qcom,pmi8994@3 {
  spmi-slave-container;
  reg = <0x3>;
  #address-cells = <1>;
  #size-cells = <1>;

  pmi8994_pwm_1: pwm@b100 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb100 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
   qcom,channel-id = <0>;
   qcom,supported-sizes = <6>, <9>;
   qcom,ramp-index = <0>;
   #pwm-cells = <2>;
  };

  pmi8994_pwm_2: pwm@b200 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb200 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
   qcom,channel-id = <1>;
   qcom,supported-sizes = <6>, <9>;
   qcom,ramp-index = <1>;
   #pwm-cells = <2>;
  };

  pmi8994_pwm_3: pwm@b300 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb300 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
   qcom,channel-id = <2>;
   qcom,supported-sizes = <6>, <9>;
   qcom,ramp-index = <2>;
   #pwm-cells = <2>;
  };

  pmi8994_pwm_4: pwm@b400 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb400 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
   qcom,channel-id = <3>;
   qcom,supported-sizes = <6>, <9>;
   qcom,ramp-index = <3>;
   #pwm-cells = <2>;
  };

  labibb: qpnp-labibb-regulator {
   status = "disabled";
   spmi-dev-container;
   compatible = "qcom,qpnp-labibb-regulator";
   #address-cells = <1>;
   #size-cells = <1>;

   ibb_regulator: qcom,ibb@dc00 {
    reg = <0xdc00 0x100>;
    reg-names = "ibb_reg";
    regulator-name = "ibb_reg";

    regulator-min-microvolt = <4600000>;
    regulator-max-microvolt = <6000000>;

    qcom,qpnp-ibb-min-voltage = <1400000>;
    qcom,qpnp-ibb-step-size = <100000>;
    qcom,qpnp-ibb-slew-rate = <2000000>;
    qcom,qpnp-ibb-use-default-voltage;
    qcom,qpnp-ibb-init-voltage = <5500000>;
    qcom,qpnp-ibb-init-amoled-voltage = <4000000>;
    qcom,qpnp-ibb-init-lcd-voltage = <5500000>;

    qcom,qpnp-ibb-soft-start = <1000>;

    qcom,qpnp-ibb-discharge-resistor = <32>;
    qcom,qpnp-ibb-lab-pwrup-delay = <8000>;
    qcom,qpnp-ibb-lab-pwrdn-delay = <8000>;
    qcom,qpnp-ibb-en-discharge;

    qcom,qpnp-ibb-full-pull-down;
    qcom,qpnp-ibb-pull-down-enable;
    qcom,qpnp-ibb-switching-clock-frequency = <1480>;
    qcom,qpnp-ibb-limit-maximum-current = <1550>;
    qcom,qpnp-ibb-debounce-cycle = <16>;
    qcom,qpnp-ibb-limit-max-current-enable;
    qcom,qpnp-ibb-ps-enable;
   };

   lab_regulator: qcom,lab@de00 {
    reg = <0xde00 0x100>;
    reg-names = "lab";
    regulator-name = "lab_reg";

    regulator-min-microvolt = <4600000>;
    regulator-max-microvolt = <6000000>;

    qcom,qpnp-lab-min-voltage = <4600000>;
    qcom,qpnp-lab-step-size = <100000>;
    qcom,qpnp-lab-slew-rate = <5000>;
    qcom,qpnp-lab-use-default-voltage;
    qcom,qpnp-lab-init-voltage = <5500000>;
    qcom,qpnp-lab-init-amoled-voltage = <4600000>;
    qcom,qpnp-lab-init-lcd-voltage = <5500000>;

    qcom,qpnp-lab-soft-start = <800>;

    qcom,qpnp-lab-full-pull-down;
    qcom,qpnp-lab-pull-down-enable;
    qcom,qpnp-lab-switching-clock-frequency =
         <1600>;
    qcom,qpnp-lab-limit-maximum-current = <800>;
    qcom,qpnp-lab-limit-max-current-enable;
    qcom,qpnp-lab-ps-threshold = <20>;
    qcom,qpnp-lab-ps-enable;
    qcom,qpnp-lab-nfet-size = <100>;
    qcom,qpnp-lab-pfet-size = <100>;
    qcom,qpnp-lab-max-precharge-time = <300>;
   };
  };

  pmi8994_wled: qcom,leds@d800 {
   compatible = "qcom,qpnp-wled";
   reg = <0xd800 0x100>,
    <0xd900 0x100>,
    <0xdc00 0x100>,
    <0xde00 0x100>;
   reg-names = "qpnp-wled-ctrl-base",
     "qpnp-wled-sink-base",
     "qpnp-wled-ibb-base",
     "qpnp-wled-lab-base";
   interrupts = <0x3 0xd8 0x2>;
   interrupt-names = "sc-irq";
   status = "okay";
   linux,name = "wled";
   linux,default-trigger = "bkl-trigger";
   qcom,fdbk-output = "auto";
   qcom,vref-mv = <350>;
   qcom,switch-freq-khz = <800>;
   qcom,ovp-mv = <29500>;
   qcom,ilim-ma = <980>;
   qcom,boost-duty-ns = <26>;
   qcom,mod-freq-khz = <9600>;
   qcom,dim-mode = "hybrid";
   qcom,hyb-thres = <625>;
   qcom,sync-dly-us = <800>;
   qcom,fs-curr-ua = <25000>;
   qcom,cons-sync-write-delay-us = <1000>;
   qcom,en-phase-stag;
   qcom,led-strings-list = [00 01 02 03];
   qcom,en-ext-pfet-sc-pro;
  };

  pmi8994_haptics: qcom,haptic@c000 {
   status = "disabled";
   compatible = "qcom,qpnp-haptic";
   reg = <0xc000 0x100>;
   interrupts = <0x3 0xc0 0x0>,
         <0x3 0xc0 0x1>;
   interrupt-names = "sc-irq", "play-irq";
   vcc_pon-supply = <&pon_perph_reg>;
   qcom,play-mode = "direct";
   qcom,wave-play-rate-us = <5263>;
   qcom,actuator-type = "lra";
   qcom,wave-shape = "square";
   qcom,vmax-mv = <2000>;
   qcom,ilim-ma = <800>;
   qcom,sc-deb-cycles = <8>;
   qcom,int-pwm-freq-khz = <505>;
   qcom,en-brake;
   qcom,brake-pattern = [03 03 00 00];
   qcom,use-play-irq;
   qcom,use-sc-irq;
   qcom,wave-samples = [3e 3e 3e 3e 3e 3e 3e 3e];
   qcom,wave-rep-cnt = <1>;
   qcom,wave-samp-rep-cnt = <1>;
   qcom,lra-high-z = "opt1";
   qcom,lra-auto-res-mode = "qwd";
   qcom,lra-res-cal-period = <4>;
  };

  rgb_leds: qcom,leds@d000 {
   compatible = "qcom,leds-qpnp";
   reg = <0xd000 0x100>;
   label = "rgb";
   status = "okay";

   red_led: qcom,rgb_0 {
    label = "rgb";
    qcom,id = <3>;
    qcom,mode = "pwm";
    pwms = <&pmi8994_pwm_3 0 0>;
    qcom,pwm-us = <1000>;
    qcom,max-current = <12>;
    qcom,default-state = "off";
    linux,name = "red";
    linux,default-trigger =
     "battery-charging";
    qcom,start-idx = <0>;
    qcom,ramp-step-ms = <100>;
    qcom,duty-pcts = [00 03 06 09 0c 0f 12 15 18 1b 1e
       1e 1b 18 15 12 0f 0c 09 06 03 00];
    qcom,pause-lo = <1000>;
    qcom,lut-flags = <27>;
    qcom,use-blink;
   };

   green_led: qcom,rgb_1 {
    label = "rgb";
    qcom,id = <4>;
    qcom,mode = "pwm";
    pwms = <&pmi8994_pwm_2 0 0>;
    qcom,pwm-us = <1000>;
    qcom,max-current = <12>;
    qcom,default-state = "off";
    linux,name = "green";
    linux,default-trigger = "battery-full";
    qcom,start-idx = <0>;
    qcom,ramp-step-ms = <100>;
    qcom,duty-pcts = [00 03 06 09 0c 0f 12 15 18 1b 1e
       1e 1b 18 15 12 0f 0c 09 06 03 00];
    qcom,pause-lo = <1000>;
    qcom,lut-flags = <27>;
    qcom,use-blink;
   };

   blue_led: qcom,rgb_2 {
    label = "rgb";
    qcom,id = <5>;
    qcom,mode = "pwm";
    pwms = <&pmi8994_pwm_1 0 0>;
    qcom,pwm-us = <1000>;
    qcom,max-current = <12>;
    qcom,default-state = "off";
    linux,name = "blue";
    linux,default-trigger = "boot-indication";
    qcom,start-idx = <0>;
    qcom,ramp-step-ms = <100>;
    qcom,duty-pcts = [00 03 06 09 0c 0f 12 15 18 1b 1e
       1e 1b 18 15 12 0f 0c 09 06 03 00];
    qcom,pause-lo = <1000>;
    qcom,lut-flags = <27>;
    qcom,use-blink;
   };
  };

  flash_led: qcom,leds@d300 {
   compatible = "qcom,qpnp-flash-led";
   status = "okay";
   reg = <0xd300 0x100>;
   label = "flash";
   qcom,headroom = <500>;
   qcom,startup-dly = <128>;
   qcom,clamp-curr = <200>;
   qcom,pmic-charger-support;
   qcom,self-check-enabled;
   qcom,thermal-derate-enabled;
   qcom,thermal-derate-threshold = <105>;
   qcom,thermal-derate-rate = "5_PERCENT";
   qcom,current-ramp-enabled;
   qcom,ramp_up_step = "6P7_US";
   qcom,ramp_dn_step = "6P7_US";
   qcom,vph-pwr-droop-enabled;
   qcom,vph-pwr-droop-threshold = <3000>;
   qcom,vph-pwr-droop-debounce-time = <10>;
   qcom,headroom-sense-ch0-enabled;
   qcom,headroom-sense-ch1-enabled;
   qcom,power-detect-enabled;
   qcom,pmic-revid = <&pmi8994_revid>;

   pmi8994_flash0: qcom,flash_0 {
    label = "flash";
    qcom,led-name = "led:flash_0";
    qcom,default-led-trigger =
      "flash0_trigger";
    qcom,id = <0>;
    qcom,duration = <1280>;
    qcom,current = <625>;
    qcom,max-current = <1000>;
   };

   pmi8994_flash1: qcom,flash_1 {
    label = "flash";
    qcom,led-name = "led:flash_1";
    qcom,default-led-trigger =
      "flash1_trigger";
    qcom,id = <1>;
    qcom,duration = <1280>;
    qcom,current = <625>;
    qcom,max-current = <1000>;
   };

   pmi8994_torch0: qcom,torch_0 {
    label = "torch";
    qcom,led-name = "led:torch_0";
    qcom,default-led-trigger =
      "torch0_trigger";
    qcom,id = <0>;
    qcom,current = <120>;
    qcom,max-current = <200>;
   };

   pmi8994_torch1: qcom,torch_1 {
    label = "torch";
    qcom,led-name = "led:torch_1";
    qcom,default-led-trigger =
      "torch1_trigger";
    qcom,id = <1>;
    qcom,current = <120>;
    qcom,max-current = <200>;
   };

   pmi8994_switch: qcom,switch {
    label = "switch";
    qcom,led-name = "led:switch";
    qcom,default-led-trigger =
      "switch_trigger";
    qcom,id = <2>;
    qcom,current = <625>;
    qcom,max-current = <1000>;
    qcom,duration = <1280>;
    reg0 {
     regulator-name =
      "pmi8994_boostbypass";
     max-voltage = <3600000>;
    };
    reg1 {
     regulator-name = "pon_spare_reg";
    };
   };
  };
 };
};
# 3967 "../arch/arm64/boot/dts/qcom/msm8996.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm8996-regulator.dtsi" 1
# 15 "../arch/arm64/boot/dts/qcom/msm8996-regulator.dtsi"
&rpm_bus {

 rpm-regulator-smpa1 {
  status = "okay";
  pm8994_s1_corner: regulator-s1-corner {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_s1_corner";
   qcom,set = <3>;
   regulator-min-microvolt = <1>;
   regulator-max-microvolt = <7>;
   qcom,use-voltage-corner;
  };

  pm8994_s1_floor_corner: regulator-s1-floor-corner {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_s1_floor_corner";
   qcom,set = <3>;
   regulator-min-microvolt = <1>;
   regulator-max-microvolt = <7>;
   qcom,use-voltage-floor-corner;
   qcom,always-send-voltage;
  };

  pm8994_s1_corner_ao: regulator-s1-corner-ao {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_s1_corner_ao";
   qcom,set = <1>;
   regulator-min-microvolt = <1>;
   regulator-max-microvolt = <7>;
   qcom,use-voltage-corner;
  };
 };


 rpm-regulator-smpa2 {
  status = "okay";
  pm8994_s2_corner: regulator-s2-corner {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_s2_corner";
   qcom,set = <3>;
   regulator-min-microvolt = <1>;
   regulator-max-microvolt = <7>;
   qcom,use-voltage-corner;
  };

  pm8994_s2_corner_ao: regulator-s2-corner-ao {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_s2_corner_ao";
   qcom,set = <1>;
   regulator-min-microvolt = <1>;
   regulator-max-microvolt = <7>;
   qcom,use-voltage-corner;
  };
 };

 rpm-regulator-smpa3 {
  status = "okay";
  pm8994_s3: regulator-s3 {
   regulator-min-microvolt = <1300000>;
   regulator-max-microvolt = <1300000>;
   qcom,init-voltage = <1300000>;
   status = "okay";
  };
 };

 rpm-regulator-smpa4 {
  status = "okay";
  pm8994_s4: regulator-s4 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-smpa5 {
  status = "okay";
  pm8994_s5: regulator-s5 {
   regulator-min-microvolt = <2150000>;
   regulator-max-microvolt = <2150000>;
   qcom,init-voltage = <2150000>;
   status = "okay";
  };
 };

 rpm-regulator-smpa7 {
  status = "okay";
  pm8994_s7: regulator-s7 {
   regulator-min-microvolt = <800000>;
   regulator-max-microvolt = <800000>;
   qcom,init-voltage = <800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa1 {
  status = "okay";
  pm8994_l1: regulator-l1 {
   regulator-min-microvolt = <1000000>;
   regulator-max-microvolt = <1000000>;
   qcom,init-voltage = <1000000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa2 {
  status = "okay";
  pm8994_l2: regulator-l2 {
   regulator-min-microvolt = <1250000>;
   regulator-max-microvolt = <1250000>;
   qcom,init-voltage = <1250000>;
   proxy-supply = <&pm8994_l2>;
   qcom,proxy-consumer-enable;
   qcom,proxy-consumer-current = <10000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa3 {
  status = "okay";
  pm8994_l3: regulator-l3 {
   regulator-min-microvolt = <850000>;
   regulator-max-microvolt = <850000>;
   qcom,init-voltage = <850000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa4 {
  status = "okay";
  pm8994_l4: regulator-l4 {
   regulator-min-microvolt = <1225000>;
   regulator-max-microvolt = <1225000>;
   qcom,init-voltage = <1225000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa6 {
  status = "okay";
  pm8994_l6: regulator-l6 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   qcom,init-voltage = <1200000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa8 {
  status = "okay";
  pm8994_l8: regulator-l8 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa9 {
  status = "okay";
  pm8994_l9: regulator-l9 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa10 {
  status = "okay";
  pm8994_l10: regulator-l10 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa11 {
  status = "okay";
  pm8994_l11: regulator-l11 {
   regulator-min-microvolt = <1150000>;
   regulator-max-microvolt = <1150000>;
   qcom,init-voltage = <1150000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa12 {
  status = "okay";
  pm8994_l12: regulator-l12 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   proxy-supply = <&pm8994_l12>;
   qcom,proxy-consumer-enable;
   qcom,proxy-consumer-current = <10000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa13 {
  status = "okay";
  pm8994_l13: regulator-l13 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2950000>;
   qcom,init-voltage = <2950000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa14 {
  status = "okay";
  pm8994_l14: regulator-l14 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   proxy-supply = <&pm8994_l14>;
   qcom,proxy-consumer-enable;
   qcom,proxy-consumer-current = <10000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa15 {
  status = "okay";
  pm8994_l15: regulator-l15 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa16 {
  status = "okay";
  pm8994_l16: regulator-l16 {
   regulator-min-microvolt = <2700000>;
   regulator-max-microvolt = <2700000>;
   qcom,init-voltage = <2700000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa17 {
  status = "okay";
  pm8994_l17: regulator-l17 {
   regulator-min-microvolt = <2500000>;
   regulator-max-microvolt = <2800000>;
   qcom,init-voltage = <2500000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa18 {
  status = "okay";
  pm8994_l18: regulator-l18 {
   regulator-min-microvolt = <2700000>;
   regulator-max-microvolt = <2900000>;
   qcom,init-voltage = <2700000>;
   status = "okay";
  };

  pm8994_l18_pin_ctrl: regulator-l18-pin-ctrl {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l18_pin_ctrl";
   qcom,set = <3>;
   regulator-min-microvolt = <2700000>;
   regulator-max-microvolt = <2900000>;
   qcom,init-voltage = <2700000>;




   qcom,enable-with-pin-ctrl = <0 4>;
  };
 };

 rpm-regulator-ldoa19 {
  status = "okay";
  pm8994_l19: regulator-l19 {
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3000000>;
   qcom,init-voltage = <3000000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa20 {
  status = "okay";
  pm8994_l20: regulator-l20 {
   regulator-min-microvolt = <2950000>;
   regulator-max-microvolt = <2950000>;
   qcom,init-voltage = <2950000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa21 {
  status = "okay";
  pm8994_l21: regulator-l21 {
   regulator-min-microvolt = <2950000>;
   regulator-max-microvolt = <2950000>;
   qcom,init-voltage = <2950000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa22 {
  status = "okay";
  pm8994_l22: regulator-l22 {
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3300000>;
   qcom,init-voltage = <3300000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa23 {
  status = "okay";
  pm8994_l23: regulator-l23 {
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
   qcom,init-voltage = <2800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa24 {
  status = "okay";
  pm8994_l24: regulator-l24 {
   regulator-min-microvolt = <3075000>;
   regulator-max-microvolt = <3075000>;
   qcom,init-voltage = <3075000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa25 {
  status = "okay";
  pm8994_l25: regulator-l25 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   qcom,init-voltage = <1200000>;
   proxy-supply = <&pm8994_l25>;
   qcom,proxy-consumer-enable;
   qcom,proxy-consumer-current = <10000>;
   status = "okay";
  };
 };


 rpm-regulator-ldoa26 {
  status = "okay";
  pm8994_l26_corner: regulator-l26-corner {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l26_corner";
   qcom,set = <3>;
   regulator-min-microvolt = <1>;
   regulator-max-microvolt = <7>;
   qcom,use-voltage-corner;
  };

  pm8994_l26_floor_corner: regulator-l26-floor-corner {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8994_l26_floor_corner";
   qcom,set = <3>;
   regulator-min-microvolt = <1>;
   regulator-max-microvolt = <7>;
   qcom,use-voltage-floor-corner;
   qcom,always-send-voltage;
  };
 };

 rpm-regulator-ldoa27 {
  status = "okay";
  pm8994_l27: regulator-l27 {
   regulator-min-microvolt = <1000000>;
   regulator-max-microvolt = <1000000>;
   qcom,init-voltage = <1000000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa28 {
  status = "okay";
  pm8994_l28: regulator-l28 {
   regulator-min-microvolt = <925000>;
   regulator-max-microvolt = <925000>;
   qcom,init-voltage = <925000>;
   proxy-supply = <&pm8994_l28>;
   qcom,proxy-consumer-enable;
   qcom,proxy-consumer-current = <10000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa29 {
  status = "okay";
  pm8994_l29: regulator-l29 {
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
   qcom,init-voltage = <2800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa30 {
  status = "okay";
  pm8994_l30: regulator-l30 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa32 {
  status = "okay";
  pm8994_l32: regulator-l32 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-vsa1 {
  status = "okay";
  pm8994_lvs1: regulator-lvs1 {
   status = "okay";
  };
 };

 rpm-regulator-vsa2 {
  status = "okay";
  pm8994_lvs2: regulator-lvs2 {
   status = "okay";
  };
 };

 rpm-regulator-smpb1 {
  status = "okay";
  pmi8994_s1: regulator-s1 {
   regulator-min-microvolt = <1025000>;
   regulator-max-microvolt = <1025000>;
   qcom,init-voltage = <1025000>;
   status = "okay";
  };
 };

 rpm-regulator-bstb {
  status = "okay";
  pmi8994_boost_5v: regulator-bst {





   regulator-name = "pmi8994_boost_5v";
   parent-supply = <&pon_perph_reg>;
   status = "okay";
  };
  pmi8994_boost_pin_ctrl: regulator-bst-pin-ctrl {







   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pmi8994_boost_pin_ctrl";
   parent-supply = <&pon_perph_reg>;
   qcom,set = <3>;
   qcom,enable-with-pin-ctrl = <0 1>;
  };
 };

 rpm-regulator-bbyb {
  status = "okay";
  pmi8994_boostbypass: regulator-bby {
   status = "okay";
   regulator-min-microvolt = <3150000>;
   regulator-max-microvolt = <3600000>;
   qcom,init-voltage = <3150000>;
  };
 };
};


&spmi_bus {
 qcom,pm8994@1 {




  pm8994_s11: spm-regulator@3200 {
   compatible = "qcom,spm-regulator";
   reg = <0x3200 0x100>;
   regulator-name = "pm8994_s11";
   regulator-min-microvolt = <470000>;
   regulator-max-microvolt = <1140000>;
   qcom,max-voltage-step = <150000>;
   qcom,cpu-num = <0>;
   qcom,recal-mask = <3>;

   pm8994_s11_limit: avs-limit-regulator {
    regulator-name = "pm8994_s11_avs_limit";
    regulator-min-microvolt = <470000>;
    regulator-max-microvolt = <1140000>;
   };
  };
 };
};


&spmi_bus {
 qcom,pmi8994@3 {

  pmi8994_s2: regulator@1700 {
   compatible = "qcom,qpnp-regulator";
   reg = <0x1700 0x100>;
   regulator-name = "pmi8994_s2";
   regulator-min-microvolt = <400000>;
   regulator-max-microvolt = <1015000>;
   qcom,enable-time = <500>;
  };
 };

 qcom,pm8004@5 {
  spmi-slave-container;
  reg = <0x5>;
  #address-cells = <1>;
  #size-cells = <1>;




  pm8004_s2: regulator@1700 {
   compatible = "qcom,qpnp-regulator";
   reg = <0x1700 0x100>;
   regulator-name = "pm8004_s2";
   regulator-min-microvolt = <400000>;
   regulator-max-microvolt = <1015000>;
   qcom,enable-time = <500>;
   status = "disabled";
  };
 };
};

&soc {

 apcc_cpr: cpr3-ctrl@99e8000 {
  compatible = "qcom,cpr3-msm8996-hmss-regulator";
  reg = <0x099e8000 0x4000>, <0x00074000 0x1000>;
  reg-names = "cpr_ctrl", "fuse_base";
  clocks = <&clock_gcc 0x699183be>;
  clock-names = "core_clk";
  interrupts = <0 48 1>,
   <0 47 1>;
  interrupt-names = "cpr", "ceiling";
  qcom,cpr-ctrl-name = "apcc";

  qcom,cpr-sensor-time = <1000>;
  qcom,cpr-loop-time = <5000000>;
  qcom,cpr-idle-cycles = <15>;
  qcom,cpr-up-down-delay-time = <3000>;
  qcom,cpr-step-quot-init-min = <11>;
  qcom,cpr-step-quot-init-max = <13>;
  qcom,cpr-count-mode = <0>;
  qcom,cpr-count-repeat = <25>;

  qcom,apm-ctrl = <&apc_apm>;
  qcom,apm-threshold-voltage = <850000>;
  qcom,apm-hysteresis-voltage = <5000>;
  qcom,system-supply-max-voltage = <1015000>;
  qcom,mem-acc-supply-threshold-voltage = <700000>;
  qcom,mem-acc-supply-corner-map = <1 2>;

  vdd-supply = <&pm8994_s11>;
  qcom,voltage-step = <5000>;
  vdd-limit-supply = <&pm8994_s11_limit>;
  mem-acc-thread0-supply = <&apc0_pwrcl_mem_acc_vreg>;
  mem-acc-thread1-supply = <&apc1_perfcl_mem_acc_vreg>;
  mem-acc-supply = <&apcc_l3_mem_acc_vreg>;
  vdd-thread0-ldo-supply = <&kryo0_vreg>;
  vdd-thread1-ldo-supply = <&kryo1_vreg>;
  vdd-thread0-ldo-ret-supply = <&kryo0_retention_vreg>;
  vdd-thread1-ldo-ret-supply = <&kryo1_retention_vreg>;
  proxy-supply = <&apc0_cbf_vreg>;

  qcom,cpr-enable;
  qcom,cpr-clock-throttling = <0x20>;

  qcom,cpr-aging-ref-voltage = <905000>;

  thread@0 {
   qcom,cpr-thread-id = <0>;
   qcom,cpr-consecutive-up = <0>;
   qcom,cpr-consecutive-down = <3>;
   qcom,cpr-up-threshold = <2>;
   qcom,cpr-down-threshold = <2>;

   apc0_pwrcl_vreg: regulator-pwrcl {
    regulator-name = "apc0_pwrcl_corner";
    regulator-min-microvolt = <1>;
    regulator-max-microvolt = <16>;

    qcom,cpr-pd-bypass-mask = <0x07>;
    qcom,cpr-fuse-corners = <5>;
    qcom,cpr-fuse-combos = <16>;
    qcom,cpr-speed-bins = <2>;
    qcom,cpr-speed-bin-corners = <16 13>;
    qcom,cpr-corners =

     <16 16 16 16 16 16 16 16>,


     <13 13 13 13 13 13 13 13>;

    qcom,ldo-min-headroom-voltage = <150000>;
    qcom,ldo-max-headroom-voltage = <470000>;
    qcom,ldo-max-voltage = <890000>;
    qcom,uses-mem-acc;

    qcom,cpr-corner-fmax-map =

     <1 2 7 12 16>,


     <1 2 7 12 13>;

    qcom,cpr-voltage-ceiling =

     <670000 670000 745000 745000 745000
      745000 745000 905000 905000 905000
      905000 905000 1140000 1140000 1140000
     1140000>,


     <670000 670000 745000 745000 745000
      745000 745000 905000 905000 905000
      905000 905000 1140000>;

    qcom,cpr-voltage-floor =

     <470000 470000 470000 470000 470000
      470000 470000 470000 470000 470000
      470000 470000 470000 470000 470000
      470000>,


     <470000 470000 470000 470000 470000
      470000 470000 470000 470000 470000
      470000 470000 470000>;

    qcom,cpr-floor-to-ceiling-max-range =

      <80000 80000 80000 80000 80000
       80000 80000 80000 80000 80000
       80000 80000 80000 80000 80000
       80000>,


      <80000 80000 80000 80000 80000
       80000 80000 80000 80000 80000
       80000 80000 80000>;

    qcom,corner-frequencies =

     <307200000 422400000 480000000
      556800000 652800000 729600000
      844800000 960000000 1036800000
     1113600000 1190400000 1228800000
     1324800000 1401600000 1478400000
     1593600000>,


     <307200000 422400000 480000000
      556800000 652800000 729600000
      844800000 960000000 1036800000
     1113600000 1190400000 1228800000
     1363200000>;

    qcom,cpr-ro-scaling-factor =
          < 0 0 3112 2666 2947 2543 2271 1979
           2623 2317 2772 2450 0 0 0 0>,
          < 0 0 3112 2666 2947 2543 2271 1979
           2623 2317 2772 2450 0 0 0 0>,
          < 0 0 3112 2666 2947 2543 2271 1979
           2623 2317 2772 2450 0 0 0 0>,
          < 0 0 3112 2666 2947 2543 2271 1979
           2623 2317 2772 2450 0 0 0 0>,
          < 0 0 2889 2528 2740 2426 2310 2040
           2519 2257 2668 2372 0 0 0 0>;

    qcom,cpr-open-loop-voltage-fuse-adjustment =

     <20000 0 25000 (-5000) (-10000)>,
     <20000 0 25000 (-5000) (-10000)>,
     <20000 0 25000 (-5000) (-10000)>,
     <35000 0 40000 10000 5000>,
     <35000 0 40000 10000 5000>,
     <35000 0 40000 10000 5000>,
     <35000 0 40000 10000 5000>,
     <35000 0 40000 10000 5000>,


     <20000 0 25000 (-5000) (-10000)>,
     <20000 0 25000 (-5000) (-10000)>,
     <20000 0 25000 (-5000) (-10000)>,
     <35000 0 40000 10000 5000>,
     <35000 0 40000 10000 5000>,
     <35000 0 40000 10000 5000>,
     <35000 0 40000 10000 5000>,
     <35000 0 40000 10000 5000>;

    qcom,cpr-closed-loop-voltage-fuse-adjustment =

     <35000 35000 40000 40000 40000>,
     <20000 10000 5000 (-5000) (-5000)>,
     <20000 10000 5000 (-5000) (-5000)>,
     <20000 10000 5000 (-5000) (-5000)>,
     <20000 10000 5000 (-5000) (-5000)>,
     <20000 10000 5000 (-5000) (-5000)>,
     <20000 10000 5000 (-5000) (-5000)>,
     <20000 10000 5000 (-5000) (-5000)>,


     <35000 35000 40000 40000 40000>,
     <20000 10000 5000 (-5000) (-5000)>,
     <20000 10000 5000 (-5000) (-5000)>,
     <20000 10000 5000 (-5000) (-5000)>,
     <20000 10000 5000 (-5000) (-5000)>,
     <20000 10000 5000 (-5000) (-5000)>,
     <20000 10000 5000 (-5000) (-5000)>,
     <20000 10000 5000 (-5000) (-5000)>;

    qcom,cpr-open-loop-voltage-adjustment =

     <(-15000) (-15000) (-15000) (-15000)
      (-13000) (-14000) (-15000) (-18000)
      (-20000) (-22000) (-24000) (-25000)
      (-26000) (-27000) (-28000) (-30000)>,


     <(-15000) (-15000) (-15000) (-15000)
      (-13000) (-14000) (-15000) (-18000)
      (-20000) (-22000) (-24000) (-25000)
      (-26000)>;

    qcom,cpr-open-loop-voltage-min-diff =

           <0 0 0 0 (-50000) 0 0 0 0 0 0 0 0 0 0 0>,


           <0 0 0 0 (-50000) 0 0 0 0 0 0 0 0>;

    qcom,cpr-closed-loop-voltage-adjustment =

     <(-15000) (-15000) (-15000) (-15000)
      (-13000) (-14000) (-15000) (-18000)
      (-20000) (-22000) (-24000) (-25000)
      (-26000) (-27000) (-28000) (-30000)>,


     <(-15000) (-15000) (-15000) (-15000)
      (-13000) (-14000) (-15000) (-18000)
      (-20000) (-22000) (-24000) (-25000)
      (-26000)>;

    qcom,allow-voltage-interpolation;
    qcom,allow-quotient-interpolation;
    qcom,cpr-scaled-open-loop-voltage-as-ceiling;

    qcom,cpr-aging-max-voltage-adjustment = <15000>;
    qcom,cpr-aging-ref-corner = <12 12>;
    qcom,cpr-aging-ro-scaling-factor = <3200>;
    qcom,allow-aging-voltage-adjustment =

     <0 0 0 1 1 1 1 1>,


     <0 0 0 1 1 1 1 1>;
   };

   apc0_cbf_vreg: regulator-cbf {
    regulator-name = "apc0_cbf_corner";
    regulator-min-microvolt = <1>;
    regulator-max-microvolt = <19>;

    qcom,proxy-consumer-enable;
    qcom,proxy-consumer-voltage = <13 19>;

    qcom,cpr-pd-bypass-mask = <0x18>;
    qcom,cpr-fuse-corners = <5>;
    qcom,cpr-fuse-combos = <16>;
    qcom,cpr-speed-bins = <2>;
    qcom,cpr-speed-bin-corners = <19 15>;
    qcom,cpr-corners =

     <19 19 19 19 19 19 19 19>,


     <15 15 15 15 15 15 15 15>;

    qcom,cpr-corner-fmax-map =

     <1 2 5 13 19>,


     <1 2 5 13 15>;

    qcom,cpr-voltage-ceiling =

           <670000 670000 745000 745000 745000
     905000 905000 905000 905000 905000
     905000 905000 905000 1140000 1140000
           1140000 1140000 1140000 1140000>,


           <670000 670000 745000 745000 745000
     905000 905000 905000 905000 905000
     905000 905000 905000 1140000 1140000>;

    qcom,cpr-voltage-floor =

           <470000 470000 470000 470000 470000
     470000 470000 470000 470000 470000
     470000 470000 470000 470000 470000
     470000 470000 470000 470000>,


           <470000 470000 470000 470000 470000
     470000 470000 470000 470000 470000
     470000 470000 470000 470000 470000>;

    qcom,cpr-floor-to-ceiling-max-range =

     <80000 80000 80000 80000 80000
      80000 80000 80000 80000 80000
      80000 80000 80000 80000 80000
      80000 80000 80000 80000>,


     <80000 80000 80000 80000 80000
      80000 80000 80000 80000 80000
      80000 80000 80000 80000 80000>;

    qcom,corner-frequencies =

     <307200000 384000000 460800000
      537600000 595200000 672000000
      748800000 825600000 902400000
      979200000 1056000000 1132800000
     1190400000 1228800000 1305600000
     1382400000 1459200000 1536000000
     1593600000>,


     <307200000 384000000 460800000
      537600000 595200000 672000000
      748800000 825600000 902400000
      979200000 1056000000 1132800000
     1190400000 1228800000 1305600000>;

    qcom,cpr-ro-scaling-factor =
          < 0 0 3112 2666 2947 2543 2271 1979
           2623 2317 2772 2450 0 0 0 0>,
          < 0 0 3112 2666 2947 2543 2271 1979
           2623 2317 2772 2450 0 0 0 0>,
          < 0 0 3112 2666 2947 2543 2271 1979
           2623 2317 2772 2450 0 0 0 0>,
          < 0 0 3112 2666 2947 2543 2271 1979
           2623 2317 2772 2450 0 0 0 0>,
          < 0 0 2889 2528 2740 2426 2310 2040
           2519 2257 2668 2372 0 0 0 0>;

    qcom,cpr-open-loop-voltage-fuse-adjustment =

     <30000 0 (-10000) (-10000) (-40000)>,
     <30000 0 (-10000) (-10000) (-40000)>,
     <30000 0 (-10000) (-10000) (-40000)>,
     <45000 0 5000 5000 (-25000)>,
     <45000 0 5000 5000 (-25000)>,
     <45000 0 5000 5000 (-25000)>,
     <45000 0 5000 5000 (-25000)>,
     <45000 0 5000 5000 (-25000)>,


     <30000 0 (-10000) (-10000) (-40000)>,
     <30000 0 (-10000) (-10000) (-40000)>,
     <30000 0 (-10000) (-10000) (-40000)>,
     <45000 0 5000 5000 (-25000)>,
     <45000 0 5000 5000 (-25000)>,
     <45000 0 5000 5000 (-25000)>,
     <45000 0 5000 5000 (-25000)>,
     <45000 0 5000 5000 (-25000)>;

    qcom,cpr-closed-loop-voltage-fuse-adjustment =

     <10000 5000 0 0 0>,
     <10000 5000 (-20000) 0 (-35000)>,
     <10000 5000 (-20000) 0 (-35000)>,
     <10000 5000 (-20000) 0 (-35000)>,
     <10000 5000 (-20000) 0 (-35000)>,
     <10000 5000 (-20000) 0 (-35000)>,
     <10000 5000 (-20000) 0 (-35000)>,
     <10000 5000 (-20000) 0 (-35000)>,


     <10000 5000 0 0 0>,
     <10000 5000 (-20000) 0 (-35000)>,
     <10000 5000 (-20000) 0 (-35000)>,
     <10000 5000 (-20000) 0 (-35000)>,
     <10000 5000 (-20000) 0 (-35000)>,
     <10000 5000 (-20000) 0 (-35000)>,
     <10000 5000 (-20000) 0 (-35000)>,
     <10000 5000 (-20000) 0 (-35000)>;

    qcom,allow-voltage-interpolation;
    qcom,allow-quotient-interpolation;
    qcom,cpr-scaled-open-loop-voltage-as-ceiling;

    qcom,cpr-aging-max-voltage-adjustment = <15000>;
    qcom,cpr-aging-ref-corner = <13 13>;
    qcom,cpr-aging-ro-scaling-factor = <3200>;
    qcom,allow-aging-voltage-adjustment =

     <0 0 0 1 1 1 1 1>,


     <0 0 0 1 1 1 1 1>;
   };
  };

  thread@1 {
   qcom,cpr-thread-id = <1>;
   qcom,cpr-consecutive-up = <0>;
   qcom,cpr-consecutive-down = <3>;
   qcom,cpr-up-threshold = <2>;
   qcom,cpr-down-threshold = <2>;

   apc1_vreg: regulator {
    regulator-name = "apc1_corner";
    regulator-min-microvolt = <1>;
    regulator-max-microvolt = <25>;

    qcom,cpr-pd-bypass-mask = <0xe0>;
    qcom,cpr-fuse-corners = <5>;
    qcom,cpr-fuse-combos = <16>;
    qcom,cpr-speed-bins = <2>;
    qcom,cpr-speed-bin-corners = <25 21>;
    qcom,cpr-corners =

     <25 25 25 25 25 25 25 25>,


     <21 21 21 21 21 21 21 21>;

    qcom,ldo-min-headroom-voltage = <150000>;
    qcom,ldo-max-headroom-voltage = <470000>;
    qcom,ldo-max-voltage = <890000>;
    qcom,uses-mem-acc;

    qcom,cpr-corner-fmax-map =

     <1 4 9 13 25>,


     <1 4 9 13 21>;

    qcom,cpr-voltage-ceiling =

           <670000 670000 670000 670000 745000
     745000 745000 745000 745000 905000
     905000 905000 905000 1140000 1140000
           1140000 1140000 1140000 1140000 1140000
           1140000 1140000 1140000 1140000 1140000>,


           <670000 670000 670000 670000 745000
     745000 745000 745000 745000 905000
     905000 905000 905000 1140000 1140000
           1140000 1140000 1140000 1140000 1140000
           1140000>;

    qcom,cpr-voltage-floor =

           <470000 470000 470000 470000 470000
     470000 470000 470000 470000 470000
     470000 470000 470000 470000 470000
     470000 470000 470000 470000 470000
     470000 470000 470000 470000 470000>,


           <470000 470000 470000 470000 470000
     470000 470000 470000 470000 470000
     470000 470000 470000 470000 470000
     470000 470000 470000 470000 470000
     470000>;

    qcom,cpr-floor-to-ceiling-max-range =

     <80000 80000 80000 80000 80000
      80000 80000 80000 80000 80000
      80000 80000 80000 80000 80000
      80000 80000 80000 80000 80000
      80000 80000 80000 80000 80000>,


     <80000 80000 80000 80000 80000
      80000 80000 80000 80000 80000
      80000 80000 80000 80000 80000
      80000 80000 80000 80000 80000
      80000>;

    qcom,corner-frequencies =

     <307200000 403200000 480000000
      556800000 652800000 729600000
      806400000 883200000 940800000
     1036800000 1113600000 1190400000
     1248000000 1324800000 1401600000
     1478400000 1555200000 1632000000
     1708800000 1785600000 1824000000
     1920000000 1996800000 2073600000
     2150400000>,


     <307200000 403200000 480000000
      556800000 652800000 729600000
      806400000 883200000 940800000
     1036800000 1113600000 1190400000
     1248000000 1324800000 1401600000
     1478400000 1555200000 1632000000
     1708800000 1785600000 1804800000>;

    qcom,cpr-ro-scaling-factor =
          < 0 0 3112 2666 2947 2543 2271 1979
           2623 2317 2772 2450 0 0 0 0>,
          < 0 0 3112 2666 2947 2543 2271 1979
           2623 2317 2772 2450 0 0 0 0>,
          < 0 0 3112 2666 2947 2543 2271 1979
           2623 2317 2772 2450 0 0 0 0>,
          < 0 0 3112 2666 2947 2543 2271 1979
           2623 2317 2772 2450 0 0 0 0>,
          < 0 0 2889 2528 2740 2426 2310 2040
           2519 2257 2668 2372 0 0 0 0>;

    qcom,cpr-open-loop-voltage-fuse-adjustment =

     <20000 0 15000 (-55000) 0>,
     <20000 0 15000 (-55000) 0>,
     <20000 0 15000 0 0>,
     <35000 0 30000 15000 15000>,
     <35000 0 30000 15000 15000>,
     <35000 0 30000 15000 15000>,
     <35000 0 30000 15000 15000>,
     <35000 0 30000 15000 15000>,


     <20000 0 15000 (-55000) 0>,
     <20000 0 15000 (-55000) 0>,
     <20000 0 15000 0 0>,
     <35000 0 30000 15000 15000>,
     <35000 0 30000 15000 15000>,
     <35000 0 30000 15000 15000>,
     <35000 0 30000 15000 15000>,
     <35000 0 30000 15000 15000>;

    qcom,cpr-closed-loop-voltage-fuse-adjustment =

     <35000 35000 40000 (-30000) 40000>,
     < 0 0 0 (-70000) 0>,
     < 0 0 0 0 0>,
     < 0 0 0 0 0>,
     < 0 0 0 0 0>,
     < 0 0 0 0 0>,
     < 0 0 0 0 0>,
     < 0 0 0 0 0>,


     <35000 35000 40000 (-30000) 40000>,
     < 0 0 0 (-70000) 0>,
     < 0 0 0 0 0>,
     < 0 0 0 0 0>,
     < 0 0 0 0 0>,
     < 0 0 0 0 0>,
     < 0 0 0 0 0>,
     < 0 0 0 0 0>;

    qcom,cpr-open-loop-voltage-adjustment =

     <(-15000) (-15000) (-15000) (-15000)
      (-11000) (-12000) (-13000) (-14000)
      (-15000) (-18000) (-21000) (-23000)
      (-25000) (-25000) (-26000) (-26000)
      (-27000) (-27000) (-28000) (-28000)
      (-28000) (-29000) (-29000) (-30000)
      (-30000)>,


     <(-15000) (-15000) (-15000) (-15000)
      (-11000) (-12000) (-13000) (-14000)
      (-15000) (-18000) (-21000) (-23000)
      (-25000) (-25000) (-26000) (-26000)
      (-27000) (-27000) (-28000) (-28000)
      (-28000)>;
    qcom,cpr-open-loop-voltage-min-diff =

     <0 0 0 0 (-50000) 0 0 0 0 0 0 0 0 0 0 0
      0 0 0 0 0 0 0 0 0>,


     <0 0 0 0 (-50000) 0 0 0 0 0 0 0 0 0 0 0
      0 0 0 0 0>;

    qcom,cpr-closed-loop-voltage-adjustment =

     <(-15000) (-15000) (-15000) (-15000)
      (-11000) (-12000) (-13000) (-14000)
      (-15000) (-18000) (-21000) (-23000)
      (-25000) (-25000) (-26000) (-26000)
      (-27000) (-27000) (-28000) (-28000)
      (-28000) (-29000) (-29000) (-30000)
      (-30000)>,


     <(-15000) (-15000) (-15000) (-15000)
      (-11000) (-12000) (-13000) (-14000)
      (-15000) (-18000) (-21000) (-23000)
      (-25000) (-25000) (-26000) (-26000)
      (-27000) (-27000) (-28000) (-28000)
      (-28000)>;

    qcom,allow-voltage-interpolation;
    qcom,allow-quotient-interpolation;
    qcom,cpr-scaled-open-loop-voltage-as-ceiling;

    qcom,cpr-aging-max-voltage-adjustment = <15000>;
    qcom,cpr-aging-ref-corner = <13 13>;
    qcom,cpr-aging-ro-scaling-factor = <3200>;
    qcom,allow-aging-voltage-adjustment =

     <0 0 0 1 1 1 1 1>,


     <0 0 0 1 1 1 1 1>;

    qcom,cpr-dynamic-floor-corner = <1>;
   };
  };
 };

 gfx_cpr: cpr3-ctrl@838000 {
  compatible = "qcom,cpr3-msm8996-mmss-regulator";
  reg = <0x00838000 0x4000>, <0x00074000 0x1000>;
  reg-names = "cpr_ctrl", "fuse_base";
  clocks = <&clock_mmss 0x69a23a6f>,
    <&clock_mmss 0x623ba55f>,
    <&clock_mmss 0x3d15f2b0>;
  clock-names = "core_clk", "iface_clk", "bus_clk";
  interrupts = <0 166 1>;
  interrupt-names = "cpr";
  qcom,cpr-ctrl-name = "gfx";

  qcom,cpr-sensor-time = <1000>;
  qcom,cpr-loop-time = <5000000>;
  qcom,cpr-idle-cycles = <15>;
  qcom,cpr-step-quot-init-min = <10>;
  qcom,cpr-step-quot-init-max = <13>;
  qcom,cpr-count-mode = <2>;

  vdd-supply = <&pmi8994_s2>;
  mem-acc-supply = <&gfx_mem_acc_vreg>;

  qcom,voltage-step = <5000>;

  qcom,cpr-enable;

  qcom,cpr-aging-ref-voltage = <905000>;

  thread@0 {
   qcom,cpr-thread-id = <0>;
   qcom,cpr-consecutive-up = <0>;
   qcom,cpr-consecutive-down = <2>;
   qcom,cpr-up-threshold = <0>;
   qcom,cpr-down-threshold = <2>;

   gfx_vreg: regulator {
    regulator-name = "gfx_corner";
    regulator-min-microvolt = <2>;
    regulator-max-microvolt = <8>;

    qcom,cpr-fuse-corners = <4>;
    qcom,cpr-fuse-combos = <8>;
    qcom,cpr-corners = <8>;

    qcom,cpr-corner-fmax-map = <2 4 6 8>;

    qcom,cpr-voltage-ceiling =
     <400000 670000 670000 745000 825000
      905000 960000 1015000>;
    qcom,cpr-voltage-floor =
     <400000 520000 520000 520000 520000
      520000 520000 520000>;

    qcom,mem-acc-voltage = <1 1 1 1 2 2 2 2>;

    qcom,corner-frequencies =
     <0 133000000 214000000 315000000
      401800000 510000000 560000000
      624000000>;

    qcom,cpr-target-quotients =
          < 0 0 0 0 0 0 0 0
       0 0 0 0 0 0 0 0>,
          < 0 0 0 0 0 0 185 179
     291 299 304 319 0 0 0 0>,
          < 0 0 0 0 0 0 287 273
     425 426 443 453 0 0 0 0>,
          < 0 0 0 0 0 0 414 392
     584 576 608 612 0 0 0 0>,
          < 0 0 0 0 0 0 459 431
     684 644 692 679 0 0 0 0>,
          < 0 0 0 0 0 0 577 543
     798 768 823 810 0 0 0 0>,
          < 0 0 0 0 0 0 669 629
     886 864 924 911 0 0 0 0>,
          < 0 0 0 0 0 0 771 725
     984 970 1036 1024 0 0 0 0>;

    qcom,cpr-ro-scaling-factor =
          < 0 0 0 0 0 0 2035 1917
           1959 2131 2246 2253 0 0 0 0>,
          < 0 0 0 0 0 0 2035 1917
           1959 2131 2246 2253 0 0 0 0>,
          < 0 0 0 0 0 0 2035 1917
           1959 2131 2246 2253 0 0 0 0>,
          < 0 0 0 0 0 0 2035 1917
           1959 2131 2246 2253 0 0 0 0>,
          < 0 0 0 0 0 0 2035 1917
           1959 2131 2246 2253 0 0 0 0>,
          < 0 0 0 0 0 0 2035 1917
           1959 2131 2246 2253 0 0 0 0>,
          < 0 0 0 0 0 0 2035 1917
           1959 2131 2246 2253 0 0 0 0>,
          < 0 0 0 0 0 0 2035 1917
           1959 2131 2246 2253 0 0 0 0>;

    qcom,cpr-open-loop-voltage-fuse-adjustment =
     < 0 0 30000 (-10000)>,
     <(-30000) (-30000) 0 (-10000)>,
     <(-30000) (-30000) 0 (-10000)>,
     <(-70000) 0 0 0>,
     <(-70000) 0 0 0>,
     <(-70000) 0 0 0>,
     <(-70000) 0 0 0>,
     <(-70000) 0 0 0>;
    qcom,cpr-closed-loop-voltage-adjustment =
     < 0 45000 (-5000) 20000 20000 30000
      10000 (-5000)>,
     < 0 45000 (-5000) 20000 20000 30000
      10000 (-5000)>,
     < 0 30000 60000 40000 40000 45000
      25000 35000>,
     < 0 0 30000 10000 10000 45000
      25000 25000>,
     < 0 0 30000 10000 10000 45000
      25000 25000>,
     < 0 0 30000 10000 10000 45000
      25000 25000>,
     < 0 0 30000 10000 10000 45000
      25000 25000>,
     < 0 0 30000 10000 10000 45000
      25000 25000>;
    qcom,cpr-floor-to-ceiling-max-range =
           <0 70000 70000 75000 80000 90000 95000
     100000>;

        qcom,cpr-fused-closed-loop-voltage-adjustment-map =
     <0 0 0 0 0 0 0 0>,
     <0 0 0 0 0 0 0 0>,
     <0 0 0 0 0 0 0 0>,
     <0 0 0 0 0 0 0 0>,
     <0 2 2 2 2 0 0 4>,
     <0 2 2 2 2 0 0 4>,
     <0 2 2 2 2 0 0 4>,
     <0 2 2 2 2 0 0 4>;

    qcom,allow-voltage-interpolation;
    qcom,cpr-scaled-open-loop-voltage-as-ceiling;

    qcom,cpr-aging-max-voltage-adjustment = <15000>;
    qcom,cpr-aging-ref-corner = <6>;
    qcom,cpr-aging-ro-scaling-factor = <2950>;
    qcom,allow-aging-voltage-adjustment =
     <0 0 0 1 1 1 1 1>;
   };
  };
 };

 apc0_pwrcl_mem_acc_vreg: apc0-pwrcl-mem-acc-regulator {
  compatible = "qcom,mem-acc-regulator";
  reg = <0x099e00c0 0x4>;
  reg-names = "acc-sel-l1";
  regulator-name = "apc0_pwrcl_mem_acc_corner";
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <2>;
  qcom,corner-acc-map = <0x2 0x0>;

  qcom,acc-sel-l1-bit-pos = <0>;
  qcom,acc-sel-l1-bit-size = <2>;
 };

 apc1_perfcl_mem_acc_vreg: apc1-perfcl-mem-acc-regulator {
  compatible = "qcom,mem-acc-regulator";
  reg = <0x099e00c0 0x4>;
  reg-names = "acc-sel-l1";
  regulator-name = "apc1_perfcl_mem_acc_corner";
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <2>;
  qcom,corner-acc-map = <0x2 0x0>;

  qcom,acc-sel-l1-bit-pos = <2>;
  qcom,acc-sel-l1-bit-size = <2>;
 };

 apcc_l3_mem_acc_vreg: apcc-l3-mem-acc-regulator {
  compatible = "qcom,mem-acc-regulator";
  reg = <0x099e00c0 0x4>;
  reg-names = "acc-sel-l1";
  regulator-name = "apcc_l3_mem_acc_corner";
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <2>;
  qcom,corner-acc-map = <0x1 0x0>;

  qcom,acc-sel-l1-bit-pos = <4>;
  qcom,acc-sel-l1-bit-size = <1>;
 };

 gfx_mem_acc_vreg: regulator@007af004 {
  compatible = "qcom,mem-acc-regulator";
  reg = <0x007af004 0x4>;
  reg-names = "acc-sel-l1";
  regulator-name = "gfx_mem_acc_corner";
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <2>;

  qcom,corner-acc-map = <0x1 0x0>;
  qcom,acc-sel-l1-bit-pos = <0>;
  qcom,acc-sel-l1-bit-size = <1>;
 };


 kryo0_vreg: regulator@99a2000 {
  compatible = "qcom,kryo-regulator";
  regulator-name = "kryo0";
  reg = <0x99a2000 0x1000>, <0x99e0000 0x1000>,
        <0x9820000 0x1000>;
  reg-names = "pm-apc", "pm-apcc", "apcs-csr";
  regulator-min-microvolt = <468197>;
  regulator-max-microvolt = <892467>;
  qcom,ldo-default-voltage = <750000>;
  qcom,retention-voltage = <520000>;
  qcom,ldo-headroom-voltage = <150000>;
  qcom,vref-functional-step-voltage = <4466>;
  qcom,vref-functional-min-voltage = <325285>;
  qcom,vref-retention-step-voltage = <4466>;
  qcom,vref-retention-min-voltage = <325285>;
  qcom,ldo-config-init = <0xf1f0e471>;
  qcom,apm-config-init = <0x0>;
  qcom,cluster-num = <0>;
  kryo0_retention_vreg: regulator {
   regulator-name = "kryo0-retention";
   regulator-min-microvolt = <468197>;
   regulator-max-microvolt = <892467>;
  };
 };

 kryo1_vreg: regulator@99d2000 {
  compatible = "qcom,kryo-regulator";
  regulator-name = "kryo1";
  reg = <0x99d2000 0x1000>, <0x99e0000 0x1000>,
        <0x9820000 0x1000>;
  reg-names = "pm-apc", "pm-apcc", "apcs-csr";
  regulator-min-microvolt = <468197>;
  regulator-max-microvolt = <892467>;
  qcom,ldo-default-voltage = <750000>;
  qcom,retention-voltage = <520000>;
  qcom,ldo-headroom-voltage = <150000>;
  qcom,vref-functional-step-voltage = <4466>;
  qcom,vref-functional-min-voltage = <325285>;
  qcom,vref-retention-step-voltage = <4466>;
  qcom,vref-retention-min-voltage = <325285>;
  qcom,cluster-num = <1>;
  qcom,ldo-config-init = <0xf1f0e471>;
  qcom,apm-config-init = <0x0>;
  kryo1_retention_vreg: regulator {
   regulator-name = "kryo1-retention";
   regulator-min-microvolt = <468197>;
   regulator-max-microvolt = <892467>;
  };
 };


 spi_eth_vreg: spi_eth_phy_vreg {
  compatible = "regulator-fixed";
  regulator-name = "ethernet_phy";
  gpio = <&pm8994_mpps 5 0>;
  enable-active-high;
  status = "disabled";
 };

 usb_otg_switch: usb-otg-switch {
  compatible = "regulator-fixed";
  regulator-name = "usb_otg_vreg";
  vin-supply = <&smbcharger_external_otg>;
  enable-active-high;
  gpio = <&pmi8994_gpios 5 0>;
  status = "disabled";
 };


 rome_vreg: rome_vreg {
  compatible = "regulator-fixed";
  regulator-name = "rome_vreg";
  startup-delay-us = <4000>;
  enable-active-high;
  gpio = <&pm8994_gpios 9 0>;
 };
};

&pmi8994_charger {
 otg-parent-supply = <&pmi8994_boost_5v>;
 smbcharger_charger_otg: qcom,smbcharger-boost-otg {
  regulator-name = "smbcharger_charger_otg";
 };

 smbcharger_external_otg: qcom,smbcharger-external-otg {
  regulator-name = "smbcharger_external_otg";
 };
};
# 3968 "../arch/arm64/boot/dts/qcom/msm8996.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm8996-camera.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/msm8996-camera.dtsi"
&soc {
 qcom,msm-cam@8c0000 {
  compatible = "qcom,msm-cam";
  reg = <0x8c0000 0x40000>;
  reg-names = "msm-cam";
  status = "ok";
  bus-vectors = "suspend", "svs", "nominal", "turbo";
  qcom,bus-votes = <0 300000000 640000000 640000000>;
 };

 qcom,csiphy@a34000 {
  cell-index = <0>;
  compatible = "qcom,csiphy-v3.5", "qcom,csiphy";
  reg = <0xa34000 0x1000>, <0xA00030 0x4>;
  reg-names = "csiphy", "csiphy_clk_mux";
  interrupts = <0 78 0>;
  interrupt-names = "csiphy";
  clocks = <&clock_mmss 0x8f8b2d33>,
   <&clock_mmss 0x9a212c6d>,
   <&clock_mmss 0xc8a309be>,
   <&clock_mmss 0xff93b3c8>,
   <&clock_mmss 0xc4ff91d4>,
   <&clock_mmss 0xd2474b12>,
   <&clock_mmss 0xf2a54f5a>;
  clock-names = "camss_top_ahb_clk",
   "ispif_ahb_clk", "csiphy_timer_src_clk",
   "csiphy_timer_clk", "camss_ahb_clk",
   "csiphy_3p_clk_src", "csi_phy_3p_clk";
  qcom,clock-rates = <0 0 266700000 0 0 320000000 0>;
 };

 qcom,csiphy@a35000 {
  cell-index = <1>;
  compatible = "qcom,csiphy-v3.5", "qcom,csiphy";
  reg = <0xa35000 0x1000>, <0xA00038 0x4>;
  reg-names = "csiphy", "csiphy_clk_mux";
  interrupts = <0 79 0>;
  interrupt-names = "csiphy";
  clocks = <&clock_mmss 0x8f8b2d33>,
   <&clock_mmss 0x9a212c6d>,
   <&clock_mmss 0x7c0fe23a>,
   <&clock_mmss 0x6c399ab6>,
   <&clock_mmss 0xc4ff91d4>,
   <&clock_mmss 0x46a02aff>,
   <&clock_mmss 0x8bf70cb2>;
  clock-names = "camss_top_ahb_clk",
   "ispif_ahb_clk", "csiphy_timer_src_clk",
   "csiphy_timer_clk", "camss_ahb_clk",
   "csiphy_3p_clk_src", "csi_phy_3p_clk";
  qcom,clock-rates = <0 0 200000000 0 0 100000000 0>;
 };

 qcom,csiphy@a36000 {
  cell-index = <2>;
  compatible = "qcom,csiphy-v3.5", "qcom,csiphy";
  reg = <0xa36000 0x1000>, <0xA00040 0x4>;
  reg-names = "csiphy", "csiphy_clk_mux";
  interrupts = <0 80 0>;
  interrupt-names = "csiphy";
  clocks = <&clock_mmss 0x8f8b2d33>,
   <&clock_mmss 0x9a212c6d>,
   <&clock_mmss 0x62ffea9c>,
   <&clock_mmss 0x24f47f49>,
   <&clock_mmss 0xc4ff91d4>,
   <&clock_mmss 0x1447813f>,
   <&clock_mmss 0x1c14c939>;
  clock-names = "camss_top_ahb_clk",
   "ispif_ahb_clk", "csiphy_timer_src_clk",
   "csiphy_timer_clk", "camss_ahb_clk",
   "csiphy_3p_clk_src", "csi_phy_3p_clk";
  qcom,clock-rates = <0 0 200000000 0 0 100000000 0>;
 };

 qcom,csid@a30000 {
  cell-index = <0>;
  compatible = "qcom,csid-v3.5", "qcom,csid";
  reg = <0xa30000 0x400>;
  reg-names = "csid";
  interrupts = <0 296 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1250000>;
  qcom,mipi-csi-vdd-supply = <&pm8994_l2>;
  mmagic-supply = <&gdsc_mmagic_camss>;
  gdscr-supply = <&gdsc_camss_top>;
  qcom,cam-vreg-name = "mmagic", "gdscr";
  clocks = <&clock_mmss 0x3d15f2b0>,
   <&clock_mmss 0x8f8b2d33>,
   <&clock_mmss 0x9a212c6d>,
   <&clock_mmss 0x227e65bc>,
   <&clock_mmss 0x30862ddb>,
   <&clock_mmss 0x2cecfb84>,
   <&clock_mmss 0x6e29c972>,
   <&clock_mmss 0x83645ef5>,
   <&clock_mmss 0x6946f77b>,
   <&clock_mmss 0xc4ff91d4>;
  clock-names = "mmagic_camss_ahb_clk", "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_src_clk", "csi_clk",
   "csi_phy_clk", "csi_ahb_clk", "csi_rdi_clk",
   "csi_pix_clk", "camss_ahb_clk";
  qcom,clock-rates = <0 0 0 480000000 0 0 0 0 0 0>;
  status = "ok";
 };

 qcom,csid@a30400 {
  cell-index = <1>;
  compatible = "qcom,csid-v3.5", "qcom,csid";
  reg = <0xa30400 0x400>;
  reg-names = "csid";
  interrupts = <0 297 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1250000>;
  qcom,mipi-csi-vdd-supply = <&pm8994_l2>;
  mmagic-supply = <&gdsc_mmagic_camss>;
  gdscr-supply = <&gdsc_camss_top>;
  qcom,cam-vreg-name = "mmagic", "gdscr";
  clocks = <&clock_mmss 0x3d15f2b0>,
   <&clock_mmss 0x8f8b2d33>,
   <&clock_mmss 0x9a212c6d>,
   <&clock_mmss 0x6a2a6c36>,
   <&clock_mmss 0xb150f052>,
   <&clock_mmss 0xb989f06d>,
   <&clock_mmss 0xccc15f06>,
   <&clock_mmss 0x4d2f3352>,
   <&clock_mmss 0x58d19bf3>,
   <&clock_mmss 0xc4ff91d4>;
  clock-names = "mmagic_camss_ahb_clk", "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_src_clk", "csi_clk",
   "csi_phy_clk", "csi_ahb_clk", "csi_rdi_clk",
   "csi_pix_clk", "camss_ahb_clk";
  qcom,clock-rates = <0 0 0 200000000 0 0 0 0 0 0>;
 };

 qcom,csid@a30800 {
  cell-index = <2>;
  compatible = "qcom,csid-v3.5", "qcom,csid";
  reg = <0xa30800 0x400>;
  reg-names = "csid";
  interrupts = <0 298 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1250000>;
  qcom,mipi-csi-vdd-supply = <&pm8994_l2>;
  mmagic-supply = <&gdsc_mmagic_camss>;
  gdscr-supply = <&gdsc_camss_top>;
  qcom,cam-vreg-name = "mmagic", "gdscr";
  clocks = <&clock_mmss 0x3d15f2b0>,
   <&clock_mmss 0x8f8b2d33>,
   <&clock_mmss 0x9a212c6d>,
   <&clock_mmss 0x4113589f>,
   <&clock_mmss 0x74fc92e8>,
   <&clock_mmss 0xda05d9d8>,
   <&clock_mmss 0x92d02d75>,
   <&clock_mmss 0xdc1b2081>,
   <&clock_mmss 0xf8ed0731>,
   <&clock_mmss 0xc4ff91d4>;
  clock-names = "mmagic_camss_ahb_clk", "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_src_clk", "csi_clk",
   "csi_phy_clk", "csi_ahb_clk", "csi_rdi_clk",
   "csi_pix_clk", "camss_ahb_clk";
  qcom,clock-rates = <0 0 0 200000000 0 0 0 0 0 0>;
 };

 qcom,csid@a30c00 {
  cell-index = <3>;
  compatible = "qcom,csid-v3.5", "qcom,csid";
  reg = <0xa30c00 0x400>;
  reg-names = "csid";
  interrupts = <0 299 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1250000>;
  qcom,mipi-csi-vdd-supply = <&pm8994_l2>;
  mmagic-supply = <&gdsc_mmagic_camss>;
  gdscr-supply = <&gdsc_camss_top>;
  qcom,cam-vreg-name = "mmagic", "gdscr";
  clocks = <&clock_mmss 0x3d15f2b0>,
   <&clock_mmss 0x8f8b2d33>,
   <&clock_mmss 0x9a212c6d>,
   <&clock_mmss 0xfd934012>,
   <&clock_mmss 0x39488fdd>,
   <&clock_mmss 0x8b6063b9>,
   <&clock_mmss 0xee5e459c>,
   <&clock_mmss 0xb6750046>,
   <&clock_mmss 0xd82bd467>,
   <&clock_mmss 0xc4ff91d4>;
  clock-names = "mmagic_camss_ahb_clk", "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_src_clk", "csi_clk",
   "csi_phy_clk", "csi_ahb_clk", "csi_rdi_clk",
   "csi_pix_clk", "camss_ahb_clk";
  qcom,clock-rates = <0 0 0 200000000 0 0 0 0 0 0>;
 };

 qcom,ispif@a31000 {
  cell-index = <0>;
  compatible = "qcom,ispif-v3.0", "qcom,ispif";
  reg = <0xa31000 0xc00>,
   <0xa00020 0x4>;
  reg-names = "ispif", "csi_clk_mux";
  interrupts = <0 309 0>;
  interrupt-names = "ispif";
  qcom,num-isps = <0x2>;
  camss-vdd-supply = <&gdsc_camss_top>;
  mmagic-vdd-supply = <&gdsc_mmagic_camss>;
  vfe0-vdd-supply = <&gdsc_vfe0>;
  vfe1-vdd-supply = <&gdsc_vfe1>;
  qcom,vdd-names = "camss-vdd", "mmagic-vdd", "vfe0-vdd",
    "vfe1-vdd";
  clocks = <&clock_mmss 0x3d15f2b0>,
   <&clock_mmss 0x8f8b2d33>,
   <&clock_mmss 0xc4ff91d4>,
   <&clock_mmss 0x9a212c6d>,
   <&clock_mmss 0x227e65bc>,
   <&clock_mmss 0x30862ddb>,
   <&clock_mmss 0x83645ef5>,
   <&clock_mmss 0x6946f77b>,
   <&clock_mmss 0x6a2a6c36>,
   <&clock_mmss 0xb150f052>,
   <&clock_mmss 0x4d2f3352>,
   <&clock_mmss 0x58d19bf3>,
   <&clock_mmss 0x4113589f>,
   <&clock_mmss 0x74fc92e8>,
   <&clock_mmss 0xdc1b2081>,
   <&clock_mmss 0xf8ed0731>,
   <&clock_mmss 0xfd934012>,
   <&clock_mmss 0x39488fdd>,
   <&clock_mmss 0xb6750046>,
   <&clock_mmss 0xd82bd467>,
   <&clock_mmss 0xa0c2bd8f>,
   <&clock_mmss 0x1e9bb8c4>,
   <&clock_mmss 0x3023937a>,
   <&clock_mmss 0x4e357366>,
   <&clock_mmss 0x5bffa69b>,
   <&clock_mmss 0xe66fa522>;
  clock-names = "mmagic_camss_ahb_clk",
   "camss_top_ahb_clk",
   "camss_ahb_clk", "ispif_ahb_clk",
   "csi0_src_clk", "csi0_clk",
   "csi0_pix_clk", "csi0_rdi_clk",
   "csi1_src_clk", "csi1_clk",
   "csi1_pix_clk", "csi1_rdi_clk",
   "csi2_src_clk", "csi2_clk",
   "csi2_pix_clk", "csi2_rdi_clk",
   "csi3_src_clk", "csi3_clk",
   "csi3_pix_clk", "csi3_rdi_clk",
   "vfe0_clk_src", "camss_vfe_vfe0_clk", "camss_csi_vfe0_clk",
   "vfe1_clk_src", "camss_vfe_vfe1_clk", "camss_csi_vfe1_clk";
  qcom,clock-rates = <0 0 0 0
   480000000 0 0 0
   200000000 0 0 0
   200000000 0 0 0
   200000000 0 0 0
   0 0 0
   0 0 0>;
  qcom,clock-control = "NO_SET_RATE", "NO_SET_RATE",
   "NO_SET_RATE", "NO_SET_RATE",
   "SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE",
   "SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE",
   "SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE",
   "SET_RATE", "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE",
   "INIT_RATE", "NO_SET_RATE", "NO_SET_RATE",
   "INIT_RATE", "NO_SET_RATE", "NO_SET_RATE";
  status = "ok";
 };

 vfe0: qcom,vfe0@a10000 {
  cell-index = <0>;
  compatible = "qcom,vfe47";
  reg = <0xa10000 0x4000>,
   <0xa40000 0x3000>;
  reg-names = "vfe", "vfe_vbif";
  interrupts = <0 314 0>;
  interrupt-names = "vfe";
  vdd-supply = <&gdsc_vfe0>;
  mmagic-vdd-supply = <&gdsc_mmagic_camss>;
  camss-vdd-supply = <&gdsc_camss_top>;
  clocks = <&clock_mmss 0x3d15f2b0>,
   <&clock_mmss 0xa8b1c16b>,
   <&clock_mmss 0x8f8b2d33>,
   <&clock_mmss 0xc4ff91d4>,
   <&clock_mmss 0xa0c2bd8f>,
   <&clock_mmss 0x1e9bb8c4>,
   <&clock_mmss 0x3023937a>,
   <&clock_mmss 0x595197bc>,
   <&clock_mmss 0x4652833c>,
   <&clock_mmss 0x273d4c31>,
   <&clock_mmss 0x22835fa4>,
   <&clock_mmss 0xde483725>;
  clock-names = "mmagic_ahb_clk",
   "camss_axi_clk",
   "camss_top_ahb_clk" , "camss_ahb_clk",
   "vfe_clk_src", "camss_vfe_clk",
   "camss_csi_vfe_clk",
   "vfe_vbif_ahb_clk", "vfe_ahb_clk",
   "bus_clk", "vfe_stream_clk", "smmu_vfe_axi_clk";
  qcom,clock-rates = <0 0 0 0 320000000 0 0 0 0 0 0 0>;
  status = "ok";
  qos-entries = <8>;
  qos-regs = <0x404 0x408 0x40c 0x410 0x414 0x418
   0x41c 0x420>;
  qos-settings = <0xaaa9aaa9
   0xaaa9aaa9
   0xaaa9aaa9
   0xaaa9aaa9
   0xaaa9aaa9
   0xaaa9aaa9
   0xaaa9aaa9
   0x0001aaa9>;
  vbif-entries = <1>;
  vbif-regs = <0x124>;
  vbif-settings = <0x3>;
  ds-entries = <17>;
  ds-regs = <0x424 0x428 0x42c 0x430 0x434
   0x438 0x43c 0x440 0x444 0x448 0x44c
   0x450 0x454 0x458 0x45c 0x460 0x464>;
  ds-settings = <0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0x40000103>;
  max-clk-svs = <300000000>;
  max-clk-nominal = <465000000>;
  max-clk-turbo = <600000000>;
 };

 vfe1: qcom,vfe1@a14000 {
  cell-index = <1>;
  compatible = "qcom,vfe47";
  reg = <0xa14000 0x4000>,
   <0xa40000 0x3000>;
  reg-names = "vfe", "vfe_vbif";
  interrupts = <0 315 0>;
  interrupt-names = "vfe";
  vdd-supply = <&gdsc_vfe1>;
  mmagic-vdd-supply = <&gdsc_mmagic_camss>;
  camss-vdd-supply = <&gdsc_camss_top>;
  clocks = <&clock_mmss 0x3d15f2b0>,
   <&clock_mmss 0xa8b1c16b>,
   <&clock_mmss 0x8f8b2d33>,
   <&clock_mmss 0xc4ff91d4>,
   <&clock_mmss 0x4e357366>,
   <&clock_mmss 0x5bffa69b>,
   <&clock_mmss 0xe66fa522>,
   <&clock_mmss 0x595197bc>,
   <&clock_mmss 0x6a56abd3>,
   <&clock_mmss 0x273d4c31>,
   <&clock_mmss 0x92f849b9>,
   <&clock_mmss 0xde483725>;
  clock-names = "mmagic_ahb_clk",
   "camss_axi_clk",
   "camss_top_ahb_clk" , "camss_ahb_clk",
   "vfe_clk_src", "camss_vfe_clk",
   "camss_csi_vfe_clk",
   "vfe_vbif_ahb_clk", "vfe_ahb_clk",
   "bus_clk", "vfe_stream_clk", "smmu_vfe_axi_clk";
  qcom,clock-rates = <0 0 0 0 320000000 0 0 0 0 0 0 0>;
  status = "ok";
  qos-entries = <8>;
  qos-regs = <0x404 0x408 0x40c 0x410 0x414 0x418
   0x41c 0x420>;
  qos-settings = <0xaaa9aaa9
   0xaaa9aaa9
   0xaaa9aaa9
   0xaaa9aaa9
   0xaaa9aaa9
   0xaaa9aaa9
   0xaaa9aaa9
   0x0001aaa9>;
  vbif-entries = <1>;
  vbif-regs = <0x124>;
  vbif-settings = <0x3>;
  ds-entries = <17>;
  ds-regs = <0x424 0x428 0x42c 0x430 0x434
   0x438 0x43c 0x440 0x444 0x448 0x44c
   0x450 0x454 0x458 0x45c 0x460 0x464>;
  ds-settings = <0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0xcccc0011
   0x40000103>;
  max-clk-svs = <300000000>;
  max-clk-nominal = <465000000>;
  max-clk-turbo = <600000000>;
 };

 qcom,vfe {
  compatible = "qcom,vfe";
  num_child = <2>;
 };

 qcom,cam_smmu {
  compatible = "qcom,msm-cam-smmu";

  msm_cam_smmu_cb1 {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&vfe_smmu 0>,
     <&vfe_smmu 1>,
     <&vfe_smmu 2>,
     <&vfe_smmu 3>;
   label = "vfe";
   qcom,scratch-buf-support;
  };

  msm_cam_smmu_cb3 {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&cpp_fd_smmu 0>;
   label = "cpp";
  };

  msm_cam_smmu_cb4 {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&cpp_fd_smmu 1>;
   label = "camera_fd";
  };

  msm_cam_smmu_cb5 {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&jpeg_smmu 0>;
   label = "jpeg_enc0";
  };

  msm_cam_smmu_cb6 {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&jpeg_smmu 1>;
   label = "jpeg_dma";
  };

  msm_cam_smmu_cb7 {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&jpeg_smmu 2>;
   label = "jpeg_dec";
  };
 };

 qcom,jpeg@a1c000 {
  cell-index = <0>;
  compatible = "qcom,jpeg";
  reg = <0xa1c000 0x4000>,
   <0xa60000 0x3000>;
  reg-names = "jpeg_hw", "jpeg_vbif";
  interrupts = <0 316 0>;
  interrupt-names = "jpeg";
  mmagic-vdd-supply = <&gdsc_mmagic_camss>;
  camss-vdd-supply = <&gdsc_camss_top>;
  vdd-supply = <&gdsc_jpeg>;
  qcom,vdd-names = "mmagic-vdd", "camss-vdd", "vdd";
  clock-names = "mmss_mmagic_ahb_clk",
         "core_clk", "iface_clk", "bus_clk0",
         "camss_top_ahb_clk", "camss_ahb_clk",
         "smmu_jpeg_axi_clk", "mmagic_camss_axi_clk";
  clocks = <&clock_mmss 0x3d15f2b0>,
   <&clock_mmss 0x0b0e2db7>,
   <&clock_mmss 0x1f47fd28>,
   <&clock_mmss 0x9e5545c8>,
   <&clock_mmss 0x8f8b2d33>,
   <&clock_mmss 0xc4ff91d4>,
   <&clock_mmss 0x41112f37>,
   <&clock_mmss 0xa8b1c16b>;
  qcom,clock-rates = <0 320000000 0 0 0 0 0 0>;
  qcom,vbif-reg-settings = <0x4 0x1>;
  qcom,prefetch-reg-settings = <0x30c 0x1111>,
   <0x318 0x31>,
   <0x324 0x31>,
   <0x330 0x31>,
   <0x33c 0x0>;
  qcom,msm-bus,name = "msm_camera_jpeg0";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps = <62 512 0 0>,
   <62 512 666675 666675>;
  status = "ok";
 };

 qcom,jpeg@a24000 {
  cell-index = <2>;
  compatible = "qcom,jpeg";
  reg = <0xa24000 0x4000>,
   <0xa60000 0x3000>;
  reg-names = "jpeg_hw", "jpeg_vbif";
  interrupts = <0 318 0>;
  interrupt-names = "jpeg";
  mmagic-vdd-supply = <&gdsc_mmagic_camss>;
  camss-vdd-supply = <&gdsc_camss_top>;
  vdd-supply = <&gdsc_jpeg>;
  qcom,vdd-names = "mmagic-vdd", "camss-vdd", "vdd";
  clock-names = "mmss_mmagic_ahb_clk",
    "core_clk", "iface_clk", "bus_clk0",
    "camss_top_ahb_clk", "camss_ahb_clk",
    "smmu_jpeg_axi_clk", "mmagic_camss_axi_clk";
  clocks = <&clock_mmss 0x3d15f2b0>,
   <&clock_mmss 0xd7291c8d>,
   <&clock_mmss 0x1f47fd28>,
   <&clock_mmss 0x9e5545c8>,
   <&clock_mmss 0x8f8b2d33>,
   <&clock_mmss 0xc4ff91d4>,
   <&clock_mmss 0x41112f37>,
   <&clock_mmss 0xa8b1c16b>;
  qcom,clock-rates = <0 266670000 0 0 0 0 0 0>;
  qcom,vbif-reg-settings = <0x4 0x1>;
  qcom,prefetch-reg-settings = <0x30c 0x1111>,
   <0x318 0x0>,
   <0x324 0x31>,
   <0x330 0x31>,
   <0x33c 0x31>;
  qcom,msm-bus,name = "msm_camera_jpeg2";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps = <62 512 0 0>,
   <62 512 666675 666675>;
  status = "ok";
 };

 qcom,jpeg@aa0000 {
  cell-index = <3>;
  compatible = "qcom,jpeg_dma";
  reg = <0xaa0000 0x4000>,
   <0xa60000 0x3000>;
  reg-names = "jpeg_hw", "jpeg_vbif";
  interrupts = <0 304 0>;
  interrupt-names = "jpeg";
  mmagic-vdd-supply = <&gdsc_mmagic_camss>;
  camss-vdd-supply = <&gdsc_camss_top>;
  vdd-supply = <&gdsc_jpeg>;
  qcom,vdd-names = "mmagic-vdd", "camss-vdd", "vdd";
  clock-names = "mmss_mmagic_ahb_clk",
    "core_clk", "iface_clk", "bus_clk0",
    "camss_top_ahb_clk", "camss_ahb_clk",
    "smmu_jpeg_axi_clk", "mmagic_camss_axi_clk";
  clocks = <&clock_mmss 0x3d15f2b0>,
   <&clock_mmss 0x2336e65d>,
   <&clock_mmss 0x1f47fd28>,
   <&clock_mmss 0x9e5545c8>,
   <&clock_mmss 0x8f8b2d33>,
   <&clock_mmss 0xc4ff91d4>,
   <&clock_mmss 0x41112f37>,
   <&clock_mmss 0xa8b1c16b>;
  qcom,clock-rates = <0 266670000 0 0 0 0 0 0>;
  qcom,vbif-reg-settings = <0x4 0x1>;
  qcom,prefetch-reg-settings = <0x18c 0x11>,
   <0x1a0 0x31>,
   <0x1b0 0x31>;
  qcom,msm-bus,name = "msm_camera_jpeg_dma";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps = <62 512 0 0>,
   <62 512 666675 666675>;
  status = "ok";
 };

 qcom,irqrouter@a00000 {
  cell-index = <0>;
  compatible = "qcom,irqrouter";
  reg = <0xa00000 0x4000>;
  reg-names = "irqrouter";
 };

 cpp: qcom,cpp@a04000 {
  cell-index = <0>;
  compatible = "qcom,cpp";
  reg = <0xa04000 0x100>,
   <0xa80000 0x3000>,
   <0xa18000 0x3000>,
   <0x8c36D4 0x4>;
  reg-names = "cpp", "cpp_vbif", "cpp_hw", "camss_cpp";
  interrupts = <0 294 0>;
  interrupt-names = "cpp";
  mmagic-vdd-supply = <&gdsc_mmagic_camss>;
  camss-vdd-supply = <&gdsc_camss_top>;
  vdd-supply = <&gdsc_cpp>;
  qcom,vdd-names = "mmagic-vdd", "camss-vdd", "vdd";
  clocks = <&clock_mmss 0x3d15f2b0>,
   <&clock_mmss 0xa8b1c16b>,
   <&clock_mmss 0x8f8b2d33>,
   <&clock_mmss 0x8382f56d>,
   <&clock_mmss 0x12e9a87b>,
   <&clock_mmss 0x5598c804>,
   <&clock_mmss 0xb82f366b>,
   <&clock_mmss 0x33a23277>,
   <&clock_mmss 0xc4ff91d4>,
   <&clock_mmss 0xa6bb2f4a>,
   <&clock_mmss 0xb5f31be4>;
  clock-names = "mmss_mmagic_ahb_clk",
   "mmagic_camss_axi_clk", "camss_top_ahb_clk",
   "cpp_core_clk", "camss_cpp_ahb_clk",
   "camss_cpp_axi_clk", "camss_cpp_clk",
   "micro_iface_clk", "camss_ahb_clk",
   "smmu_cpp_axi_clk", "cpp_vbif_ahb_clk";
  qcom,clock-rates = <0 0 0 465000000 0 0 465000000 0 0 0 0>;
  qcom,min-clock-rate = <200000000>;
  qcom,bus-master = <1>;
  qcom,vbif-qos-setting = <0x20 0x10000000>,
   <0x24 0x10000000>,
   <0x28 0x10000000>,
   <0x2C 0x10000000>;
  status = "ok";
  qcom,msm-bus,name = "msm_camera_cpp";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <106 512 0 0>,
   <106 512 0 0>;
  qcom,msm-bus-vector-dyn-vote;
  qcom,cpp-fw-payload-info {
   qcom,stripe-base = <553>;
   qcom,plane-base = <481>;
   qcom,stripe-size = <61>;
   qcom,plane-size = <24>;
   qcom,fe-ptr-off = <11>;
   qcom,we-ptr-off = <23>;
   qcom,ref-fe-ptr-off = <17>;
   qcom,ref-we-ptr-off = <36>;
   qcom,we-meta-ptr-off = <42>;
   qcom,fe-mmu-pf-ptr-off = <6>;
   qcom,ref-fe-mmu-pf-ptr-off = <9>;
   qcom,we-mmu-pf-ptr-off = <12>;
   qcom,dup-we-mmu-pf-ptr-off = <17>;
   qcom,ref-we-mmu-pf-ptr-off = <22>;
   qcom,set-group-buffer-len = <135>;
   qcom,dup-frame-indicator-off = <70>;
  };
 };

 qcom,fd@aa4000 {
  cell-index = <0>;
  compatible = "qcom,face-detection";
  reg = <0xaa4000 0x800>,
   <0xaa5000 0x400>,
   <0xa80000 0x3000>;
  reg-names = "fd_core", "fd_misc", "fd_vbif";
  interrupts = <0 293 0>;
  interrupt-names = "fd";
  mmagic-vdd-supply = <&gdsc_mmagic_camss>;
  camss-vdd-supply = <&gdsc_camss_top>;
  vdd-supply = <&gdsc_fd>;
  qcom,vdd-names = "mmagic-vdd", "camss-vdd", "vdd";
  clocks = <&clock_mmss 0x3d15f2b0>,
   <&clock_mmss 0xa8b1c16b>,
   <&clock_mmss 0x8f8b2d33>,
   <&clock_mmss 0xe4799ab7>,
   <&clock_mmss 0x3badcae4>,
   <&clock_mmss 0x7e624e15>,
   <&clock_mmss 0x868a2c5c>,
   <&clock_mmss 0xa6bb2f4a>,
   <&clock_mmss 0xc4ff91d4>,
   <&clock_mmss 0x5598c804>,
   <&clock_mmss 0xb5f31be4>,
   <&clock_mmss 0x3ad82d84>;
  clock-names = "mmss_mmagic_ahb_clk",
   "mmagic_camss_axi_clk", "camss_top_ahb_clk",
   "fd_core_clk_src", "fd_core_clk",
   "fd_core_uar_clk", "fd_ahb_clk",
   "smmu_cpp_axi_clk", "camss_ahb_clk",
   "camss_cpp_axi_clk", "cpp_vbif_ahb_clk",
   "smmu_cpp_ahb_clk";
  qcom,clock-rates =
   <0 0 0 400000000 400000000 0 0 0 0 0 0 0>,
   <0 0 0 400000000 400000000 0 0 0 0 0 0 0>,
   <0 0 0 200000000 200000000 0 0 0 0 0 0 0>,
   <0 0 0 100000000 100000000 0 0 0 0 0 0 0>;
  qcom,msm-bus,name = "msm_camera_fd";
  qcom,msm-bus,num-cases = <4>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps = <106 512 0 0>,
   <106 512 13000 13000>,
   <106 512 13000 13000>,
   <106 512 13000 13000>;
  qcom,fd-vbif-reg-settings = <0x20 0x10000000 0x30000000>,
   <0x24 0x10000000 0x30000000>,
   <0x28 0x10000000 0x30000000>,
   <0x2c 0x10000000 0x30000000>;
  qcom,fd-misc-reg-settings = <0x20 0x2 0x3>,
   <0x24 0x2 0x3>;
  status = "ok";
 };

 cci: qcom,cci@a0c000 {
  cell-index = <0>;
  compatible = "qcom,cci";
  reg = <0xa0c000 0x4000>;
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "cci";
  interrupts = <0 295 0>;
  interrupt-names = "cci";
  status = "ok";
  mmagic-supply = <&gdsc_mmagic_camss>;
  gdscr-supply = <&gdsc_camss_top>;
  qcom,cam-vreg-name = "mmagic", "gdscr";
  clocks = <&clock_mmss 0x3d15f2b0>,
   <&clock_mmss 0x8f8b2d33>,
   <&clock_mmss 0x822f3d97>,
   <&clock_mmss 0x04c4441a>,
   <&clock_mmss 0xd6cb5eb9>,
   <&clock_mmss 0xc4ff91d4>;
  clock-names = "mmagic_camss_ahb_clk", "camss_top_ahb_clk",
                        "cci_src_clk", "cci_ahb_clk", "camss_cci_clk",
   "camss_ahb_clk";
  qcom,clock-rates = <0 0 19200000 0 0 0>,
   <0 0 37500000 0 0 0>;
  pinctrl-names = "cci_default", "cci_suspend";
   pinctrl-0 = <&cci0_active &cci1_active>;
   pinctrl-1 = <&cci0_suspend &cci1_suspend>;
  gpios = <&tlmm 17 0>,
   <&tlmm 18 0>,
   <&tlmm 19 0>,
   <&tlmm 20 0>;
  qcom,gpio-tbl-num = <0 1 2 3>;
  qcom,gpio-tbl-flags = <1 1 1 1>;
  qcom,gpio-tbl-label = "CCI_I2C_DATA0",
          "CCI_I2C_CLK0",
          "CCI_I2C_DATA1",
          "CCI_I2C_CLK1";
  i2c_freq_100Khz: qcom,i2c_standard_mode {
   status = "disabled";
  };
  i2c_freq_400Khz: qcom,i2c_fast_mode {
   status = "disabled";
  };
  i2c_freq_custom: qcom,i2c_custom_mode {
   status = "disabled";
  };
  i2c_freq_1Mhz: qcom,i2c_fast_plus_mode {
   status = "disabled";
  };
 };
};

&i2c_freq_100Khz {
 qcom,hw-thigh = <78>;
 qcom,hw-tlow = <114>;
 qcom,hw-tsu-sto = <28>;
 qcom,hw-tsu-sta = <28>;
 qcom,hw-thd-dat = <10>;
 qcom,hw-thd-sta = <77>;
 qcom,hw-tbuf = <118>;
 qcom,hw-scl-stretch-en = <0>;
 qcom,hw-trdhld = <6>;
 qcom,hw-tsp = <1>;
 status = "ok";
};

&i2c_freq_400Khz {
 qcom,hw-thigh = <20>;
 qcom,hw-tlow = <28>;
 qcom,hw-tsu-sto = <21>;
 qcom,hw-tsu-sta = <21>;
 qcom,hw-thd-dat = <13>;
 qcom,hw-thd-sta = <18>;
 qcom,hw-tbuf = <32>;
 qcom,hw-scl-stretch-en = <1>;
 qcom,hw-trdhld = <6>;
 qcom,hw-tsp = <3>;
 status = "ok";
};

&i2c_freq_custom {
 qcom,hw-thigh = <15>;
 qcom,hw-tlow = <28>;
 qcom,hw-tsu-sto = <21>;
 qcom,hw-tsu-sta = <21>;
 qcom,hw-thd-dat = <13>;
 qcom,hw-thd-sta = <18>;
 qcom,hw-tbuf = <25>;
 qcom,hw-scl-stretch-en = <1>;
 qcom,hw-trdhld = <6>;
 qcom,hw-tsp = <3>;
 status = "ok";
};

&i2c_freq_1Mhz {
 qcom,hw-thigh = <16>;
 qcom,hw-tlow = <22>;
 qcom,hw-tsu-sto = <17>;
 qcom,hw-tsu-sta = <18>;
 qcom,hw-thd-dat = <16>;
 qcom,hw-thd-sta = <15>;
 qcom,hw-tbuf = <19>;
 qcom,hw-scl-stretch-en = <1>;
 qcom,hw-trdhld = <3>;
 qcom,hw-tsp = <3>;
 qcom,cci-clk-src = <37500000>;
 status = "ok";
};
# 3969 "../arch/arm64/boot/dts/qcom/msm8996.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm8996-gpu.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/msm8996-gpu.dtsi"
&soc {

 pil_gpu: qcom,kgsl-hyp {
  compatible = "qcom,pil-tz-generic";
  qcom,pas-id = <13>;
  qcom,firmware-name = "a530_zap";
  memory-region = <&peripheral_mem>;
 };

 msm_bus: qcom,kgsl-busmon{
  label = "kgsl-busmon";
  compatible = "qcom,kgsl-busmon";
 };

 gpubw: qcom,gpubw {
  compatible = "qcom,devbw";
  governor = "bw_vbif";
  qcom,src-dst-ports = <26 512>;





  qcom,active-only;
  qcom,bw-tbl =
   < 0 >,
   < 762 >,
   < 1144 >,
   < 1525 >,
   < 2288 >,
   < 3143 >,
   < 4173 >,
   < 5195 >,
   < 5859 >,
   < 7759 >,
   < 9887 >,
   < 11863 >,
   < 13763 >;
 };

 msm_gpu: qcom,kgsl-3d0@b00000 {
  label = "kgsl-3d0";
  compatible = "qcom,kgsl-3d0", "qcom,kgsl-3d";
  status = "ok";
  reg = <0xb00000 0x3f000
         0x070000 0x04720>;
  reg-names = "kgsl_3d0_reg_memory", "qfprom_memory";
  interrupts = <0 300 0>;
  interrupt-names = "kgsl_3d0_irq";
  qcom,id = <0>;

  qcom,chipid = <0x05030000>;
  qcom,base-leakage-coefficient = <34>;
  qcom,lm-limit = <6000>;

  qcom,initial-pwrlevel = <2>;

  qcom,idle-timeout = <80>;




  qcom,deep-nap-timeout = <20>;
  qcom,strtstp-sleepwake;


  coresight-id = <300>;
  coresight-name = "coresight-gfx";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <4>;

  clocks = <&clock_gpu 0xb7ece823>,
   <&clock_gpu 0xf97f1d43>,
   <&clock_gpu 0xdeba634e>,
   <&clock_gcc 0x3edd69ad>,
   <&clock_gcc 0xe4f28754>,
   <&clock_mmss 0x3d15f2b0>,
   <&clock_gpu 0xb80ccedf>;

  clock-names = "core_clk", "iface_clk", "rbbmtimer_clk",
   "mem_clk", "mem_iface_clk", "alt_mem_iface_clk",
   "mx_clk";


  qcom,gpubw-dev = <&gpubw>;
  qcom,bus-control;
  qcom,msm-bus,name = "grp3d";
  qcom,msm-bus,num-cases = <13>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <26 512 0 0>,

    <26 512 0 800000>,
    <26 512 0 1200000>,
    <26 512 0 1600000>,
    <26 512 0 2400000>,
    <26 512 0 3296000>,
    <26 512 0 4376000>,
    <26 512 0 5448000>,
    <26 512 0 6144000>,
    <26 512 0 8136000>,
    <26 512 0 10368000>,
    <26 512 0 12440000>,
    <26 512 0 14432000>;


  regulator-names = "vddcx", "vdd";

  vddcx-supply = <&gdsc_gpu>;
  vdd-supply = <&gdsc_gpu_gx>;


  qcom,gpu-pwrlevels {
   #address-cells = <1>;
   #size-cells = <0>;

   compatible = "qcom,gpu-pwrlevels";

   qcom,gpu-pwrlevel@0 {
    reg = <0>;
    qcom,gpu-freq = <480000000>;
    qcom,bus-freq = <11>;
    qcom,bus-min = <10>;
    qcom,bus-max = <11>;
   };

   qcom,gpu-pwrlevel@1 {
    reg = <1>;
    qcom,gpu-freq = <360000000>;
    qcom,bus-freq = <10>;
    qcom,bus-min = <9>;
    qcom,bus-max = <11>;
   };

   qcom,gpu-pwrlevel@2 {
    reg = <2>;
    qcom,gpu-freq = <205000000>;
    qcom,bus-freq = <7>;
    qcom,bus-min = <6>;
    qcom,bus-max = <8>;
   };

   qcom,gpu-pwrlevel@3 {
    reg = <3>;
    qcom,gpu-freq = <120000000>;
    qcom,bus-freq = <4>;
    qcom,bus-min = <3>;
    qcom,bus-max = <5>;
   };

   qcom,gpu-pwrlevel@4 {
    reg = <4>;
    qcom,gpu-freq = <60000000>;
    qcom,bus-freq = <2>;
    qcom,bus-min = <1>;
    qcom,bus-max = <3>;
   };

   qcom,gpu-pwrlevel@5 {
    reg = <5>;
    qcom,gpu-freq = <27000000>;
    qcom,bus-freq = <0>;
    qcom,bus-min = <0>;
    qcom,bus-max = <0>;
   };
  };

 };

 kgsl_msm_iommu: qcom,kgsl-iommu {
  compatible = "qcom,kgsl-smmu-v2";

  reg = <0xb40000 0x20000>;
  qcom,protect = <0x40000 0x20000>;
  qcom,micro-mmu-control = <0x6000>;

  clocks = <&clock_mmss 0x3d15f2b0>,
   <&clock_mmss 0x5e94a822>,
   <&clock_gpu 0xf97f1d43>,
   <&clock_gcc 0xe4f28754>,
   <&clock_gcc 0x3edd69ad>;
  clock-names = "mmagic_ahb_clk", "mmagic_cfg_ahb_clk", "gpu_ahb_clk",
   "gcc_mmss_bimc_gfx_clk", "gcc_bimc_gfx_clk";

  qcom,secure_align_mask = <0xfff>;
  qcom,retention;
  qcom,hyp_secure_alloc;

  gfx3d_user: gfx3d_user {
   compatible = "qcom,smmu-kgsl-cb";
   label = "gfx3d_user";
   iommus = <&kgsl_smmu 0>;
   qcom,gpu-offset = <0x48000>;
  };

  gfx3d_secure: gfx3d_secure {
   compatible = "qcom,smmu-kgsl-cb";
   iommus = <&kgsl_smmu 2>;
  };
 };
};
# 3970 "../arch/arm64/boot/dts/qcom/msm8996.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm8996-pm.dtsi" 1
# 15 "../arch/arm64/boot/dts/qcom/msm8996-pm.dtsi"
&soc {
 qcom,spm@9A10000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0x9A10000 0x1000>;
  qcom,name = "system-cbf";
  qcom,saw2-ver-reg = <0xFD0>;
  qcom,cpu-vctl-list = <&CPU0 &CPU1 &CPU2 &CPU3>;
  qcom,vctl-timeout-us = <50>;
  qcom,vctl-port = <0x0>;
  qcom,phase-port = <0x1>;
  qcom,saw2-avs-ctl = <0x1100>;
  qcom,pfm-port = <0x2>;
 };

 qcom,lpm-levels {
  compatible = "qcom,lpm-levels";
  qcom,use-psci;
  #address-cells = <1>;
  #size-cells = <0>;
  qcom,pm-cluster@0 {
   reg = <0>;
   #address-cells = <1>;
   #size-cells = <0>;
   label = "system";
   qcom,spm-device-names = "cbf", "l3";
   qcom,default-level = <0>;
   qcom,psci-mode-shift = <8>;
   qcom,psci-mode-mask = <0xff>;

   qcom,pm-cluster-level@0{
    reg = <0>;
    label = "system-wfi";
    qcom,psci-mode = <0>;
    qcom,latency-us = <100>;
    qcom,ss-power = <192>;
    qcom,energy-overhead = <60000>;
    qcom,time-overhead = <120>;
   };
   qcom,pm-cluster-level@1{
    reg = <1>;
    label = "system-ret";
    qcom,spm-cbf-mode = "fpc";
    qcom,spm-l3-mode = "fpc";
    qcom,psci-mode = <0x23>;
    qcom,latency-us = <350>;
    qcom,ss-power = <160>;
    qcom,energy-overhead = <69000>;
    qcom,time-overhead = <150>;
    qcom,min-child-idx = <1>;
   };
   qcom,pm-cluster-level@2{
    reg = <1>;
    label = "system-fpc";
    qcom,spm-cbf-mode = "fpc";
    qcom,spm-l3-mode = "fpc";
    qcom,psci-mode = <0x34>;
    qcom,latency-us = <11000>;
    qcom,ss-power = <72>;
    qcom,energy-overhead = <1380000>;
    qcom,time-overhead = <1200>;
    qcom,min-child-idx = <2>;
    qcom,notify-rpm;
    qcom,is-reset;
   };

   qcom,pm-cluster@0{
    reg = <0>;
    #address-cells = <1>;
    #size-cells = <0>;
    label = "pwr";
    qcom,spm-device-names = "l2";
    qcom,default-level=<0>;
    qcom,cpu = <&CPU0 &CPU1>;
    qcom,psci-mode-shift = <4>;
    qcom,psci-mode-mask = <0xf>;

    qcom,pm-cluster-level@0{
     reg = <0>;
     label = "pwr-l2-wfi";
     qcom,psci-mode = <1>;
     qcom,latency-us = <40>;
     qcom,ss-power = <195>;
     qcom,energy-overhead = <65000>;
     qcom,time-overhead = <85>;
    };

    qcom,pm-cluster-level@1{
     reg = <1>;
     label = "pwr-l2-gdhs";
     qcom,psci-mode = <3>;
     qcom,latency-us = <90>;
     qcom,ss-power = <180>;
     qcom,energy-overhead = <89070>;
     qcom,time-overhead = <180>;
     qcom,min-child-idx = <2>;
    };

    qcom,pm-cluster-level@2{
     reg = <2>;
     label = "pwr-l2-fpc";
     qcom,psci-mode = <4>;
     qcom,latency-us = <700>;
     qcom,ss-power = <160>;
     qcom,energy-overhead = <441000>;
     qcom,time-overhead = <1000>;
     qcom,min-child-idx = <2>;
     qcom,is-reset;
    };

    qcom,pm-cpu {
     #address-cells = <1>;
     #size-cells = <0>;
     qcom,psci-mode-shift = <0>;
     qcom,psci-mode-mask = <0xf>;

     qcom,pm-cpu-level@0 {
      reg = <0>;
      qcom,psci-cpu-mode = <1>;
      qcom,spm-cpu-mode = "wfi";
      qcom,latency-us = <20>;
      qcom,ss-power = <200>;
      qcom,energy-overhead = <9000>;
      qcom,time-overhead = <60>;
     };

     qcom,pm-cpu-level@1 {
      reg = <1>;
      qcom,spm-cpu-mode = "fpc-def";
      qcom,psci-cpu-mode = <4>;
      qcom,latency-us = <40>;
      qcom,ss-power = <198>;
      qcom,energy-overhead = <21850>;
      qcom,time-overhead = <120>;
      qcom,hyp-psci;
     };

     qcom,pm-cpu-level@2 {
      reg = <2>;
      qcom,spm-cpu-mode = "fpc";
      qcom,psci-cpu-mode = <4>;
      qcom,latency-us = <80>;
      qcom,ss-power = <196>;
      qcom,energy-overhead = <45300>;
      qcom,time-overhead = <210>;
     };
    };
   };

   qcom,pm-cluster@1{
    reg = <1>;
    #address-cells = <1>;
    #size-cells = <0>;
    label = "perf";
    qcom,spm-device-names = "l2";
    qcom,default-level=<0>;
    qcom,cpu = <&CPU2 &CPU3>;
    qcom,psci-mode-shift = <4>;
    qcom,psci-mode-mask = <0xf>;

    qcom,pm-cluster-level@0{
     reg = <0>;
     label = "perf-l2-wfi";
     qcom,psci-mode = <1>;
     qcom,latency-us = <40>;
     qcom,ss-power = <195>;
     qcom,energy-overhead = <65000>;
     qcom,time-overhead = <85>;
    };

    qcom,pm-cluster-level@1{
     reg = <1>;
     label = "perf-l2-gdhs";
     qcom,psci-mode = <3>;
     qcom,latency-us = <80>;
     qcom,ss-power = <180>;
     qcom,energy-overhead = <83500>;
     qcom,time-overhead = <180>;
     qcom,min-child-idx = <2>;
    };

    qcom,pm-cluster-level@2{
     reg = <2>;
     label = "perf-l2-fpc";
     qcom,psci-mode = <4>;
     qcom,latency-us = <800>;
     qcom,ss-power = <160>;
     qcom,energy-overhead = <441000>;
     qcom,time-overhead = <1000>;
     qcom,min-child-idx = <2>;
     qcom,is-reset;
    };

    qcom,pm-cpu {
     #address-cells = <1>;
     #size-cells = <0>;
     qcom,psci-mode-shift = <0>;
     qcom,psci-mode-mask = <0xf>;

     qcom,pm-cpu-level@0 {
      reg = <0>;
      qcom,psci-cpu-mode = <1>;
      qcom,spm-cpu-mode = "wfi";
      qcom,latency-us = <25>;
      qcom,ss-power = <200>;
      qcom,energy-overhead = <9000>;
      qcom,time-overhead = <60>;
     };

     qcom,pm-cpu-level@1 {
      reg = <1>;
      qcom,spm-cpu-mode = "fpc-def";
      qcom,psci-cpu-mode = <4>;
      qcom,latency-us = <40>;
      qcom,ss-power = <198>;
      qcom,energy-overhead = <21850>;
      qcom,time-overhead = <120>;
      qcom,hyp-psci;
     };

     qcom,pm-cpu-level@2 {
      reg = <2>;
      qcom,spm-cpu-mode = "fpc";
      qcom,psci-cpu-mode = <4>;
      qcom,latency-us = <80>;
      qcom,ss-power = <196>;
      qcom,energy-overhead = <45300>;
      qcom,time-overhead = <210>;
     };
    };
   };
  };
 };

 qcom,mpm@681b8 {
  compatible = "qcom,mpm-v2";
  reg = <0x681B8 0x1000>,
      <0x9820010 0x4>;
  reg-names = "vmpm", "ipc";
  interrupts = <0 171 1>;
  clocks = <&clock_gcc 0x94adbf3d>;
  clock-names = "xo";
  qcom,num-mpm-irqs = <96>;

  qcom,ipc-bit-offset = <1>;

  qcom,gic-parent = <&intc>;
  qcom,gic-map = <2 216>,
   <79 379>,
   <80 384>,
   <52 275>,
   <87 358>,
   <0xff 16>,
   <0xff 23>,
   <0xff 27>,
   <0xff 32>,
   <0xff 33>,
   <0xff 34>,
   <0xff 35>,
   <0xff 40>,
   <0xff 41>,
   <0xff 42>,
   <0xff 49>,
   <0xff 54>,
   <0xff 55>,
   <0xff 57>,
   <0xff 58>,
   <0xff 59>,
   <0xff 60>,
   <0xff 61>,
   <0xff 62>,
   <0xff 63>,
   <0xff 64>,
   <0xff 65>,
   <0xff 66>,
   <0xff 67>,
   <0xff 68>,
   <0xff 69>,
   <0xff 70>,
   <0xff 74>,
   <0xff 75>,
   <0xff 77>,
   <0xff 78>,
   <0xff 79>,
   <0xff 80>,
   <0xff 94>,
   <0xff 97>,
   <0xff 99>,
   <0xff 101>,
   <0xff 102>,
   <0xff 105>,
   <0xff 108>,
   <0xff 109>,
   <0xff 110>,
   <0xff 111>,
   <0xff 112>,
   <0xff 115>,
   <0xff 126>,
   <0xff 127>,
   <0xff 132>,
   <0xff 133>,
   <0xff 134>,
   <0xff 135>,
   <0xff 136>,
   <0xff 137>,
   <0xff 138>,
   <0xff 140>,
   <0xff 146>,
   <0xff 150>,
   <0xff 155>,
   <0xff 157>,
   <0xff 163>,
   <0xff 164>,
   <0xff 165>,
   <0xff 166>,
   <0xff 170>,
   <0xff 173>,
   <0xff 174>,
   <0xff 175>,
   <0xff 176>,
   <0xff 177>,
   <0xff 178>,
   <0xff 179>,
   <0xff 180>,
   <0xff 181>,
   <0xff 188>,
   <0xff 189>,
   <0xff 190>,
   <0xff 191>,
   <0xff 192>,
   <0xff 193>,
   <0xff 194>,
   <0xff 195>,
   <0xff 196>,
   <0xff 197>,
   <0xff 198>,
   <0xff 200>,
   <0xff 201>,
   <0xff 202>,
   <0xff 203>,
   <0xff 204>,
   <0xff 205>,
   <0xff 206>,
   <0xff 207>,
   <0xff 208>,
   <0xff 210>,
   <0xff 211>,
   <0xff 212>,
   <0xff 215>,
   <0xff 224>,
   <0xff 238>,
   <0xff 240>,
   <0xff 253>,
   <0xff 258>,
   <0xff 268>,
   <0xff 270>,
   <0xff 271>,
   <0xff 276>,
   <0xff 283>,
   <0xff 284>,
   <0xff 286>,
   <0xff 290>,
   <0xff 293>,
   <0xff 295>,
   <0xff 296>,
   <0xff 297>,
   <0xff 298>,
   <0xff 302>,
   <0xff 310>,
   <0xff 311>,
   <0xff 313>,
   <0xff 318>,
   <0xff 319>,
   <0xff 325>,
   <0xff 326>,
   <0xff 327>,
   <0xff 328>,
   <0xff 329>,
   <0xff 330>,
   <0xff 331>,
   <0xff 332>,
   <0xff 346>,
   <0xff 347>,
   <0xff 352>,
   <0xff 353>,
   <0xff 361>,
   <0xff 362>,
   <0xff 365>,
   <0xff 366>,
   <0xff 367>,
   <0xff 368>,
   <0xff 369>,
   <0xff 370>,
   <0xff 375>,
   <0xff 376>,
   <0xff 380>,
   <0xff 381>,
   <0xff 385>,
   <0xff 387>,
   <0xff 394>,
   <0xff 403>,
   <0xff 405>,
   <0xff 413>,
   <0xff 422>,
   <0xff 424>,
   <0xff 425>,
   <0xff 426>,
   <0xff 427>,
   <0xff 428>,
   <0xff 429>,
   <0xff 430>,
   <0xff 431>,
   <0xff 432>,
   <0xff 436>,
   <0xff 437>,
   <0xff 445>,
   <0xff 453>,
   <0xff 461>,
   <0xff 462>,
   <0xff 464>,
   <0xff 465>,
   <0xff 477>,
   <0xff 480>,
   <0xff 481>,
   <0xff 483>,
   <0xff 484>,
   <0xff 487>,
   <0xff 490>,
   <0xff 493>;

  qcom,gpio-parent = <&tlmm>;
  qcom,gpio-map = <3 1>,
   <4 5>,
   <5 9>,
   <6 11>,
   <7 66>,
   <8 22>,
   <9 24>,
   <10 26>,
   <11 34>,
   <12 36>,
   <13 37>,
   <14 38>,
   <15 40>,
   <16 42>,
   <17 46>,
   <18 50>,
   <19 53>,
   <20 54>,
   <21 56>,
   <22 57>,
   <23 58>,
   <24 59>,
   <25 60>,
   <26 61>,
   <27 62>,
   <28 63>,
   <29 64>,
   <30 71>,
   <31 73>,
   <32 77>,
   <33 78>,
   <34 79>,
   <35 80>,
   <36 82>,
   <37 86>,
   <38 91>,
   <39 92>,
   <40 95>,
   <41 97>,
   <42 101>,
   <43 104>,
   <44 106>,
   <45 108>,
   <46 112>,
   <47 113>,
   <48 110>,
   <50 127>,
   <51 115>,
   <54 116>,
   <55 117>,
   <56 118>,
   <57 119>,
   <58 120>,
   <59 121>,
   <60 122>,
   <61 123>,
   <62 124>,
   <63 125>,
   <64 126>,
   <65 129>,
   <66 131>,
   <67 132>,
   <68 133>,
   <69 145>;
 };

 qcom,rpm-stats@200000 {
  compatible = "qcom,rpm-stats";
  reg = <0x200000 0x1000>,
   <0x290014 0x4>,
   <0x29001c 0x4>;
  reg-names = "phys_addr_base",
       "offset_addr",
       "heap_phys_addrbase";
  qcom,sleep-stats-version = <2>;
 };

 qcom,pm-snoc-client {
  compatible = "qcom,pm-snoc-client";
  qcom,msm-bus,name = "ocimem_snoc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,active-only;
  qcom,msm-bus,vectors-KBps =
   <1 585 0 0>,
   <1 585 0 800000>;
 };

 qcom,rpm-rail-stats@200000 {
  compatible = "qcom,rpm-rail-stats";
  reg = <0x200000 0x100>,
   <0x29000c 0x4>;
  reg-names = "phys_addr_base",
       "offset_addr";
 };

 qcom,rpm-log@200000 {
  compatible = "qcom,rpm-log";
  reg = <0x200000 0x4000>,
   <0x290018 0x4>;
  qcom,rpm-addr-phys = <0x200000>;
  qcom,offset-version = <4>;
  qcom,offset-page-buffer-addr = <36>;
  qcom,offset-log-len = <40>;
  qcom,offset-log-len-mask = <44>;
  qcom,offset-page-indices = <56>;
 };
};
# 3971 "../arch/arm64/boot/dts/qcom/msm8996.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm-arm-smmu-8996.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/msm-arm-smmu-8996.dtsi"
# 1 "../arch/arm64/boot/dts/qcom/msm-arm-smmu.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/msm-arm-smmu.dtsi"
&soc {
 jpeg_smmu: arm,smmu-jpeg@d80000 {
  status = "disabled";
  compatible = "qcom,smmu-v2";
  qcom,tz-device-id = "JPEG";
  reg = <0xd80000 0x10000>;
  #iommu-cells = <1>;
 };

 kgsl_smmu: arm,smmu-kgsl@b40000 {
  status = "disabled";
  compatible = "qcom,smmu-v2";
  qcom,tz-device-id = "GPU";
  qcom,dynamic;
  reg = <0xb40000 0x10000>;
  #iommu-cells = <1>;
 };

 vfe_smmu: arm,smmu-vfe@da0000 {
  status = "disabled";
  compatible = "qcom,smmu-v2";
  qcom,tz-device-id = "VFE";
  reg = <0xda0000 0x10000>;
  #iommu-cells = <1>;
 };

 venus_smmu: arm,smmu-venus@d40000 {
  status = "disabled";
  compatible = "qcom,smmu-v2";
  qcom,tz-device-id = "VIDEO";
  reg = <0xd40000 0x20000>;
  #iommu-cells = <1>;
 };

 mdp_smmu: arm,smmu-mdp@d00000 {
  status = "disabled";
  compatible = "qcom,smmu-v2";
  qcom,tz-device-id = "MDSS";
  reg = <0xd00000 0x10000>;
  #iommu-cells = <1>;
 };

 rot_smmu: arm,smmu-rot@d20000 {
  status = "disabled";
  compatible = "qcom,smmu-v2";
  qcom,tz-device-id = "ROT";
  reg = <0xd20000 0x10000>;
  #iommu-cells = <1>;
 };

 cpp_fd_smmu: arm,smmu-cpp_fd@d60000 {
  status = "disabled";
  compatible = "qcom,smmu-v2";
  qcom,tz-device-id = "CPP";
  reg = <0xd60000 0x10000>;
  #iommu-cells = <1>;
 };

 lpass_q6_smmu: arm,smmu-lpass_q6@1600000 {
  status = "disabled";
  compatible = "qcom,smmu-v2";
  qcom,tz-device-id = "LPASS";
  reg = <0x1600000 0x20000>;
  #iommu-cells = <1>;
 };

 anoc0_smmu: arm,smmu-anoc0@1640000 {
  status = "disabled";
  compatible = "qcom,smmu-v2";
  reg = <0x1640000 0x10000>;
  #iommu-cells = <1>;
 };

 anoc1_smmu: arm,smmu-anoc1@1660000 {
  status = "disabled";
  compatible = "qcom,smmu-v2";
  reg = <0x1660000 0x10000>;
  #iommu-cells = <1>;
 };

 anoc2_smmu: arm,smmu-anoc2@1680000 {
  status = "disabled";
  compatible = "qcom,smmu-v2";
  reg = <0x1680000 0x20000>;
  #iommu-cells = <1>;
 };
};
# 14 "../arch/arm64/boot/dts/qcom/msm-arm-smmu-8996.dtsi" 2



&anoc0_smmu {
 status = "ok";
 qcom,register-save;
 qcom,skip-init;
 #global-interrupts = <1>;
 interrupts = <0 362 4>,
  <0 355 4>,
  <0 356 4>,
  <0 357 4>,
  <0 358 4>,
  <0 359 4>,
  <0 360 4>;
 vdd-supply = <&gdsc_aggre0_noc>;
 clocks = <&clock_gcc 0x3cac4a6c>,
  <&clock_gcc 0x47a06ce4>;
 clock-names = "smmu_aggre0_axi_clk", "smmu_aggre0_ahb_clk";
 #clock-cells = <1>;
 #iommu-cells = <0>;
};

&anoc1_smmu {
 status = "ok";
 qcom,register-save;
 qcom,skip-init;
 #global-interrupts = <1>;
 interrupts = <0 371 4>,
  <0 364 4>,
  <0 365 4>,
  <0 366 4>,
  <0 367 4>,
  <0 368 4>,
  <0 369 4>,
  <0 370 4>,
  <0 431 4>;
 #iommu-cells = <1>;
 clocks = <&clock_gcc 0x049abba8>;
 clock-names = "smmu_aggre1_noc_clk";
 #clock-cells = <1>;
};

&anoc2_smmu {
 status = "ok";
 qcom,register-save;
 qcom,skip-init;
 #global-interrupts = <1>;
 interrupts = <0 381 4>,
  <0 373 4>,
  <0 374 4>,
  <0 375 4>,
  <0 376 4>,
  <0 377 4>,
  <0 378 4>,
  <0 462 4>,
  <0 463 4>,
  <0 464 4>,
  <0 465 4>,
  <0 466 4>,
  <0 467 4>;
 #iommu-cells = <1>;
 clocks = <&clock_gcc 0xaa681404>;
 clock-names = "smmu_aggre2_noc_clk";
 #clock-cells = <1>;
};

&lpass_q6_smmu {
 status = "ok";
 qcom,register-save;
 qcom,skip-init;
 #global-interrupts = <1>;
 interrupts = <0 404 4>,
  <0 226 4>,
  <0 393 4>,
  <0 394 4>,
  <0 395 4>,
  <0 396 4>,
  <0 397 4>,
  <0 398 4>,
  <0 399 4>,
  <0 400 4>,
  <0 401 4>,
  <0 402 4>,
  <0 403 4>,
  <0 137 4>,
  <0 224 4>,
  <0 225 4>,
  <0 310 4>;
 vdd-supply = <&gdsc_hlos1_vote_lpass_adsp>;
 clocks = <&clock_gcc 0xc76f702f>;
 clock-names = "lpass_q6_smmu_clocks";
 #clock-cells = <1>;
};

&jpeg_smmu {
 status = "ok";
 qcom,register-save;
 qcom,skip-init;
 qcom,fatal-asf;
 #global-interrupts = <1>;
 interrupts = <0 67 4>,
  <0 69 4>,
  <0 70 4>,
  <0 71 4>,
  <0 72 4>;
 vdd-supply = <&gdsc_mmagic_camss>;
 clocks = <&clock_mmss 0x3d15f2b0>,
  <&clock_mmss 0x5e94a822>,
  <&clock_mmss 0x10c436ec>,
  <&clock_mmss 0x41112f37>,
  <&clock_mmss 0xa8b1c16b>;
 clock-names = "mmagic_ahb_clk", "mmagic_cfg_ahb_clk",
  "jpeg_ahb_clk", "jpeg_axi_clk",
  "mmagic_camss_axi_clk";
 #clock-cells = <1>;
 qcom,bus-master-id = <62>;
};

&vfe_smmu {
 status = "ok";
 qcom,register-save;
 qcom,skip-init;
 qcom,fatal-asf;
 #global-interrupts = <1>;
 interrupts = <0 76 4>,
  <0 343 4>,
  <0 344 4>,
  <0 345 4>,
  <0 346 4>;
 vdd-supply = <&gdsc_mmagic_camss>;
 clocks = <&clock_mmss 0x3d15f2b0>,
  <&clock_mmss 0x5e94a822>,
  <&clock_mmss 0x4dabebe7>,
  <&clock_mmss 0xde483725>,
  <&clock_mmss 0xa8b1c16b>;
 clock-names = "mmagic_ahb_clk", "mmagic_cfg_ahb_clk",
  "vfe_ahb_clk", "vfe_axi_clk",
  "mmagic_camss_axi_clk";
 #clock-cells = <1>;
 qcom,bus-master-id = <29>;
};

&cpp_fd_smmu {
 status = "ok";
 qcom,register-save;
 qcom,skip-init;
 qcom,fatal-asf;
 #global-interrupts = <1>;
 interrupts = <0 264 4>,
  <0 263 4>,
  <0 266 4>,
  <0 267 4>,
  <0 268 4>;
 vdd-supply = <&gdsc_mmagic_camss>;
 clocks = <&clock_mmss 0x3d15f2b0>,
  <&clock_mmss 0x5e94a822>,
  <&clock_mmss 0x3ad82d84>,
  <&clock_mmss 0xa6bb2f4a>,
  <&clock_mmss 0xa8b1c16b>;
 clock-names = "mmagic_ahb_clk", "mmagic_cfg_ahb_clk",
  "cpp_ahb_clk", "cpp_axi_clk",
  "mmagic_camss_axi_clk";
 #clock-cells = <1>;
 qcom,bus-master-id = <106>;
};

&venus_smmu {
 status = "ok";
 qcom,register-save;
 qcom,skip-init;
 #global-interrupts = <1>;
 interrupts = <0 286 4>,
  <0 335 4>,
  <0 336 4>,
  <0 337 4>,
  <0 338 4>,
  <0 339 4>,
  <0 340 4>,
  <0 341 4>,
  <0 342 4>,
  <0 288 4>,
  <0 289 4>,
  <0 290 4>;
 vdd-supply = <&gdsc_mmagic_video>;
 clocks = <&clock_mmss 0x3d15f2b0>,
  <&clock_mmss 0x5e94a822>,
  <&clock_mmss 0x2d738e2c>,
  <&clock_mmss 0xe2b5b887>,
  <&clock_mmss 0x7b9219c3>;
 clock-names = "mmagic_ahb_clk", "mmagic_cfg_ahb_clk",
  "video_ahb_clk", "video_axi_clk",
  "mmagic_video_axi_clk";
 #clock-cells = <1>;
 qcom,bus-master-id = <63>;
};

&mdp_smmu {
 status = "ok";
 qcom,register-save;
 qcom,skip-init;
 qcom,no-smr-check;
 #global-interrupts = <1>;
 interrupts = <0 73 4>,
  <0 320 4>,
  <0 321 4>,
  <0 322 4>,
  <0 323 4>;
 vdd-supply = <&gdsc_mmagic_mdss>;
 clocks = <&clock_mmss 0x3d15f2b0>,
  <&clock_mmss 0x5e94a822>,
  <&clock_mmss 0x04994cb2>,
  <&clock_mmss 0x7fd71687>,
  <&clock_mmss 0xa0359d10>;
 clock-names = "mmagic_ahb_clk", "mmagic_cfg_ahb_clk",
  "mdp_ahb_clk", "mdp_axi_clk",
  "mmagic_mdss_axi_clk";
 #clock-cells = <1>;
 qcom,bus-master-id = <22>;
};

&rot_smmu {
 status = "ok";
 qcom,register-save;
 qcom,skip-init;
 #global-interrupts = <1>;
 interrupts = <0 353 4>,
  <0 348 4>,
  <0 349 4>,
  <0 350 4>,
  <0 351 4>;
 vdd-supply = <&gdsc_mmagic_mdss>;
 clocks = <&clock_mmss 0x3d15f2b0>,
  <&clock_mmss 0x5e94a822>,
  <&clock_mmss 0xa30772c9>,
  <&clock_mmss 0xfed7c078>,
  <&clock_mmss 0xa0359d10>;
 clock-names = "mmagic_ahb_clk", "mmagic_cfg_ahb_clk",
  "rot_ahb_clk", "rot_axi_clk",
  "mmagic_mdss_axi_clk";
 #clock-cells = <1>;
 qcom,bus-master-id = <25>;
};

&kgsl_smmu {
 status = "ok";
 qcom,register-save;
 qcom,skip-init;
 qcom,dynamic;
 #global-interrupts = <1>;
 interrupts = <0 334 4>,
  <0 329 4>,
  <0 330 4>,
  <0 331 4>,
  <0 332 4>;
 vdd-supply = <&gdsc_gpu>;
 clocks = <&clock_mmss 0x3d15f2b0>,
  <&clock_mmss 0x5e94a822>,
  <&clock_gpu 0xf97f1d43>,
  <&clock_gcc 0xe4f28754>,
  <&clock_gcc 0x3edd69ad>;
 clock-names = "mmagic_ahb_clk", "mmagic_cfg_ahb_clk", "gpu_ahb_clk",
  "gcc_mmss_bimc_gfx_clk", "gcc_bimc_gfx_clk";
 #clock-cells = <1>;
};
# 3972 "../arch/arm64/boot/dts/qcom/msm8996.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm8996-vidc.dtsi" 1
# 15 "../arch/arm64/boot/dts/qcom/msm8996-vidc.dtsi"
&soc {
 msm_vidc: qcom,vidc@c00000 {
  compatible = "qcom,msm-vidc";
  status = "ok";
  reg = <0xC00000 0xff000>;
  interrupts = <0 287 4>;
  qcom,hfi = "venus";
  qcom,hfi-version = "3xx";
  qcom,reg-presets = <0x80010 0xffffffff>,
   <0x80018 0x00001556>,
   <0x8001C 0x00001556>;
  qcom,qdss-presets = <0x08180000 0x2000>,
   <0x08182000 0x2000>,
   <0x08184000 0x2000>,
   <0x08186000 0x2000>,
   <0x08188000 0x2000>,
   <0x0818A000 0x2000>,
   <0x0818C000 0x2000>,
   <0x0818E000 0x2000>;
  qcom,max-hw-load = <2563200>;
  qcom,firmware-name = "venus";
  qcom,imem-size = <524288>;
  qcom,never-unload-fw;
  qcom,sw-power-collapse;
  qcom,max-secure-instances = <5>;
  qcom,load-freq-tbl =

   <972000 490000000 0x55555555>,
   <489600 320000000 0x55555555>,
   <244800 150000000 0x55555555>,
   <108000 75000000 0x55555555>,


   <1944000 490000000 0xffffffff>,
   < 972000 320000000 0xffffffff>,
   < 489600 150000000 0xffffffff>,
   < 244800 75000000 0xffffffff>;

  qcom,dcvs-tbl =
   <972000 972000 19944000 0x3f00000c>,
   <489600 489600 972000 0x3f00000c>,
   <244800 244800 489600 0x3f00000c>,
   <829440 489600 972000 0x04000004>;

  qcom,dcvs-limit =
   <32400 30>,
   <14400 30>;





  qcom,imem-ab-tbl =
   <75000000 1500000>,
   <150000000 1500000>,
   <320000000 2500000>,
   <490000000 6000000>;





  mmagic-venus-supply = <&gdsc_mmagic_video>;
  venus-supply = <&gdsc_venus>;
  venus-core0-supply = <&gdsc_venus_core0>;
  venus-core1-supply = <&gdsc_venus_core1>;


  clock-names = "smmu_ahb_clk", "smmu_axi_clk",
   "mmagic_video_axi", "core_clk", "iface_clk",
   "bus_clk", "maxi_clk", "core0_clk", "core1_clk";
  clocks = <&clock_mmss 0x2d738e2c>,
         <&clock_mmss 0xe2b5b887>,
         <&clock_mmss 0x7b9219c3>,
         <&clock_mmss 0x7e876ec3>,
         <&clock_mmss 0x90775cfb>,
         <&clock_mmss 0xe6c16dba>,
         <&clock_mmss 0x97749db6>,
         <&clock_mmss 0xb6f63e6c>,
         <&clock_mmss 0x26c29cb4>;
  qcom,clock-configs = <0x0 0x0 0x0 0x1 0x0 0x0 0x0 0x1 0x1>;


  bus_cnoc {
   compatible = "qcom,msm-vidc,bus";
   label = "cnoc";
   qcom,bus-master = <1>;
   qcom,bus-slave = <596>;
   qcom,bus-governor = "performance";
   qcom,bus-range-kbps = <1 1>;
  };

  venus_bus_ddr {
   compatible = "qcom,msm-vidc,bus";
   label = "venus-ddr";
   qcom,bus-master = <63>;
   qcom,bus-slave = <512>;
   qcom,bus-governor = "msm-vidc-ddr";
   qcom,bus-range-kbps = <1000 3388000>;
  };

  venus_bus_vmem {
   compatible = "qcom,msm-vidc,bus";
   label = "venus-vmem";
   qcom,bus-master = <68>;
   qcom,bus-slave = <710>;
   qcom,bus-governor = "msm-vidc-vmem+";
   qcom,bus-range-kbps = <1000 6776000>;
  };

  arm9_bus_ddr {
   compatible = "qcom,msm-vidc,bus";
   label = "venus-arm9-ddr";
   qcom,bus-master = <63>;
   qcom,bus-slave = <512>;
   qcom,bus-governor = "performance";
   qcom,bus-range-kbps = <1 1>;
  };


  non_secure_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_ns";
   iommus = <&venus_smmu 0x00>,
    <&venus_smmu 0x01>,
    <&venus_smmu 0x0a>,
    <&venus_smmu 0x07>,
    <&venus_smmu 0x0e>,
    <&venus_smmu 0x0f>,
    <&venus_smmu 0x08>,
    <&venus_smmu 0x09>,
    <&venus_smmu 0x0b>,
    <&venus_smmu 0x0c>,
    <&venus_smmu 0x0d>,
    <&venus_smmu 0x10>,
    <&venus_smmu 0x11>,
    <&venus_smmu 0x21>,
    <&venus_smmu 0x28>,
    <&venus_smmu 0x29>,
    <&venus_smmu 0x2b>,
    <&venus_smmu 0x2c>,
    <&venus_smmu 0x2d>,
    <&venus_smmu 0x31>;
   buffer-types = <0xfff>;
   virtual-addr-pool = <0x70800000 0x8F800000>;
  };

  firmware_cb {
   compatible = "qcom,msm-vidc,context-bank";
   qcom,fw-context-bank;
   iommus = <&venus_smmu 0x180>,
    <&venus_smmu 0x186>;
  };

  secure_bitstream_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_sec_bitstream";
   iommus = <&venus_smmu 0x100>,
    <&venus_smmu 0x102>,
    <&venus_smmu 0x109>,
    <&venus_smmu 0x10a>,
    <&venus_smmu 0x10b>,
    <&venus_smmu 0x10e>,
    <&venus_smmu 0x126>,
    <&venus_smmu 0x129>,
    <&venus_smmu 0x12b>;
   buffer-types = <0x241>;
   virtual-addr-pool = <0x4b000000 0x25800000>;
   qcom,secure-context-bank;
  };

  venus_secure_pixel_cb: secure_pixel_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_sec_pixel";
   iommus = <&venus_smmu 0x104>,
    <&venus_smmu 0x10c>,
    <&venus_smmu 0x110>,
    <&venus_smmu 0x12c>;
   buffer-types = <0x106>;
   virtual-addr-pool = <0x25800000 0x25800000>;
   qcom,secure-context-bank;
  };

  venus_secure_non_pixel_cb: secure_non_pixel_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_sec_non_pixel";
   iommus = <&venus_smmu 0x105>,
    <&venus_smmu 0x107>,
    <&venus_smmu 0x108>,
    <&venus_smmu 0x10d>,
    <&venus_smmu 0x10f>,
    <&venus_smmu 0x125>,
    <&venus_smmu 0x128>,
    <&venus_smmu 0x12d>,
    <&venus_smmu 0x140>;
   buffer-types = <0x480>;
   virtual-addr-pool = <0x1000000 0x24800000>;
   qcom,secure-context-bank;
  };
 };

 vmem: qcom,vmem@880000 {
  compatible = "qcom,msm-vmem";
  interrupts = <0 429 4>;

  reg = <0x880000 0x800>,
      <0x6800000 0x80000>;
  reg-names = "reg-base", "mem-base";

  vdd-supply = <&gdsc_mmagic_video>;
  clocks = <&clock_mmss 0xab6223ff>,
         <&clock_mmss 0x15ef32db>;
  clock-names = "ahb", "maxi";

  qcom,msm-bus,name = "vmem";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
  <1 708 0 0>,
  <1 708 500 800>;

  qcom,bank-size = <131072>;
 };
};
# 3972 "../arch/arm64/boot/dts/qcom/msm8996.dtsi" 2
# 20 "../arch/arm64/boot/dts/qcom/msm8996-v3.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm8996-coresight-v3.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/msm8996-coresight-v3.dtsi"
&soc {
 tmc_etr: tmc@3028000 {
  compatible = "arm,coresight-tmc";
  reg = <0x3028000 0x1000>,
        <0x3084000 0x15000>;
  reg-names = "tmc-base", "bam-base";
  interrupts = <0 270 0>;
  interrupt-names = "byte-cntr-irq";

  qcom,memory-size = <0x400000>;
  qcom,tmc-flush-powerdown;
  qcom,sg-enable;
  qcom,force-reg-dump;

  coresight-id = <0>;
  coresight-name = "coresight-tmc-etr";
  coresight-nr-inports = <1>;
  coresight-ctis = <&cti0 &cti8>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 tpiu: tpiu@3020000 {
  compatible = "arm,coresight-tpiu";
  reg = <0x3020000 0x1000>;
  reg-names = "tpiu-base";

  coresight-id = <1>;
  coresight-name = "coresight-tpiu";
  coresight-nr-inports = <1>;

  vdd-supply = <&pm8994_l21>;
  qcom,vdd-voltage-level = <2950000 2950000>;
  qcom,vdd-current-level = <200 800000>;

  vdd-io-supply = <&pm8994_l13>;
  qcom,vdd-io-voltage-level = <2950000 2950000>;
  qcom,vdd-io-current-level = <200 22000>;

  qcom,nidntsw;
  qcom,nidnt-swduart;
  qcom,nidnt-swdtrc;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 replicator: replicator@3026000 {
  compatible = "qcom,coresight-replicator";
  reg = <0x3026000 0x1000>;
  reg-names = "replicator-base";

  coresight-id = <2>;
  coresight-name = "coresight-replicator";
  coresight-nr-inports = <1>;
  coresight-outports = <0 1>;
  coresight-child-list = <&tmc_etr &tpiu>;
  coresight-child-ports = <0 0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 tmc_etf: tmc@3027000 {
  compatible = "arm,coresight-tmc";
  reg = <0x3027000 0x1000>;
  reg-names = "tmc-base";

  coresight-id = <3>;
  coresight-name = "coresight-tmc-etf";
  coresight-nr-inports = <1>;
  coresight-outports = <0>;
  coresight-child-list = <&replicator>;
  coresight-child-ports = <0>;
  coresight-default-sink;
  coresight-ctis = <&cti0 &cti8>;

  qcom,tmc-flush-powerdown;
  qcom,force-reg-dump;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_merg: funnel@3025000 {
  compatible = "arm,coresight-funnel";
  reg = <0x3025000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <4>;
  coresight-name = "coresight-funnel-merg";
  coresight-nr-inports = <2>;
  coresight-outports = <0>;
  coresight-child-list = <&tmc_etf>;
  coresight-child-ports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_in0: funnel@3021000 {
  compatible = "arm,coresight-funnel";
  reg = <0x3021000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <5>;
  coresight-name = "coresight-funnel-in0";
  coresight-nr-inports = <8>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_merg>;
  coresight-child-ports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_in1: funnel@3022000 {
  compatible = "arm,coresight-funnel";
  reg = <0x3022000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <6>;
  coresight-name = "coresight-funnel-in1";
  coresight-nr-inports = <8>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_merg>;
  coresight-child-ports = <1>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_in2: funnel@3023000 {
  compatible = "arm,coresight-funnel";
  reg = <0x3023000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <7>;
  coresight-name = "coresight-funnel-in2";
  coresight-nr-inports = <8>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_merg>;
  coresight-child-ports = <2>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_apss_merge: funnel@3bc0000 {
  compatible = "arm,coresight-funnel";
  reg = <0x3bc0000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <8>;
  coresight-name = "coresight-funnel-apss-merge";
  coresight-nr-inports = <4>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in1>;
  coresight-child-ports = <6>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_apss0: funnel@39b0000 {
  compatible = "arm,coresight-funnel";
  reg = <0x39b0000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <9>;
  coresight-name = "coresight-funnel-apss0";
  coresight-nr-inports = <2>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss_merge>;
  coresight-child-ports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_apss1: funnel@3bb0000 {
  compatible = "arm,coresight-funnel";
  reg = <0x3bb0000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <10>;
  coresight-name = "coresight-funnel-apss1";
  coresight-nr-inports = <2>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss_merge>;
  coresight-child-ports = <1>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_mmss: funnel@3184000 {
  compatible = "arm,coresight-funnel";
  reg = <0x3184000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <11>;
  coresight-name = "coresight-funnel-mmss";
  coresight-nr-inports = <8>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <1>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 tpda: tpda@3003000 {
  compatible = "qcom,coresight-tpda";
  reg = <0x3003000 0x1000>;
  reg-names = "tpda-base";

  coresight-id = <13>;
  coresight-name = "coresight-tpda";
  coresight-nr-inports = <32>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <3>;

  qcom,tpda-atid = <65>;
  qcom,bc-elem-size = <3 32>,
        <6 32>;
  qcom,tc-elem-size = <3 32>,
        <6 32>;
  qcom,dsb-elem-size = <3 32>,
         <6 32>,
         <7 32>;
  qcom,cmb-elem-size = <0 32>,
         <1 32>,
         <2 32>,
         <6 64>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 tpda_apss: tpda@39e0000 {
  compatible = "qcom,coresight-tpda";
  reg = <0x39e0000 0x1000>;
  reg-names = "tpda-base";

  coresight-id = <14>;
  coresight-name = "coresight-tpda-apss";
  coresight-nr-inports = <32>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss_merge>;
  coresight-child-ports = <2>;

  qcom,tpda-atid = <66>;
  qcom,bc-elem-size = <0 32>,
        <1 32>;
  qcom,tc-elem-size = <0 32>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 tpdm_vsense: tpdm@3038000 {
  compatible = "qcom,coresight-tpdm";
  reg = <0x3038000 0x1000>;
  reg-names = "tpdm-base";

  coresight-id = <15>;
  coresight-name = "coresight-tpdm-vsense";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&tpda>;
  coresight-child-ports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 tpdm_dcc: tpdm@3054000 {
  compatible = "qcom,coresight-tpdm";
  reg = <0x3054000 0x1000>;
  reg-names = "tpdm-base";

  coresight-id = <16>;
  coresight-name = "coresight-tpdm-dcc";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&tpda>;
  coresight-child-ports = <1>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 tpdm_prng: tpdm@304c000 {
  compatible = "qcom,coresight-tpdm";
  reg = <0x304c000 0x1000>;
  reg-names = "tpdm-base";

  coresight-id = <17>;
  coresight-name = "coresight-tpdm-prng";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&tpda>;
  coresight-child-ports = <2>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 tpdm_dsat: tpdm@3185000 {
  compatible = "qcom,coresight-tpdm";
  reg = <0x3185000 0x1000>;
  reg-names = "tpdm-base";

  coresight-id = <18>;
  coresight-name = "coresight-tpdm-dsat";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&tpda>;
  coresight-child-ports = <3>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 tpdm_pimem: tpdm@3050000 {
  compatible = "qcom,coresight-tpdm";
  reg = <0x3050000 0x1000>;
  reg-names = "tpdm-base";

  coresight-id = <19>;
  coresight-name = "coresight-tpdm-pimem";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&tpda>;
  coresight-child-ports = <6>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 tpdm_hwevents: tpdm@3004000 {
  compatible = "qcom,coresight-tpdm";
  reg = <0x3004000 0x1000>;
  reg-names = "tpdm-base";

  coresight-id = <20>;
  coresight-name = "coresight-tpdm-hwevents";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&tpda>;
  coresight-child-ports = <7>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 tpdm_m4m: tpdm@38e0000 {
  compatible = "qcom,coresight-tpdm";
  reg = <0x38e0000 0x1000>;
  reg-names = "tpdm-base";

  coresight-id = <21>;
  coresight-name = "coresight-tpdm-m4m";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&tpda_apss>;
  coresight-child-ports = <0>;

  qcom,clk-enable;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 stm: stm@3002000 {
  compatible = "arm,coresight-stm";
  reg = <0x3002000 0x1000>,
        <0x8280000 0x180000>;
  reg-names = "stm-base", "stm-data-base";

  coresight-id = <23>;
  coresight-name = "coresight-stm";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <7>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm0: etm@3840000 {
  compatible = "arm,coresight-etmv4";
  reg = <0x3840000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <24>;
  coresight-name = "coresight-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss0>;
  coresight-child-ports = <0>;
  coresight-etm-cpu = <&CPU0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm1: etm@3940000 {
  compatible = "arm,coresight-etmv4";
  reg = <0x3940000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <25>;
  coresight-name = "coresight-etm1";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss0>;
  coresight-child-ports = <1>;
  coresight-etm-cpu = <&CPU1>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm2: etm@3a40000 {
  compatible = "arm,coresight-etmv4";
  reg = <0x3a40000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <26>;
  coresight-name = "coresight-etm2";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss1>;
  coresight-child-ports = <0>;
  coresight-etm-cpu = <&CPU2>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm3: etm@3b40000 {
  compatible = "arm,coresight-etmv4";
  reg = <0x3b40000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <27>;
  coresight-name = "coresight-etm3";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss1>;
  coresight-child-ports = <1>;
  coresight-etm-cpu = <&CPU3>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 audio_etm0 {
  compatible = "qcom,coresight-remote-etm";

  coresight-id = <28>;
  coresight-name = "coresight-audio-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <2>;

  qcom,inst-id = <5>;
 };

 rpm_etm0 {
  compatible = "qcom,coresight-remote-etm";

  coresight-id = <29>;
  coresight-name = "coresight-rpm-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <0>;

  qcom,inst-id = <4>;
 };

 modem_etm0 {
  compatible = "qcom,coresight-remote-etm";

  coresight-id = <30>;
  coresight-name = "coresight-modem-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in2>;
  coresight-child-ports = <0>;

  qcom,inst-id = <2>;
 };

 csr: csr@3001000 {
  compatible = "qcom,coresight-csr";
  reg = <0x3001000 0x1000>;
  reg-names = "csr-base";

  coresight-id = <31>;
  coresight-name = "coresight-csr";
  coresight-nr-inports = <0>;

  qcom,blk-size = <1>;
 };

 cti0: cti@3010000 {
  compatible = "arm,coresight-cti";
  reg = <0x3010000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <32>;
  coresight-name = "coresight-cti0";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti1: cti@3011000 {
  compatible = "arm,coresight-cti";
  reg = <0x3011000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <33>;
  coresight-name = "coresight-cti1";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti2: cti@3012000 {
  compatible = "arm,coresight-cti";
  reg = <0x3012000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <34>;
  coresight-name = "coresight-cti2";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti3: cti@3013000 {
  compatible = "arm,coresight-cti";
  reg = <0x3013000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <35>;
  coresight-name = "coresight-cti3";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti4: cti@3014000 {
  compatible = "arm,coresight-cti";
  reg = <0x3014000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <36>;
  coresight-name = "coresight-cti4";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti5: cti@3015000 {
  compatible = "arm,coresight-cti";
  reg = <0x3015000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <37>;
  coresight-name = "coresight-cti5";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti6: cti@3016000 {
  compatible = "arm,coresight-cti";
  reg = <0x3016000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <38>;
  coresight-name = "coresight-cti6";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,cti-gpio-trigout = <2>;
  pinctrl-names = "cti-trigout-pctrl";
  pinctrl-0 = <&trigout_a>;
 };

 cti7: cti@3017000 {
  compatible = "arm,coresight-cti";
  reg = <0x3017000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <39>;
  coresight-name = "coresight-cti7";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti8: cti@3018000 {
  compatible = "arm,coresight-cti";
  reg = <0x3018000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <40>;
  coresight-name = "coresight-cti8";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti9: cti@3019000 {
  compatible = "arm,coresight-cti";
  reg = <0x3019000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <41>;
  coresight-name = "coresight-cti9";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti10: cti@301a000 {
  compatible = "arm,coresight-cti";
  reg = <0x301a000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <42>;
  coresight-name = "coresight-cti10";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti11: cti@301b000 {
  compatible = "arm,coresight-cti";
  reg = <0x301b000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <43>;
  coresight-name = "coresight-cti11";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti12: cti@301c000 {
  compatible = "arm,coresight-cti";
  reg = <0x301c000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <44>;
  coresight-name = "coresight-cti12";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti13: cti@301d000 {
  compatible = "arm,coresight-cti";
  reg = <0x301d000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <45>;
  coresight-name = "coresight-cti13";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti14: cti@301e000 {
  compatible = "arm,coresight-cti";
  reg = <0x301e000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <46>;
  coresight-name = "coresight-cti14";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu0: cti@3820000 {
  compatible = "arm,coresight-cti";
  reg = <0x3820000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <47>;
  coresight-name = "coresight-cti-cpu0";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu1: cti@3920000 {
  compatible = "arm,coresight-cti";
  reg = <0x3920000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <48>;
  coresight-name = "coresight-cti-cpu1";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU1>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu2: cti@3a20000 {
  compatible = "arm,coresight-cti";
  reg = <0x3a20000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <49>;
  coresight-name = "coresight-cti-cpu2";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU2>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu3: cti@3b20000 {
  compatible = "arm,coresight-cti";
  reg = <0x3b20000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <50>;
  coresight-name = "coresight-cti-cpu3";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU3>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_pmu_cpu0: cti@38a0000 {
  compatible = "arm,coresight-cti";
  reg = <0x38a0000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <51>;
  coresight-name = "coresight-cti-pmu-cpu0";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_pmu_cpu1: cti@39a0000 {
  compatible = "arm,coresight-cti";
  reg = <0x39a0000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <52>;
  coresight-name = "coresight-cti-pmu-cpu1";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU1>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_pmu_cpu2: cti@3aa0000 {
  compatible = "arm,coresight-cti";
  reg = <0x3aa0000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <53>;
  coresight-name = "coresight-cti-pmu-cpu2";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU2>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_pmu_cpu3: cti@3ba0000 {
  compatible = "arm,coresight-cti";
  reg = <0x3ba0000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <54>;
  coresight-name = "coresight-cti-pmu-cpu3";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU3>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_l2pmu_cluster0: cti@38b0000 {
  compatible = "arm,coresight-cti";
  reg = <0x38b0000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <55>;
  coresight-name = "coresight-cti-l2pmu-cluster0";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_l2pmu_cluster1: cti@3ab0000 {
  compatible = "arm,coresight-cti";
  reg = <0x3ab0000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <56>;
  coresight-name = "coresight-cti-l2pmu-cluster1";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_l3: cti@3ad0000 {
  compatible = "arm,coresight-cti";
  reg = <0x3ad0000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <57>;
  coresight-name = "coresight-cti-l3";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_lm_cluster0: cti@39c0000 {
  compatible = "arm,coresight-cti";
  reg = <0x39c0000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <58>;
  coresight-name = "coresight-cti-lm-cluster0";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_lm_cluster1: cti@39d0000 {
  compatible = "arm,coresight-cti";
  reg = <0x39d0000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <59>;
  coresight-name = "coresight-cti-lm-cluster1";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_m4m: cti@38d0000 {
  compatible = "arm,coresight-cti";
  reg = <0x38d0000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <60>;
  coresight-name = "coresight-cti-m4m";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_tpda_apss: cti@39f0000 {
  compatible = "arm,coresight-cti";
  reg = <0x39f0000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <61>;
  coresight-name = "coresight-cti-tpda-apss";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_venus_cpu0: cti@3180000 {
  compatible = "arm,coresight-cti";
  reg = <0x3180000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <64>;
  coresight-name = "coresight-cti-venus-cpu0";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_audio_cpu0: cti@3044000 {
  compatible = "arm,coresight-cti";
  reg = <0x3044000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <65>;
  coresight-name = "coresight-cti-audio-cpu0";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_rpm_cpu0: cti@3048000 {
  compatible = "arm,coresight-cti";
  reg = <0x3048000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <66>;
  coresight-name = "coresight-cti-rpm-cpu0";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_modem_cpu0: cti@3040000 {
  compatible = "arm,coresight-cti";
  reg = <0x3040000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <67>;
  coresight-name = "coresight-cti-modem-cpu0";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 hwevent: hwevent@98200c0 {
  compatible = "qcom,coresight-hwevent";
  reg = <0x98200c0 0x100>,
        <0x828018 0x80>,
        <0x8b5260 0x80>,
        <0x90137c 0x4>,
        <0x7ab160 0x80>,
        <0x358000 0x40>,
        <0x359000 0x40>,
        <0x600058 0x80>,
        <0x608058 0x80>,
        <0x610058 0x80>,
        <0x7ab360 0x80>,
        <0x7ab760 0x80>,
        <0x7abf60 0x80>;
  reg-names = "hmss-mux", "mmss-mux", "dsa-stm", "mdss-mdp",
       "phss-hwev", "gcc-eve1", "gcc-eve2", "pcie0-hwev",
       "pcie1-hwev", "pcie2-hwev", "tcsr-mux", "mss-mux0",
       "mss-mux1";

  coresight-id = <70>;
  coresight-name = "coresight-hwevent";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>,
    <&clock_mmss 0xea30b0e7>;
  clock-names = "core_clk", "core_a_clk", "core_mmss_clk";

  qcom,hwevent-clks = "core_mmss_clk";
 };

 fuse: fuse@7602c {
  compatible = "arm,coresight-fuse-v3";
  reg = <0x7602c 0xc>,
        <0x76014 0x4>;
  reg-names = "fuse-base", "qpdi-fuse-base";

  coresight-id = <71>;
  coresight-name = "coresight-fuse";
  coresight-nr-inports = <0>;
 };

 qpdi: qpdi@7a1000 {
  compatible = "qcom,coresight-qpdi";
  reg = <0x7a1000 0x4>;
  reg-names = "qpdi-base";

  coresight-id = <72>;
  coresight-name = "coresight-qpdi";
  coresight-nr-inports = <0>;

  vdd-supply = <&pm8994_l21>;
  qcom,vdd-voltage-level = <2950000 2950000>;
  qcom,vdd-current-level = <200 800000>;

  vdd-io-supply = <&pm8994_l13>;
  qcom,vdd-io-voltage-level = <2950000 2950000>;
  qcom,vdd-io-current-level = <200 22000>;
 };
};
# 21 "../arch/arm64/boot/dts/qcom/msm8996-v3.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm-arm-smmu-impl-defs-8996-v3.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/msm-arm-smmu-impl-defs-8996-v3.dtsi"
&jpeg_smmu {
 attach-impl-defs = <0x6000 0x70>,
  <0x6060 0x1055>,
  <0x6070 0x30>,
  <0x6074 0x30>,
  <0x6078 0x30>,
  <0x607c 0x30>,
  <0x6080 0x30>,
  <0x6084 0x30>,
  <0x6088 0x30>,
  <0x608c 0x30>,
  <0x6170 0x24>,
  <0x6174 0x26>,
  <0x6178 0x28>,
  <0x617c 0x2a>,
  <0x6180 0x2c>,
  <0x6184 0x2d>,
  <0x6188 0x2e>,
  <0x618c 0x2f>,
  <0x6270 0x0>,
  <0x6274 0x4>,
  <0x6278 0xc>,
  <0x627c 0xe>,
  <0x6280 0x12>,
  <0x6284 0x16>,
  <0x6288 0x18>,
  <0x628c 0x1c>,
  <0x6470 0x0>,
  <0x6474 0x1>,
  <0x6478 0x1>,
  <0x647c 0x1>,
  <0x6480 0x2>,
  <0x6484 0x2>,
  <0x6488 0x3>,
  <0x648c 0x3>,
  <0x6570 0x3>,
  <0x6574 0x5>,
  <0x6578 0x7>,
  <0x657c 0x9>,
  <0x6580 0xb>,
  <0x6584 0xd>,
  <0x6588 0xf>,
  <0x658c 0x11>,
  <0x6670 0x13>,
  <0x6674 0x16>,
  <0x6678 0x1c>,
  <0x667c 0x1e>,
  <0x6680 0x21>,
  <0x6684 0x24>,
  <0x6688 0x26>,
  <0x668c 0x2a>,
  <0x67a0 0x0>,
  <0x67a4 0x0>,
  <0x67a8 0xc>,
  <0x67b0 0x0>,
  <0x67b4 0x3>,
  <0x67b8 0x83>,
  <0x67d0 0x10>,
  <0x67dc 0x8>,
  <0x67e0 0x10>,
  <0x6800 0x0>,
  <0x6804 0x1>,
  <0x6808 0x2>,
  <0x680c 0x3>,
  <0x6810 0x4>,
  <0x6814 0x5>,
  <0x6818 0x6>,
  <0x681c 0x7>,
  <0x6a00 0x6>,
  <0x6b00 0x3ff>,
  <0x6b18 0xff>,
  <0x6b24 0x204>,
  <0x6b28 0x10800>,
  <0x6b30 0x400>,
  <0x678c 0x6>,
  <0x6794 0x24>;
};

&kgsl_smmu {
 attach-impl-defs = <0x6000 0x70>,
  <0x6060 0x1055>,
  <0x6a00 0x6>,
  <0x6b00 0x3ff>,
  <0x6b18 0x3>,
  <0x6b24 0x204>,
  <0x6b28 0x11000>,
  <0x6b30 0x800>,
  <0x678c 0x8>,
  <0x6794 0x28>;
};

&vfe_smmu {
 attach-impl-defs = <0x6000 0x70>,
  <0x6060 0x1055>,
  <0x6070 0x50>,
  <0x6074 0x50>,
  <0x6078 0x50>,
  <0x607c 0x50>,
  <0x6080 0x50>,
  <0x6084 0x50>,
  <0x6088 0x50>,
  <0x608c 0x50>,
  <0x6090 0x50>,
  <0x6094 0x50>,
  <0x6098 0x50>,
  <0x609c 0x50>,
  <0x60a0 0x50>,
  <0x60a4 0x50>,
  <0x60a8 0x50>,
  <0x60ac 0x50>,
  <0x6170 0x44>,
  <0x6174 0x45>,
  <0x6178 0x46>,
  <0x617c 0x47>,
  <0x6180 0x48>,
  <0x6184 0x49>,
  <0x6188 0x4a>,
  <0x618c 0x4b>,
  <0x6190 0x4c>,
  <0x6194 0x4d>,
  <0x6198 0x4e>,
  <0x619c 0x4f>,
  <0x61a0 0x50>,
  <0x61a4 0x50>,
  <0x61a8 0x50>,
  <0x61ac 0x50>,
  <0x6270 0x0>,
  <0x6274 0x14>,
  <0x6278 0x16>,
  <0x627c 0x18>,
  <0x6280 0x1a>,
  <0x6284 0x1c>,
  <0x6288 0x1e>,
  <0x628c 0x20>,
  <0x6290 0x22>,
  <0x6294 0x36>,
  <0x6298 0x38>,
  <0x629c 0x3a>,
  <0x62a0 0x3c>,
  <0x62a4 0x3e>,
  <0x62a8 0x40>,
  <0x62ac 0x42>,
  <0x6470 0x0>,
  <0x6474 0x1>,
  <0x6478 0x2>,
  <0x647c 0x3>,
  <0x6480 0x4>,
  <0x6484 0x4>,
  <0x6488 0x4>,
  <0x648c 0x4>,
  <0x6490 0x4>,
  <0x6494 0x5>,
  <0x6498 0x6>,
  <0x649c 0x7>,
  <0x64a0 0x8>,
  <0x64a4 0x8>,
  <0x64a8 0x8>,
  <0x64ac 0x8>,
  <0x6570 0x8>,
  <0x6574 0xb>,
  <0x6578 0xe>,
  <0x657c 0x11>,
  <0x6580 0x13>,
  <0x6584 0x15>,
  <0x6588 0x17>,
  <0x658c 0x19>,
  <0x6590 0x1b>,
  <0x6594 0x1e>,
  <0x6598 0x21>,
  <0x659c 0x24>,
  <0x65a0 0x26>,
  <0x65a4 0x28>,
  <0x65a8 0x2a>,
  <0x65ac 0x2c>,
  <0x6670 0x2e>,
  <0x6674 0x38>,
  <0x6678 0x39>,
  <0x667c 0x3a>,
  <0x6680 0x3b>,
  <0x6684 0x3c>,
  <0x6688 0x3d>,
  <0x668c 0x3e>,
  <0x6690 0x3f>,
  <0x6694 0x49>,
  <0x6698 0x4a>,
  <0x669c 0x4b>,
  <0x66a0 0x4c>,
  <0x66a4 0x4d>,
  <0x66a8 0x4e>,
  <0x66ac 0x4f>,
  <0x67a0 0x0>,
  <0x67a4 0x0>,
  <0x67a8 0xc>,
  <0x67b0 0x0>,
  <0x67b4 0x8>,
  <0x67b8 0x138>,
  <0x67d0 0x10>,
  <0x67dc 0x8>,
  <0x67e0 0x10>,
  <0x6800 0x0>,
  <0x6804 0x1>,
  <0x6808 0x2>,
  <0x680c 0x3>,
  <0x6810 0x4>,
  <0x6814 0x5>,
  <0x6818 0x6>,
  <0x681c 0x7>,
  <0x6820 0x8>,
  <0x6824 0x9>,
  <0x6828 0xa>,
  <0x682c 0xb>,
  <0x6830 0xc>,
  <0x6834 0xd>,
  <0x6838 0xe>,
  <0x683c 0xf>,
  <0x6a00 0x6>,
  <0x6b00 0x3ff>,
  <0x6b18 0xffff>,
  <0x6b24 0x204>,
  <0x6b28 0x10a00>,
  <0x6b30 0x500>,
  <0x678c 0xb>,
  <0x6794 0x2f>;
};

&venus_smmu {
 attach-impl-defs = <0x6000 0x70>,
  <0x6060 0x1055>,
  <0x6070 0x110>,
  <0x6074 0x110>,
  <0x6078 0x110>,
  <0x607c 0x110>,
  <0x6080 0x110>,
  <0x6084 0x110>,
  <0x6088 0x110>,
  <0x608c 0x110>,
  <0x6170 0xe1>,
  <0x6174 0xe5>,
  <0x6178 0xfc>,
  <0x617c 0x100>,
  <0x6180 0x104>,
  <0x6184 0x108>,
  <0x6188 0x10c>,
  <0x618c 0x10e>,
  <0x6270 0x0>,
  <0x6274 0x8>,
  <0x6278 0x28>,
  <0x627c 0x69>,
  <0x6280 0x8d>,
  <0x6284 0xa5>,
  <0x6288 0xc9>,
  <0x628c 0xd9>,
  <0x6470 0x0>,
  <0x6474 0x0>,
  <0x6478 0x0>,
  <0x647c 0x0>,
  <0x6480 0x0>,
  <0x6484 0x0>,
  <0x6488 0x0>,
  <0x648c 0x0>,
  <0x6570 0x0>,
  <0x6574 0x4>,
  <0x6578 0x1c>,
  <0x657c 0x21>,
  <0x6580 0x26>,
  <0x6584 0x2a>,
  <0x6588 0x2e>,
  <0x658c 0x30>,
  <0x6670 0x32>,
  <0x6674 0x36>,
  <0x6678 0x46>,
  <0x667c 0x58>,
  <0x6680 0x62>,
  <0x6684 0x6d>,
  <0x6688 0x75>,
  <0x668c 0x7d>,
  <0x67a0 0x0>,
  <0x67a4 0x0>,
  <0x67a8 0x2f>,
  <0x67b0 0x0>,
  <0x67b4 0x0>,
  <0x67b8 0x190>,
  <0x67d0 0x8>,
  <0x67dc 0x8>,
  <0x67e0 0x8>,
  <0x6800 0x0>,
  <0x6804 0x1>,
  <0x6808 0x2>,
  <0x680c 0x3>,
  <0x6810 0x4>,
  <0x6814 0x5>,
  <0x6818 0x6>,
  <0x681c 0x7>,
  <0x6a00 0x6>,
  <0x6b00 0x3ff>,
  <0x6b18 0xff>,
  <0x6b24 0x203>,
  <0x6b28 0x10a00>,
  <0x6b30 0x500>,
  <0x678c 0x18>,
  <0x6794 0x43>;
};

&mdp_smmu {
 attach-impl-defs = <0x6000 0x70>,
  <0x6060 0x1055>,
  <0x6070 0x70>,
  <0x6074 0x70>,
  <0x6170 0x52>,
  <0x6174 0x68>,
  <0x6270 0x0>,
  <0x6274 0x3e>,
  <0x6470 0x0>,
  <0x6474 0x8>,
  <0x6570 0x8>,
  <0x6574 0x13>,
  <0x6670 0x1e>,
  <0x6674 0x5c>,
  <0x67a0 0x0>,
  <0x67a4 0x0>,
  <0x67a8 0x1e>,
  <0x67b0 0x0>,
  <0x67b4 0x8>,
  <0x67b8 0xb8>,
  <0x67d0 0x10>,
  <0x67dc 0x8>,
  <0x67e0 0x10>,
  <0x6800 0x0>,
  <0x6804 0x1>,
  <0x6a00 0x6>,
  <0x6b00 0x3ff>,
  <0x678c 0x8>,
  <0x6794 0x24>;
};

&rot_smmu {
 attach-impl-defs = <0x6000 0x70>,
  <0x6060 0x1055>,
  <0x6070 0xc0>,
  <0x6074 0xc0>,
  <0x6078 0xc0>,
  <0x6170 0xae>,
  <0x6174 0xb6>,
  <0x6178 0xbe>,
  <0x6270 0x0>,
  <0x6274 0x52>,
  <0x6278 0xa6>,
  <0x6470 0x0>,
  <0x6474 0x2>,
  <0x6478 0x4>,
  <0x6570 0x4>,
  <0x6574 0xc>,
  <0x6578 0x15>,
  <0x6670 0x19>,
  <0x6674 0x42>,
  <0x6678 0x6c>,
  <0x67a0 0x0>,
  <0x67a4 0x0>,
  <0x67a8 0x12>,
  <0x67b0 0x0>,
  <0x67b4 0x4>,
  <0x67b8 0xac>,
  <0x67d0 0x10>,
  <0x67dc 0x8>,
  <0x67e0 0x10>,
  <0x6800 0x0>,
  <0x6804 0x2>,
  <0x6808 0x1>,
  <0x680c 0x2>,
  <0x6a00 0x6>,
  <0x6b00 0x3ff>,
  <0x6b18 0xf>,
  <0x6b24 0x204>,
  <0x6b28 0x10a00>,
  <0x6b30 0x500>,
  <0x678c 0xc>,
  <0x6794 0x44>;
};

&cpp_fd_smmu {
 attach-impl-defs = <0x6000 0x70>,
  <0x6060 0x1055>,
  <0x6070 0xa0>,
  <0x6074 0xa0>,
  <0x6078 0xa0>,
  <0x607c 0xa0>,
  <0x6080 0xa0>,
  <0x6084 0xa0>,
  <0x6170 0x8a>,
  <0x6174 0x8e>,
  <0x6178 0x92>,
  <0x617c 0x96>,
  <0x6180 0x9a>,
  <0x6184 0x9d>,
  <0x6270 0x0>,
  <0x6274 0x18>,
  <0x6278 0x24>,
  <0x627c 0x30>,
  <0x6280 0x3c>,
  <0x6284 0x54>,
  <0x6470 0x0>,
  <0x6474 0x0>,
  <0x6478 0x1>,
  <0x647c 0x2>,
  <0x6480 0x2>,
  <0x6484 0x2>,
  <0x6570 0x3>,
  <0x6574 0x12>,
  <0x6578 0x1a>,
  <0x657c 0x22>,
  <0x6580 0x2a>,
  <0x6584 0x39>,
  <0x6670 0x3b>,
  <0x6674 0x47>,
  <0x6678 0x4d>,
  <0x667c 0x53>,
  <0x6680 0x59>,
  <0x6684 0x65>,
  <0x67a0 0x0>,
  <0x67a4 0x0>,
  <0x67a8 0x16>,
  <0x67b0 0x0>,
  <0x67b4 0x3>,
  <0x67b8 0x1c3>,
  <0x67d0 0x10>,
  <0x67dc 0x8>,
  <0x67e0 0x10>,
  <0x6800 0x0>,
  <0x6804 0x1>,
  <0x6808 0x2>,
  <0x680c 0x3>,
  <0x6810 0x4>,
  <0x6814 0x5>,
  <0x6818 0x0>,
  <0x681c 0x0>,
  <0x6a00 0x6>,
  <0x6b00 0x3ff>,
  <0x6b18 0xff>,
  <0x6b24 0x204>,
  <0x6b28 0x10a00>,
  <0x6b30 0x500>,
  <0x678c 0x8>,
  <0x6794 0x2f>;
};

&lpass_q6_smmu {
 attach-impl-defs = <0x6000 0x70>,
  <0x6060 0x1055>,
  <0x67a0 0x0>,
  <0x67a4 0x0>,
  <0x67a8 0x20>,
  <0x67b0 0x0>,
  <0x67b4 0x8>,
  <0x67b8 0xc8>,
  <0x67d0 0x4>,
  <0x67dc 0x8>,
  <0x67e0 0x8>,
  <0x6a00 0x6>,
  <0x6b00 0x3ff>,
  <0x6b18 0xffff>,
  <0x6b24 0x202>,
  <0x6b28 0x10a00>,
  <0x6b30 0x500>,
  <0x6784 0x0>,
  <0x678c 0x10>;
};

&anoc0_smmu {
 attach-impl-defs = <0x6000 0x70>,
  <0x6060 0x1055>,
  <0x6070 0x8>,
  <0x6074 0x30>,
  <0x6078 0x40>,
  <0x6170 0x0>,
  <0x6174 0x3>,
  <0x6178 0x5>,
  <0x6270 0x0>,
  <0x6274 0x0>,
  <0x6278 0x0>,
  <0x6470 0x0>,
  <0x6474 0x2>,
  <0x6478 0x4>,
  <0x6570 0x6>,
  <0x6574 0x12>,
  <0x6578 0x1c>,
  <0x6670 0x26>,
  <0x6674 0x30>,
  <0x6678 0x40>,
  <0x67a0 0x0>,
  <0x67a4 0x58>,
  <0x67a8 0x60>,
  <0x67b0 0x0>,
  <0x67b4 0x6>,
  <0x67b8 0x86>,
  <0x67d0 0x0>,
  <0x67dc 0x4>,
  <0x67e0 0x4>,
  <0x6800 0x0>,
  <0x6804 0x1>,
  <0x6808 0x2>,
  <0x680c 0x0>,
  <0x6a00 0x6>,
  <0x6b00 0x3ff>,
  <0x6d30 0x41bd>,
  <0x6784 0x0>,
  <0x678c 0x10>;
};

&anoc1_smmu {
 attach-impl-defs = <0x6000 0x70>,
  <0x6060 0x1055>,
  <0x6070 0x6>,
  <0x6074 0x8>,
  <0x6078 0xb>,
  <0x607c 0x4b>,
  <0x6170 0x0>,
  <0x6174 0x1>,
  <0x6178 0x2>,
  <0x617c 0x5>,
  <0x6270 0x0>,
  <0x6274 0x0>,
  <0x6278 0x0>,
  <0x627c 0x0>,
  <0x6470 0x0>,
  <0x6474 0x2>,
  <0x6478 0x2>,
  <0x647c 0x4>,
  <0x6570 0x4>,
  <0x6574 0x6>,
  <0x6578 0x7>,
  <0x657c 0xd>,
  <0x6670 0xe>,
  <0x6674 0x12>,
  <0x6678 0x15>,
  <0x667c 0x1f>,
  <0x67a0 0x0>,
  <0x67a4 0x4a>,
  <0x67a8 0x50>,
  <0x67b0 0x0>,
  <0x67b4 0x4>,
  <0x67b8 0x2c>,
  <0x67d0 0x0>,
  <0x67dc 0x4>,
  <0x67e0 0x8>,
  <0x6800 0x2>,
  <0x6804 0x2>,
  <0x6808 0x0>,
  <0x680c 0x0>,
  <0x6810 0x3>,
  <0x6814 0x3>,
  <0x6818 0x1>,
  <0x681c 0x0>,
  <0x6a00 0x6>,
  <0x6b00 0x3ff>,
  <0x6d30 0x41bd>;
};

&anoc2_smmu {
 attach-impl-defs = <0x6000 0x70>,
  <0x6060 0x1055>,
  <0x6070 0x13>,
  <0x6074 0x1b>,
  <0x6078 0x1f>,
  <0x607c 0x55>,
  <0x6080 0x58>,
  <0x6084 0x78>,
  <0x6088 0x80>,
  <0x6170 0x0>,
  <0x6174 0x0>,
  <0x6178 0x0>,
  <0x617c 0xe>,
  <0x6180 0xf>,
  <0x6184 0x10>,
  <0x6188 0x11>,
  <0x6270 0x0>,
  <0x6274 0x0>,
  <0x6278 0x0>,
  <0x627c 0x0>,
  <0x6280 0x0>,
  <0x6284 0x0>,
  <0x6288 0x0>,
  <0x6470 0x0>,
  <0x6474 0x2>,
  <0x6478 0x2>,
  <0x647c 0x6>,
  <0x6480 0x6>,
  <0x6484 0x8>,
  <0x6488 0x8>,
  <0x6570 0xc>,
  <0x6574 0xe>,
  <0x6578 0x16>,
  <0x657c 0x1a>,
  <0x6580 0x1d>,
  <0x6584 0x21>,
  <0x6588 0x23>,
  <0x6670 0x27>,
  <0x6674 0x2f>,
  <0x6678 0x3f>,
  <0x667c 0x47>,
  <0x6680 0x4c>,
  <0x6684 0x54>,
  <0x6688 0x58>,
  <0x67a0 0x0>,
  <0x67a4 0x8d>,
  <0x67a8 0xa0>,
  <0x67b0 0x0>,
  <0x67b4 0xc>,
  <0x67b8 0x78>,
  <0x67d0 0x0>,
  <0x67dc 0x4>,
  <0x67e0 0x8>,
  <0x6800 0x0>,
  <0x6804 0x0>,
  <0x6808 0x1>,
  <0x680c 0x1>,
  <0x6810 0x0>,
  <0x6814 0x0>,
  <0x6818 0x1>,
  <0x681c 0x1>,
  <0x6820 0x3>,
  <0x6824 0x2>,
  <0x6828 0x5>,
  <0x682c 0x4>,
  <0x6830 0x6>,
  <0x6834 0x6>,
  <0x6838 0x0>,
  <0x683c 0x0>,
  <0x6a00 0x6>,
  <0x6b00 0x3ff>,
  <0x6d30 0x41bd>,
  <0x678c 0xa>,
  <0x6794 0x1a>;
};
# 22 "../arch/arm64/boot/dts/qcom/msm8996-v3.dtsi" 2

/ {
 model = "Qualcomm Technologies, Inc. MSM 8996 v3";
 qcom,msm-id = <246 0x30001>;
};

&clock_gcc {
 compatible = "qcom,gcc-8996-v3";
};

&clock_debug {
 compatible = "qcom,cc-debug-8996-v3";
};

&clock_mmss {
 compatible = "qcom,mmsscc-8996-v3";
};

&clock_gpu {
 compatible = "qcom,gpucc-8996-v3";
 qcom,gfx3d_clk_src_v2-opp-handle = <&msm_gpu>;
 qcom,gfxfreq-speedbin0 =
  < 0 0 0 >,
  < 133000000 2 4 >,
  < 214000000 3 4 >,
  < 315000000 4 4 >,
  < 401800000 5 5 >,
  < 510000000 6 5 >,
  < 560000000 7 7 >,
  < 624000000 8 7 >;
 qcom,gfxfreq-mx-speedbin0 =
  < 0 0 >,
  < 133000000 4 >,
  < 214000000 4 >,
  < 315000000 4 >,
  < 401800000 5 >,
  < 510000000 5 >,
  < 560000000 7 >,
  < 624000000 7 >;

 qcom,gfxfreq-speedbin1 =
  < 0 0 0 >,
  < 133000000 2 4 >,
  < 214000000 3 4 >,
  < 315000000 4 4 >,
  < 401800000 5 5 >,
  < 510000000 6 5 >;
 qcom,gfxfreq-mx-speedbin1 =
  < 0 0 >,
  < 133000000 4 >,
  < 214000000 4 >,
  < 315000000 4 >,
  < 401800000 5 >,
  < 510000000 5 >;
};

&gdsc_gpu_gx {
 clock-names = "core_clk", "core_root_clk";
 clocks = <&clock_gpu 0xb7ece823>,
   <&clock_gpu 0x4210acb7>;
};

&pcie0 {
 qcom,pcie-phy-ver = <3>;
};

&pcie1 {
 qcom,pcie-phy-ver = <3>;
};

&pcie2 {
 qcom,pcie-phy-ver = <3>;
};


&msm_gpu {

 qcom,chipid = <0x05030002>;

 qcom,initial-pwrlevel = <5>;
 qcom,bus-width = <32>;
 qcom,gpu-speed-bin = <0x4130 0xe0000000 29>;


 qcom,gpu-quirk-two-pass-use-wfi;

 qcom,gpu-pwrlevel-bins {
  #address-cells = <1>;
  #size-cells = <0>;

  compatible="qcom,gpu-pwrlevel-bins";

  qcom,gpu-pwrlevels-0 {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,speed-bin = <0>;

   qcom,gpu-pwrlevel@0 {
    reg = <0>;
    qcom,gpu-freq = <624000000>;
    qcom,bus-freq = <12>;
    qcom,bus-min = <11>;
    qcom,bus-max = <12>;
   };

   qcom,gpu-pwrlevel@1 {
    reg = <1>;
    qcom,gpu-freq = <560000000>;
    qcom,bus-freq = <11>;
    qcom,bus-min = <9>;
    qcom,bus-max = <12>;
   };

   qcom,gpu-pwrlevel@2 {
    reg = <2>;
    qcom,gpu-freq = <510000000>;
    qcom,bus-freq = <9>;
    qcom,bus-min = <8>;
    qcom,bus-max = <11>;
   };

   qcom,gpu-pwrlevel@3 {
    reg = <3>;
    qcom,gpu-freq = <401800000>;
    qcom,bus-freq = <8>;
    qcom,bus-min = <7>;
    qcom,bus-max = <9>;
   };

   qcom,gpu-pwrlevel@4 {
    reg = <4>;
    qcom,gpu-freq = <315000000>;
    qcom,bus-freq = <6>;
    qcom,bus-min = <5>;
    qcom,bus-max = <7>;
   };

   qcom,gpu-pwrlevel@5 {
    reg = <5>;
    qcom,gpu-freq = <214000000>;
    qcom,bus-freq = <4>;
    qcom,bus-min = <3>;
    qcom,bus-max = <5>;
   };

   qcom,gpu-pwrlevel@6 {
    reg = <6>;
    qcom,gpu-freq = <133000000>;
    qcom,bus-freq = <3>;
    qcom,bus-min = <2>;
    qcom,bus-max = <4>;
   };

   qcom,gpu-pwrlevel@7 {
    reg = <7>;
    qcom,gpu-freq = <27000000>;
    qcom,bus-freq = <0>;
    qcom,bus-min = <0>;
    qcom,bus-max = <0>;
   };
  };

  qcom,gpu-pwrlevels-1 {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,speed-bin = <1>;

   qcom,gpu-pwrlevel@0 {
    reg = <0>;
    qcom,gpu-freq = <510000000>;
    qcom,bus-freq = <9>;
    qcom,bus-min = <8>;
    qcom,bus-max = <10>;
   };

   qcom,gpu-pwrlevel@1 {
    reg = <1>;
    qcom,gpu-freq = <401800000>;
    qcom,bus-freq = <8>;
    qcom,bus-min = <7>;
    qcom,bus-max = <9>;
   };

   qcom,gpu-pwrlevel@2 {
    reg = <2>;
    qcom,gpu-freq = <315000000>;
    qcom,bus-freq = <6>;
    qcom,bus-min = <5>;
    qcom,bus-max = <7>;
   };

   qcom,gpu-pwrlevel@3 {
    reg = <3>;
    qcom,gpu-freq = <214000000>;
    qcom,bus-freq = <4>;
    qcom,bus-min = <3>;
    qcom,bus-max = <5>;
   };

   qcom,gpu-pwrlevel@4 {
    reg = <4>;
    qcom,gpu-freq = <133000000>;
    qcom,bus-freq = <3>;
    qcom,bus-min = <2>;
    qcom,bus-max = <4>;
   };

   qcom,gpu-pwrlevel@5 {
    reg = <5>;
    qcom,gpu-freq = <27000000>;
    qcom,bus-freq = <0>;
    qcom,bus-min = <0>;
    qcom,bus-max = <0>;
   };
  };

 };
};

&soc {
 l2-pmu {
  compatible = "qcom,qcom-l2cache-pmu";
  interrupts = <0 0 1>, <0 8 1>;
  qcom,cpu-affinity = <0>, <2>;
 };
};

&soc {
 jtag_mm0: jtagmm@3840000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x3840000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,coresight-jtagmm-cpu = <&CPU0>;
 };

 jtag_mm1: jtagmm@3940000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x3940000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,coresight-jtagmm-cpu = <&CPU1>;
 };

 jtag_mm2: jtagmm@3a40000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x3a40000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,coresight-jtagmm-cpu = <&CPU2>;
 };

 jtag_mm3: jtagmm@3b40000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x3b40000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";

  qcom,coresight-jtagmm-cpu = <&CPU3>;
 };
};

&mdss_hdmi_pll {
 compatible = "qcom,mdss_hdmi_pll_8996_v3";
};

&msm_vidc {




 qcom,imem-ab-tbl =
  <75000000 1500000>,
  <150000000 1500000>,
  <346666667 2500000>,
  <520000000 6000000>;

 qcom,load-freq-tbl =

   <972000 520000000 0x55555555>,
   <489600 346666667 0x55555555>,
   <244800 150000000 0x55555555>,
   <108000 75000000 0x55555555>,


   <1944000 520000000 0xffffffff>,
   < 972000 346666667 0xffffffff>,
   < 489600 150000000 0xffffffff>,
   < 244800 75000000 0xffffffff>;
 qcom,pm-qos-latency-us = <501>;
};

&gdsc_venus_core0 {
 qcom,support-hw-trigger;
};

&gdsc_venus_core1 {
 qcom,support-hw-trigger;
};

&soc {
 ipa_hw: qcom,ipa@680000 {
  compatible = "qcom,ipa";
  reg = <0x680000 0x4effc>,
   <0x684000 0x26934>;
  reg-names = "ipa-base", "bam-base";
  interrupts = <0 333 0>,
     <0 432 0>;
  interrupt-names = "ipa-irq", "bam-irq";
  qcom,ipa-hw-ver = <5>;
  qcom,ipa-hw-mode = <0>;
  qcom,ee = <0>;
  qcom,use-ipa-tethering-bridge;
  qcom,ipa-bam-remote-mode;
  qcom,modem-cfg-emb-pipe-flt;
  clocks = <&clock_gcc 0xfa685cda>;
  clock-names = "core_clk";
  qcom,use-dma-zone;
  qcom,msm-bus,name = "ipa";
  qcom,msm-bus,num-cases = <3>;
  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-KBps =
  <90 512 0 0>, <90 585 0 0>,
  <90 512 80000 640000>, <90 585 80000 640000>,
  <90 512 206000 960000>, <90 585 206000 960000>;
  qcom,bus-vector-names = "MIN", "SVS", "PERF";
 };

 qcom,m4m-hwmon@6530000 {
  compatible = "qcom,m4m-hwmon";
  reg = <0x6530000 0x160>;
  interrupts = <0 19 4>;
  qcom,counter-event-sel = <4 0x8000>,
      <5 0x4000>;
  qcom,target-dev = <&m4m_cache>;
 };

};

&clock_cpu {
  compatible = "qcom,cpu-clock-8996-v3";

  qcom,pwrcl-speedbin0-v0 =
   < 0 0 >,
   < 307200000 1 >,
   < 422400000 2 >,
   < 480000000 3 >,
   < 556800000 4 >,
   < 652800000 5 >,
   < 729600000 6 >,
   < 844800000 7 >,
   < 960000000 8 >,
   < 1036800000 9 >,
   < 1113600000 10 >,
   < 1190400000 11 >,
   < 1228800000 12 >,
   < 1324800000 13 >,
   < 1401600000 14 >,
   < 1478400000 15 >,
   < 1593600000 16 >;
  qcom,pwrcl-speedbin1-v0 =
   < 0 0 >,
   < 307200000 1 >,
   < 422400000 2 >,
   < 480000000 3 >,
   < 556800000 4 >,
   < 652800000 5 >,
   < 729600000 6 >,
   < 844800000 7 >,
   < 960000000 8 >,
   < 1036800000 9 >,
   < 1113600000 10 >,
   < 1190400000 11 >,
   < 1228800000 12 >,
   < 1363200000 13 >;
  qcom,perfcl-speedbin0-v0 =
   < 0 0 >,
   < 307200000 1 >,
   < 403200000 2 >,
   < 480000000 3 >,
   < 556800000 4 >,
   < 652800000 5 >,
   < 729600000 6 >,
   < 806400000 7 >,
   < 883200000 8 >,
   < 940800000 9 >,
   < 1036800000 10 >,
   < 1113600000 11 >,
   < 1190400000 12 >,
   < 1248000000 13 >,
   < 1324800000 14 >,
   < 1401600000 15 >,
   < 1478400000 16 >,
   < 1555200000 17 >,
   < 1632000000 18 >,
   < 1708800000 19 >,
   < 1785600000 20 >,
   < 1824000000 21 >,
   < 1920000000 22 >,
   < 1996800000 23 >,
   < 2073600000 24 >,
   < 2150400000 25 >;
  qcom,perfcl-speedbin1-v0 =
   < 0 0 >,
   < 307200000 1 >,
   < 403200000 2 >,
   < 480000000 3 >,
   < 556800000 4 >,
   < 652800000 5 >,
   < 729600000 6 >,
   < 806400000 7 >,
   < 883200000 8 >,
   < 940800000 9 >,
   < 1036800000 10 >,
   < 1113600000 11 >,
   < 1190400000 12 >,
   < 1248000000 13 >,
   < 1324800000 14 >,
   < 1401600000 15 >,
   < 1478400000 16 >,
   < 1555200000 17 >,
   < 1632000000 18 >,
   < 1708800000 19 >,
   < 1785600000 20 >,
   < 1804800000 21 >;
  qcom,cbf-speedbin0-v0 =
   < 0 0 >,
   < 307200000 1 >,
   < 384000000 2 >,
   < 460800000 3 >,
   < 537600000 4 >,
   < 595200000 5 >,
   < 672000000 6 >,
   < 748800000 7 >,
   < 825600000 8 >,
   < 902400000 9 >,
   < 979200000 10 >,
   < 1056000000 11 >,
   < 1132800000 12 >,
   < 1190400000 13 >,
   < 1228800000 14 >,
   < 1305600000 15 >,
   < 1382400000 16 >,
   < 1459200000 17 >,
   < 1536000000 18 >,
   < 1593600000 19 >;
  qcom,cbf-speedbin1-v0 =
   < 0 0 >,
   < 307200000 1 >,
   < 384000000 2 >,
   < 460800000 3 >,
   < 537600000 4 >,
   < 595200000 5 >,
   < 672000000 6 >,
   < 748800000 7 >,
   < 825600000 8 >,
   < 902400000 9 >,
   < 979200000 10 >,
   < 1056000000 11 >,
   < 1132800000 12 >,
   < 1190400000 13 >,
   < 1228800000 14 >,
   < 1305600000 15 >;
};

&msm_cpufreq {
 qcom,cpufreq-table-0 =
  < 307200 >,
  < 422400 >,
  < 480000 >,
  < 556800 >,
  < 652800 >,
  < 729600 >,
  < 844800 >,
  < 960000 >,
  < 1036800 >,
  < 1113600 >,
  < 1190400 >,
  < 1228800 >,
  < 1324800 >,
  < 1401600 >,
  < 1478400 >,
  < 1593600 >;
 qcom,cpufreq-table-2 =
  < 307200 >,
  < 403200 >,
  < 480000 >,
  < 556800 >,
  < 652800 >,
  < 729600 >,
  < 806400 >,
  < 883200 >,
  < 940800 >,
  < 1036800 >,
  < 1113600 >,
  < 1190400 >,
  < 1248000 >,
  < 1324800 >,
  < 1401600 >,
  < 1478400 >,
  < 1555200 >,
  < 1632000 >,
  < 1708800 >,
  < 1785600 >,
  < 1824000 >,
  < 1920000 >,
  < 1996800 >,
  < 2073600 >,
  < 2150400 >;
};

&m4m_cache {
 freq-tbl-khz =
  < 307200 >,
  < 384000 >,
  < 460800 >,
  < 537600 >,
  < 595200 >,
  < 672000 >,
  < 748800 >,
  < 825600 >,
  < 902400 >,
  < 979200 >,
  < 1056000 >,
  < 1132800 >,
  < 1190400 >,
  < 1228800 >,
  < 1305600 >,
  < 1382400 >,
  < 1459200 >,
  < 1536000 >,
  < 1593600 >;
};

&devfreq_cpufreq {
 m4m-cpufreq {
  cpu-to-dev-map-0 =
   < 307200 307200 >,
   < 422400 307200 >,
   < 480000 307200 >,
   < 556800 307200 >,
   < 652800 384000 >,
   < 729600 460800 >,
   < 844800 537600 >,
   < 960000 672000 >,
   < 1036800 672000 >,
   < 1113600 825600 >,
   < 1190400 825600 >,
   < 1228800 902400 >,
   < 1324800 1056000 >,
   < 1401600 1132800 >,
   < 1478400 1190400 >,
   < 1593600 1382400 >;
  cpu-to-dev-map-2 =
   < 480000 307200 >,
   < 556800 307200 >,
   < 652800 307200 >,
   < 729600 307200 >,
   < 806400 384000 >,
   < 883200 460800 >,
   < 940800 537600 >,
   < 1036800 595200 >,
   < 1113600 672000 >,
   < 1190400 672000 >,
   < 1248000 748800 >,
   < 1324800 825600 >,
   < 1401600 902400 >,
   < 1478400 979200 >,
   < 1555200 1056000 >,
   < 1632000 1190400 >,
   < 1708800 1228800 >,
   < 1785600 1305600 >,
   < 1824000 1382400 >,
   < 1920000 1459200 >,
   < 1996800 1593600 >,
   < 2073600 1593600 >,
   < 2150400 1593600 >;
 };

 mincpubw-cpufreq {
  cpu-to-dev-map-0 =
   < 1593600 1525 >;
  cpu-to-dev-map-2 =
   < 2073600 1525 >,
   < 2150400 5195 >;
 };
};

&soc {
 tsens1: tsens@4ad000 {
  compatible = "qcom,msm8996-tsens";
  reg = <0x4ac000 0x2000>,
   <0x75230 0x1000>;
  reg-names = "tsens_physical", "tsens_eeprom_physical";
  interrupts = <0 184 0>, <0 430 0>;
  interrupt-names = "tsens-upper-lower", "tsens-critical";
  qcom,client-id = <13 14 15 16 17 18 19 20>;
  qcom,sensor-id = <1 6 7 0 2 3 4 5>;
  qcom,sensors = <8>;
  qcom,slope = <2901 2846 3200 3200 3200 3200 3200 3200>;
 };
 lmh: qcom,lmh {
  vdd-apss-supply = <&pm8994_s11>;
  qcom,lmh-odcm-disable-threshold-mA = <850>;
 };
 qcom,msm-thermal {
  msm_thermal_freq: qcom,vdd-apps-rstr{
   qcom,max-freq-level = <1190400>;
   qcom,levels = <1036800 1555200 1555200>;
  };
  qcom,vdd-gfx-rstr{
   qcom,levels = <6 8 8>;
  };
 };

};

&tsens0 {
 interrupts = <0 458 0>, <0 445 0>;
 qcom,sensors = <13>;
 qcom,slope = <2901 2846 3200 3200 3200 3200 3200 3200 3200
      3200 3200 3200 3200>;
};


&cpu_pmu {
 compatible = "qcom,kryo-pmuv3";
};
# 17 "../arch/arm64/boot/dts/qcom/msm8996-v3-pmi8996-le_x2-dvt2.dts" 2
# 1 "../arch/arm64/boot/dts/qcom/msm-pmi8996.dtsi" 1
# 18 "../arch/arm64/boot/dts/qcom/msm-pmi8996.dtsi"
/ {
 qcom,pmic-id = <0x20009 0x10013 0x0 0x0>;
};

&ibb_regulator {
 qcom,qpnp-ibb-discharge-resistor = <300>;
};

&spmi_bus {
 qcom,pmi8994@2 {
  bcl@4200 {
   qcom,inhibit-derating-ua = <0>;
  };
 };
};

&flash_led {
 qcom,ramp_up_step = "27_US";
 qcom,ramp_dn_step = "27_US";
};
# 18 "../arch/arm64/boot/dts/qcom/msm8996-v3-pmi8996-le_x2-dvt2.dts" 2
# 1 "../arch/arm64/boot/dts/qcom/msm8996-le_x2-dvt2.dtsi" 1
# 1 "../arch/arm64/boot/dts/qcom/msm8996-le_x2-dvt1.1.dtsi" 1
# 1 "../arch/arm64/boot/dts/qcom/msm8996-le_x2-dvt1.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/msm8996-le_x2-dvt1.dtsi"
# 1 "../arch/arm64/boot/dts/qcom/msm8996-mtp.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/msm8996-mtp.dtsi"
# 1 "../arch/arm64/boot/dts/qcom/msm8996-pinctrl.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/msm8996-pinctrl.dtsi"
&soc {
 tlmm: pinctrl@01010000 {
  compatible = "qcom,msm8996-pinctrl";
  reg = <0x01010000 0x300000>;
  interrupts = <0 208 0>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;


  pmx_adv7533: pmx_adv7533 {
   adv7533_0_int_active: adv7533_0_int_active {
    mux {
     pins = "gpio106";
     function = "gpio";
    };

    config {
     pins = "gpio106";
     drive-strength = <16>;
     bias-pull-down;
    };
   };

   adv7533_0_int_suspend: adv7533_0_int_suspend {
    mux {
     pins = "gpio106";
     function = "gpio";
    };

    config {
     pins = "gpio106";
     drive-strength = <16>;
     bias-pull-down;
    };
   };

   adv7533_0_hpd_int_active: adv7533_0_hpd_int_active {
    mux {
     pins = "gpio104";
     function = "gpio";
    };

    config {
     pins = "gpio104";
     drive-strength = <16>;
     bias-pull-down;
    };
   };

   adv7533_0_hpd_int_suspend: adv7533_0_hpd_int_suspend {
    mux {
     pins = "gpio104";
     function = "gpio";
    };

    config {
     pins = "gpio104";
     drive-strength = <16>;
     bias-pull-down;
    };
   };

   adv7533_0_switch_active: adv7533_0_switch_active {
    mux {
     pins = "gpio105";
     function = "gpio";
     bias-pull-down;
    };

    config {
     pins = "gpio105";
     drive-strength = <16>;
     bias-pull-down;
    };
   };

   adv7533_0_switch_suspend: adv7533_0_switch_suspend {
    mux {
     pins = "gpio105";
     function = "gpio";
    };

    config {
     pins = "gpio105";
     drive-strength = <16>;
    };
   };
   adv7533_1_int_active: adv7533_1_int_active {
    mux {
     pins = "gpio108";
     function = "gpio";
    };

    config {
     pins = "gpio108";
     drive-strength = <16>;
     bias-pull-down;
    };
   };

   adv7533_1_int_suspend: adv7533_1_int_suspend {
    mux {
     pins = "gpio108";
     function = "gpio";
    };

    config {
     pins = "gpio108";
     drive-strength = <16>;
     bias-pull-down;
    };
   };

   adv7533_1_hpd_int_active: adv7533_1_hpd_int_active {
    mux {
     pins = "gpio103";
     function = "gpio";
    };

    config {
     pins = "gpio103";
     drive-strength = <16>;
     bias-pull-down;
    };
   };

   adv7533_1_hpd_int_suspend: adv7533_1_hpd_int_suspend {
    mux {
     pins = "gpio103";
     function = "gpio";
    };

    config {
     pins = "gpio103";
     drive-strength = <16>;
     bias-pull-down;
    };
   };

   adv7533_1_switch_active: adv7533_1_switch_active {
    mux {
     pins = "gpio107";
     function = "gpio";
     bias-pull-down;
    };

    config {
     pins = "gpio107";
     drive-strength = <16>;
     bias-pull-down;
    };
   };

   adv7533_1_switch_suspend: adv7533_1_switch_suspend {
    mux {
     pins = "gpio107";
     function = "gpio";
    };

    config {
     pins = "gpio107";
     drive-strength = <16>;
    };
   };
  };

  uart_console_active: uart_console_active {
   mux {
    pins = "gpio4", "gpio5";
    function = "blsp_uart8";
   };

   config {
    pins = "gpio4", "gpio5";
    drive-strength = <2>;
    bias-disable;
   };
  };

  uart_console_sleep: uart_console_sleep {
   mux {
    pins = "gpio4", "gpio5";
    function = "gpio";
   };

   config {
    pins = "gpio4", "gpio5";
    drive-strength = <2>;
    bias-pull-down;
    output-low;
   };
  };

  blsp1_uart2_active: blsp1_uart2_active {
   mux {
    pins = "gpio41", "gpio42", "gpio43", "gpio44";
    function = "blsp_uart2";
   };

   config {
    pins = "gpio41", "gpio42", "gpio43", "gpio44";
    drive-strength = <2>;
    bias-disable;
   };
  };

  blsp1_uart2_sleep: blsp1_uart2_sleep {
   mux {
    pins = "gpio41", "gpio42", "gpio43", "gpio44";
    function = "gpio";
   };

   config {
    pins = "gpio41", "gpio42", "gpio43", "gpio44";
    drive-strength = <2>;
    bias-disable;
   };
  };


  blsp1_uart3_active: blsp1_uart3_active {
   mux {
    pins = "gpio45", "gpio46", "gpio47", "gpio48";
    function = "blsp_uart3";
   };

   config {
    pins = "gpio45", "gpio46", "gpio47", "gpio48";
    drive-strength = <2>;
    bias-disable;
   };
  };

  blsp1_uart3_sleep: blsp1_uart3_sleep {
   mux {
    pins = "gpio45", "gpio46", "gpio47", "gpio48";
    function = "gpio";
   };

   config {
    pins = "gpio45", "gpio46", "gpio47", "gpio48";
    drive-strength = <2>;
    bias-disable;
   };
  };


  blsp1_uart6_active: blsp1_uart6_active {
   mux {
    pins = "gpio25", "gpio26", "gpio27", "gpio28";
    function = "blsp_uart6";
   };

   config {
    pins = "gpio25", "gpio26", "gpio27", "gpio28";
    drive-strength = <2>;
    bias-disable;
   };
  };

  blsp1_uart6_sleep: blsp1_uart6_sleep {
   mux {
    pins = "gpio25", "gpio26", "gpio27", "gpio28";
    function = "gpio";
   };

   config {
    pins = "gpio25", "gpio26", "gpio27", "gpio28";
    drive-strength = <2>;
    bias-disable;
   };
  };


  pmx_mdss: pmx_mdss {
   mdss_dsi_active: mdss_dsi_active {
    mux {
     pins = "gpio8";
     function = "gpio";
    };

    pmx_mdss {
     pins = "gpio8";
     drive-strength = <8>;
     bias-disable = <0>;
    };
   };
   mdss_dsi_suspend: mdss_dsi_suspend {
    mux {
     pins = "gpio8";
     function = "gpio";
    };

    config {
     pins = "gpio8";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  mdss_te_active: mdss_te_active {
   mux {
    pins = "gpio97";
    function = "mdp_vsync_p_b";
   };
   config {
    pins = "gpio97";
    drive-strength = <2>;
    bias-pull-down;
   };
  };


  mdss_te_suspend: mdss_te_suspend {
   mux {
    pins = "gpio97";
    function = "mdp_vsync_p_b";
   };
   config {
    pins = "gpio97";
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  mdss_disp_bkl_active: mdss_disp_bkl_active {
   config {
    pins = "gpio135";
    drive-strength = <8>;
    bias-disable;
    output-high;
   };
  };

  mdss_disp_bkl_suspend: mdss_disp_bkl_suspend {
   config {
    pins = "gpio135";
    drive-strength = <2>;
    bias-pull-down;
   };
  };

  mdss_hdmi_hpd_active: mdss_hdmi_hpd_active {
   mux {
    pins = "gpio34";
    function = "hdmi_hot";
   };

   config {
    pins = "gpio34";
    bias-pull-down;
    drive-strength = <16>;
   };
  };

  mdss_hdmi_hpd_suspend: mdss_hdmi_hpd_suspend {
   mux {
    pins = "gpio34";
    function = "hdmi_hot";
   };

   config {
    pins = "gpio34";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  mdss_hdmi_ddc_active: mdss_hdmi_ddc_active {
   mux {
    pins = "gpio32", "gpio33";
    function = "hdmi_ddc";
   };

   config {
    pins = "gpio32", "gpio33";
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  mdss_hdmi_ddc_suspend: mdss_hdmi_ddc_suspend {
   mux {
    pins = "gpio32", "gpio33";
    function = "hdmi_ddc";
   };

   config {
    pins = "gpio32", "gpio33";
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  mdss_hdmi_cec_active: mdss_hdmi_cec_active {
   mux {
    pins = "gpio31";
    function = "hdmi_cec";
   };

   config {
    pins = "gpio31";
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  mdss_hdmi_cec_suspend: mdss_hdmi_cec_suspend {
   mux {
    pins = "gpio31";
    function = "hdmi_cec";
   };

   config {
    pins = "gpio31";
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  usb_hub_reset_active: usb_hub_reset_active {
   usb_hub_reset_active {
    pins = "gpio103";
    drive-strength = <8>;
    bias-pull-up;
    output-high;
   };
  };

  usb_hub_reset_suspend: usb_hub_reset_suspend {
   usb_hub_reset_suspend {
    pins = "gpio103";
    drive-strength = <2>;
    bias-disable= <0>;
   };
  };


  gp_switch_active: gp_switch_active {
   gp_switch_active {
    pins = "gpio127";
    drive-strength = <8>;
    bias-pull-up;
    output-low;
   };
  };

  gp_switch_suspend: gp_switch_suspend {
   gp_switch_suspend {
    pins = "gpio127";
    drive-strength = <2>;
    bias-disable= <0>;
   };
  };


  sdc1_clk_on: sdc1_clk_on {
   config {
    pins = "sdc1_clk";
    bias-disable;
    drive-strength = <16>;
   };
  };

  sdc1_clk_off: sdc1_clk_off {
   config {
    pins = "sdc1_clk";
    bias-disable;
    drive-strength = <2>;
   };
  };

  sdc1_cmd_on: sdc1_cmd_on {
   config {
    pins = "sdc1_cmd";
    bias-pull-up;
    drive-strength = <10>;
   };
  };

  sdc1_cmd_off: sdc1_cmd_off {
   config {
    pins = "sdc1_cmd";
    num-grp-pins = <1>;
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc1_data_on: sdc1_data_on {
   config {
    pins = "sdc1_data";
    bias-pull-up;
    drive-strength = <10>;
   };
  };

  sdc1_data_off: sdc1_data_off {
   config {
    pins = "sdc1_data";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc1_rclk_on: sdc1_rclk_on {
   config {
    pins = "sdc1_rclk";
    bias-pull-down;
   };
  };

  sdc1_rclk_off: sdc1_rclk_off {
   config {
    pins = "sdc1_rclk";
    bias-pull-down;
   };
  };

  sdc2_clk_on: sdc2_clk_on {
   config {
    pins = "sdc2_clk";
    bias-disable;
    drive-strength = <16>;
   };
  };

  sdc2_clk_off: sdc2_clk_off {
   config {
    pins = "sdc2_clk";
    bias-disable;
    drive-strength = <2>;
   };
  };

  sdc2_cmd_on: sdc2_cmd_on {
   config {
    pins = "sdc2_cmd";
    bias-pull-up;
    drive-strength = <10>;
   };
  };

  sdc2_cmd_off: sdc2_cmd_off {
   config {
    pins = "sdc2_cmd";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc2_data_on: sdc2_data_on {
   config {
    pins = "sdc2_data";
    bias-pull-up;
    drive-strength = <10>;
   };
  };

  sdc2_data_off: sdc2_data_off {
   config {
    pins = "sdc2_data";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc2_cd_on: sdc2_cd_on {
   mux {
    pins = "gpio95";
    function = "gpio";
   };

   config {
    pins = "gpio95";
    bias-pull-up;
    drive-strength = <16>;
   };
  };

  sdc2_cd_off: sdc2_cd_off {
   mux {
    pins = "gpio95";
    function = "gpio";
   };

   config {
    pins = "gpio95";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc2_cd_on_sbc: sdc2_cd_on_sbc {
   mux {
    pins = "gpio38";
    function = "gpio";
   };

   config {
    pins = "gpio38";
    bias-pull-up;
    drive-strength = <16>;
   };
  };

  sdc2_cd_off_sbc: sdc2_cd_off_sbc {
   mux {
    pins = "gpio38";
    function = "gpio";
   };

   config {
    pins = "gpio38";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  ts_mux {
   ts_active: ts_active {
    mux {
     pins = "gpio89", "gpio125";
     function = "gpio";
    };

    config {
     pins = "gpio89", "gpio125";
     drive-strength = <16>;
     bias-pull-up;
    };
   };

   ts_suspend: ts_suspend {
    mux {
     pins = "gpio89", "gpio125";
     function = "gpio";
    };

    config {
     pins = "gpio89", "gpio125";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  ts_mux_sbc {
   ts_active_sbc: ts_active_sbc {
    mux {
     pins = "gpio29", "gpio125";
     function = "gpio";
    };

    config_sbc {
     pins = "gpio29", "gpio125";
     drive-strength = <16>;
     bias-pull-up;
    };
  };

   ts_suspend_sbc: ts_suspend_sbc {
    mux {
     pins = "gpio29", "gpio125";
     function = "gpio";
    };

    config {
     pins = "gpio29", "gpio125";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  i2c_11 {
    i2c_11_active: i2c_11_active {
    mux {
     pins = "gpio60", "gpio61";
     function = "blsp_i2c11";
    };

    config {
     pins = "gpio60", "gpio61";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_11_sleep: i2c_11_sleep {
    mux {
     pins = "gpio60", "gpio61";
     function = "blsp_i2c11";
    };

    config {
     pins = "gpio60", "gpio61";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  i2c_12 {
                        i2c_12_active: i2c_12_active {
    mux {
     pins = "gpio87", "gpio88";
     function = "blsp_i2c12";
    };

    config {
     pins = "gpio87", "gpio88";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_12_sleep: i2c_12_sleep {
    mux {
     pins = "gpio87", "gpio88";
     function = "blsp_i2c12";
    };

    config {
     pins = "gpio87", "gpio88";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  i2c_6 {
   i2c_6_active: i2c_6_active {
    mux {
     pins = "gpio27", "gpio28";
     function = "blsp_i2c6";
    };

    config {
     pins = "gpio27", "gpio28";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_6_sleep: i2c_6_sleep {
    mux {
     pins = "gpio27", "gpio28";
     function = "blsp_i2c6";
    };

    config {
     pins = "gpio27", "gpio28";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  i2c_7 {
   i2c_7_active: i2c_7_active {
    mux {
     pins = "gpio55", "gpio56";
     function = "blsp_i2c7";
    };

    config {
     pins = "gpio55", "gpio56";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_7_sleep: i2c_7_sleep {
    mux {
     pins = "gpio55", "gpio56";
     function = "blsp_i2c7";
    };

    config {
     pins = "gpio55", "gpio56";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  i2c_8 {
   i2c_8_active: i2c_8_active {
    mux {
     pins = "gpio6", "gpio7";
     function = "blsp_i2c8";
    };

    config {
     pins = "gpio6", "gpio7";
     drive-strength = <4>;
     bias-disable;
    };
   };

   i2c_8_sleep: i2c_8_sleep {
    mux {
     pins = "gpio6", "gpio7";
     function = "blsp_i2c8";
    };

    config {
     pins = "gpio6", "gpio7";
     drive-strength = <4>;
     bias-pull-up;
    };
   };
  };

  i2c_9 {
   i2c_9_active: i2c_9_active {
    mux {
     pins = "gpio51", "gpio52";
     function = "blsp_i2c9";
    };

    config {
     pins = "gpio51", "gpio52";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_9_sleep: i2c_9_sleep {
    mux {
     pins = "gpio51", "gpio52";
     function = "blsp_i2c9";
    };

    config {
     pins = "gpio51", "gpio52";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  pmx_fm_int {
   fm_int_active: fm_int_active {
    mux {
     pins = "gpio38";
     function = "gpio";
    };

    config {
     pins = "gpio38";
     drive-strength = <16>;
     bias-pull-up;
    };
   };

  fm_int_suspend: fm_int_suspend {
    mux {
     pins = "gpio38";
     function = "gpio";
    };

    config {
     pins = "gpio38";
     drive-strength = <16>;
     bias-pull-up;
    };
   };
  };

  pmx_fm_status {
   fm_status_int_active: fm_status_int_active {
    mux {
     pins = "gpio78";
     function = "gpio";
    };

    config {
     pins = "gpio78";
     drive-strength = <16>;
     bias-pull-up;
    };
   };

   fm_status_int_suspend: fm_status_int_suspend {
    mux {
     pins = "gpio78";
     function = "gpio";
    };

    config {
     pins = "gpio78";
     drive-strength = <16>;
     bias-pull-up;
    };
   };
  };

  pmx_fm_rst {
   fm_rst_active: fm_rst_active {
    mux {
     pins = "gpio39";
     function = "gpio";
    };

    config {
     pins = "gpio39";
     drive-strength = <16>;
     bias-pull-down;
    };
   };

   fm_rst_suspend: fm_rst_suspend {
    mux {
     pins = "gpio39";
     function = "gpio";
    };

    config {
     pins = "gpio39";
     drive-strength = <16>;
     bias-pull-down;
    };
   };
  };

  pmx_rd_nfc_int {
   nfc_int_active: active {
    mux {
     pins = "gpio9";
     function = "gpio";
    };

    config {
     pins = "gpio9";
     drive-strength = <6>;
     bias-pull-up;
    };
   };

   nfc_int_suspend: suspend {
    mux {
     pins = "gpio9";
     function = "gpio";
    };

    config {
     pins = "gpio9";
     drive-strength = <6>;
     bias-pull-up;
    };
   };
  };

  pmx_nfc_reset {
   nfc_disable_active: active {
    mux {
     pins = "gpio12";
     function = "gpio";
    };

    config {
     pins = "gpio12";
     drive-strength = <6>;
     bias-pull-up;
    };
   };

   nfc_disable_suspend: suspend {
    mux {
     pins = "gpio12";
     function = "gpio";
    };

    config {
     pins = "gpio12";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  spi_0 {
   spi_0_active: spi_0_active {
    mux {
     pins = "gpio0", "gpio1",
      "gpio2", "gpio3";
     function = "blsp_spi1";
    };

    config {
     pins = "gpio0", "gpio1",
      "gpio2", "gpio3";
     drive-strength = <6>;
     bias-pull-up;
    };
   };

   spi_0_sleep: spi_0_sleep {
    mux {
     pins = "gpio0", "gpio1",
      "gpio2", "gpio3";
     function = "blsp_spi1";
    };

    config {
     pins = "gpio0", "gpio1",
      "gpio2", "gpio3";
     drive-strength = <6>;
     bias-pull-up;
    };
   };
  };

  spi_0_cs {
   spi_0_cs_active: spi_0_cs_active {
    mux {
     pins = "gpio24", "gpio90";
     function = "blsp1_spi";
    };

    config {
     pins = "gpio24", "gpio90";
     drive-strength = <6>;
     bias-pull-up;
    };
   };

   spi_0_cs_sleep: spi_0_cs_sleep {
    mux {
     pins = "gpio24", "gpio90";
     function = "blsp1_spi";
    };

    config {
     pins = "gpio24", "gpio90";
     drive-strength = <6>;
     bias-pull-up;
    };
   };
  };

  spi_11 {
   spi_11_mosi_active: spi_mosi_active {
    mux {
     pins = "gpio58";
     function = "blsp_spi11";
    };

    config {
     pins = "gpio58";
     drive-strength = <6>;
     bias-disable;
    };
   };

   spi_11_mosi_sleep: spi_mosi_sleep {
    mux {
     pins = "gpio58";
     function = "blsp_spi11";
    };

    config {
     pins = "gpio58";
     drive-strength = <6>;
     bias-pull-down;
    };
   };
   spi_11_miso_active: spi_miso_active {
    mux {
     pins = "gpio59";
     function = "blsp_spi11";
    };

    config {
     pins = "gpio59";
     drive-strength = <6>;
     bias-disable;
    };
   };

   spi_11_miso_sleep: spi_miso_sleep {
    mux {
     pins = "gpio59";
     function = "blsp_spi11";
    };

    config {
     pins = "gpio59";
     drive-strength = <6>;
     bias-pull-down;
    };
   };
   spi_11_cs1_clk_active: spi_cs1_clk_active {
    mux {
     pins = "gpio60", "gpio61";
     function = "blsp_spi11";
    };
    config {
        pins = "gpio60", "gpio61";
           drive-strength = <2>;
           bias-disable = <0>;
    };
          };

   spi_11_cs1_clk_sleep: spi_cs1_clk_sleep {
    mux {
     pins = "gpio60", "gpio61";
     function = "blsp_spi11";
    };
    config {
        pins = "gpio60", "gpio61";
        drive-strength = <2>;
        bias-disable = <0>;
    };
   };
  };

  spi_9 {
   spi_9_active: spi_9_active {
    mux {
     pins = "gpio49", "gpio50", "gpio51",
        "gpio52";
     function = "blsp_spi9";
    };

    config {
     pins = "gpio49", "gpio50", "gpio51",
        "gpio52";
     drive-strength = <6>;
     bias-disable;
    };
   };

   spi_9_sleep: spi_9_sleep {
    mux {
     pins = "gpio49", "gpio50", "gpio51",
        "gpio52";
     function = "blsp_spi9";
    };

    config {
     pins = "gpio49", "gpio50", "gpio51",
        "gpio52";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  spi_10 {
   spi_10_active: spi_10_active {
    mux {
     pins = "gpio8", "gpio9", "gpio10",
        "gpio11";
     function = "blsp_spi10";
    };

    config {
     pins = "gpio8", "gpio9", "gpio10",
        "gpio11";
     drive-strength = <6>;
     bias-disable;
    };
   };

   spi_10_sleep: spi_10_sleep {
    mux {
     pins = "gpio8", "gpio9", "gpio10",
        "gpio11";
     function = "blsp_spi10";
    };

    config {
     pins = "gpio8", "gpio9", "gpio10",
        "gpio11";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  spi_12 {
   spi_12_active: spi_12_active {
    mux {
     pins = "gpio85", "gpio86", "gpio87",
        "gpio88";
     function = "blsp_spi12";
    };

    config {
     pins = "gpio85", "gpio86", "gpio87",
        "gpio88";
     drive-strength = <6>;
     bias-disable;
    };
   };

   spi_12_sleep: spi_12_sleep {
    mux {
     pins = "gpio85", "gpio86", "gpio87",
        "gpio88";
     function = "blsp_spi12";
    };

    config {
     pins = "gpio85", "gpio86", "gpio87",
        "gpio88";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  pcie0 {
   pcie0_clkreq_default: pcie0_clkreq_default {
    mux {
     pins = "gpio36";
     function = "pci_e0";
    };

    config {
     pins = "gpio36";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   pcie0_perst_default: pcie0_perst_default {
    mux {
     pins = "gpio35";
     function = "gpio";
    };

    config {
     pins = "gpio35";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   pcie0_wake_default: pcie0_wake_default {
    mux {
     pins = "gpio37";
     function = "gpio";
    };

    config {
     pins = "gpio37";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   pcie0_clkreq_sleep: pcie0_clkreq_sleep {
    mux {
     pins = "gpio36";
     function = "gpio";
    };

    config {
     pins = "gpio36";
     drive-strength = <2>;
     bias-disable;
    };
   };

   pcie0_wake_sleep: pcie0_wake_sleep {
    mux {
     pins = "gpio37";
     function = "gpio";
    };

    config {
     pins = "gpio37";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  pcie1 {
   pcie1_clkreq_default: pcie1_clkreq_default {
    mux {
     pins = "gpio131";
     function = "pci_e1";
    };

    config {
     pins = "gpio131";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   pcie1_perst_default: pcie1_perst_default {
    mux {
     pins = "gpio130";
     function = "gpio";
    };

    config {
     pins = "gpio130";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   pcie1_wake_default: pcie1_wake_default {
    mux {
     pins = "gpio132";
     function = "gpio";
    };

    config {
     pins = "gpio132";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   pcie1_clkreq_sleep: pcie1_clkreq_sleep {
    mux {
     pins = "gpio131";
     function = "gpio";
    };

    config {
     pins = "gpio131";
     drive-strength = <2>;
     bias-disable;
    };
   };

   pcie1_wake_sleep: pcie1_wake_sleep {
    mux {
     pins = "gpio132";
     function = "gpio";
    };

    config {
     pins = "gpio132";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  pcie2 {
   pcie2_clkreq_default: pcie2_clkreq_default {
    mux {
     pins = "gpio115";
     function = "pci_e2";
    };

    config {
     pins = "gpio115";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   pcie2_perst_default: pcie2_perst_default {
    mux {
     pins = "gpio114";
     function = "gpio";
    };

    config {
     pins = "gpio114";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   pcie2_wake_default: pcie2_wake_default {
    mux {
     pins = "gpio116";
     function = "gpio";
    };

    config {
     pins = "gpio116";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   pcie2_clkreq_sleep: pcie2_clkreq_sleep {
    mux {
     pins = "gpio115";
     function = "gpio";
    };

    config {
     pins = "gpio115";
     drive-strength = <2>;
     bias-disable;
    };
   };

   pcie2_wake_sleep: pcie2_wake_sleep {
    mux {
     pins = "gpio116";
     function = "gpio";
    };

    config {
     pins = "gpio116";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  wcd9xxx_intr {
   wcd_intr_default: wcd_intr_default{
    mux {
     pins = "gpio54";
     function = "gpio";
    };

    config {
     pins = "gpio54";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };
  };

  cdc_reset_ctrl {
   cdc_reset_sleep: cdc_reset_sleep {
    mux {
     pins = "gpio64";
     function = "gpio";
    };
    config {
     pins = "gpio64";
     drive-strength = <16>;
     bias-disable;
     output-low;
    };
   };
   cdc_reset_active:cdc_reset_active {
    mux {
     pins = "gpio64";
     function = "gpio";
    };
    config {
     pins = "gpio64";
     drive-strength = <16>;
     bias-pull-down;
     output-high;
    };
   };
  };

  pri_aux_pcm {
   pri_aux_pcm_sleep: pri_aux_pcm_sleep {
    mux {
     pins = "gpio65", "gpio66";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio65", "gpio66";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
   pri_aux_pcm_active: pri_aux_pcm_active {
    mux {
     pins = "gpio65", "gpio66";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio65", "gpio66";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  pri_aux_pcm_din {
   pri_aux_pcm_din_sleep: pri_aux_pcm_din_sleep {
    mux {
     pins = "gpio67";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio67";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
   pri_aux_pcm_din_active: pri_aux_pcm_din_active {
    mux {
     pins = "gpio67";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio67";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  pri_aux_pcm_dout {
   pri_aux_pcm_dout_sleep: pri_aux_pcm_dout_sleep {
    mux {
     pins = "gpio68";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio68";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
   pri_aux_pcm_dout_active: pri_aux_pcm_dout_active {
    mux {
     pins = "gpio68";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio68";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  spkr_i2s_clk_pin {
   spkr_i2s_clk_sleep: spkr_i2s_clk_sleep {
    mux {
     pins = "gpio69";
     function = "spkr_i2s";
    };

    config {
     pins = "gpio69";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
   spkr_i2s_clk_active: spkr_i2s_clk_active {
    mux {
     pins = "gpio69";
     function = "spkr_i2s";
    };

    config {
     pins = "gpio69";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  cnss_pins {
   cnss_default: cnss_default {
    mux {
     pins = "gpio46";
     function = "gpio";
    };

    config {
     pins = "gpio46";
     drive-strength = <16>;
     bias-pull-down;
    };
   };
  };

  tert_mi2s {
   tert_mi2s_sleep: tert_mi2s_sleep {
    mux {
     pins = "gpio75", "gpio76";
     function = "ter_mi2s";
    };

    config {
     pins = "gpio75", "gpio76";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
   tert_mi2s_active: tert_mi2s_active {
    mux {
     pins = "gpio75", "gpio76";
     function = "ter_mi2s";
    };

    config {
     pins = "gpio75", "gpio76";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  tert_mi2s_sd0 {
   tert_mi2s_sd0_sleep: tert_mi2s_sd0_sleep {
    mux {
     pins = "gpio77";
     function = "ter_mi2s";
    };

    config {
     pins = "gpio77";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
   tert_mi2s_sd0_active: tert_mi2s_sd0_active {
    mux {
     pins = "gpio77";
     function = "ter_mi2s";
    };

    config {
     pins = "gpio77";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  quat_mi2s {
   quat_mi2s_sleep: quat_mi2s_sleep {
    mux {
     pins = "gpio58", "gpio59";
     function = "qua_mi2s";
    };

    config {
     pins = "gpio58", "gpio59";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
   quat_mi2s_active: quat_mi2s_active {
    mux {
     pins = "gpio58", "gpio59";
     function = "qua_mi2s";
    };

    config {
     pins = "gpio58", "gpio59";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  quat_mi2s_sd0 {
   quat_mi2s_sd0_sleep: quat_mi2s_sd0_sleep {
    mux {
     pins = "gpio60";
     function = "qua_mi2s";
    };

    config {
     pins = "gpio60";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
   quat_mi2s_sd0_active: quat_mi2s_sd0_active {
    mux {
     pins = "gpio60";
     function = "qua_mi2s";
    };

    config {
     pins = "gpio60";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  tert_tdm {
   tert_tdm_sleep: tert_tdm_sleep {
    mux {
     pins = "gpio75", "gpio76";
     function = "ter_mi2s";
    };

    config {
     pins = "gpio75", "gpio76";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
   tert_tdm_active: tert_tdm_active {
    mux {
     pins = "gpio75", "gpio76";
     function = "ter_mi2s";
    };

    config {
     pins = "gpio75", "gpio76";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  tert_tdm_din {
   tert_tdm_din_sleep: tert_tdm_din_sleep {
    mux {
     pins = "gpio77";
     function = "ter_mi2s";
    };

    config {
     pins = "gpio77";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
   tert_tdm_din_active: tert_tdm_din_active {
    mux {
     pins = "gpio77";
     function = "ter_mi2s";
    };

    config {
     pins = "gpio77";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  tert_tdm_dout {
   tert_tdm_dout_sleep: tert_tdm_dout_sleep {
    mux {
     pins = "gpio78";
     function = "ter_mi2s";
    };

    config {
     pins = "gpio78";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
   tert_tdm_dout_active: tert_tdm_dout_active {
    mux {
     pins = "gpio78";
     function = "ter_mi2s";
    };

    config {
     pins = "gpio78";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  quat_tdm {
   quat_tdm_sleep: quat_tdm_sleep {
    mux {
     pins = "gpio58", "gpio59";
     function = "qua_mi2s";
    };

    config {
     pins = "gpio58", "gpio59";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
   quat_tdm_active: quat_tdm_active {
    mux {
     pins = "gpio58", "gpio59";
     function = "qua_mi2s";
    };

    config {
     pins = "gpio58", "gpio59";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  quat_tdm_din {
   quat_tdm_din_sleep: quat_tdm_din_sleep {
    mux {
     pins = "gpio60";
     function = "qua_mi2s";
    };

    config {
     pins = "gpio60";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
   quat_tdm_din_active: quat_tdm_din_active {
    mux {
     pins = "gpio60";
     function = "qua_mi2s";
    };

    config {
     pins = "gpio60";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  quat_tdm_dout {
   quat_tdm_dout_sleep: quat_tdm_dout_sleep {
    mux {
     pins = "gpio61";
     function = "qua_mi2s";
    };

    config {
     pins = "gpio61";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
   quat_tdm_dout_active: quat_tdm_dout_active {
    mux {
     pins = "gpio61";
     function = "qua_mi2s";
    };

    config {
     pins = "gpio61";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  cci0_active: cci0_active {
   mux {

    pins = "gpio17","gpio18";
    function = "cci_i2c";
   };

   config {
    pins = "gpio17","gpio18";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  cci0_suspend: cci0_suspend {
   mux {

    pins = "gpio17","gpio18";
    function = "cci_i2c";
   };

   config {
    pins = "gpio17","gpio18";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cci1_active: cci1_active {
   mux {

    pins = "gpio19","gpio20";
    function = "cci_i2c";
   };

   config {
    pins = "gpio19","gpio20";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  cci1_suspend: cci1_suspend {
   mux {

    pins = "gpio19","gpio20";
    function = "cci_i2c";
   };

   config {
    pins = "gpio19","gpio20";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk0_active: cam_sensor_mclk0_active {

   mux {

    pins = "gpio13";
    function = "cam_mclk";
   };

   config {
    pins = "gpio13";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk0_suspend: cam_sensor_mclk0_suspend {

   mux {

    pins = "gpio13";
    function = "cam_mclk";
   };

   config {
    pins = "gpio13";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_active: cam_sensor_rear_active {

   mux {
    pins = "gpio30";
    function = "gpio";
   };

   config {
    pins = "gpio30","gpio29";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_suspend: cam_sensor_rear_suspend{

   mux {
    pins = "gpio30","gpio29";
    function = "gpio";
   };

   config {
    pins = "gpio30","gpio29";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_csi0_sensor_active: cam_csi0_sensor_active {

   cam_rear_active_cfg {
    pins = "gpio25","gpio26";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_csi0_sensor_suspend: cam_csi0_sensor_suspend{

   cam_rear_suspend_cfg {
    pins = "gpio25","gpio26";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_csi2_sensor_active: cam_csi2_sensor_active {

   cam_rear_active_cfg {
    pins = "gpio23","gpio133";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_csi1_sensor_active: cam_csi1_sensor_active {

   cam_rear_active_cfg {
    pins = "gpio104","gpio98";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_csi1_sensor_suspend: cam_csi1_sensor_suspend {

   cam_rear_suspend_cfg {
    pins = "gpio104","gpio98";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_csi2_sensor_suspend: cam_csi2_sensor_suspend{

   cam_rear_suspend_cfg {
    pins = "gpio23","gpio133";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk1_active: cam_sensor_mclk1_active{

   mux {

    pins = "gpio14";
    function = "cam_mclk";
   };

   config {
    pins = "gpio14";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk1_suspend: cam_sensor_mclk1_suspend {

   mux {

    pins = "gpio14";
    function = "cam_mclk";
   };

   config {
    pins = "gpio14";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear2_active: cam_sensor_rear2_active {

   mux {
    pins = "gpio63","gpio62";
    function = "gpio";
   };

   config {
    pins = "gpio63","gpio62";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear2_sus {
   cam_sensor_rear2_suspend: cam_sensor_rear2_suspend{

    mux {
     pins = "gpio63","gpio62";
     function = "gpio";
    };

    config {
     pins = "gpio63","gpio62";
     bias-disable;
     drive-strength = <2>;
    };
   };
  };

  cam_sensor_mclk2_active: cam_sensor_mclk2_active {

   mux {

    pins = "gpio15";
    function = "cam_mclk";
   };

   config {
    pins = "gpio15";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk2_suspend: cam_sensor_mclk2_suspend{

   mux {

    pins = "gpio15";
    function = "cam_mclk";
   };

   config {
    pins = "gpio15";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_front_active: cam_sensor_front_active{

   mux {
    pins = "gpio23","gpio26";
    function = "gpio";
   };

   config {
    pins = "gpio23","gpio26";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_front_suspend: cam_sensor_front_suspend{

   mux {
    pins = "gpio23","gpio26";
    function = "gpio";
   };

   config {
    pins = "gpio23","gpio26";
    bias-disable;
    drive-strength = <2>;
   };
  };


  seta_1: seta_1 {
   mux {
    pins = "gpio27";
    function = "gpio";
   };

   config {
    pins = "gpio27";
    function = "qdss_tracectl_a";
    drive-strength = <16>;
    bias-disable;
   };
  };

  seta_2: seta_2 {
   mux {
    pins = "gpio28";
    function = "qdss_tracectl_a";
   };

   config {
    pins = "gpio28";
    drive-strength = <16>;
    bias-disable;
   };
  };

  seta_3: seta_3 {
   mux {
    pins = "gpio53";
    function = "qdss_tracedata_a";
   };

   config {
    pins = "gpio53";
    drive-strength = <16>;
    bias-disable;
   };
  };

  seta_4: seta_4 {
   mux {
    pins = "gpio54";
    function = "qdss_tracedata_a";
   };

   config {
    pins = "gpio54";
    drive-strength = <16>;
    bias-disable;
   };
  };

  seta_5: seta_5 {
   mux {
    pins = "gpio63";
    function = "qdss_tracedata_a";
   };

   config {
    pins = "gpio63";
    drive-strength = <16>;
    bias-disable;
   };
  };

  seta_6: seta_6 {
   mux {
    pins = "gpio64";
    function = "qdss_tracedata_a";
   };

   config {
    pins = "gpio64";
    drive-strength = <16>;
    bias-disable;
   };
  };

  seta_7: seta_7 {
   mux {
    pins = "gpio65";
    function = "qdss_tracedata_a";
   };

   config {
    pins = "gpio65";
    drive-strength = <16>;
    bias-disable;
   };
  };

  seta_8: seta_8 {
   mux {
    pins = "gpio66";
    function = "qdss_tracedata_a";
   };

   config {
    pins = "gpio66";
    drive-strength = <16>;
    bias-disable;
   };
  };

  seta_9: seta_9 {
   mux {
    pins = "gpio67";
    function = "qdss_tracedata_a";
   };

   config {
    pins = "gpio67";
    drive-strength = <16>;
    bias-disable;
   };
  };

  seta_10: seta_10 {
   mux {
    pins = "gpio74";
    function = "qdss_tracedata_a";
   };

   config {
    pins = "gpio74";
    drive-strength = <16>;
    bias-disable;
   };
  };

  seta_11: seta_11 {
   mux {
    pins = "gpio75";
    function = "qdss_tracedata_a";
   };

   config {
    pins = "gpio75";
    drive-strength = <16>;
    bias-disable;
   };
  };

  seta_12: seta_12 {
   mux {
    pins = "gpio76";
    function = "qdss_tracedata_a";
   };

   config {
    pins = "gpio76";
    drive-strength = <16>;
    bias-disable;
   };
  };

  seta_13: seta_13 {
   mux {
    pins = "gpio77";
    function = "qdss_tracedata_a";
   };

   config {
    pins = "gpio77";
    drive-strength = <16>;
    bias-disable;
   };
  };

  seta_14: seta_14 {
   mux {
    pins = "gpio85";
    function = "qdss_tracedata_a";
   };

   config {
    pins = "gpio85";
    drive-strength = <16>;
    bias-disable;
   };
  };

  seta_15: seta_15 {
   mux {
    pins = "gpio86";
    function = "qdss_tracedata_a";
   };

   config {
    pins = "gpio86";
    drive-strength = <16>;
    bias-disable;
   };
  };

  seta_16: seta_16 {
   mux {
    pins = "gpio87";
    function = "qdss_tracedata_a";
   };

   config {
    pins = "gpio87";
    drive-strength = <16>;
    bias-disable;
   };
  };

  seta_17: seta_17 {
   mux {
    pins = "gpio89";
    function = "qdss_tracedata_a";
   };

   config {
    pins = "gpio89";
    drive-strength = <16>;
    bias-disable;
   };
  };

  seta_18: seta_18 {
   mux {
    pins = "gpio90";
    function = "qdss_tracedata_a";
   };

   config {
    pins = "gpio90";
    drive-strength = <16>;
    bias-disable;
   };
  };

  setb_1: setb_1 {
   mux {
    pins = "gpio13";
    function = "qdss_tracedata_b";
   };

   config {
    pins = "gpio13";
    drive-strength = <16>;
    bias-disable;
   };
  };

  setb_2: setb_2 {
   mux {
    pins = "gpio14";
    function = "qdss_tracedata_b";
   };

   config {
    pins = "gpio14";
    drive-strength = <16>;
    bias-disable;
   };
  };

  setb_3: setb_3 {
   mux {
    pins = "gpio15";
    function = "qdss_tracedata_b";
   };

   config {
    pins = "gpio15";
    drive-strength = <16>;
    bias-disable;
   };
  };

  setb_4: setb_4 {
   mux {
    pins = "gpio16";
    function = "qdss_tracedata_b";
   };

   config {
    pins = "gpio16";
    drive-strength = <16>;
    bias-disable;
   };
  };

  setb_5: setb_5 {
   mux {
    pins = "gpio17";
    function = "qdss_tracedata_b";
   };

   config {
    pins = "gpio17";
    drive-strength = <16>;
    bias-disable;
   };
  };

  setb_6: setb_6 {
   mux {
    pins = "gpio18";
    function = "qdss_tracedata_b";
   };

   config {
    pins = "gpio18";
    drive-strength = <16>;
    bias-disable;
   };
  };

  setb_7: setb_7 {
   mux {
    pins = "gpio19";
    function = "qdss_tracedata_b";
   };

   config {
    pins = "gpio19";
    drive-strength = <16>;
    bias-disable;
   };
  };

  setb_8: setb_8 {
   mux {
    pins = "gpio21";
    function = "qdss_tracedata_b";
   };

   config {
    pins = "gpio21";
    drive-strength = <16>;
    bias-disable;
   };
  };

  setb_9: setb_9 {
   mux {
    pins = "gpio22";
    function = "qdss_tracedata_b";
   };

   config {
    pins = "gpio22";
    drive-strength = <16>;
    bias-disable;
   };
  };

  setb_10: setb_10 {
   mux {
    pins = "gpio23";
    function = "qdss_tracedata_b";
   };

   config {
    pins = "gpio23";
    drive-strength = <16>;
    bias-disable;
   };
  };

  setb_11: setb_11 {
   mux {
    pins = "gpio26";
    function = "qdss_tracedata_b";
   };

   config {
    pins = "gpio26";
    drive-strength = <16>;
    bias-disable;
   };
  };

  setb_12: setb_12 {
   mux {
    pins = "gpio29";
    function = "qdss_tracedata_b";
   };

   config {
    pins = "gpio29";
    drive-strength = <16>;
    bias-disable;
   };
  };

  setb_13: setb_13 {
   mux {
    pins = "gpio57";
    function = "qdss_tracedata_b";
   };

   config {
    pins = "gpio57";
    drive-strength = <16>;
    bias-disable;
   };
  };

  setb_14: setb_14 {
   mux {
    pins = "gpio58";
    function = "qdss_tracedata_b";
   };

   config {
    pins = "gpio58";
    drive-strength = <16>;
    bias-disable;
   };
  };

  setb_15: setb_15 {
   mux {
    pins = "gpio91";
    function = "qdss_traceclk_b";
   };

   config {
    pins = "gpio91";
    drive-strength = <16>;
    bias-disable;
   };
  };

  setb_16: setb_16 {
   mux {
    pins = "gpio92";
    function = "qdss_tracedata_b";
   };

   config {
    pins = "gpio92";
    drive-strength = <16>;
    bias-disable;
   };
  };

  setb_17: setb_17 {
   mux {
    pins = "gpio93";
    function = "qdss_tracedata_b";
   };

   config {
    pins = "gpio93";
    drive-strength = <16>;
    bias-disable;
   };
  };

  setb_18: setb_18 {
   mux {
    pins = "gpio94";
    function = "qdss_tracectl_b";
   };

   config {
    pins = "gpio94";
    drive-strength = <16>;
    bias-disable;
   };
  };

  trigout_a: trigout_a {
   mux {
    pins = "gpio25";
    function = "qdss_cti_trig_out_a";
   };

   config {
    pins = "gpio25";
    drive-strength = <2>;
    bias-disable;
   };
  };

  tsif0_signals_active: tsif0_signals_active {
   tsif1_clk {
    pins = "gpio89";
    function = "tsif1_clk";
   };
   tsif1_en {
    pins = "gpio90";
    function = "tsif1_en";
   };
   tsif1_data {
    pins = "gpio91";
    function = "tsif1_data";
   };
   signals_cfg {
    pins = "gpio89", "gpio90", "gpio91";
    drive_strength = <2>;
    bias-pull-down;
   };
  };


  tsif0_sync_active: tsif0_sync_active {
   tsif1_sync {
    pins = "gpio39";
    function = "tsif1_sync";
    drive_strength = <2>;
    bias-pull-down;
   };
  };

  tsif1_signals_active: tsif1_signals_active {
   tsif2_clk {
    pins = "gpio93";
    function = "tsif2_clk";
   };
   tsif2_en {
    pins = "gpio94";
    function = "tsif2_en";
   };
   tsif2_data {
    pins = "gpio95";
    function = "tsif2_data";
   };
   signals_cfg {
    pins = "gpio93", "gpio94", "gpio95";
    drive_strength = <2>;
    bias-pull-down;
   };
  };


  tsif1_sync_active: tsif1_sync_active {
   tsif2_sync {
    pins = "gpio96";
    function = "tsif2_sync";
    drive_strength = <2>;
    bias-pull-down;
   };
  };

  ap2mdm {
   ap2mdm_active: ap2mdm_active {
    mux {




     pins = "gpio107", "gpio109", "gpio111";
     function = "gpio";
    };

    config {
     pins = "gpio107", "gpio109", "gpio111";
     drive-strength = <16>;
     bias-disable;
    };
   };
   ap2mdm_sleep: ap2mdm_sleep {
    mux {




     pins = "gpio107", "gpio109", "gpio111";
     function = "gpio";
    };

    config {
     pins = "gpio107", "gpio109", "gpio111";
     drive-strength = <8>;
     bias-disable;
    };

   };
  };

  mdm2ap {
   mdm2ap_active: mdm2ap_active {
    mux {




     pins = "gpio106", "gpio108", "gpio112";
     function = "gpio";
    };

    config {
     pins = "gpio106", "gpio108", "gpio112";
     drive-strength = <8>;
     bias-disable;
    };
   };
   mdm2ap_sleep: mdm2ap_sleep {
    mux {




     pins = "gpio106", "gpio108", "gpio112";
     function = "gpio";
    };

    config {
     pins = "gpio106", "gpio108", "gpio112";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };
 };
};
# 14 "../arch/arm64/boot/dts/qcom/msm8996-mtp.dtsi" 2

# 1 "../arch/arm64/boot/dts/qcom/msm8996-wsa881x.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/msm8996-wsa881x.dtsi"
&slim_msm {
 tasha_codec {
  swr_master {
   compatible = "qcom,swr-wcd";
   #address-cells = <2>;
   #size-cells = <0>;

   wsa881x_211: wsa881x@20170211 {
    compatible = "qcom,wsa881x";
    reg = <0x00 0x20170211>;
    qcom,spkr-sd-n-gpio = <&pmi8994_gpios 2 0>;
   };

   wsa881x_212: wsa881x@20170212 {
    compatible = "qcom,wsa881x";
    reg = <0x00 0x20170212>;
    qcom,spkr-sd-n-gpio = <&pmi8994_gpios 3 0>;
   };

   wsa881x_213: wsa881x@21170213 {
    compatible = "qcom,wsa881x";
    reg = <0x00 0x21170213>;
    qcom,spkr-sd-n-gpio = <&pmi8994_gpios 2 0>;
   };

   wsa881x_214: wsa881x@21170214 {
    compatible = "qcom,wsa881x";
    reg = <0x00 0x21170214>;
    qcom,spkr-sd-n-gpio = <&pmi8994_gpios 3 0>;
   };
  };
 };
};
# 16 "../arch/arm64/boot/dts/qcom/msm8996-mtp.dtsi" 2

/ {
 bluetooth: bt_qca6174 {
  compatible = "qca,qca6174";
  qca,bt-reset-gpio = <&pm8994_gpios 19 0>;
  qca,bt-vdd-core-supply = <&pm8994_s3>;
  qca,bt-vdd-pa-supply = <&rome_vreg>;
  qca,bt-vdd-io-supply = <&pm8994_s4>;
  qca,bt-vdd-xtal-supply = <&pm8994_l30>;
  qca,bt-chip-pwd-voltage-level = <1300000 1300000>;
  qca,bt-vdd-io-voltage-level = <1800000 1800000>;
  qca,bt-vdd-xtal-voltage-level = <1800000 1800000>;
 };
};

&ufs_ice {
        status = "ok";
};

&sdcc1_ice {
        status = "ok";
};

&ufsphy1 {
 status = "ok";
};

&ufs1 {
 status = "ok";
};

&uartblsp2dm1 {
 status = "ok";
 pinctrl-names = "default";
 pinctrl-0 = <&uart_console_active>;
};

&sdhc_1 {
 vdd-supply = <&pm8994_l20>;
 qcom,vdd-voltage-level = <2950000 2950000>;
 qcom,vdd-current-level = <200 570000>;

 vdd-io-supply = <&pm8994_s4>;
 qcom,vdd-io-always-on;
 qcom,vdd-io-voltage-level = <1800000 1800000>;
 qcom,vdd-io-current-level = <110 325000>;

 pinctrl-names = "active", "sleep";
 pinctrl-0 = <&sdc1_clk_on &sdc1_cmd_on &sdc1_data_on &sdc1_rclk_on>;
 pinctrl-1 = <&sdc1_clk_off &sdc1_cmd_off &sdc1_data_off &sdc1_rclk_off>;

 qcom,clk-rates = <400000 20000000 25000000 50000000 96000000 192000000 384000000>;
 qcom,ice-clk-rates = <300000000 150000000>;
 qcom,nonremovable;
 qcom,bus-speed-mode = "HS400_1p8v", "HS200_1p8v", "DDR_1p8v";

 status = "ok";
};

&sdhc_2 {
 vdd-supply = <&pm8994_l21>;
 qcom,vdd-voltage-level = <2950000 2950000>;
 qcom,vdd-current-level = <200 800000>;

 vdd-io-supply = <&pm8994_l13>;
 qcom,vdd-io-voltage-level = <1800000 2950000>;
 qcom,vdd-io-current-level = <200 22000>;

 pinctrl-names = "active", "sleep";
 pinctrl-0 = <&sdc2_clk_on &sdc2_cmd_on &sdc2_data_on &sdc2_cd_on>;
 pinctrl-1 = <&sdc2_clk_off &sdc2_cmd_off &sdc2_data_off &sdc2_cd_off>;

 qcom,clk-rates = <400000 20000000 25000000 50000000 100000000 200000000>;
 qcom,bus-speed-mode = "SDR12", "SDR25", "SDR50", "DDR50", "SDR104";

 cd-gpios = <&tlmm 95 0x1>;

 status = "ok";
};

&pm8994_vadc {
 chan@5 {
  label = "vcoin";
  reg = <5>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <1>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@7 {
  label = "vph_pwr";
  reg = <7>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <1>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@73 {
  label = "msm_therm";
  reg = <0x73>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <2>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
 };

 chan@74 {
  label = "emmc_therm";
  reg = <0x74>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <2>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
 };

 chan@75 {
  label = "pa_therm0";
  reg = <0x75>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <2>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
 };

 chan@77 {
  label = "pa_therm1";
  reg = <0x77>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <2>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
 };

 chan@78 {
  label = "quiet_therm";
  reg = <0x78>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <2>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
 };

 chan@7c {
  label = "xo_therm_buf";
  reg = <0x7c>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <4>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
 };

 chan@7c {
  label = "xo_therm_buf";
  reg = <0x7c>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <4>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
 };
};

&pm8994_adc_tm {
 chan@73 {
  label = "msm_therm";
  reg = <0x73>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <2>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
  qcom,btm-channel-number = <0x48>;
  qcom,thermal-node;
 };

 chan@74 {
  label = "emmc_therm";
  reg = <0x74>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <2>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
  qcom,btm-channel-number = <0x68>;
  qcom,thermal-node;
 };

 chan@75 {
  label = "pa_therm0";
  reg = <0x75>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <2>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
  qcom,btm-channel-number = <0x70>;
  qcom,thermal-node;
 };

 chan@77 {
  label = "pa_therm1";
  reg = <0x77>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <2>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
  qcom,btm-channel-number = <0x78>;
  qcom,thermal-node;
 };

 chan@78 {
  label = "quiet_therm";
  reg = <0x78>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <2>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
  qcom,btm-channel-number = <0x80>;
  qcom,thermal-node;
 };

 chan@7c {
  label = "xo_therm_buf";
  reg = <0x7c>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <4>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
  qcom,btm-channel-number = <0x88>;
  qcom,thermal-node;
 };
};

&mdss_hdmi_tx {
 pinctrl-names = "hdmi_hpd_active", "hdmi_ddc_active", "hdmi_cec_active",
    "hdmi_active", "hdmi_sleep";
 pinctrl-0 = <&mdss_hdmi_hpd_active &mdss_hdmi_ddc_suspend
      &mdss_hdmi_cec_suspend>;
 pinctrl-1 = <&mdss_hdmi_hpd_active &mdss_hdmi_ddc_active
      &mdss_hdmi_cec_suspend>;
 pinctrl-2 = <&mdss_hdmi_hpd_active &mdss_hdmi_cec_active
      &mdss_hdmi_ddc_suspend>;
 pinctrl-3 = <&mdss_hdmi_hpd_active &mdss_hdmi_ddc_active
      &mdss_hdmi_cec_active>;
 pinctrl-4 = <&mdss_hdmi_hpd_suspend &mdss_hdmi_ddc_suspend
      &mdss_hdmi_cec_suspend>;
};

&pmi8994_vadc {
 chan@0 {
  label = "usbin";
  reg = <0>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <4>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@1 {
  label = "dcin";
  reg = <1>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <4>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@43 {
  label = "usb_dp";
  reg = <0x43>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <1>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@44 {
  label = "usb_dm";
  reg = <0x44>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <1>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };
};

# 1 "../arch/arm64/boot/dts/qcom/msm8996-mdss-panels.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/msm8996-mdss-panels.dtsi"
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-sharp-dualmipi-wqxga-video.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-sharp-dualmipi-wqxga-video.dtsi"
&mdss_mdp {
 dsi_dual_sharp_video: qcom,mdss_dsi_sharp_wqxga_video {
  qcom,mdss-dsi-panel-name = "Dual SHARP video mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <800>;
  qcom,mdss-dsi-panel-height = <2560>;
  qcom,mdss-dsi-h-front-porch = <76>;
  qcom,mdss-dsi-h-back-porch = <32>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <11>;
  qcom,mdss-dsi-v-front-porch = <2>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [05 01 00 00 a0 00 02 11 00
   05 01 00 00 02 00 02 29 00];
  qcom,mdss-dsi-off-command = [05 01 00 00 02 00 02 28 00
     05 01 00 00 a0 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,cmd-sync-wait-broadcast;
  qcom,mdss-dsi-panel-timings = [e2 36 24 00 66 6a 28 38 2a 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x02>;
  qcom,mdss-dsi-t-clk-pre = <0x2a>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_pwm";
  qcom,mdss-dsi-bl-pmic-pwm-frequency = <50>;
  qcom,mdss-dsi-bl-pmic-bank-select = <2>;
  qcom,mdss-dsi-reset-sequence = <1 2>, <0 5>, <1 120>;
  qcom,mdss-pan-physical-width-dimension = <83>;
  qcom,mdss-pan-physical-height-dimension = <133>;
  qcom,mdss-dsi-min-refresh-rate = <53>;
  qcom,mdss-dsi-max-refresh-rate = <60>;
  qcom,mdss-dsi-pan-enable-dynamic-fps;
  qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";
  qcom,mdss-dsi-panel-status-check-mode = "bta_check";
  qcom,mdss-dsi-tx-eot-append;
  qcom,esd-check-enabled;

  qcom,config-select = <&dsi_dual_sharp_video_config0>;

  dsi_dual_sharp_video_config0: config0 {
   qcom,split-mode = "dualctl-split";
  };

  dsi_dual_sharp_video_config1: config1 {
   qcom,split-mode = "pingpong-split";
  };
 };
};
# 14 "../arch/arm64/boot/dts/qcom/msm8996-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-nt35597-dualmipi-wqxga-video.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-nt35597-dualmipi-wqxga-video.dtsi"
&mdss_mdp {
 dsi_dual_nt35597_video: qcom,mdss_dsi_nt35597_wqxga_video {
  qcom,mdss-dsi-panel-name = "Dual nt35597 video mode dsi panel without DSC";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <720>;
  qcom,mdss-dsi-panel-height = <2560>;
  qcom,mdss-dsi-h-front-porch = <100>;
  qcom,mdss-dsi-h-back-porch = <32>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <7>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [15 01 00 00 10 00 02 ff 10
   15 01 00 00 10 00 02 fb 01
   15 01 00 00 10 00 02 ba 03
   15 01 00 00 10 00 02 e5 01
   15 01 00 00 10 00 02 35 00
   15 01 00 00 10 00 02 bb 03
   15 01 00 00 10 00 02 b0 03
   39 01 00 00 10 00 06 3b 03 08 08 64 9a
   15 01 00 00 10 00 02 ff e0
   15 01 00 00 10 00 02 fb 01
   15 01 00 00 10 00 02 6b 3d
   15 01 00 00 10 00 02 6c 3d
   15 01 00 00 10 00 02 6d 3d
   15 01 00 00 10 00 02 6e 3d
   15 01 00 00 10 00 02 6f 3d
   15 01 00 00 10 00 02 35 02
   15 01 00 00 10 00 02 36 72
   15 01 00 00 10 00 02 37 10
   15 01 00 00 10 00 02 08 c0
   15 01 00 00 10 00 02 ff 10
   05 01 00 00 a0 00 02 11 00
   05 01 00 00 a0 00 02 29 00];
  qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,cmd-sync-wait-broadcast;
  qcom,mdss-dsi-panel-timings = [e2 36 24 00 66 6a 28 38 2a 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x0d>;
  qcom,mdss-dsi-t-clk-pre = <0x2d>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 20>, <1 50>;

  qcom,config-select = <&dsi_dual_nt35597_video_config0>;

  dsi_dual_nt35597_video_config0: config0 {
   qcom,split-mode = "dualctl-split";
  };

  dsi_dual_nt35597_video_config1: config1 {
   qcom,split-mode = "pingpong-split";
  };
 };
};
# 15 "../arch/arm64/boot/dts/qcom/msm8996-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-nt35597-dualmipi-wqxga-cmd.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-nt35597-dualmipi-wqxga-cmd.dtsi"
&mdss_mdp {
 dsi_dual_nt35597_cmd: qcom,mdss_dsi_nt35597_wqxga_cmd{
  qcom,mdss-dsi-panel-name =
   "Dual nt35597 cmd mode dsi panel without DSC";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <720>;
  qcom,mdss-dsi-panel-height = <2560>;
  qcom,mdss-dsi-h-front-porch = <100>;
  qcom,mdss-dsi-h-back-porch = <32>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <7>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [cd 32 22 00 60 64 26 34 29 03
         04 00];
  qcom,adjust-timer-wakeup-ms = <1>;
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-t-clk-post = <0x0d>;
  qcom,mdss-dsi-t-clk-pre = <0x2d>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,ulps-enabled;
  qcom,mdss-dsi-on-command = [15 01 00 00 10 00 02 ff 10
   15 01 00 00 10 00 02 fb 01
   15 01 00 00 10 00 02 ba 03
   15 01 00 00 10 00 02 e5 01
   15 01 00 00 10 00 02 35 00
   15 01 00 00 10 00 02 bb 10
   15 01 00 00 10 00 02 b0 03
   15 01 00 00 10 00 02 ff e0
   15 01 00 00 10 00 02 fb 01
   15 01 00 00 10 00 02 6b 3d
   15 01 00 00 10 00 02 6c 3d
   15 01 00 00 10 00 02 6d 3d
   15 01 00 00 10 00 02 6e 3d
   15 01 00 00 10 00 02 6f 3d
   15 01 00 00 10 00 02 35 02
   15 01 00 00 10 00 02 36 72
   15 01 00 00 10 00 02 37 10
   15 01 00 00 10 00 02 08 c0
   15 01 00 00 10 00 02 ff 24
   15 01 00 00 10 00 02 fb 01
   15 01 00 00 10 00 02 c6 06
   15 01 00 00 10 00 02 ff 10
   05 01 00 00 a0 00 02 11 00
   05 01 00 00 a0 00 02 29 00];

  qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00
   05 01 00 00 78 00 02 10 00];

  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";

  qcom,config-select = <&dsi_dual_nt35597_cmd_config0>;

  dsi_dual_nt35597_cmd_config0: config0 {
   qcom,split-mode = "dualctl-split";
  };

  dsi_dual_nt35597_cmd_config1: config1 {
   qcom,split-mode = "pingpong-split";
  };
 };
};
# 16 "../arch/arm64/boot/dts/qcom/msm8996-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-nt35597-dsc-wqxga-video.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-nt35597-dsc-wqxga-video.dtsi"
&mdss_mdp {
 dsi_nt35597_dsc_video: qcom,mdss_dsi_nt35597_dsc_wqxga_video {
  qcom,mdss-dsi-panel-name = "NT35597 video mode dsc dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1440>;
  qcom,mdss-dsi-panel-height = <2560>;
  qcom,mdss-dsi-h-front-porch = <100>;
  qcom,mdss-dsi-h-back-porch = <32>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <7>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;

  qcom,mdss-dsi-on-command = [15 01 00 00 0a 00 02 ff 10
   15 01 00 00 0a 00 02 fb 01
   15 01 00 00 0a 00 02 ba 03
   15 01 00 00 0a 00 02 e5 01
   15 01 00 00 0a 00 02 b0 03
   39 01 00 00 0a 00 06 3B 03 08 08 2e 64
   15 01 00 00 0a 00 02 ff 28
   15 01 00 00 0a 00 02 7a 02
   15 01 00 00 0a 00 02 fb 01
   15 01 00 00 0a 00 02 ff 10
   15 01 00 00 0a 00 02 fb 01
   15 01 00 00 0a 00 02 c0 03
   15 01 00 00 0a 00 02 bb 03
   15 01 00 00 0a 00 02 ff e0
   15 01 00 00 0a 00 02 fb 01
   15 01 00 00 0a 00 02 6b 3d
   15 01 00 00 0a 00 02 6c 3d
   15 01 00 00 0a 00 02 6d 3d
   15 01 00 00 0a 00 02 6e 3d
   15 01 00 00 0a 00 02 6f 3d
   15 01 00 00 0a 00 02 35 02
   15 01 00 00 0a 00 02 36 72
   15 01 00 00 0a 00 02 37 10
   15 01 00 00 0a 00 02 08 c0
   15 01 00 00 0a 00 02 ff 10
   05 01 00 00 a0 00 01 11
   05 01 00 00 a0 00 01 29
   07 01 00 00 a0 00 01 01];

  qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [e2 36 24 00 66 6a 28 38 2a 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0xb>;
  qcom,mdss-dsi-t-clk-pre = <0x24>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 20>, <1 50>;

  qcom,compression-mode = "dsc";
  qcom,config-select = <&dsi_nt35597_dsc_video_config0>;

  dsi_nt35597_dsc_video_config0: config0 {
   qcom,mdss-dsc-encoders = <1>;
   qcom,mdss-dsc-slice-height = <16>;
   qcom,mdss-dsc-slice-width = <720>;
   qcom,mdss-dsc-slice-per-pkt = <2>;

   qcom,mdss-dsc-bit-per-component = <8>;
   qcom,mdss-dsc-bit-per-pixel = <8>;
   qcom,mdss-dsc-block-prediction-enable;
  };

  dsi_nt35597_dsc_video_config1: config1 {
   qcom,lm-split = <720 720>;
   qcom,mdss-dsc-encoders = <1>;
   qcom,mdss-dsc-slice-height = <16>;
   qcom,mdss-dsc-slice-width = <720>;
   qcom,mdss-dsc-slice-per-pkt = <2>;

   qcom,mdss-dsc-bit-per-component = <8>;
   qcom,mdss-dsc-bit-per-pixel = <8>;
   qcom,mdss-dsc-block-prediction-enable;
  };

  dsi_nt35597_dsc_video_config2: config2 {
   qcom,lm-split = <720 720>;
   qcom,mdss-dsc-encoders = <2>;
   qcom,mdss-dsc-slice-height = <16>;
   qcom,mdss-dsc-slice-width = <720>;
   qcom,mdss-dsc-slice-per-pkt = <2>;

   qcom,mdss-dsc-bit-per-component = <8>;
   qcom,mdss-dsc-bit-per-pixel = <8>;
   qcom,mdss-dsc-block-prediction-enable;
  };
 };
};
# 17 "../arch/arm64/boot/dts/qcom/msm8996-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-jdi-dualmipi-video.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-jdi-dualmipi-video.dtsi"
&mdss_mdp {
 dsi_dual_jdi_video: qcom,dsi_jdi_qhd_video {
  qcom,mdss-dsi-panel-name = "Dual JDI video mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1280>;
  qcom,mdss-dsi-panel-height = <1440>;
  qcom,mdss-dsi-h-front-porch = <120>;
  qcom,mdss-dsi-h-back-porch = <44>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <4>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <4>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,cmd-sync-wait-broadcast;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [cd 32 22 00 60 64 26 34 29 03
         04 00];
  qcom,mdss-dsi-t-clk-post = <0x03>;
  qcom,mdss-dsi-t-clk-pre = <0x27>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_pwm";
  qcom,mdss-dsi-on-command = [05 01 00 00 0a 00 01 00

     15 01 00 00 0a 00 02 3a 77

     39 01 00 00 0a 00 05 2a 00 00 04 ff

     39 01 00 00 0a 00 05 2b 00 00 05 9f

     15 01 00 00 0a 00 02 35 00

     39 01 00 00 0a 00 03 44 00 00

     15 01 00 00 0a 00 02 51 ff

     15 01 00 00 0a 00 02 53 24

     15 01 00 00 0a 00 02 55 00

     05 01 00 00 78 00 01 11

     23 01 00 00 0a 00 02 b0 00

     29 01 00 00 0a 00 02 b3 14

     29 01 00 00 0a 00 14 ce 7d 40 48 56 67
     78 88 98 a7 b5 c3 d1 de e9 f2 fa ff 04
     00
     23 01 00 00 0a 00 02 b0 03

     05 01 00 00 10 00 01 29];

  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-post-mode-switch-on-command =
   [29 01 00 00 00 00 02 b0 03
   05 01 00 00 0a 00 01 00

   15 01 00 00 0a 00 02 3a 77

   39 01 00 00 0a 00 05 2a 00 00 04 ff

   39 01 00 00 0a 00 05 2b 00 00 05 9f

   15 01 00 00 0a 00 02 35 00

   39 01 00 00 0a 00 03 44 00 00

   15 01 00 00 0a 00 02 51 ff

   15 01 00 00 0a 00 02 53 24

   15 01 00 00 0a 00 02 55 00

   05 01 00 00 78 00 01 11

   05 01 00 00 10 00 01 29];

  qcom,mdss-dsi-post-mode-switch-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,dynamic-mode-switch-enabled;
  qcom,dynamic-mode-switch-type = "dynamic-switch-immediate";
  qcom,video-to-cmd-mode-switch-commands =
   [23 00 00 00 00 00 02 b0 00
   29 00 00 00 00 00 02 b3 0c
   23 01 00 00 00 00 02 b0 03];
  qcom,cmd-to-video-mode-switch-commands =
   [23 00 00 00 00 00 02 b0 00
   29 00 00 00 00 00 02 b3 1c
   23 01 00 00 00 00 02 b0 03];
 };
};
# 18 "../arch/arm64/boot/dts/qcom/msm8996-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-jdi-dualmipi-cmd.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-jdi-dualmipi-cmd.dtsi"
&mdss_mdp {
 dsi_dual_jdi_cmd: qcom,mdss_dsi_jdi_qhd_dualmipi_cmd{
  qcom,mdss-dsi-panel-name = "Dual cmd mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1280>;
  qcom,mdss-dsi-panel-height = <1440>;
  qcom,mdss-dsi-h-front-porch = <120>;
  qcom,mdss-dsi-h-back-porch = <44>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <4>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <4>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,cmd-sync-wait-broadcast;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-hor-line-idle = <0 40 256>,
      <40 120 128>,
      <120 240 64>;
  qcom,mdss-dsi-panel-timings = [cd 32 22 00 60 64 26 34 29 03
         04 00];
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-t-clk-post = <0x03>;
  qcom,mdss-dsi-t-clk-pre = <0x27>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,ulps-enabled;
  qcom,mdss-dsi-on-command = [29 01 00 00 00 00 02 b0 03
   05 01 00 00 0a 00 01 00

   15 01 00 00 0a 00 02 3a 77

   39 01 00 00 0a 00 05 2a 00 00 04 ff

   39 01 00 00 0a 00 05 2b 00 00 05 9f

   15 01 00 00 0a 00 02 35 00

   39 01 00 00 0a 00 03 44 00 00

   15 01 00 00 0a 00 02 51 ff

   15 01 00 00 0a 00 02 53 24

   15 01 00 00 0a 00 02 55 00

   05 01 00 00 78 00 01 11

   05 01 00 00 10 00 01 29];

  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-post-mode-switch-on-command =
     [05 01 00 00 0a 00 01 00

     15 01 00 00 0a 00 02 3a 77

     39 01 00 00 0a 00 05 2a 00 00 04 ff

     39 01 00 00 0a 00 05 2b 00 00 05 9f

     15 01 00 00 0a 00 02 35 00

     39 01 00 00 0a 00 03 44 00 00

     15 01 00 00 0a 00 02 51 ff

     15 01 00 00 0a 00 02 53 24

     15 01 00 00 0a 00 02 55 00

     05 01 00 00 78 00 01 11

     23 01 00 00 0a 00 02 b0 00

     29 01 00 00 0a 00 02 b3 14

     29 01 00 00 0a 00 14 ce 7d 40 48 56 67
     78 88 98 a7 b5 c3 d1 de e9 f2 fa ff 04
     00
     23 01 00 00 0a 00 02 b0 03

     05 01 00 00 10 00 01 29];

  qcom,mdss-dsi-post-mode-switch-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command =[05 01 00 00 32 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,dynamic-mode-switch-enabled;
  qcom,dynamic-mode-switch-type = "dynamic-switch-immediate";
  qcom,video-to-cmd-mode-switch-commands =
   [23 00 00 00 00 00 02 b0 00
   29 00 00 00 00 00 02 b3 0c
   23 01 00 00 00 00 02 b0 03];
  qcom,cmd-to-video-mode-switch-commands =
   [23 00 00 00 00 00 02 b0 00
   29 00 00 00 00 00 02 b3 1c
   23 01 00 00 00 00 02 b0 03];
 };
};
# 19 "../arch/arm64/boot/dts/qcom/msm8996-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-jdi-4k-dualmipi-video-nofbc.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-jdi-4k-dualmipi-video-nofbc.dtsi"
&mdss_mdp {
 dsi_dual_jdi_4k_nofbc_video: qcom,dsi_jdi_4k_nofbc_video {
  qcom,mdss-dsi-panel-name = "JDI 4K no FBC Dual video mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <40>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1920>;
  qcom,mdss-dsi-panel-height = <2160>;
  qcom,mdss-dsi-h-front-porch = <100>;
  qcom,mdss-dsi-h-back-porch = <80>;
  qcom,mdss-dsi-h-pulse-width = <12>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <16>;
  qcom,mdss-dsi-v-front-porch = <16>;
  qcom,mdss-dsi-v-pulse-width = <4>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0x1eaaaa>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,cmd-sync-wait-broadcast;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [3e 38 26 00 68 6e 2a 3c 2c 03
         04 00];
  qcom,mdss-dsi-t-clk-post = <0x12>;
  qcom,mdss-dsi-t-clk-pre = <0x34>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_pwm";

  qcom,mdss-dsi-on-command = [15 01 00 00 0a 00 02 51 FF
    15 01 00 00 0a 00 02 53 24
    05 01 00 00 c9 00 01 11
    23 01 00 00 0a 00 02 b0 04
    29 01 00 00 0a 00 08 b3 14 08 00 00 00 00 00
    23 01 00 00 0a 00 02 d6 01
    05 01 00 00 50 00 01 29];

  qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-reset-sequence = <1 200>, <0 200>, <1 200>;
 };
};
# 20 "../arch/arm64/boot/dts/qcom/msm8996-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-sim-video.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-sim-video.dtsi"
&mdss_mdp {
 dsi_sim_vid: qcom,mdss_dsi_sim_video {
  qcom,mdss-dsi-panel-name = "Simulator video mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <640>;
  qcom,mdss-dsi-panel-height = <480>;
  qcom,mdss-dsi-h-front-porch = <6>;
  qcom,mdss-dsi-h-back-porch = <6>;
  qcom,mdss-dsi-h-pulse-width = <2>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <6>;
  qcom,mdss-dsi-v-front-porch = <6>;
  qcom,mdss-dsi-v-pulse-width = <2>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [32 01 00 00 00 00 02 00 00];
  qcom,mdss-dsi-off-command = [22 01 00 00 00 00 02 00 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [00 00 00 00 00 00 00 00 00 00 00 00];
  qcom,mdss-dsi-t-clk-post = <0x04>;
  qcom,mdss-dsi-t-clk-pre = <0x1b>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 0>, <0 0>, <1 0>;
  qcom,panel-ack-disabled;
 };
};
# 21 "../arch/arm64/boot/dts/qcom/msm8996-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-sim-dualmipi-video.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-sim-dualmipi-video.dtsi"
&mdss_mdp {
 dsi_dual_sim_vid: qcom,mdss_dsi_dual_sim_video {
  qcom,mdss-dsi-panel-name = "Sim dual video mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1280>;
  qcom,mdss-dsi-panel-height = <1440>;
  qcom,mdss-dsi-h-front-porch = <120>;
  qcom,mdss-dsi-h-back-porch = <44>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <4>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <4>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-panel-broadcast-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [cd 32 22 00 60 64 26 34 29 03
         04 00];
  qcom,mdss-dsi-t-clk-post = <0x03>;
  qcom,mdss-dsi-t-clk-pre = <0x27>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 200>, <1 20>;
  qcom,panel-ack-disabled;
 };
};
# 22 "../arch/arm64/boot/dts/qcom/msm8996-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-sim-cmd.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-sim-cmd.dtsi"
&mdss_mdp {
 dsi_sim_cmd: qcom,mdss_dsi_sim_cmd{
  qcom,mdss-dsi-panel-name = "Simulator cmd mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1080>;
  qcom,mdss-dsi-panel-height = <1920>;
  qcom,mdss-dsi-h-front-porch = <96>;
  qcom,mdss-dsi-h-back-porch = <64>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <16>;
  qcom,mdss-dsi-v-front-porch = <4>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-hor-line-idle = <0 40 256>,
      <40 120 128>,
      <120 240 64>;
  qcom,mdss-dsi-panel-timings = [cd 32 22 00 60 64 26 34 29 03
         04 00];
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-t-clk-post = <0x03>;
  qcom,mdss-dsi-t-clk-pre = <0x27>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,mdss-dsi-on-command = [29 01 00 00 00 00 02 b0 03
   05 01 00 00 0a 00 01 00

   15 01 00 00 0a 00 02 3a 77

   39 01 00 00 0a 00 05 2a 00 00 04 ff

   39 01 00 00 0a 00 05 2b 00 00 05 9f

   15 01 00 00 0a 00 02 35 00

   39 01 00 00 0a 00 03 44 00 00

   15 01 00 00 0a 00 02 51 ff

   15 01 00 00 0a 00 02 53 24

   15 01 00 00 0a 00 02 55 00

   05 01 00 00 78 00 01 11

   05 01 00 00 10 00 01 29];

  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,panel-ack-disabled;
 };
};
# 23 "../arch/arm64/boot/dts/qcom/msm8996-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-sim-dualmipi-cmd.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-sim-dualmipi-cmd.dtsi"
&mdss_mdp {
 dsi_dual_sim_cmd: qcom,mdss_dsi_dual_sim_cmd {
  qcom,mdss-dsi-panel-name = "Sim dual cmd mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1280>;
  qcom,mdss-dsi-panel-height = <1440>;
  qcom,mdss-dsi-h-front-porch = <120>;
  qcom,mdss-dsi-h-back-porch = <44>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <4>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <4>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,cmd-sync-wait-broadcast;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-hor-line-idle = <0 40 256>,
      <40 120 128>,
      <120 240 64>;
  qcom,mdss-dsi-panel-timings = [cd 32 22 00 60 64 26 34 29 03
         04 00];
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-t-clk-post = <0x03>;
  qcom,mdss-dsi-t-clk-pre = <0x27>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,mdss-dsi-on-command = [29 01 00 00 00 00 02 b0 03
   05 01 00 00 0a 00 01 00

   15 01 00 00 0a 00 02 3a 77

   39 01 00 00 0a 00 05 2a 00 00 04 ff

   39 01 00 00 0a 00 05 2b 00 00 05 9f

   15 01 00 00 0a 00 02 35 00

   39 01 00 00 0a 00 03 44 00 00

   15 01 00 00 0a 00 02 51 ff

   15 01 00 00 0a 00 02 53 24

   15 01 00 00 0a 00 02 55 00

   05 01 00 00 78 00 01 11

   05 01 00 00 10 00 01 29];

  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,panel-ack-disabled;
 };
};
# 24 "../arch/arm64/boot/dts/qcom/msm8996-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-nt35597-dsc-wqxga-cmd.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-nt35597-dsc-wqxga-cmd.dtsi"
&mdss_mdp {
 dsi_nt35597_dsc_cmd: qcom,mdss_dsi_nt35597_dsc_wqxga_cmd {
  qcom,mdss-dsi-panel-name = "NT35597 cmd mode dsc dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1440>;
  qcom,mdss-dsi-panel-height = <2560>;
  qcom,mdss-dsi-h-front-porch = <100>;
  qcom,mdss-dsi-h-back-porch = <32>;
  qcom,mdss-dsi-h-pulse-width = <16>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <7>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [e2 36 24 00 66 6a 28 38 2a 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0xb>;
  qcom,mdss-dsi-t-clk-pre = <0x24>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 20>, <1 50>;
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,ulps-enabled;

  qcom,adjust-timer-wakeup-ms = <1>;
  qcom,mdss-dsi-on-command = [15 01 00 00 0a 00 02 ff 10
   15 01 00 00 0a 00 02 fb 01
   15 01 00 00 0a 00 02 ba 03
   15 01 00 00 0a 00 02 e5 01
   15 01 00 00 0a 00 02 b0 03
   15 01 00 00 0a 00 02 ff 28
   15 01 00 00 0a 00 02 7a 02
   15 01 00 00 0a 00 02 fb 01
   15 01 00 00 0a 00 02 ff 10
   15 01 00 00 0a 00 02 fb 01
   15 01 00 00 0a 00 02 c0 03
   15 01 00 00 0a 00 02 bb 10
   15 01 00 00 0a 00 02 ff e0
   15 01 00 00 0a 00 02 fb 01
   15 01 00 00 0a 00 02 6b 3d
   15 01 00 00 0a 00 02 6c 3d
   15 01 00 00 0a 00 02 6d 3d
   15 01 00 00 0a 00 02 6e 3d
   15 01 00 00 0a 00 02 6f 3d
   15 01 00 00 0a 00 02 35 02
   15 01 00 00 0a 00 02 36 72
   15 01 00 00 0a 00 02 37 10
   15 01 00 00 0a 00 02 08 c0
   15 01 00 00 0a 00 02 ff 24
   15 01 00 00 0a 00 02 fb 01
   15 01 00 00 0a 00 02 c6 06
   15 01 00 00 0a 00 02 ff 10
   05 01 00 00 f0 00 01 11
   05 01 00 00 f0 00 01 29
   07 01 00 00 0a 00 02 01 00];

  qcom,mdss-dsi-post-panel-on-command = [05 01 00 00 a0 00 01 29];

  qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00
     05 01 00 00 78 00 02 10 00];

  qcom,compression-mode = "dsc";
  qcom,config-select = <&dsi_nt35597_dsc_cmd_config2>;

  dsi_nt35597_dsc_cmd_config0: config0 {
   qcom,mdss-dsc-encoders = <1>;
   qcom,mdss-dsc-slice-height = <16>;
   qcom,mdss-dsc-slice-width = <720>;
   qcom,mdss-dsc-slice-per-pkt = <2>;

   qcom,mdss-dsc-bit-per-component = <8>;
   qcom,mdss-dsc-bit-per-pixel = <8>;
   qcom,mdss-dsc-block-prediction-enable;
  };

  dsi_nt35597_dsc_cmd_config1: config1 {
   qcom,lm-split = <720 720>;
   qcom,mdss-dsc-encoders = <1>;
   qcom,mdss-dsc-slice-height = <16>;
   qcom,mdss-dsc-slice-width = <720>;
   qcom,mdss-dsc-slice-per-pkt = <2>;

   qcom,mdss-dsc-bit-per-component = <8>;
   qcom,mdss-dsc-bit-per-pixel = <8>;
   qcom,mdss-dsc-block-prediction-enable;
  };

  dsi_nt35597_dsc_cmd_config2: config2 {
   qcom,lm-split = <720 720>;
   qcom,mdss-dsc-encoders = <2>;
   qcom,mdss-dsc-slice-height = <16>;
   qcom,mdss-dsc-slice-width = <720>;
   qcom,mdss-dsc-slice-per-pkt = <2>;

   qcom,mdss-dsc-bit-per-component = <8>;
   qcom,mdss-dsc-bit-per-pixel = <8>;
   qcom,mdss-dsc-block-prediction-enable;
  };
 };
};
# 25 "../arch/arm64/boot/dts/qcom/msm8996-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-hx8379a-truly-fwvga-video.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-hx8379a-truly-fwvga-video.dtsi"
&mdss_mdp {
 dsi_hx8379a_fwvga_truly_vid: qcom,mdss_dsi_hx8379a_fwvga_truly_vid {
  qcom,mdss-dsi-panel-name = "HX8379A fwvga video mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <480>;
  qcom,mdss-dsi-panel-height = <854>;
  qcom,mdss-dsi-h-front-porch = <100>;
  qcom,mdss-dsi-h-back-porch = <94>;
  qcom,mdss-dsi-h-pulse-width = <40>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <4>;
  qcom,mdss-dsi-v-front-porch = <6>;
  qcom,mdss-dsi-v-pulse-width = <6>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [
   39 01 00 00 00 00 04
    B9 FF 83 79
   39 01 00 00 00 00 15
    B1 44 18 18
    31 51 90 D0
    EE D4 80 38
    38 F8 44 44
    42 00 80 30
    00
   39 01 00 00 00 00 0A
    B2 80 FE 0A
    03 30 50 11
    42 1D
   39 01 00 00 00 00 0E
    B4 01 28 00
    34 00 34 17
    3A 17 3A B0
    00 FF
   23 01 00 00 00 00 02
    cc 02
   39 01 00 00 00 00 02
    D2 33
   39 01 00 00 00 00 1E
    D3 00 07 00
    00 00 06 06
    32 10 03 00
    03 03 5F 03
    5F 00 08 00
    08 35 33 07
    07 37 07 07
    37 07
   39 01 00 00 00 00 21
    D5 18 18 19
    19 18 18 20
    21 24 25 18
    18 18 18 00
    01 04 05 02
    03 06 07 18
    18 18 18 18
    18 18 18 18
    18
   39 01 00 00 00 00 21
    D6 18 18 18
    18 19 19 25
    24 21 20 18
    18 18 18 05
    04 01 00 03
    02 07 06 18
    18 18 18 18
    18 18 18 18
    18
   39 01 00 00 00 00 2B
    E0 00 05 09
    26 26 3E 1E
    45 08 0C 0D
    17 0E 12 15
    13 14 12 1F
    1F 1F 00 05
    09 26 26 3E
    1E 45 08 0C
    0D 17 0E 12
    15 13 14 12
    1F 1F 1F
   39 01 00 00 00 00 03
    B6 54 54
   39 01 00 00 00 00 02
    35 00
   39 01 00 00 00 00 02
    51 ff
   39 01 00 00 00 00 02
    53 2c
   39 01 00 00 00 00 02
    55 01
   05 01 00 00 96 00 02
    11 00
   05 01 00 00 78 00 02
    29 00
   ];
  qcom,mdss-dsi-off-command = [
   05 01 00 00 32 00 02
    28 00
   05 01 00 00 78 00 02
    10 00
   ];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-panel-timings =
     [8B 1f 14 00 45 4A 19 23 23 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x04>;
  qcom,mdss-dsi-t-clk-pre = <0x1D>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 2>, <1 20>;
 };
};
# 26 "../arch/arm64/boot/dts/qcom/msm8996-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-r69007-dualdsi-wqxga-cmd.dtsi" 1
# 18 "../arch/arm64/boot/dts/qcom/dsi-panel-r69007-dualdsi-wqxga-cmd.dtsi"
&mdss_mdp {
 dsi_r69007_wqxga_cmd: qcom,mdss_dsi_r69007_wqxga_cmd{
  qcom,mdss-dsi-panel-name = "r69007 command mode dual dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <720>;
  qcom,mdss-dsi-panel-height = <2560>;
  qcom,mdss-dsi-h-front-porch = <112>;
  qcom,mdss-dsi-h-back-porch = <70>;
  qcom,mdss-dsi-h-pulse-width = <10>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <8>;
  qcom,mdss-dsi-v-front-porch = <9>;
  qcom,mdss-dsi-v-pulse-width = <1>;

  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [29 01 00 00 00 00 02 b0 00
    29 01 00 00 00 00 04 b3 04 00 00
    29 01 00 00 00 00 04 b6 3b d3 00
    29 01 00 00 00 00 28 c1 80 08 11 1f fc f2 c9 1f 5f 98 b3 fe ff f7 fe ff d7 31 f1 cb 3f 3f fd ef 03 24 69 18 aa 40 01 42 02 08 00 01 00 01 00
    29 01 00 00 00 00 0f c2 01 fa 00 04 64 08 00 60 00 38 70 00 00 00
    29 01 00 00 00 00 09 c3 07 01 08 01 00 00 00 00
    29 01 00 00 00 00 12 c4 70 00 00 00 02 00 00 00 00 02 01 00 01 01 00 00 00
    29 01 00 00 00 00 11 c6 3c 00 3c 02 37 01 0e 01 02 01 02 03 0f 04 3c 46
    29 01 00 00 00 00 1f c7 00 11 1c 28 37 44 4e 5b 3e 46 52 5f 68 72 78 00 11 1c 28 37 44 4e 5b 3e 46 52 5f 68 72 78
    29 01 00 00 00 00 14 c8 00 00 00 00 00 fc 00 00 00 00 00 fc 00 00 00 00 00 fc 00
    29 01 00 00 00 00 14 c9 00 00 00 00 00 fc 00 00 00 00 00 fc 00 00 00 00 00 fc 00
    29 01 00 00 00 00 14 cb aa 1e e3 55 f1 ff 00 00 00 00 00 00 00 00 00 00 00 00 00
    29 01 00 00 00 00 02 cc 07
    29 01 00 00 00 00 0b cd 3a 86 3a 86 8d 8d 04 04 00 00
    29 01 00 00 00 00 11 d0 19 01 91 6a dc 59 19 00 00 00 19 99 04 00 00 00
    29 01 00 00 00 00 21 d3 1b 3b bb 77 77 77 bb b3 33 00 80 a7 af 5b 5b 33 33 33 c0 00 f2 0f 7d 7c ff 0f 99 00 33 00 ff ff
    29 01 00 00 00 00 06 d4 57 33 07 00 f4
    29 01 00 00 00 00 0c d5 66 00 00 01 3d 01 3d 00 38 00 38
    29 01 00 00 00 00 22 d7 04 ff 23 15 75 a4 c3 1f c3 1f d9 07 1c 1f 30 8e 87 c7 e3 f1 cc f0 1f f0 0d 70 00 2a 00 7e 1d 07 00
    29 01 00 00 00 00 05 de 00 3f ff 10
    29 01 00 00 00 00 02 d6 01
    39 01 00 00 00 00 02 35 00
    39 01 00 00 00 00 05 2a 00 00 05 9f
    39 01 00 00 00 00 05 2b 00 00 09 ff
    39 01 00 00 00 00 02 2c 00
    39 01 00 00 00 00 02 36 40
    05 01 00 00 78 00 02 29 00
    05 01 00 00 40 00 02 11 00];
  qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00
    05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <1>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-lane-map = "lane_map_0123";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [da 34 24 00 64 68 28 38 2a 03 04 00];

  qcom,mdss-dsi-t-clk-pre = <0x29>;
  qcom,mdss-dsi-t-clk-post = <0x03>;

  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";

  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-te-v-sync-rd-ptr-irq-line = <0x2c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-using-te-pin;

  qcom,mdss-tear-check-sync-cfg-height = <2589>;
  qcom,mdss-tear-check-frame-rate = <6000>;

  qcom,esd-check-enabled;
  qcom,mdss-dsi-panel-status-check-mode = "te_signal_check";
  qcom,mdss-dsi-reset-sequence = <1 1>, <0 1>, <1 5>;
 };
};
# 27 "../arch/arm64/boot/dts/qcom/msm8996-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-adv7533-720p.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-adv7533-720p.dtsi"
&mdss_mdp {
dsi_adv7533_720p: qcom,mdss_dsi_adv7533_720p {
  label = "adv7533 720p video mode dsi panel";
  qcom,mdss-dsi-panel-name = "dsi_adv7533_720p";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-destination = "display_1";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1280>;
  qcom,mdss-dsi-panel-height = <720>;
  qcom,mdss-dsi-h-front-porch = <110>;
  qcom,mdss-dsi-h-back-porch = <220>;
  qcom,mdss-dsi-h-pulse-width = <40>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <20>;
  qcom,mdss-dsi-v-front-porch = <5>;
  qcom,mdss-dsi-v-pulse-width = <5>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [
    05 01 00 00 c8 00 02 11 00
    05 01 00 00 0a 00 02 29 00];
  qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00
    05 01 00 00 00 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <1>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_pulse";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-panel-timings = [
    A4 24 18 00 4E 52 1C 28 1C 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x03>;
  qcom,mdss-dsi-t-clk-pre = <0x20>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 1>, <1 20>;
  qcom,mdss-pan-physical-width-dimension = <160>;
  qcom,mdss-pan-physical-height-dimension = <90>;
  qcom,mdss-dsi-force-clock-lane-hs;
  qcom,mdss-dsi-always-on;
  qcom,mdss-dsi-panel-timings-8996 = [1c 19 02 03 01 03 04 a0
   1c 19 02 03 01 03 04 a0
   1c 19 02 03 01 03 04 a0
   1c 19 02 03 01 03 04 a0
   1c 08 02 03 01 03 04 a0];
  qcom,dba-panel;
 };
};
# 28 "../arch/arm64/boot/dts/qcom/msm8996-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-adv7533-1080p.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-adv7533-1080p.dtsi"
&mdss_mdp {
  dsi_adv7533_1080p: qcom,mdss_dsi_adv7533_1080p {
  label = "adv7533 1080p video mode dsi panel";
  qcom,mdss-dsi-panel-name = "dsi_adv7533_1080p";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-destination = "display_1";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1920>;
  qcom,mdss-dsi-panel-height = <1080>;
  qcom,mdss-dsi-h-front-porch = <88>;
  qcom,mdss-dsi-h-back-porch = <148>;
  qcom,mdss-dsi-h-pulse-width = <44>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <36>;
  qcom,mdss-dsi-v-front-porch = <4>;
  qcom,mdss-dsi-v-pulse-width = <5>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command = [
    05 01 00 00 c8 00 02 11 00
    05 01 00 00 0a 00 02 29 00];
  qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00
    05 01 00 00 00 00 02 10 00];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <1>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_pulse";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [
    E6 38 26 00 68 6C 2A 3A 2C 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x02>;
  qcom,mdss-dsi-t-clk-pre = <0x2B>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 1>, <1 20>;
  qcom,mdss-pan-physical-width-dimension = <160>;
  qcom,mdss-pan-physical-height-dimension = <90>;
  qcom,mdss-dsi-force-clock-lane-hs;
  qcom,mdss-dsi-always-on;
  qcom,mdss-dsi-panel-timings-8996 = [1d 1a 03 05 01 03 04 a0
   1d 1a 03 05 01 03 04 a0
   1d 1a 03 05 01 03 04 a0
   1d 1a 03 05 01 03 04 a0
   1d 1a 03 05 01 03 04 a0];
  qcom,dba-panel;
 };
};
# 29 "../arch/arm64/boot/dts/qcom/msm8996-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-nt35950-dsc-4k-cmd.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-nt35950-dsc-4k-cmd.dtsi"
&mdss_mdp {
 dsi_nt35950_4k_dsc_cmd: qcom,mdss_dsi_nt35950_4k_dsc_cmd {
  qcom,mdss-dsi-panel-name = "NT35950 4k cmd mode dsc dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1080>;
  qcom,mdss-dsi-panel-height = <3840>;
  qcom,mdss-dsi-h-front-porch = <30>;
  qcom,mdss-dsi-h-back-porch = <100>;
  qcom,mdss-dsi-h-pulse-width = <4>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <7>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [d9 6a 48 00 b0 b0 52 6c 57 03 04
   00];
  qcom,mdss-dsi-t-clk-post = <0xc>;
  qcom,mdss-dsi-t-clk-pre = <0x28>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 20>, <1 20>;
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,ulps-enabled;
  qcom,dcs-cmd-by-left;
  qcom,mdss-dsi-tx-eot-append;

  qcom,adjust-timer-wakeup-ms = <1>;
  qcom,mdss-dsi-on-command = [

   39 01 00 00 00 00 05 ff aa 55 a5 80
   15 01 00 00 00 00 02 6f 18
   15 01 00 00 00 00 02 f7 06

   39 01 00 00 00 00 06 f0 55 aa 52 08 00
   39 01 00 00 00 00 04 b1 01 12 0d
   39 01 00 00 00 00 07 b9 00 00 38 00 d0 00
   15 01 00 00 00 00 02 b4 01


   15 01 00 00 00 00 02 c9 00
   15 01 00 00 00 00 02 c8 84
   39 01 00 00 00 00 04 c0 0e 02 11

   39 01 00 00 00 00 06 f0 55 aa 52 08 01

   39 01 00 00 00 00 03 bc b4 b4
   39 01 00 00 00 00 05 be 01 2d 01 2d
   39 01 00 00 00 00 03 bd b4 b4

   39 01 00 00 00 00 04 b3 19 19 19
   39 01 00 00 00 00 04 c2 32 32 32
   39 01 00 00 00 00 04 b4 0f 0f 0f
   39 01 00 00 00 00 04 c3 1a 1a 1a

   39 01 00 00 00 00 06 f0 55 aa 52 08 02

   39 01 00 00 00 00 11 b0 00 00 00 11 00 33 00 51 00 6b 00
   81 00 95 00 a7
   39 01 00 00 00 00 11 b1 00 b8 00 ee 01 18 01 58 01 88 01
   d0 02 09 02 0b
   39 01 00 00 00 00 11 b2 02 40 02 7f 02 aa 02 ec 03 22 03
   5e 03 6a 03 77
   39 01 00 00 00 00 0d b3 03 86 03 9a 03 b1 03 d0 03 ef 03
   fe

   39 01 00 00 00 00 11 b4 00 00 00 11 00 33 00 51 00 6b 00
   81 00 95 00 a7
   39 01 00 00 00 00 11 b5 00 b8 00 ee 01 18 01 58 01 88 01
   d0 02 09 02 0b
   39 01 00 00 00 00 11 b6 02 40 02 7f 02 aa 02 ec 03 22 03
   5e 03 6a 03 77
   39 01 00 00 00 00 0d b7 03 86 03 9a 03 b1 03 d0 03 ef 03
   fe

   39 01 00 00 00 00 11 b8 00 00 00 11 00 33 00 51 00 6b 00
   81 00 95 00 a7
   39 01 00 00 00 00 11 b9 00 b8 00 ee 01 18 01 58 01 88 01
   d0 02 09 02 0b
   39 01 00 00 00 00 11 ba 02 40 02 7f 02 aa 02 ec 03 22 03
   5e 03 6a 03 77
   39 01 00 00 00 00 0d bb 03 86 03 9a 03 b1 03 d0 03 ef 03
   fe

   39 01 00 00 00 00 11 bc 00 00 00 11 00 33 00 51 00 6b 00
   81 00 95 00 a7
   39 01 00 00 00 00 11 bd 00 b8 00 ee 01 18 01 58 01 88 01
   d0 02 09 02 0b
   39 01 00 00 00 00 11 be 02 40 02 7f 02 aa 02 ec 03 22 03
   5e 03 6a 03 77
   39 01 00 00 00 00 0d bf 03 86 03 9a 03 b1 03 d0 03 ef 03
   fe

   39 01 00 00 00 00 11 c0 00 00 00 11 00 33 00 51 00 6b 00
   81 00 95 00 a7
   39 01 00 00 00 00 11 c1 00 b8 00 ee 01 18 01 58 01 88 01
   d0 02 09 02 0b
   39 01 00 00 00 00 11 c2 02 40 02 7f 02 aa 02 ec 03 22 03
   5e 03 6a 03 77
   39 01 00 00 00 00 0d c3 03 86 03 9a 03 b1 03 d0 03 ef 03
   fe

   39 01 00 00 00 00 11 c4 00 00 00 11 00 33 00 51 00 6b 00
   81 00 95 00 a7
   39 01 00 00 00 00 11 c5 00 b8 00 ee 01 18 01 58 01 88 01
   d0 02 09 02 0b
   39 01 00 00 00 00 11 c6 02 40 02 7f 02 aa 02 ec 03 22 03
   5e 03 6a 03 77
   39 01 00 00 00 00 0d c7 03 86 03 9a 03 b1 03 d0 03 ef 03
   fe

   39 01 00 00 00 00 11 c8 00 00 00 11 00 33 00 51 00 6b 00
   81 00 95 00 a7
   39 01 00 00 00 00 11 c9 00 b8 00 ee 01 18 01 58 01 88 01
   d0 02 09 02 0b
   39 01 00 00 00 00 11 ca 02 40 02 7f 02 aa 02 ec 03 22 03
   5e 03 6a 03 77
   39 01 00 00 00 00 0d cb 03 86 03 9a 03 b1 03 d0 03 ef 03
   fe

   39 01 00 00 00 00 11 cc 00 00 00 11 00 33 00 51 00 6b 00
   81 00 95 00 a7
   39 01 00 00 00 00 11 cd 00 b8 00 ee 01 18 01 58 01 88 01
   d0 02 09 02 0b
   39 01 00 00 00 00 11 ce 02 40 02 7f 02 aa 02 ec 03 22 03
   5e 03 6a 03 77
   39 01 00 00 00 00 0d cf 03 86 03 9a 03 b1 03 d0 03 ef 03
   fe

   39 01 00 00 00 00 06 f0 55 aa 52 08 03
   39 01 00 00 00 00 08 b2 00 00 00 00 00 03 01



   39 01 00 00 00 00 06 ba 35 10 00 00 00

   39 01 00 00 00 00 06 bb 35 10 00 00 00

   39 01 00 00 00 00 06 b5 25 35 35 07 07


   39 01 00 00 00 00 06 f0 55 aa 52 08 05
   39 01 00 00 00 00 03 b2 05 00
   39 01 00 00 00 00 04 b3 00 20 00
   15 01 00 00 00 00 02 b4 05
   39 01 00 00 00 00 04 b5 05 00 00
   39 01 00 00 00 00 04 b6 05 00 00
   39 01 00 00 00 00 08 ba 06 00 00 10 00 00 00

   39 01 00 00 00 00 08 bb 8e 00 00 10 00 00 00

   39 01 00 00 00 00 08 bc 06 00 00 10 00 00 00

   39 01 00 00 00 00 07 cd ff ff aa ff ff ff


   39 01 00 00 00 00 03 c5 22 22
   15 01 00 00 00 00 02 c6 00
   39 01 00 00 00 00 07 c7 00 00 00 00 00 00



   39 01 00 00 00 00 03 c8 02 20


   39 01 00 00 00 00 03 c9 03 20


   39 01 00 00 00 00 06 d0 00 1f 08 00 00

   39 01 00 00 00 00 06 d1 00 1f 09 00 00

   15 01 00 00 00 00 02 ec 00
   39 01 00 00 00 00 03 ee 03 01


   39 01 00 00 00 00 06 f0 55 aa 52 08 06

   39 01 00 00 00 00 06 b0 24 24 24 24 24
   39 01 00 00 00 00 06 b1 24 24 24 24 24
   39 01 00 00 00 00 06 b2 24 24 12 13 1b
   39 01 00 00 00 00 06 b3 19 13 11 12 04
   39 01 00 00 00 00 06 b4 07 06 05 00 24
   39 01 00 00 00 00 04 b5 24 24 24
   39 01 00 00 00 00 06 b6 24 24 24 24 24
   39 01 00 00 00 00 06 b7 24 24 24 24 24
   39 01 00 00 00 00 06 b8 24 24 12 13 1b
   39 01 00 00 00 00 06 b9 19 13 11 12 08
   39 01 00 00 00 00 06 ba 0b 0a 09 01 24
   39 01 00 00 00 00 04 bb 24 24 24

   39 01 00 00 00 00 06 c0 24 24 24 24 24
   39 01 00 00 00 00 06 c1 24 24 24 24 24
   39 01 00 00 00 00 06 c2 24 24 12 13 1b
   39 01 00 00 00 00 06 c3 19 13 12 11 09
   39 01 00 00 00 00 06 c4 0a 0b 08 01 24
   39 01 00 00 00 00 04 c5 24 24 24
   39 01 00 00 00 00 06 c6 24 24 24 24 24
   39 01 00 00 00 00 06 c7 24 24 24 24 24
   39 01 00 00 00 00 06 c8 24 24 12 13 1b
   39 01 00 00 00 00 06 c9 19 13 12 11 05
   39 01 00 00 00 00 06 ca 06 07 04 00 24
   39 01 00 00 00 00 04 cb 24 24 24

   39 01 00 00 00 00 06 f0 55 aa 52 08 04
   15 01 00 00 00 00 02 c0 03
   39 01 00 00 00 00 0a b0 0e a4 2c 86 dd dd 34 12 65

   39 01 00 00 00 00 06 f0 55 aa 52 08 07
   15 01 00 00 00 00 02 ef 03
   39 01 00 00 00 00 03 ea 1b 12

   15 01 00 00 00 00 02 6f 00
   39 01 00 00 00 00 09 eb e2 13 0e 45 0e 45 0e 45
   15 01 00 00 00 00 02 6f 08
   39 01 00 00 00 00 09 eb 11 bb 11 f0 11 f0 11 f0
   15 01 00 00 00 00 02 6f 00
   39 01 00 00 00 00 09 ec 0e 71 13 d9 13 d9 00 00
   15 01 00 00 00 00 02 6f 08
   39 01 00 00 00 00 09 ec 13 d9 03 00 26 80 40 13
   15 01 00 00 00 00 02 6f 00
   39 01 00 00 00 00 09 ed ae 13 ae 13 ae 13 ae 10
   15 01 00 00 00 00 02 6f 08
   39 01 00 00 00 00 09 ed 00 07 25 40 10 00 10 00
   15 01 00 00 00 00 02 6f 00
   39 01 00 00 00 00 04 ee 22 08 08

   15 01 00 00 00 00 02 90 03
   15 01 00 00 00 00 02 03 01

   15 01 00 00 00 00 02 53 2c
   15 01 00 00 78 00 02 51 ff
   05 01 00 00 78 00 01 11
   05 01 00 00 78 00 01 29
   ];

  qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00
     05 01 00 00 78 00 02 10 00];

  qcom,compression-mode = "dsc";
  qcom,config-select = <&dsi_nt35950_dsc_cmd_config0>;

  dsi_nt35950_dsc_cmd_config0: config0 {
   qcom,mdss-dsc-encoders = <1>;
   qcom,mdss-dsc-slice-height = <32>;
   qcom,mdss-dsc-slice-width = <1080>;
   qcom,mdss-dsc-slice-per-pkt = <1>;

   qcom,mdss-dsc-bit-per-component = <8>;
   qcom,mdss-dsc-bit-per-pixel = <8>;
   qcom,mdss-dsc-block-prediction-enable;
  };
 };
};
# 30 "../arch/arm64/boot/dts/qcom/msm8996-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-sharp-dualmipi-1080p-120hz.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-sharp-dualmipi-1080p-120hz.dtsi"
&mdss_mdp {
 dsi_dual_sharp_1080_120hz_cmd: qcom,mdss_dual_sharp_1080p_120hz_cmd {
  qcom,mdss-dsi-panel-name =
   "sharp 1080p 120hz dual dsi cmd mode panel";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-framerate = <120>;
  qcom,mdss-dsi-panel-clockrate = <975000000>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <540>;
  qcom,mdss-dsi-panel-height = <1920>;
  qcom,mdss-dsi-h-front-porch = <28>;
  qcom,mdss-dsi-h-back-porch = <4>;
  qcom,mdss-dsi-h-pulse-width = <4>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <12>;
  qcom,mdss-dsi-v-front-porch = <12>;
  qcom,mdss-dsi-v-pulse-width = <2>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 1>, <1 10>;
  qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 10
   15 01 00 00 00 00 02 fb 01
   15 01 00 00 00 00 02 ba 07
   15 01 00 00 00 00 02 c0 00
   15 01 00 00 00 00 02 bb 10
   15 01 00 00 00 00 02 d9 00
   15 01 00 00 00 00 02 ef 70
   15 01 00 00 00 00 02 f7 80
   39 01 00 00 00 00 06 3b 03 0e 0c 08 1c
   15 01 00 00 00 00 02 e9 0e
   15 01 00 00 00 00 02 ea 0c
   15 01 00 00 00 00 02 35 00
   15 01 00 00 00 00 02 c0 00
   15 01 00 00 00 00 02 ff 20
   15 01 00 00 00 00 02 fb 01
   15 01 00 00 00 00 02 59 6a
   15 01 00 00 00 00 02 0b 1b
   15 01 00 00 00 00 02 61 f7
   15 01 00 00 00 00 02 62 6c
   15 01 00 00 00 00 02 00 01
   15 01 00 00 00 00 02 01 55
   15 01 00 00 00 00 02 04 c8
   15 01 00 00 00 00 02 05 1a
   15 01 00 00 00 00 02 0d 93
   15 01 00 00 00 00 02 0e 93
   15 01 00 00 00 00 02 0f 7e
   15 01 00 00 00 00 02 06 69
   15 01 00 00 00 00 02 07 bc
   15 01 00 00 00 00 02 10 03
   15 01 00 00 00 00 02 11 64
   15 01 00 00 00 00 02 12 5a
   15 01 00 00 00 00 02 13 40
   15 01 00 00 00 00 02 14 40
   15 01 00 00 00 00 02 15 00
   15 01 00 00 00 00 02 33 13
   15 01 00 00 00 00 02 5a 40
   15 01 00 00 00 00 02 5b 40
   15 01 00 00 00 00 02 5e 80
   15 01 00 00 00 00 02 ff 24
   15 01 00 00 00 00 02 fb 01
   15 01 00 00 00 00 02 00 80
   15 01 00 00 00 00 02 14 80
   15 01 00 00 00 00 02 01 80
   15 01 00 00 00 00 02 15 80
   15 01 00 00 00 00 02 02 80
   15 01 00 00 00 00 02 16 80
   15 01 00 00 00 00 02 03 0a
   15 01 00 00 00 00 02 17 0c
   15 01 00 00 00 00 02 04 06
   15 01 00 00 00 00 02 18 08
   15 01 00 00 00 00 02 05 80
   15 01 00 00 00 00 02 19 80
   15 01 00 00 00 00 02 06 80
   15 01 00 00 00 00 02 1a 80
   15 01 00 00 00 00 02 07 80
   15 01 00 00 00 00 02 1b 80
   15 01 00 00 00 00 02 08 80
   15 01 00 00 00 00 02 1c 80
   15 01 00 00 00 00 02 09 80
   15 01 00 00 00 00 02 1d 80
   15 01 00 00 00 00 02 0a 80
   15 01 00 00 00 00 02 1e 80
   15 01 00 00 00 00 02 0b 1a
   15 01 00 00 00 00 02 1f 1b
   15 01 00 00 00 00 02 0c 16
   15 01 00 00 00 00 02 20 17
   15 01 00 00 00 00 02 0d 1c
   15 01 00 00 00 00 02 21 1d
   15 01 00 00 00 00 02 0e 18
   15 01 00 00 00 00 02 22 19
   15 01 00 00 00 00 02 0f 0e
   15 01 00 00 00 00 02 23 10
   15 01 00 00 00 00 02 10 80
   15 01 00 00 00 00 02 24 80
   15 01 00 00 00 00 02 11 80
   15 01 00 00 00 00 02 25 80
   15 01 00 00 00 00 02 12 80
   15 01 00 00 00 00 02 26 80
   15 01 00 00 00 00 02 13 80
   15 01 00 00 00 00 02 27 80
   15 01 00 00 00 00 02 74 ff
   15 01 00 00 00 00 02 75 ff
   15 01 00 00 00 00 02 8d 00
   15 01 00 00 00 00 02 8e 00
   15 01 00 00 00 00 02 8f 9c
   15 01 00 00 00 00 02 90 0c
   15 01 00 00 00 00 02 91 0e
   15 01 00 00 00 00 02 d6 00
   15 01 00 00 00 00 02 d7 20
   15 01 00 00 00 00 02 d8 00
   15 01 00 00 00 00 02 d9 88
   15 01 00 00 00 00 02 e5 05
   15 01 00 00 00 00 02 e6 10
   15 01 00 00 00 00 02 54 06
   15 01 00 00 00 00 02 55 05
   15 01 00 00 00 00 02 56 04
   15 01 00 00 00 00 02 58 03
   15 01 00 00 00 00 02 59 33
   15 01 00 00 00 00 02 5a 33
   15 01 00 00 00 00 02 5b 01
   15 01 00 00 00 00 02 5c 00
   15 01 00 00 00 00 02 5d 01
   15 01 00 00 00 00 02 5e 0a
   15 01 00 00 00 00 02 5f 0a
   15 01 00 00 00 00 02 60 0a
   15 01 00 00 00 00 02 61 0a
   15 01 00 00 00 00 02 62 10
   15 01 00 00 00 00 02 63 01
   15 01 00 00 00 00 02 64 00
   15 01 00 00 00 00 02 65 00
   15 01 00 00 00 00 02 ef 00
   15 01 00 00 00 00 02 f0 00
   15 01 00 00 00 00 02 6d 20
   15 01 00 00 00 00 02 66 44
   15 01 00 00 00 00 02 68 01
   15 01 00 00 00 00 02 69 00
   15 01 00 00 00 00 02 67 11
   15 01 00 00 00 00 02 6a 06
   15 01 00 00 00 00 02 6b 31
   15 01 00 00 00 00 02 6c 90
   15 01 00 00 00 00 02 ab c3
   15 01 00 00 00 00 02 b1 49
   15 01 00 00 00 00 02 aa 80
   15 01 00 00 00 00 02 b0 90
   15 01 00 00 00 00 02 b2 a4
   15 01 00 00 00 00 02 b3 00
   15 01 00 00 00 00 02 b4 23
   15 01 00 00 00 00 02 b5 00
   15 01 00 00 00 00 02 b6 00
   15 01 00 00 00 00 02 b7 00
   15 01 00 00 00 00 02 b8 00
   15 01 00 00 00 00 02 b9 00
   15 01 00 00 00 00 02 ba 00
   15 01 00 00 00 00 02 bb 00
   15 01 00 00 00 00 02 bc 00
   15 01 00 00 00 00 02 bd 00
   15 01 00 00 00 00 02 be 00
   15 01 00 00 00 00 02 bf 00
   15 01 00 00 00 00 02 c0 00
   15 01 00 00 00 00 02 c7 40
   15 01 00 00 00 00 02 c9 00
   15 01 00 00 00 00 02 c1 2a
   15 01 00 00 00 00 02 c2 2a
   15 01 00 00 00 00 02 c3 00
   15 01 00 00 00 00 02 c4 00
   15 01 00 00 00 00 02 c5 00
   15 01 00 00 00 00 02 c6 00
   15 01 00 00 00 00 02 c8 ab
   15 01 00 00 00 00 02 ca 00
   15 01 00 00 00 00 02 cb 00
   15 01 00 00 00 00 02 cc 20
   15 01 00 00 00 00 02 cd 40
   15 01 00 00 00 00 02 ce a8
   15 01 00 00 00 00 02 cf a8
   15 01 00 00 00 00 02 d0 00
   15 01 00 00 00 00 02 d1 00
   15 01 00 00 00 00 02 d2 00
   15 01 00 00 00 00 02 d3 00
   15 01 00 00 00 00 02 af 01
   15 01 00 00 00 00 02 a4 1e
   15 01 00 00 00 00 02 95 41
   15 01 00 00 00 00 02 96 03
   15 01 00 00 00 00 02 98 00
   15 01 00 00 00 00 02 9a 9a
   15 01 00 00 00 00 02 9b 03
   15 01 00 00 00 00 02 9d 80
   15 01 00 00 00 00 02 ff 26
   15 01 00 00 00 00 02 fb 01
   15 01 00 00 00 00 02 fa d0
   15 01 00 00 00 00 02 6b 80
   15 01 00 00 00 00 02 6c 5c
   15 01 00 00 00 00 02 6d 0c
   15 01 00 00 00 00 02 6e 0e
   15 01 00 00 00 00 02 58 01
   15 01 00 00 00 00 02 59 15
   15 01 00 00 00 00 02 5a 01
   15 01 00 00 00 00 02 5b 00
   15 01 00 00 00 00 02 5c 01
   15 01 00 00 00 00 02 5d 2b
   15 01 00 00 00 00 02 74 00
   15 01 00 00 00 00 02 75 ba
   15 01 00 00 00 00 02 81 0a
   15 01 00 00 00 00 02 4e 81
   15 01 00 00 00 00 02 4f 83
   15 01 00 00 00 00 02 51 00
   15 01 00 00 00 00 02 53 4d
   15 01 00 00 00 00 02 54 03
   15 01 00 00 00 00 02 ff e0
   15 01 00 00 00 00 02 fb 01
   15 01 00 00 00 00 02 b2 81
   15 01 00 00 00 00 02 62 28
   15 01 00 00 00 00 02 a2 09
   15 01 00 00 00 00 02 b3 01
   15 01 00 00 00 00 02 ed 00
   15 01 00 00 00 00 02 ff 10
   05 01 00 00 78 00 01 11
   15 01 00 00 00 00 02 ff 20
   15 01 00 00 00 00 02 75 00
   15 01 00 00 00 00 02 76 71
   15 01 00 00 00 00 02 77 00
   15 01 00 00 00 00 02 78 84
   15 01 00 00 00 00 02 79 00
   15 01 00 00 00 00 02 7a a5
   15 01 00 00 00 00 02 7b 00
   15 01 00 00 00 00 02 7c bb
   15 01 00 00 00 00 02 7d 00
   15 01 00 00 00 00 02 7e ce
   15 01 00 00 00 00 02 7f 00
   15 01 00 00 00 00 02 80 e0
   15 01 00 00 00 00 02 81 00
   15 01 00 00 00 00 02 82 ef
   15 01 00 00 00 00 02 83 00
   15 01 00 00 00 00 02 84 ff
   15 01 00 00 00 00 02 85 01
   15 01 00 00 00 00 02 86 0b
   15 01 00 00 00 00 02 87 01
   15 01 00 00 00 00 02 88 38
   15 01 00 00 00 00 02 89 01
   15 01 00 00 00 00 02 8a 5b
   15 01 00 00 00 00 02 8b 01
   15 01 00 00 00 00 02 8c 95
   15 01 00 00 00 00 02 8d 01
   15 01 00 00 00 00 02 8e c4
   15 01 00 00 00 00 02 8f 02
   15 01 00 00 00 00 02 90 0d
   15 01 00 00 00 00 02 91 02
   15 01 00 00 00 00 02 92 4a
   15 01 00 00 00 00 02 93 02
   15 01 00 00 00 00 02 94 4c
   15 01 00 00 00 00 02 95 02
   15 01 00 00 00 00 02 96 85
   15 01 00 00 00 00 02 97 02
   15 01 00 00 00 00 02 98 c3
   15 01 00 00 00 00 02 99 02
   15 01 00 00 00 00 02 9a e9
   15 01 00 00 00 00 02 9b 03
   15 01 00 00 00 00 02 9c 16
   15 01 00 00 00 00 02 9d 03
   15 01 00 00 00 00 02 9e 34
   15 01 00 00 00 00 02 9f 03
   15 01 00 00 00 00 02 a0 56
   15 01 00 00 00 00 02 a2 03
   15 01 00 00 00 00 02 a3 62
   15 01 00 00 00 00 02 a4 03
   15 01 00 00 00 00 02 a5 6c
   15 01 00 00 00 00 02 a6 03
   15 01 00 00 00 00 02 a7 74
   15 01 00 00 00 00 02 a9 03
   15 01 00 00 00 00 02 aa 80
   15 01 00 00 00 00 02 ab 03
   15 01 00 00 00 00 02 ac 89
   15 01 00 00 00 00 02 ad 03
   15 01 00 00 00 00 02 ae 8b
   15 01 00 00 00 00 02 af 03
   15 01 00 00 00 00 02 b0 8d
   15 01 00 00 00 00 02 b1 03
   15 01 00 00 00 00 02 b2 8e
   15 01 00 00 00 00 02 b3 00
   15 01 00 00 00 00 02 b4 71
   15 01 00 00 00 00 02 b5 00
   15 01 00 00 00 00 02 b6 84
   15 01 00 00 00 00 02 b7 00
   15 01 00 00 00 00 02 b8 a5
   15 01 00 00 00 00 02 b9 00
   15 01 00 00 00 00 02 ba bb
   15 01 00 00 00 00 02 bb 00
   15 01 00 00 00 00 02 bc ce
   15 01 00 00 00 00 02 bd 00
   15 01 00 00 00 00 02 be e0
   15 01 00 00 00 00 02 bf 00
   15 01 00 00 00 00 02 c0 ef
   15 01 00 00 00 00 02 c1 00
   15 01 00 00 00 00 02 c2 ff
   15 01 00 00 00 00 02 c3 01
   15 01 00 00 00 00 02 c4 0b
   15 01 00 00 00 00 02 c5 01
   15 01 00 00 00 00 02 c6 38
   15 01 00 00 00 00 02 c7 01
   15 01 00 00 00 00 02 c8 5b
   15 01 00 00 00 00 02 c9 01
   15 01 00 00 00 00 02 ca 95
   15 01 00 00 00 00 02 cb 01
   15 01 00 00 00 00 02 cc c4
   15 01 00 00 00 00 02 cd 02
   15 01 00 00 00 00 02 ce 0d
   15 01 00 00 00 00 02 cf 02
   15 01 00 00 00 00 02 d0 4a
   15 01 00 00 00 00 02 d1 02
   15 01 00 00 00 00 02 d2 4c
   15 01 00 00 00 00 02 d3 02
   15 01 00 00 00 00 02 d4 85
   15 01 00 00 00 00 02 d5 02
   15 01 00 00 00 00 02 d6 c3
   15 01 00 00 00 00 02 d7 02
   15 01 00 00 00 00 02 d8 e9
   15 01 00 00 00 00 02 d9 03
   15 01 00 00 00 00 02 da 16
   15 01 00 00 00 00 02 db 03
   15 01 00 00 00 00 02 dc 34
   15 01 00 00 00 00 02 dd 03
   15 01 00 00 00 00 02 de 56
   15 01 00 00 00 00 02 df 03
   15 01 00 00 00 00 02 e0 62
   15 01 00 00 00 00 02 e1 03
   15 01 00 00 00 00 02 e2 6c
   15 01 00 00 00 00 02 e3 03
   15 01 00 00 00 00 02 e4 74
   15 01 00 00 00 00 02 e5 03
   15 01 00 00 00 00 02 e6 80
   15 01 00 00 00 00 02 e7 03
   15 01 00 00 00 00 02 e8 89
   15 01 00 00 00 00 02 e9 03
   15 01 00 00 00 00 02 ea 8b
   15 01 00 00 00 00 02 eb 03
   15 01 00 00 00 00 02 ec 8d
   15 01 00 00 00 00 02 ed 03
   15 01 00 00 00 00 02 ee 8e
   15 01 00 00 00 00 02 ef 00
   15 01 00 00 00 00 02 f0 71
   15 01 00 00 00 00 02 f1 00
   15 01 00 00 00 00 02 f2 84
   15 01 00 00 00 00 02 f3 00
   15 01 00 00 00 00 02 f4 a5
   15 01 00 00 00 00 02 f5 00
   15 01 00 00 00 00 02 f6 bb
   15 01 00 00 00 00 02 f7 00
   15 01 00 00 00 00 02 f8 ce
   15 01 00 00 00 00 02 f9 00
   15 01 00 00 00 00 02 fa e0
   15 01 00 00 00 00 02 ff 21
   15 01 00 00 00 00 02 fb 01
   15 01 00 00 00 00 02 00 00
   15 01 00 00 00 00 02 01 ef
   15 01 00 00 00 00 02 02 00
   15 01 00 00 00 00 02 03 ff
   15 01 00 00 00 00 02 04 01
   15 01 00 00 00 00 02 05 0b
   15 01 00 00 00 00 02 06 01
   15 01 00 00 00 00 02 07 38
   15 01 00 00 00 00 02 08 01
   15 01 00 00 00 00 02 09 5b
   15 01 00 00 00 00 02 0a 01
   15 01 00 00 00 00 02 0b 95
   15 01 00 00 00 00 02 0c 01
   15 01 00 00 00 00 02 0d c4
   15 01 00 00 00 00 02 0e 02
   15 01 00 00 00 00 02 0f 0d
   15 01 00 00 00 00 02 10 02
   15 01 00 00 00 00 02 11 4a
   15 01 00 00 00 00 02 12 02
   15 01 00 00 00 00 02 13 4c
   15 01 00 00 00 00 02 14 02
   15 01 00 00 00 00 02 15 85
   15 01 00 00 00 00 02 16 02
   15 01 00 00 00 00 02 17 c3
   15 01 00 00 00 00 02 18 02
   15 01 00 00 00 00 02 19 e9
   15 01 00 00 00 00 02 1a 03
   15 01 00 00 00 00 02 1b 16
   15 01 00 00 00 00 02 1c 03
   15 01 00 00 00 00 02 1d 34
   15 01 00 00 00 00 02 1e 03
   15 01 00 00 00 00 02 1f 56
   15 01 00 00 00 00 02 20 03
   15 01 00 00 00 00 02 21 62
   15 01 00 00 00 00 02 22 03
   15 01 00 00 00 00 02 23 6c
   15 01 00 00 00 00 02 24 03
   15 01 00 00 00 00 02 25 74
   15 01 00 00 00 00 02 26 03
   15 01 00 00 00 00 02 27 80
   15 01 00 00 00 00 02 28 03
   15 01 00 00 00 00 02 29 89
   15 01 00 00 00 00 02 2a 03
   15 01 00 00 00 00 02 2b 8b
   15 01 00 00 00 00 02 2d 03
   15 01 00 00 00 00 02 2f 8d
   15 01 00 00 00 00 02 30 03
   15 01 00 00 00 00 02 31 8e
   15 01 00 00 00 00 02 32 00
   15 01 00 00 00 00 02 33 71
   15 01 00 00 00 00 02 34 00
   15 01 00 00 00 00 02 35 84
   15 01 00 00 00 00 02 36 00
   15 01 00 00 00 00 02 37 a5
   15 01 00 00 00 00 02 38 00
   15 01 00 00 00 00 02 39 bb
   15 01 00 00 00 00 02 3a 00
   15 01 00 00 00 00 02 3b ce
   15 01 00 00 00 00 02 3d 00
   15 01 00 00 00 00 02 3f e0
   15 01 00 00 00 00 02 40 00
   15 01 00 00 00 00 02 41 ef
   15 01 00 00 00 00 02 42 00
   15 01 00 00 00 00 02 43 ff
   15 01 00 00 00 00 02 44 01
   15 01 00 00 00 00 02 45 0b
   15 01 00 00 00 00 02 46 01
   15 01 00 00 00 00 02 47 38
   15 01 00 00 00 00 02 48 01
   15 01 00 00 00 00 02 49 5b
   15 01 00 00 00 00 02 4a 01
   15 01 00 00 00 00 02 4b 95
   15 01 00 00 00 00 02 4c 01
   15 01 00 00 00 00 02 4d c4
   15 01 00 00 00 00 02 4e 02
   15 01 00 00 00 00 02 4f 0d
   15 01 00 00 00 00 02 50 02
   15 01 00 00 00 00 02 51 4a
   15 01 00 00 00 00 02 52 02
   15 01 00 00 00 00 02 53 4c
   15 01 00 00 00 00 02 54 02
   15 01 00 00 00 00 02 55 85
   15 01 00 00 00 00 02 56 02
   15 01 00 00 00 00 02 58 c3
   15 01 00 00 00 00 02 59 02
   15 01 00 00 00 00 02 5a e9
   15 01 00 00 00 00 02 5b 03
   15 01 00 00 00 00 02 5c 16
   15 01 00 00 00 00 02 5d 03
   15 01 00 00 00 00 02 5e 34
   15 01 00 00 00 00 02 5f 03
   15 01 00 00 00 00 02 60 56
   15 01 00 00 00 00 02 61 03
   15 01 00 00 00 00 02 62 62
   15 01 00 00 00 00 02 63 03
   15 01 00 00 00 00 02 64 6c
   15 01 00 00 00 00 02 65 03
   15 01 00 00 00 00 02 66 74
   15 01 00 00 00 00 02 67 03
   15 01 00 00 00 00 02 68 80
   15 01 00 00 00 00 02 69 03
   15 01 00 00 00 00 02 6a 89
   15 01 00 00 00 00 02 6b 03
   15 01 00 00 00 00 02 6c 8b
   15 01 00 00 00 00 02 6d 03
   15 01 00 00 00 00 02 6e 8d
   15 01 00 00 00 00 02 6f 03
   15 01 00 00 00 00 02 70 8e
   15 01 00 00 00 00 02 71 00
   15 01 00 00 00 00 02 72 71
   15 01 00 00 00 00 02 73 00
   15 01 00 00 00 00 02 74 84
   15 01 00 00 00 00 02 75 00
   15 01 00 00 00 00 02 76 a5
   15 01 00 00 00 00 02 77 00
   15 01 00 00 00 00 02 78 bb
   15 01 00 00 00 00 02 79 00
   15 01 00 00 00 00 02 7a ce
   15 01 00 00 00 00 02 7b 00
   15 01 00 00 00 00 02 7c e0
   15 01 00 00 00 00 02 7d 00
   15 01 00 00 00 00 02 7e ef
   15 01 00 00 00 00 02 7f 00
   15 01 00 00 00 00 02 80 ff
   15 01 00 00 00 00 02 81 01
   15 01 00 00 00 00 02 82 0b
   15 01 00 00 00 00 02 83 01
   15 01 00 00 00 00 02 84 38
   15 01 00 00 00 00 02 85 01
   15 01 00 00 00 00 02 86 5b
   15 01 00 00 00 00 02 87 01
   15 01 00 00 00 00 02 88 95
   15 01 00 00 00 00 02 89 01
   15 01 00 00 00 00 02 8a c4
   15 01 00 00 00 00 02 8b 02
   15 01 00 00 00 00 02 8c 0d
   15 01 00 00 00 00 02 8d 02
   15 01 00 00 00 00 02 8e 4a
   15 01 00 00 00 00 02 8f 02
   15 01 00 00 00 00 02 90 4c
   15 01 00 00 00 00 02 91 02
   15 01 00 00 00 00 02 92 85
   15 01 00 00 00 00 02 93 02
   15 01 00 00 00 00 02 94 c3
   15 01 00 00 00 00 02 95 02
   15 01 00 00 00 00 02 96 e9
   15 01 00 00 00 00 02 97 03
   15 01 00 00 00 00 02 98 16
   15 01 00 00 00 00 02 99 03
   15 01 00 00 00 00 02 9a 34
   15 01 00 00 00 00 02 9b 03
   15 01 00 00 00 00 02 9c 56
   15 01 00 00 00 00 02 9d 03
   15 01 00 00 00 00 02 9e 62
   15 01 00 00 00 00 02 9f 03
   15 01 00 00 00 00 02 a0 6c
   15 01 00 00 00 00 02 a2 03
   15 01 00 00 00 00 02 a3 74
   15 01 00 00 00 00 02 a4 03
   15 01 00 00 00 00 02 a5 80
   15 01 00 00 00 00 02 a6 03
   15 01 00 00 00 00 02 a7 89
   15 01 00 00 00 00 02 a9 03
   15 01 00 00 00 00 02 aa 8b
   15 01 00 00 00 00 02 ab 03
   15 01 00 00 00 00 02 ac 8d
   15 01 00 00 00 00 02 ad 03
   15 01 00 00 00 00 02 ae 8e
   15 01 00 00 00 00 02 af 00
   15 01 00 00 00 00 02 b0 71
   15 01 00 00 00 00 02 b1 00
   15 01 00 00 00 00 02 b2 84
   15 01 00 00 00 00 02 b3 00
   15 01 00 00 00 00 02 b4 a5
   15 01 00 00 00 00 02 b5 00
   15 01 00 00 00 00 02 b6 bb
   15 01 00 00 00 00 02 b7 00
   15 01 00 00 00 00 02 b8 ce
   15 01 00 00 00 00 02 b9 00
   15 01 00 00 00 00 02 ba e0
   15 01 00 00 00 00 02 bb 00
   15 01 00 00 00 00 02 bc ef
   15 01 00 00 00 00 02 bd 00
   15 01 00 00 00 00 02 be ff
   15 01 00 00 00 00 02 bf 01
   15 01 00 00 00 00 02 c0 0b
   15 01 00 00 00 00 02 c1 01
   15 01 00 00 00 00 02 c2 38
   15 01 00 00 00 00 02 c3 01
   15 01 00 00 00 00 02 c4 5b
   15 01 00 00 00 00 02 c5 01
   15 01 00 00 00 00 02 c6 95
   15 01 00 00 00 00 02 c7 01
   15 01 00 00 00 00 02 c8 c4
   15 01 00 00 00 00 02 c9 02
   15 01 00 00 00 00 02 ca 0d
   15 01 00 00 00 00 02 cb 02
   15 01 00 00 00 00 02 cc 4a
   15 01 00 00 00 00 02 cd 02
   15 01 00 00 00 00 02 ce 4c
   15 01 00 00 00 00 02 cf 02
   15 01 00 00 00 00 02 d0 85
   15 01 00 00 00 00 02 d1 02
   15 01 00 00 00 00 02 d2 c3
   15 01 00 00 00 00 02 d3 02
   15 01 00 00 00 00 02 d4 e9
   15 01 00 00 00 00 02 d5 03
   15 01 00 00 00 00 02 d6 16
   15 01 00 00 00 00 02 d7 03
   15 01 00 00 00 00 02 d8 34
   15 01 00 00 00 00 02 d9 03
   15 01 00 00 00 00 02 da 56
   15 01 00 00 00 00 02 db 03
   15 01 00 00 00 00 02 dc 62
   15 01 00 00 00 00 02 dd 03
   15 01 00 00 00 00 02 de 6c
   15 01 00 00 00 00 02 df 03
   15 01 00 00 00 00 02 e0 74
   15 01 00 00 00 00 02 e1 03
   15 01 00 00 00 00 02 e2 80
   15 01 00 00 00 00 02 e3 03
   15 01 00 00 00 00 02 e4 89
   15 01 00 00 00 00 02 e5 03
   15 01 00 00 00 00 02 e6 8b
   15 01 00 00 00 00 02 e7 03
   15 01 00 00 00 00 02 e8 8d
   15 01 00 00 00 00 02 e9 03
   15 01 00 00 00 00 02 ea 8e
   15 01 00 00 00 00 02 FF 10
   05 01 00 00 00 00 01 29];
  qcom,mdss-dsi-off-command = [15 01 00 00 00 00 02 ff 10
   05 01 00 00 10 00 01 28
   15 01 00 00 00 00 02 b0 00
   05 01 00 00 40 00 01 10
   15 01 00 00 00 00 02 4f 01];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,cmd-sync-wait-broadcast;
  qcom,cmd-sync-wait-trigger;
  qcom,mdss-tear-check-frame-rate = <12000>;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [d6 32 22 00 60 66 26 36 28 03 04
   00];
  qcom,mdss-dsi-t-clk-post = <0x04>;
  qcom,mdss-dsi-t-clk-pre = <0x1b>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;

  qcom,config-select = <&dsi_dual_sharp_cmd_config0>;

  dsi_dual_sharp_cmd_config0: config0 {
   qcom,split-mode = "dualctl-split";
  };
 };
};
# 31 "../arch/arm64/boot/dts/qcom/msm8996-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-sharp-1080p-cmd.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-sharp-1080p-cmd.dtsi"
&mdss_mdp {
 dsi_sharp_1080_cmd: qcom,mdss_dsi_sharp_1080p_cmd {
  qcom,mdss-dsi-panel-name = "sharp 1080p cmd mode dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-panel-clockrate = <850000000>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1080>;
  qcom,mdss-dsi-panel-height = <1920>;
  qcom,mdss-dsi-h-front-porch = <0>;
  qcom,mdss-dsi-h-back-porch = <0>;
  qcom,mdss-dsi-h-pulse-width = <0>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <0>;
  qcom,mdss-dsi-v-front-porch = <0>;
  qcom,mdss-dsi-v-pulse-width = <0>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-on-command = [
   15 01 00 00 00 00 02 bb 10
   15 01 00 00 00 00 02 b0 03
   05 01 00 00 78 00 01 11
   15 01 00 00 00 00 02 51 ff
   15 01 00 00 00 00 02 53 24
   15 01 00 00 00 00 02 ff 23
   15 01 00 00 00 00 02 08 05
   15 01 00 00 00 00 02 46 90
   15 01 00 00 00 00 02 ff 10
   15 01 00 00 00 00 02 ff f0
   15 01 00 00 00 00 02 92 01
   15 01 00 00 00 00 02 ff 10
   05 01 00 00 28 00 01 29];
  qcom,mdss-dsi-off-command = [
   05 01 00 00 10 00 01 28
   05 01 00 00 40 00 01 10];
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [e7 36 24 00 66 6a 2a 3a 2d 03 04
   00];
  qcom,mdss-dsi-t-clk-post = <0x0d>;
  qcom,mdss-dsi-t-clk-pre = <0x2e>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_pwm";
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
 };
};
# 32 "../arch/arm64/boot/dts/qcom/msm8996-mdss-panels.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-sharp-dsc-4k-video.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-sharp-dsc-4k-video.dtsi"
&mdss_mdp {
 dsi_sharp_4k_dsc_video: qcom,mdss_dsi_sharp_4k_dsc_video {
  qcom,mdss-dsi-panel-name = "Sharp 4k video mode dsc dsi panel";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <1080>;
  qcom,mdss-dsi-panel-height = <3840>;
  qcom,mdss-dsi-h-front-porch = <30>;
  qcom,mdss-dsi-h-back-porch = <100>;
  qcom,mdss-dsi-h-pulse-width = <4>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <7>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [d9 6a 48 00 b0 b0 52 6c 57 03 04
   00];
  qcom,mdss-dsi-t-clk-post = <0xc>;
  qcom,mdss-dsi-t-clk-pre = <0x28>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 20>, <1 20>;
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,ulps-enabled;
  qcom,dcs-cmd-by-left;
  qcom,mdss-dsi-tx-eot-append;

  qcom,adjust-timer-wakeup-ms = <1>;
  qcom,mdss-dsi-on-command = [
   39 01 00 00 00 00 11 91 09 20 00 20 02 00 03 1c 04 21 00
   0f 03 19 01 97
   39 01 00 00 00 00 03 92 10 f0
   15 01 00 00 00 00 02 90 03
   15 01 00 00 00 00 02 03 01
   39 01 00 00 00 00 06 f0 55 aa 52 08 04
   15 01 00 00 00 00 02 c0 03
   39 01 00 00 00 00 06 f0 55 aa 52 08 07
   15 01 00 00 00 00 02 ef 01
   39 01 00 00 00 00 06 f0 55 aa 52 08 00
   15 01 00 00 00 00 02 b4 01
   15 01 00 00 00 00 02 35 00
   39 01 00 00 00 00 06 f0 55 aa 52 08 01
   39 01 00 00 00 00 05 ff aa 55 a5 80
   15 01 00 00 00 00 02 6f 01
   15 01 00 00 00 00 02 f3 10
   39 01 00 00 00 00 05 ff aa 55 a5 00
   05 01 00 00 78 00 01 11
   05 01 00 00 78 00 01 29
   ];

  qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00
     05 01 00 00 78 00 02 10 00];

  qcom,compression-mode = "dsc";
  qcom,config-select = <&dsi_sharp_dsc_video_config0>;

  dsi_sharp_dsc_video_config0: config0 {
   qcom,mdss-dsc-encoders = <1>;
   qcom,mdss-dsc-slice-height = <32>;
   qcom,mdss-dsc-slice-width = <1080>;
   qcom,mdss-dsc-slice-per-pkt = <1>;

   qcom,mdss-dsc-bit-per-component = <8>;
   qcom,mdss-dsc-bit-per-pixel = <8>;
   qcom,mdss-dsc-block-prediction-enable;
  };
 };
};
# 33 "../arch/arm64/boot/dts/qcom/msm8996-mdss-panels.dtsi" 2

&soc {
 dsi_panel_pwr_supply: dsi_panel_pwr_supply {
  #address-cells = <1>;
  #size-cells = <0>;

  qcom,panel-supply-entry@0 {
   reg = <0>;
   qcom,supply-name = "vddio";
   qcom,supply-min-voltage = <1800000>;
   qcom,supply-max-voltage = <1800000>;
   qcom,supply-enable-load = <62000>;
   qcom,supply-disable-load = <80>;
  };

  qcom,panel-supply-entry@1 {
   reg = <1>;
   qcom,supply-name = "lab";
   qcom,supply-min-voltage = <4600000>;
   qcom,supply-max-voltage = <6000000>;
   qcom,supply-enable-load = <100000>;
   qcom,supply-disable-load = <100>;
  };

  qcom,panel-supply-entry@2 {
   reg = <2>;
   qcom,supply-name = "ibb";
   qcom,supply-min-voltage = <4600000>;
   qcom,supply-max-voltage = <6000000>;
   qcom,supply-enable-load = <100000>;
   qcom,supply-disable-load = <100>;
   qcom,supply-post-on-sleep = <10>;
  };
 };
};

&soc {
 dsi_panel_pwr_supply_amoled: dsi_panel_pwr_supply_amoled {
  #address-cells = <1>;
  #size-cells = <0>;

  qcom,panel-supply-entry@0 {
   reg = <0>;
   qcom,supply-name = "vddio";
   qcom,supply-min-voltage = <1800000>;
   qcom,supply-max-voltage = <1800000>;
   qcom,supply-enable-load = <62000>;
   qcom,supply-disable-load = <80>;
   qcom,supply-post-on-sleep = <20>;
  };

  qcom,panel-supply-entry@1 {
   reg = <1>;
   qcom,supply-name = "lab";
   qcom,supply-min-voltage = <4600000>;
   qcom,supply-max-voltage = <6000000>;
   qcom,supply-enable-load = <100000>;
   qcom,supply-disable-load = <100>;
  };

  qcom,panel-supply-entry@2 {
   reg = <2>;
   qcom,supply-name = "ibb";
   qcom,supply-min-voltage = <4600000>;
   qcom,supply-max-voltage = <6000000>;
   qcom,supply-enable-load = <100000>;
   qcom,supply-disable-load = <100>;
   qcom,supply-post-on-sleep = <20>;
  };

  qcom,panel-supply-entry@3 {
   reg = <3>;
   qcom,supply-name = "oled-vdda";
   qcom,supply-min-voltage = <3000000>;
   qcom,supply-max-voltage = <3000000>;
   qcom,supply-enable-load = <857000>;
   qcom,supply-disable-load = <0>;
   qcom,supply-post-on-sleep = <0>;
  };
 };
};

&soc {
 dsi_panel_pwr_supply_no_labibb: dsi_panel_pwr_supply_no_labibb {
  #address-cells = <1>;
  #size-cells = <0>;

  qcom,panel-supply-entry@0 {
   reg = <0>;
   qcom,supply-name = "vddio";
   qcom,supply-min-voltage = <1800000>;
   qcom,supply-max-voltage = <1800000>;
   qcom,supply-enable-load = <62000>;
   qcom,supply-disable-load = <80>;
   qcom,supply-post-on-sleep = <20>;
  };
 };
};

&dsi_nt35950_4k_dsc_cmd {
 qcom,mdss-dsi-panel-timings-8996 = [21 1e 06 08 04 03 04 a0
  21 1e 06 08 04 03 04 a0
  21 1e 06 08 04 03 04 a0
  21 1e 06 08 04 03 04 a0
  21 15 06 07 04 03 04 a0];
};

&dsi_sharp_4k_dsc_video {
 qcom,mdss-dsi-panel-timings-8996 = [21 1e 06 08 04 03 04 a0
  21 1e 06 08 04 03 04 a0
  21 1e 06 08 04 03 04 a0
  21 1e 06 08 04 03 04 a0
  21 15 06 07 04 03 04 a0];
};

&dsi_dual_sharp_video {
 qcom,mdss-dsi-panel-timings-8996 = [23 20 06 09 05 03 04 a0
   23 20 06 09 05 03 04 a0
   23 20 06 09 05 03 04 a0
   23 20 06 09 05 03 04 a0
   23 2e 06 08 05 03 04 a0];
};

&dsi_dual_jdi_cmd {
 qcom,mdss-dsi-panel-timings-8996 = [22 1e 06 08 04 03 04 a0
   22 1e 06 08 04 03 04 a0
   22 1e 06 08 04 03 04 a0
   22 1e 06 08 04 03 04 a0
   22 2c 05 08 04 03 04 a0];
 qcom,esd-check-enabled;
 qcom,mdss-dsi-panel-status-check-mode = "te_signal_check";
};

&dsi_dual_jdi_video {
 qcom,mdss-dsi-panel-timings-8996 = [22 1e 06 08 04 03 04 a0
   22 1e 06 08 04 03 04 a0
   22 1e 06 08 04 03 04 a0
   22 1e 06 08 04 03 04 a0
   22 2c 05 08 04 03 04 a0];
};

&dsi_dual_sharp_1080_120hz_cmd {
 qcom,mdss-dsi-panel-timings-8996 = [23 1e 07 08 05 03 04 a0
   23 1e 07 08 05 03 04 a0
   23 1e 07 08 05 03 04 a0
   23 1e 07 08 05 03 04 a0
   23 18 07 08 05 03 04 a0];
};

&dsi_dual_nt35597_video {
 qcom,mdss-dsi-panel-timings-8996 = [23 1e 07 08 05 03 04 a0
  23 1e 07 08 05 03 04 a0
  23 1e 07 08 05 03 04 a0
  23 1e 07 08 05 03 04 a0
  23 18 07 08 04 03 04 a0];
 qcom,esd-check-enabled;
 qcom,mdss-dsi-panel-status-check-mode = "bta_check";
};

&dsi_dual_nt35597_cmd {
 qcom,mdss-dsi-panel-timings-8996 = [23 1e 07 08 05 03 04 a0
  23 1e 07 08 05 03 04 a0
  23 1e 07 08 05 03 04 a0
  23 1e 07 08 05 03 04 a0
  23 18 07 08 04 03 04 a0];
 qcom,esd-check-enabled;
 qcom,mdss-dsi-panel-status-check-mode = "bta_check";
};

&dsi_nt35597_dsc_video {
 qcom,mdss-dsi-panel-timings-8996 = [20 1d 05 07 03 03 04 a0
  20 1d 05 07 03 03 04 a0
  20 1d 05 07 03 03 04 a0
  20 1d 05 07 03 03 04 a0
  20 12 05 06 03 13 04 a0];
 qcom,esd-check-enabled;
 qcom,mdss-dsi-panel-status-check-mode = "bta_check";
};

&dsi_nt35597_dsc_cmd {
 qcom,mdss-dsi-panel-timings-8996 = [20 1d 05 07 03 03 04 a0
  20 1d 05 07 03 03 04 a0
  20 1d 05 07 03 03 04 a0
  20 1d 05 07 03 03 04 a0
  20 12 05 06 03 13 04 a0];
 qcom,esd-check-enabled;
 qcom,mdss-dsi-panel-status-check-mode = "bta_check";
};

&dsi_dual_jdi_4k_nofbc_video {
 qcom,mdss-dsi-panel-timings-8996 = [
  2c 27 0e 10 0a 03 04 a0
  2c 27 0e 10 0a 03 04 a0
  2c 27 0e 10 0a 03 04 a0
  2c 27 0e 10 0a 03 04 a0
  2c 32 0e 0f 0a 03 04 a0];
};

&dsi_hx8379a_fwvga_truly_vid {
 qcom,mdss-dsi-panel-timings-8996 = [23 20 06 09 05 03 04 a0
  23 20 06 09 05 03 04 a0
  23 20 06 09 05 03 04 a0
  23 20 06 09 05 03 04 a0
  23 2e 06 08 05 03 04 a0];
};
&dsi_r69007_wqxga_cmd {
 qcom,mdss-dsi-panel-timings-8996 = [23 1f 07 09 05 03 04 a0
  23 1f 07 09 05 03 04 a0
  23 1f 07 09 05 03 04 a0
  23 1f 07 09 05 03 04 a0
  23 19 08 08 05 03 04 a0];
};

&dsi_sharp_1080_cmd {
 qcom,mdss-dsi-panel-timings-8996 = [23 1f 07 09 05 03 04 a0
  23 1f 07 09 05 03 04 a0
  23 1f 07 09 05 03 04 a0
  23 1f 07 09 05 03 04 a0
  23 19 08 08 05 03 04 a0];
};
# 339 "../arch/arm64/boot/dts/qcom/msm8996-mtp.dtsi" 2

&mdss_mdp {
 qcom,mdss-pref-prim-intf = "dsi";
};

&mdss_dsi {
 hw-config = "split_dsi";
};

&mdss_dsi0 {
 qcom,dsi-pref-prim-pan = <&dsi_dual_sharp_video>;
 pinctrl-names = "mdss_default", "mdss_sleep";
 pinctrl-0 = <&mdss_dsi_active &mdss_te_active>;
 pinctrl-1 = <&mdss_dsi_suspend &mdss_te_suspend>;
 qcom,platform-te-gpio = <&tlmm 10 0>;
 qcom,platform-reset-gpio = <&tlmm 8 0>;
 qcom,platform-bklight-en-gpio = <&pm8994_gpios 14 0>;
};

&mdss_dsi1 {
 qcom,dsi-pref-prim-pan = <&dsi_dual_sharp_video>;
 pinctrl-names = "mdss_default", "mdss_sleep";
 pinctrl-0 = <&mdss_dsi_active &mdss_te_active>;
 pinctrl-1 = <&mdss_dsi_suspend &mdss_te_suspend>;
 qcom,platform-te-gpio = <&tlmm 10 0>;
 qcom,platform-reset-gpio = <&tlmm 8 0>;
 qcom,platform-bklight-en-gpio = <&pm8994_gpios 14 0>;
};

&labibb {
 status = "ok";
 qpnp,qpnp-labibb-mode = "lcd";
};

&dsi_dual_sharp_video {
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
 qcom,mdss-dsi-bl-min-level = <1>;
 qcom,mdss-dsi-bl-max-level = <4095>;
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&dsi_sharp_1080_cmd {
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
 qcom,mdss-dsi-bl-min-level = <1>;
 qcom,mdss-dsi-bl-max-level = <4095>;
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&dsi_dual_nt35597_video {
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
 qcom,mdss-dsi-bl-min-level = <1>;
 qcom,mdss-dsi-bl-max-level = <4095>;
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&dsi_dual_nt35597_cmd {
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
 qcom,mdss-dsi-bl-min-level = <1>;
 qcom,mdss-dsi-bl-max-level = <4095>;
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
 qcom,partial-update-enabled;
 qcom,panel-roi-alignment = <720 128 720 64 720 64>;
};

&dsi_nt35950_4k_dsc_cmd {
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
 qcom,mdss-dsi-bl-min-level = <1>;
 qcom,mdss-dsi-bl-max-level = <4095>;
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&dsi_sharp_4k_dsc_video {
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
 qcom,mdss-dsi-bl-min-level = <1>;
 qcom,mdss-dsi-bl-max-level = <4095>;
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&dsi_nt35597_dsc_video {
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
 qcom,mdss-dsi-bl-min-level = <1>;
 qcom,mdss-dsi-bl-max-level = <4095>;
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&dsi_nt35597_dsc_cmd {
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
 qcom,mdss-dsi-bl-min-level = <1>;
 qcom,mdss-dsi-bl-max-level = <4095>;
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&dsi_dual_sharp_1080_120hz_cmd {
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
 qcom,mdss-dsi-bl-min-level = <1>;
 qcom,mdss-dsi-bl-max-level = <4095>;
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&dsi_dual_jdi_video {
 pwms = <&pmi8994_pwm_4 0 0>;
 pwm-names = "backlight";
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_pwm";
 qcom,mdss-dsi-bl-pwm-pmi;
 qcom,mdss-dsi-bl-pmic-pwm-frequency = <100>;
 qcom,mdss-dsi-bl-min-level = <1>;
 qcom,mdss-dsi-bl-max-level = <4095>;
 qcom,5v-boost-gpio = <&pmi8994_gpios 8 0>;
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

&dsi_dual_jdi_cmd {
 pwms = <&pmi8994_pwm_4 0 0>;
 pwm-names = "backlight";
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_pwm";
 qcom,mdss-dsi-bl-pwm-pmi;
 qcom,mdss-dsi-bl-pmic-pwm-frequency = <100>;
 qcom,mdss-dsi-bl-min-level = <1>;
 qcom,mdss-dsi-bl-max-level = <4095>;
 qcom,5v-boost-gpio = <&pmi8994_gpios 8 0>;
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
 qcom,partial-update-enabled;
 qcom,panel-roi-alignment = <4 4 2 2 20 20>;
};

&dsi_dual_jdi_4k_nofbc_video {
 pwms = <&pmi8994_pwm_4 0 0>;
 pwm-names = "backlight";
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_pwm";
 qcom,mdss-dsi-bl-pwm-pmi;
 qcom,mdss-dsi-bl-pmic-pwm-frequency = <100>;
 qcom,mdss-dsi-bl-min-level = <1>;
 qcom,mdss-dsi-bl-max-level = <4095>;
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
};

/{
 mtp_batterydata: qcom,battery-data {
  qcom,batt-id-range-pct = <15>;
# 1 "../arch/arm64/boot/dts/qcom/batterydata-itech-3000mah.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/batterydata-itech-3000mah.dtsi"
qcom,itech-3000mah {

 qcom,max-voltage-uv = <4350000>;
 qcom,v-cutoff-uv = <3400000>;
 qcom,chg-term-ua = <100000>;
 qcom,batt-id-kohm = <100>;
 qcom,battery-type = "itech_3000mah";
 qcom,chg-rslow-comp-c1 = <4365000>;
 qcom,chg-rslow-comp-c2 = <8609000>;
 qcom,chg-rslow-comp-thr = <0xBE>;
 qcom,chg-rs-to-rslow = <761000>;
 qcom,fastchg-current-ma = <2000>;
 qcom,fg-cc-cv-threshold-mv = <4340>;
 qcom,checksum = <0x0B7C>;
 qcom,fg-profile-data = [
  F0 83 6B 7D
  66 81 EC 77
  43 83 E3 5A
  7C 81 33 8D
  E1 81 EC 98
  7B B5 F8 BB
  5B 12 E2 83
  4A 7C 63 80
  CF 75 50 83
  FD 5A 83 82
  E6 8E 12 82
  B6 9A 1A BE
  BE CB 55 0E
  96 0B E0 5A
  CE 6E 71 FD
  2A 31 7E 47
  CF 40 00 00
  DB 45 0F 32
  AF 31 00 00
  00 00 00 00
  00 00 00 00
  E3 6A 60 69
  9E 6D 47 83
  13 7C 23 70
  0B 74 8F 80
  DB 75 17 68
  BA 75 BF B3
  21 5B 69 B5
  6C A0 71 0C
  28 00 FF 36
  F0 11 30 03
  00 00 00 0E
 ];
};
# 479 "../arch/arm64/boot/dts/qcom/msm8996-mtp.dtsi" 2
 };
};

&pmi8994_charger {
 qcom,dc-psy-type = "Wipower";
 qcom,dcin-vadc = <&pmi8994_vadc>;
 qcom,wipower-default-ilim-map = <4000000 20000000 550 700 300>;
 qcom,wipower-pt-ilim-map = <4000000 7140000 550 700 300>,
     <7140000 8140000 550 700 300>,
     <8140000 9140000 500 700 300>,
     <9140000 9950000 500 700 300>;
 qcom,wipower-div2-ilim-map = <4000000 4820000 550 700 300>,
     <4820000 5820000 550 700 300>,
     <5820000 6820000 550 650 650>,
     <6820000 7820000 550 700 600>,
     <7820000 8500000 550 700 550>;
};

&i2c_7 {
 smb1351-charger@1d {
  compatible = "qcom,smb1351-charger";
  reg = <0x1d>;
  qcom,parallel-charger;
  qcom,float-voltage-mv = <4400>;
  qcom,recharge-mv = <100>;
 };
};

&pmi8994_fg {
 qcom,battery-data = <&mtp_batterydata>;
 qcom,ext-sense-type;
};

&usb_otg_switch {
 status = "okay";
};

&pm8994_mpps {
 mpp@a100 {
  qcom,mode = <1>;
  qcom,output-type = <0>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,master-en = <1>;
  status = "okay";
 };

 mpp@a300 {

  qcom,mode = <1>;
  qcom,output-type = <0>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,master-en = <1>;
  qcom,invert = <0>;
  status = "okay";
 };
};

&pmi8994_gpios {
 gpio@c400 {
  qcom,mode = <1>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,master-en = <1>;
  qcom,invert = <0>;
  status = "okay";
 };
};

&pmi8994_gpios {
 gpio@c700 {
  qcom,mode = <1>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,invert = <1>;
  qcom,master-en = <1>;
  status = "okay";
 };

 gpio@c100 {
  qcom,mode = <1>;
  qcom,pull = <5>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,master-en = <1>;
  status = "okay";
 };

 gpio@c200 {
  qcom,mode = <1>;
  qcom,pull = <5>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,master-en = <1>;
  status = "okay";
 };

 gpio@c900 {
  qcom,mode = <1>;
  qcom,pull = <5>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <2>;
  qcom,master-en = <1>;
  status = "okay";
 };
};

&pmi8994_pwm_4 {
 qcom,channel-owner = "lcd_bl";
 qcom,lpg-dtest-line = <4>;
 qcom,dtest-output = <1>;
 status = "okay";
};

&pmi8994_mpps {
 mpp@a000 {
  qcom,mode = <1>;
  qcom,output-type = <0>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <7>;
  qcom,master-en = <1>;
  status = "okay";
 };

 mpp@a300 {

  qcom,mode = <1>;
  qcom,vin-sel = <0>;
  qcom,src-sel = <1>;
  qcom,master-en = <1>;
  status = "okay";
 };
};

&soc {
 i2c@75ba000 {
  synaptics@20 {
   compatible = "synaptics,dsx";
   reg = <0x20>;
   interrupt-parent = <&tlmm>;
   interrupts = <125 0x2008>;
   vdd-supply = <&pm8994_l14>;
   avdd-supply = <&pm8994_l22>;
   pinctrl-names = "pmx_ts_active", "pmx_ts_suspend";
   pinctrl-0 = <&ts_active>;
   pinctrl-1 = <&ts_suspend>;
   synaptics,display-coords = <0 0 1599 2559>;
   synaptics,panel-coords = <0 0 1599 2703>;
   synaptics,reset-gpio = <&tlmm 89 0x00>;
   synaptics,irq-gpio = <&tlmm 125 0x2008>;
   synaptics,disable-gpios;
   synaptics,fw-name = "PR1702898-s3528t_00350002.img";

   clock-names = "iface_clk", "core_clk";
   clocks = <&clock_gcc 0x8f283c1d>,
     <&clock_gcc 0x894bcea4>;
  };
 };

 gen-vkeys {
  compatible = "qcom,gen-vkeys";
  label = "synaptics_dsx";
  qcom,disp-maxx = <1599>;
  qcom,disp-maxy = <2559>;
  qcom,panel-maxx = <1599>;
  qcom,panel-maxy = <2703>;
  qcom,key-codes = <158 139 102 217>;
 };

 gpio_keys {
  compatible = "gpio-keys";
  input-name = "gpio-keys";

  vol_up {
   label = "volume_up";
   gpios = <&pm8994_gpios 2 0x1>;
   linux,input-type = <1>;
   linux,code = <115>;
   gpio-key,wakeup;
   debounce-interval = <15>;
  };

  cam_snapshot {
   label = "cam_snapshot";
   gpios = <&pm8994_gpios 4 0x1>;
   linux,input-type = <1>;
   linux,code = <766>;
   gpio-key,wakeup;
   debounce-interval = <15>;
  };

  cam_focus {
   label = "cam_focus";
   gpios = <&pm8994_gpios 5 0x1>;
   linux,input-type = <1>;
   linux,code = <528>;
   gpio-key,wakeup;
   debounce-interval = <15>;
  };
 };

 sound-9335 {
  qcom,model = "msm8996-tasha-mtp-snd-card";

  qcom,audio-routing =
   "AIF4 VI", "MCLK",
   "RX_BIAS", "MCLK",
   "MADINPUT", "MCLK",
   "hifi amp", "LINEOUT1",
   "hifi amp", "LINEOUT2",
   "AMIC2", "MIC BIAS2",
   "MIC BIAS2", "Headset Mic",
   "AMIC3", "MIC BIAS2",
   "MIC BIAS2", "ANCRight Headset Mic",
   "AMIC4", "MIC BIAS2",
   "MIC BIAS2", "ANCLeft Headset Mic",
   "AMIC5", "MIC BIAS3",
   "MIC BIAS3", "Handset Mic",
   "AMIC6", "MIC BIAS4",
   "MIC BIAS4", "Analog Mic6",
   "DMIC0", "MIC BIAS1",
   "MIC BIAS1", "Digital Mic0",
   "DMIC1", "MIC BIAS1",
   "MIC BIAS1", "Digital Mic1",
   "DMIC2", "MIC BIAS3",
   "MIC BIAS3", "Digital Mic2",
   "DMIC3", "MIC BIAS3",
   "MIC BIAS3", "Digital Mic3",
   "DMIC4", "MIC BIAS4",
   "MIC BIAS4", "Digital Mic4",
   "DMIC5", "MIC BIAS4",
   "MIC BIAS4", "Digital Mic5",
   "SpkrLeft IN", "SPK1 OUT",
   "SpkrRight IN", "SPK2 OUT";

  qcom,hdmi-audio-rx;
  asoc-codec = <&stub_codec>, <&hdmi_audio>;
  asoc-codec-names = "msm-stub-codec.1", "msm-hdmi-audio-codec-rx";
  qcom,hph-en1-gpio = <&pmi8994_gpios 10 0>;
  qcom,hph-en0-gpio = <&pm8994_gpios 13 0>;
  qcom,us-euro-gpios = <&pm8994_mpps 2 0>;
  qcom,wsa-max-devs = <2>;
  qcom,wsa-devs = <&wsa881x_211>, <&wsa881x_212>,
    <&wsa881x_213>, <&wsa881x_214>;
  qcom,wsa-aux-dev-prefix = "SpkrLeft", "SpkrRight",
       "SpkrLeft", "SpkrRight";
 };
};

&pm8994_gpios {
 gpio@c600 {
  qcom,mode = <1>;
  qcom,output-type = <0>;
  qcom,pull = <5>;
  qcom,vin-sel = <2>;
  qcom,out-strength = <3>;
  qcom,src-sel = <0>;
  qcom,master-en = <1>;
  status = "okay";
 };

 gpio@c700 {
  qcom,mode = <1>;
  qcom,pull = <4>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,invert = <0>;
  qcom,master-en = <1>;
  status = "okay";
 };

 gpio@c800 {
  qcom,mode = <1>;
  qcom,output-type = <0>;
  qcom,invert = <1>;
  qcom,vin-sel = <0>;
  qcom,src-sel = <0>;
  qcom,out-strength = <1>;
  qcom,master-en = <1>;
  status = "okay";
 };

 gpio@c900 {
  qcom,mode = <0>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,master-en = <1>;
  status = "okay";
 };

 gpio@cd00 {
  qcom,mode = <1>;
  qcom,output-type = <0>;
  qcom,invert = <1>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,out-strength = <1>;
  qcom,master-en = <1>;
  status = "okay";
 };
 gpio@c100 {
  qcom,mode = <0>;
  qcom,pull = <0>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  status = "okay";
 };

 gpio@c300 {
  qcom,mode = <0>;
  qcom,pull = <0>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  status = "okay";
 };

 gpio@c400 {
  qcom,mode = <0>;
  qcom,pull = <0>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  status = "okay";
 };

 gpio@cc00 {
  qcom,mode = <1>;
  qcom,output-type = <0>;
  qcom,pull = <5>;
  qcom,vin-sel = <2>;
  qcom,out-strength = <1>;
  qcom,src-sel = <2>;
  qcom,master-en = <1>;
  status = "okay";
 };

 gpio@ce00 {
  qcom,mode = <1>;
  qcom,output-type = <0>;
  qcom,pull = <5>;
  qcom,vin-sel = <2>;
  qcom,out-strength = <1>;
  qcom,src-sel = <2>;
  qcom,master-en = <1>;
  status = "okay";
 };

 gpio@d100 {
  qcom,mode = <1>;
  qcom,output-type = <0>;
  qcom,invert = <0>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <3>;
  qcom,out-strength = <2>;
  qcom,master-en = <1>;
  status = "okay";
 };

 gpio@d200 {
  qcom,mode = <1>;
  qcom,pull = <4>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,invert = <0>;
  qcom,master-en = <1>;
  status = "okay";
 };
};

&pmi8994_haptics {
 status = "okay";
};

&flash_led {
 qcom,follow-otst2-rb-disabled;
};

&blsp1_uart2 {
 status = "ok";
};

&i2c_6 {
 at24@51 {
  compatible = "atmel,24c32";
  reg = <0x51>;
 };
};

&i2c_7 {
 silabs4705@11 {
  status = "ok";
  compatible = "silabs,si4705";
  reg = <0x11>;
  vdd-supply = <&pm8994_s4>;
  silabs,vdd-supply-voltage = <1800000 1800000>;
  va-supply = <&rome_vreg>;
  silabs,va-supply-voltage = <3300000 3300000>;
  pinctrl-names = "pmx_fm_active","pmx_fm_suspend";
  pinctrl-0 = <&fm_int_active &fm_status_int_active &fm_rst_active>;
  pinctrl-1 = <&fm_int_suspend &fm_status_int_suspend &fm_rst_suspend>;
  silabs,reset-gpio = <&tlmm 39 0>;
  silabs,int-gpio = <&tlmm 38 0>;
  silabs,status-gpio = <&tlmm 78 0>;
  #address-cells = <0>;
  interrupts = <0 1>;
  #interrupt-cells = <1>;
  interrupt-map-mask = <0xffffffff>;
  interrupt-map = <
      0 &tlmm 38 2
      1 &tlmm 78 1
    >;
  interrupt-names = "silabs_fm_int", "silabs_fm_status_int";
 };
};

&i2c_8 {
 nq@28 {
  compatible = "qcom,nq-nci";
  reg = <0x28>;
  qcom,nq-irq = <&tlmm 9 0x00>;
  qcom,nq-ven = <&tlmm 12 0x00>;
  qcom,nq-firm = <&pm8994_gpios 7 0x00>;
  qcom,nq-clkreq = <&pm8994_gpios 10 0x00>;
  interrupt-parent = <&tlmm>;
  qcom,clk-src = "BBCLK2";
  interrupts = <9 0>;
  interrupt-names = "nfc_irq";
  pinctrl-names = "nfc_active", "nfc_suspend";
  pinctrl-0 = <&nfc_int_active &nfc_disable_active>;
  pinctrl-1 = <&nfc_int_suspend &nfc_disable_suspend>;
  clocks = <&clock_gcc 0x498938e5>;
  clock-names = "ref_clk";
 };
};

&wil6210 {
 status = "ok";
};
# 14 "../arch/arm64/boot/dts/qcom/msm8996-le_x2-dvt1.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm8996-pinctrl-le_x2.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/msm8996-pinctrl-le_x2.dtsi"
&soc {
 tlmm: pinctrl@01010000 {
  compatible = "qcom,msm8996-pinctrl";
  reg = <0x01010000 0x300000>;
  interrupts = <0 208 0>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;


  prim_mi2s {
   pri_mi2s_sleep: pri_mi2s_sleep {
    mux {
     pins = "gpio65", "gpio66";
     function = "pri_mi2s";
    };
    config {
     pins = "gpio65", "gpio66";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
   pri_mi2s_active: pri_mi2s_active {
    mux {
     pins = "gpio65", "gpio66";
     function = "pri_mi2s";
    };
    config {
     pins = "gpio65", "gpio66";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  prim_mi2s_mclk {
   pri_mi2s_mclk_sleep: pri_mi2s_mclk_sleep {
    mux {
     pins = "gpio64";
     function = "pri_mi2s";
    };
    config {
     pins = "gpio64";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
   pri_mi2s_mclk_active: pri_mi2s_mclk_active {
    mux {
     pins = "gpio64";
     function = "pri_mi2s";
    };
    config {
     pins = "gpio64";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  prim_mi2s_sd0 {
   pri_mi2s_sd0_sleep: pri_mi2s_sd0_sleep {
    mux {
     pins = "gpio67";
     function = "pri_mi2s";
    };
    config {
     pins = "gpio67";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
   pri_mi2s_sd0_active: pri_mi2s_sd0_active {
    mux {
     pins = "gpio67";
     function = "pri_mi2s";
    };
    config {
     pins = "gpio67";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  prim_mi2s_sd1 {
   pri_mi2s_sd1_sleep: pri_mi2s_sd1_sleep {
    mux {
     pins = "gpio68";
     function = "pri_mi2s";
    };
    config {
     pins = "gpio68";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
   pri_mi2s_sd1_active: pri_mi2s_sd1_active {
    mux {
     pins = "gpio68";
     function = "pri_mi2s";
    };
    config {
     pins = "gpio68";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  sec_mi2s {
   sec_mi2s_sleep: sec_mi2s_sleep {
    mux {
     pins = "gpio80", "gpio81";
     function = "sec_mi2s";
    };
    config {
     pins = "gpio80", "gpio81";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
   sec_mi2s_active: sec_mi2s_active {
    mux {
     pins = "gpio80", "gpio81";
     function = "sec_mi2s";
    };
    config {
     pins = "gpio80", "gpio81";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  sec_mi2s_mclk {
   sec_mi2s_mclk_sleep: sec_mi2s_mclk_sleep {
    mux {
     pins = "gpio79";
     function = "sec_mi2s";
    };
    config {
     pins = "gpio79";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
   sec_mi2s_mclk_active: sec_mi2s_mclk_active {
    mux {
     pins = "gpio79";
     function = "sec_mi2s";
    };
    config {
     pins = "gpio79";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  sec_mi2s_sd0 {
   sec_mi2s_sd0_sleep: sec_mi2s_sd0_sleep {
    mux {
     pins = "gpio82";
     function = "sec_mi2s";
    };
    config {
     pins = "gpio82";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
   sec_mi2s_sd0_active: sec_mi2s_sd0_active {
    mux {
     pins = "gpio82";
     function = "sec_mi2s";
    };
    config {
     pins = "gpio82";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  sec_mi2s_sd1 {
   sec_mi2s_sd1_sleep: sec_mi2s_sd1_sleep {
    mux {
     pins = "gpio83";
     function = "sec_mi2s";
    };
    config {
     pins = "gpio83";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
   sec_mi2s_sd1_active: sec_mi2s_sd1_active {
    mux {
     pins = "gpio83";
     function = "sec_mi2s";
    };
    config {
     pins = "gpio83";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  tert_mi2s {
   tert_mi2s_sleep: tert_mi2s_sleep {
    mux {
     pins = "gpio75", "gpio76";
     function = "ter_mi2s";
    };

    config {
     pins = "gpio75", "gpio76";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
   tert_mi2s_active: tert_mi2s_active {
    mux {
     pins = "gpio75", "gpio76";
     function = "ter_mi2s";
    };

    config {
     pins = "gpio75", "gpio76";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  tert_mi2s_sd0 {
   tert_mi2s_sd0_sleep: tert_mi2s_sd0_sleep {
    mux {
     pins = "gpio77";
     function = "ter_mi2s";
    };

    config {
     pins = "gpio77";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
   tert_mi2s_sd0_active: tert_mi2s_sd0_active {
    mux {
     pins = "gpio77";
     function = "ter_mi2s";
    };

    config {
     pins = "gpio77";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  tert_mi2s_sd1 {
   tert_mi2s_sd1_active: tert_mi2s_sd1_active {
    mux {
     pins = "gpio78";
     function = "ter_mi2s";
    };

    config {
     pins = "gpio78";
     drive-strength = <8>;
     bias-disable;
    };
   };

   tert_mi2s_sd1_sleep: tert_mi2s_sd1_sleep {
    mux {
     pins = "gpio78";
     function = "ter_mi2s";
    };

    config {
     pins = "gpio78";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  quat_mi2s {
   quat_mi2s_sleep: quat_mi2s_sleep {
    mux {
     pins = "gpio58", "gpio59";
     function = "qua_mi2s";
    };

    config {
     pins = "gpio58", "gpio59";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
   quat_mi2s_active: quat_mi2s_active {
    mux {
     pins = "gpio58", "gpio59";
     function = "qua_mi2s";
    };

    config {
     pins = "gpio58", "gpio59";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  quat_mi2s_mclk {
   quat_mi2s_mclk_sleep: quat_mi2s_mclk_sleep {
    mux {
     pins = "gpio57";
     function = "qua_mi2s";
    };
    config {
     pins = "gpio57";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
   quat_mi2s_mclk_active: quat_mi2s_mclk_active {
    mux {
     pins = "gpio57";
     function = "qua_mi2s";
    };
    config {
     pins = "gpio57";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  quat_mi2s_sd0 {
   quat_mi2s_sd0_sleep: quat_mi2s_sd0_sleep {
    mux {
     pins = "gpio60";
     function = "qua_mi2s";
    };

    config {
     pins = "gpio60";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
   quat_mi2s_sd0_active: quat_mi2s_sd0_active {
    mux {
     pins = "gpio60";
     function = "qua_mi2s";
    };

    config {
     pins = "gpio60";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  quat_mi2s_sd1 {
   quat_mi2s_sd1_sleep: quat_mi2s_sd1_sleep {
    mux {
     pins = "gpio61";
     function = "qua_mi2s";
    };
    config {
     pins = "gpio61";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
   quat_mi2s_sd1_active: quat_mi2s_sd1_active {
    mux {
     pins = "gpio61";
     function = "qua_mi2s";
    };
    config {
     pins = "gpio61";
     function = "qua_mi2s";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  quat_mi2s_sd2 {
   quat_mi2s_sd2_sleep: quat_mi2s_sd2_sleep {
    mux {
     pins = "gpio62";
     function = "qua_mi2s";
    };
    config {
     pins = "gpio62";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
   quat_mi2s_sd2_active: quat_mi2s_sd2_active {
    mux {
     pins = "gpio62";
     function = "qua_mi2s";
    };
    config {
     pins = "gpio62";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };



  pmx_mdss: pmx_mdss {
   mdss_dsi_active: mdss_dsi_active {
    mux {
     pins = "gpio24";
     function = "gpio";
    };

    pmx_mdss {
     pins = "gpio24";
     drive-strength = <8>;
     bias-disable = <0>;
     output-high;
    };
   };
   mdss_dsi_suspend: mdss_dsi_suspend {
    mux {
     pins = "gpio24";
     function = "gpio";
    };

    config {
     pins = "gpio24";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };



 blsp2_uart6_active: blsp2_uart6_active {
  mux {
   pins = "gpio85", "gpio86";
   function = "blsp_uart12";
  };

  config {
   pins = "gpio85", "gpio86";
   drive-strength = <2>;
   bias-disable = <0>;
  };
 };

 blsp2_uart6_sleep: blsp2_uart6_sleep {
  mux {
   pins = "gpio85", "gpio86";
   function = "gpio";
  };

  config {
   pins = "gpio85", "gpio86";
   drive-strength = <2>;
   bias_disable = <0>;
   output-low;
  };
 };



  sec_mi2s {
   sec_mi2s_sleep: sec_mi2s_sleep {
    sec_mi2s {
     pins = "gpio80";
     function = "sec_mi2s";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
   sec_mi2s_active: sec_mi2s_active {
    sec_mi2s {
     pins = "gpio80";
     function = "sec_mi2s";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };



  ft_mux {
   ft_active: ft_active {
    mux {
     pins = "gpio58", "gpio59";
     function = "gpio";
    };

    config {
     pins = "gpio58", "gpio59";
     drive-strength = <16>;
     bias-pull-up;
    };
   };

   ft_suspend: ft_suspend {
    mux {
     pins = "gpio58", "gpio59";
     function = "gpio";
    };

    config {
     pins = "gpio58", "gpio59";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };


  cam_sensor_mclk0_active: cam_sensor_mclk0_active {

   mux {

    pins = "gpio13";
    function = "cam_mclk";
   };

   config {
    pins = "gpio13";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk0_suspend: cam_sensor_mclk0_suspend {

   mux {

    pins = "gpio13";
    function = "cam_mclk";
   };

   config {
    pins = "gpio13";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_active: cam_sensor_rear_active {

   mux {
    pins = "gpio62", "gpio47", "gpio29";
    function = "gpio";
   };

   config {
    pins = "gpio62", "gpio47", "gpio29";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rear_suspend: cam_sensor_rear_suspend{

   mux {
    pins = "gpio62", "gpio47", "gpio29";
    function = "gpio";
   };

   config {
    pins = "gpio62", "gpio47", "gpio29";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk2_active: cam_sensor_mclk2_active {

   mux {

    pins = "gpio15";
    function = "cam_mclk";
   };

   config {
    pins = "gpio15";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk2_suspend: cam_sensor_mclk2_suspend{

   mux {

    pins = "gpio15";
    function = "cam_mclk";
   };

   config {
    pins = "gpio15";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_front_active: cam_sensor_front_active{

   mux {
    pins = "gpio23","gpio26";
    function = "gpio";
   };

   config {
    pins = "gpio23","gpio26";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_front_suspend: cam_sensor_front_suspend{

   mux {
    pins = "gpio23","gpio26";
    function = "gpio";
   };

   config {
    pins = "gpio23","gpio26";
    bias-disable;
    drive-strength = <2>;
   };
  };

 };
};
# 15 "../arch/arm64/boot/dts/qcom/msm8996-le_x2-dvt1.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-truly-dualmipi-cmd-le_x2-dvt1.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-truly-dualmipi-cmd-le_x2-dvt1.dtsi"
&mdss_mdp {
 dsi_dual_truly_cmd: qcom,mdss_dsi_truly_qhd_dualdsi_cmd {
  qcom,mdss-dsi-panel-name = "le_x2_mdss_dsi_truly_qhd_dualdsi_cmd";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <720>;
  qcom,mdss-dsi-panel-height = <2560>;
  qcom,mdss-pan-physical-width-dimension = <68>;
  qcom,mdss-pan-physical-height-dimension = <121>;
  qcom,mdss-dsi-h-front-porch = <168>;
  qcom,mdss-dsi-h-back-porch = <88>;
  qcom,mdss-dsi-h-pulse-width = <10>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <10>;
  qcom,mdss-dsi-v-front-porch = <9>;
  qcom,mdss-dsi-v-pulse-width = <10>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [cd 32 22 00 60 64 26 34 29 03
         04 00];
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-t-clk-post = <0x0d>;
  qcom,mdss-dsi-t-clk-pre = <0x2d>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,ulps-enabled;
  qcom,mdss-dsi-on-command = [
     23 01 00 00 00 00 02 B0 04
     29 01 00 00 00 00 04 B3 00 00 00
     29 01 00 00 00 00 04 B6 3b d3 00


     29 01 00 00 00 00 28
     C1 84 08 10 FF FD F8 E5 9F 9F
     9A B3 FE FF F7 FE FF D7 31 E5
     93 3F BE F8 E0 03 24 69 18 AA
     40 01 42 02 08 00 01 00 01 00


     29 01 00 00 00 00 0F
     C2 01 FA 00 04 64 08 00 60 00
     b8 70 00 00 00

     29 01 00 00 00 00 09
     C3 07 01 08 01 00 00 00 00


     29 01 00 00 00 00 12
     C4 70 00 00 00 02 00 00 00 00
     02 01 00 01 01 00 00 00

     29 01 00 00 00 00 11
     C6 3C 00 3C 02 37 01 0E 01 02
     01 02 03 0F 04 3C 46


     29 01 00 00 00 00 1F
     C7 00 16 22 2C 3B 48 51 5D 40
     47 53 61 6A 71 78 00 16 22 2C
     3B 48 51 5D 40 47 53 61 6A 71 78


     29 01 00 00 00 00 14
     C8 00 00 00 00 00 FC 00 00 00
     00 00 FC 00 00 00 00 00 FC 00

     29 01 00 00 00 00 14
     C9 00 00 00 00 00 FC 00 00 00
     00 00 FC 00 00 00 00 00 FC 00

     29 01 00 00 00 00 14
     CB AA 1E E3 55 F1 FF 00 00 00
     00 00 00 00 00 00 00 00 00 00

     23 01 00 00 00 00 02 CC 07

     29 01 00 00 00 00 0B
     CD 3A 86 3A 86 8D 8D 04 04 00 00


     29 01 00 00 00 00 11
     D0 2a 01 91 6A DA 19 19 00 00 00
     19 99 00 00 00 00


     29 01 00 00 00 00 21
     D3 1B 3B BB 77 77 77 BB B3 33 00
     80 A7 AF 5B 5B 33 33 33 C0 00 F2
     0F 7D 7C FF 0F 99 00 33 00 FF FF

     29 01 00 00 00 00 06 D4 57 33 05 00 F4

     29 01 00 00 00 00 0C
     D5 66 00 00 01 34 01 34 00 2F 00 2F

     29 01 00 00 00 00 22
     D7 04 ff 23 15 75 a4 c3 1f c3 1f d9
     07 1c 1f 30 8e 87 c7 e3 f1 cc f0 1f
     f0 0d 70 00 2A 00 7e 1d 07 00

     23 01 00 00 00 00 02 DE 00
     29 01 00 00 00 00 03 CF 48 10

     23 01 00 00 00 00 02 BE 04
     23 01 00 00 00 00 02 F2 00
     23 01 00 00 00 00 02 51 FF
     23 01 00 00 00 00 02 53 24
     23 01 00 00 00 00 02 55 01
     23 01 00 00 00 00 02 36 00
     23 01 00 00 20 00 01 35

     05 01 00 00 20 00 01 29
     05 01 00 00 78 00 01 11
  ];

  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-tear-check-sync-cfg-height = <2580>;
 };
};
# 16 "../arch/arm64/boot/dts/qcom/msm8996-le_x2-dvt1.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-truly-dualmipi-cmd-le_x2-pvt.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-truly-dualmipi-cmd-le_x2-pvt.dtsi"
&mdss_mdp {
 dsi_dualdsi_truly_cmd_pvt: qcom,mdss_dsi_truly_qhd_dualdsi_cmd_le_x2_pvt {
  qcom,mdss-dsi-panel-name = "le_x2_mdss_dsi_truly_qhd_dualdsi_cmd_pvt";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-framerate = <59>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <720>;
  qcom,mdss-dsi-panel-height = <2560>;
  qcom,mdss-pan-physical-width-dimension = <71>;
  qcom,mdss-pan-physical-height-dimension = <126>;
  qcom,mdss-dsi-h-front-porch = <80>;
  qcom,mdss-dsi-h-back-porch = <60>;
  qcom,mdss-dsi-h-pulse-width = <10>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <7>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [cd 32 22 00 60 64 26 34 29 03
         04 00];
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,cont-splash-enabled;
  qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
  qcom,mdss-dsi-panel-timings-8996 = [23 1e 07 08 05 03 04 a0
      23 1e 07 08 05 03 04 a0
      23 1e 07 08 05 03 04 a0
      23 1e 07 08 05 03 04 a0
      23 18 07 08 05 03 04 a0];
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-t-clk-post = <0x03>;
  qcom,mdss-dsi-t-clk-pre = <0x2d>;
  qcom,mdss-mdp-transfer-time-us = <10000>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-brightness-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,ulps-enabled;
  qcom,dcs-cmd-by-left;
  qcom,config-select = <&dsi_trulypvt_qhd_dualdsi_cmd_le_x2_config0>;
  qcom,mdss-dsi-on-command = [
   15 01 00 00 00 00 02 ff 20
   15 01 00 00 00 00 02 fb 01
   15 01 00 00 00 00 02 30 60
   15 01 00 00 00 00 02 32 3d
   15 01 00 00 00 00 02 ff 10
   15 01 00 00 00 00 02 fb 01
   15 01 00 00 00 00 02 35 00
   29 01 00 00 00 00 03 44 09 d9
   05 01 00 00 78 00 01 11
   05 01 00 00 20 00 01 29
  ];

  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command = [05 01 00 00 3c 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";

  dsi_trulypvt_qhd_dualdsi_cmd_le_x2_config0: config0 {
  qcom,split-mode = "pingpong-split";
  };
 };
};
# 17 "../arch/arm64/boot/dts/qcom/msm8996-le_x2-dvt1.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-ofilm-dualmipi-cmd-le_x2-pvt.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-ofilm-dualmipi-cmd-le_x2-pvt.dtsi"
&mdss_mdp {
 dsi_dualdsi_ofilm_cmd_pvt: qcom,mdss_dsi_ofilm_qhd_dualdsi_cmd_le_x2_pvt {
  qcom,mdss-dsi-panel-name = "le_x2_mdss_dsi_truly_qhd_dualdsi_cmd_pvt";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <720>;
  qcom,mdss-dsi-panel-height = <2560>;
  qcom,mdss-pan-physical-width-dimension = <71>;
  qcom,mdss-pan-physical-height-dimension = <126>;
  qcom,mdss-dsi-h-front-porch = <80>;
  qcom,mdss-dsi-h-back-porch = <60>;
  qcom,mdss-dsi-h-pulse-width = <10>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <7>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [cd 32 22 00 60 64 26 34 29 03
         04 00];
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,cont-splash-enabled;
  qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
  qcom,mdss-dsi-panel-timings-8996 = [23 1e 07 08 05 03 04 a0
      23 1e 07 08 05 03 04 a0
      23 1e 07 08 05 03 04 a0
      23 1e 07 08 05 03 04 a0
      23 18 07 08 05 03 04 a0];
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-t-clk-post = <0x03>;
  qcom,mdss-dsi-t-clk-pre = <0x2d>;
  qcom,mdss-mdp-transfer-time-us = <12000>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-brightness-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,ulps-enabled;
  qcom,dcs-cmd-by-left;
  qcom,config-select = <&dsi_ofilm_qhd_dualdsi_cmd_le_x2_config0>;
  qcom,mdss-dsi-on-command = [
   15 01 00 00 00 00 02 ff 24
   15 01 00 00 00 00 02 fb 01
   15 01 00 00 00 00 02 9d 30
   15 01 00 00 00 00 02 ff 10
   15 01 00 00 00 00 02 fb 01
   15 01 00 00 00 00 02 35 00
   29 01 00 00 00 00 03 44 09 d9
   05 01 00 00 78 00 01 11
   05 01 00 00 20 00 01 29
  ];

  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";

  dsi_ofilm_qhd_dualdsi_cmd_le_x2_config0: config0 {
  qcom,split-mode = "pingpong-split";
  };
 };
};
# 18 "../arch/arm64/boot/dts/qcom/msm8996-le_x2-dvt1.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-boe-dualmipi-cmd-le_x2-pvt.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-boe-dualmipi-cmd-le_x2-pvt.dtsi"
&mdss_mdp {
 dsi_dual_boe_cmd: qcom,mdss_dsi_boe_qhd_dualdsi_cmd_le_x2 {
  qcom,mdss-dsi-panel-name = "le_x2_mdss_dsi_truly_qhd_dualdsi_cmd_pvt";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <720>;
  qcom,mdss-dsi-panel-height = <2560>;
  qcom,mdss-pan-physical-width-dimension = <71>;
  qcom,mdss-pan-physical-height-dimension = <126>;
  qcom,mdss-dsi-h-front-porch = <154>;
  qcom,mdss-dsi-h-back-porch = <100>;
  qcom,mdss-dsi-h-pulse-width = <10>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <7>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [cd 32 22 00 60 64 26 34 29 03
         04 00];
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,cont-splash-enabled;
  qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
  qcom,mdss-dsi-panel-timings-8996 = [23 1e 07 08 05 03 04 a0
      23 1e 07 08 05 03 04 a0
      23 1e 07 08 05 03 04 a0
      23 1e 07 08 05 03 04 a0
      23 18 07 08 05 03 04 a0];
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-t-clk-post = <0x0d>;
  qcom,mdss-dsi-t-clk-pre = <0x30>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-brightness-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,ulps-enabled;
  qcom,dcs-cmd-by-left;
  qcom,mdss-mdp-transfer-time-us = <12000>;
  qcom,config-select = <&dsi_boe_qhd_dualdsi_cmd_le_x2_config0>;
  qcom,mdss-dsi-on-command = [
# 119 "../arch/arm64/boot/dts/qcom/dsi-panel-boe-dualmipi-cmd-le_x2-pvt.dtsi"
     05 01 00 00 20 00 01 29
     05 01 00 00 78 00 01 11
  ];

  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";

  dsi_boe_qhd_dualdsi_cmd_le_x2_config0: config0 {
  qcom,split-mode = "pingpong-split";
  };
 };
};
# 19 "../arch/arm64/boot/dts/qcom/msm8996-le_x2-dvt1.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/letv-tp-synaptics-dsx-i2c.dtsi" 1
# 34 "../arch/arm64/boot/dts/qcom/letv-tp-synaptics-dsx-i2c.dtsi"
&soc {
 i2c@75ba000 {
  synaptics_dsx@4b {
   compatible = "synaptics,dsx-i2c";
   reg = <0x4b>;

   interrupt-parent = <&tlmm>;
   interrupts = <125 0x2008>;
   vdd_ana-supply = <&pm8994_l22>;

   synaptics,pwr-reg-name = "vdd_ana";

   synaptics,reset-gpio = <&tlmm 89 0x00>;
   synaptics,irq-gpio = <&tlmm 125 0x2008>;
   synaptics,irq-on-state = <0>;
   synaptics,irq-flags = <0x2008>;
   synaptics,power-delay-ms = <200>;
   synaptics,reset-delay-ms = <200>;
   synaptics,reset-on-state = <0>;
   synaptics,reset-active-ms = <20>;
   synaptics,report-pressure-hideep = <0>;

   synaptics,cap-button-codes = <158 172 0x244>;



  };
 };
};
# 20 "../arch/arm64/boot/dts/qcom/msm8996-le_x2-dvt1.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/msm8996-camera-sensor-x2-dvt1.dtsi" 1
# 14 "../arch/arm64/boot/dts/qcom/msm8996-camera-sensor-x2-dvt1.dtsi"
&soc {
 led_flash0: qcom,camera-flash {
  cell-index = <0>;
  qcom,slave-id = <0x63 0x0c 0x02>;
  compatible = "qcom,camera-flash";
  label = "leds-lm3643";
  qcom,cci-master = <0>;
  qcom,proj-name = "x2";
  gpios = <&tlmm 62 0>;
  qcom,gpio-flash-en = <0>;
  qcom,gpio-req-tbl-num = <0>;
  qcom,gpio-req-tbl-flags = <0>;
  qcom,gpio-req-tbl-label = "FLASH_EN";
  qcom,max-current = <750>;
  qcom,max-duration = <1600>;
 };

 led_flash1: qcom,camera-flash {
  cell-index = <1>;
  compatible = "qcom,camera-flash";
  qcom,flash-source = <&pmi8994_flash0 &pmi8994_flash1>;
  qcom,torch-source = <&pmi8994_torch0 &pmi8994_torch1>;
  qcom,switch-source = <&pmi8994_switch>;
 };
};

&cci {
 actuator0: qcom,actuator@0 {
  cell-index = <0>;
  reg = <0x1C>;
  compatible = "qcom,actuator";
  qcom,cci-master = <0>;
  qcom,proj-name = "x2";
  gpios = <&tlmm 47 0>;
  qcom,gpio-af-pwdm = <0>;
  qcom,gpio-req-tbl-num = <0>;
  qcom,gpio-req-tbl-flags = <0>;
  qcom,gpio-req-tbl-label = "CAM_AF_PWDM";
 };

 actuator1: qcom,actuator@1 {
  cell-index = <1>;
  reg = <0x1>;
  compatible = "qcom,actuator";
  qcom,cci-master = <1>;
  cam_vaf-supply = <&pm8994_l23>;
  qcom,cam-vreg-name = "cam_vaf";
  qcom,cam-vreg-min-voltage = <2800000>;
  qcom,cam-vreg-max-voltage = <2800000>;
  qcom,cam-vreg-op-mode = <100000>;
 };

 ois0: qcom,ois@0 {
  cell-index = <0>;
  reg = <0x0>;
  compatible = "qcom,ois";
  qcom,cci-master = <0>;
  qcom,proj-name = "x2";







 };

 eeprom0: qcom,eeprom@0 {
  cell-index = <0>;
  reg = <0x0>;
  qcom,eeprom-name = "sony_imx230_plus";
  compatible = "qcom,eeprom";
  qcom,slave-addr = <0x34>;
  qcom,i2c-freq-mode = <1>;
  qcom,cci-master = <0>;
  qcom,proj-name = "x2";
  qcom,num-blocks = <3>;

  qcom,page0 = <1 0x0a02 2 0x1f 1 5>;
  qcom,pageen0 = <1 0x0a00 2 0x01 1 5>;
  qcom,poll0 = <1 0x0a01 2 0x01 1 5>;
  qcom,mem0 = <8 0x0a36 2 0 1 0>;

  qcom,page1 = <0 0 0 0 0 0>;
  qcom,poll1 = <0 0 0 0 0 0>;
  qcom,saddr1 = <0xa1>;
  qcom,mem1 = <547 0x0000 2 0 1 0>;

  qcom,page2 = <0 0 0 0 0 0>;
  qcom,poll2 = <0 0 0 0 0 0>;
  qcom,saddr2 = <0xa1>;
  qcom,mem2 = <13 0x0300 2 0 1 0>;

  cam_vdig-supply = <&pm8994_s3>;
  cam_vio-supply = <&pm8994_lvs1>;
  cam_vana-supply = <&pm8994_l17>;
  qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana";
  qcom,cam-vreg-min-voltage = <1300000 0 2500000>;
  qcom,cam-vreg-max-voltage = <1300000 0 2500000>;
  qcom,cam-vreg-op-mode = <105000 0 80000>;
  qcom,gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk0_active &cam_sensor_rear_active>;
  pinctrl-1 = <&cam_sensor_mclk0_suspend &cam_sensor_rear_suspend>;
  gpios = <&tlmm 13 0>,
   <&tlmm 47 0>,
   <&tlmm 29 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-standby = <2>;
  qcom,gpio-req-tbl-num = <0 1 2>;
  qcom,gpio-req-tbl-flags = <1 0 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK0",
       "CAM_AF0",
       "CAM_STANDBY0";
  qcom,cam-power-seq-type = "sensor_vreg", "sensor_vreg", "sensor_vreg",
   "sensor_gpio", "sensor_gpio" , "sensor_clk";
  qcom,cam-power-seq-val = "cam_vdig", "cam_vana", "cam_vio",
   "sensor_gpio_reset", "sensor_gpio_standby","sensor_cam_mclk";
  qcom,cam-power-seq-cfg-val = <1 1 1 1 1 24000000>;
  qcom,cam-power-seq-delay = <1 1 1 30 30 5>;
  status = "ok";
  clocks = <&clock_mmss 0x266b3853>,
    <&clock_mmss 0xcf0c61e0>;
  clock-names = "cam_src_clk", "cam_clk";
 };

 eeprom1: qcom,eeprom@1 {
  cell-index = <1>;
  reg = <0x1>;
  qcom,eeprom-name = "ov8865";
  compatible = "qcom,eeprom";
  qcom,slave-addr = <0x20>;
  qcom,i2c-freq-mode = <1>;
  qcom,cci-master = <1>;
  qcom,proj-name = "x2";
  qcom,num-blocks = <2>;

  qcom,page0 = <0 0 0 0 0 0>;
  qcom,poll0 = <0 0 0 0 0 0>;
  qcom,mem0 = <292 0x7010 2 0 1 0>;

  qcom,page1 = <0 0 0 0 0 0>;
  qcom,poll1 = <0 0 0 0 0 0>;
  qcom,mem1 = <16 0x7000 2 0 1 0>;

  cam_vdig-supply = <&pm8994_s5>;
  cam_vio-supply = <&pm8994_lvs1>;
  cam_vana-supply = <&pm8994_l29>;
  qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana";
  qcom,cam-vreg-min-voltage = <2150000 0 2800000>;
  qcom,cam-vreg-max-voltage = <2150000 0 2800000>;
  qcom,cam-vreg-op-mode = <105000 0 80000>;
  qcom,gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk2_active &cam_sensor_front_active>;
  pinctrl-1 = <&cam_sensor_mclk2_suspend &cam_sensor_front_suspend>;
  gpios = <&tlmm 15 0>,
   <&tlmm 23 0>,
   <&tlmm 26 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-standby = <2>;
  qcom,gpio-req-tbl-num = <0 1 2>;
  qcom,gpio-req-tbl-flags = <1 0 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK2",
       "CAM_RESET2",
       "CAM_STANDBY2";
  qcom,cam-power-seq-type = "sensor_vreg", "sensor_vreg", "sensor_vreg",
   "sensor_gpio", "sensor_gpio" , "sensor_clk";
  qcom,cam-power-seq-val = "cam_vdig", "cam_vana", "cam_vio",
   "sensor_gpio_reset", "sensor_gpio_standby","sensor_cam_mclk";
  qcom,cam-power-seq-cfg-val = <1 1 1 1 1 24000000>;
  qcom,cam-power-seq-delay = <1 1 1 30 30 5>;
  status = "ok";
  clocks = <&clock_mmss 0x42545468>,
    <&clock_mmss 0x851286f2>;
  clock-names = "cam_src_clk", "cam_clk";
 };

 qcom,camera@0 {
  cell-index = <0>;
  compatible = "qcom,camera";
  reg = <0x0>;
  qcom,csiphy-sd-index = <0>;
  qcom,csid-sd-index = <0>;
  qcom,mount-angle = <90>;
  qcom,led-flash-src = <&led_flash0>;
  qcom,actuator-src = <&actuator0>;
  qcom,ois-src = <&ois0>;
  qcom,eeprom-src = <&eeprom0>;
  cam_vdig-supply = <&pm8994_s3>;
  cam_vio-supply = <&pm8994_lvs1>;
  cam_vana-supply = <&pm8994_l17>;
  qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana";
  qcom,cam-vreg-min-voltage = <1300000 0 2500000>;
  qcom,cam-vreg-max-voltage = <1300000 0 2500000>;
  qcom,cam-vreg-op-mode = <105000 0 80000>;
  qcom,gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk0_active &cam_sensor_rear_active>;
  pinctrl-1 = <&cam_sensor_mclk0_suspend &cam_sensor_rear_suspend>;
  gpios = <&tlmm 13 0>,
   <&tlmm 62 0>,
   <&tlmm 47 0>,
   <&tlmm 29 0>;
  qcom,gpio-flash-en = <1>;
  qcom,gpio-vaf = <2>;
  qcom,gpio-standby = <3>;
  qcom,gpio-req-tbl-num = <0 1 2 3>;
  qcom,gpio-req-tbl-flags = <1 0 0 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK0",
       "CAM_FLASH0",
       "CAM_AF0",
       "CAM_STANDBY0";
  qcom,sensor-position = <0>;
  qcom,sensor-mode = <0>;
  qcom,cci-master = <0>;
  qcom,proj-name = "x2";
  status = "ok";
  clocks = <&clock_mmss 0x266b3853>,
    <&clock_mmss 0xcf0c61e0>;
  clock-names = "cam_src_clk", "cam_clk";
 };

 qcom,camera@1 {
  cell-index = <1>;
  compatible = "qcom,camera";
  reg = <0x1>;
  qcom,csiphy-sd-index = <1>;
  qcom,csid-sd-index = <1>;
  qcom,mount-angle = <90>;
  cam_vdig-supply = <&pm8994_l27>;
  cam_vio-supply = <&pm8994_lvs1>;
  cam_vana-supply = <&pmi8994_boostbypass>;
  qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana";
  qcom,cam-vreg-min-voltage = <1000000 0 3150000>;
  qcom,cam-vreg-max-voltage = <1000000 0 3600000>;
  qcom,cam-vreg-op-mode = <105000 0 80000>;
  qcom,gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk1_active &cam_sensor_rear2_active>;
  pinctrl-1 = <&cam_sensor_mclk1_suspend &cam_sensor_rear2_suspend>;
  gpios = <&tlmm 14 0>,
   <&tlmm 63 0>,
   <&tlmm 62 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-standby = <2>;
  qcom,gpio-req-tbl-num = <0 1 2>;
  qcom,gpio-req-tbl-flags = <1 0 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK1",
       "CAM_RESET1",
       "CAM_STANDBY1";
  qcom,sensor-position = <0>;
  qcom,sensor-mode = <0>;
  qcom,cci-master = <0>;
  qcom,proj-name = "x2";
  status = "ok";
  clocks = <&clock_mmss 0xa73cad0c>,
   <&clock_mmss 0xd1410ed4>;
  clock-names = "cam_src_clk", "cam_clk";
 };

 qcom,camera@2 {
  cell-index = <2>;
  compatible = "qcom,camera";
  reg = <0x02>;
  qcom,csiphy-sd-index = <2>;
  qcom,csid-sd-index = <2>;
  qcom,mount-angle = <270>;
  qcom,eeprom-src = <&eeprom1>;
  cam_vdig-supply = <&pm8994_s5>;
  cam_vio-supply = <&pm8994_lvs1>;
  cam_vana-supply = <&pm8994_l29>;
  qcom,cam-vreg-name = "cam_vdig", "cam_vio", "cam_vana";
  qcom,cam-vreg-min-voltage = <2150000 0 2800000>;
  qcom,cam-vreg-max-voltage = <2150000 0 2800000>;
  qcom,cam-vreg-op-mode = <105000 0 80000>;
  qcom,gpio-no-mux = <0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cam_sensor_mclk2_active &cam_sensor_front_active>;
  pinctrl-1 = <&cam_sensor_mclk2_suspend &cam_sensor_front_suspend>;
  gpios = <&tlmm 15 0>,
   <&tlmm 23 0>,
   <&tlmm 26 0>;
  qcom,gpio-reset = <1>;
  qcom,gpio-standby = <2>;
  qcom,gpio-req-tbl-num = <0 1 2>;
  qcom,gpio-req-tbl-flags = <1 0 0>;
  qcom,gpio-req-tbl-label = "CAMIF_MCLK2",
       "CAM_RESET2",
       "CAM_STANDBY2";
  qcom,sensor-position = <1>;
  qcom,sensor-mode = <0>;
  qcom,cci-master = <1>;
  qcom,proj-name = "x2";
  status = "ok";
  clocks = <&clock_mmss 0x42545468>,
   <&clock_mmss 0x851286f2>;
  clock-names = "cam_src_clk", "cam_clk";
 };
};
# 21 "../arch/arm64/boot/dts/qcom/msm8996-le_x2-dvt1.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/letv-ft-hideep-i2c.dtsi" 1
&soc {
 i2c@75b9000 {
  status = "ok";
  hideep_z@6c {
   compatible = "hideep3d,hideep_3d";
   status = "ok";
   reg = <0x6c>;
   interrupt-parent = <&tlmm>;
   interrupts = <58 0x2008>;



   hideep3d,reset-gpio = <&tlmm 59 0x00>;
   hideep,irq-gpio = <&tlmm 58 0x2008>;
   hideep,i2c-pull-up = <1>;
   pinctrl-names = "pmx_ft_active", "pmx_ft_suspend";
   pinctrl-0 = <&ft_active>;
   pinctrl-1 = <&ft_suspend>;
  };
 };
};
# 22 "../arch/arm64/boot/dts/qcom/msm8996-le_x2-dvt1.dtsi" 2

&sdhc_2 {
 status = "disabled";
};

&mdss_dsi0 {
 qcom,dsi-pref-prim-pan = <&dsi_dual_truly_cmd>;
 /delete-property/ vddio-supply;
 qcom,platform-te-gpio = <&tlmm 97 0>;
 qcom,platform-reset-gpio = <&tlmm 24 0>;
 /delete-property/ qcom,platform-bklight-en-gpio;
};

&mdss_dsi1 {
 qcom,dsi-pref-prim-pan = <&dsi_dual_truly_cmd>;
 /delete-property/ vddio-supply;
 qcom,platform-te-gpio = <&tlmm 97 0>;
 qcom,platform-reset-gpio = <&tlmm 24 0>;
 /delete-property/ qcom,platform-bklight-en-gpio;
};

&lab_regulator {
 qcom,qpnp-lab-init-lcd-voltage = <5900000>;
};

&ibb_regulator {
 qcom,qpnp-ibb-init-lcd-voltage = <5900000>;
};

&spmi_bus {
 qcom,pmi8994@2 {
  pmi8994_charger: qcom,qpnp-smbcharger {
   qcom,ignore_otgid;
  };
 };

 qcom,pmi8994@3 {
  qcom,leds@d800 {
   qcom,fs-curr-ua = <20000>;
   qcom,led-strings-list = [00 01];
  };
 };

 qcom,pm8994@0 {

  touch_key_led: qcom,leds@a100 {
   compatible = "qcom,leds-qpnp";
   reg = <0xa100 0x100>;
   status = "okay";

   qcom,led_mpp_2 {
    label = "mpp";
    linux,name = "button-backlight";
    linux,default-trigger = "none";
    qcom,default-state = "off";
    qcom,current-setting = <5>;
    qcom,max-current = <40>;
    qcom,id = <6>;
    qcom,source-sel = <1>;
    qcom,mode-ctrl = <0x60>;
    qcom,mode = "manual";
   };
  };
 };
};

&dsi_dual_truly_cmd {
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
 qcom,mdss-dsi-bl-min-level = <1>;
 qcom,mdss-dsi-bl-max-level = <4095>;
 qcom,cont-splash-enabled;
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;

 qcom,mdss-dsi-panel-timings-8996 = [22 1e 07 08 04 03 04 a0
  22 1e 07 08 04 03 04 a0
  22 1e 07 08 04 03 04 a0
  22 1e 07 08 04 03 04 a0
   22 18 07 08 04 03 04 a0];
};

&usb_otg_switch {
 status = "disabled";
};

&pmi8994_gpios {
 /delete-node/ gpio@c000;
 /delete-node/ gpio@c100;
 /delete-node/ gpio@c200;
 /delete-node/ gpio@c300;
 /delete-node/ gpio@c400;
 /delete-node/ gpio@c600;
 /delete-node/ gpio@c700;
 /delete-node/ gpio@c900;

 gpio@c800 {
  qcom,mode = <1>;
  qcom,pull = <5>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  qcom,master-en = <1>;
  status = "okay";
 };
};

&pm8994_gpios {
 /delete-node/ gpio@c200;
 /delete-node/ gpio@c400;
 /delete-node/ gpio@c500;
 /delete-node/ gpio@c600;
 /delete-node/ gpio@c900;
 /delete-node/ gpio@cb00;
 /delete-node/ gpio@cc00;
 /delete-node/ gpio@cd00;

 gpio@d500 {
  qcom,mode = <0>;
  qcom,pull = <5>;
  qcom,vin-sel = <2>;
  qcom,src-sel = <0>;
  status = "okay";
 };
};

&slim_msm {
 tasha_codec {
  qcom,cdc-micbias1-mv = <1800>;
  qcom,cdc-micbias2-mv = <2700>;
  qcom,cdc-micbias3-mv = <1800>;
  qcom,cdc-micbias4-mv = <1800>;

  /delete-node/ swr_master;
 };
};

&soc {
 i2c@75ba000 {
  synaptics@20 {
   status = "disabled";
   synaptics,button-map = <158 139 102>;
  };
  synaptics_dsx@4b {
   synaptics,report-pressure-hideep = <0>;
  };
 };
 i2c@75b9000 {
  hideep_z@6c {
   status = "disabled";
   hideep,project_name = "x2";
  };
 };

 /delete-node/ gen-vkeys;

 gpio_keys {
  /delete-node/ cam_focus;
 };

 /delete-node/ flash_led;

 sound-9335 {
  qcom,model = "msm8996-tasha-mtp-snd-card";

  qcom,audio-routing =
   "AIF4 VI", "MCLK",
   "RX_BIAS", "MCLK",
   "MADINPUT", "MCLK",
   "AMIC1", "MIC BIAS1",
   "MIC BIAS1", "Handset Mic",
   "AMIC2", "MIC BIAS2",
   "MIC BIAS2", "Headset Mic",
   "AMIC3", "MIC BIAS2",
   "MIC BIAS2", "USB Type-c Back Mic",
   "AMIC4", "MIC BIAS4",
   "MIC BIAS4", "REC ANC Analog Mic",
   "AMIC5", "MIC BIAS3",
   "MIC BIAS3", "ANC Analog Mic",
   "AMIC6", "MIC BIAS1",
   "MIC BIAS1", "Main Mic2";

  asoc-platform = <&pcm0>, <&pcm1>, <&pcm2>, <&voip>, <&voice>,
    <&loopback>, <&compress>, <&hostless>,
    <&afe>, <&lsm>, <&routing>, <&cpe>, <&compr>;
  asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1", "msm-pcm-dsp.2",
    "msm-voip-dsp", "msm-pcm-voice", "msm-pcm-loopback",
    "msm-compress-dsp", "msm-pcm-hostless", "msm-pcm-afe",
    "msm-lsm-client", "msm-pcm-routing", "msm-cpe-lsm",
    "msm-compr-dsp";
  asoc-cpu = <&dai_pri_auxpcm>, <&dai_sec_auxpcm>, <&dai_hdmi>,
    <&dai_pri_mi2s>, <&dai_sec_mi2s>,
    <&dai_tert_mi2s>, <&dai_quat_mi2s>,
    <&sb_0_rx>, <&sb_0_tx>, <&sb_1_rx>, <&sb_1_tx>,
    <&sb_2_rx>, <&sb_2_tx>, <&sb_3_rx>, <&sb_3_tx>,
    <&sb_4_rx>, <&sb_4_tx>, <&sb_5_tx>, <&afe_pcm_rx>,
    <&afe_pcm_tx>, <&afe_proxy_rx>, <&afe_proxy_tx>,
    <&incall_record_rx>, <&incall_record_tx>,
    <&incall_music_rx>, <&incall_music2_rx>,
    <&sb_5_rx>, <&sb_6_rx>;
  asoc-cpu-names = "msm-dai-q6-auxpcm.1", "msm-dai-q6-auxpcm.2",
    "msm-dai-q6-hdmi.8",
    "msm-dai-q6-mi2s.0", "msm-dai-q6-mi2s.1",
    "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3",
    "msm-dai-q6-dev.16384", "msm-dai-q6-dev.16385",
    "msm-dai-q6-dev.16386", "msm-dai-q6-dev.16387",
    "msm-dai-q6-dev.16388", "msm-dai-q6-dev.16389",
    "msm-dai-q6-dev.16390", "msm-dai-q6-dev.16391",
    "msm-dai-q6-dev.16392", "msm-dai-q6-dev.16393",
    "msm-dai-q6-dev.16395", "msm-dai-q6-dev.224",
    "msm-dai-q6-dev.225", "msm-dai-q6-dev.241",
    "msm-dai-q6-dev.240", "msm-dai-q6-dev.32771",
    "msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773",
    "msm-dai-q6-dev.32770", "msm-dai-q6-dev.16394",
    "msm-dai-q6-dev.16396";

  qcom,hdmi-audio-rx;
  letv,smartpa-audio;
  letv,hph_irq_detect = <0>;
  asoc-codec = <&stub_codec>, <&hdmi_audio>;
  asoc-codec-names = "msm-stub-codec.1", "msm-hdmi-audio-codec-rx";
  /delete-property/ qcom,hph-en1-gpio;
  /delete-property/ qcom,hph-en0-gpio;
  /delete-property/ qcom,us-euro-gpios;
  /delete-property/ qcom,wsa-devs;
  /delete-property/ qcom,wsa-aux-dev-prefix;
 };

 qcom,msm-dai-mi2s {
  compatible = "qcom,msm-dai-mi2s";
  dai_pri_mi2s: qcom,msm-dai-q6-mi2s-prim {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <0>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <2>;
   qcom,msm-mi2s-slave = <0>;
   qcom,msm-mi2s-ext-mclk = <0>;



  };
 };

 qcom,msm-dai-mi2s {
  compatible = "qcom,msm-dai-mi2s";
  dai_sec_mi2s: qcom,msm-dai-q6-mi2s-sec {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <1>;
   qcom,msm-mi2s-rx-lines = <2>;
   qcom,msm-mi2s-tx-lines = <0>;
   qcom,msm-mi2s-slave = <1>;
   qcom,msm-mi2s-ext-mclk = <0>;



  };
 };

 qcom,msm-dai-mi2s {
  compatible = "qcom,msm-dai-mi2s";
  dai_tert_mi2s: qcom,msm-dai-q6-mi2s-tert {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <2>;
   qcom,msm-mi2s-rx-lines = <2>;
   qcom,msm-mi2s-tx-lines = <1>;
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&tert_mi2s_active &tert_mi2s_sd0_active &tert_mi2s_sd1_active>;
   pinctrl-1 = <&tert_mi2s_sleep &tert_mi2s_sd0_sleep &tert_mi2s_sd1_sleep>;
  };
 };

 qcom,msm-dai-mi2s {
  compatible = "qcom,msm-dai-mi2s";
  dai_quat_mi2s: qcom,msm-dai-q6-mi2s-quat {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <3>;
   qcom,msm-mi2s-rx-lines = <7>;
   qcom,msm-mi2s-tx-lines = <8>;
   qcom,msm-mi2s-slave = <0>;
   qcom,msm-mi2s-ext-mclk = <12288000>;



  };
 };

 ir-remote {
  compatible = "qcom,ir-remote";
  lable = "maxq616-v";
  pinctrl-names = "ir_active", "ir_sleep";
  pinctrl-0 = <&blsp2_uart6_active>;
  pinctrl-1 = <&blsp2_uart6_sleep>;
  qcom,ir-en-gpio = <&tlmm 74 0>;
 };

 blsp2_uart6: serial@075b4000 {
  compatible = "qcom,msm-lsuart-v14";
  reg = <0x075b4000 0x1000>;
  interrupts = <0 118 0>;
  status = "disabled";

  clock-names = "core_clk", "iface_clk";
  clocks = <&clock_gcc 0x8feee5ab>,
   <&clock_gcc 0x8f283c1d>;
        };
};

&blsp2_uart6 {
 status = "ok";
};

&i2c_6 {
 usb_cclogic@28 {
  compatible = "analogix,ohio";
  reg = <0x28>;
  avdd33-supply = <&pm8994_l21>;
  dvdd_io-supply = <&pm8994_s4>;
  interrupt-extended = <&tlmm 73 0x3>,<&spmi_bus 0x0 0xd5 0x0>;
  p-on-gpio = <&tlmm 81 0x0>;
  reset-gpio = <&pmi8994_gpios 9 0x0>;
  cbl-det-gpio = <&pm8994_gpios 22 0x0>;
  intr-comm-gpio = <&tlmm 73 0x0>;
  uart-sw-gpio = <&tlmm 132 0x0>;
  uart-sw2-gpio = <&tlmm 21 0x0>;
  ad-sel-gpio = <&tlmm 25 0x0>;
 };
};

&i2c_7 {
 silabs4705@11 {
  status = "disabled";
 };
};

&i2c_8 {
 tfa9890@34 {
  compatible = "nxp,tfa9890";
  reg = <0x34>;
  interrupt-parent = <&tlmm>;
  interrupts = <122 0x00>;
  irq-gpio = <&tlmm 122 0x00>;
  reset-gpio = <&tlmm 90 0x00>;
 };

 nq@28 {
  status = "disabled";
 };

 at24@51 {
  compatible = "atmel,24c32";
  reg = <0x51>;
 };

};
&pm8994_mpps {


 /delete-node/ mpp@a100;
};


&pmi8994_haptics {
 status = "disabled";
};

&i2c_9 {
 drv2604l@5a {
  status = "ok";
  compatible = "ti,drv2604l";
  reg = <0x5a>;
  input-mode = <1>;
  loop-mode = <1>;
  rtp-format = <0>;
  actuator-type = <1>;
  frequency = <200>;
  vib-rated-mv = <1600>;
  vib-overdrive-mv = <2600>;
  enable-gpio = <&tlmm 38 0>;
 };
};


/{
 mtp_batterydata: qcom,battery-data {
  qcom,batt-id-range-pct = <15>;
# 1 "../arch/arm64/boot/dts/qcom/batterydata-le-x2-3200mah.dtsi" 1
qcom,2257929_letv_x2_3200mah_averaged_masterslave_dec21st2015 {

 qcom,max-voltage-uv = <4400000>;
 qcom,nom-batt-capacity-mah = <3200>;
 qcom,batt-id-kohm = <10>;
 qcom,battery-beta = <3380>;
 qcom,battery-type = "2257929_letv_x2_3200mah_averaged_masterslave_dec21st2015";
 qcom,chg-rslow-comp-c1 = <2417907>;
 qcom,chg-rslow-comp-c2 = <3212907>;
 qcom,chg-rs-to-rslow = <889142>;
 qcom,chg-rslow-comp-thr = <0x9F>;
 qcom,checksum = <0xE9E1>;
 qcom,gui-version = "PMI8996GUI - 1.1.0.0";
 qcom,fg-profile-data = [
  D7 83 69 7C
  DA 80 F1 76
  69 83 7B 75
  EF 89 AB 94
  FA 81 CC 99
  0F BC AD C3
  57 13 F0 83
  E1 7C 18 81
  46 77 61 83
  18 66 5E 88
  13 94 21 82
  08 9A 05 BD
  E4 C9 55 0E
  82 0C EB 59
  14 70 8B FD
  1E 3D 45 3C
  00 00 00 00
  23 44 C1 33
  FD 3E 00 00
  00 00 00 00
  00 00 00 00
  22 70 B2 6B
  81 6B 27 82
  9C 6F 36 62
  09 39 DD 79
  C0 6E B6 60
  D9 81 1B C2
  0C FF 61 21
  64 A0 71 0C
  28 00 FF 36
  F0 11 30 03
  00 00 00 0C
 ];
};
# 405 "../arch/arm64/boot/dts/qcom/msm8996-le_x2-dvt1.dtsi" 2
 };
};

&pmi8994_charger {
 qcom,float-voltage-mv = <4400>;
 qcom,fastchg-current-ma = <4500>;
 qcom,thermal-mitigation = <4500 3800 3000 1000 500>;
 qcom,usb-thermal-mitigation = <3000 2000 1000 0>;
 qcom,fastchg-current-comp = <1200>;
 qcom,float-voltage-comp = <16>;
 qcom,iterm-ma = <160>;
};

&pmi8994_fg {
 qcom,cold-bat-decidegc = <0>;
 qcom,cool-bat-decidegc = <150>;
 qcom,hot-bat-decidegc = <500>;
 qcom,fg-iterm-ma = <320>;
 qcom,fg-chg-iterm-ma = <160>;
 qcom,fg-cc-cv-threshold-mv = <4390>;
};

&uartblsp2dm1 {
        pinctrl-names = "default", "sleep";
        pinctrl-0 = <&uart_console_active>;
        pinctrl-1 = <&uart_console_sleep>;
};

&qusb_phy0 {
        qcom,qusb-phy-init-seq = <0x78 0x80
                                0xAC 0x84
                                0x94 0x88
                                0xCF 0x8C
                                0x30 0x08
                                0x79 0x0C
                                0x21 0x10
                                0x14 0x9C
                                0x80 0x04
                                0x9F 0x1C
                                0x00 0x18>;
};
&spi_11 {
 status = "disabled";
};

&usb3 {
 qcom,usbin-vadc = <&pmi8994_vadc>;
 qcom,usbtemp-vadc = <&pm8994_vadc>;
};

&pm8994_vadc {
 chan@79 {
  label = "usbtemp";
  reg = <0x79>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <2>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
 };
};

&pm8994_adc_tm {
 chan@79 {
  label = "usbtemp";
  reg = <0x79>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <2>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
  qcom,btm-channel-number = <0x88>;
  qcom,thermal-node;
 };
};

&soc {
 qcom,sensor-information {
  sensor_information36: qcom,sensor-information-36 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "usbtemp";
  };
 };
};
# 2 "../arch/arm64/boot/dts/qcom/msm8996-le_x2-dvt1.1.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-sharp-dualmipi-cmd-le_x2-dvt1_1.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-sharp-dualmipi-cmd-le_x2-dvt1_1.dtsi"
&mdss_mdp {
 dsi_dual_sharp_cmd: qcom,mdss_dsi_sharp_qhd_dualdsi_cmd_le_x2 {
  qcom,mdss-dsi-panel-name = "le_x2_mdss_dsi_sharp_qhd_dualdsi_cmd";
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <720>;
  qcom,mdss-dsi-panel-height = <2560>;
  qcom,mdss-pan-physical-width-dimension = <71>;
  qcom,mdss-pan-physical-height-dimension = <126>;
  qcom,mdss-dsi-h-front-porch = <154>;
  qcom,mdss-dsi-h-back-porch = <100>;
  qcom,mdss-dsi-h-pulse-width = <10>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <7>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [cd 32 22 00 60 64 26 34 29 03
         04 00];
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-t-clk-post = <0x0d>;
  qcom,mdss-dsi-t-clk-pre = <0x30>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-brightness-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,ulps-enabled;
  qcom,dcs-cmd-by-left;
  qcom,config-select = <&dsi_sharp_qhd_dualdsi_cmd_le_x2_config0>;
  qcom,mdss-dsi-on-command = [
     15 01 00 00 00 00 02 FF 10
     15 01 00 00 00 00 02 FB 01
     15 01 00 00 00 00 02 BA 03
     15 01 00 00 00 00 02 E5 01
     15 01 00 00 00 00 02 35 00
     15 01 00 00 00 00 02 BB 03
     15 01 00 00 00 00 02 B0 03
     39 01 00 00 00 00 06 3B 03 08 08 64 9A
     05 01 00 00 78 00 01 11
     05 01 00 00 20 00 01 29
  ];

  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command = [
     15 01 00 00 00 00 02 FF 10
     15 01 00 00 00 00 02 FB 01
     05 01 00 00 32 00 01 28
     05 01 00 00 78 00 01 10
     15 01 00 00 78 00 02 4f 01];
  qcom,mdss-dsi-off-command-state = "dsi_lp_mode";

  dsi_sharp_qhd_dualdsi_cmd_le_x2_config0: config0 {
  qcom,split-mode = "pingpong-split";
  };
 };
};
# 3 "../arch/arm64/boot/dts/qcom/msm8996-le_x2-dvt1.1.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/dsi-panel-truly-dualmipi-cmd-le_x2-dvt2.dtsi" 1
# 13 "../arch/arm64/boot/dts/qcom/dsi-panel-truly-dualmipi-cmd-le_x2-dvt2.dtsi"
&mdss_mdp {
 dsi_dualdsi_truly_cmd: qcom,mdss_dsi_truly_qhd_dualdsi_cmd_le_x2 {
  qcom,mdss-dsi-panel-name = "le_x2_mdss_dsi_sharp_qhd_dualdsi_cmd";
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <720>;
  qcom,mdss-dsi-panel-height = <2560>;
  qcom,mdss-pan-physical-width-dimension = <71>;
  qcom,mdss-pan-physical-height-dimension = <126>;
  qcom,mdss-dsi-h-front-porch = <80>;
  qcom,mdss-dsi-h-back-porch = <60>;
  qcom,mdss-dsi-h-pulse-width = <10>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <7>;
  qcom,mdss-dsi-v-front-porch = <8>;
  qcom,mdss-dsi-v-pulse-width = <1>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-h-sync-pulse = <0>;
  qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-panel-timings = [cd 32 22 00 60 64 26 34 29 03
         04 00];
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,cont-splash-enabled;
  qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
  qcom,mdss-dsi-panel-timings-8996 = [23 1e 07 08 05 03 04 a0
      23 1e 07 08 05 03 04 a0
      23 1e 07 08 05 03 04 a0
      23 1e 07 08 05 03 04 a0
      23 18 07 08 05 03 04 a0];
  qcom,mdss-dsi-reset-sequence = <1 10>, <0 10>, <1 10>;
  qcom,mdss-dsi-t-clk-post = <0x03>;
  qcom,mdss-dsi-t-clk-pre = <0x2d>;
  qcom,mdss-mdp-transfer-time-us = <10000>;
  qcom,mdss-dsi-bl-max-level = <4095>;
  qcom,mdss-brightness-max-level = <4095>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-wr-mem-start = <0x2c>;
  qcom,mdss-dsi-wr-mem-continue = <0x3c>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;
  qcom,ulps-enabled;
  qcom,dcs-cmd-by-left;
  qcom,config-select = <&dsi_truly_qhd_dualdsi_cmd_le_x2_config0>;
  qcom,mdss-dsi-on-command = [
15 01 00 00 00 00 02 FF 20
15 01 00 00 00 00 02 FB 01
15 01 00 00 00 00 02 00 01
15 01 00 00 00 00 02 01 33
15 01 00 00 00 00 02 02 45
15 01 00 00 00 00 02 04 10
15 01 00 00 00 00 02 05 50
15 01 00 00 00 00 02 06 98
15 01 00 00 00 00 02 07 9A
15 01 00 00 00 00 02 08 08
15 01 00 00 00 00 02 09 D7
15 01 00 00 00 00 02 0A D7
15 01 00 00 00 00 02 0B D7
15 01 00 00 00 00 02 0C D7
15 01 00 00 00 00 02 0D 00
15 01 00 00 00 00 02 0E A3
15 01 00 00 00 00 02 0F 9E
15 01 00 00 00 00 02 11 B4
15 01 00 00 00 00 02 12 B4
15 01 00 00 00 00 02 13 00
15 01 00 00 00 00 02 14 0A
15 01 00 00 00 00 02 15 9A
15 01 00 00 00 00 02 16 9A
15 01 00 00 00 00 02 17 B4
15 01 00 00 00 00 02 18 B4
15 01 00 00 00 00 02 19 B4
15 01 00 00 00 00 02 1A B4
15 01 00 00 00 00 02 1C 44
15 01 00 00 00 00 02 1D 44
15 01 00 00 00 00 02 30 6f
15 01 00 00 00 00 02 31 52
15 01 00 00 00 00 02 32 3D
15 01 00 00 00 00 02 44 37
15 01 00 00 00 00 02 45 A9
15 01 00 00 00 00 02 46 82
15 01 00 00 00 00 02 48 A8
15 01 00 00 00 00 02 4E 21
15 01 00 00 00 00 02 4F 43
15 01 00 00 00 00 02 50 65
15 01 00 00 00 00 02 51 87
15 01 00 00 00 00 02 52 A9
15 01 00 00 00 00 02 53 CB
15 01 00 00 00 00 02 54 ED
15 01 00 00 00 00 02 55 1F
15 01 00 00 00 00 02 56 80
15 01 00 00 00 00 02 58 00
15 01 00 00 00 00 02 59 00
15 01 00 00 00 00 02 5A 00
15 01 00 00 00 00 02 5B 00
15 01 00 00 00 00 02 5C 80
15 01 00 00 00 00 02 5D 82
15 01 00 00 00 00 02 5E 00
15 01 00 00 00 00 02 5F 00
15 01 00 00 00 00 02 60 00
15 01 00 00 00 00 02 61 00
15 01 00 00 00 00 02 62 00
15 01 00 00 00 00 02 63 00
15 01 00 00 00 00 02 64 00
15 01 00 00 00 00 02 65 00
15 01 00 00 00 00 02 66 00
15 01 00 00 00 00 02 67 00
15 01 00 00 00 00 02 68 03
15 01 00 00 00 00 02 6B 43
15 01 00 00 00 00 02 6D 33
15 01 00 00 00 00 02 6E 00
15 01 00 00 00 00 02 6F 00
15 01 00 00 00 00 02 71 54
15 01 00 00 00 00 02 72 11
15 01 00 00 00 00 02 74 00
15 01 00 00 00 00 02 FF 23
15 01 00 00 00 00 02 FB 01
15 01 00 00 00 00 02 07 20
15 01 00 00 00 00 02 45 01
15 01 00 00 00 00 02 46 FF
15 01 00 00 00 00 02 FF 24
15 01 00 00 00 00 02 FB 01
15 01 00 00 00 00 02 00 19
15 01 00 00 00 00 02 01 03
15 01 00 00 00 00 02 02 04
15 01 00 00 00 00 02 03 1B
15 01 00 00 00 00 02 04 1D
15 01 00 00 00 00 02 05 01
15 01 00 00 00 00 02 06 0C
15 01 00 00 00 00 02 07 0F
15 01 00 00 00 00 02 08 1F
15 01 00 00 00 00 02 09 00
15 01 00 00 00 00 02 0A 00
15 01 00 00 00 00 02 0B 13
15 01 00 00 00 00 02 0C 16
15 01 00 00 00 00 02 0D 14
15 01 00 00 00 00 02 0E 15
15 01 00 00 00 00 02 0F 00
15 01 00 00 00 00 02 10 19
15 01 00 00 00 00 02 11 03
15 01 00 00 00 00 02 12 04
15 01 00 00 00 00 02 13 1B
15 01 00 00 00 00 02 14 1D
15 01 00 00 00 00 02 15 01
15 01 00 00 00 00 02 16 0C
15 01 00 00 00 00 02 17 0F
15 01 00 00 00 00 02 18 1F
15 01 00 00 00 00 02 19 00
15 01 00 00 00 00 02 1A 00
15 01 00 00 00 00 02 1B 13
15 01 00 00 00 00 02 1C 16
15 01 00 00 00 00 02 1D 14
15 01 00 00 00 00 02 1E 15
15 01 00 00 00 00 02 1F 00
15 01 00 00 00 00 02 21 01
15 01 00 00 00 00 02 22 10
15 01 00 00 00 00 02 23 28
15 01 00 00 00 00 02 24 28
15 01 00 00 00 00 02 25 5D
15 01 00 00 00 00 02 26 28
15 01 00 00 00 00 02 27 28
15 01 00 00 00 00 02 29 D8
15 01 00 00 00 00 02 2A 15
15 01 00 00 00 00 02 2B 00
15 01 00 00 00 00 02 2D 00
15 01 00 00 00 00 02 2F 02
15 01 00 00 00 00 02 30 02
15 01 00 00 00 00 02 31 00
15 01 00 00 00 00 02 32 23
15 01 00 00 00 00 02 33 01
15 01 00 00 00 00 02 34 03
15 01 00 00 00 00 02 35 49
15 01 00 00 00 00 02 36 00
15 01 00 00 00 00 02 37 1D
15 01 00 00 00 00 02 38 08
15 01 00 00 00 00 02 39 03
15 01 00 00 00 00 02 3A 49
15 01 00 00 00 00 02 42 01
15 01 00 00 00 00 02 43 8C
15 01 00 00 00 00 02 44 A3
15 01 00 00 00 00 02 48 8C
15 01 00 00 00 00 02 49 A3
15 01 00 00 00 00 02 5B 00
15 01 00 00 00 00 02 5F 4D
15 01 00 00 00 00 02 63 00
15 01 00 00 00 00 02 67 04
15 01 00 00 00 00 02 6E 10
15 01 00 00 00 00 02 72 02
15 01 00 00 00 00 02 73 00
15 01 00 00 00 00 02 74 04
15 01 00 00 00 00 02 75 1B
15 01 00 00 00 00 02 76 05
15 01 00 00 00 00 02 77 01
15 01 00 00 00 00 02 78 00
15 01 00 00 00 00 02 79 00
15 01 00 00 00 00 02 7A 00
15 01 00 00 00 00 02 7B 91
15 01 00 00 00 00 02 7C DA
15 01 00 00 00 00 02 7D 10
15 01 00 00 00 00 02 7E 04
15 01 00 00 00 00 02 7F 1B
15 01 00 00 00 00 02 80 00
15 01 00 00 00 00 02 81 05
15 01 00 00 00 00 02 82 01
15 01 00 00 00 00 02 83 00
15 01 00 00 00 00 02 84 05
15 01 00 00 00 00 02 85 05
15 01 00 00 00 00 02 86 1B
15 01 00 00 00 00 02 87 1B
15 01 00 00 00 00 02 88 1B
15 01 00 00 00 00 02 89 1B
15 01 00 00 00 00 02 8A 00
15 01 00 00 00 00 02 8B F0
15 01 00 00 00 00 02 8C 00
15 01 00 00 00 00 02 8F 63
15 01 00 00 00 00 02 90 51
15 01 00 00 00 00 02 91 40
15 01 00 00 00 00 02 92 51
15 01 00 00 00 00 02 93 08
15 01 00 00 00 00 02 94 08
15 01 00 00 00 00 02 95 51
15 01 00 00 00 00 02 96 51
15 01 00 00 00 00 02 97 00
15 01 00 00 00 00 02 98 00
15 01 00 00 00 00 02 99 33
15 01 00 00 00 00 02 9B FF
15 01 00 00 00 00 02 9C 01
15 01 00 00 00 00 02 9D b0
15 01 00 00 00 00 02 A5 10
15 01 00 00 00 00 02 A6 01
15 01 00 00 00 00 02 A9 21
15 01 00 00 00 00 02 B3 2A
15 01 00 00 00 00 02 B4 DA
15 01 00 00 00 00 02 BA 83
15 01 00 00 00 00 02 C4 24
15 01 00 00 00 00 02 C5 3A
15 01 00 00 00 00 02 C6 09
15 01 00 00 00 00 02 C7 00
15 01 00 00 00 00 02 C9 C0
15 01 00 00 00 00 02 CA 04
15 01 00 00 00 00 02 D5 3F
15 01 00 00 00 00 02 D6 10
15 01 00 00 00 00 02 D7 3F
15 01 00 00 00 00 02 D8 10
15 01 00 00 00 00 02 D9 EE
15 01 00 00 00 00 02 DA 49
15 01 00 00 00 00 02 DB 94
15 01 00 00 00 00 02 E9 33
15 01 00 00 00 00 02 EB 28
15 01 00 00 00 00 02 EC 00
15 01 00 00 00 00 02 EE 00
15 01 00 00 00 00 02 EF 06
15 01 00 00 00 00 02 F0 01
15 01 00 00 00 00 02 F1 01
15 01 00 00 00 00 02 F2 0D
15 01 00 00 00 00 02 F3 48
15 01 00 00 00 00 02 F6 00
15 01 00 00 00 00 02 F7 00
15 01 00 00 00 00 02 F8 00
15 01 00 00 00 00 02 F9 00
15 01 00 00 00 00 02 FF 26
15 01 00 00 00 00 02 FB 01
15 01 00 00 00 00 02 00 AB
15 01 00 00 00 00 02 01 00
15 01 00 00 00 00 02 02 80
15 01 00 00 00 00 02 03 08
15 01 00 00 00 00 02 04 01
15 01 00 00 00 00 02 05 32
15 01 00 00 00 00 02 06 4C
15 01 00 00 00 00 02 07 26
15 01 00 00 00 00 02 08 09
15 01 00 00 00 00 02 09 02
15 01 00 00 00 00 02 0A 32
15 01 00 00 00 00 02 0B 55
15 01 00 00 00 00 02 0C 14
15 01 00 00 00 00 02 0D 28
15 01 00 00 00 00 02 0E 00
15 01 00 00 00 00 02 0F 00
15 01 00 00 00 00 02 10 00
15 01 00 00 00 00 02 11 22
15 01 00 00 00 00 02 12 0A
15 01 00 00 00 00 02 13 20
15 01 00 00 00 00 02 14 06
15 01 00 00 00 00 02 15 00
15 01 00 00 00 00 02 16 40
15 01 00 00 00 00 02 19 43
15 01 00 00 00 00 02 1A 03
15 01 00 00 00 00 02 1B 25
15 01 00 00 00 00 02 1C 11
15 01 00 00 00 00 02 1D 00
15 01 00 00 00 00 02 1E 80
15 01 00 00 00 00 02 1F 00
15 01 00 00 00 00 02 20 00
15 01 00 00 00 00 02 21 03
15 01 00 00 00 00 02 22 22
15 01 00 00 00 00 02 23 25
15 01 00 00 00 00 02 24 00
15 01 00 00 00 00 02 25 A7
15 01 00 00 00 00 02 26 00
15 01 00 00 00 00 02 27 A5
15 01 00 00 00 00 02 28 06
15 01 00 00 00 00 02 29 85
15 01 00 00 00 00 02 2A 3f
15 01 00 00 00 00 02 2B 97
15 01 00 00 00 00 02 2F 25
15 01 00 00 00 00 02 30 26
15 01 00 00 00 00 02 31 41
15 01 00 00 00 00 02 32 04
15 01 00 00 00 00 02 33 04
15 01 00 00 00 00 02 34 2B
15 01 00 00 00 00 02 35 00
15 01 00 00 00 00 02 36 00
15 01 00 00 00 00 02 37 C8
15 01 00 00 00 00 02 38 26
15 01 00 00 00 00 02 39 25
15 01 00 00 00 00 02 3A 26
15 01 00 00 00 00 02 3F EB
15 01 00 00 00 00 02 41 21
15 01 00 00 00 00 02 42 03
15 01 00 00 00 00 02 43 00
15 01 00 00 00 00 02 44 11
15 01 00 00 00 00 02 45 00
15 01 00 00 00 00 02 46 00
15 01 00 00 00 00 02 47 00
15 01 00 00 00 00 02 48 00
15 01 00 00 00 00 02 49 03
15 01 00 00 00 00 02 4A 00
15 01 00 00 00 00 02 4B 00
15 01 00 00 00 00 02 4C 01
15 01 00 00 00 00 02 4D 4E
15 01 00 00 00 00 02 4E 01
15 01 00 00 00 00 02 4F 4C
15 01 00 00 00 00 02 50 0D
15 01 00 00 00 00 02 51 0E
15 01 00 00 00 00 02 52 23
15 01 00 00 00 00 02 53 97
15 01 00 00 00 00 02 54 4B
15 01 00 00 00 00 02 55 4C
15 01 00 00 00 00 02 56 20
15 01 00 00 00 00 02 58 04
15 01 00 00 00 00 02 59 04
15 01 00 00 00 00 02 5A 09
15 01 00 00 00 00 02 5B 00
15 01 00 00 00 00 02 5C 00
15 01 00 00 00 00 02 5D C8
15 01 00 00 00 00 02 5E 4C
15 01 00 00 00 00 02 5F 4B
15 01 00 00 00 00 02 60 00
15 01 00 00 00 00 02 80 2B
15 01 00 00 00 00 02 81 43
15 01 00 00 00 00 02 82 03
15 01 00 00 00 00 02 83 25
15 01 00 00 00 00 02 84 11
15 01 00 00 00 00 02 85 00
15 01 00 00 00 00 02 86 80
15 01 00 00 00 00 02 87 00
15 01 00 00 00 00 02 88 00
15 01 00 00 00 00 02 89 03
15 01 00 00 00 00 02 8A 22
15 01 00 00 00 00 02 8B 25
15 01 00 00 00 00 02 8C 00
15 01 00 00 00 00 02 8D A4
15 01 00 00 00 00 02 8E 00
15 01 00 00 00 00 02 8F A2
15 01 00 00 00 00 02 90 06
15 01 00 00 00 00 02 91 63
15 01 00 00 00 00 02 92 3f
15 01 00 00 00 00 02 93 97
15 01 00 00 00 00 02 94 25
15 01 00 00 00 00 02 95 26
15 01 00 00 00 00 02 96 41
15 01 00 00 00 00 02 97 04
15 01 00 00 00 00 02 98 04
15 01 00 00 00 00 02 99 F0
15 01 00 00 00 00 02 9A 00
15 01 00 00 00 00 02 9B 00
15 01 00 00 00 00 02 9C C8
15 01 00 00 00 00 02 9D 50
15 01 00 00 00 00 02 9E 26
15 01 00 00 00 00 02 9F 25
15 01 00 00 00 00 02 A0 26
15 01 00 00 00 00 02 A2 00
15 01 00 00 00 00 02 A3 33
15 01 00 00 00 00 02 A5 40
15 01 00 00 00 00 02 A6 40
15 01 00 00 00 00 02 AC 91
15 01 00 00 00 00 02 AD 66
15 01 00 00 00 00 02 AE 66
15 01 00 00 00 00 02 B1 40
15 01 00 00 00 00 02 B2 40
15 01 00 00 00 00 02 B4 40
15 01 00 00 00 00 02 B5 40
15 01 00 00 00 00 02 B7 40
15 01 00 00 00 00 02 B8 40
15 01 00 00 00 00 02 BA 22
15 01 00 00 00 00 02 BB 00
15 01 00 00 00 00 02 C2 01
15 01 00 00 00 00 02 C3 01
15 01 00 00 00 00 02 C4 01
15 01 00 00 00 00 02 C5 01
15 01 00 00 00 00 02 C6 01
15 01 00 00 00 00 02 C8 00
15 01 00 00 00 00 02 C9 00
15 01 00 00 00 00 02 CA 00
15 01 00 00 00 00 02 CD 00
15 01 00 00 00 00 02 CE 00
15 01 00 00 00 00 02 D6 04
15 01 00 00 00 00 02 D7 00
15 01 00 00 00 00 02 D8 0D
15 01 00 00 00 00 02 D9 00
15 01 00 00 00 00 02 DA 00
15 01 00 00 00 00 02 DB 00
15 01 00 00 00 00 02 DC 00
15 01 00 00 00 00 02 DD 00
15 01 00 00 00 00 02 DE 00
15 01 00 00 00 00 02 DF 01
15 01 00 00 00 00 02 E0 00
15 01 00 00 00 00 02 E1 00
15 01 00 00 00 00 02 E2 19
15 01 00 00 00 00 02 E3 04
15 01 00 00 00 00 02 E4 00
15 01 00 00 00 00 02 E5 04
15 01 00 00 00 00 02 E6 00
15 01 00 00 00 00 02 E7 12
15 01 00 00 00 00 02 E8 00
15 01 00 00 00 00 02 E9 50
15 01 00 00 00 00 02 EA 10
15 01 00 00 00 00 02 EB 02
15 01 00 00 00 00 02 FF 27
15 01 00 00 00 00 02 FB 01
15 01 00 00 00 00 02 02 04
15 01 00 00 00 00 02 12 A0
15 01 00 00 00 00 02 13 60
15 01 00 00 00 00 02 14 23
15 01 00 00 00 00 02 15 00
15 01 00 00 00 00 02 16 23
15 01 00 00 00 00 02 17 00
15 01 00 00 00 00 02 18 23
15 01 00 00 00 00 02 19 00
15 01 00 00 00 00 02 58 12
15 01 00 00 00 00 02 59 12
15 01 00 00 00 00 02 5A 12
15 01 00 00 00 00 02 5B 12
15 01 00 00 00 00 02 5C 12
15 01 00 00 00 00 02 5D 12
15 01 00 00 00 00 02 5E 0F
15 01 00 00 00 00 02 5F 00
15 01 00 00 00 00 02 62 00
15 01 00 00 00 00 02 63 00
15 01 00 00 00 00 02 64 00
15 01 00 00 00 00 02 65 00
15 01 00 00 00 00 02 66 00
15 01 00 00 00 00 02 67 00
15 01 00 00 00 00 02 6C 12
15 01 00 00 00 00 02 6D 12
15 01 00 00 00 00 02 6E 12
15 01 00 00 00 00 02 6F 12
15 01 00 00 00 00 02 70 12
15 01 00 00 00 00 02 71 12
15 01 00 00 00 00 02 72 0F
15 01 00 00 00 00 02 73 00
15 01 00 00 00 00 02 76 00
15 01 00 00 00 00 02 77 00
15 01 00 00 00 00 02 78 00
15 01 00 00 00 00 02 79 00
15 01 00 00 00 00 02 7A 00
15 01 00 00 00 00 02 7B 00
15 01 00 00 00 00 02 80 12
15 01 00 00 00 00 02 81 12
15 01 00 00 00 00 02 82 12
15 01 00 00 00 00 02 83 12
15 01 00 00 00 00 02 84 12
15 01 00 00 00 00 02 85 12
15 01 00 00 00 00 02 86 0F
15 01 00 00 00 00 02 87 00
15 01 00 00 00 00 02 8A 00
15 01 00 00 00 00 02 8B 00
15 01 00 00 00 00 02 8C 00
15 01 00 00 00 00 02 8D 00
15 01 00 00 00 00 02 8E 00
15 01 00 00 00 00 02 8F 00
15 01 00 00 00 00 02 94 12
15 01 00 00 00 00 02 95 12
15 01 00 00 00 00 02 96 12
15 01 00 00 00 00 02 97 12
15 01 00 00 00 00 02 98 12
15 01 00 00 00 00 02 99 12
15 01 00 00 00 00 02 9A 0F
15 01 00 00 00 00 02 9B 00
15 01 00 00 00 00 02 9E 00
15 01 00 00 00 00 02 9F 00
15 01 00 00 00 00 02 A0 00
15 01 00 00 00 00 02 A2 00
15 01 00 00 00 00 02 A3 00
15 01 00 00 00 00 02 A4 00
15 01 00 00 00 00 02 FF 28
15 01 00 00 00 00 02 FB 01
15 01 00 00 00 00 02 60 0A
15 01 00 00 00 00 02 63 32
15 01 00 00 00 00 02 64 01
15 01 00 00 00 00 02 68 DA
15 01 00 00 00 00 02 69 00
15 01 00 00 00 00 02 FF 29
15 01 00 00 00 00 02 FB 01
15 01 00 00 00 00 02 60 0A
15 01 00 00 00 00 02 63 32
15 01 00 00 00 00 02 64 01
15 01 00 00 00 00 02 68 DA
15 01 00 00 00 00 02 69 00
15 01 00 00 00 00 02 FF E0
15 01 00 00 00 00 02 FB 01
15 01 00 00 00 00 02 35 40
15 01 00 00 00 00 02 36 40
15 01 00 00 00 00 02 37 00
15 01 00 00 00 00 02 89 C6
15 01 00 00 00 00 02 FF F0
15 01 00 00 00 00 02 FB 01
15 01 00 00 00 00 02 EA 40
15 01 00 00 00 00 02 FF 20
15 01 00 00 00 00 02 FB 01
15 01 00 00 00 00 02 75 00
15 01 00 00 00 00 02 76 00
15 01 00 00 00 00 02 77 00
15 01 00 00 00 00 02 78 1D
15 01 00 00 00 00 02 79 00
15 01 00 00 00 00 02 7A 51
15 01 00 00 00 00 02 7B 00
15 01 00 00 00 00 02 7C 79
15 01 00 00 00 00 02 7D 00
15 01 00 00 00 00 02 7E 97
15 01 00 00 00 00 02 7F 00
15 01 00 00 00 00 02 80 B1
15 01 00 00 00 00 02 81 00
15 01 00 00 00 00 02 82 C9
15 01 00 00 00 00 02 83 00
15 01 00 00 00 00 02 84 DD
15 01 00 00 00 00 02 85 00
15 01 00 00 00 00 02 86 F0
15 01 00 00 00 00 02 87 01
15 01 00 00 00 00 02 88 2B
15 01 00 00 00 00 02 89 01
15 01 00 00 00 00 02 8A 58
15 01 00 00 00 00 02 8B 01
15 01 00 00 00 00 02 8C 9A
15 01 00 00 00 00 02 8D 01
15 01 00 00 00 00 02 8E CD
15 01 00 00 00 00 02 8F 02
15 01 00 00 00 00 02 90 15
15 01 00 00 00 00 02 91 02
15 01 00 00 00 00 02 92 4D
15 01 00 00 00 00 02 93 02
15 01 00 00 00 00 02 94 4F
15 01 00 00 00 00 02 95 02
15 01 00 00 00 00 02 96 84
15 01 00 00 00 00 02 97 02
15 01 00 00 00 00 02 98 BD
15 01 00 00 00 00 02 99 02
15 01 00 00 00 00 02 9A E1
15 01 00 00 00 00 02 9B 03
15 01 00 00 00 00 02 9C 12
15 01 00 00 00 00 02 9D 03
15 01 00 00 00 00 02 9E 34
15 01 00 00 00 00 02 9F 03
15 01 00 00 00 00 02 A0 65
15 01 00 00 00 00 02 A2 03
15 01 00 00 00 00 02 A3 74
15 01 00 00 00 00 02 A4 03
15 01 00 00 00 00 02 A5 84
15 01 00 00 00 00 02 A6 03
15 01 00 00 00 00 02 A7 96
15 01 00 00 00 00 02 A9 03
15 01 00 00 00 00 02 AA AA
15 01 00 00 00 00 02 AB 03
15 01 00 00 00 00 02 AC BF
15 01 00 00 00 00 02 AD 03
15 01 00 00 00 00 02 AE D8
15 01 00 00 00 00 02 AF 03
15 01 00 00 00 00 02 B0 F2
15 01 00 00 00 00 02 B1 03
15 01 00 00 00 00 02 B2 FF
15 01 00 00 00 00 02 B3 00
15 01 00 00 00 00 02 B4 00
15 01 00 00 00 00 02 B5 00
15 01 00 00 00 00 02 B6 1D
15 01 00 00 00 00 02 B7 00
15 01 00 00 00 00 02 B8 51
15 01 00 00 00 00 02 B9 00
15 01 00 00 00 00 02 BA 79
15 01 00 00 00 00 02 BB 00
15 01 00 00 00 00 02 BC 97
15 01 00 00 00 00 02 BD 00
15 01 00 00 00 00 02 BE B1
15 01 00 00 00 00 02 BF 00
15 01 00 00 00 00 02 C0 C9
15 01 00 00 00 00 02 C1 00
15 01 00 00 00 00 02 C2 DD
15 01 00 00 00 00 02 C3 00
15 01 00 00 00 00 02 C4 F0
15 01 00 00 00 00 02 C5 01
15 01 00 00 00 00 02 C6 2B
15 01 00 00 00 00 02 C7 01
15 01 00 00 00 00 02 C8 58
15 01 00 00 00 00 02 C9 01
15 01 00 00 00 00 02 CA 9A
15 01 00 00 00 00 02 CB 01
15 01 00 00 00 00 02 CC CD
15 01 00 00 00 00 02 CD 02
15 01 00 00 00 00 02 CE 15
15 01 00 00 00 00 02 CF 02
15 01 00 00 00 00 02 D0 4D
15 01 00 00 00 00 02 D1 02
15 01 00 00 00 00 02 D2 4F
15 01 00 00 00 00 02 D3 02
15 01 00 00 00 00 02 D4 84
15 01 00 00 00 00 02 D5 02
15 01 00 00 00 00 02 D6 BD
15 01 00 00 00 00 02 D7 02
15 01 00 00 00 00 02 D8 E1
15 01 00 00 00 00 02 D9 03
15 01 00 00 00 00 02 DA 12
15 01 00 00 00 00 02 DB 03
15 01 00 00 00 00 02 DC 34
15 01 00 00 00 00 02 DD 03
15 01 00 00 00 00 02 DE 65
15 01 00 00 00 00 02 DF 03
15 01 00 00 00 00 02 E0 74
15 01 00 00 00 00 02 E1 03
15 01 00 00 00 00 02 E2 84
15 01 00 00 00 00 02 E3 03
15 01 00 00 00 00 02 E4 96
15 01 00 00 00 00 02 E5 03
15 01 00 00 00 00 02 E6 AA
15 01 00 00 00 00 02 E7 03
15 01 00 00 00 00 02 E8 BF
15 01 00 00 00 00 02 E9 03
15 01 00 00 00 00 02 EA D8
15 01 00 00 00 00 02 EB 03
15 01 00 00 00 00 02 EC F2
15 01 00 00 00 00 02 ED 03
15 01 00 00 00 00 02 EE FF
15 01 00 00 00 00 02 FF 20
15 01 00 00 00 00 02 FB 01
15 01 00 00 00 00 02 EF 00
15 01 00 00 00 00 02 F0 45
15 01 00 00 00 00 02 F1 00
15 01 00 00 00 00 02 F2 5B
15 01 00 00 00 00 02 F3 00
15 01 00 00 00 00 02 F4 85
15 01 00 00 00 00 02 F5 00
15 01 00 00 00 00 02 F6 A5
15 01 00 00 00 00 02 F7 00
15 01 00 00 00 00 02 F8 BF
15 01 00 00 00 00 02 F9 00
15 01 00 00 00 00 02 FA D6
15 01 00 00 00 00 02 FF 21
15 01 00 00 00 00 02 FB 01
15 01 00 00 00 00 02 00 00
15 01 00 00 00 00 02 01 EA
15 01 00 00 00 00 02 02 00
15 01 00 00 00 00 02 03 FC
15 01 00 00 00 00 02 04 01
15 01 00 00 00 00 02 05 0C
15 01 00 00 00 00 02 06 01
15 01 00 00 00 00 02 07 42
15 01 00 00 00 00 02 08 01
15 01 00 00 00 00 02 09 6A
15 01 00 00 00 00 02 0A 01
15 01 00 00 00 00 02 0B A8
15 01 00 00 00 00 02 0C 01
15 01 00 00 00 00 02 0D D8
15 01 00 00 00 00 02 0E 02
15 01 00 00 00 00 02 0F 1C
15 01 00 00 00 00 02 10 02
15 01 00 00 00 00 02 11 53
15 01 00 00 00 00 02 12 02
15 01 00 00 00 00 02 13 54
15 01 00 00 00 00 02 14 02
15 01 00 00 00 00 02 15 88
15 01 00 00 00 00 02 16 02
15 01 00 00 00 00 02 17 C1
15 01 00 00 00 00 02 18 02
15 01 00 00 00 00 02 19 E4
15 01 00 00 00 00 02 1A 03
15 01 00 00 00 00 02 1B 14
15 01 00 00 00 00 02 1C 03
15 01 00 00 00 00 02 1D 36
15 01 00 00 00 00 02 1E 03
15 01 00 00 00 00 02 1F 67
15 01 00 00 00 00 02 20 03
15 01 00 00 00 00 02 21 76
15 01 00 00 00 00 02 22 03
15 01 00 00 00 00 02 23 86
15 01 00 00 00 00 02 24 03
15 01 00 00 00 00 02 25 98
15 01 00 00 00 00 02 26 03
15 01 00 00 00 00 02 27 AB
15 01 00 00 00 00 02 28 03
15 01 00 00 00 00 02 29 C1
15 01 00 00 00 00 02 2A 03
15 01 00 00 00 00 02 2B D8
15 01 00 00 00 00 02 2D 03
15 01 00 00 00 00 02 2F F2
15 01 00 00 00 00 02 30 03
15 01 00 00 00 00 02 31 FF
15 01 00 00 00 00 02 32 00
15 01 00 00 00 00 02 33 45
15 01 00 00 00 00 02 34 00
15 01 00 00 00 00 02 35 5B
15 01 00 00 00 00 02 36 00
15 01 00 00 00 00 02 37 85
15 01 00 00 00 00 02 38 00
15 01 00 00 00 00 02 39 A5
15 01 00 00 00 00 02 3A 00
15 01 00 00 00 00 02 3B BF
15 01 00 00 00 00 02 3D 00
15 01 00 00 00 00 02 3F D6
15 01 00 00 00 00 02 40 00
15 01 00 00 00 00 02 41 EA
15 01 00 00 00 00 02 42 00
15 01 00 00 00 00 02 43 FC
15 01 00 00 00 00 02 44 01
15 01 00 00 00 00 02 45 0C
15 01 00 00 00 00 02 46 01
15 01 00 00 00 00 02 47 42
15 01 00 00 00 00 02 48 01
15 01 00 00 00 00 02 49 6A
15 01 00 00 00 00 02 4A 01
15 01 00 00 00 00 02 4B A8
15 01 00 00 00 00 02 4C 01
15 01 00 00 00 00 02 4D D8
15 01 00 00 00 00 02 4E 02
15 01 00 00 00 00 02 4F 1C
15 01 00 00 00 00 02 50 02
15 01 00 00 00 00 02 51 53
15 01 00 00 00 00 02 52 02
15 01 00 00 00 00 02 53 54
15 01 00 00 00 00 02 54 02
15 01 00 00 00 00 02 55 88
15 01 00 00 00 00 02 56 02
15 01 00 00 00 00 02 58 C1
15 01 00 00 00 00 02 59 02
15 01 00 00 00 00 02 5A E4
15 01 00 00 00 00 02 5B 03
15 01 00 00 00 00 02 5C 14
15 01 00 00 00 00 02 5D 03
15 01 00 00 00 00 02 5E 36
15 01 00 00 00 00 02 5F 03
15 01 00 00 00 00 02 60 67
15 01 00 00 00 00 02 61 03
15 01 00 00 00 00 02 62 76
15 01 00 00 00 00 02 63 03
15 01 00 00 00 00 02 64 86
15 01 00 00 00 00 02 65 03
15 01 00 00 00 00 02 66 98
15 01 00 00 00 00 02 67 03
15 01 00 00 00 00 02 68 AB
15 01 00 00 00 00 02 69 03
15 01 00 00 00 00 02 6A C1
15 01 00 00 00 00 02 6B 03
15 01 00 00 00 00 02 6C D8
15 01 00 00 00 00 02 6D 03
15 01 00 00 00 00 02 6E F2
15 01 00 00 00 00 02 6F 03
15 01 00 00 00 00 02 70 FF
15 01 00 00 00 00 02 FF 21
15 01 00 00 00 00 02 FB 01
15 01 00 00 00 00 02 71 00
15 01 00 00 00 00 02 72 00
15 01 00 00 00 00 02 73 00
15 01 00 00 00 00 02 74 2B
15 01 00 00 00 00 02 75 00
15 01 00 00 00 00 02 76 74
15 01 00 00 00 00 02 77 00
15 01 00 00 00 00 02 78 A2
15 01 00 00 00 00 02 79 00
15 01 00 00 00 00 02 7A BD
15 01 00 00 00 00 02 7B 00
15 01 00 00 00 00 02 7C D6
15 01 00 00 00 00 02 7D 00
15 01 00 00 00 00 02 7E ED
15 01 00 00 00 00 02 7F 01
15 01 00 00 00 00 02 80 00
15 01 00 00 00 00 02 81 01
15 01 00 00 00 00 02 82 11
15 01 00 00 00 00 02 83 01
15 01 00 00 00 00 02 84 48
15 01 00 00 00 00 02 85 01
15 01 00 00 00 00 02 86 71
15 01 00 00 00 00 02 87 01
15 01 00 00 00 00 02 88 AE
15 01 00 00 00 00 02 89 01
15 01 00 00 00 00 02 8A DD
15 01 00 00 00 00 02 8B 02
15 01 00 00 00 00 02 8C 1F
15 01 00 00 00 00 02 8D 02
15 01 00 00 00 00 02 8E 55
15 01 00 00 00 00 02 8F 02
15 01 00 00 00 00 02 90 57
15 01 00 00 00 00 02 91 02
15 01 00 00 00 00 02 92 8A
15 01 00 00 00 00 02 93 02
15 01 00 00 00 00 02 94 C2
15 01 00 00 00 00 02 95 02
15 01 00 00 00 00 02 96 E5
15 01 00 00 00 00 02 97 03
15 01 00 00 00 00 02 98 16
15 01 00 00 00 00 02 99 03
15 01 00 00 00 00 02 9A 36
15 01 00 00 00 00 02 9B 03
15 01 00 00 00 00 02 9C 64
15 01 00 00 00 00 02 9D 03
15 01 00 00 00 00 02 9E 73
15 01 00 00 00 00 02 9F 03
15 01 00 00 00 00 02 A0 83
15 01 00 00 00 00 02 A2 03
15 01 00 00 00 00 02 A3 95
15 01 00 00 00 00 02 A4 03
15 01 00 00 00 00 02 A5 A8
15 01 00 00 00 00 02 A6 03
15 01 00 00 00 00 02 A7 BE
15 01 00 00 00 00 02 A9 03
15 01 00 00 00 00 02 AA D7
15 01 00 00 00 00 02 AB 03
15 01 00 00 00 00 02 AC F1
15 01 00 00 00 00 02 AD 03
15 01 00 00 00 00 02 AE FF
15 01 00 00 00 00 02 AF 00
15 01 00 00 00 00 02 B0 00
15 01 00 00 00 00 02 B1 00
15 01 00 00 00 00 02 B2 2B
15 01 00 00 00 00 02 B3 00
15 01 00 00 00 00 02 B4 74
15 01 00 00 00 00 02 B5 00
15 01 00 00 00 00 02 B6 A2
15 01 00 00 00 00 02 B7 00
15 01 00 00 00 00 02 B8 BD
15 01 00 00 00 00 02 B9 00
15 01 00 00 00 00 02 BA D6
15 01 00 00 00 00 02 BB 00
15 01 00 00 00 00 02 BC ED
15 01 00 00 00 00 02 BD 01
15 01 00 00 00 00 02 BE 00
15 01 00 00 00 00 02 BF 01
15 01 00 00 00 00 02 C0 11
15 01 00 00 00 00 02 C1 01
15 01 00 00 00 00 02 C2 48
15 01 00 00 00 00 02 C3 01
15 01 00 00 00 00 02 C4 71
15 01 00 00 00 00 02 C5 01
15 01 00 00 00 00 02 C6 AE
15 01 00 00 00 00 02 C7 01
15 01 00 00 00 00 02 C8 DD
15 01 00 00 00 00 02 C9 02
15 01 00 00 00 00 02 CA 1F
15 01 00 00 00 00 02 CB 02
15 01 00 00 00 00 02 CC 55
15 01 00 00 00 00 02 CD 02
15 01 00 00 00 00 02 CE 57
15 01 00 00 00 00 02 CF 02
15 01 00 00 00 00 02 D0 8A
15 01 00 00 00 00 02 D1 02
15 01 00 00 00 00 02 D2 C2
15 01 00 00 00 00 02 D3 02
15 01 00 00 00 00 02 D4 E5
15 01 00 00 00 00 02 D5 03
15 01 00 00 00 00 02 D6 16
15 01 00 00 00 00 02 D7 03
15 01 00 00 00 00 02 D8 36
15 01 00 00 00 00 02 D9 03
15 01 00 00 00 00 02 DA 64
15 01 00 00 00 00 02 DB 03
15 01 00 00 00 00 02 DC 73
15 01 00 00 00 00 02 DD 03
15 01 00 00 00 00 02 DE 83
15 01 00 00 00 00 02 DF 03
15 01 00 00 00 00 02 E0 95
15 01 00 00 00 00 02 E1 03
15 01 00 00 00 00 02 E2 A8
15 01 00 00 00 00 02 E3 03
15 01 00 00 00 00 02 E4 BE
15 01 00 00 00 00 02 E5 03
15 01 00 00 00 00 02 E6 D7
15 01 00 00 00 00 02 E7 03
15 01 00 00 00 00 02 E8 F1
15 01 00 00 00 00 02 E9 03
15 01 00 00 00 00 02 EA FF
15 01 00 00 00 00 02 ff 10
15 01 00 00 00 00 02 36 00
15 01 00 00 00 00 02 51 ff
15 01 00 00 00 00 02 53 2c
15 01 00 00 00 00 02 55 01
15 01 00 00 00 00 02 ff 10
15 01 00 00 00 00 02 fb 01
15 01 00 00 00 00 02 35 00
29 01 00 00 00 00 03 44 09 d9
05 01 00 00 78 00 01 11
05 01 00 00 20 00 01 29
  ];

  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00
     05 01 00 00 78 00 02 10 00];
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";

  dsi_truly_qhd_dualdsi_cmd_le_x2_config0: config0 {
  qcom,split-mode = "pingpong-split";
  };
 };
};
# 4 "../arch/arm64/boot/dts/qcom/msm8996-le_x2-dvt1.1.dtsi" 2
# 1 "../arch/arm64/boot/dts/qcom/letv-tp-atmel_mxt_ts-le_x2-dvt1.1.dtsi" 1
&soc {
 i2c@75ba000 {
  atmel_mxt_ts@4a {
   compatible = "atmel,atmel_mxt_ts";
   reg = <0x4a>;
   interrupt-parent = <&tlmm>;
   interrupts = <125 0x2008>;
   avdd-supply = <&pm8994_l22>;
   vdd_io-supply = <&pm8994_l14>;
   pinctrl-names = "pmx_ts_active", "pmx_ts_suspend";
   pinctrl-0 = <&ts_active>;
   pinctrl-1 = <&ts_suspend>;
   atmel,reset-gpio = <&tlmm 89 0>;
   atmel,panel-coords = <0 0 2560 1440>;
   atmel,display-coords = <0 0 2560 1440>;
   atmel,i2c-pull-up;
   atmel,bl-addr = <0x26>;
   atmel,cfg_name = "maxtouch.cfg";
   atmel,input_name = "atmel_mxt_T100_touchscreen";
   atmel,fw_version = "16AA";
   atmel,number-of-x-lines = <28>;
   atmel,number-of-y-lines = <16>;
   atmel,rawdata_threshold_max = <27500>;
   atmel,rawdata_threshold_min = <22000>;
   atmel,rawdata_shift_value = <3700>;
   atmel,rawdata_tkey_threshold_max = <28000>;
   atmel,rawdata_tkey_threshold_min = <22000>;
   atmel,rawdata_tkey_shift_value = <4000>;
   atmel,cap-button-codes = <0x244 172 158>;
   status = "ok";
   atmel,cfg_1 {
    atmel,type = <0x01>;
    atmel,family-id = <0xA4>;
    atmel,variant-id = <0x02>;
    atmel,version = <0x16>;
    atmel,build = <0xAA>;
    atmel,config-year = <0x10>;
    atmel,config-month = <0x05>;
    atmel,config-date = <0x0D>;
    atmel,config = [
     00 25 00 00 00 82 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 44 00 00 00 49 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00
     00 26 00 00 00 40 01 15
     AA 10 05 0D 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00
     00 47 00 00 00 C8 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00
     00 6E 00 00 00 28 C9 00
     29 01 79 01 89 01 09 01
     49 01 01 02 B9 01 89 01
     61 01 91 00 39 01 89 01
     89 01 09 02 11 00 01 00
     01 00 01 00 01 00
     00 6E 00 01 00 28 01 00
     C1 00 C9 01 89 01 A9 00
     09 00 49 00 09 00 49 01
     41 00 B9 01 79 01 A1 01
     D9 00 F9 00 01 00 01 00
     01 00 01 00 01 00
     00 6E 00 02 00 28 01 00
     09 04 B9 04 29 04 89 04
     69 03 11 03 A9 01 31 05
     01 00 B9 04 71 04 89 04
     21 04 E1 01 01 00 01 00
     01 00 01 00 01 00
     00 6E 00 03 00 28 C9 00
     29 01 79 01 89 01 09 01
     49 01 01 02 B9 01 89 01
     61 01 91 00 39 01 89 01
     89 01 09 02 11 00 01 00
     01 00 01 00 01 00
     00 6E 00 04 00 28 01 00
     C1 00 C9 01 89 01 A9 00
     09 00 49 00 09 00 49 01
     41 00 B9 01 79 01 A1 01
     D9 00 F9 00 01 00 01 00
     01 00 01 00 01 00
     00 6E 00 05 00 28 01 00
     09 04 B9 04 29 04 89 04
     69 03 11 03 A9 01 31 05
     01 00 B9 04 71 04 89 04
     21 04 E1 01 01 00 01 00
     01 00 01 00 01 00
     00 6E 00 06 00 28 CB 0F
     CB 0F CB 0F CB 0F CB 0F
     CB 0F CB 0F CB 0F CB 0F
     CB 0F CB 0F CB 0F CB 0F
     CB 0F CB 0F CB 0F 03 00
     03 00 03 00 03 00
     00 6E 00 07 00 28 03 00
     3B 01 2B 01 2B 01 3B 01
     3B 01 3B 01 3B 01 2B 01
     33 01 23 01 2B 01 2B 01
     33 01 33 01 03 00 03 00
     03 00 03 00 03 00
     00 6E 00 08 00 28 03 00
     33 01 33 01 33 01 33 01
     3B 01 3B 01 4B 01 23 01
     53 01 2B 01 2B 01 2B 01
     33 01 4B 01 03 00 03 00
     03 00 03 00 03 00
     00 07 00 00 00 05 FF FF
     14 42 00
     00 08 00 00 00 0F 28 00
     0A 05 00 00 00 00 00 00
     0B 01 01 01 80
     00 0F 00 00 00 0B 8B 1C
     10 01 03 00 07 32 02 0A
     00
     00 12 00 00 00 02 00 00
     00 13 00 00 00 06 03 00
     00 3F 00 00
     00 19 00 00 00 10 02 00
     90 65 F0 55 48 71 20 4E
     28 A0 0F 88 13 00
     00 28 00 00 00 05 11 00
     00 0F 0F
     00 2A 00 00 00 0D 21 00
     FF 32 82 00 00 0A 05 00
     00 01 00
     00 2B 00 00 00 12 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 08
     00 2E 00 00 00 0C 00 00
     08 10 00 00 00 00 00 00
     00 00
     00 2F 00 00 00 28 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00
     00 38 00 00 00 24 00 00
     01 20 02 02 02 02 02 02
     02 02 02 02 02 02 02 02
     02 02 02 02 02 02 02 02
     02 02 02 02 02 02 00 00
     00 00
     00 3D 00 00 00 05 00 00
     00 00 00
     00 3D 00 01 00 05 00 00
     00 00 00
     00 3D 00 02 00 05 00 00
     00 00 00
     00 3D 00 03 00 05 00 00
     00 00 00
     00 3D 00 04 00 05 00 00
     00 00 00
     00 3D 00 05 00 05 00 00
     00 00 00
     00 41 00 00 00 17 81 03
     00 00 00 00 00 00 00 00
     05 00 00 00 00 00 00 21
     00 00 00 00 00
     00 41 00 01 00 17 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00
     00 41 00 02 00 17 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00
     00 46 00 00 00 0A 00 00
     00 00 00 00 00 00 00 00
     00 46 00 01 00 0A 00 00
     00 00 00 00 00 00 00 00
     00 46 00 02 00 0A 00 00
     00 00 00 00 00 00 00 00
     00 46 00 03 00 0A 00 00
     00 00 00 00 00 00 00 00
     00 46 00 04 00 0A 00 00
     00 00 00 00 00 00 00 00
     00 46 00 05 00 0A 00 00
     00 00 00 00 00 00 00 00
     00 46 00 06 00 0A 00 00
     00 00 00 00 00 00 00 00
     00 46 00 07 00 0A 00 00
     00 00 00 00 00 00 00 00
     00 46 00 08 00 0A 00 00
     00 00 00 00 00 00 00 00
     00 46 00 09 00 0A 00 00
     00 00 00 00 00 00 00 00
     00 46 00 0A 00 0A 00 00
     00 00 00 00 00 00 00 00
     00 46 00 0B 00 0A 00 00
     00 00 00 00 00 00 00 00
     00 46 00 0C 00 0A 00 00
     00 00 00 00 00 00 00 00
     00 46 00 0D 00 0A 00 00
     00 00 00 00 00 00 00 00
     00 46 00 0E 00 0A 00 00
     00 00 00 00 00 00 00 00
     00 46 00 0F 00 0A 00 00
     00 00 00 00 00 00 00 00
     00 46 00 10 00 0A 00 00
     00 00 00 00 00 00 00 00
     00 46 00 11 00 0A 00 00
     00 00 00 00 00 00 00 00
     00 46 00 12 00 0A 00 00
     00 00 00 00 00 00 00 00
     00 46 00 13 00 0A 00 00
     00 00 00 00 00 00 00 00
     00 48 00 00 00 55 FD 00
     00 01 00 05 0A 0A 00 05
     0C 14 02 04 20 50 0D 0A
     36 05 00 00 20 51 5C 86
     10 10 10 10 10 20 20 20
     20 20 00 00 10 00 01 00
     20 51 5C 86 20 20 20 20
     20 20 20 20 20 20 00 04
     1C 22 09 00 20 51 5C 86
     30 30 30 30 30 30 30 30
     30 30 00 06 00 33 00 03
     08 02 02
     00 4D 00 00 00 02 00 00
     00 4E 00 00 00 0C 84 05
     05 0A 14 02 18 00 00 0E
     03 09
     00 4F 00 00 00 04 00 00
     00 00
     00 4F 00 01 00 04 00 00
     00 00
     00 4F 00 02 00 04 00 00
     00 00
     00 50 00 00 00 0C 01 01
     B4 64 14 C5 00 96 01 00
     00 00
     00 51 00 00 00 12 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 51 00 01 00 12 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 54 00 00 00 04 00 00
     00 00
     00 5D 00 00 00 1E 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00
     00 63 00 00 00 0C 00 00
     00 00 00 00 00 00 00 00
     00 00
     00 64 00 00 00 3C 83 F6
     01 00 00 00 0A 88 00 1C
     2D 03 03 FF 09 23 1A 00
     00 00 10 2D 06 06 9F 05
     22 2E 0A 05 37 12 23 00
     5A 0A 32 05 00 01 01 00
     00 0A 02 FA 01 28 00 02
     00 C8 C8 06 A0 1B 00 00
     A4 2F
     00 65 00 00 00 1E 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00
     00 68 00 00 00 0B 01 11
     32 0A 0F 02 12 32 0A 0F
     02
     00 6C 00 00 00 4B 00 00
     00 00 45 0A 00 00 06 03
     00 00 00 00 1C 38 54 00
     70 28 28 20 30 20 28 28
     20 30 20 00 00 B4 00 01
     1C 38 54 00 70 40 38 30
     40 30 40 38 30 40 30 00
     96 C8 33 00 1C 38 54 00
     70 50 48 40 58 38 50 48
     40 58 38 00 AA 00 33 00
     00
     00 6D 00 00 00 09 02 00
     05 00 00 00 00 00 00
     00 6F 00 00 00 17 08 07
     32 2D 10 10 08 01 00 0A
     0C 00 00 00 00 00 00 00
     00 00 00 0A 00
     00 6F 00 01 00 17 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00
     00 6F 00 02 00 17 08 00
     32 2D 40 40 28 03 00 1E
     0C 00 00 00 00 00 00 00
     00 00 00 00 00
     00 70 00 00 00 05 00 00
     00 00 00
     00 70 00 01 00 05 00 00
     00 00 00
     00 71 00 00 00 03 01 07
     00
     00 73 00 00 00 14 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00
     00 74 00 00 00 FF 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00
     00 79 00 00 00 03 00 00
     00
    ];
   };
   atmel,cfg_2 {
    atmel,type = <0x01>;
    atmel,family-id = <0xA4>;
    atmel,variant-id = <0x02>;
    atmel,version = <0x16>;
    atmel,build = <0xAA>;
    atmel,config-year = <0x10>;
    atmel,config-month = <0x05>;
    atmel,config-date = <0x0D>;
    atmel,config = [
     00 25 00 00 00 82 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 44 00 00 00 49 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00
     00 26 00 00 00 40 01 15
     AA 10 05 0D 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00
     00 47 00 00 00 C8 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00
     00 6E 00 00 00 28 C9 00
     29 01 79 01 89 01 09 01
     49 01 01 02 B9 01 89 01
     61 01 91 00 39 01 89 01
     89 01 09 02 11 00 01 00
     01 00 01 00 01 00
     00 6E 00 01 00 28 01 00
     C1 00 C9 01 89 01 A9 00
     09 00 49 00 09 00 49 01
     41 00 B9 01 79 01 A1 01
     D9 00 F9 00 01 00 01 00
     01 00 01 00 01 00
     00 6E 00 02 00 28 01 00
     09 04 B9 04 29 04 89 04
     69 03 11 03 A9 01 31 05
     01 00 B9 04 71 04 89 04
     21 04 E1 01 01 00 01 00
     01 00 01 00 01 00
     00 6E 00 03 00 28 C9 00
     29 01 79 01 89 01 09 01
     49 01 01 02 B9 01 89 01
     61 01 91 00 39 01 89 01
     89 01 09 02 11 00 01 00
     01 00 01 00 01 00
     00 6E 00 04 00 28 01 00
     C1 00 C9 01 89 01 A9 00
     09 00 49 00 09 00 49 01
     41 00 B9 01 79 01 A1 01
     D9 00 F9 00 01 00 01 00
     01 00 01 00 01 00
     00 6E 00 05 00 28 01 00
     09 04 B9 04 29 04 89 04
     69 03 11 03 A9 01 31 05
     01 00 B9 04 71 04 89 04
     21 04 E1 01 01 00 01 00
     01 00 01 00 01 00
     00 6E 00 06 00 28 CB 0F
     CB 0F CB 0F CB 0F CB 0F
     CB 0F CB 0F CB 0F CB 0F
     CB 0F CB 0F CB 0F CB 0F
     CB 0F CB 0F CB 0F 03 00
     03 00 03 00 03 00
     00 6E 00 07 00 28 03 00
     3B 01 2B 01 2B 01 3B 01
     3B 01 3B 01 3B 01 2B 01
     33 01 23 01 2B 01 2B 01
     33 01 33 01 03 00 03 00
     03 00 03 00 03 00
     00 6E 00 08 00 28 03 00
     33 01 33 01 33 01 33 01
     3B 01 3B 01 4B 01 23 01
     53 01 2B 01 2B 01 2B 01
     33 01 4B 01 03 00 03 00
     03 00 03 00 03 00
     00 07 00 00 00 05 FF FF
     14 42 00
     00 08 00 00 00 0F 28 00
     0A 05 00 00 00 00 00 00
     0B 01 01 01 80
     00 0F 00 00 00 0B 8B 1C
     10 01 03 00 07 32 02 0A
     00
     00 12 00 00 00 02 00 00
     00 13 00 00 00 06 03 00
     00 3F 00 00
     00 19 00 00 00 10 02 00
     90 65 F0 55 48 71 20 4E
     28 A0 0F 88 13 00
     00 28 00 00 00 05 11 00
     00 0F 0F
     00 2A 00 00 00 0D 21 00
     FF 32 82 00 00 0A 05 00
     00 01 00
     00 2B 00 00 00 12 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 08
     00 2E 00 00 00 0C 00 00
     08 10 00 00 00 00 00 00
     00 00
     00 2F 00 00 00 28 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00
     00 38 00 00 00 24 00 00
     01 20 02 02 02 02 02 02
     02 02 02 02 02 02 02 02
     02 02 02 02 02 02 02 02
     02 02 02 02 02 02 00 00
     00 00
     00 3D 00 00 00 05 00 00
     00 00 00
     00 3D 00 01 00 05 00 00
     00 00 00
     00 3D 00 02 00 05 00 00
     00 00 00
     00 3D 00 03 00 05 00 00
     00 00 00
     00 3D 00 04 00 05 00 00
     00 00 00
     00 3D 00 05 00 05 00 00
     00 00 00
     00 41 00 00 00 17 81 03
     00 00 00 00 00 00 00 00
     05 00 00 00 00 00 00 21
     00 00 00 00 00
     00 41 00 01 00 17 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00
     00 41 00 02 00 17 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00
     00 46 00 00 00 0A 00 00
     00 00 00 00 00 00 00 00
     00 46 00 01 00 0A 00 00
     00 00 00 00 00 00 00 00
     00 46 00 02 00 0A 00 00
     00 00 00 00 00 00 00 00
     00 46 00 03 00 0A 00 00
     00 00 00 00 00 00 00 00
     00 46 00 04 00 0A 00 00
     00 00 00 00 00 00 00 00
     00 46 00 05 00 0A 00 00
     00 00 00 00 00 00 00 00
     00 46 00 06 00 0A 00 00
     00 00 00 00 00 00 00 00
     00 46 00 07 00 0A 00 00
     00 00 00 00 00 00 00 00
     00 46 00 08 00 0A 00 00
     00 00 00 00 00 00 00 00
     00 46 00 09 00 0A 00 00
     00 00 00 00 00 00 00 00
     00 46 00 0A 00 0A 00 00
     00 00 00 00 00 00 00 00
     00 46 00 0B 00 0A 00 00
     00 00 00 00 00 00 00 00
     00 46 00 0C 00 0A 00 00
     00 00 00 00 00 00 00 00
     00 46 00 0D 00 0A 00 00
     00 00 00 00 00 00 00 00
     00 46 00 0E 00 0A 00 00
     00 00 00 00 00 00 00 00
     00 46 00 0F 00 0A 00 00
     00 00 00 00 00 00 00 00
     00 46 00 10 00 0A 00 00
     00 00 00 00 00 00 00 00
     00 46 00 11 00 0A 00 00
     00 00 00 00 00 00 00 00
     00 46 00 12 00 0A 00 00
     00 00 00 00 00 00 00 00
     00 46 00 13 00 0A 00 00
     00 00 00 00 00 00 00 00
     00 48 00 00 00 55 FD 00
     00 01 00 05 0A 0A 00 05
     0C 14 02 04 20 50 0D 0A
     36 05 00 00 20 51 5C 86
     10 10 10 10 10 20 20 20
     20 20 00 00 10 00 01 00
     20 51 5C 86 20 20 20 20
     20 20 20 20 20 20 00 04
     1C 22 09 00 20 51 5C 86
     30 30 30 30 30 30 30 30
     30 30 00 06 00 33 00 03
     08 02 02
     00 4D 00 00 00 02 00 00
     00 4E 00 00 00 0C 84 05
     05 0A 14 02 18 00 00 0E
     03 09
     00 4F 00 00 00 04 00 00
     00 00
     00 4F 00 01 00 04 00 00
     00 00
     00 4F 00 02 00 04 00 00
     00 00
     00 50 00 00 00 0C 01 01
     B4 64 14 C5 00 96 01 00
     00 00
     00 51 00 00 00 12 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 51 00 01 00 12 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 54 00 00 00 04 00 00
     00 00
     00 5D 00 00 00 1E 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00
     00 63 00 00 00 0C 00 00
     00 00 00 00 00 00 00 00
     00 00
     00 64 00 00 00 3C 83 F6
     01 00 00 00 0A 88 00 1C
     2D 03 03 FF 09 23 1A 00
     00 00 10 2D 06 06 9F 05
     22 2E 0A 05 37 12 23 00
     5A 0A 32 05 00 01 01 00
     00 0A 02 FA 01 28 00 02
     00 C8 C8 06 A0 1B 00 00
     A4 2F
     00 65 00 00 00 1E 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00
     00 68 00 00 00 0B 01 11
     32 0A 0F 02 12 32 0A 0F
     02
     00 6C 00 00 00 4B 00 00
     00 00 45 0A 00 00 06 03
     00 00 00 00 1C 38 54 00
     70 28 28 20 30 20 28 28
     20 30 20 00 00 B4 00 01
     1C 38 54 00 70 40 38 30
     40 30 40 38 30 40 30 00
     96 C8 33 00 1C 38 54 00
     70 50 48 40 58 38 50 48
     40 58 38 00 AA 00 33 00
     00
     00 6D 00 00 00 09 02 00
     05 00 00 00 00 00 00
     00 6F 00 00 00 17 08 07
     32 2D 10 10 08 01 00 0A
     0C 00 00 00 00 00 00 00
     00 00 00 0A 00
     00 6F 00 01 00 17 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00
     00 6F 00 02 00 17 08 00
     32 2D 40 40 28 03 00 1E
     0C 00 00 00 00 00 00 00
     00 00 00 00 00
     00 70 00 00 00 05 00 00
     00 00 00
     00 70 00 01 00 05 00 00
     00 00 00
     00 71 00 00 00 03 01 07
     00
     00 73 00 00 00 14 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00
     00 74 00 00 00 FF 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00 00 00 00
     00 00 00 00 00
     00 79 00 00 00 03 00 00
     00
    ];
   };
  };
 };
};
# 5 "../arch/arm64/boot/dts/qcom/msm8996-le_x2-dvt1.1.dtsi" 2
&mdss_dsi0 {
 qcom,dsi-pref-prim-pan = <&dsi_dual_sharp_cmd>;
 /delete-property/ vddio-supply;
 qcom,platform-te-gpio = <&tlmm 97 0>;
 qcom,platform-reset-gpio = <&tlmm 24 0>;
 /delete-property/ qcom,platform-bklight-en-gpio;
};

&mdss_dsi1 {
 qcom,dsi-pref-prim-pan = <&dsi_dual_sharp_cmd>;
 /delete-property/ vddio-supply;
 qcom,platform-te-gpio = <&tlmm 97 0>;
 qcom,platform-reset-gpio = <&tlmm 24 0>;
 /delete-property/ qcom,platform-bklight-en-gpio;
};

&dsi_dual_sharp_cmd {
 qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
 qcom,mdss-dsi-bl-min-level = <1>;
 qcom,mdss-dsi-bl-max-level = <4095>;
 qcom,cont-splash-enabled;
 qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;

 qcom,mdss-dsi-panel-timings-8996 = [22 1e 07 08 04 03 04 a0
  22 1e 07 08 04 03 04 a0
  22 1e 07 08 04 03 04 a0
  22 1e 07 08 04 03 04 a0
   22 18 07 08 04 03 04 a0];
};

&soc {
 sound-9335 {
  qcom,model = "msm8996-tasha-mtp-snd-card";

  qcom,audio-routing =
   "AIF4 VI", "MCLK",
   "RX_BIAS", "MCLK",
   "MADINPUT", "MCLK",
   "AMIC1", "MIC BIAS1",
   "MIC BIAS1", "Handset Mic",
   "AMIC2", "MIC BIAS2",
   "MIC BIAS2", "Headset Mic",
   "AMIC3", "MIC BIAS2",
   "MIC BIAS2", "USB Type-c Back Mic",
   "AMIC4", "MIC BIAS4",
   "MIC BIAS4", "REC ANC Analog Mic",
   "AMIC5", "MIC BIAS3",
   "MIC BIAS3", "ANC Analog Mic",
   "AMIC6", "MIC BIAS1",
   "MIC BIAS1", "Main Mic2";

  asoc-platform = <&pcm0>, <&pcm1>, <&pcm2>, <&voip>, <&voice>,
    <&loopback>, <&compress>, <&hostless>,
    <&afe>, <&lsm>, <&routing>, <&cpe>, <&compr>;
  asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1", "msm-pcm-dsp.2",
    "msm-voip-dsp", "msm-pcm-voice", "msm-pcm-loopback",
    "msm-compress-dsp", "msm-pcm-hostless", "msm-pcm-afe",
    "msm-lsm-client", "msm-pcm-routing", "msm-cpe-lsm",
    "msm-compr-dsp";
  asoc-cpu = <&dai_pri_auxpcm>, <&dai_sec_auxpcm>, <&dai_hdmi>,
    <&dai_pri_mi2s>, <&dai_sec_mi2s>,
    <&dai_tert_mi2s>, <&dai_quat_mi2s>,
    <&sb_0_rx>, <&sb_0_tx>, <&sb_1_rx>, <&sb_1_tx>,
    <&sb_2_rx>, <&sb_2_tx>, <&sb_3_rx>, <&sb_3_tx>,
    <&sb_4_rx>, <&sb_4_tx>, <&sb_5_tx>, <&afe_pcm_rx>,
    <&afe_pcm_tx>, <&afe_proxy_rx>, <&afe_proxy_tx>,
    <&incall_record_rx>, <&incall_record_tx>,
    <&incall_music_rx>, <&incall_music2_rx>,
    <&sb_5_rx>, <&sb_6_rx>;
  asoc-cpu-names = "msm-dai-q6-auxpcm.1", "msm-dai-q6-auxpcm.2",
    "msm-dai-q6-hdmi.8",
    "msm-dai-q6-mi2s.0", "msm-dai-q6-mi2s.1",
    "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3",
    "msm-dai-q6-dev.16384", "msm-dai-q6-dev.16385",
    "msm-dai-q6-dev.16386", "msm-dai-q6-dev.16387",
    "msm-dai-q6-dev.16388", "msm-dai-q6-dev.16389",
    "msm-dai-q6-dev.16390", "msm-dai-q6-dev.16391",
    "msm-dai-q6-dev.16392", "msm-dai-q6-dev.16393",
    "msm-dai-q6-dev.16395", "msm-dai-q6-dev.224",
    "msm-dai-q6-dev.225", "msm-dai-q6-dev.241",
    "msm-dai-q6-dev.240", "msm-dai-q6-dev.32771",
    "msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773",
    "msm-dai-q6-dev.32770", "msm-dai-q6-dev.16394",
    "msm-dai-q6-dev.16396";

  qcom,hdmi-audio-rx;
  letv,smartpa-audio;
  letv,hph_irq_detect = <0>;
  asoc-codec = <&stub_codec>, <&hdmi_audio>;
  asoc-codec-names = "msm-stub-codec.1", "msm-hdmi-audio-codec-rx";
  /delete-property/ qcom,hph-en1-gpio;
  /delete-property/ qcom,hph-en0-gpio;
  /delete-property/ qcom,us-euro-gpios;
  /delete-property/ qcom,wsa-devs;
  /delete-property/ qcom,wsa-aux-dev-prefix;
 };
};

&i2c_6 {
 cyccg:usb_cclogic@08 {
  status = "ok";
  compatible = "cypress,cyccg";
  reg = <0x08>;
  interrupts = <73 0>;
  interrupt-parent = <&tlmm>;
  intr-comm-gpio = <&tlmm 73 0x0>;
  reset-gpio = <&pmi8994_gpios 9 0x0>;
  ad-sel-gpio = <&tlmm 25 0x0>;
  uart-sw-gpio = <&tlmm 132 0x0>;
  pmi8994_boost_5v-supply = <&pmi8994_boost_5v>;

  external-5v-en-gpio = <&tlmm 39 0x0>;
 };

 usb_cclogic@28 {
  status = "disabled";
 };
};

/{
 mtp_batterydata: qcom,battery-data {
  qcom,batt-id-range-pct = <15>;
# 1 "../arch/arm64/boot/dts/qcom/batterydata-le-x2-3200mah.dtsi" 1
qcom,2257929_letv_x2_3200mah_averaged_masterslave_dec21st2015 {

 qcom,max-voltage-uv = <4400000>;
 qcom,nom-batt-capacity-mah = <3200>;
 qcom,batt-id-kohm = <10>;
 qcom,battery-beta = <3380>;
 qcom,battery-type = "2257929_letv_x2_3200mah_averaged_masterslave_dec21st2015";
 qcom,chg-rslow-comp-c1 = <2417907>;
 qcom,chg-rslow-comp-c2 = <3212907>;
 qcom,chg-rs-to-rslow = <889142>;
 qcom,chg-rslow-comp-thr = <0x9F>;
 qcom,checksum = <0xE9E1>;
 qcom,gui-version = "PMI8996GUI - 1.1.0.0";
 qcom,fg-profile-data = [
  D7 83 69 7C
  DA 80 F1 76
  69 83 7B 75
  EF 89 AB 94
  FA 81 CC 99
  0F BC AD C3
  57 13 F0 83
  E1 7C 18 81
  46 77 61 83
  18 66 5E 88
  13 94 21 82
  08 9A 05 BD
  E4 C9 55 0E
  82 0C EB 59
  14 70 8B FD
  1E 3D 45 3C
  00 00 00 00
  23 44 C1 33
  FD 3E 00 00
  00 00 00 00
  00 00 00 00
  22 70 B2 6B
  81 6B 27 82
  9C 6F 36 62
  09 39 DD 79
  C0 6E B6 60
  D9 81 1B C2
  0C FF 61 21
  64 A0 71 0C
  28 00 FF 36
  F0 11 30 03
  00 00 00 0C
 ];
};
# 128 "../arch/arm64/boot/dts/qcom/msm8996-le_x2-dvt1.1.dtsi" 2
 };
};

&pmi8994_charger {
 qcom,float-voltage-mv = <4400>;
 qcom,ignore_otgid;
};
# 2 "../arch/arm64/boot/dts/qcom/msm8996-le_x2-dvt2.dtsi" 2
&mdss_dsi0 {
 qcom,dsi-pref-prim-pan = <&dsi_dual_sharp_cmd>;
 vddio-supply = <&pm8994_l14>;
 qcom,platform-te-gpio = <&tlmm 97 0>;
 qcom,platform-reset-gpio = <&tlmm 24 0>;
 /delete-property/ qcom,platform-bklight-en-gpio;
};

&mdss_dsi1 {
 qcom,dsi-pref-prim-pan = <&dsi_dual_sharp_cmd>;
 vddio-supply = <&pm8994_l14>;
 qcom,platform-te-gpio = <&tlmm 97 0>;
 qcom,platform-reset-gpio = <&tlmm 24 0>;
 /delete-property/ qcom,platform-bklight-en-gpio;
};

&cyccg {
 external-5v-en-flag;
};
# 19 "../arch/arm64/boot/dts/qcom/msm8996-v3-pmi8996-le_x2-dvt2.dts" 2

/ {
 model = "Letv Technologies, Inc. MSM 8996 v3 + PMI8996 LE_X2-DVT2";
 compatible = "qcom,msm8996-mtp", "qcom,msm8996", "qcom,mtp";
 qcom,board-id = <8 0x26>;
};
