// Seed: 2753581002
module module_0 (
    input wire id_0,
    input supply0 id_1,
    input supply0 id_2,
    output supply0 id_3,
    input wire id_4,
    input wor id_5,
    input wire id_6,
    output tri id_7,
    input tri1 id_8,
    input wire id_9,
    input supply1 id_10,
    input uwire id_11,
    input supply1 id_12,
    input wand id_13,
    output tri1 id_14,
    output uwire id_15,
    input wire id_16
);
endmodule
module module_1 (
    output wor   id_0,
    output wand  id_1,
    input  uwire id_2,
    input  uwire id_3,
    output tri   id_4
);
  logic [7:0] id_6;
  wire id_7;
  module_0(
      id_3,
      id_2,
      id_3,
      id_0,
      id_3,
      id_3,
      id_2,
      id_1,
      id_2,
      id_2,
      id_3,
      id_2,
      id_2,
      id_2,
      id_1,
      id_1,
      id_2
  );
  assign id_6[1] = id_7;
endmodule
