\BOOKMARK [1][-]{section.1}{Filter design}{}% 1
\BOOKMARK [1][-]{section.2}{Fixed-point C model}{}% 2
\BOOKMARK [1][-]{section.3}{Base architecture design}{}% 3
\BOOKMARK [2][-]{subsection.3.1}{Datapath}{section.3}% 4
\BOOKMARK [3][-]{subsubsection.3.1.1}{Color legend}{subsection.3.1}% 5
\BOOKMARK [3][-]{subsubsection.3.1.2}{Registers}{subsection.3.1}% 6
\BOOKMARK [3][-]{subsubsection.3.1.3}{Arithmetic operators}{subsection.3.1}% 7
\BOOKMARK [2][-]{subsection.3.2}{Control unit}{section.3}% 8
\BOOKMARK [2][-]{subsection.3.3}{Simulation}{section.3}% 9
\BOOKMARK [3][-]{subsubsection.3.3.1}{Testbench}{subsection.3.3}% 10
\BOOKMARK [3][-]{subsubsection.3.3.2}{Scripts}{subsection.3.3}% 11
\BOOKMARK [2][-]{subsection.3.4}{Synthesis}{section.3}% 12
\BOOKMARK [2][-]{subsection.3.5}{Place \046 route}{section.3}% 13
\BOOKMARK [2][-]{subsection.3.6}{Remarks}{section.3}% 14
\BOOKMARK [1][-]{section.4}{Look-ahead transform}{}% 15
\BOOKMARK [2][-]{subsection.4.1}{Loop bound analysis}{section.4}% 16
\BOOKMARK [2][-]{subsection.4.2}{Pipelining and retiming}{section.4}% 17
\BOOKMARK [2][-]{subsection.4.3}{Datapath}{section.4}% 18
\BOOKMARK [3][-]{subsubsection.4.3.1}{Pipe registers}{subsection.4.3}% 19
\BOOKMARK [3][-]{subsubsection.4.3.2}{Parallelism}{subsection.4.3}% 20
\BOOKMARK [2][-]{subsection.4.4}{Control unit}{section.4}% 21
\BOOKMARK [2][-]{subsection.4.5}{Synthesis}{section.4}% 22
\BOOKMARK [3][-]{subsubsection.4.5.1}{Remarks}{subsection.4.5}% 23
\BOOKMARK [2][-]{subsection.4.6}{Place \046 route}{section.4}% 24
\BOOKMARK [3][-]{subsubsection.4.6.1}{Remarks}{subsection.4.6}% 25
