# HW Accelerator for Viterbi Decoding

Hardware (HW) accelerator design for Viterbi coding (error correction) from the following paper:
- R. V. W. Putra and T. Adiono. "VLSI Architecture for Configurable and Low-Complexity Design of Hard-Decision Viterbi Decoding Algorithm." Journal of ICT Research and Applications (JICTRA), vol. 10, no. 1, 2016, pp. 57-75, doi: 10.5614/itbj.ict.res.appl.2016.10.1.5. (https://doi.org/10.5614/itbj.ict.res.appl.2016.10.1.5)

If you find this repository useful, please cite the above paper.
