<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="239" />
   <irq preferredWidth="34" />
   <name preferredWidth="319" />
   <endaddress preferredWidth="90" />
   <tags preferredWidth="170" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/University Program/Audio &amp; Video,Library/Basic Functions,Project,Library/Qsys Interconnect/Memory-Mapped Alpha,Library/Qsys Interconnect/Memory-Mapped,Library/Qsys Interconnect,Library,Library/University Program/Audio &amp; Video/Video,Library/Basic Functions/On Chip Memory,Library/University Program" />
 <window width="1920" height="1020" x="0" y="0" />
 <hdlexample language="VHDL" />
 <generation synthesis="VHDL" />
</preferences>
