// Seed: 2026121089
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  assign module_1.id_0 = 0;
  inout wire id_2;
  inout wire id_1;
  supply0 id_6 = -1;
  logic   id_7;
  ;
  assign id_7[1] = id_7[1'b0 : 1];
endmodule
module module_1 (
    input  wire id_0,
    output wand id_1,
    input  wand id_2,
    input  wire id_3
);
  logic id_5;
  ;
  assign id_1 = id_0;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
