// Seed: 3986113708
module module_0 (
    output tri1 id_0,
    output tri id_1,
    output tri0 id_2,
    input wand id_3,
    input uwire id_4,
    input wire id_5,
    input wand id_6,
    output tri0 id_7,
    input wand id_8,
    input tri1 id_9,
    output supply0 id_10,
    input wand id_11,
    output wor id_12,
    input uwire id_13,
    input uwire id_14,
    output wire id_15
);
  logic [1 : -1 'd0] id_17;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output wor id_0,
    output wand id_1,
    input supply1 id_2,
    output supply0 id_3,
    output tri id_4,
    input wire id_5,
    input wand id_6,
    input tri0 id_7
);
  generate
    assign id_0 = -1;
  endgenerate
  module_0 modCall_1 (
      id_1,
      id_0,
      id_4,
      id_5,
      id_6,
      id_6,
      id_5,
      id_3,
      id_6,
      id_5,
      id_0,
      id_7,
      id_3,
      id_7,
      id_2,
      id_4
  );
endmodule
