/*
 * Generated by Bluespec Compiler, version 2014.07.A (build 34078, 2014-07-30)
 * 
 * On Mon May 28 17:13:18 KST 2018
 * 
 */

/* Generation options: */
#ifndef __mkProc_h__
#define __mkProc_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkCop.h"
#include "mkDMemory.h"
#include "mkIMemory.h"
#include "mkBypassRFile.h"


/* Class declaration for the mkProc module */
class MOD_mkProc : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUInt8> INST_condFlag;
  MOD_mkCop INST_cop;
  MOD_Reg<tUWide> INST_d2e_data_0;
  MOD_Reg<tUWide> INST_d2e_data_1;
  MOD_Reg<tUInt8> INST_d2e_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_d2e_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_d2e_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_d2e_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_d2e_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_d2e_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_d2e_deqP_lat_0;
  MOD_Wire<tUInt8> INST_d2e_deqP_lat_1;
  MOD_Reg<tUInt8> INST_d2e_deqP_rl;
  MOD_Reg<tUInt8> INST_d2e_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_d2e_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_d2e_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_d2e_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_d2e_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_d2e_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_d2e_enqP_lat_0;
  MOD_Wire<tUInt8> INST_d2e_enqP_lat_1;
  MOD_Reg<tUInt8> INST_d2e_enqP_rl;
  MOD_mkDMemory INST_dMem;
  MOD_Reg<tUInt8> INST_e2d_data_0_dummy2_0;
  MOD_Reg<tUInt8> INST_e2d_data_0_dummy2_1;
  MOD_Wire<tUWide> INST_e2d_data_0_dummy_0_0;
  MOD_Wire<tUWide> INST_e2d_data_0_dummy_0_1;
  MOD_Wire<tUWide> INST_e2d_data_0_dummy_1_0;
  MOD_Wire<tUWide> INST_e2d_data_0_dummy_1_1;
  MOD_Wire<tUWide> INST_e2d_data_0_lat_0;
  MOD_Wire<tUWide> INST_e2d_data_0_lat_1;
  MOD_Reg<tUWide> INST_e2d_data_0_rl;
  MOD_Reg<tUInt8> INST_e2d_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_e2d_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_e2d_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_e2d_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_e2d_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_e2d_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_e2d_deqP_lat_0;
  MOD_Wire<tUInt8> INST_e2d_deqP_lat_1;
  MOD_Reg<tUInt8> INST_e2d_deqP_rl;
  MOD_Reg<tUInt8> INST_e2d_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_e2d_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_e2d_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_e2d_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_e2d_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_e2d_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_e2d_enqP_lat_0;
  MOD_Wire<tUInt8> INST_e2d_enqP_lat_1;
  MOD_Reg<tUInt8> INST_e2d_enqP_rl;
  MOD_Reg<tUWide> INST_e2m_data_0;
  MOD_Reg<tUWide> INST_e2m_data_1;
  MOD_Reg<tUInt8> INST_e2m_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_e2m_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_e2m_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_e2m_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_e2m_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_e2m_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_e2m_deqP_lat_0;
  MOD_Wire<tUInt8> INST_e2m_deqP_lat_1;
  MOD_Reg<tUInt8> INST_e2m_deqP_rl;
  MOD_Reg<tUInt8> INST_e2m_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_e2m_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_e2m_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_e2m_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_e2m_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_e2m_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_e2m_enqP_lat_0;
  MOD_Wire<tUInt8> INST_e2m_enqP_lat_1;
  MOD_Reg<tUInt8> INST_e2m_enqP_rl;
  MOD_Reg<tUInt8> INST_eEpoch;
  MOD_Reg<tUInt8> INST_execRedirect_data_0_dummy2_0;
  MOD_Reg<tUInt8> INST_execRedirect_data_0_dummy2_1;
  MOD_Wire<tUWide> INST_execRedirect_data_0_dummy_0_0;
  MOD_Wire<tUWide> INST_execRedirect_data_0_dummy_0_1;
  MOD_Wire<tUWide> INST_execRedirect_data_0_dummy_1_0;
  MOD_Wire<tUWide> INST_execRedirect_data_0_dummy_1_1;
  MOD_Wire<tUInt64> INST_execRedirect_data_0_lat_0;
  MOD_Wire<tUInt64> INST_execRedirect_data_0_lat_1;
  MOD_Reg<tUInt64> INST_execRedirect_data_0_rl;
  MOD_Reg<tUInt8> INST_execRedirect_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_execRedirect_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_lat_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_lat_1;
  MOD_Reg<tUInt8> INST_execRedirect_deqP_rl;
  MOD_Reg<tUInt8> INST_execRedirect_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_execRedirect_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_lat_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_lat_1;
  MOD_Reg<tUInt8> INST_execRedirect_enqP_rl;
  MOD_Reg<tUWide> INST_f2d_data_0;
  MOD_Reg<tUWide> INST_f2d_data_1;
  MOD_Reg<tUInt8> INST_f2d_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_f2d_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_f2d_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_f2d_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_f2d_deqP_lat_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_lat_1;
  MOD_Reg<tUInt8> INST_f2d_deqP_rl;
  MOD_Reg<tUInt8> INST_f2d_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_f2d_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_f2d_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_f2d_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_f2d_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_f2d_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_f2d_enqP_lat_0;
  MOD_Wire<tUInt8> INST_f2d_enqP_lat_1;
  MOD_Reg<tUInt8> INST_f2d_enqP_rl;
  MOD_Reg<tUInt8> INST_fEpoch;
  MOD_mkIMemory INST_iMem;
  MOD_Reg<tUInt8> INST_m2d_data_0_dummy2_0;
  MOD_Reg<tUInt8> INST_m2d_data_0_dummy2_1;
  MOD_Wire<tUWide> INST_m2d_data_0_dummy_0_0;
  MOD_Wire<tUWide> INST_m2d_data_0_dummy_0_1;
  MOD_Wire<tUWide> INST_m2d_data_0_dummy_1_0;
  MOD_Wire<tUWide> INST_m2d_data_0_dummy_1_1;
  MOD_Wire<tUWide> INST_m2d_data_0_lat_0;
  MOD_Wire<tUWide> INST_m2d_data_0_lat_1;
  MOD_Reg<tUWide> INST_m2d_data_0_rl;
  MOD_Reg<tUInt8> INST_m2d_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_m2d_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_m2d_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_m2d_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_m2d_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_m2d_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_m2d_deqP_lat_0;
  MOD_Wire<tUInt8> INST_m2d_deqP_lat_1;
  MOD_Reg<tUInt8> INST_m2d_deqP_rl;
  MOD_Reg<tUInt8> INST_m2d_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_m2d_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_m2d_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_m2d_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_m2d_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_m2d_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_m2d_enqP_lat_0;
  MOD_Wire<tUInt8> INST_m2d_enqP_lat_1;
  MOD_Reg<tUInt8> INST_m2d_enqP_rl;
  MOD_Reg<tUWide> INST_m2w_data_0;
  MOD_Reg<tUWide> INST_m2w_data_1;
  MOD_Reg<tUInt8> INST_m2w_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_m2w_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_m2w_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_m2w_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_m2w_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_m2w_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_m2w_deqP_lat_0;
  MOD_Wire<tUInt8> INST_m2w_deqP_lat_1;
  MOD_Reg<tUInt8> INST_m2w_deqP_rl;
  MOD_Reg<tUInt8> INST_m2w_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_m2w_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_m2w_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_m2w_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_m2w_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_m2w_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_m2w_enqP_lat_0;
  MOD_Wire<tUInt8> INST_m2w_enqP_lat_1;
  MOD_Reg<tUInt8> INST_m2w_enqP_rl;
  MOD_Reg<tUInt64> INST_pc;
  MOD_mkBypassRFile INST_rf;
  MOD_Reg<tUInt8> INST_stall;
  MOD_Reg<tUInt8> INST_stat;
  MOD_Reg<tUInt8> INST_statRedirect_data_0_dummy2_0;
  MOD_Reg<tUInt8> INST_statRedirect_data_0_dummy2_1;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_dummy_0_0;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_dummy_0_1;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_dummy_1_0;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_dummy_1_1;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_lat_0;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_lat_1;
  MOD_Reg<tUInt8> INST_statRedirect_data_0_rl;
  MOD_Reg<tUInt8> INST_statRedirect_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_statRedirect_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_lat_0;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_lat_1;
  MOD_Reg<tUInt8> INST_statRedirect_deqP_rl;
  MOD_Reg<tUInt8> INST_statRedirect_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_statRedirect_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_lat_0;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_lat_1;
  MOD_Reg<tUInt8> INST_statRedirect_enqP_rl;
 
 /* Constructor */
 public:
  MOD_mkProc(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUWide PORT_cpuToHost;
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_cop_started____d231;
  tUInt8 DEF_x__h45020;
  tUInt8 DEF_SEL_ARR_e2m_data_0_281_BIT_195_326_e2m_data_1__ETC___d1329;
  tUInt8 DEF_IF_SEL_ARR_NOT_e2m_data_0_281_BIT_540_282_283__ETC___d1300;
  tUInt8 DEF_x__h39205;
  tUInt8 DEF_SEL_ARR_d2e_data_0_83_BITS_422_TO_419_92_d2e_d_ETC___d995;
  tUInt8 DEF_x__h33459;
  tUInt8 DEF_cnt1__h11297;
  tUInt8 DEF_x__h26918;
  tUWide DEF_e2m_data_1___d1284;
  tUWide DEF_e2m_data_0___d1281;
  tUWide DEF_m2w_data_1___d1600;
  tUWide DEF_m2w_data_0___d1597;
  tUWide DEF_d2e_data_1___d985;
  tUWide DEF_d2e_data_0___d983;
  tUInt8 DEF_upd__h48970;
  tUInt8 DEF_upd__h44949;
  tUInt8 DEF_upd__h44635;
  tUInt8 DEF_upd__h40877;
  tUInt8 DEF_upd__h39134;
  tUInt8 DEF_upd__h38820;
  tUInt8 DEF_upd__h36645;
  tUInt8 DEF_upd__h33388;
  tUInt8 DEF_upd__h33074;
  tUInt8 DEF_upd__h27359;
  tUInt8 DEF_upd__h26847;
  tUInt8 DEF_upd__h26533;
  tUInt8 DEF_condFlag___d1008;
  tUInt8 DEF_upd__h51083;
  tUInt8 DEF_upd__h52029;
  tUInt8 DEF_upd__h52087;
  tUInt8 DEF_upd__h24760;
  tUInt8 DEF_upd__h44079;
  tUInt8 DEF_upd__h24693;
  tUInt8 DEF_upd__h29860;
  tUInt8 DEF_upd__h41382;
  tUInt8 DEF_upd__h29392;
  tUInt8 DEF_upd__h38137;
  tUInt8 DEF_m2w_deqP_dummy2_1__h44917;
  tUInt8 DEF_m2w_deqP_dummy2_0__h49006;
  tUInt8 DEF_m2w_enqP_dummy2_1__h44755;
  tUInt8 DEF_m2w_enqP_dummy2_0__h44742;
  tUInt8 DEF_e2m_deqP_dummy2_1__h39102;
  tUInt8 DEF_e2m_deqP_dummy2_0__h40913;
  tUInt8 DEF_e2m_enqP_dummy2_1__h38940;
  tUInt8 DEF_e2m_enqP_dummy2_0__h38927;
  tUInt8 DEF_d2e_deqP_dummy2_1__h33356;
  tUInt8 DEF_d2e_deqP_dummy2_0__h36681;
  tUInt8 DEF_d2e_enqP_dummy2_1__h33194;
  tUInt8 DEF_d2e_enqP_dummy2_0__h33181;
  tUInt8 DEF_f2d_deqP_dummy2_1__h26815;
  tUInt8 DEF_f2d_deqP_dummy2_0__h27395;
  tUInt8 DEF_f2d_enqP_dummy2_1__h26653;
  tUInt8 DEF_f2d_enqP_dummy2_0__h26640;
  tUInt8 DEF_statRedirect_deqP_dummy2_1__h51203;
  tUInt8 DEF_statRedirect_deqP_dummy2_0__h51190;
  tUInt8 DEF_statRedirect_enqP_dummy2_1__h52055;
  tUInt8 DEF_statRedirect_enqP_dummy2_0__h51009;
  tUInt8 DEF_execRedirect_deqP_dummy2_1__h24880;
  tUInt8 DEF_execRedirect_deqP_dummy2_0__h24867;
  tUInt8 DEF_execRedirect_enqP_dummy2_1__h24661;
  tUInt8 DEF_execRedirect_enqP_dummy2_0__h44115;
  tUInt8 DEF_m2d_deqP_dummy2_1__h29980;
  tUInt8 DEF_m2d_deqP_dummy2_0__h29967;
  tUInt8 DEF_m2d_enqP_dummy2_1__h29761;
  tUInt8 DEF_m2d_enqP_dummy2_0__h41418;
  tUInt8 DEF_e2d_deqP_dummy2_1__h29512;
  tUInt8 DEF_e2d_deqP_dummy2_0__h29499;
  tUInt8 DEF_e2d_enqP_dummy2_1__h29293;
  tUInt8 DEF_e2d_enqP_dummy2_0__h38173;
  tUInt8 DEF_stall__h27265;
  tUInt8 DEF_eEpoch__h36837;
  tUInt8 DEF_d2e_data_0_83_BITS_415_TO_413___d997;
  tUInt8 DEF_d2e_data_1_85_BITS_415_TO_413___d999;
  tUInt8 DEF_n__read__h48969;
  tUInt8 DEF_n__read__h40876;
  tUInt8 DEF_x__h44987;
  tUInt8 DEF_condFlag_008_BIT_2___d1010;
  tUInt8 DEF_condFlag_008_BIT_1___d1021;
  tUInt8 DEF_condFlag_008_BIT_0___d1009;
  tUInt8 DEF_n__read__h36644;
  tUInt8 DEF_x__h39172;
  tUInt8 DEF_n__read__h27358;
  tUInt8 DEF_x__h33426;
  tUInt8 DEF_x__h26885;
  tUInt8 DEF_y__h27468;
  tUInt8 DEF_y__h49079;
  tUInt8 DEF_y__h40986;
  tUInt8 DEF_y__h36754;
  tUInt8 DEF_SEL_ARR_e2m_data_0_281_BITS_539_TO_536_296_e2m_ETC___d1299;
  tUInt8 DEF_SEL_ARR_NOT_m2w_data_0_597_BIT_539_598_599_NOT_ETC___d1604;
  tUInt8 DEF_SEL_ARR_NOT_e2m_data_0_281_BIT_529_318_319_NOT_ETC___d1323;
  tUInt8 DEF_SEL_ARR_NOT_e2m_data_0_281_BIT_535_302_303_NOT_ETC___d1307;
  tUInt8 DEF_SEL_ARR_e2m_data_0_281_BIT_0_289_e2m_data_1_28_ETC___d1292;
  tUInt8 DEF_SEL_ARR_NOT_e2m_data_0_281_BIT_540_282_283_NOT_ETC___d1288;
  tUInt8 DEF_SEL_ARR_NOT_d2e_data_0_83_BIT_348_042_043_NOT__ETC___d1047;
  tUInt8 DEF_SEL_ARR_d2e_data_0_83_BITS_415_TO_413_97_EQ_5__ETC___d1032;
  tUInt8 DEF_SEL_ARR_d2e_data_0_83_BITS_415_TO_413_97_EQ_4__ETC___d1027;
  tUInt8 DEF_SEL_ARR_d2e_data_0_83_BITS_415_TO_413_97_EQ_3__ETC___d1020;
  tUInt8 DEF_SEL_ARR_d2e_data_0_83_BITS_415_TO_413_97_EQ_2__ETC___d1016;
  tUInt8 DEF_SEL_ARR_d2e_data_0_83_BITS_415_TO_413_97_EQ_1__ETC___d1007;
  tUInt8 DEF_SEL_ARR_d2e_data_0_83_BITS_415_TO_413_97_EQ_0__ETC___d1002;
  tUInt8 DEF_SEL_ARR_d2e_data_0_83_BIT_0_84_d2e_data_1_85_B_ETC___d988;
  tUInt8 DEF_IF_IF_execRedirect_enqP_dummy2_1_03_THEN_IF_ex_ETC___d212;
  tUInt8 DEF_SEL_ARR_d2e_data_0_83_BITS_422_TO_419_92_d2e_d_ETC___d1048;
  tUInt8 DEF_IF_m2w_deqP_lat_0_whas__98_THEN_m2w_deqP_lat_0_ETC___d201;
  tUInt8 DEF_IF_e2m_deqP_lat_0_whas__84_THEN_e2m_deqP_lat_0_ETC___d187;
  tUInt8 DEF_IF_d2e_deqP_lat_0_whas__70_THEN_d2e_deqP_lat_0_ETC___d173;
  tUInt8 DEF_IF_f2d_deqP_lat_0_whas__56_THEN_f2d_deqP_lat_0_ETC___d159;
  tUInt8 DEF_y__h51236;
  tUInt8 DEF_x__h51235;
  tUInt8 DEF_IF_statRedirect_enqP_lat_0_whas__35_THEN_statR_ETC___d138;
  tUInt8 DEF_n__read__h44078;
  tUInt8 DEF_n__read__h41381;
  tUInt8 DEF_n__read__h38136;
  tUInt8 DEF_y__h30013;
  tUInt8 DEF_y__h29545;
  tUInt8 DEF_y__h24913;
  tUInt8 DEF_n__read__h24559;
  tUInt8 DEF_IF_execRedirect_enqP_lat_0_whas__14_THEN_execR_ETC___d117;
  tUInt8 DEF_condFlag_008_BIT_0_009_OR_NOT_condFlag_008_BIT_ETC___d1012;
  tUInt8 DEF_NOT_condFlag_008_BIT_2_010___d1011;
  tUInt8 DEF_NOT_condFlag_008_BIT_1_021_022_OR_condFlag_008_ETC___d1023;
  tUInt8 DEF_condFlag_008_BIT_1_021_OR_condFlag_008_BIT_2_010___d1033;
  tUInt8 DEF_IF_SEL_ARR_NOT_e2m_data_0_281_BIT_540_282_283__ETC___d1301;
  tUInt8 DEF_SEL_ARR_d2e_data_0_83_BITS_422_TO_419_92_d2e_d_ETC___d996;
  tUInt8 DEF_SEL_ARR_e2m_data_0_281_BIT_0_289_e2m_data_1_28_ETC___d1293;
  tUInt8 DEF_SEL_ARR_d2e_data_0_83_BIT_0_84_d2e_data_1_85_B_ETC___d990;
  tUInt8 DEF_SEL_ARR_NOT_e2m_data_0_281_BIT_540_282_283_NOT_ETC___d1295;
  tUInt8 DEF_NOT_IF_SEL_ARR_NOT_e2m_data_0_281_BIT_540_282__ETC___d1317;
  tUInt8 DEF_NOT_SEL_ARR_d2e_data_0_83_BIT_0_84_d2e_data_1__ETC___d991;
  tUInt8 DEF_NOT_SEL_ARR_d2e_data_0_83_BITS_415_TO_413_97_E_ETC___d1040;
  tUInt8 DEF_NOT_condFlag_008_BIT_1_021___d1022;
  tUInt8 DEF_NOT_IF_IF_execRedirect_enqP_dummy2_1_03_THEN_I_ETC___d213;
 
 /* Local definitions */
 private:
  tUInt8 DEF_IF_m2d_data_0_lat_0_whas__6_THEN_NOT_m2d_data__ETC___d82;
  tUInt8 DEF_IF_e2d_data_0_lat_0_whas_THEN_NOT_e2d_data_0_l_ETC___d30;
  tUInt8 DEF_IF_m2d_data_0_lat_0_whas__6_THEN_m2d_data_0_la_ETC___d77;
  tUInt8 DEF_IF_m2d_data_0_lat_0_whas__6_THEN_NOT_m2d_data__ETC___d66;
  tUInt8 DEF_IF_e2d_data_0_lat_0_whas_THEN_e2d_data_0_lat_0_ETC___d25;
  tUInt8 DEF_IF_e2d_data_0_lat_0_whas_THEN_NOT_e2d_data_0_l_ETC___d14;
  tUWide DEF__dfoo12;
  tUWide DEF__1_CONCAT_IF_SEL_ARR_NOT_e2m_data_0_281_BIT_535_ETC___d1382;
  tUWide DEF__1_CONCAT_IF_SEL_ARR_NOT_e2m_data_0_281_BIT_529_ETC___d1469;
  tUWide DEF__dfoo8;
  tUWide DEF__1_CONCAT_SEL_ARR_e2m_data_0_281_BITS_539_TO_53_ETC___d1578;
  tUWide DEF__0_CONCAT_DONTCARE___d1248;
  tUWide DEF__dfoo6;
  tUWide DEF__dfoo4;
  tUWide DEF__1_CONCAT_SEL_ARR_d2e_data_0_83_BITS_422_TO_419_ETC___d1244;
  tUWide DEF__0_CONCAT_DONTCARE_248_CONCAT_SEL_ARR_d2e_data__ETC___d1249;
  tUWide DEF__dfoo2;
  tUWide DEF_f2d_data_1___d471;
  tUWide DEF_f2d_data_0___d469;
  tUWide DEF_iMem_req_pc_36___d237;
  tUWide DEF_m2d_data_0_rl___d59;
  tUWide DEF_m2d_data_0_lat_1_wget____d54;
  tUWide DEF_m2d_data_0_lat_0_wget____d57;
  tUWide DEF_e2d_data_0_rl___d7;
  tUWide DEF_e2d_data_0_lat_1_wget____d2;
  tUWide DEF_e2d_data_0_lat_0_wget____d5;
  tUInt64 DEF_upd__h26216;
  tUInt64 DEF_upd__h26349;
  tUInt8 DEF_statRedirect_data_0_rl__h12463;
  tUInt8 DEF_upd__h29793;
  tUInt8 DEF_upd__h29325;
  tUInt8 DEF_m2d_data_0_lat_0_whas____d56;
  tUInt8 DEF_e2d_data_0_lat_0_whas____d4;
  tUWide DEF__read_inst__h27529;
  tUWide DEF__read_inst__h27537;
  tUInt64 DEF_x__h5665;
  tUInt64 DEF_x__h5662;
  tUInt64 DEF_x__h1939;
  tUInt64 DEF_x__h1936;
  tUWide DEF_inst__h27259;
  tUInt8 DEF_m2d_data_0_rl_9_BIT_70___d60;
  tUInt8 DEF_m2d_data_0_rl_9_BIT_64___d76;
  tUInt8 DEF_m2d_data_0_lat_0_wget__7_BIT_70___d58;
  tUInt8 DEF_m2d_data_0_lat_0_wget__7_BIT_64___d75;
  tUInt8 DEF_e2d_data_0_rl_BIT_70___d8;
  tUInt8 DEF_e2d_data_0_rl_BIT_64___d24;
  tUInt8 DEF_e2d_data_0_lat_0_wget_BIT_70___d6;
  tUInt8 DEF_e2d_data_0_lat_0_wget_BIT_64___d23;
  tUInt64 DEF_IF_m2d_data_0_lat_0_whas__6_THEN_m2d_data_0_la_ETC___d87;
  tUInt64 DEF_IF_e2d_data_0_lat_0_whas_THEN_e2d_data_0_lat_0_ETC___d35;
  tUInt64 DEF_IF_execRedirect_data_0_lat_0_whas__07_THEN_exe_ETC___d110;
  tUInt8 DEF_IF_statRedirect_data_0_lat_0_whas__28_THEN_sta_ETC___d131;
  tUInt8 DEF_IF_m2d_enqP_lat_0_whas__3_THEN_m2d_enqP_lat_0__ETC___d96;
  tUInt8 DEF_IF_e2d_enqP_lat_0_whas__1_THEN_e2d_enqP_lat_0__ETC___d44;
  tUWide DEF_SEL_ARR_d2e_data_0_83_BITS_422_TO_419_92_d2e_d_ETC___d1243;
  tUWide DEF__0_OR_NOT_SEL_ARR_NOT_e2m_data_0_281_BIT_535_30_ETC___d1577;
  tUWide DEF_NOT_SEL_ARR_NOT_d2e_data_0_83_BIT_342_195_196__ETC___d1242;
  tUWide DEF__0_OR_NOT_SEL_ARR_NOT_e2m_data_0_281_BIT_523_36_ETC___d1576;
  tUWide DEF_NOT_SEL_ARR_d2e_data_0_83_BITS_418_TO_416_064__ETC___d1190;
  tUWide DEF_NOT_SEL_ARR_NOT_d2e_data_0_83_BIT_324_094_095__ETC___d1241;
  tUWide DEF__0_OR_NOT_SEL_ARR_NOT_e2m_data_0_281_BIT_523_36_ETC___d1381;
  tUWide DEF__0_OR_NOT_SEL_ARR_NOT_e2m_data_0_281_BIT_458_40_ETC___d1502;
  tUWide DEF__0_OR_NOT_SEL_ARR_NOT_e2m_data_0_281_BIT_393_50_ETC___d1575;
  tUWide DEF_NOT_SEL_ARR_NOT_d2e_data_0_83_BIT_194_109_110__ETC___d1213;
  tUWide DEF_DONTCARE_CONCAT_SEL_ARR_d2e_data_0_83_BITS_412_ETC___d1240;
  tUWide DEF_IF_SEL_ARR_f2d_data_0_69_BITS_208_TO_129_70_f2_ETC___d950;
  tUWide DEF_IF_SEL_ARR_f2d_data_0_69_BITS_208_TO_129_70_f2_ETC___d941;
  tUWide DEF_IF_SEL_ARR_NOT_e2m_data_0_281_BIT_540_282_283__ETC___d1532;
  tUWide DEF_IF_SEL_ARR_NOT_e2m_data_0_281_BIT_540_282_283__ETC___d1574;
  tUWide DEF_IF_SEL_ARR_f2d_data_0_69_BITS_208_TO_129_70_f2_ETC___d940;
  tUWide DEF_IF_SEL_ARR_f2d_data_0_69_BITS_208_TO_129_70_f2_ETC___d939;
  tUWide DEF_IF_SEL_ARR_d2e_data_0_83_BITS_418_TO_416_064_d_ETC___d1239;
  tUWide DEF_IF_SEL_ARR_f2d_data_0_69_BITS_208_TO_129_70_f2_ETC___d938;
  tUWide DEF_IF_NOT_IF_IF_e2d_enqP_dummy2_1_14_THEN_IF_e2d__ETC___d890;
  tUWide DEF_IF_NOT_IF_IF_e2d_enqP_dummy2_1_14_THEN_IF_e2d__ETC___d937;
  tUWide DEF_SEL_ARR_e2m_data_0_281_BIT_196_546_e2m_data_1__ETC___d1573;
  tUWide DEF_iMem_req_pc_36_37_CONCAT_pc_36_CONCAT_pc_36_PL_ETC___d429;
  tUWide DEF_pc_36_PLUS_IF_iMem_req_pc_36_37_BITS_79_TO_76__ETC___d428;
  tUWide DEF_IF_SEL_ARR_d2e_data_0_83_BITS_422_TO_419_92_d2_ETC___d1238;
  tUWide DEF_IF_SEL_ARR_NOT_e2m_data_0_281_BIT_540_282_283__ETC___d1572;
  tUWide DEF_NOT_SEL_ARR_f2d_data_0_69_BITS_208_TO_129_70_f_ETC___d933;
  tUWide DEF_NOT_SEL_ARR_f2d_data_0_69_BITS_208_TO_129_70_f_ETC___d936;
  tUWide DEF_IF_SEL_ARR_d2e_data_0_83_BITS_422_TO_419_92_d2_ETC___d1237;
  tUWide DEF_IF_IF_SEL_ARR_NOT_e2m_data_0_281_BIT_540_282_2_ETC___d1557;
  tUWide DEF__0_OR_NOT_SEL_ARR_NOT_e2m_data_0_281_BIT_65_558_ETC___d1571;
  tUWide DEF_NOT_IF_SEL_ARR_NOT_e2m_data_0_281_BIT_540_282__ETC___d1439;
  tUWide DEF__1_CONCAT_IF_SEL_ARR_d2e_data_0_83_BITS_422_TO__ETC___d1191;
  tUWide DEF_IF_e2d_data_0_lat_1_whas_THEN_e2d_data_0_lat_1_ETC___d38;
  tUWide DEF_IF_m2d_data_0_lat_1_whas__3_THEN_m2d_data_0_la_ETC___d90;
 
 /* Rules */
 public:
  void RL_e2d_data_0_canon();
  void RL_e2d_enqP_canon();
  void RL_e2d_deqP_canon();
  void RL_m2d_data_0_canon();
  void RL_m2d_enqP_canon();
  void RL_m2d_deqP_canon();
  void RL_execRedirect_data_0_canon();
  void RL_execRedirect_enqP_canon();
  void RL_execRedirect_deqP_canon();
  void RL_statRedirect_data_0_canon();
  void RL_statRedirect_enqP_canon();
  void RL_statRedirect_deqP_canon();
  void RL_f2d_enqP_canon();
  void RL_f2d_deqP_canon();
  void RL_d2e_enqP_canon();
  void RL_d2e_deqP_canon();
  void RL_e2m_enqP_canon();
  void RL_e2m_deqP_canon();
  void RL_m2w_enqP_canon();
  void RL_m2w_deqP_canon();
  void RL_doFetch();
  void RL_doDecode();
  void RL_doExec();
  void RL_doMem();
  void RL_doWrite();
  void RL_upd_Stat();
  void RL_statHLT();
  void RL_statINS();
 
 /* Methods */
 public:
  tUWide METH_cpuToHost();
  tUInt8 METH_RDY_cpuToHost();
  void METH_hostToCpu(tUInt64 ARG_hostToCpu_startpc);
  tUInt8 METH_RDY_hostToCpu();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkProc &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkProc &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkProc &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkProc &backing);
};

#endif /* ifndef __mkProc_h__ */
