{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 08 07:24:20 2019 " "Info: Processing started: Wed May 08 07:24:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off counter -c counter " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counter -c counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "LessThan0~0 " "Warning: Node \"LessThan0~0\"" {  } { { "Counter.vhd" "" { Text "E:/cnter/Counter.vhd" 36 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|StageOut\[20\]~76 " "Warning: Node \"lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|StageOut\[20\]~76\"" {  } { { "db/alt_u_div_hie.tdf" "" { Text "E:/cnter/db/alt_u_div_hie.tdf" 60 10 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "Counter.vhd" "" { Text "E:/cnter/Counter.vhd" 36 -1 0 } } { "db/alt_u_div_hie.tdf" "" { Text "E:/cnter/db/alt_u_div_hie.tdf" 60 10 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "c_clk " "Info: Assuming node \"c_clk\" is an undefined clock" {  } { { "Counter.vhd" "" { Text "E:/cnter/Counter.vhd" 7 -1 0 } } { "e:/quartusii 9.0/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartusii 9.0/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "c_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "D:u4\|tmp " "Info: Detected ripple clock \"D:u4\|tmp\" as buffer" {  } { { "D.vhd" "" { Text "E:/cnter/D.vhd" 15 -1 0 } } { "e:/quartusii 9.0/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartusii 9.0/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "D:u4\|tmp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "D:u3\|tmp " "Info: Detected ripple clock \"D:u3\|tmp\" as buffer" {  } { { "D.vhd" "" { Text "E:/cnter/D.vhd" 15 -1 0 } } { "e:/quartusii 9.0/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartusii 9.0/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "D:u3\|tmp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "D:u2\|tmp " "Info: Detected ripple clock \"D:u2\|tmp\" as buffer" {  } { { "D.vhd" "" { Text "E:/cnter/D.vhd" 15 -1 0 } } { "e:/quartusii 9.0/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartusii 9.0/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "D:u2\|tmp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "D:u1\|tmp " "Info: Detected ripple clock \"D:u1\|tmp\" as buffer" {  } { { "D.vhd" "" { Text "E:/cnter/D.vhd" 15 -1 0 } } { "e:/quartusii 9.0/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartusii 9.0/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "D:u1\|tmp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "D:u0\|tmp " "Info: Detected ripple clock \"D:u0\|tmp\" as buffer" {  } { { "D.vhd" "" { Text "E:/cnter/D.vhd" 15 -1 0 } } { "e:/quartusii 9.0/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartusii 9.0/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "D:u0\|tmp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "c_clk register register D:u2\|tmp D:u2\|tmp 304.04 MHz Internal " "Info: Clock \"c_clk\" Internal fmax is restricted to 304.04 MHz between source register \"D:u2\|tmp\" and destination register \"D:u2\|tmp\"" { { "Info" "ITDB_CLOCK_RATE" "clock 3.289 ns " "Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.779 ns + Longest register register " "Info: + Longest register to register delay is 1.779 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns D:u2\|tmp 1 REG LC_X5_Y2_N0 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y2_N0; Fanout = 13; REG Node = 'D:u2\|tmp'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { D:u2|tmp } "NODE_NAME" } } { "D.vhd" "" { Text "E:/cnter/D.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.804 ns) 1.779 ns D:u2\|tmp 2 REG LC_X5_Y2_N0 13 " "Info: 2: + IC(0.975 ns) + CELL(0.804 ns) = 1.779 ns; Loc. = LC_X5_Y2_N0; Fanout = 13; REG Node = 'D:u2\|tmp'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.779 ns" { D:u2|tmp D:u2|tmp } "NODE_NAME" } } { "D.vhd" "" { Text "E:/cnter/D.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.804 ns ( 45.19 % ) " "Info: Total cell delay = 0.804 ns ( 45.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.975 ns ( 54.81 % ) " "Info: Total interconnect delay = 0.975 ns ( 54.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.779 ns" { D:u2|tmp D:u2|tmp } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "1.779 ns" { D:u2|tmp {} D:u2|tmp {} } { 0.000ns 0.975ns } { 0.000ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c_clk destination 9.548 ns + Shortest register " "Info: + Shortest clock path from clock \"c_clk\" to destination register is 9.548 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns c_clk 1 CLK PIN_20 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_20; Fanout = 1; CLK Node = 'c_clk'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { c_clk } "NODE_NAME" } } { "Counter.vhd" "" { Text "E:/cnter/Counter.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.608 ns) + CELL(1.294 ns) 5.034 ns D:u0\|tmp 2 REG LC_X4_Y2_N9 7 " "Info: 2: + IC(2.608 ns) + CELL(1.294 ns) = 5.034 ns; Loc. = LC_X4_Y2_N9; Fanout = 7; REG Node = 'D:u0\|tmp'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.902 ns" { c_clk D:u0|tmp } "NODE_NAME" } } { "D.vhd" "" { Text "E:/cnter/D.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.407 ns) + CELL(1.294 ns) 7.735 ns D:u1\|tmp 3 REG LC_X5_Y2_N9 8 " "Info: 3: + IC(1.407 ns) + CELL(1.294 ns) = 7.735 ns; Loc. = LC_X5_Y2_N9; Fanout = 8; REG Node = 'D:u1\|tmp'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.701 ns" { D:u0|tmp D:u1|tmp } "NODE_NAME" } } { "D.vhd" "" { Text "E:/cnter/D.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(0.918 ns) 9.548 ns D:u2\|tmp 4 REG LC_X5_Y2_N0 13 " "Info: 4: + IC(0.895 ns) + CELL(0.918 ns) = 9.548 ns; Loc. = LC_X5_Y2_N0; Fanout = 13; REG Node = 'D:u2\|tmp'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.813 ns" { D:u1|tmp D:u2|tmp } "NODE_NAME" } } { "D.vhd" "" { Text "E:/cnter/D.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.638 ns ( 48.58 % ) " "Info: Total cell delay = 4.638 ns ( 48.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.910 ns ( 51.42 % ) " "Info: Total interconnect delay = 4.910 ns ( 51.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.548 ns" { c_clk D:u0|tmp D:u1|tmp D:u2|tmp } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "9.548 ns" { c_clk {} c_clk~combout {} D:u0|tmp {} D:u1|tmp {} D:u2|tmp {} } { 0.000ns 0.000ns 2.608ns 1.407ns 0.895ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c_clk source 9.548 ns - Longest register " "Info: - Longest clock path from clock \"c_clk\" to source register is 9.548 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns c_clk 1 CLK PIN_20 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_20; Fanout = 1; CLK Node = 'c_clk'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { c_clk } "NODE_NAME" } } { "Counter.vhd" "" { Text "E:/cnter/Counter.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.608 ns) + CELL(1.294 ns) 5.034 ns D:u0\|tmp 2 REG LC_X4_Y2_N9 7 " "Info: 2: + IC(2.608 ns) + CELL(1.294 ns) = 5.034 ns; Loc. = LC_X4_Y2_N9; Fanout = 7; REG Node = 'D:u0\|tmp'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.902 ns" { c_clk D:u0|tmp } "NODE_NAME" } } { "D.vhd" "" { Text "E:/cnter/D.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.407 ns) + CELL(1.294 ns) 7.735 ns D:u1\|tmp 3 REG LC_X5_Y2_N9 8 " "Info: 3: + IC(1.407 ns) + CELL(1.294 ns) = 7.735 ns; Loc. = LC_X5_Y2_N9; Fanout = 8; REG Node = 'D:u1\|tmp'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.701 ns" { D:u0|tmp D:u1|tmp } "NODE_NAME" } } { "D.vhd" "" { Text "E:/cnter/D.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(0.918 ns) 9.548 ns D:u2\|tmp 4 REG LC_X5_Y2_N0 13 " "Info: 4: + IC(0.895 ns) + CELL(0.918 ns) = 9.548 ns; Loc. = LC_X5_Y2_N0; Fanout = 13; REG Node = 'D:u2\|tmp'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.813 ns" { D:u1|tmp D:u2|tmp } "NODE_NAME" } } { "D.vhd" "" { Text "E:/cnter/D.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.638 ns ( 48.58 % ) " "Info: Total cell delay = 4.638 ns ( 48.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.910 ns ( 51.42 % ) " "Info: Total interconnect delay = 4.910 ns ( 51.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.548 ns" { c_clk D:u0|tmp D:u1|tmp D:u2|tmp } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "9.548 ns" { c_clk {} c_clk~combout {} D:u0|tmp {} D:u1|tmp {} D:u2|tmp {} } { 0.000ns 0.000ns 2.608ns 1.407ns 0.895ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.548 ns" { c_clk D:u0|tmp D:u1|tmp D:u2|tmp } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "9.548 ns" { c_clk {} c_clk~combout {} D:u0|tmp {} D:u1|tmp {} D:u2|tmp {} } { 0.000ns 0.000ns 2.608ns 1.407ns 0.895ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "D.vhd" "" { Text "E:/cnter/D.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "D.vhd" "" { Text "E:/cnter/D.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.779 ns" { D:u2|tmp D:u2|tmp } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "1.779 ns" { D:u2|tmp {} D:u2|tmp {} } { 0.000ns 0.975ns } { 0.000ns 0.804ns } "" } } { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.548 ns" { c_clk D:u0|tmp D:u1|tmp D:u2|tmp } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "9.548 ns" { c_clk {} c_clk~combout {} D:u0|tmp {} D:u1|tmp {} D:u2|tmp {} } { 0.000ns 0.000ns 2.608ns 1.407ns 0.895ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { D:u2|tmp } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { D:u2|tmp {} } {  } {  } "" } } { "D.vhd" "" { Text "E:/cnter/D.vhd" 15 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "c_clk outl\[1\] D:u5\|tmp 46.957 ns register " "Info: tco from clock \"c_clk\" to destination pin \"outl\[1\]\" through register \"D:u5\|tmp\" is 46.957 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c_clk source 17.600 ns + Longest register " "Info: + Longest clock path from clock \"c_clk\" to source register is 17.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns c_clk 1 CLK PIN_20 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_20; Fanout = 1; CLK Node = 'c_clk'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { c_clk } "NODE_NAME" } } { "Counter.vhd" "" { Text "E:/cnter/Counter.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.608 ns) + CELL(1.294 ns) 5.034 ns D:u0\|tmp 2 REG LC_X4_Y2_N9 7 " "Info: 2: + IC(2.608 ns) + CELL(1.294 ns) = 5.034 ns; Loc. = LC_X4_Y2_N9; Fanout = 7; REG Node = 'D:u0\|tmp'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.902 ns" { c_clk D:u0|tmp } "NODE_NAME" } } { "D.vhd" "" { Text "E:/cnter/D.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.407 ns) + CELL(1.294 ns) 7.735 ns D:u1\|tmp 3 REG LC_X5_Y2_N9 8 " "Info: 3: + IC(1.407 ns) + CELL(1.294 ns) = 7.735 ns; Loc. = LC_X5_Y2_N9; Fanout = 8; REG Node = 'D:u1\|tmp'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.701 ns" { D:u0|tmp D:u1|tmp } "NODE_NAME" } } { "D.vhd" "" { Text "E:/cnter/D.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(1.294 ns) 9.924 ns D:u2\|tmp 4 REG LC_X5_Y2_N0 13 " "Info: 4: + IC(0.895 ns) + CELL(1.294 ns) = 9.924 ns; Loc. = LC_X5_Y2_N0; Fanout = 13; REG Node = 'D:u2\|tmp'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.189 ns" { D:u1|tmp D:u2|tmp } "NODE_NAME" } } { "D.vhd" "" { Text "E:/cnter/D.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.998 ns) + CELL(1.294 ns) 13.216 ns D:u3\|tmp 5 REG LC_X6_Y3_N9 14 " "Info: 5: + IC(1.998 ns) + CELL(1.294 ns) = 13.216 ns; Loc. = LC_X6_Y3_N9; Fanout = 14; REG Node = 'D:u3\|tmp'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.292 ns" { D:u2|tmp D:u3|tmp } "NODE_NAME" } } { "D.vhd" "" { Text "E:/cnter/D.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(1.294 ns) 15.385 ns D:u4\|tmp 6 REG LC_X6_Y3_N8 13 " "Info: 6: + IC(0.875 ns) + CELL(1.294 ns) = 15.385 ns; Loc. = LC_X6_Y3_N8; Fanout = 13; REG Node = 'D:u4\|tmp'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.169 ns" { D:u3|tmp D:u4|tmp } "NODE_NAME" } } { "D.vhd" "" { Text "E:/cnter/D.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.297 ns) + CELL(0.918 ns) 17.600 ns D:u5\|tmp 7 REG LC_X5_Y3_N8 12 " "Info: 7: + IC(1.297 ns) + CELL(0.918 ns) = 17.600 ns; Loc. = LC_X5_Y3_N8; Fanout = 12; REG Node = 'D:u5\|tmp'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.215 ns" { D:u4|tmp D:u5|tmp } "NODE_NAME" } } { "D.vhd" "" { Text "E:/cnter/D.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.520 ns ( 48.41 % ) " "Info: Total cell delay = 8.520 ns ( 48.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.080 ns ( 51.59 % ) " "Info: Total interconnect delay = 9.080 ns ( 51.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "17.600 ns" { c_clk D:u0|tmp D:u1|tmp D:u2|tmp D:u3|tmp D:u4|tmp D:u5|tmp } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "17.600 ns" { c_clk {} c_clk~combout {} D:u0|tmp {} D:u1|tmp {} D:u2|tmp {} D:u3|tmp {} D:u4|tmp {} D:u5|tmp {} } { 0.000ns 0.000ns 2.608ns 1.407ns 0.895ns 1.998ns 0.875ns 1.297ns } { 0.000ns 1.132ns 1.294ns 1.294ns 1.294ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "D.vhd" "" { Text "E:/cnter/D.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "28.981 ns + Longest register pin " "Info: + Longest register to pin delay is 28.981 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns D:u5\|tmp 1 REG LC_X5_Y3_N8 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y3_N8; Fanout = 12; REG Node = 'D:u5\|tmp'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { D:u5|tmp } "NODE_NAME" } } { "D.vhd" "" { Text "E:/cnter/D.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.702 ns) 2.702 ns LessThan0~0 2 COMB LOOP LC_X7_Y3_N5 46 " "Info: 2: + IC(0.000 ns) + CELL(2.702 ns) = 2.702 ns; Loc. = LC_X7_Y3_N5; Fanout = 46; COMB LOOP Node = 'LessThan0~0'" { { "Info" "ITDB_PART_OF_SCC" "LessThan0~0 LC_X7_Y3_N5 " "Info: Loc. = LC_X7_Y3_N5; Node \"LessThan0~0\"" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LessThan0~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|StageOut\[20\]~76 LC_X6_Y3_N7 " "Info: Loc. = LC_X6_Y3_N7; Node \"lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|StageOut\[20\]~76\"" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[20]~76 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { LessThan0~0 } "NODE_NAME" } } { "Counter.vhd" "" { Text "E:/cnter/Counter.vhd" 36 -1 0 } } { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[20]~76 } "NODE_NAME" } } { "db/alt_u_div_hie.tdf" "" { Text "E:/cnter/db/alt_u_div_hie.tdf" 60 10 0 } } { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.702 ns" { D:u5|tmp LessThan0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.792 ns) + CELL(0.978 ns) 4.472 ns lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~COUT 3 COMB LC_X7_Y3_N2 1 " "Info: 3: + IC(0.792 ns) + CELL(0.978 ns) = 4.472 ns; Loc. = LC_X7_Y3_N2; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~COUT'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.770 ns" { LessThan0~0 lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "E:/cnter/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 5.287 ns lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~16 4 COMB LC_X7_Y3_N3 2 " "Info: 4: + IC(0.000 ns) + CELL(0.815 ns) = 5.287 ns; Loc. = LC_X7_Y3_N3; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~16'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~16 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "E:/cnter/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.978 ns) 6.969 ns lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~15 5 COMB LC_X7_Y3_N6 2 " "Info: 5: + IC(0.704 ns) + CELL(0.978 ns) = 6.969 ns; Loc. = LC_X7_Y3_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~15'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.682 ns" { lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~16 lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~15 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "E:/cnter/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 7.092 ns lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~13 6 COMB LC_X7_Y3_N7 2 " "Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 7.092 ns; Loc. = LC_X7_Y3_N7; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~13'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~15 lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~13 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "E:/cnter/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 7.215 ns lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~11 7 COMB LC_X7_Y3_N8 1 " "Info: 7: + IC(0.000 ns) + CELL(0.123 ns) = 7.215 ns; Loc. = LC_X7_Y3_N8; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~11'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~13 lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~11 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "E:/cnter/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 8.030 ns lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~8 8 COMB LC_X7_Y3_N9 9 " "Info: 8: + IC(0.000 ns) + CELL(0.815 ns) = 8.030 ns; Loc. = LC_X7_Y3_N9; Fanout = 9; COMB Node = 'lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~8'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~11 lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~8 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "E:/cnter/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.843 ns) + CELL(0.200 ns) 10.073 ns lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|StageOut\[21\]~77 9 COMB LC_X5_Y3_N6 4 " "Info: 9: + IC(1.843 ns) + CELL(0.200 ns) = 10.073 ns; Loc. = LC_X5_Y3_N6; Fanout = 4; COMB Node = 'lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|StageOut\[21\]~77'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.043 ns" { lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~8 lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[21]~77 } "NODE_NAME" } } { "db/alt_u_div_hie.tdf" "" { Text "E:/cnter/db/alt_u_div_hie.tdf" 60 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.103 ns) + CELL(0.978 ns) 12.154 ns lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~15 10 COMB LC_X4_Y3_N3 1 " "Info: 10: + IC(1.103 ns) + CELL(0.978 ns) = 12.154 ns; Loc. = LC_X4_Y3_N3; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~15'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.081 ns" { lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[21]~77 lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~15 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "E:/cnter/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 12.969 ns lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~10 11 COMB LC_X4_Y3_N4 8 " "Info: 11: + IC(0.000 ns) + CELL(0.815 ns) = 12.969 ns; Loc. = LC_X4_Y3_N4; Fanout = 8; COMB Node = 'lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~10'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~15 lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~10 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "E:/cnter/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.905 ns) + CELL(0.200 ns) 16.074 ns lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|StageOut\[26\]~74 12 COMB LC_X4_Y2_N1 4 " "Info: 12: + IC(2.905 ns) + CELL(0.200 ns) = 16.074 ns; Loc. = LC_X4_Y2_N1; Fanout = 4; COMB Node = 'lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|StageOut\[26\]~74'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.105 ns" { lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~10 lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[26]~74 } "NODE_NAME" } } { "db/alt_u_div_hie.tdf" "" { Text "E:/cnter/db/alt_u_div_hie.tdf" 60 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.791 ns) + CELL(0.978 ns) 18.843 ns lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~17 13 COMB LC_X4_Y1_N3 1 " "Info: 13: + IC(1.791 ns) + CELL(0.978 ns) = 18.843 ns; Loc. = LC_X4_Y1_N3; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~17'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.769 ns" { lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[26]~74 lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "E:/cnter/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 19.104 ns lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~23 14 COMB LC_X4_Y1_N4 1 " "Info: 14: + IC(0.000 ns) + CELL(0.261 ns) = 19.104 ns; Loc. = LC_X4_Y1_N4; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~23'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~17 lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~23 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "E:/cnter/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 20.079 ns lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~12 15 COMB LC_X4_Y1_N6 3 " "Info: 15: + IC(0.000 ns) + CELL(0.975 ns) = 20.079 ns; Loc. = LC_X4_Y1_N6; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~12'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~23 lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "E:/cnter/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.761 ns) + CELL(0.511 ns) 21.351 ns lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|StageOut\[33\]~75 16 COMB LC_X4_Y1_N0 3 " "Info: 16: + IC(0.761 ns) + CELL(0.511 ns) = 21.351 ns; Loc. = LC_X4_Y1_N0; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|StageOut\[33\]~75'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~12 lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[33]~75 } "NODE_NAME" } } { "db/alt_u_div_hie.tdf" "" { Text "E:/cnter/db/alt_u_div_hie.tdf" 60 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.879 ns) + CELL(0.914 ns) 24.144 ns Mux12~6 17 COMB LC_X4_Y2_N4 1 " "Info: 17: + IC(1.879 ns) + CELL(0.914 ns) = 24.144 ns; Loc. = LC_X4_Y2_N4; Fanout = 1; COMB Node = 'Mux12~6'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[33]~75 Mux12~6 } "NODE_NAME" } } { "Counter.vhd" "" { Text "E:/cnter/Counter.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.515 ns) + CELL(2.322 ns) 28.981 ns outl\[1\] 18 PIN PIN_6 0 " "Info: 18: + IC(2.515 ns) + CELL(2.322 ns) = 28.981 ns; Loc. = PIN_6; Fanout = 0; PIN Node = 'outl\[1\]'" {  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.837 ns" { Mux12~6 outl[1] } "NODE_NAME" } } { "Counter.vhd" "" { Text "E:/cnter/Counter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.688 ns ( 50.68 % ) " "Info: Total cell delay = 14.688 ns ( 50.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.293 ns ( 49.32 % ) " "Info: Total interconnect delay = 14.293 ns ( 49.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "28.981 ns" { D:u5|tmp LessThan0~0 lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~16 lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~15 lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~13 lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~11 lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~8 lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[21]~77 lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~15 lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~10 lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[26]~74 lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~17 lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~23 lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~12 lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[33]~75 Mux12~6 outl[1] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "28.981 ns" { D:u5|tmp {} LessThan0~0 {} lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT {} lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~16 {} lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~15 {} lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~13 {} lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~11 {} lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~8 {} lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[21]~77 {} lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~15 {} lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~10 {} lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[26]~74 {} lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~17 {} lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~23 {} lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~12 {} lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[33]~75 {} Mux12~6 {} outl[1] {} } { 0.000ns 0.000ns 0.792ns 0.000ns 0.704ns 0.000ns 0.000ns 0.000ns 1.843ns 1.103ns 0.000ns 2.905ns 1.791ns 0.000ns 0.000ns 0.761ns 1.879ns 2.515ns } { 0.000ns 2.702ns 0.978ns 0.815ns 0.978ns 0.123ns 0.123ns 0.815ns 0.200ns 0.978ns 0.815ns 0.200ns 0.978ns 0.261ns 0.975ns 0.511ns 0.914ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "17.600 ns" { c_clk D:u0|tmp D:u1|tmp D:u2|tmp D:u3|tmp D:u4|tmp D:u5|tmp } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "17.600 ns" { c_clk {} c_clk~combout {} D:u0|tmp {} D:u1|tmp {} D:u2|tmp {} D:u3|tmp {} D:u4|tmp {} D:u5|tmp {} } { 0.000ns 0.000ns 2.608ns 1.407ns 0.895ns 1.998ns 0.875ns 1.297ns } { 0.000ns 1.132ns 1.294ns 1.294ns 1.294ns 1.294ns 1.294ns 0.918ns } "" } } { "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartusii 9.0/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "28.981 ns" { D:u5|tmp LessThan0~0 lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~16 lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~15 lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~13 lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~11 lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~8 lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[21]~77 lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~15 lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~10 lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[26]~74 lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~17 lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~23 lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~12 lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[33]~75 Mux12~6 outl[1] } "NODE_NAME" } } { "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartusii 9.0/quartus/quartus/bin/Technology_Viewer.qrui" "28.981 ns" { D:u5|tmp {} LessThan0~0 {} lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT {} lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~16 {} lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~15 {} lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~13 {} lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~11 {} lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~8 {} lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[21]~77 {} lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~15 {} lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~10 {} lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[26]~74 {} lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~17 {} lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~23 {} lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~12 {} lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[33]~75 {} Mux12~6 {} outl[1] {} } { 0.000ns 0.000ns 0.792ns 0.000ns 0.704ns 0.000ns 0.000ns 0.000ns 1.843ns 1.103ns 0.000ns 2.905ns 1.791ns 0.000ns 0.000ns 0.761ns 1.879ns 2.515ns } { 0.000ns 2.702ns 0.978ns 0.815ns 0.978ns 0.123ns 0.123ns 0.815ns 0.200ns 0.978ns 0.815ns 0.200ns 0.978ns 0.261ns 0.975ns 0.511ns 0.914ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 08 07:24:20 2019 " "Info: Processing ended: Wed May 08 07:24:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
