
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.006994                       # Number of seconds simulated
sim_ticks                                  6993852000                       # Number of ticks simulated
final_tick                                 6993852000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  94555                       # Simulator instruction rate (inst/s)
host_op_rate                                   145779                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               45925791                       # Simulator tick rate (ticks/s)
host_mem_usage                                 669424                       # Number of bytes of host memory used
host_seconds                                   152.29                       # Real time elapsed on the host
sim_insts                                    14399449                       # Number of instructions simulated
sim_ops                                      22200084                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6993852000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         291904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             343680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51776                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             809                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4561                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5370                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           7403073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          41737229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              49140302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      7403073                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7403073                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          7403073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         41737229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             49140302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       809.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4561.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001117250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               11054                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5370                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5370                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 343680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  343680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    6993740000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5370                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          750                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    456.618667                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   294.134280                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   357.244283                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          177     23.60%     23.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          111     14.80%     38.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           58      7.73%     46.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           54      7.20%     53.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          130     17.33%     70.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           29      3.87%     74.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           22      2.93%     77.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           28      3.73%     81.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          141     18.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          750                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        51776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       291904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 7403073.442217536271                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 41737228.640240028501                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          809                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4561                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     28737000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    255798250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     35521.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     56083.81                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                    183847750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               284535250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   26850000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     34236.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52986.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        49.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     49.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.46                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4611                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1302372.44                       # Average gap between requests
system.mem_ctrls.pageHitRate                    85.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2870280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1514205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                21869820                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         146284320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             63553860                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             13536000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       462457530                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       266673120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1276799640                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             2255558775                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            322.505934                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           6819067750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     29396000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      61880000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   5110604500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    694456500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      83300750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1014214250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2548980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1332045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                16471980                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         66995760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             43658580                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              4442880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       242059050                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        84944160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1488294960                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1950748395                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            278.923317                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           6886450000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      8615000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      28340000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   6134494750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    221202500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      70382750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    530817000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   6993852000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  325588                       # Number of BP lookups
system.cpu.branchPred.condPredicted            325588                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              3013                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               290067                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1371                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                343                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          290067                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             270479                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            19588                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1823                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6993852000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     4915318                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2110633                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           502                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            86                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   6993852000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   6993852000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1625441                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           127                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      6993852000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          6993853                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1646788                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       14497907                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      325588                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             271850                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       5308361                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    6410                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        111                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           370                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1625386                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1144                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            6958905                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.215300                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.582065                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3418944     49.13%     49.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   356785      5.13%     54.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    63978      0.92%     55.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   146235      2.10%     57.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   231455      3.33%     60.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   113583      1.63%     62.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   279285      4.01%     66.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   507042      7.29%     73.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1841598     26.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              6958905                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.046553                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.072950                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   566911                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               3444935                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1803721                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1140133                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   3205                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               22347735                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   3205                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1041581                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  106252                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2021                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2468477                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3337369                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               22334028                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   602                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 313659                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                2842407                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  16538                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            21664105                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              48512843                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         24899508                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          14701128                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              21513140                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   150965                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 87                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             59                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5651562                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              4526004                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2114353                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2098383                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2084674                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   22308787                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  78                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  22405340                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               900                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          108780                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       151493                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             51                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       6958905                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.219665                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.097559                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              845224     12.15%     12.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              696276     10.01%     22.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1201186     17.26%     39.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1148290     16.50%     55.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1179996     16.96%     72.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              971516     13.96%     86.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              403585      5.80%     92.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              239908      3.45%     96.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              272924      3.92%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6958905                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   39426     54.86%     54.86% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     54.86% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     54.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  2699      3.76%     58.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     58.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     58.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     58.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     58.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     58.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     58.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     58.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     58.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     58.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     13      0.02%     58.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     58.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      5      0.01%     58.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%     58.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     58.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     58.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%     58.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     58.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     58.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     58.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     58.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     58.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     58.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     58.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     58.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            28481     39.63%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     98.27% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    679      0.94%     99.22% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   450      0.63%     99.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                75      0.10%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               38      0.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             35577      0.16%      0.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7208329     32.17%     32.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   24      0.00%     32.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1164      0.01%     32.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4196778     18.73%     51.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     51.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     51.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     51.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     51.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     51.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     51.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     51.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  377      0.00%     51.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     51.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  783      0.00%     51.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     51.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  947      0.00%     51.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 594      0.00%     51.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     51.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     51.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                209      0.00%     51.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     51.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     51.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2097253      9.36%     60.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2097350      9.36%     69.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     69.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     69.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     69.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     69.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     69.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     69.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     69.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                62448      0.28%     70.08% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13545      0.06%     70.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4592291     20.50%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        2097665      9.36%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               22405340                       # Type of FU issued
system.cpu.iq.rate                           3.203576                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       71870                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.003208                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           21642269                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           7451910                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7311987                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            30200086                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           14965928                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     14949121                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                7325998                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                15115635                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2324                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        15933                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          198                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         7405                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       132219                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1528                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   3205                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   53074                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 45086                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            22308865                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               127                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               4526004                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2114353                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 58                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    777                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 42210                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            198                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            951                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2801                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3752                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              22398493                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               4653086                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              6847                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      6763715                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   313584                       # Number of branches executed
system.cpu.iew.exec_stores                    2110629                       # Number of stores executed
system.cpu.iew.exec_rate                     3.202597                       # Inst execution rate
system.cpu.iew.wb_sent                       22262570                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      22261108                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  13851452                       # num instructions producing a value
system.cpu.iew.wb_consumers                  19899883                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.182953                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.696057                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          108896                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              3035                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      6942642                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.197642                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.471869                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2110261     30.40%     30.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2078908     29.94%     60.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        21694      0.31%     60.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        12876      0.19%     60.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       294812      4.25%     65.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        36624      0.53%     65.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       152883      2.20%     67.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       117178      1.69%     69.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      2117406     30.50%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      6942642                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             14399449                       # Number of instructions committed
system.cpu.commit.committedOps               22200084                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        6617019                       # Number of memory references committed
system.cpu.commit.loads                       4510071                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     310224                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   14945212                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  13775566                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  588                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        34178      0.15%      0.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7157226     32.24%     32.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     32.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.00%     32.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4194322     18.89%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2097152      9.45%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2097152      9.45%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           52961      0.24%     70.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9460      0.04%     70.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4457110     20.08%     90.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      2097488      9.45%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          22200084                       # Class of committed instruction
system.cpu.commit.bw_lim_events               2117406                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     27134216                       # The number of ROB reads
system.cpu.rob.rob_writes                    44634414                       # The number of ROB writes
system.cpu.timesIdled                             494                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           34948                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    14399449                       # Number of Instructions Simulated
system.cpu.committedOps                      22200084                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.485703                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.485703                       # CPI: Total CPI of All Threads
system.cpu.ipc                               2.058872                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.058872                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 25049685                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6954258                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  14688109                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 12851202                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1576723                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1773891                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 7395544                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6993852000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1012.652162                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6837295                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             42764                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            159.884365                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            232000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1012.652162                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988918                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988918                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          184                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          147                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          580                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13814690                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13814690                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6993852000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      4690563                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4690563                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      2103965                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2103965                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      6794528                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6794528                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      6794528                       # number of overall hits
system.cpu.dcache.overall_hits::total         6794528                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        88452                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         88452                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         2983                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2983                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        91435                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          91435                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        91435                       # number of overall misses
system.cpu.dcache.overall_misses::total         91435                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2755417000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2755417000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    115512996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    115512996                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   2870929996                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2870929996                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2870929996                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2870929996                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4779015                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4779015                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2106948                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2106948                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      6885963                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6885963                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      6885963                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6885963                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.018508                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018508                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001416                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001416                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013278                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013278                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013278                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013278                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 31151.551124                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31151.551124                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 38723.766678                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 38723.766678                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 31398.589118                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31398.589118                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 31398.589118                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 31398.589118                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        16529                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               577                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.646447                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        15765                       # number of writebacks
system.cpu.dcache.writebacks::total             15765                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        46883                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        46883                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1786                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1786                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        48669                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        48669                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        48669                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        48669                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        41569                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        41569                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1197                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1197                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        42766                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        42766                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        42766                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        42766                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1456476000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1456476000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     63884997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     63884997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1520360997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1520360997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1520360997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1520360997                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008698                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008698                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000568                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000568                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006211                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006211                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006211                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006211                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 35037.552022                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35037.552022                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 53370.924812                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53370.924812                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 35550.694407                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35550.694407                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 35550.694407                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35550.694407                       # average overall mshr miss latency
system.cpu.dcache.replacements                  41740                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   6993852000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   6993852000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6993852000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           697.119522                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1625091                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               825                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1969.807273                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   697.119522                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.680781                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.680781                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          729                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          677                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.711914                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3251597                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3251597                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6993852000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1624266                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1624266                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1624266                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1624266                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1624266                       # number of overall hits
system.cpu.icache.overall_hits::total         1624266                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1120                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1120                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1120                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1120                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1120                       # number of overall misses
system.cpu.icache.overall_misses::total          1120                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    112545999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    112545999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    112545999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    112545999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    112545999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    112545999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1625386                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1625386                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1625386                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1625386                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1625386                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1625386                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000689                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000689                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000689                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000689                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000689                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000689                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 100487.499107                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 100487.499107                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 100487.499107                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 100487.499107                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 100487.499107                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 100487.499107                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          572                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    81.714286                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           94                       # number of writebacks
system.cpu.icache.writebacks::total                94                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          295                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          295                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          295                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          295                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          295                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          295                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          825                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          825                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          825                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          825                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          825                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          825                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     89216999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     89216999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     89216999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     89216999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     89216999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     89216999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000508                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000508                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000508                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000508                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000508                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000508                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 108141.816970                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 108141.816970                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 108141.816970                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 108141.816970                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 108141.816970                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 108141.816970                       # average overall mshr miss latency
system.cpu.icache.replacements                     94                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   6993852000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   6993852000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   6993852000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4473.339041                       # Cycle average of tags in use
system.l2.tags.total_refs                       85416                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5370                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.906145                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       750.309414                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3723.029626                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.022898                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.113618                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.136515                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5370                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5310                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.163879                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    688698                       # Number of tag accesses
system.l2.tags.data_accesses                   688698                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   6993852000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        15765                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            15765                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           93                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               93                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::.cpu.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::.cpu.data              2187                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2187                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             14                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 14                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data         36016                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             36016                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   14                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                38203                       # number of demand (read+write) hits
system.l2.demand_hits::total                    38217                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  14                       # number of overall hits
system.l2.overall_hits::.cpu.data               38203                       # number of overall hits
system.l2.overall_hits::total                   38217                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             412                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 412                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          809                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              809                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         4149                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4149                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                809                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4561                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5370                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               809                       # number of overall misses
system.l2.overall_misses::.cpu.data              4561                       # number of overall misses
system.l2.overall_misses::total                  5370                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     41803000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      41803000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     86425000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     86425000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    539171000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    539171000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     86425000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    580974000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        667399000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     86425000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    580974000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       667399000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        15765                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        15765                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           93                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           93                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data          2599                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2599                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          823                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            823                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        40165                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         40165                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              823                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            42764                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                43587                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             823                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           42764                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               43587                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.158523                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.158523                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.982989                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.982989                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.103299                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.103299                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.982989                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.106655                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.123202                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.982989                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.106655                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.123202                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 101463.592233                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101463.592233                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 106829.419036                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 106829.419036                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 129952.036635                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 129952.036635                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 106829.419036                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 127378.645034                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 124282.867784                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 106829.419036                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 127378.645034                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 124282.867784                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data          412                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            412                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          809                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          809                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4149                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4149                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           809                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4561                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5370                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          809                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4561                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5370                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     33563000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     33563000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     70245000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     70245000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    456191000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    456191000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     70245000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    489754000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    559999000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     70245000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    489754000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    559999000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.158523                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.158523                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.982989                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.982989                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.103299                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.103299                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.982989                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.106655                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.123202                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.982989                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.106655                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.123202                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81463.592233                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81463.592233                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 86829.419036                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86829.419036                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 109952.036635                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 109952.036635                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 86829.419036                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 107378.645034                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 104282.867784                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 86829.419036                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 107378.645034                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 104282.867784                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          5370                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   6993852000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4958                       # Transaction distribution
system.membus.trans_dist::ReadExReq               412                       # Transaction distribution
system.membus.trans_dist::ReadExResp              412                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4958                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        10740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        10740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       343680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       343680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  343680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5370                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5370    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5370                       # Request fanout histogram
system.membus.reqLayer2.occupancy             5370000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           28312500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        85425                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        41836                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   6993852000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             40990                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        15765                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           94                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           25975                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2599                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2599                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           825                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        40165                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1742                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       127272                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                129014                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        58688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      3745856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3804544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               2                       # Total snoops (count)
system.tol2bus.snoopTraffic                       128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            43591                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000321                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.017918                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  43577     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     14      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              43591                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          117143000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2475999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         128294000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
