[Library]
others = $MODEL_TECH/../modelsim.ini
smartfusion = C:/Microsemi/Libero_v11.6/Designer/lib/modelsim/precompiled/vlog/smartfusion



presynth = presynth
MSS_BFM_LIB = ../component/Actel/SmartFusionMSS/MSS/2.5.106/mti/user_verilog/MSS_BFM_LIB
COREAHBLITE_LIB = ../component/Actel/DirectCore/CoreAHBLite/5.0.100/mti/user_vlog/COREAHBLITE_LIB










syncad_vhdl_lib = C:\Microsemi\Libero_v11.6\Designer/lib/actel/syncad_vhdl_lib

postsynth = postsynth
[vcom]
VHDL93 = 1

[vsim]
IterationLimit = 5000
