// Copyright (c) Alexandre Mutel. All rights reserved.
// Licensed under the BSD-Clause 2 license.
// See license.txt file in the project root for full license information.
// ------------------------------------------------------------------------------
// This code was generated by AsmArm64.CodeGen.
//     Changes to this file may cause incorrect behavior and will be lost if
//     the code is regenerated.
// ------------------------------------------------------------------------------
// ReSharper disable All
// ------------------------------------------------------------------------------

using static AsmArm64.Arm64InstructionFactory;
using static AsmArm64.Arm64Factory;
namespace AsmArm64.Tests.General;

[TestClass]
public class Arm64InstructionFactoryTests_MSUB_General : Arm64InstructionFactoryTests
{
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.MSUB"/>.
    /// </summary>
    [TestMethod]
    public void Test_MSUB_32a_dp_3src_0()
    {
        TestInst(MSUB(W0, W1, W2, W3), asm => asm.MSUB(W0, W1, W2, W3), Arm64InstructionId.MSUB_32a_dp_3src, Arm64Mnemonic.MSUB, "MSUB W0, W1, W2, W3");
        TestInst(MSUB(W15, W1, W2, W3), asm => asm.MSUB(W15, W1, W2, W3), Arm64InstructionId.MSUB_32a_dp_3src, Arm64Mnemonic.MSUB, "MSUB W15, W1, W2, W3");
        TestInst(MSUB(WZR, W1, W2, W3), asm => asm.MSUB(WZR, W1, W2, W3), Arm64InstructionId.MSUB_32a_dp_3src, Arm64Mnemonic.MSUB, "MSUB WZR, W1, W2, W3");
        TestInst(MSUB(W0, W16, W2, W3), asm => asm.MSUB(W0, W16, W2, W3), Arm64InstructionId.MSUB_32a_dp_3src, Arm64Mnemonic.MSUB, "MSUB W0, W16, W2, W3");
        TestInst(MSUB(W15, W16, W2, W3), asm => asm.MSUB(W15, W16, W2, W3), Arm64InstructionId.MSUB_32a_dp_3src, Arm64Mnemonic.MSUB, "MSUB W15, W16, W2, W3");
        TestInst(MSUB(WZR, W16, W2, W3), asm => asm.MSUB(WZR, W16, W2, W3), Arm64InstructionId.MSUB_32a_dp_3src, Arm64Mnemonic.MSUB, "MSUB WZR, W16, W2, W3");
        TestInst(MSUB(W0, WZR, W2, W3), asm => asm.MSUB(W0, WZR, W2, W3), Arm64InstructionId.MSUB_32a_dp_3src, Arm64Mnemonic.MSUB, "MSUB W0, WZR, W2, W3");
        TestInst(MSUB(W15, WZR, W2, W3), asm => asm.MSUB(W15, WZR, W2, W3), Arm64InstructionId.MSUB_32a_dp_3src, Arm64Mnemonic.MSUB, "MSUB W15, WZR, W2, W3");
        TestInst(MSUB(WZR, WZR, W2, W3), asm => asm.MSUB(WZR, WZR, W2, W3), Arm64InstructionId.MSUB_32a_dp_3src, Arm64Mnemonic.MSUB, "MSUB WZR, WZR, W2, W3");
        TestInst(MSUB(W0, W1, W17, W3), asm => asm.MSUB(W0, W1, W17, W3), Arm64InstructionId.MSUB_32a_dp_3src, Arm64Mnemonic.MSUB, "MSUB W0, W1, W17, W3");
        TestInst(MSUB(W15, W1, W17, W3), asm => asm.MSUB(W15, W1, W17, W3), Arm64InstructionId.MSUB_32a_dp_3src, Arm64Mnemonic.MSUB, "MSUB W15, W1, W17, W3");
        TestInst(MSUB(WZR, W1, W17, W3), asm => asm.MSUB(WZR, W1, W17, W3), Arm64InstructionId.MSUB_32a_dp_3src, Arm64Mnemonic.MSUB, "MSUB WZR, W1, W17, W3");
        TestInst(MSUB(W0, W16, W17, W3), asm => asm.MSUB(W0, W16, W17, W3), Arm64InstructionId.MSUB_32a_dp_3src, Arm64Mnemonic.MSUB, "MSUB W0, W16, W17, W3");
        TestInst(MSUB(W15, W16, W17, W3), asm => asm.MSUB(W15, W16, W17, W3), Arm64InstructionId.MSUB_32a_dp_3src, Arm64Mnemonic.MSUB, "MSUB W15, W16, W17, W3");
        TestInst(MSUB(WZR, W16, W17, W3), asm => asm.MSUB(WZR, W16, W17, W3), Arm64InstructionId.MSUB_32a_dp_3src, Arm64Mnemonic.MSUB, "MSUB WZR, W16, W17, W3");
        TestInst(MSUB(W0, WZR, W17, W3), asm => asm.MSUB(W0, WZR, W17, W3), Arm64InstructionId.MSUB_32a_dp_3src, Arm64Mnemonic.MSUB, "MSUB W0, WZR, W17, W3");
        TestInst(MSUB(W15, WZR, W17, W3), asm => asm.MSUB(W15, WZR, W17, W3), Arm64InstructionId.MSUB_32a_dp_3src, Arm64Mnemonic.MSUB, "MSUB W15, WZR, W17, W3");
        TestInst(MSUB(WZR, WZR, W17, W3), asm => asm.MSUB(WZR, WZR, W17, W3), Arm64InstructionId.MSUB_32a_dp_3src, Arm64Mnemonic.MSUB, "MSUB WZR, WZR, W17, W3");
        TestInst(MSUB(W0, W1, WZR, W3), asm => asm.MSUB(W0, W1, WZR, W3), Arm64InstructionId.MSUB_32a_dp_3src, Arm64Mnemonic.MSUB, "MSUB W0, W1, WZR, W3");
        TestInst(MSUB(W15, W1, WZR, W3), asm => asm.MSUB(W15, W1, WZR, W3), Arm64InstructionId.MSUB_32a_dp_3src, Arm64Mnemonic.MSUB, "MSUB W15, W1, WZR, W3");
        TestInst(MSUB(WZR, W1, WZR, W3), asm => asm.MSUB(WZR, W1, WZR, W3), Arm64InstructionId.MSUB_32a_dp_3src, Arm64Mnemonic.MSUB, "MSUB WZR, W1, WZR, W3");
        TestInst(MSUB(W0, W16, WZR, W3), asm => asm.MSUB(W0, W16, WZR, W3), Arm64InstructionId.MSUB_32a_dp_3src, Arm64Mnemonic.MSUB, "MSUB W0, W16, WZR, W3");
        TestInst(MSUB(W15, W16, WZR, W3), asm => asm.MSUB(W15, W16, WZR, W3), Arm64InstructionId.MSUB_32a_dp_3src, Arm64Mnemonic.MSUB, "MSUB W15, W16, WZR, W3");
        TestInst(MSUB(WZR, W16, WZR, W3), asm => asm.MSUB(WZR, W16, WZR, W3), Arm64InstructionId.MSUB_32a_dp_3src, Arm64Mnemonic.MSUB, "MSUB WZR, W16, WZR, W3");
        TestInst(MSUB(W0, WZR, WZR, W3), asm => asm.MSUB(W0, WZR, WZR, W3), Arm64InstructionId.MSUB_32a_dp_3src, Arm64Mnemonic.MSUB, "MSUB W0, WZR, WZR, W3");
        TestInst(MSUB(W15, WZR, WZR, W3), asm => asm.MSUB(W15, WZR, WZR, W3), Arm64InstructionId.MSUB_32a_dp_3src, Arm64Mnemonic.MSUB, "MSUB W15, WZR, WZR, W3");
        TestInst(MSUB(WZR, WZR, WZR, W3), asm => asm.MSUB(WZR, WZR, WZR, W3), Arm64InstructionId.MSUB_32a_dp_3src, Arm64Mnemonic.MSUB, "MSUB WZR, WZR, WZR, W3");
        TestInst(MSUB(W0, W1, W2, W18), asm => asm.MSUB(W0, W1, W2, W18), Arm64InstructionId.MSUB_32a_dp_3src, Arm64Mnemonic.MSUB, "MSUB W0, W1, W2, W18");
        TestInst(MSUB(W15, W1, W2, W18), asm => asm.MSUB(W15, W1, W2, W18), Arm64InstructionId.MSUB_32a_dp_3src, Arm64Mnemonic.MSUB, "MSUB W15, W1, W2, W18");
        TestInst(MSUB(WZR, W1, W2, W18), asm => asm.MSUB(WZR, W1, W2, W18), Arm64InstructionId.MSUB_32a_dp_3src, Arm64Mnemonic.MSUB, "MSUB WZR, W1, W2, W18");
        TestInst(MSUB(W0, W16, W2, W18), asm => asm.MSUB(W0, W16, W2, W18), Arm64InstructionId.MSUB_32a_dp_3src, Arm64Mnemonic.MSUB, "MSUB W0, W16, W2, W18");
        TestInst(MSUB(W15, W16, W2, W18), asm => asm.MSUB(W15, W16, W2, W18), Arm64InstructionId.MSUB_32a_dp_3src, Arm64Mnemonic.MSUB, "MSUB W15, W16, W2, W18");
        TestInst(MSUB(WZR, W16, W2, W18), asm => asm.MSUB(WZR, W16, W2, W18), Arm64InstructionId.MSUB_32a_dp_3src, Arm64Mnemonic.MSUB, "MSUB WZR, W16, W2, W18");
        TestInst(MSUB(W0, WZR, W2, W18), asm => asm.MSUB(W0, WZR, W2, W18), Arm64InstructionId.MSUB_32a_dp_3src, Arm64Mnemonic.MSUB, "MSUB W0, WZR, W2, W18");
        TestInst(MSUB(W15, WZR, W2, W18), asm => asm.MSUB(W15, WZR, W2, W18), Arm64InstructionId.MSUB_32a_dp_3src, Arm64Mnemonic.MSUB, "MSUB W15, WZR, W2, W18");
        TestInst(MSUB(WZR, WZR, W2, W18), asm => asm.MSUB(WZR, WZR, W2, W18), Arm64InstructionId.MSUB_32a_dp_3src, Arm64Mnemonic.MSUB, "MSUB WZR, WZR, W2, W18");
        TestInst(MSUB(W0, W1, W17, W18), asm => asm.MSUB(W0, W1, W17, W18), Arm64InstructionId.MSUB_32a_dp_3src, Arm64Mnemonic.MSUB, "MSUB W0, W1, W17, W18");
        TestInst(MSUB(W15, W1, W17, W18), asm => asm.MSUB(W15, W1, W17, W18), Arm64InstructionId.MSUB_32a_dp_3src, Arm64Mnemonic.MSUB, "MSUB W15, W1, W17, W18");
        TestInst(MSUB(WZR, W1, W17, W18), asm => asm.MSUB(WZR, W1, W17, W18), Arm64InstructionId.MSUB_32a_dp_3src, Arm64Mnemonic.MSUB, "MSUB WZR, W1, W17, W18");
        TestInst(MSUB(W0, W16, W17, W18), asm => asm.MSUB(W0, W16, W17, W18), Arm64InstructionId.MSUB_32a_dp_3src, Arm64Mnemonic.MSUB, "MSUB W0, W16, W17, W18");
        TestInst(MSUB(W15, W16, W17, W18), asm => asm.MSUB(W15, W16, W17, W18), Arm64InstructionId.MSUB_32a_dp_3src, Arm64Mnemonic.MSUB, "MSUB W15, W16, W17, W18");
        TestInst(MSUB(WZR, W16, W17, W18), asm => asm.MSUB(WZR, W16, W17, W18), Arm64InstructionId.MSUB_32a_dp_3src, Arm64Mnemonic.MSUB, "MSUB WZR, W16, W17, W18");
        TestInst(MSUB(W0, WZR, W17, W18), asm => asm.MSUB(W0, WZR, W17, W18), Arm64InstructionId.MSUB_32a_dp_3src, Arm64Mnemonic.MSUB, "MSUB W0, WZR, W17, W18");
        TestInst(MSUB(W15, WZR, W17, W18), asm => asm.MSUB(W15, WZR, W17, W18), Arm64InstructionId.MSUB_32a_dp_3src, Arm64Mnemonic.MSUB, "MSUB W15, WZR, W17, W18");
        TestInst(MSUB(WZR, WZR, W17, W18), asm => asm.MSUB(WZR, WZR, W17, W18), Arm64InstructionId.MSUB_32a_dp_3src, Arm64Mnemonic.MSUB, "MSUB WZR, WZR, W17, W18");
        TestInst(MSUB(W0, W1, WZR, W18), asm => asm.MSUB(W0, W1, WZR, W18), Arm64InstructionId.MSUB_32a_dp_3src, Arm64Mnemonic.MSUB, "MSUB W0, W1, WZR, W18");
        TestInst(MSUB(W15, W1, WZR, W18), asm => asm.MSUB(W15, W1, WZR, W18), Arm64InstructionId.MSUB_32a_dp_3src, Arm64Mnemonic.MSUB, "MSUB W15, W1, WZR, W18");
        TestInst(MSUB(WZR, W1, WZR, W18), asm => asm.MSUB(WZR, W1, WZR, W18), Arm64InstructionId.MSUB_32a_dp_3src, Arm64Mnemonic.MSUB, "MSUB WZR, W1, WZR, W18");
        TestInst(MSUB(W0, W16, WZR, W18), asm => asm.MSUB(W0, W16, WZR, W18), Arm64InstructionId.MSUB_32a_dp_3src, Arm64Mnemonic.MSUB, "MSUB W0, W16, WZR, W18");
        TestInst(MSUB(W15, W16, WZR, W18), asm => asm.MSUB(W15, W16, WZR, W18), Arm64InstructionId.MSUB_32a_dp_3src, Arm64Mnemonic.MSUB, "MSUB W15, W16, WZR, W18");
        TestInst(MSUB(WZR, W16, WZR, W18), asm => asm.MSUB(WZR, W16, WZR, W18), Arm64InstructionId.MSUB_32a_dp_3src, Arm64Mnemonic.MSUB, "MSUB WZR, W16, WZR, W18");
        TestInst(MSUB(W0, WZR, WZR, W18), asm => asm.MSUB(W0, WZR, WZR, W18), Arm64InstructionId.MSUB_32a_dp_3src, Arm64Mnemonic.MSUB, "MSUB W0, WZR, WZR, W18");
        TestInst(MSUB(W15, WZR, WZR, W18), asm => asm.MSUB(W15, WZR, WZR, W18), Arm64InstructionId.MSUB_32a_dp_3src, Arm64Mnemonic.MSUB, "MSUB W15, WZR, WZR, W18");
        TestInst(MSUB(WZR, WZR, WZR, W18), asm => asm.MSUB(WZR, WZR, WZR, W18), Arm64InstructionId.MSUB_32a_dp_3src, Arm64Mnemonic.MSUB, "MSUB WZR, WZR, WZR, W18");
        TestInst(MSUB(W0, W1, W2, WZR), asm => asm.MSUB(W0, W1, W2, WZR), Arm64InstructionId.MNEG_msub_32a_dp_3src, Arm64Mnemonic.MNEG, "MNEG W0, W1, W2");
        TestInst(MSUB(W15, W1, W2, WZR), asm => asm.MSUB(W15, W1, W2, WZR), Arm64InstructionId.MNEG_msub_32a_dp_3src, Arm64Mnemonic.MNEG, "MNEG W15, W1, W2");
        TestInst(MSUB(WZR, W1, W2, WZR), asm => asm.MSUB(WZR, W1, W2, WZR), Arm64InstructionId.MNEG_msub_32a_dp_3src, Arm64Mnemonic.MNEG, "MNEG WZR, W1, W2");
        TestInst(MSUB(W0, W16, W2, WZR), asm => asm.MSUB(W0, W16, W2, WZR), Arm64InstructionId.MNEG_msub_32a_dp_3src, Arm64Mnemonic.MNEG, "MNEG W0, W16, W2");
        TestInst(MSUB(W15, W16, W2, WZR), asm => asm.MSUB(W15, W16, W2, WZR), Arm64InstructionId.MNEG_msub_32a_dp_3src, Arm64Mnemonic.MNEG, "MNEG W15, W16, W2");
        TestInst(MSUB(WZR, W16, W2, WZR), asm => asm.MSUB(WZR, W16, W2, WZR), Arm64InstructionId.MNEG_msub_32a_dp_3src, Arm64Mnemonic.MNEG, "MNEG WZR, W16, W2");
        TestInst(MSUB(W0, WZR, W2, WZR), asm => asm.MSUB(W0, WZR, W2, WZR), Arm64InstructionId.MNEG_msub_32a_dp_3src, Arm64Mnemonic.MNEG, "MNEG W0, WZR, W2");
        TestInst(MSUB(W15, WZR, W2, WZR), asm => asm.MSUB(W15, WZR, W2, WZR), Arm64InstructionId.MNEG_msub_32a_dp_3src, Arm64Mnemonic.MNEG, "MNEG W15, WZR, W2");
        TestInst(MSUB(WZR, WZR, W2, WZR), asm => asm.MSUB(WZR, WZR, W2, WZR), Arm64InstructionId.MNEG_msub_32a_dp_3src, Arm64Mnemonic.MNEG, "MNEG WZR, WZR, W2");
        TestInst(MSUB(W0, W1, W17, WZR), asm => asm.MSUB(W0, W1, W17, WZR), Arm64InstructionId.MNEG_msub_32a_dp_3src, Arm64Mnemonic.MNEG, "MNEG W0, W1, W17");
        TestInst(MSUB(W15, W1, W17, WZR), asm => asm.MSUB(W15, W1, W17, WZR), Arm64InstructionId.MNEG_msub_32a_dp_3src, Arm64Mnemonic.MNEG, "MNEG W15, W1, W17");
        TestInst(MSUB(WZR, W1, W17, WZR), asm => asm.MSUB(WZR, W1, W17, WZR), Arm64InstructionId.MNEG_msub_32a_dp_3src, Arm64Mnemonic.MNEG, "MNEG WZR, W1, W17");
        TestInst(MSUB(W0, W16, W17, WZR), asm => asm.MSUB(W0, W16, W17, WZR), Arm64InstructionId.MNEG_msub_32a_dp_3src, Arm64Mnemonic.MNEG, "MNEG W0, W16, W17");
        TestInst(MSUB(W15, W16, W17, WZR), asm => asm.MSUB(W15, W16, W17, WZR), Arm64InstructionId.MNEG_msub_32a_dp_3src, Arm64Mnemonic.MNEG, "MNEG W15, W16, W17");
        TestInst(MSUB(WZR, W16, W17, WZR), asm => asm.MSUB(WZR, W16, W17, WZR), Arm64InstructionId.MNEG_msub_32a_dp_3src, Arm64Mnemonic.MNEG, "MNEG WZR, W16, W17");
        TestInst(MSUB(W0, WZR, W17, WZR), asm => asm.MSUB(W0, WZR, W17, WZR), Arm64InstructionId.MNEG_msub_32a_dp_3src, Arm64Mnemonic.MNEG, "MNEG W0, WZR, W17");
        TestInst(MSUB(W15, WZR, W17, WZR), asm => asm.MSUB(W15, WZR, W17, WZR), Arm64InstructionId.MNEG_msub_32a_dp_3src, Arm64Mnemonic.MNEG, "MNEG W15, WZR, W17");
        TestInst(MSUB(WZR, WZR, W17, WZR), asm => asm.MSUB(WZR, WZR, W17, WZR), Arm64InstructionId.MNEG_msub_32a_dp_3src, Arm64Mnemonic.MNEG, "MNEG WZR, WZR, W17");
        TestInst(MSUB(W0, W1, WZR, WZR), asm => asm.MSUB(W0, W1, WZR, WZR), Arm64InstructionId.MNEG_msub_32a_dp_3src, Arm64Mnemonic.MNEG, "MNEG W0, W1, WZR");
        TestInst(MSUB(W15, W1, WZR, WZR), asm => asm.MSUB(W15, W1, WZR, WZR), Arm64InstructionId.MNEG_msub_32a_dp_3src, Arm64Mnemonic.MNEG, "MNEG W15, W1, WZR");
        TestInst(MSUB(WZR, W1, WZR, WZR), asm => asm.MSUB(WZR, W1, WZR, WZR), Arm64InstructionId.MNEG_msub_32a_dp_3src, Arm64Mnemonic.MNEG, "MNEG WZR, W1, WZR");
        TestInst(MSUB(W0, W16, WZR, WZR), asm => asm.MSUB(W0, W16, WZR, WZR), Arm64InstructionId.MNEG_msub_32a_dp_3src, Arm64Mnemonic.MNEG, "MNEG W0, W16, WZR");
        TestInst(MSUB(W15, W16, WZR, WZR), asm => asm.MSUB(W15, W16, WZR, WZR), Arm64InstructionId.MNEG_msub_32a_dp_3src, Arm64Mnemonic.MNEG, "MNEG W15, W16, WZR");
        TestInst(MSUB(WZR, W16, WZR, WZR), asm => asm.MSUB(WZR, W16, WZR, WZR), Arm64InstructionId.MNEG_msub_32a_dp_3src, Arm64Mnemonic.MNEG, "MNEG WZR, W16, WZR");
        TestInst(MSUB(W0, WZR, WZR, WZR), asm => asm.MSUB(W0, WZR, WZR, WZR), Arm64InstructionId.MNEG_msub_32a_dp_3src, Arm64Mnemonic.MNEG, "MNEG W0, WZR, WZR");
        TestInst(MSUB(W15, WZR, WZR, WZR), asm => asm.MSUB(W15, WZR, WZR, WZR), Arm64InstructionId.MNEG_msub_32a_dp_3src, Arm64Mnemonic.MNEG, "MNEG W15, WZR, WZR");
        TestInst(MSUB(WZR, WZR, WZR, WZR), asm => asm.MSUB(WZR, WZR, WZR, WZR), Arm64InstructionId.MNEG_msub_32a_dp_3src, Arm64Mnemonic.MNEG, "MNEG WZR, WZR, WZR");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.MSUB"/>.
    /// </summary>
    [TestMethod]
    public void Test_MSUB_64a_dp_3src_1()
    {
        TestInst(MSUB(X0, X1, X2, X3), asm => asm.MSUB(X0, X1, X2, X3), Arm64InstructionId.MSUB_64a_dp_3src, Arm64Mnemonic.MSUB, "MSUB X0, X1, X2, X3");
        TestInst(MSUB(X15, X1, X2, X3), asm => asm.MSUB(X15, X1, X2, X3), Arm64InstructionId.MSUB_64a_dp_3src, Arm64Mnemonic.MSUB, "MSUB X15, X1, X2, X3");
        TestInst(MSUB(XZR, X1, X2, X3), asm => asm.MSUB(XZR, X1, X2, X3), Arm64InstructionId.MSUB_64a_dp_3src, Arm64Mnemonic.MSUB, "MSUB XZR, X1, X2, X3");
        TestInst(MSUB(X0, X16, X2, X3), asm => asm.MSUB(X0, X16, X2, X3), Arm64InstructionId.MSUB_64a_dp_3src, Arm64Mnemonic.MSUB, "MSUB X0, X16, X2, X3");
        TestInst(MSUB(X15, X16, X2, X3), asm => asm.MSUB(X15, X16, X2, X3), Arm64InstructionId.MSUB_64a_dp_3src, Arm64Mnemonic.MSUB, "MSUB X15, X16, X2, X3");
        TestInst(MSUB(XZR, X16, X2, X3), asm => asm.MSUB(XZR, X16, X2, X3), Arm64InstructionId.MSUB_64a_dp_3src, Arm64Mnemonic.MSUB, "MSUB XZR, X16, X2, X3");
        TestInst(MSUB(X0, XZR, X2, X3), asm => asm.MSUB(X0, XZR, X2, X3), Arm64InstructionId.MSUB_64a_dp_3src, Arm64Mnemonic.MSUB, "MSUB X0, XZR, X2, X3");
        TestInst(MSUB(X15, XZR, X2, X3), asm => asm.MSUB(X15, XZR, X2, X3), Arm64InstructionId.MSUB_64a_dp_3src, Arm64Mnemonic.MSUB, "MSUB X15, XZR, X2, X3");
        TestInst(MSUB(XZR, XZR, X2, X3), asm => asm.MSUB(XZR, XZR, X2, X3), Arm64InstructionId.MSUB_64a_dp_3src, Arm64Mnemonic.MSUB, "MSUB XZR, XZR, X2, X3");
        TestInst(MSUB(X0, X1, X17, X3), asm => asm.MSUB(X0, X1, X17, X3), Arm64InstructionId.MSUB_64a_dp_3src, Arm64Mnemonic.MSUB, "MSUB X0, X1, X17, X3");
        TestInst(MSUB(X15, X1, X17, X3), asm => asm.MSUB(X15, X1, X17, X3), Arm64InstructionId.MSUB_64a_dp_3src, Arm64Mnemonic.MSUB, "MSUB X15, X1, X17, X3");
        TestInst(MSUB(XZR, X1, X17, X3), asm => asm.MSUB(XZR, X1, X17, X3), Arm64InstructionId.MSUB_64a_dp_3src, Arm64Mnemonic.MSUB, "MSUB XZR, X1, X17, X3");
        TestInst(MSUB(X0, X16, X17, X3), asm => asm.MSUB(X0, X16, X17, X3), Arm64InstructionId.MSUB_64a_dp_3src, Arm64Mnemonic.MSUB, "MSUB X0, X16, X17, X3");
        TestInst(MSUB(X15, X16, X17, X3), asm => asm.MSUB(X15, X16, X17, X3), Arm64InstructionId.MSUB_64a_dp_3src, Arm64Mnemonic.MSUB, "MSUB X15, X16, X17, X3");
        TestInst(MSUB(XZR, X16, X17, X3), asm => asm.MSUB(XZR, X16, X17, X3), Arm64InstructionId.MSUB_64a_dp_3src, Arm64Mnemonic.MSUB, "MSUB XZR, X16, X17, X3");
        TestInst(MSUB(X0, XZR, X17, X3), asm => asm.MSUB(X0, XZR, X17, X3), Arm64InstructionId.MSUB_64a_dp_3src, Arm64Mnemonic.MSUB, "MSUB X0, XZR, X17, X3");
        TestInst(MSUB(X15, XZR, X17, X3), asm => asm.MSUB(X15, XZR, X17, X3), Arm64InstructionId.MSUB_64a_dp_3src, Arm64Mnemonic.MSUB, "MSUB X15, XZR, X17, X3");
        TestInst(MSUB(XZR, XZR, X17, X3), asm => asm.MSUB(XZR, XZR, X17, X3), Arm64InstructionId.MSUB_64a_dp_3src, Arm64Mnemonic.MSUB, "MSUB XZR, XZR, X17, X3");
        TestInst(MSUB(X0, X1, XZR, X3), asm => asm.MSUB(X0, X1, XZR, X3), Arm64InstructionId.MSUB_64a_dp_3src, Arm64Mnemonic.MSUB, "MSUB X0, X1, XZR, X3");
        TestInst(MSUB(X15, X1, XZR, X3), asm => asm.MSUB(X15, X1, XZR, X3), Arm64InstructionId.MSUB_64a_dp_3src, Arm64Mnemonic.MSUB, "MSUB X15, X1, XZR, X3");
        TestInst(MSUB(XZR, X1, XZR, X3), asm => asm.MSUB(XZR, X1, XZR, X3), Arm64InstructionId.MSUB_64a_dp_3src, Arm64Mnemonic.MSUB, "MSUB XZR, X1, XZR, X3");
        TestInst(MSUB(X0, X16, XZR, X3), asm => asm.MSUB(X0, X16, XZR, X3), Arm64InstructionId.MSUB_64a_dp_3src, Arm64Mnemonic.MSUB, "MSUB X0, X16, XZR, X3");
        TestInst(MSUB(X15, X16, XZR, X3), asm => asm.MSUB(X15, X16, XZR, X3), Arm64InstructionId.MSUB_64a_dp_3src, Arm64Mnemonic.MSUB, "MSUB X15, X16, XZR, X3");
        TestInst(MSUB(XZR, X16, XZR, X3), asm => asm.MSUB(XZR, X16, XZR, X3), Arm64InstructionId.MSUB_64a_dp_3src, Arm64Mnemonic.MSUB, "MSUB XZR, X16, XZR, X3");
        TestInst(MSUB(X0, XZR, XZR, X3), asm => asm.MSUB(X0, XZR, XZR, X3), Arm64InstructionId.MSUB_64a_dp_3src, Arm64Mnemonic.MSUB, "MSUB X0, XZR, XZR, X3");
        TestInst(MSUB(X15, XZR, XZR, X3), asm => asm.MSUB(X15, XZR, XZR, X3), Arm64InstructionId.MSUB_64a_dp_3src, Arm64Mnemonic.MSUB, "MSUB X15, XZR, XZR, X3");
        TestInst(MSUB(XZR, XZR, XZR, X3), asm => asm.MSUB(XZR, XZR, XZR, X3), Arm64InstructionId.MSUB_64a_dp_3src, Arm64Mnemonic.MSUB, "MSUB XZR, XZR, XZR, X3");
        TestInst(MSUB(X0, X1, X2, X18), asm => asm.MSUB(X0, X1, X2, X18), Arm64InstructionId.MSUB_64a_dp_3src, Arm64Mnemonic.MSUB, "MSUB X0, X1, X2, X18");
        TestInst(MSUB(X15, X1, X2, X18), asm => asm.MSUB(X15, X1, X2, X18), Arm64InstructionId.MSUB_64a_dp_3src, Arm64Mnemonic.MSUB, "MSUB X15, X1, X2, X18");
        TestInst(MSUB(XZR, X1, X2, X18), asm => asm.MSUB(XZR, X1, X2, X18), Arm64InstructionId.MSUB_64a_dp_3src, Arm64Mnemonic.MSUB, "MSUB XZR, X1, X2, X18");
        TestInst(MSUB(X0, X16, X2, X18), asm => asm.MSUB(X0, X16, X2, X18), Arm64InstructionId.MSUB_64a_dp_3src, Arm64Mnemonic.MSUB, "MSUB X0, X16, X2, X18");
        TestInst(MSUB(X15, X16, X2, X18), asm => asm.MSUB(X15, X16, X2, X18), Arm64InstructionId.MSUB_64a_dp_3src, Arm64Mnemonic.MSUB, "MSUB X15, X16, X2, X18");
        TestInst(MSUB(XZR, X16, X2, X18), asm => asm.MSUB(XZR, X16, X2, X18), Arm64InstructionId.MSUB_64a_dp_3src, Arm64Mnemonic.MSUB, "MSUB XZR, X16, X2, X18");
        TestInst(MSUB(X0, XZR, X2, X18), asm => asm.MSUB(X0, XZR, X2, X18), Arm64InstructionId.MSUB_64a_dp_3src, Arm64Mnemonic.MSUB, "MSUB X0, XZR, X2, X18");
        TestInst(MSUB(X15, XZR, X2, X18), asm => asm.MSUB(X15, XZR, X2, X18), Arm64InstructionId.MSUB_64a_dp_3src, Arm64Mnemonic.MSUB, "MSUB X15, XZR, X2, X18");
        TestInst(MSUB(XZR, XZR, X2, X18), asm => asm.MSUB(XZR, XZR, X2, X18), Arm64InstructionId.MSUB_64a_dp_3src, Arm64Mnemonic.MSUB, "MSUB XZR, XZR, X2, X18");
        TestInst(MSUB(X0, X1, X17, X18), asm => asm.MSUB(X0, X1, X17, X18), Arm64InstructionId.MSUB_64a_dp_3src, Arm64Mnemonic.MSUB, "MSUB X0, X1, X17, X18");
        TestInst(MSUB(X15, X1, X17, X18), asm => asm.MSUB(X15, X1, X17, X18), Arm64InstructionId.MSUB_64a_dp_3src, Arm64Mnemonic.MSUB, "MSUB X15, X1, X17, X18");
        TestInst(MSUB(XZR, X1, X17, X18), asm => asm.MSUB(XZR, X1, X17, X18), Arm64InstructionId.MSUB_64a_dp_3src, Arm64Mnemonic.MSUB, "MSUB XZR, X1, X17, X18");
        TestInst(MSUB(X0, X16, X17, X18), asm => asm.MSUB(X0, X16, X17, X18), Arm64InstructionId.MSUB_64a_dp_3src, Arm64Mnemonic.MSUB, "MSUB X0, X16, X17, X18");
        TestInst(MSUB(X15, X16, X17, X18), asm => asm.MSUB(X15, X16, X17, X18), Arm64InstructionId.MSUB_64a_dp_3src, Arm64Mnemonic.MSUB, "MSUB X15, X16, X17, X18");
        TestInst(MSUB(XZR, X16, X17, X18), asm => asm.MSUB(XZR, X16, X17, X18), Arm64InstructionId.MSUB_64a_dp_3src, Arm64Mnemonic.MSUB, "MSUB XZR, X16, X17, X18");
        TestInst(MSUB(X0, XZR, X17, X18), asm => asm.MSUB(X0, XZR, X17, X18), Arm64InstructionId.MSUB_64a_dp_3src, Arm64Mnemonic.MSUB, "MSUB X0, XZR, X17, X18");
        TestInst(MSUB(X15, XZR, X17, X18), asm => asm.MSUB(X15, XZR, X17, X18), Arm64InstructionId.MSUB_64a_dp_3src, Arm64Mnemonic.MSUB, "MSUB X15, XZR, X17, X18");
        TestInst(MSUB(XZR, XZR, X17, X18), asm => asm.MSUB(XZR, XZR, X17, X18), Arm64InstructionId.MSUB_64a_dp_3src, Arm64Mnemonic.MSUB, "MSUB XZR, XZR, X17, X18");
        TestInst(MSUB(X0, X1, XZR, X18), asm => asm.MSUB(X0, X1, XZR, X18), Arm64InstructionId.MSUB_64a_dp_3src, Arm64Mnemonic.MSUB, "MSUB X0, X1, XZR, X18");
        TestInst(MSUB(X15, X1, XZR, X18), asm => asm.MSUB(X15, X1, XZR, X18), Arm64InstructionId.MSUB_64a_dp_3src, Arm64Mnemonic.MSUB, "MSUB X15, X1, XZR, X18");
        TestInst(MSUB(XZR, X1, XZR, X18), asm => asm.MSUB(XZR, X1, XZR, X18), Arm64InstructionId.MSUB_64a_dp_3src, Arm64Mnemonic.MSUB, "MSUB XZR, X1, XZR, X18");
        TestInst(MSUB(X0, X16, XZR, X18), asm => asm.MSUB(X0, X16, XZR, X18), Arm64InstructionId.MSUB_64a_dp_3src, Arm64Mnemonic.MSUB, "MSUB X0, X16, XZR, X18");
        TestInst(MSUB(X15, X16, XZR, X18), asm => asm.MSUB(X15, X16, XZR, X18), Arm64InstructionId.MSUB_64a_dp_3src, Arm64Mnemonic.MSUB, "MSUB X15, X16, XZR, X18");
        TestInst(MSUB(XZR, X16, XZR, X18), asm => asm.MSUB(XZR, X16, XZR, X18), Arm64InstructionId.MSUB_64a_dp_3src, Arm64Mnemonic.MSUB, "MSUB XZR, X16, XZR, X18");
        TestInst(MSUB(X0, XZR, XZR, X18), asm => asm.MSUB(X0, XZR, XZR, X18), Arm64InstructionId.MSUB_64a_dp_3src, Arm64Mnemonic.MSUB, "MSUB X0, XZR, XZR, X18");
        TestInst(MSUB(X15, XZR, XZR, X18), asm => asm.MSUB(X15, XZR, XZR, X18), Arm64InstructionId.MSUB_64a_dp_3src, Arm64Mnemonic.MSUB, "MSUB X15, XZR, XZR, X18");
        TestInst(MSUB(XZR, XZR, XZR, X18), asm => asm.MSUB(XZR, XZR, XZR, X18), Arm64InstructionId.MSUB_64a_dp_3src, Arm64Mnemonic.MSUB, "MSUB XZR, XZR, XZR, X18");
        TestInst(MSUB(X0, X1, X2, XZR), asm => asm.MSUB(X0, X1, X2, XZR), Arm64InstructionId.MNEG_msub_64a_dp_3src, Arm64Mnemonic.MNEG, "MNEG X0, X1, X2");
        TestInst(MSUB(X15, X1, X2, XZR), asm => asm.MSUB(X15, X1, X2, XZR), Arm64InstructionId.MNEG_msub_64a_dp_3src, Arm64Mnemonic.MNEG, "MNEG X15, X1, X2");
        TestInst(MSUB(XZR, X1, X2, XZR), asm => asm.MSUB(XZR, X1, X2, XZR), Arm64InstructionId.MNEG_msub_64a_dp_3src, Arm64Mnemonic.MNEG, "MNEG XZR, X1, X2");
        TestInst(MSUB(X0, X16, X2, XZR), asm => asm.MSUB(X0, X16, X2, XZR), Arm64InstructionId.MNEG_msub_64a_dp_3src, Arm64Mnemonic.MNEG, "MNEG X0, X16, X2");
        TestInst(MSUB(X15, X16, X2, XZR), asm => asm.MSUB(X15, X16, X2, XZR), Arm64InstructionId.MNEG_msub_64a_dp_3src, Arm64Mnemonic.MNEG, "MNEG X15, X16, X2");
        TestInst(MSUB(XZR, X16, X2, XZR), asm => asm.MSUB(XZR, X16, X2, XZR), Arm64InstructionId.MNEG_msub_64a_dp_3src, Arm64Mnemonic.MNEG, "MNEG XZR, X16, X2");
        TestInst(MSUB(X0, XZR, X2, XZR), asm => asm.MSUB(X0, XZR, X2, XZR), Arm64InstructionId.MNEG_msub_64a_dp_3src, Arm64Mnemonic.MNEG, "MNEG X0, XZR, X2");
        TestInst(MSUB(X15, XZR, X2, XZR), asm => asm.MSUB(X15, XZR, X2, XZR), Arm64InstructionId.MNEG_msub_64a_dp_3src, Arm64Mnemonic.MNEG, "MNEG X15, XZR, X2");
        TestInst(MSUB(XZR, XZR, X2, XZR), asm => asm.MSUB(XZR, XZR, X2, XZR), Arm64InstructionId.MNEG_msub_64a_dp_3src, Arm64Mnemonic.MNEG, "MNEG XZR, XZR, X2");
        TestInst(MSUB(X0, X1, X17, XZR), asm => asm.MSUB(X0, X1, X17, XZR), Arm64InstructionId.MNEG_msub_64a_dp_3src, Arm64Mnemonic.MNEG, "MNEG X0, X1, X17");
        TestInst(MSUB(X15, X1, X17, XZR), asm => asm.MSUB(X15, X1, X17, XZR), Arm64InstructionId.MNEG_msub_64a_dp_3src, Arm64Mnemonic.MNEG, "MNEG X15, X1, X17");
        TestInst(MSUB(XZR, X1, X17, XZR), asm => asm.MSUB(XZR, X1, X17, XZR), Arm64InstructionId.MNEG_msub_64a_dp_3src, Arm64Mnemonic.MNEG, "MNEG XZR, X1, X17");
        TestInst(MSUB(X0, X16, X17, XZR), asm => asm.MSUB(X0, X16, X17, XZR), Arm64InstructionId.MNEG_msub_64a_dp_3src, Arm64Mnemonic.MNEG, "MNEG X0, X16, X17");
        TestInst(MSUB(X15, X16, X17, XZR), asm => asm.MSUB(X15, X16, X17, XZR), Arm64InstructionId.MNEG_msub_64a_dp_3src, Arm64Mnemonic.MNEG, "MNEG X15, X16, X17");
        TestInst(MSUB(XZR, X16, X17, XZR), asm => asm.MSUB(XZR, X16, X17, XZR), Arm64InstructionId.MNEG_msub_64a_dp_3src, Arm64Mnemonic.MNEG, "MNEG XZR, X16, X17");
        TestInst(MSUB(X0, XZR, X17, XZR), asm => asm.MSUB(X0, XZR, X17, XZR), Arm64InstructionId.MNEG_msub_64a_dp_3src, Arm64Mnemonic.MNEG, "MNEG X0, XZR, X17");
        TestInst(MSUB(X15, XZR, X17, XZR), asm => asm.MSUB(X15, XZR, X17, XZR), Arm64InstructionId.MNEG_msub_64a_dp_3src, Arm64Mnemonic.MNEG, "MNEG X15, XZR, X17");
        TestInst(MSUB(XZR, XZR, X17, XZR), asm => asm.MSUB(XZR, XZR, X17, XZR), Arm64InstructionId.MNEG_msub_64a_dp_3src, Arm64Mnemonic.MNEG, "MNEG XZR, XZR, X17");
        TestInst(MSUB(X0, X1, XZR, XZR), asm => asm.MSUB(X0, X1, XZR, XZR), Arm64InstructionId.MNEG_msub_64a_dp_3src, Arm64Mnemonic.MNEG, "MNEG X0, X1, XZR");
        TestInst(MSUB(X15, X1, XZR, XZR), asm => asm.MSUB(X15, X1, XZR, XZR), Arm64InstructionId.MNEG_msub_64a_dp_3src, Arm64Mnemonic.MNEG, "MNEG X15, X1, XZR");
        TestInst(MSUB(XZR, X1, XZR, XZR), asm => asm.MSUB(XZR, X1, XZR, XZR), Arm64InstructionId.MNEG_msub_64a_dp_3src, Arm64Mnemonic.MNEG, "MNEG XZR, X1, XZR");
        TestInst(MSUB(X0, X16, XZR, XZR), asm => asm.MSUB(X0, X16, XZR, XZR), Arm64InstructionId.MNEG_msub_64a_dp_3src, Arm64Mnemonic.MNEG, "MNEG X0, X16, XZR");
        TestInst(MSUB(X15, X16, XZR, XZR), asm => asm.MSUB(X15, X16, XZR, XZR), Arm64InstructionId.MNEG_msub_64a_dp_3src, Arm64Mnemonic.MNEG, "MNEG X15, X16, XZR");
        TestInst(MSUB(XZR, X16, XZR, XZR), asm => asm.MSUB(XZR, X16, XZR, XZR), Arm64InstructionId.MNEG_msub_64a_dp_3src, Arm64Mnemonic.MNEG, "MNEG XZR, X16, XZR");
        TestInst(MSUB(X0, XZR, XZR, XZR), asm => asm.MSUB(X0, XZR, XZR, XZR), Arm64InstructionId.MNEG_msub_64a_dp_3src, Arm64Mnemonic.MNEG, "MNEG X0, XZR, XZR");
        TestInst(MSUB(X15, XZR, XZR, XZR), asm => asm.MSUB(X15, XZR, XZR, XZR), Arm64InstructionId.MNEG_msub_64a_dp_3src, Arm64Mnemonic.MNEG, "MNEG X15, XZR, XZR");
        TestInst(MSUB(XZR, XZR, XZR, XZR), asm => asm.MSUB(XZR, XZR, XZR, XZR), Arm64InstructionId.MNEG_msub_64a_dp_3src, Arm64Mnemonic.MNEG, "MNEG XZR, XZR, XZR");
    }
}
