/*
 * MIT License
 *
 * Copyright (c) 2020 Reto Achermann
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * SPDX-License-Identifier: MIT
 */


/***************************************************************************
 * ***********************
 *
 * !!!! WARNING: THIS FILE IS AUTO GENERATED. ANY CHANGES MAY BE OVERWRITTEN
 * !!!!
 *
 * Generated on: 2020-10-05T16:30:11.689097
 * Version: Armv8.7-A-2020-09
 * Source: https://developer.arm.com/-/media/developer/products/architecture/armv8-a-architecture/2020-09/SysReg_xml_v87A-2020-09.tar.gz
 *
 * !!!! WARNING: THIS FILE IS AUTO GENERATED. ANY CHANGES MAY BE OVERWRITTEN
 * !!!!
 *
 **************************************************************************
 * ********************* */

/*
 * ================================================================================================
 * Register Information
 * ================================================================================================
 *
 * Register:    Hypervisor Activity Monitors Fine-Grained Read Trap Register
 * (hafgrtr_el2) Group:       A group mapping that does not have a known
 * primary Type:        64-bit Register
 * Description: Provides controls for traps of
 * File:        AArch64-hafgrtr_el2.xml
 */



/*
 * ================================================================================================
 * Register Read/Write Functions
 * ================================================================================================
 */



/// reading the Hypervisor Activity Monitors Fine-Grained Read Trap Register
/// (hafgrtr_el2) register
pub fn reg_rawrd() -> u64 {
    let mut regval: u64;
    unsafe {
        // MRS <Xt>, HAFGRTR_EL2
        llvm_asm!("mrs $0, S3_4_C3_C1_6" : "=r"(regval));
    }
    return regval;
}


/// writing the Hypervisor Activity Monitors Fine-Grained Read Trap Register
/// (hafgrtr_el2) register
pub fn reg_rawwr(val: u64) {
    unsafe {
        // MSR HAFGRTR_EL2, <Xt>
        llvm_asm!("msr S3_4_C3_C1_6, $0" : : "r"(val));
    }
}



/*
 * ================================================================================================
 * Register Fields Read/Write Functions
 * ================================================================================================
 */



/// reads field val from register
pub fn amevtyper1x_el0_read() -> u64 {
    // bits 49..49
    let val = reg_rawrd();
    (val >> 49) & 0x1
}

/// inserts field val into register
pub fn amevtyper1x_el0_write(newval: u64) {
    // bits 49..49
    let val = reg_rawrd();
    reg_rawwr(val & !(0x1 << 49) | ((newval & 0x1) << 49));
}

/// reads field val from register
pub fn amevtyper115_el0_49_49_read() -> u64 {
    // bits 49..49
    let val = reg_rawrd();
    (val >> 49) & 0x1
}

/// inserts field val into register
pub fn amevtyper115_el0_49_49_write(newval: u64) {
    // bits 49..49
    let val = reg_rawrd();
    reg_rawwr(val & !(0x1 << 49) | ((newval & 0x1) << 49));
}

/// reads field val from register
pub fn amevcntr1x_el0_read() -> u64 {
    // bits 48..48
    let val = reg_rawrd();
    (val >> 48) & 0x1
}

/// inserts field val into register
pub fn amevcntr1x_el0_write(newval: u64) {
    // bits 48..48
    let val = reg_rawrd();
    reg_rawwr(val & !(0x1 << 48) | ((newval & 0x1) << 48));
}

/// reads field val from register
pub fn amevcntr115_el0_48_48_read() -> u64 {
    // bits 48..48
    let val = reg_rawrd();
    (val >> 48) & 0x1
}

/// inserts field val into register
pub fn amevcntr115_el0_48_48_write(newval: u64) {
    // bits 48..48
    let val = reg_rawrd();
    reg_rawwr(val & !(0x1 << 48) | ((newval & 0x1) << 48));
}

/// reads field val from register
pub fn amevtyper114_el0_47_47_read() -> u64 {
    // bits 47..47
    let val = reg_rawrd();
    (val >> 47) & 0x1
}

/// inserts field val into register
pub fn amevtyper114_el0_47_47_write(newval: u64) {
    // bits 47..47
    let val = reg_rawrd();
    reg_rawwr(val & !(0x1 << 47) | ((newval & 0x1) << 47));
}

/// reads field val from register
pub fn amevcntr114_el0_46_46_read() -> u64 {
    // bits 46..46
    let val = reg_rawrd();
    (val >> 46) & 0x1
}

/// inserts field val into register
pub fn amevcntr114_el0_46_46_write(newval: u64) {
    // bits 46..46
    let val = reg_rawrd();
    reg_rawwr(val & !(0x1 << 46) | ((newval & 0x1) << 46));
}

/// reads field val from register
pub fn amevtyper113_el0_45_45_read() -> u64 {
    // bits 45..45
    let val = reg_rawrd();
    (val >> 45) & 0x1
}

/// inserts field val into register
pub fn amevtyper113_el0_45_45_write(newval: u64) {
    // bits 45..45
    let val = reg_rawrd();
    reg_rawwr(val & !(0x1 << 45) | ((newval & 0x1) << 45));
}

/// reads field val from register
pub fn amevcntr113_el0_44_44_read() -> u64 {
    // bits 44..44
    let val = reg_rawrd();
    (val >> 44) & 0x1
}

/// inserts field val into register
pub fn amevcntr113_el0_44_44_write(newval: u64) {
    // bits 44..44
    let val = reg_rawrd();
    reg_rawwr(val & !(0x1 << 44) | ((newval & 0x1) << 44));
}

/// reads field val from register
pub fn amevtyper112_el0_43_43_read() -> u64 {
    // bits 43..43
    let val = reg_rawrd();
    (val >> 43) & 0x1
}

/// inserts field val into register
pub fn amevtyper112_el0_43_43_write(newval: u64) {
    // bits 43..43
    let val = reg_rawrd();
    reg_rawwr(val & !(0x1 << 43) | ((newval & 0x1) << 43));
}

/// reads field val from register
pub fn amevcntr112_el0_42_42_read() -> u64 {
    // bits 42..42
    let val = reg_rawrd();
    (val >> 42) & 0x1
}

/// inserts field val into register
pub fn amevcntr112_el0_42_42_write(newval: u64) {
    // bits 42..42
    let val = reg_rawrd();
    reg_rawwr(val & !(0x1 << 42) | ((newval & 0x1) << 42));
}

/// reads field val from register
pub fn amevtyper111_el0_41_41_read() -> u64 {
    // bits 41..41
    let val = reg_rawrd();
    (val >> 41) & 0x1
}

/// inserts field val into register
pub fn amevtyper111_el0_41_41_write(newval: u64) {
    // bits 41..41
    let val = reg_rawrd();
    reg_rawwr(val & !(0x1 << 41) | ((newval & 0x1) << 41));
}

/// reads field val from register
pub fn amevcntr111_el0_40_40_read() -> u64 {
    // bits 40..40
    let val = reg_rawrd();
    (val >> 40) & 0x1
}

/// inserts field val into register
pub fn amevcntr111_el0_40_40_write(newval: u64) {
    // bits 40..40
    let val = reg_rawrd();
    reg_rawwr(val & !(0x1 << 40) | ((newval & 0x1) << 40));
}

/// reads field val from register
pub fn amevtyper110_el0_39_39_read() -> u64 {
    // bits 39..39
    let val = reg_rawrd();
    (val >> 39) & 0x1
}

/// inserts field val into register
pub fn amevtyper110_el0_39_39_write(newval: u64) {
    // bits 39..39
    let val = reg_rawrd();
    reg_rawwr(val & !(0x1 << 39) | ((newval & 0x1) << 39));
}

/// reads field val from register
pub fn amevcntr110_el0_38_38_read() -> u64 {
    // bits 38..38
    let val = reg_rawrd();
    (val >> 38) & 0x1
}

/// inserts field val into register
pub fn amevcntr110_el0_38_38_write(newval: u64) {
    // bits 38..38
    let val = reg_rawrd();
    reg_rawwr(val & !(0x1 << 38) | ((newval & 0x1) << 38));
}

/// reads field val from register
pub fn amevtyper19_el0_37_37_read() -> u64 {
    // bits 37..37
    let val = reg_rawrd();
    (val >> 37) & 0x1
}

/// inserts field val into register
pub fn amevtyper19_el0_37_37_write(newval: u64) {
    // bits 37..37
    let val = reg_rawrd();
    reg_rawwr(val & !(0x1 << 37) | ((newval & 0x1) << 37));
}

/// reads field val from register
pub fn amevcntr19_el0_36_36_read() -> u64 {
    // bits 36..36
    let val = reg_rawrd();
    (val >> 36) & 0x1
}

/// inserts field val into register
pub fn amevcntr19_el0_36_36_write(newval: u64) {
    // bits 36..36
    let val = reg_rawrd();
    reg_rawwr(val & !(0x1 << 36) | ((newval & 0x1) << 36));
}

/// reads field val from register
pub fn amevtyper18_el0_35_35_read() -> u64 {
    // bits 35..35
    let val = reg_rawrd();
    (val >> 35) & 0x1
}

/// inserts field val into register
pub fn amevtyper18_el0_35_35_write(newval: u64) {
    // bits 35..35
    let val = reg_rawrd();
    reg_rawwr(val & !(0x1 << 35) | ((newval & 0x1) << 35));
}

/// reads field val from register
pub fn amevcntr18_el0_34_34_read() -> u64 {
    // bits 34..34
    let val = reg_rawrd();
    (val >> 34) & 0x1
}

/// inserts field val into register
pub fn amevcntr18_el0_34_34_write(newval: u64) {
    // bits 34..34
    let val = reg_rawrd();
    reg_rawwr(val & !(0x1 << 34) | ((newval & 0x1) << 34));
}

/// reads field val from register
pub fn amevtyper17_el0_33_33_read() -> u64 {
    // bits 33..33
    let val = reg_rawrd();
    (val >> 33) & 0x1
}

/// inserts field val into register
pub fn amevtyper17_el0_33_33_write(newval: u64) {
    // bits 33..33
    let val = reg_rawrd();
    reg_rawwr(val & !(0x1 << 33) | ((newval & 0x1) << 33));
}

/// reads field val from register
pub fn amevcntr17_el0_32_32_read() -> u64 {
    // bits 32..32
    let val = reg_rawrd();
    (val >> 32) & 0x1
}

/// inserts field val into register
pub fn amevcntr17_el0_32_32_write(newval: u64) {
    // bits 32..32
    let val = reg_rawrd();
    reg_rawwr(val & !(0x1 << 32) | ((newval & 0x1) << 32));
}

/// reads field val from register
pub fn amevtyper16_el0_31_31_read() -> u64 {
    // bits 31..31
    let val = reg_rawrd();
    (val >> 31) & 0x1
}

/// inserts field val into register
pub fn amevtyper16_el0_31_31_write(newval: u64) {
    // bits 31..31
    let val = reg_rawrd();
    reg_rawwr(val & !(0x1 << 31) | ((newval & 0x1) << 31));
}

/// reads field val from register
pub fn amevcntr16_el0_30_30_read() -> u64 {
    // bits 30..30
    let val = reg_rawrd();
    (val >> 30) & 0x1
}

/// inserts field val into register
pub fn amevcntr16_el0_30_30_write(newval: u64) {
    // bits 30..30
    let val = reg_rawrd();
    reg_rawwr(val & !(0x1 << 30) | ((newval & 0x1) << 30));
}

/// reads field val from register
pub fn amevtyper15_el0_29_29_read() -> u64 {
    // bits 29..29
    let val = reg_rawrd();
    (val >> 29) & 0x1
}

/// inserts field val into register
pub fn amevtyper15_el0_29_29_write(newval: u64) {
    // bits 29..29
    let val = reg_rawrd();
    reg_rawwr(val & !(0x1 << 29) | ((newval & 0x1) << 29));
}

/// reads field val from register
pub fn amevcntr15_el0_28_28_read() -> u64 {
    // bits 28..28
    let val = reg_rawrd();
    (val >> 28) & 0x1
}

/// inserts field val into register
pub fn amevcntr15_el0_28_28_write(newval: u64) {
    // bits 28..28
    let val = reg_rawrd();
    reg_rawwr(val & !(0x1 << 28) | ((newval & 0x1) << 28));
}

/// reads field val from register
pub fn amevtyper14_el0_27_27_read() -> u64 {
    // bits 27..27
    let val = reg_rawrd();
    (val >> 27) & 0x1
}

/// inserts field val into register
pub fn amevtyper14_el0_27_27_write(newval: u64) {
    // bits 27..27
    let val = reg_rawrd();
    reg_rawwr(val & !(0x1 << 27) | ((newval & 0x1) << 27));
}

/// reads field val from register
pub fn amevcntr14_el0_26_26_read() -> u64 {
    // bits 26..26
    let val = reg_rawrd();
    (val >> 26) & 0x1
}

/// inserts field val into register
pub fn amevcntr14_el0_26_26_write(newval: u64) {
    // bits 26..26
    let val = reg_rawrd();
    reg_rawwr(val & !(0x1 << 26) | ((newval & 0x1) << 26));
}

/// reads field val from register
pub fn amevtyper13_el0_25_25_read() -> u64 {
    // bits 25..25
    let val = reg_rawrd();
    (val >> 25) & 0x1
}

/// inserts field val into register
pub fn amevtyper13_el0_25_25_write(newval: u64) {
    // bits 25..25
    let val = reg_rawrd();
    reg_rawwr(val & !(0x1 << 25) | ((newval & 0x1) << 25));
}

/// reads field val from register
pub fn amevcntr13_el0_24_24_read() -> u64 {
    // bits 24..24
    let val = reg_rawrd();
    (val >> 24) & 0x1
}

/// inserts field val into register
pub fn amevcntr13_el0_24_24_write(newval: u64) {
    // bits 24..24
    let val = reg_rawrd();
    reg_rawwr(val & !(0x1 << 24) | ((newval & 0x1) << 24));
}

/// reads field val from register
pub fn amevtyper12_el0_23_23_read() -> u64 {
    // bits 23..23
    let val = reg_rawrd();
    (val >> 23) & 0x1
}

/// inserts field val into register
pub fn amevtyper12_el0_23_23_write(newval: u64) {
    // bits 23..23
    let val = reg_rawrd();
    reg_rawwr(val & !(0x1 << 23) | ((newval & 0x1) << 23));
}

/// reads field val from register
pub fn amevcntr12_el0_22_22_read() -> u64 {
    // bits 22..22
    let val = reg_rawrd();
    (val >> 22) & 0x1
}

/// inserts field val into register
pub fn amevcntr12_el0_22_22_write(newval: u64) {
    // bits 22..22
    let val = reg_rawrd();
    reg_rawwr(val & !(0x1 << 22) | ((newval & 0x1) << 22));
}

/// reads field val from register
pub fn amevtyper11_el0_21_21_read() -> u64 {
    // bits 21..21
    let val = reg_rawrd();
    (val >> 21) & 0x1
}

/// inserts field val into register
pub fn amevtyper11_el0_21_21_write(newval: u64) {
    // bits 21..21
    let val = reg_rawrd();
    reg_rawwr(val & !(0x1 << 21) | ((newval & 0x1) << 21));
}

/// reads field val from register
pub fn amevcntr11_el0_20_20_read() -> u64 {
    // bits 20..20
    let val = reg_rawrd();
    (val >> 20) & 0x1
}

/// inserts field val into register
pub fn amevcntr11_el0_20_20_write(newval: u64) {
    // bits 20..20
    let val = reg_rawrd();
    reg_rawwr(val & !(0x1 << 20) | ((newval & 0x1) << 20));
}

/// reads field val from register
pub fn amevtyper10_el0_19_19_read() -> u64 {
    // bits 19..19
    let val = reg_rawrd();
    (val >> 19) & 0x1
}

/// inserts field val into register
pub fn amevtyper10_el0_19_19_write(newval: u64) {
    // bits 19..19
    let val = reg_rawrd();
    reg_rawwr(val & !(0x1 << 19) | ((newval & 0x1) << 19));
}

/// reads field val from register
pub fn amevcntr10_el0_18_18_read() -> u64 {
    // bits 18..18
    let val = reg_rawrd();
    (val >> 18) & 0x1
}

/// inserts field val into register
pub fn amevcntr10_el0_18_18_write(newval: u64) {
    // bits 18..18
    let val = reg_rawrd();
    reg_rawwr(val & !(0x1 << 18) | ((newval & 0x1) << 18));
}

/// reads field val from register
pub fn amcntenx_read() -> u64 {
    // bits 17..17
    let val = reg_rawrd();
    (val >> 17) & 0x1
}

/// inserts field val into register
pub fn amcntenx_write(newval: u64) {
    // bits 17..17
    let val = reg_rawrd();
    reg_rawwr(val & !(0x1 << 17) | ((newval & 0x1) << 17));
}

/// reads field val from register
pub fn amcnten1_17_17_read() -> u64 {
    // bits 17..17
    let val = reg_rawrd();
    (val >> 17) & 0x1
}

/// inserts field val into register
pub fn amcnten1_17_17_write(newval: u64) {
    // bits 17..17
    let val = reg_rawrd();
    reg_rawwr(val & !(0x1 << 17) | ((newval & 0x1) << 17));
}

/// reads field val from register
pub fn amevcntr0x_el0_read() -> u64 {
    // bits 1..4
    let val = reg_rawrd();
    (val >> 1) & 0xf
}

/// inserts field val into register
pub fn amevcntr0x_el0_write(newval: u64) {
    // bits 1..4
    let val = reg_rawrd();
    reg_rawwr(val & !(0xf << 1) | ((newval & 0xf) << 1));
}

/// reads field val from register
pub fn amcnten0_0_0_read() -> u64 {
    // bits 0..0
    let val = reg_rawrd();
    (val >> 0) & 0x1
}

/// inserts field val into register
pub fn amcnten0_0_0_write(newval: u64) {
    // bits 0..0
    let val = reg_rawrd();
    reg_rawwr(val & !(0x1 << 0) | ((newval & 0x1) << 0));
}


/*
 * ================================================================================================
 * Data Structure Definitions
 * ================================================================================================
 */



/// struct holding a copy of the Hypervisor Activity Monitors Fine-Grained Read
/// Trap Register value in memory
pub struct RegVal {
    val: u64,
}


/// struct implementation for accessing the fields of register hafgrtr_el2
impl RegVal {
    // creates a new default value
    pub fn default() -> RegVal {
        RegVal { val: 0 }
    }


    /// inserts field val into current value
    pub fn current(&mut self) -> RegVal {
        let curval = reg_rawrd() & 0x3fffffffe001f;
        RegVal { val: curval }
    }


    /// extracts field val from current value
    pub fn read(&mut self) {
        self.val = reg_rawrd() & 0x3fffffffe001f
    }


    /// inserts field val into current value
    pub fn write(&self) {
        reg_rawwr(self.val & 0x3fffffffe001f)
    }


    // sets the value of the struct
    pub fn set(&mut self, newval: u64) {
        self.val = newval & 1125899906711583;
    }

    // gets the value of the struct
    pub fn get(&self) -> u64 {
        self.val
    }



    /// extracts field val from current value
    pub fn amevtyper1x_el0_extract(&mut self) -> u64 {
        // bits 49..49
        (self.val >> 49) & 0x1
    }

    /// inserts field val into current value
    pub fn amevtyper1x_el0_insert(&mut self, val: u64) {
        // bits 49..49
        self.val = self.val & !(0x1 << 49) | ((val & 0x1) << 49);
    }

    /// extracts field val from current value
    pub fn amevtyper115_el0_49_49_extract(&mut self) -> u64 {
        // bits 49..49
        (self.val >> 49) & 0x1
    }

    /// inserts field val into current value
    pub fn amevtyper115_el0_49_49_insert(&mut self, val: u64) {
        // bits 49..49
        self.val = self.val & !(0x1 << 49) | ((val & 0x1) << 49);
    }

    /// extracts field val from current value
    pub fn amevcntr1x_el0_extract(&mut self) -> u64 {
        // bits 48..48
        (self.val >> 48) & 0x1
    }

    /// inserts field val into current value
    pub fn amevcntr1x_el0_insert(&mut self, val: u64) {
        // bits 48..48
        self.val = self.val & !(0x1 << 48) | ((val & 0x1) << 48);
    }

    /// extracts field val from current value
    pub fn amevcntr115_el0_48_48_extract(&mut self) -> u64 {
        // bits 48..48
        (self.val >> 48) & 0x1
    }

    /// inserts field val into current value
    pub fn amevcntr115_el0_48_48_insert(&mut self, val: u64) {
        // bits 48..48
        self.val = self.val & !(0x1 << 48) | ((val & 0x1) << 48);
    }

    /// extracts field val from current value
    pub fn amevtyper114_el0_47_47_extract(&mut self) -> u64 {
        // bits 47..47
        (self.val >> 47) & 0x1
    }

    /// inserts field val into current value
    pub fn amevtyper114_el0_47_47_insert(&mut self, val: u64) {
        // bits 47..47
        self.val = self.val & !(0x1 << 47) | ((val & 0x1) << 47);
    }

    /// extracts field val from current value
    pub fn amevcntr114_el0_46_46_extract(&mut self) -> u64 {
        // bits 46..46
        (self.val >> 46) & 0x1
    }

    /// inserts field val into current value
    pub fn amevcntr114_el0_46_46_insert(&mut self, val: u64) {
        // bits 46..46
        self.val = self.val & !(0x1 << 46) | ((val & 0x1) << 46);
    }

    /// extracts field val from current value
    pub fn amevtyper113_el0_45_45_extract(&mut self) -> u64 {
        // bits 45..45
        (self.val >> 45) & 0x1
    }

    /// inserts field val into current value
    pub fn amevtyper113_el0_45_45_insert(&mut self, val: u64) {
        // bits 45..45
        self.val = self.val & !(0x1 << 45) | ((val & 0x1) << 45);
    }

    /// extracts field val from current value
    pub fn amevcntr113_el0_44_44_extract(&mut self) -> u64 {
        // bits 44..44
        (self.val >> 44) & 0x1
    }

    /// inserts field val into current value
    pub fn amevcntr113_el0_44_44_insert(&mut self, val: u64) {
        // bits 44..44
        self.val = self.val & !(0x1 << 44) | ((val & 0x1) << 44);
    }

    /// extracts field val from current value
    pub fn amevtyper112_el0_43_43_extract(&mut self) -> u64 {
        // bits 43..43
        (self.val >> 43) & 0x1
    }

    /// inserts field val into current value
    pub fn amevtyper112_el0_43_43_insert(&mut self, val: u64) {
        // bits 43..43
        self.val = self.val & !(0x1 << 43) | ((val & 0x1) << 43);
    }

    /// extracts field val from current value
    pub fn amevcntr112_el0_42_42_extract(&mut self) -> u64 {
        // bits 42..42
        (self.val >> 42) & 0x1
    }

    /// inserts field val into current value
    pub fn amevcntr112_el0_42_42_insert(&mut self, val: u64) {
        // bits 42..42
        self.val = self.val & !(0x1 << 42) | ((val & 0x1) << 42);
    }

    /// extracts field val from current value
    pub fn amevtyper111_el0_41_41_extract(&mut self) -> u64 {
        // bits 41..41
        (self.val >> 41) & 0x1
    }

    /// inserts field val into current value
    pub fn amevtyper111_el0_41_41_insert(&mut self, val: u64) {
        // bits 41..41
        self.val = self.val & !(0x1 << 41) | ((val & 0x1) << 41);
    }

    /// extracts field val from current value
    pub fn amevcntr111_el0_40_40_extract(&mut self) -> u64 {
        // bits 40..40
        (self.val >> 40) & 0x1
    }

    /// inserts field val into current value
    pub fn amevcntr111_el0_40_40_insert(&mut self, val: u64) {
        // bits 40..40
        self.val = self.val & !(0x1 << 40) | ((val & 0x1) << 40);
    }

    /// extracts field val from current value
    pub fn amevtyper110_el0_39_39_extract(&mut self) -> u64 {
        // bits 39..39
        (self.val >> 39) & 0x1
    }

    /// inserts field val into current value
    pub fn amevtyper110_el0_39_39_insert(&mut self, val: u64) {
        // bits 39..39
        self.val = self.val & !(0x1 << 39) | ((val & 0x1) << 39);
    }

    /// extracts field val from current value
    pub fn amevcntr110_el0_38_38_extract(&mut self) -> u64 {
        // bits 38..38
        (self.val >> 38) & 0x1
    }

    /// inserts field val into current value
    pub fn amevcntr110_el0_38_38_insert(&mut self, val: u64) {
        // bits 38..38
        self.val = self.val & !(0x1 << 38) | ((val & 0x1) << 38);
    }

    /// extracts field val from current value
    pub fn amevtyper19_el0_37_37_extract(&mut self) -> u64 {
        // bits 37..37
        (self.val >> 37) & 0x1
    }

    /// inserts field val into current value
    pub fn amevtyper19_el0_37_37_insert(&mut self, val: u64) {
        // bits 37..37
        self.val = self.val & !(0x1 << 37) | ((val & 0x1) << 37);
    }

    /// extracts field val from current value
    pub fn amevcntr19_el0_36_36_extract(&mut self) -> u64 {
        // bits 36..36
        (self.val >> 36) & 0x1
    }

    /// inserts field val into current value
    pub fn amevcntr19_el0_36_36_insert(&mut self, val: u64) {
        // bits 36..36
        self.val = self.val & !(0x1 << 36) | ((val & 0x1) << 36);
    }

    /// extracts field val from current value
    pub fn amevtyper18_el0_35_35_extract(&mut self) -> u64 {
        // bits 35..35
        (self.val >> 35) & 0x1
    }

    /// inserts field val into current value
    pub fn amevtyper18_el0_35_35_insert(&mut self, val: u64) {
        // bits 35..35
        self.val = self.val & !(0x1 << 35) | ((val & 0x1) << 35);
    }

    /// extracts field val from current value
    pub fn amevcntr18_el0_34_34_extract(&mut self) -> u64 {
        // bits 34..34
        (self.val >> 34) & 0x1
    }

    /// inserts field val into current value
    pub fn amevcntr18_el0_34_34_insert(&mut self, val: u64) {
        // bits 34..34
        self.val = self.val & !(0x1 << 34) | ((val & 0x1) << 34);
    }

    /// extracts field val from current value
    pub fn amevtyper17_el0_33_33_extract(&mut self) -> u64 {
        // bits 33..33
        (self.val >> 33) & 0x1
    }

    /// inserts field val into current value
    pub fn amevtyper17_el0_33_33_insert(&mut self, val: u64) {
        // bits 33..33
        self.val = self.val & !(0x1 << 33) | ((val & 0x1) << 33);
    }

    /// extracts field val from current value
    pub fn amevcntr17_el0_32_32_extract(&mut self) -> u64 {
        // bits 32..32
        (self.val >> 32) & 0x1
    }

    /// inserts field val into current value
    pub fn amevcntr17_el0_32_32_insert(&mut self, val: u64) {
        // bits 32..32
        self.val = self.val & !(0x1 << 32) | ((val & 0x1) << 32);
    }

    /// extracts field val from current value
    pub fn amevtyper16_el0_31_31_extract(&mut self) -> u64 {
        // bits 31..31
        (self.val >> 31) & 0x1
    }

    /// inserts field val into current value
    pub fn amevtyper16_el0_31_31_insert(&mut self, val: u64) {
        // bits 31..31
        self.val = self.val & !(0x1 << 31) | ((val & 0x1) << 31);
    }

    /// extracts field val from current value
    pub fn amevcntr16_el0_30_30_extract(&mut self) -> u64 {
        // bits 30..30
        (self.val >> 30) & 0x1
    }

    /// inserts field val into current value
    pub fn amevcntr16_el0_30_30_insert(&mut self, val: u64) {
        // bits 30..30
        self.val = self.val & !(0x1 << 30) | ((val & 0x1) << 30);
    }

    /// extracts field val from current value
    pub fn amevtyper15_el0_29_29_extract(&mut self) -> u64 {
        // bits 29..29
        (self.val >> 29) & 0x1
    }

    /// inserts field val into current value
    pub fn amevtyper15_el0_29_29_insert(&mut self, val: u64) {
        // bits 29..29
        self.val = self.val & !(0x1 << 29) | ((val & 0x1) << 29);
    }

    /// extracts field val from current value
    pub fn amevcntr15_el0_28_28_extract(&mut self) -> u64 {
        // bits 28..28
        (self.val >> 28) & 0x1
    }

    /// inserts field val into current value
    pub fn amevcntr15_el0_28_28_insert(&mut self, val: u64) {
        // bits 28..28
        self.val = self.val & !(0x1 << 28) | ((val & 0x1) << 28);
    }

    /// extracts field val from current value
    pub fn amevtyper14_el0_27_27_extract(&mut self) -> u64 {
        // bits 27..27
        (self.val >> 27) & 0x1
    }

    /// inserts field val into current value
    pub fn amevtyper14_el0_27_27_insert(&mut self, val: u64) {
        // bits 27..27
        self.val = self.val & !(0x1 << 27) | ((val & 0x1) << 27);
    }

    /// extracts field val from current value
    pub fn amevcntr14_el0_26_26_extract(&mut self) -> u64 {
        // bits 26..26
        (self.val >> 26) & 0x1
    }

    /// inserts field val into current value
    pub fn amevcntr14_el0_26_26_insert(&mut self, val: u64) {
        // bits 26..26
        self.val = self.val & !(0x1 << 26) | ((val & 0x1) << 26);
    }

    /// extracts field val from current value
    pub fn amevtyper13_el0_25_25_extract(&mut self) -> u64 {
        // bits 25..25
        (self.val >> 25) & 0x1
    }

    /// inserts field val into current value
    pub fn amevtyper13_el0_25_25_insert(&mut self, val: u64) {
        // bits 25..25
        self.val = self.val & !(0x1 << 25) | ((val & 0x1) << 25);
    }

    /// extracts field val from current value
    pub fn amevcntr13_el0_24_24_extract(&mut self) -> u64 {
        // bits 24..24
        (self.val >> 24) & 0x1
    }

    /// inserts field val into current value
    pub fn amevcntr13_el0_24_24_insert(&mut self, val: u64) {
        // bits 24..24
        self.val = self.val & !(0x1 << 24) | ((val & 0x1) << 24);
    }

    /// extracts field val from current value
    pub fn amevtyper12_el0_23_23_extract(&mut self) -> u64 {
        // bits 23..23
        (self.val >> 23) & 0x1
    }

    /// inserts field val into current value
    pub fn amevtyper12_el0_23_23_insert(&mut self, val: u64) {
        // bits 23..23
        self.val = self.val & !(0x1 << 23) | ((val & 0x1) << 23);
    }

    /// extracts field val from current value
    pub fn amevcntr12_el0_22_22_extract(&mut self) -> u64 {
        // bits 22..22
        (self.val >> 22) & 0x1
    }

    /// inserts field val into current value
    pub fn amevcntr12_el0_22_22_insert(&mut self, val: u64) {
        // bits 22..22
        self.val = self.val & !(0x1 << 22) | ((val & 0x1) << 22);
    }

    /// extracts field val from current value
    pub fn amevtyper11_el0_21_21_extract(&mut self) -> u64 {
        // bits 21..21
        (self.val >> 21) & 0x1
    }

    /// inserts field val into current value
    pub fn amevtyper11_el0_21_21_insert(&mut self, val: u64) {
        // bits 21..21
        self.val = self.val & !(0x1 << 21) | ((val & 0x1) << 21);
    }

    /// extracts field val from current value
    pub fn amevcntr11_el0_20_20_extract(&mut self) -> u64 {
        // bits 20..20
        (self.val >> 20) & 0x1
    }

    /// inserts field val into current value
    pub fn amevcntr11_el0_20_20_insert(&mut self, val: u64) {
        // bits 20..20
        self.val = self.val & !(0x1 << 20) | ((val & 0x1) << 20);
    }

    /// extracts field val from current value
    pub fn amevtyper10_el0_19_19_extract(&mut self) -> u64 {
        // bits 19..19
        (self.val >> 19) & 0x1
    }

    /// inserts field val into current value
    pub fn amevtyper10_el0_19_19_insert(&mut self, val: u64) {
        // bits 19..19
        self.val = self.val & !(0x1 << 19) | ((val & 0x1) << 19);
    }

    /// extracts field val from current value
    pub fn amevcntr10_el0_18_18_extract(&mut self) -> u64 {
        // bits 18..18
        (self.val >> 18) & 0x1
    }

    /// inserts field val into current value
    pub fn amevcntr10_el0_18_18_insert(&mut self, val: u64) {
        // bits 18..18
        self.val = self.val & !(0x1 << 18) | ((val & 0x1) << 18);
    }

    /// extracts field val from current value
    pub fn amcntenx_extract(&mut self) -> u64 {
        // bits 17..17
        (self.val >> 17) & 0x1
    }

    /// inserts field val into current value
    pub fn amcntenx_insert(&mut self, val: u64) {
        // bits 17..17
        self.val = self.val & !(0x1 << 17) | ((val & 0x1) << 17);
    }

    /// extracts field val from current value
    pub fn amcnten1_17_17_extract(&mut self) -> u64 {
        // bits 17..17
        (self.val >> 17) & 0x1
    }

    /// inserts field val into current value
    pub fn amcnten1_17_17_insert(&mut self, val: u64) {
        // bits 17..17
        self.val = self.val & !(0x1 << 17) | ((val & 0x1) << 17);
    }

    /// extracts field val from current value
    pub fn amevcntr0x_el0_extract(&mut self) -> u64 {
        // bits 1..4
        (self.val >> 1) & 0xf
    }

    /// inserts field val into current value
    pub fn amevcntr0x_el0_insert(&mut self, val: u64) {
        // bits 1..4
        self.val = self.val & !(0xf << 1) | ((val & 0xf) << 1);
    }

    /// extracts field val from current value
    pub fn amcnten0_0_0_extract(&mut self) -> u64 {
        // bits 0..0
        (self.val >> 0) & 0x1
    }

    /// inserts field val into current value
    pub fn amcnten0_0_0_insert(&mut self, val: u64) {
        // bits 0..0
        self.val = self.val & !(0x1 << 0) | ((val & 0x1) << 0);
    }
}
