MO sine_gen NULL sine_gen.v vlg1C/sine__gen.bin 1440591587
MO clock NULL clock.v vlg20/clock.bin 1440591587
MO lut NULL ipcore_dir/lut.v vlg49/lut.bin 1440591587
