
*** Running vivado
    with args -log rsa_soc_rsa_acc_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rsa_soc_rsa_acc_0.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source rsa_soc_rsa_acc_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Skole/Digital_systems/PROJECT/RSA_accelerator/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top rsa_soc_rsa_acc_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9708
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 1085.742 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'rsa_soc_rsa_acc_0' [c:/Skole/Digital_systems/PROJECT/RSA_soc/boards/ip/rsa_soc_rsa_acc_0/synth/rsa_soc_rsa_acc_0.vhd:92]
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'rsa_accelerator' declared at 'c:/Skole/Digital_systems/PROJECT/RSA_soc/boards/ipshared/3dc3/src/rsa_accelerator.vhd:16' bound to instance 'U0' of component 'RSA_accelerator' [c:/Skole/Digital_systems/PROJECT/RSA_soc/boards/ip/rsa_soc_rsa_acc_0/synth/rsa_soc_rsa_acc_0.vhd:186]
INFO: [Synth 8-638] synthesizing module 'rsa_accelerator' [c:/Skole/Digital_systems/PROJECT/RSA_soc/boards/ipshared/3dc3/src/rsa_accelerator.vhd:84]
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rsa_regio' [c:/Skole/Digital_systems/PROJECT/RSA_soc/boards/ipshared/3dc3/src/rsa_regio.vhd:115]
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
	Parameter C_register_count bound to: 33 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rsa_regio' (1#1) [c:/Skole/Digital_systems/PROJECT/RSA_soc/boards/ipshared/3dc3/src/rsa_regio.vhd:115]
INFO: [Synth 8-638] synthesizing module 'rsa_msgin' [c:/Skole/Digital_systems/PROJECT/RSA_soc/boards/ipshared/3dc3/src/rsa_msgin.vhd:69]
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rsa_msgin' (2#1) [c:/Skole/Digital_systems/PROJECT/RSA_soc/boards/ipshared/3dc3/src/rsa_msgin.vhd:69]
INFO: [Synth 8-638] synthesizing module 'rsa_msgout' [c:/Skole/Digital_systems/PROJECT/RSA_soc/boards/ipshared/3dc3/src/rsa_msgout.vhd:61]
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rsa_msgout' (3#1) [c:/Skole/Digital_systems/PROJECT/RSA_soc/boards/ipshared/3dc3/src/rsa_msgout.vhd:61]
INFO: [Synth 8-638] synthesizing module 'rsa_core' [c:/Skole/Digital_systems/PROJECT/RSA_soc/boards/ipshared/3dc3/src/rsa_core.vhd:68]
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'exponentiation' [c:/Skole/Digital_systems/PROJECT/RSA_soc/boards/ipshared/3dc3/src/exponentiation.vhd:35]
	Parameter C_block_size bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MonProBit' [c:/Skole/Digital_systems/PROJECT/RSA_soc/boards/ipshared/3dc3/src/MonProBit.vhd:42]
	Parameter width bound to: 256 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Skole/Digital_systems/PROJECT/RSA_soc/boards/ipshared/3dc3/src/MonProBit.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'MonProBit' (4#1) [c:/Skole/Digital_systems/PROJECT/RSA_soc/boards/ipshared/3dc3/src/MonProBit.vhd:42]
INFO: [Synth 8-226] default block is never used [c:/Skole/Digital_systems/PROJECT/RSA_soc/boards/ipshared/3dc3/src/exponentiation.vhd:148]
WARNING: [Synth 8-614] signal 'ready_out' is read in the process but is not in the sensitivity list [c:/Skole/Digital_systems/PROJECT/RSA_soc/boards/ipshared/3dc3/src/exponentiation.vhd:140]
WARNING: [Synth 8-614] signal 'valid_out' is read in the process but is not in the sensitivity list [c:/Skole/Digital_systems/PROJECT/RSA_soc/boards/ipshared/3dc3/src/exponentiation.vhd:140]
WARNING: [Synth 8-614] signal 'x_r' is read in the process but is not in the sensitivity list [c:/Skole/Digital_systems/PROJECT/RSA_soc/boards/ipshared/3dc3/src/exponentiation.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'exponentiation' (5#1) [c:/Skole/Digital_systems/PROJECT/RSA_soc/boards/ipshared/3dc3/src/exponentiation.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'rsa_core' (6#1) [c:/Skole/Digital_systems/PROJECT/RSA_soc/boards/ipshared/3dc3/src/rsa_core.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'rsa_accelerator' (7#1) [c:/Skole/Digital_systems/PROJECT/RSA_soc/boards/ipshared/3dc3/src/rsa_accelerator.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'rsa_soc_rsa_acc_0' (8#1) [c:/Skole/Digital_systems/PROJECT/RSA_soc/boards/ip/rsa_soc_rsa_acc_0/synth/rsa_soc_rsa_acc_0.vhd:92]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:45 . Memory (MB): peak = 1092.023 ; gain = 6.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:47 . Memory (MB): peak = 1092.023 ; gain = 6.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:47 . Memory (MB): peak = 1092.023 ; gain = 6.281
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.389 . Memory (MB): peak = 1092.023 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Skole/Digital_systems/PROJECT/RSA_soc/boards/ip/rsa_soc_rsa_acc_0/src/PYNQ-Z1_C.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Skole/Digital_systems/PROJECT/RSA_soc/boards/ip/rsa_soc_rsa_acc_0/src/PYNQ-Z1_C.xdc] for cell 'U0'
Parsing XDC File [C:/Skole/Digital_systems/PROJECT/RSA_soc/RSA_soc/RSA_soc.runs/rsa_soc_rsa_acc_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Skole/Digital_systems/PROJECT/RSA_soc/RSA_soc/RSA_soc.runs/rsa_soc_rsa_acc_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1167.020 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.458 . Memory (MB): peak = 1167.688 ; gain = 0.668
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:42 ; elapsed = 00:01:13 . Memory (MB): peak = 1167.688 ; gain = 81.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:42 ; elapsed = 00:01:13 . Memory (MB): peak = 1167.688 ; gain = 81.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Skole/Digital_systems/PROJECT/RSA_soc/RSA_soc/RSA_soc.runs/rsa_soc_rsa_acc_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:01:13 . Memory (MB): peak = 1167.688 ; gain = 81.945
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'result_reg' [c:/Skole/Digital_systems/PROJECT/RSA_soc/boards/ipshared/3dc3/src/exponentiation.vhd:369]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:51 ; elapsed = 00:01:22 . Memory (MB): peak = 1167.688 ; gain = 81.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input  256 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              256 Bit    Registers := 10    
	               32 Bit    Registers := 42    
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 32    
+---Muxes : 
	   8 Input  256 Bit        Muxes := 2     
	   2 Input  256 Bit        Muxes := 5     
	   4 Input  256 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 33    
	   8 Input   10 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 160   
	   4 Input    8 Bit        Muxes := 3     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 7     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 48    
	   8 Input    1 Bit        Muxes := 30    
	   7 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:42 ; elapsed = 00:04:18 . Memory (MB): peak = 1560.793 ; gain = 475.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:04 ; elapsed = 00:04:40 . Memory (MB): peak = 1560.793 ; gain = 475.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:04 ; elapsed = 00:04:41 . Memory (MB): peak = 1560.793 ; gain = 475.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:42 ; elapsed = 00:05:19 . Memory (MB): peak = 1755.152 ; gain = 669.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:00 ; elapsed = 00:05:38 . Memory (MB): peak = 1755.152 ; gain = 669.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:01 ; elapsed = 00:05:38 . Memory (MB): peak = 1755.152 ; gain = 669.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:07 ; elapsed = 00:05:44 . Memory (MB): peak = 1755.152 ; gain = 669.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:08 ; elapsed = 00:05:45 . Memory (MB): peak = 1755.152 ; gain = 669.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:09 ; elapsed = 00:05:46 . Memory (MB): peak = 1755.152 ; gain = 669.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:09 ; elapsed = 00:05:47 . Memory (MB): peak = 1755.152 ; gain = 669.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+-------+
|      |Cell   |Count  |
+------+-------+-------+
|1     |CARRY4 |  33561|
|2     |LUT1   |    514|
|3     |LUT2   |   1967|
|4     |LUT3   | 131042|
|5     |LUT4   |    868|
|6     |LUT5   |    482|
|7     |LUT6   |   1885|
|8     |MUXF7  |    175|
|9     |MUXF8  |     49|
|10    |FDCE   |   2122|
|11    |FDPE   |      1|
|12    |FDRE   |   2621|
|13    |FDSE   |      8|
|14    |LDC    |    256|
+------+-------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:09 ; elapsed = 00:05:47 . Memory (MB): peak = 1755.152 ; gain = 669.410
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:40 ; elapsed = 00:05:36 . Memory (MB): peak = 1755.152 ; gain = 593.746
Synthesis Optimization Complete : Time (s): cpu = 00:05:10 ; elapsed = 00:05:47 . Memory (MB): peak = 1755.152 ; gain = 669.410
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1755.152 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 34041 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'rsa_soc_rsa_acc_0' is not ideal for floorplanning, since the cellview 'rsa_regio' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1755.152 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 256 instances were transformed.
  LDC => LDCE: 256 instances

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:56 ; elapsed = 00:06:47 . Memory (MB): peak = 1755.152 ; gain = 669.410
INFO: [Common 17-1381] The checkpoint 'C:/Skole/Digital_systems/PROJECT/RSA_soc/RSA_soc/RSA_soc.runs/rsa_soc_rsa_acc_0_synth_1/rsa_soc_rsa_acc_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 1755.152 ; gain = 0.000
write_verilog: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1755.152 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1755.152 ; gain = 0.000
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP rsa_soc_rsa_acc_0, cache-ID = 0aea15be39f74fe5
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Skole/Digital_systems/PROJECT/RSA_soc/RSA_soc/RSA_soc.runs/rsa_soc_rsa_acc_0_synth_1/rsa_soc_rsa_acc_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 1755.152 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file rsa_soc_rsa_acc_0_utilization_synth.rpt -pb rsa_soc_rsa_acc_0_utilization_synth.pb
write_verilog: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1755.152 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1755.152 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Nov  2 19:39:14 2021...
