Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon May 22 11:51:47 2023
| Host         : students-ct running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file pulpino_nexys_a7_timing_summary_routed.rpt -pb pulpino_nexys_a7_timing_summary_routed.pb -rpx pulpino_nexys_a7_timing_summary_routed.rpx -warn_on_violation
| Design       : pulpino_nexys_a7
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 423 register/latch pins with no clock driven by root clock pin: ja[3] (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: pulpino_inst/peripherals_i/apb_sp2_i/PS2/debounce/O0_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: pulpino_inst/peripherals_i/apb_sp2_i/PS2/flag_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1293 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 7319 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.586        0.000                      0                21121        0.050        0.000                      0                21121        3.000        0.000                       0                  7325  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk100mhz                 {0.000 5.000}      10.000          100.000         
  clk_out1_xilinx_mmcm    {0.000 10.000}     20.000          50.000          
  clkfbout_xilinx_mmcm    {0.000 5.000}      10.000          100.000         
sys_clk_pin               {0.000 5.000}      10.000          100.000         
  clk_out1_xilinx_mmcm_1  {0.000 10.000}     20.000          50.000          
  clkfbout_xilinx_mmcm_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100mhz                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_xilinx_mmcm          1.586        0.000                      0                13839        0.134        0.000                      0                13839        9.500        0.000                       0                  7321  
  clkfbout_xilinx_mmcm                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_xilinx_mmcm_1        1.588        0.000                      0                13839        0.134        0.000                      0                13839        9.500        0.000                       0                  7321  
  clkfbout_xilinx_mmcm_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_xilinx_mmcm_1  clk_out1_xilinx_mmcm          1.586        0.000                      0                13839        0.050        0.000                      0                13839  
clk_out1_xilinx_mmcm    clk_out1_xilinx_mmcm_1        1.586        0.000                      0                13839        0.050        0.000                      0                13839  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              ----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**       clk_out1_xilinx_mmcm    clk_out1_xilinx_mmcm          8.267        0.000                      0                 7282        0.867        0.000                      0                 7282  
**async_default**       clk_out1_xilinx_mmcm_1  clk_out1_xilinx_mmcm          8.267        0.000                      0                 7282        0.783        0.000                      0                 7282  
**async_default**       clk_out1_xilinx_mmcm    clk_out1_xilinx_mmcm_1        8.267        0.000                      0                 7282        0.783        0.000                      0                 7282  
**async_default**       clk_out1_xilinx_mmcm_1  clk_out1_xilinx_mmcm_1        8.269        0.000                      0                 7282        0.867        0.000                      0                 7282  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100mhz
  To Clock:  clk100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_xilinx_mmcm
  To Clock:  clk_out1_xilinx_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        1.586ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.586ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        17.843ns  (logic 3.419ns (19.162%)  route 14.424ns (80.838%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.803    -0.737    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X61Y45         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X61Y45         FDCE (Prop_fdce_C_Q)         0.419    -0.318 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.264     0.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X65Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/I1
    Routing       SLICE_X65Y47         LUT3 (Prop_lut3_I1_O)        0.327     1.273 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/O
                                       net (fo=96, routed)          1.711     2.984    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[29]_i_4_0
    Routing       SLICE_X79Y67                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/I2
    Routing       SLICE_X79Y67         LUT6 (Prop_lut6_I2_O)        0.326     3.310 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/O
                                       net (fo=1, routed)           0.967     4.277    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10_n_0
    Routing       SLICE_X79Y66                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/I0
    Routing       SLICE_X79Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/O
                                       net (fo=1, routed)           0.590     4.990    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5_n_0
    Routing       SLICE_X74Y65                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/I4
    Routing       SLICE_X74Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.114 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/O
                                       net (fo=9, routed)           1.753     6.868    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/multdiv_operand_b_ex[19]
    Routing       SLICE_X67Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/I2
    Routing       SLICE_X67Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.992 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/O
                                       net (fo=2, routed)           0.954     7.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex[25]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/I2
    Routing       SLICE_X66Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.070 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/O
                                       net (fo=1, routed)           0.000     8.070    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[27][1]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/S[1]
    Routing       SLICE_X66Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                                    0.578     8.648 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[2]
                                       net (fo=13, routed)          1.245     9.893    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[27][2]
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/I0
    Routing       SLICE_X64Y36         LUT4 (Prop_lut4_I0_O)        0.301    10.194 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/O
                                       net (fo=1, routed)           0.347    10.541    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_n_0
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/I5
    Routing       SLICE_X64Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.665 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/O
                                       net (fo=5, routed)           1.619    12.284    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_0
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/I0
    Routing       SLICE_X37Y33         LUT2 (Prop_lut2_I0_O)        0.150    12.434 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/O
                                       net (fo=9, routed)           0.609    13.043    pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/core_axi_req
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/I1
    Routing       SLICE_X36Y28         LUT6 (Prop_lut6_I1_O)        0.326    13.369 r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/O
                                       net (fo=1, routed)           0.161    13.530    pulpino_inst/core_region_i/core2axi_i/core2axi_i/rdata_offset_q_reg[0]
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/I0
    Routing       SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.654 r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/O
                                       net (fo=1, routed)           0.754    14.408    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/core_axi_gnt
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/I3
    Routing       SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.124    14.532 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/O
                                       net (fo=15, routed)          1.195    15.727    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/core_lsu_gnt
    Routing       SLICE_X60Y35                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/I5
    Routing       SLICE_X60Y35         LUT6 (Prop_lut6_I5_O)        0.124    15.851 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/O
                                       net (fo=32, routed)          1.255    17.106    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1_n_0
    Routing       SLICE_X65Y52         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[20]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.513    18.493    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/clk_out1
                  SLICE_X65Y52         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[20]/C
                                       clock pessimism              0.487    18.980    
                                       clock uncertainty           -0.084    18.897    
                  SLICE_X65Y52         FDCE (Setup_fdce_C_CE)      -0.205    18.692    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[20]
  ---------------------------------------------------------------------------------
                                       required time                         18.692    
                                       arrival time                         -17.106    
  ---------------------------------------------------------------------------------
                                       slack                                  1.586    

Slack (MET) :             1.619ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        17.810ns  (logic 3.419ns (19.197%)  route 14.391ns (80.803%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.803    -0.737    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X61Y45         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X61Y45         FDCE (Prop_fdce_C_Q)         0.419    -0.318 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.264     0.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X65Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/I1
    Routing       SLICE_X65Y47         LUT3 (Prop_lut3_I1_O)        0.327     1.273 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/O
                                       net (fo=96, routed)          1.711     2.984    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[29]_i_4_0
    Routing       SLICE_X79Y67                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/I2
    Routing       SLICE_X79Y67         LUT6 (Prop_lut6_I2_O)        0.326     3.310 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/O
                                       net (fo=1, routed)           0.967     4.277    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10_n_0
    Routing       SLICE_X79Y66                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/I0
    Routing       SLICE_X79Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/O
                                       net (fo=1, routed)           0.590     4.990    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5_n_0
    Routing       SLICE_X74Y65                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/I4
    Routing       SLICE_X74Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.114 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/O
                                       net (fo=9, routed)           1.753     6.868    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/multdiv_operand_b_ex[19]
    Routing       SLICE_X67Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/I2
    Routing       SLICE_X67Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.992 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/O
                                       net (fo=2, routed)           0.954     7.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex[25]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/I2
    Routing       SLICE_X66Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.070 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/O
                                       net (fo=1, routed)           0.000     8.070    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[27][1]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/S[1]
    Routing       SLICE_X66Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                                    0.578     8.648 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[2]
                                       net (fo=13, routed)          1.245     9.893    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[27][2]
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/I0
    Routing       SLICE_X64Y36         LUT4 (Prop_lut4_I0_O)        0.301    10.194 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/O
                                       net (fo=1, routed)           0.347    10.541    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_n_0
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/I5
    Routing       SLICE_X64Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.665 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/O
                                       net (fo=5, routed)           1.619    12.284    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_0
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/I0
    Routing       SLICE_X37Y33         LUT2 (Prop_lut2_I0_O)        0.150    12.434 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/O
                                       net (fo=9, routed)           0.609    13.043    pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/core_axi_req
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/I1
    Routing       SLICE_X36Y28         LUT6 (Prop_lut6_I1_O)        0.326    13.369 r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/O
                                       net (fo=1, routed)           0.161    13.530    pulpino_inst/core_region_i/core2axi_i/core2axi_i/rdata_offset_q_reg[0]
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/I0
    Routing       SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.654 r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/O
                                       net (fo=1, routed)           0.754    14.408    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/core_axi_gnt
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/I3
    Routing       SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.124    14.532 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/O
                                       net (fo=15, routed)          1.195    15.727    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/core_lsu_gnt
    Routing       SLICE_X60Y35                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/I5
    Routing       SLICE_X60Y35         LUT6 (Prop_lut6_I5_O)        0.124    15.851 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/O
                                       net (fo=32, routed)          1.222    17.073    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1_n_0
    Routing       SLICE_X64Y50         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[17]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.513    18.493    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/clk_out1
                  SLICE_X64Y50         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[17]/C
                                       clock pessimism              0.487    18.980    
                                       clock uncertainty           -0.084    18.897    
                  SLICE_X64Y50         FDCE (Setup_fdce_C_CE)      -0.205    18.692    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[17]
  ---------------------------------------------------------------------------------
                                       required time                         18.692    
                                       arrival time                         -17.073    
  ---------------------------------------------------------------------------------
                                       slack                                  1.619    

Slack (MET) :             1.665ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        17.763ns  (logic 3.419ns (19.248%)  route 14.344ns (80.752%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.803    -0.737    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X61Y45         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X61Y45         FDCE (Prop_fdce_C_Q)         0.419    -0.318 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.264     0.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X65Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/I1
    Routing       SLICE_X65Y47         LUT3 (Prop_lut3_I1_O)        0.327     1.273 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/O
                                       net (fo=96, routed)          1.711     2.984    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[29]_i_4_0
    Routing       SLICE_X79Y67                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/I2
    Routing       SLICE_X79Y67         LUT6 (Prop_lut6_I2_O)        0.326     3.310 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/O
                                       net (fo=1, routed)           0.967     4.277    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10_n_0
    Routing       SLICE_X79Y66                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/I0
    Routing       SLICE_X79Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/O
                                       net (fo=1, routed)           0.590     4.990    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5_n_0
    Routing       SLICE_X74Y65                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/I4
    Routing       SLICE_X74Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.114 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/O
                                       net (fo=9, routed)           1.753     6.868    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/multdiv_operand_b_ex[19]
    Routing       SLICE_X67Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/I2
    Routing       SLICE_X67Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.992 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/O
                                       net (fo=2, routed)           0.954     7.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex[25]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/I2
    Routing       SLICE_X66Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.070 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/O
                                       net (fo=1, routed)           0.000     8.070    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[27][1]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/S[1]
    Routing       SLICE_X66Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                                    0.578     8.648 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[2]
                                       net (fo=13, routed)          1.245     9.893    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[27][2]
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/I0
    Routing       SLICE_X64Y36         LUT4 (Prop_lut4_I0_O)        0.301    10.194 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/O
                                       net (fo=1, routed)           0.347    10.541    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_n_0
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/I5
    Routing       SLICE_X64Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.665 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/O
                                       net (fo=5, routed)           1.619    12.284    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_0
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/I0
    Routing       SLICE_X37Y33         LUT2 (Prop_lut2_I0_O)        0.150    12.434 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/O
                                       net (fo=9, routed)           0.609    13.043    pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/core_axi_req
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/I1
    Routing       SLICE_X36Y28         LUT6 (Prop_lut6_I1_O)        0.326    13.369 r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/O
                                       net (fo=1, routed)           0.161    13.530    pulpino_inst/core_region_i/core2axi_i/core2axi_i/rdata_offset_q_reg[0]
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/I0
    Routing       SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.654 r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/O
                                       net (fo=1, routed)           0.754    14.408    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/core_axi_gnt
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/I3
    Routing       SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.124    14.532 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/O
                                       net (fo=15, routed)          1.195    15.727    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/core_lsu_gnt
    Routing       SLICE_X60Y35                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/I5
    Routing       SLICE_X60Y35         LUT6 (Prop_lut6_I5_O)        0.124    15.851 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/O
                                       net (fo=32, routed)          1.175    17.026    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1_n_0
    Routing       SLICE_X64Y52         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[21]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.513    18.493    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/clk_out1
                  SLICE_X64Y52         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[21]/C
                                       clock pessimism              0.487    18.980    
                                       clock uncertainty           -0.084    18.897    
                  SLICE_X64Y52         FDCE (Setup_fdce_C_CE)      -0.205    18.692    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[21]
  ---------------------------------------------------------------------------------
                                       required time                         18.692    
                                       arrival time                         -17.026    
  ---------------------------------------------------------------------------------
                                       slack                                  1.665    

Slack (MET) :             1.665ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        17.763ns  (logic 3.419ns (19.248%)  route 14.344ns (80.752%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.803    -0.737    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X61Y45         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X61Y45         FDCE (Prop_fdce_C_Q)         0.419    -0.318 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.264     0.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X65Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/I1
    Routing       SLICE_X65Y47         LUT3 (Prop_lut3_I1_O)        0.327     1.273 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/O
                                       net (fo=96, routed)          1.711     2.984    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[29]_i_4_0
    Routing       SLICE_X79Y67                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/I2
    Routing       SLICE_X79Y67         LUT6 (Prop_lut6_I2_O)        0.326     3.310 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/O
                                       net (fo=1, routed)           0.967     4.277    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10_n_0
    Routing       SLICE_X79Y66                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/I0
    Routing       SLICE_X79Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/O
                                       net (fo=1, routed)           0.590     4.990    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5_n_0
    Routing       SLICE_X74Y65                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/I4
    Routing       SLICE_X74Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.114 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/O
                                       net (fo=9, routed)           1.753     6.868    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/multdiv_operand_b_ex[19]
    Routing       SLICE_X67Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/I2
    Routing       SLICE_X67Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.992 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/O
                                       net (fo=2, routed)           0.954     7.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex[25]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/I2
    Routing       SLICE_X66Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.070 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/O
                                       net (fo=1, routed)           0.000     8.070    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[27][1]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/S[1]
    Routing       SLICE_X66Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                                    0.578     8.648 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[2]
                                       net (fo=13, routed)          1.245     9.893    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[27][2]
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/I0
    Routing       SLICE_X64Y36         LUT4 (Prop_lut4_I0_O)        0.301    10.194 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/O
                                       net (fo=1, routed)           0.347    10.541    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_n_0
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/I5
    Routing       SLICE_X64Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.665 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/O
                                       net (fo=5, routed)           1.619    12.284    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_0
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/I0
    Routing       SLICE_X37Y33         LUT2 (Prop_lut2_I0_O)        0.150    12.434 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/O
                                       net (fo=9, routed)           0.609    13.043    pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/core_axi_req
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/I1
    Routing       SLICE_X36Y28         LUT6 (Prop_lut6_I1_O)        0.326    13.369 r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/O
                                       net (fo=1, routed)           0.161    13.530    pulpino_inst/core_region_i/core2axi_i/core2axi_i/rdata_offset_q_reg[0]
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/I0
    Routing       SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.654 r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/O
                                       net (fo=1, routed)           0.754    14.408    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/core_axi_gnt
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/I3
    Routing       SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.124    14.532 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/O
                                       net (fo=15, routed)          1.195    15.727    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/core_lsu_gnt
    Routing       SLICE_X60Y35                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/I5
    Routing       SLICE_X60Y35         LUT6 (Prop_lut6_I5_O)        0.124    15.851 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/O
                                       net (fo=32, routed)          1.175    17.026    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1_n_0
    Routing       SLICE_X64Y52         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[24]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.513    18.493    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/clk_out1
                  SLICE_X64Y52         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[24]/C
                                       clock pessimism              0.487    18.980    
                                       clock uncertainty           -0.084    18.897    
                  SLICE_X64Y52         FDCE (Setup_fdce_C_CE)      -0.205    18.692    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[24]
  ---------------------------------------------------------------------------------
                                       required time                         18.692    
                                       arrival time                         -17.026    
  ---------------------------------------------------------------------------------
                                       slack                                  1.665    

Slack (MET) :             1.674ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        17.753ns  (logic 3.419ns (19.259%)  route 14.334ns (80.741%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.803    -0.737    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X61Y45         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X61Y45         FDCE (Prop_fdce_C_Q)         0.419    -0.318 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.264     0.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X65Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/I1
    Routing       SLICE_X65Y47         LUT3 (Prop_lut3_I1_O)        0.327     1.273 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/O
                                       net (fo=96, routed)          1.711     2.984    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[29]_i_4_0
    Routing       SLICE_X79Y67                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/I2
    Routing       SLICE_X79Y67         LUT6 (Prop_lut6_I2_O)        0.326     3.310 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/O
                                       net (fo=1, routed)           0.967     4.277    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10_n_0
    Routing       SLICE_X79Y66                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/I0
    Routing       SLICE_X79Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/O
                                       net (fo=1, routed)           0.590     4.990    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5_n_0
    Routing       SLICE_X74Y65                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/I4
    Routing       SLICE_X74Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.114 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/O
                                       net (fo=9, routed)           1.753     6.868    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/multdiv_operand_b_ex[19]
    Routing       SLICE_X67Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/I2
    Routing       SLICE_X67Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.992 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/O
                                       net (fo=2, routed)           0.954     7.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex[25]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/I2
    Routing       SLICE_X66Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.070 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/O
                                       net (fo=1, routed)           0.000     8.070    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[27][1]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/S[1]
    Routing       SLICE_X66Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                                    0.578     8.648 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[2]
                                       net (fo=13, routed)          1.245     9.893    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[27][2]
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/I0
    Routing       SLICE_X64Y36         LUT4 (Prop_lut4_I0_O)        0.301    10.194 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/O
                                       net (fo=1, routed)           0.347    10.541    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_n_0
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/I5
    Routing       SLICE_X64Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.665 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/O
                                       net (fo=5, routed)           1.619    12.284    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_0
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/I0
    Routing       SLICE_X37Y33         LUT2 (Prop_lut2_I0_O)        0.150    12.434 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/O
                                       net (fo=9, routed)           0.609    13.043    pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/core_axi_req
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/I1
    Routing       SLICE_X36Y28         LUT6 (Prop_lut6_I1_O)        0.326    13.369 r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/O
                                       net (fo=1, routed)           0.161    13.530    pulpino_inst/core_region_i/core2axi_i/core2axi_i/rdata_offset_q_reg[0]
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/I0
    Routing       SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.654 r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/O
                                       net (fo=1, routed)           0.754    14.408    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/core_axi_gnt
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/I3
    Routing       SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.124    14.532 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/O
                                       net (fo=15, routed)          1.195    15.727    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/core_lsu_gnt
    Routing       SLICE_X60Y35                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/I5
    Routing       SLICE_X60Y35         LUT6 (Prop_lut6_I5_O)        0.124    15.851 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/O
                                       net (fo=32, routed)          1.165    17.016    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1_n_0
    Routing       SLICE_X64Y54         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[25]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.512    18.492    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/clk_out1
                  SLICE_X64Y54         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[25]/C
                                       clock pessimism              0.487    18.979    
                                       clock uncertainty           -0.084    18.896    
                  SLICE_X64Y54         FDCE (Setup_fdce_C_CE)      -0.205    18.691    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[25]
  ---------------------------------------------------------------------------------
                                       required time                         18.691    
                                       arrival time                         -17.016    
  ---------------------------------------------------------------------------------
                                       slack                                  1.674    

Slack (MET) :             1.674ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        17.753ns  (logic 3.419ns (19.259%)  route 14.334ns (80.741%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.803    -0.737    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X61Y45         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X61Y45         FDCE (Prop_fdce_C_Q)         0.419    -0.318 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.264     0.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X65Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/I1
    Routing       SLICE_X65Y47         LUT3 (Prop_lut3_I1_O)        0.327     1.273 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/O
                                       net (fo=96, routed)          1.711     2.984    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[29]_i_4_0
    Routing       SLICE_X79Y67                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/I2
    Routing       SLICE_X79Y67         LUT6 (Prop_lut6_I2_O)        0.326     3.310 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/O
                                       net (fo=1, routed)           0.967     4.277    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10_n_0
    Routing       SLICE_X79Y66                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/I0
    Routing       SLICE_X79Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/O
                                       net (fo=1, routed)           0.590     4.990    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5_n_0
    Routing       SLICE_X74Y65                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/I4
    Routing       SLICE_X74Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.114 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/O
                                       net (fo=9, routed)           1.753     6.868    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/multdiv_operand_b_ex[19]
    Routing       SLICE_X67Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/I2
    Routing       SLICE_X67Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.992 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/O
                                       net (fo=2, routed)           0.954     7.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex[25]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/I2
    Routing       SLICE_X66Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.070 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/O
                                       net (fo=1, routed)           0.000     8.070    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[27][1]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/S[1]
    Routing       SLICE_X66Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                                    0.578     8.648 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[2]
                                       net (fo=13, routed)          1.245     9.893    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[27][2]
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/I0
    Routing       SLICE_X64Y36         LUT4 (Prop_lut4_I0_O)        0.301    10.194 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/O
                                       net (fo=1, routed)           0.347    10.541    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_n_0
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/I5
    Routing       SLICE_X64Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.665 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/O
                                       net (fo=5, routed)           1.619    12.284    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_0
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/I0
    Routing       SLICE_X37Y33         LUT2 (Prop_lut2_I0_O)        0.150    12.434 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/O
                                       net (fo=9, routed)           0.609    13.043    pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/core_axi_req
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/I1
    Routing       SLICE_X36Y28         LUT6 (Prop_lut6_I1_O)        0.326    13.369 r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/O
                                       net (fo=1, routed)           0.161    13.530    pulpino_inst/core_region_i/core2axi_i/core2axi_i/rdata_offset_q_reg[0]
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/I0
    Routing       SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.654 r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/O
                                       net (fo=1, routed)           0.754    14.408    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/core_axi_gnt
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/I3
    Routing       SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.124    14.532 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/O
                                       net (fo=15, routed)          1.195    15.727    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/core_lsu_gnt
    Routing       SLICE_X60Y35                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/I5
    Routing       SLICE_X60Y35         LUT6 (Prop_lut6_I5_O)        0.124    15.851 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/O
                                       net (fo=32, routed)          1.165    17.016    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1_n_0
    Routing       SLICE_X64Y54         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[29]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.512    18.492    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/clk_out1
                  SLICE_X64Y54         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[29]/C
                                       clock pessimism              0.487    18.979    
                                       clock uncertainty           -0.084    18.896    
                  SLICE_X64Y54         FDCE (Setup_fdce_C_CE)      -0.205    18.691    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[29]
  ---------------------------------------------------------------------------------
                                       required time                         18.691    
                                       arrival time                         -17.016    
  ---------------------------------------------------------------------------------
                                       slack                                  1.674    

Slack (MET) :             1.677ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        17.751ns  (logic 3.419ns (19.261%)  route 14.332ns (80.739%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.803    -0.737    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X61Y45         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X61Y45         FDCE (Prop_fdce_C_Q)         0.419    -0.318 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.264     0.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X65Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/I1
    Routing       SLICE_X65Y47         LUT3 (Prop_lut3_I1_O)        0.327     1.273 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/O
                                       net (fo=96, routed)          1.711     2.984    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[29]_i_4_0
    Routing       SLICE_X79Y67                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/I2
    Routing       SLICE_X79Y67         LUT6 (Prop_lut6_I2_O)        0.326     3.310 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/O
                                       net (fo=1, routed)           0.967     4.277    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10_n_0
    Routing       SLICE_X79Y66                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/I0
    Routing       SLICE_X79Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/O
                                       net (fo=1, routed)           0.590     4.990    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5_n_0
    Routing       SLICE_X74Y65                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/I4
    Routing       SLICE_X74Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.114 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/O
                                       net (fo=9, routed)           1.753     6.868    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/multdiv_operand_b_ex[19]
    Routing       SLICE_X67Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/I2
    Routing       SLICE_X67Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.992 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/O
                                       net (fo=2, routed)           0.954     7.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex[25]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/I2
    Routing       SLICE_X66Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.070 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/O
                                       net (fo=1, routed)           0.000     8.070    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[27][1]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/S[1]
    Routing       SLICE_X66Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                                    0.578     8.648 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[2]
                                       net (fo=13, routed)          1.245     9.893    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[27][2]
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/I0
    Routing       SLICE_X64Y36         LUT4 (Prop_lut4_I0_O)        0.301    10.194 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/O
                                       net (fo=1, routed)           0.347    10.541    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_n_0
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/I5
    Routing       SLICE_X64Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.665 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/O
                                       net (fo=5, routed)           1.619    12.284    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_0
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/I0
    Routing       SLICE_X37Y33         LUT2 (Prop_lut2_I0_O)        0.150    12.434 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/O
                                       net (fo=9, routed)           0.609    13.043    pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/core_axi_req
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/I1
    Routing       SLICE_X36Y28         LUT6 (Prop_lut6_I1_O)        0.326    13.369 r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/O
                                       net (fo=1, routed)           0.161    13.530    pulpino_inst/core_region_i/core2axi_i/core2axi_i/rdata_offset_q_reg[0]
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/I0
    Routing       SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.654 r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/O
                                       net (fo=1, routed)           0.754    14.408    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/core_axi_gnt
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/I3
    Routing       SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.124    14.532 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/O
                                       net (fo=15, routed)          1.195    15.727    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/core_lsu_gnt
    Routing       SLICE_X60Y35                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/I5
    Routing       SLICE_X60Y35         LUT6 (Prop_lut6_I5_O)        0.124    15.851 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/O
                                       net (fo=32, routed)          1.163    17.014    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1_n_0
    Routing       SLICE_X63Y52         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[23]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.512    18.492    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/clk_out1
                  SLICE_X63Y52         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[23]/C
                                       clock pessimism              0.487    18.979    
                                       clock uncertainty           -0.084    18.896    
                  SLICE_X63Y52         FDCE (Setup_fdce_C_CE)      -0.205    18.691    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[23]
  ---------------------------------------------------------------------------------
                                       required time                         18.691    
                                       arrival time                         -17.014    
  ---------------------------------------------------------------------------------
                                       slack                                  1.677    

Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        17.741ns  (logic 3.419ns (19.272%)  route 14.322ns (80.728%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.803    -0.737    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X61Y45         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X61Y45         FDCE (Prop_fdce_C_Q)         0.419    -0.318 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.264     0.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X65Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/I1
    Routing       SLICE_X65Y47         LUT3 (Prop_lut3_I1_O)        0.327     1.273 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/O
                                       net (fo=96, routed)          1.711     2.984    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[29]_i_4_0
    Routing       SLICE_X79Y67                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/I2
    Routing       SLICE_X79Y67         LUT6 (Prop_lut6_I2_O)        0.326     3.310 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/O
                                       net (fo=1, routed)           0.967     4.277    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10_n_0
    Routing       SLICE_X79Y66                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/I0
    Routing       SLICE_X79Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/O
                                       net (fo=1, routed)           0.590     4.990    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5_n_0
    Routing       SLICE_X74Y65                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/I4
    Routing       SLICE_X74Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.114 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/O
                                       net (fo=9, routed)           1.753     6.868    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/multdiv_operand_b_ex[19]
    Routing       SLICE_X67Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/I2
    Routing       SLICE_X67Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.992 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/O
                                       net (fo=2, routed)           0.954     7.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex[25]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/I2
    Routing       SLICE_X66Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.070 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/O
                                       net (fo=1, routed)           0.000     8.070    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[27][1]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/S[1]
    Routing       SLICE_X66Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                                    0.578     8.648 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[2]
                                       net (fo=13, routed)          1.245     9.893    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[27][2]
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/I0
    Routing       SLICE_X64Y36         LUT4 (Prop_lut4_I0_O)        0.301    10.194 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/O
                                       net (fo=1, routed)           0.347    10.541    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_n_0
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/I5
    Routing       SLICE_X64Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.665 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/O
                                       net (fo=5, routed)           1.619    12.284    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_0
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/I0
    Routing       SLICE_X37Y33         LUT2 (Prop_lut2_I0_O)        0.150    12.434 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/O
                                       net (fo=9, routed)           0.609    13.043    pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/core_axi_req
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/I1
    Routing       SLICE_X36Y28         LUT6 (Prop_lut6_I1_O)        0.326    13.369 r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/O
                                       net (fo=1, routed)           0.161    13.530    pulpino_inst/core_region_i/core2axi_i/core2axi_i/rdata_offset_q_reg[0]
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/I0
    Routing       SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.654 r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/O
                                       net (fo=1, routed)           0.754    14.408    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/core_axi_gnt
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/I3
    Routing       SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.124    14.532 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/O
                                       net (fo=15, routed)          1.195    15.727    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/core_lsu_gnt
    Routing       SLICE_X60Y35                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/I5
    Routing       SLICE_X60Y35         LUT6 (Prop_lut6_I5_O)        0.124    15.851 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/O
                                       net (fo=32, routed)          1.153    17.004    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1_n_0
    Routing       SLICE_X63Y54         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[27]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.511    18.491    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/clk_out1
                  SLICE_X63Y54         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[27]/C
                                       clock pessimism              0.487    18.978    
                                       clock uncertainty           -0.084    18.895    
                  SLICE_X63Y54         FDCE (Setup_fdce_C_CE)      -0.205    18.690    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[27]
  ---------------------------------------------------------------------------------
                                       required time                         18.690    
                                       arrival time                         -17.004    
  ---------------------------------------------------------------------------------
                                       slack                                  1.686    

Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        17.741ns  (logic 3.419ns (19.272%)  route 14.322ns (80.728%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.803    -0.737    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X61Y45         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X61Y45         FDCE (Prop_fdce_C_Q)         0.419    -0.318 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.264     0.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X65Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/I1
    Routing       SLICE_X65Y47         LUT3 (Prop_lut3_I1_O)        0.327     1.273 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/O
                                       net (fo=96, routed)          1.711     2.984    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[29]_i_4_0
    Routing       SLICE_X79Y67                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/I2
    Routing       SLICE_X79Y67         LUT6 (Prop_lut6_I2_O)        0.326     3.310 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/O
                                       net (fo=1, routed)           0.967     4.277    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10_n_0
    Routing       SLICE_X79Y66                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/I0
    Routing       SLICE_X79Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/O
                                       net (fo=1, routed)           0.590     4.990    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5_n_0
    Routing       SLICE_X74Y65                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/I4
    Routing       SLICE_X74Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.114 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/O
                                       net (fo=9, routed)           1.753     6.868    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/multdiv_operand_b_ex[19]
    Routing       SLICE_X67Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/I2
    Routing       SLICE_X67Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.992 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/O
                                       net (fo=2, routed)           0.954     7.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex[25]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/I2
    Routing       SLICE_X66Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.070 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/O
                                       net (fo=1, routed)           0.000     8.070    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[27][1]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/S[1]
    Routing       SLICE_X66Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                                    0.578     8.648 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[2]
                                       net (fo=13, routed)          1.245     9.893    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[27][2]
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/I0
    Routing       SLICE_X64Y36         LUT4 (Prop_lut4_I0_O)        0.301    10.194 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/O
                                       net (fo=1, routed)           0.347    10.541    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_n_0
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/I5
    Routing       SLICE_X64Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.665 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/O
                                       net (fo=5, routed)           1.619    12.284    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_0
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/I0
    Routing       SLICE_X37Y33         LUT2 (Prop_lut2_I0_O)        0.150    12.434 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/O
                                       net (fo=9, routed)           0.609    13.043    pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/core_axi_req
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/I1
    Routing       SLICE_X36Y28         LUT6 (Prop_lut6_I1_O)        0.326    13.369 r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/O
                                       net (fo=1, routed)           0.161    13.530    pulpino_inst/core_region_i/core2axi_i/core2axi_i/rdata_offset_q_reg[0]
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/I0
    Routing       SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.654 r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/O
                                       net (fo=1, routed)           0.754    14.408    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/core_axi_gnt
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/I3
    Routing       SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.124    14.532 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/O
                                       net (fo=15, routed)          1.195    15.727    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/core_lsu_gnt
    Routing       SLICE_X60Y35                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/I5
    Routing       SLICE_X60Y35         LUT6 (Prop_lut6_I5_O)        0.124    15.851 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/O
                                       net (fo=32, routed)          1.153    17.004    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1_n_0
    Routing       SLICE_X63Y54         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[28]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.511    18.491    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/clk_out1
                  SLICE_X63Y54         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[28]/C
                                       clock pessimism              0.487    18.978    
                                       clock uncertainty           -0.084    18.895    
                  SLICE_X63Y54         FDCE (Setup_fdce_C_CE)      -0.205    18.690    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[28]
  ---------------------------------------------------------------------------------
                                       required time                         18.690    
                                       arrival time                         -17.004    
  ---------------------------------------------------------------------------------
                                       slack                                  1.686    

Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        17.741ns  (logic 3.419ns (19.272%)  route 14.322ns (80.728%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.803    -0.737    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X61Y45         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X61Y45         FDCE (Prop_fdce_C_Q)         0.419    -0.318 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.264     0.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X65Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/I1
    Routing       SLICE_X65Y47         LUT3 (Prop_lut3_I1_O)        0.327     1.273 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/O
                                       net (fo=96, routed)          1.711     2.984    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[29]_i_4_0
    Routing       SLICE_X79Y67                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/I2
    Routing       SLICE_X79Y67         LUT6 (Prop_lut6_I2_O)        0.326     3.310 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/O
                                       net (fo=1, routed)           0.967     4.277    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10_n_0
    Routing       SLICE_X79Y66                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/I0
    Routing       SLICE_X79Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/O
                                       net (fo=1, routed)           0.590     4.990    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5_n_0
    Routing       SLICE_X74Y65                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/I4
    Routing       SLICE_X74Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.114 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/O
                                       net (fo=9, routed)           1.753     6.868    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/multdiv_operand_b_ex[19]
    Routing       SLICE_X67Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/I2
    Routing       SLICE_X67Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.992 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/O
                                       net (fo=2, routed)           0.954     7.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex[25]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/I2
    Routing       SLICE_X66Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.070 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/O
                                       net (fo=1, routed)           0.000     8.070    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[27][1]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/S[1]
    Routing       SLICE_X66Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                                    0.578     8.648 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[2]
                                       net (fo=13, routed)          1.245     9.893    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[27][2]
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/I0
    Routing       SLICE_X64Y36         LUT4 (Prop_lut4_I0_O)        0.301    10.194 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/O
                                       net (fo=1, routed)           0.347    10.541    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_n_0
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/I5
    Routing       SLICE_X64Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.665 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/O
                                       net (fo=5, routed)           1.619    12.284    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_0
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/I0
    Routing       SLICE_X37Y33         LUT2 (Prop_lut2_I0_O)        0.150    12.434 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/O
                                       net (fo=9, routed)           0.609    13.043    pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/core_axi_req
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/I1
    Routing       SLICE_X36Y28         LUT6 (Prop_lut6_I1_O)        0.326    13.369 r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/O
                                       net (fo=1, routed)           0.161    13.530    pulpino_inst/core_region_i/core2axi_i/core2axi_i/rdata_offset_q_reg[0]
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/I0
    Routing       SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.654 r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/O
                                       net (fo=1, routed)           0.754    14.408    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/core_axi_gnt
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/I3
    Routing       SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.124    14.532 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/O
                                       net (fo=15, routed)          1.195    15.727    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/core_lsu_gnt
    Routing       SLICE_X60Y35                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/I5
    Routing       SLICE_X60Y35         LUT6 (Prop_lut6_I5_O)        0.124    15.851 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/O
                                       net (fo=32, routed)          1.153    17.004    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1_n_0
    Routing       SLICE_X63Y54         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[30]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.511    18.491    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/clk_out1
                  SLICE_X63Y54         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[30]/C
                                       clock pessimism              0.487    18.978    
                                       clock uncertainty           -0.084    18.895    
                  SLICE_X63Y54         FDCE (Setup_fdce_C_CE)      -0.205    18.690    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[30]
  ---------------------------------------------------------------------------------
                                       required time                         18.690    
                                       arrival time                         -17.004    
  ---------------------------------------------------------------------------------
                                       slack                                  1.686    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWID_REG_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.626    -0.538    pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/clk_out1
                  SLICE_X52Y14         FDCE                                         r  pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X52Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][2]/Q
                                       net (fo=1, routed)           0.053    -0.344    pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0]_338[2]
    Routing       SLICE_X53Y14                                                      r  pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/AWID_REG[2]_i_1__0/I2
    Routing       SLICE_X53Y14         LUT6 (Prop_lut6_I2_O)        0.045    -0.299 r  pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/AWID_REG[2]_i_1__0/O
                                       net (fo=1, routed)           0.000    -0.299    pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWID_REG_reg[3]_1[0]
    Routing       SLICE_X53Y14         FDCE                                         r  pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWID_REG_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.899    -0.774    pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/clk_out1
                  SLICE_X53Y14         FDCE                                         r  pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWID_REG_reg[2]/C
                                       clock pessimism              0.250    -0.525    
                  SLICE_X53Y14         FDCE (Hold_fdce_C_D)         0.092    -0.433    pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWID_REG_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                          0.433    
                                       arrival time                          -0.299    
  ---------------------------------------------------------------------------------
                                       slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 pulpino_inst/peripherals_i/apb_uart_i/UART_ED_CTS/iDd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_uart_i/iMSR_dCTS_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.635    -0.529    pulpino_inst/peripherals_i/apb_uart_i/UART_ED_CTS/clk_out1
                  SLICE_X35Y10         FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/UART_ED_CTS/iDd_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X35Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  pulpino_inst/peripherals_i/apb_uart_i/UART_ED_CTS/iDd_reg/Q
                                       net (fo=1, routed)           0.087    -0.301    pulpino_inst/peripherals_i/apb_uart_i/UART_IF_CTS/iDd
    Routing       SLICE_X34Y10                                                      r  pulpino_inst/peripherals_i/apb_uart_i/UART_IF_CTS/iMSR_dCTS_i_1/I3
    Routing       SLICE_X34Y10         LUT6 (Prop_lut6_I3_O)        0.045    -0.256 r  pulpino_inst/peripherals_i/apb_uart_i/UART_IF_CTS/iMSR_dCTS_i_1/O
                                       net (fo=1, routed)           0.000    -0.256    pulpino_inst/peripherals_i/apb_uart_i/UART_IF_CTS_n_2
    Routing       SLICE_X34Y10         FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/iMSR_dCTS_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.909    -0.764    pulpino_inst/peripherals_i/apb_uart_i/clk_out1
                  SLICE_X34Y10         FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/iMSR_dCTS_reg/C
                                       clock pessimism              0.249    -0.516    
                  SLICE_X34Y10         FDCE (Hold_fdce_C_D)         0.120    -0.396    pulpino_inst/peripherals_i/apb_uart_i/iMSR_dCTS_reg
  ---------------------------------------------------------------------------------
                                       required time                          0.396    
                                       arrival time                          -0.256    
  ---------------------------------------------------------------------------------
                                       slack                                  0.140    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 pulpino_inst/peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_gpio_i/r_status_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.563    -0.601    pulpino_inst/peripherals_i/apb_gpio_i/clk_out1
                  SLICE_X43Y66         FDCE                                         r  pulpino_inst/peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[21]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X43Y66         FDCE (Prop_fdce_C_Q)         0.141    -0.460 f  pulpino_inst/peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[21]/Q
                                       net (fo=3, routed)           0.099    -0.361    pulpino_inst/peripherals_i/apb_gpio_i/r_gpio_inttype1_reg_n_0_[21]
    Routing       SLICE_X42Y66                                                      f  pulpino_inst/peripherals_i/apb_gpio_i/r_status[21]_i_1/I0
    Routing       SLICE_X42Y66         LUT4 (Prop_lut4_I0_O)        0.045    -0.316 r  pulpino_inst/peripherals_i/apb_gpio_i/r_status[21]_i_1/O
                                       net (fo=1, routed)           0.000    -0.316    pulpino_inst/peripherals_i/apb_gpio_i/p_1_in[21]
    Routing       SLICE_X42Y66         FDCE                                         r  pulpino_inst/peripherals_i/apb_gpio_i/r_status_reg[21]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.831    -0.842    pulpino_inst/peripherals_i/apb_gpio_i/clk_out1
                  SLICE_X42Y66         FDCE                                         r  pulpino_inst/peripherals_i/apb_gpio_i/r_status_reg[21]/C
                                       clock pessimism              0.254    -0.588    
                  SLICE_X42Y66         FDCE (Hold_fdce_C_D)         0.120    -0.468    pulpino_inst/peripherals_i/apb_gpio_i/r_status_reg[21]
  ---------------------------------------------------------------------------------
                                       required time                          0.468    
                                       arrival time                          -0.316    
  ---------------------------------------------------------------------------------
                                       slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 pulpino_inst/peripherals_i/apb_sp2_i/PS2/debounce/cnt0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_sp2_i/PS2/debounce/O0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.564    -0.600    pulpino_inst/peripherals_i/apb_sp2_i/PS2/debounce/clk_out1
                  SLICE_X31Y68         FDRE                                         r  pulpino_inst/peripherals_i/apb_sp2_i/PS2/debounce/cnt0_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X31Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  pulpino_inst/peripherals_i/apb_sp2_i/PS2/debounce/cnt0_reg[2]/Q
                                       net (fo=6, routed)           0.099    -0.360    pulpino_inst/peripherals_i/apb_sp2_i/PS2/debounce/cnt0_reg[2]
    Routing       SLICE_X30Y68                                                      r  pulpino_inst/peripherals_i/apb_sp2_i/PS2/debounce/O0_i_1/I1
    Routing       SLICE_X30Y68         LUT6 (Prop_lut6_I1_O)        0.045    -0.315 r  pulpino_inst/peripherals_i/apb_sp2_i/PS2/debounce/O0_i_1/O
                                       net (fo=1, routed)           0.000    -0.315    pulpino_inst/peripherals_i/apb_sp2_i/PS2/debounce/O0_i_1_n_0
    Routing       SLICE_X30Y68         FDRE                                         r  pulpino_inst/peripherals_i/apb_sp2_i/PS2/debounce/O0_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.833    -0.840    pulpino_inst/peripherals_i/apb_sp2_i/PS2/debounce/clk_out1
                  SLICE_X30Y68         FDRE                                         r  pulpino_inst/peripherals_i/apb_sp2_i/PS2/debounce/O0_reg/C
                                       clock pessimism              0.253    -0.587    
                  SLICE_X30Y68         FDRE (Hold_fdre_C_D)         0.120    -0.467    pulpino_inst/peripherals_i/apb_sp2_i/PS2/debounce/O0_reg
  ---------------------------------------------------------------------------------
                                       required time                          0.467    
                                       arrival time                          -0.315    
  ---------------------------------------------------------------------------------
                                       slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sda_chk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/al_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.638    -0.526    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/clk_out1
                  SLICE_X8Y37          FDCE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sda_chk_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X8Y37          FDCE (Prop_fdce_C_Q)         0.164    -0.362 r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sda_chk_reg/Q
                                       net (fo=1, routed)           0.050    -0.312    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sda_chk_reg_n_0
    Routing       SLICE_X9Y37                                                       r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/al_i_1/I3
    Routing       SLICE_X9Y37          LUT6 (Prop_lut6_I3_O)        0.045    -0.267 r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/al_i_1/O
                                       net (fo=1, routed)           0.000    -0.267    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/al0_1
    Routing       SLICE_X9Y37          FDCE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/al_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.912    -0.761    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/clk_out1
                  SLICE_X9Y37          FDCE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/al_reg/C
                                       clock pessimism              0.249    -0.513    
                  SLICE_X9Y37          FDCE (Hold_fdce_C_D)         0.092    -0.421    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/al_reg
  ---------------------------------------------------------------------------------
                                       required time                          0.421    
                                       arrival time                          -0.267    
  ---------------------------------------------------------------------------------
                                       slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RID_REG_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.624    -0.540    pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/clk_out1
                  SLICE_X60Y19         FDCE                                         r  pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X60Y19         FDCE (Prop_fdce_C_Q)         0.164    -0.376 r  pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][2]/Q
                                       net (fo=1, routed)           0.051    -0.325    pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2]_344[2]
    Routing       SLICE_X61Y19                                                      r  pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/RID_REG[2]_i_1__0/I0
    Routing       SLICE_X61Y19         LUT6 (Prop_lut6_I0_O)        0.045    -0.280 r  pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/RID_REG[2]_i_1__0/O
                                       net (fo=1, routed)           0.000    -0.280    pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RID_REG_reg[2]_1[0]
    Routing       SLICE_X61Y19         FDCE                                         r  pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RID_REG_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.897    -0.776    pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/clk_out1
                  SLICE_X61Y19         FDCE                                         r  pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RID_REG_reg[2]/C
                                       clock pessimism              0.250    -0.527    
                  SLICE_X61Y19         FDCE (Hold_fdce_C_D)         0.091    -0.436    pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RID_REG_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                          0.436    
                                       arrival time                          -0.280    
  ---------------------------------------------------------------------------------
                                       slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/fSCL_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.668    -0.496    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/clk_out1
                  SLICE_X6Y40          FDPE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/fSCL_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X6Y40          FDPE (Prop_fdpe_C_Q)         0.164    -0.332 r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/fSCL_reg[2]/Q
                                       net (fo=1, routed)           0.051    -0.281    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/fSCL_reg_n_0_[2]
    Routing       SLICE_X7Y40                                                       r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL0/I2
    Routing       SLICE_X7Y40          LUT3 (Prop_lut3_I2_O)        0.045    -0.236 r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL0/O
                                       net (fo=1, routed)           0.000    -0.236    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL0__0
    Routing       SLICE_X7Y40          FDPE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.945    -0.728    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/clk_out1
                  SLICE_X7Y40          FDPE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL_reg/C
                                       clock pessimism              0.246    -0.483    
                  SLICE_X7Y40          FDPE (Hold_fdpe_C_D)         0.091    -0.392    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL_reg
  ---------------------------------------------------------------------------------
                                       required time                          0.392    
                                       arrival time                          -0.236    
  ---------------------------------------------------------------------------------
                                       slack                                  0.156    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.645    -0.519    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
                  SLICE_X77Y28         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][11]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X77Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][11]/Q
                                       net (fo=3, routed)           0.109    -0.268    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg_n_0_[1][11]
    Routing       SLICE_X76Y28                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][11]_i_1/I3
    Routing       SLICE_X76Y28         LUT4 (Prop_lut4_I3_O)        0.045    -0.223 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][11]_i_1/O
                                       net (fo=1, routed)           0.000    -0.223    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_n[0]_270[11]
    Routing       SLICE_X76Y28         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][11]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.918    -0.755    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
                  SLICE_X76Y28         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][11]/C
                                       clock pessimism              0.250    -0.506    
                  SLICE_X76Y28         FDCE (Hold_fdce_C_D)         0.120    -0.386    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][11]
  ---------------------------------------------------------------------------------
                                       required time                          0.386    
                                       arrival time                          -0.223    
  ---------------------------------------------------------------------------------
                                       slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 pulpino_inst/peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_uart_i/iRXFIFOD_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.634    -0.530    pulpino_inst/peripherals_i/apb_uart_i/UART_RX/clk_out1
                  SLICE_X39Y6          FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[5]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  pulpino_inst/peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[5]/Q
                                       net (fo=4, routed)           0.112    -0.277    pulpino_inst/peripherals_i/apb_uart_i/DOUT[5]
    Routing       SLICE_X40Y6          FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/iRXFIFOD_reg[5]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.910    -0.763    pulpino_inst/peripherals_i/apb_uart_i/clk_out1
                  SLICE_X40Y6          FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/iRXFIFOD_reg[5]/C
                                       clock pessimism              0.250    -0.514    
                  SLICE_X40Y6          FDCE (Hold_fdce_C_D)         0.071    -0.443    pulpino_inst/peripherals_i/apb_uart_i/iRXFIFOD_reg[5]
  ---------------------------------------------------------------------------------
                                       required time                          0.443    
                                       arrival time                          -0.277    
  ---------------------------------------------------------------------------------
                                       slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 pulpino_inst/peripherals_i/apb_uart_i/UART_ED_DCD/iDd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_uart_i/iMSR_dDCD_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.636    -0.528    pulpino_inst/peripherals_i/apb_uart_i/UART_ED_DCD/clk_out1
                  SLICE_X32Y10         FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/UART_ED_DCD/iDd_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X32Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  pulpino_inst/peripherals_i/apb_uart_i/UART_ED_DCD/iDd_reg/Q
                                       net (fo=1, routed)           0.087    -0.300    pulpino_inst/peripherals_i/apb_uart_i/UART_IF_DCD/iDd
    Routing       SLICE_X33Y10                                                      r  pulpino_inst/peripherals_i/apb_uart_i/UART_IF_DCD/iMSR_dDCD_i_1/I4
    Routing       SLICE_X33Y10         LUT6 (Prop_lut6_I4_O)        0.045    -0.255 r  pulpino_inst/peripherals_i/apb_uart_i/UART_IF_DCD/iMSR_dDCD_i_1/O
                                       net (fo=1, routed)           0.000    -0.255    pulpino_inst/peripherals_i/apb_uart_i/UART_IF_DCD_n_2
    Routing       SLICE_X33Y10         FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/iMSR_dDCD_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.910    -0.763    pulpino_inst/peripherals_i/apb_uart_i/clk_out1
                  SLICE_X33Y10         FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/iMSR_dDCD_reg/C
                                       clock pessimism              0.249    -0.515    
                  SLICE_X33Y10         FDCE (Hold_fdce_C_D)         0.092    -0.423    pulpino_inst/peripherals_i/apb_uart_i/iMSR_dDCD_reg
  ---------------------------------------------------------------------------------
                                       required time                          0.423    
                                       arrival time                          -0.255    
  ---------------------------------------------------------------------------------
                                       slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_xilinx_mmcm
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y3      pulpino_inst/core_region_i/data_mem/sp_ram_i/byte_write[1].sp_ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y2      pulpino_inst/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/byte_write[1].sp_ram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y8      pulpino_inst/core_region_i/data_mem/sp_ram_i/byte_write[1].sp_ram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y2      pulpino_inst/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/byte_write[1].sp_ram_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y4      pulpino_inst/core_region_i/data_mem/sp_ram_i/byte_write[1].sp_ram_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y1      pulpino_inst/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/byte_write[1].sp_ram_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y5      pulpino_inst/core_region_i/data_mem/sp_ram_i/byte_write[1].sp_ram_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y1      pulpino_inst/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/byte_write[1].sp_ram_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y3      pulpino_inst/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/byte_write[1].sp_ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y4      pulpino_inst/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/byte_write[1].sp_ram_reg_1_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y41     pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[7][10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y41     pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[7][11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y42     pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[7][12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y42     pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[7][13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X22Y10     pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][27]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X22Y10     pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X22Y10     pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X22Y10     pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X22Y10     pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X8Y14      pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y48     pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[6][5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y48     pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[6][6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y48     pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[6][7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y49     pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[6][8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y49     pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[6][9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y39     pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[7][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y41     pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[7][10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y41     pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[7][11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y42     pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[7][12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y42     pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[7][13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_xilinx_mmcm
  To Clock:  clkfbout_xilinx_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_xilinx_mmcm
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_xilinx_mmcm_1
  To Clock:  clk_out1_xilinx_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack        1.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.588ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.843ns  (logic 3.419ns (19.162%)  route 14.424ns (80.838%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.803    -0.737    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X61Y45         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X61Y45         FDCE (Prop_fdce_C_Q)         0.419    -0.318 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.264     0.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X65Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/I1
    Routing       SLICE_X65Y47         LUT3 (Prop_lut3_I1_O)        0.327     1.273 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/O
                                       net (fo=96, routed)          1.711     2.984    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[29]_i_4_0
    Routing       SLICE_X79Y67                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/I2
    Routing       SLICE_X79Y67         LUT6 (Prop_lut6_I2_O)        0.326     3.310 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/O
                                       net (fo=1, routed)           0.967     4.277    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10_n_0
    Routing       SLICE_X79Y66                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/I0
    Routing       SLICE_X79Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/O
                                       net (fo=1, routed)           0.590     4.990    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5_n_0
    Routing       SLICE_X74Y65                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/I4
    Routing       SLICE_X74Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.114 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/O
                                       net (fo=9, routed)           1.753     6.868    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/multdiv_operand_b_ex[19]
    Routing       SLICE_X67Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/I2
    Routing       SLICE_X67Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.992 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/O
                                       net (fo=2, routed)           0.954     7.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex[25]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/I2
    Routing       SLICE_X66Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.070 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/O
                                       net (fo=1, routed)           0.000     8.070    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[27][1]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/S[1]
    Routing       SLICE_X66Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                                    0.578     8.648 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[2]
                                       net (fo=13, routed)          1.245     9.893    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[27][2]
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/I0
    Routing       SLICE_X64Y36         LUT4 (Prop_lut4_I0_O)        0.301    10.194 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/O
                                       net (fo=1, routed)           0.347    10.541    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_n_0
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/I5
    Routing       SLICE_X64Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.665 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/O
                                       net (fo=5, routed)           1.619    12.284    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_0
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/I0
    Routing       SLICE_X37Y33         LUT2 (Prop_lut2_I0_O)        0.150    12.434 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/O
                                       net (fo=9, routed)           0.609    13.043    pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/core_axi_req
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/I1
    Routing       SLICE_X36Y28         LUT6 (Prop_lut6_I1_O)        0.326    13.369 r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/O
                                       net (fo=1, routed)           0.161    13.530    pulpino_inst/core_region_i/core2axi_i/core2axi_i/rdata_offset_q_reg[0]
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/I0
    Routing       SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.654 r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/O
                                       net (fo=1, routed)           0.754    14.408    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/core_axi_gnt
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/I3
    Routing       SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.124    14.532 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/O
                                       net (fo=15, routed)          1.195    15.727    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/core_lsu_gnt
    Routing       SLICE_X60Y35                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/I5
    Routing       SLICE_X60Y35         LUT6 (Prop_lut6_I5_O)        0.124    15.851 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/O
                                       net (fo=32, routed)          1.255    17.106    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1_n_0
    Routing       SLICE_X65Y52         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[20]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.513    18.493    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/clk_out1
                  SLICE_X65Y52         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[20]/C
                                       clock pessimism              0.487    18.980    
                                       clock uncertainty           -0.082    18.899    
                  SLICE_X65Y52         FDCE (Setup_fdce_C_CE)      -0.205    18.694    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[20]
  ---------------------------------------------------------------------------------
                                       required time                         18.694    
                                       arrival time                         -17.106    
  ---------------------------------------------------------------------------------
                                       slack                                  1.588    

Slack (MET) :             1.621ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.810ns  (logic 3.419ns (19.197%)  route 14.391ns (80.803%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.803    -0.737    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X61Y45         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X61Y45         FDCE (Prop_fdce_C_Q)         0.419    -0.318 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.264     0.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X65Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/I1
    Routing       SLICE_X65Y47         LUT3 (Prop_lut3_I1_O)        0.327     1.273 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/O
                                       net (fo=96, routed)          1.711     2.984    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[29]_i_4_0
    Routing       SLICE_X79Y67                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/I2
    Routing       SLICE_X79Y67         LUT6 (Prop_lut6_I2_O)        0.326     3.310 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/O
                                       net (fo=1, routed)           0.967     4.277    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10_n_0
    Routing       SLICE_X79Y66                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/I0
    Routing       SLICE_X79Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/O
                                       net (fo=1, routed)           0.590     4.990    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5_n_0
    Routing       SLICE_X74Y65                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/I4
    Routing       SLICE_X74Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.114 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/O
                                       net (fo=9, routed)           1.753     6.868    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/multdiv_operand_b_ex[19]
    Routing       SLICE_X67Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/I2
    Routing       SLICE_X67Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.992 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/O
                                       net (fo=2, routed)           0.954     7.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex[25]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/I2
    Routing       SLICE_X66Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.070 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/O
                                       net (fo=1, routed)           0.000     8.070    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[27][1]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/S[1]
    Routing       SLICE_X66Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                                    0.578     8.648 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[2]
                                       net (fo=13, routed)          1.245     9.893    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[27][2]
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/I0
    Routing       SLICE_X64Y36         LUT4 (Prop_lut4_I0_O)        0.301    10.194 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/O
                                       net (fo=1, routed)           0.347    10.541    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_n_0
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/I5
    Routing       SLICE_X64Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.665 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/O
                                       net (fo=5, routed)           1.619    12.284    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_0
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/I0
    Routing       SLICE_X37Y33         LUT2 (Prop_lut2_I0_O)        0.150    12.434 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/O
                                       net (fo=9, routed)           0.609    13.043    pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/core_axi_req
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/I1
    Routing       SLICE_X36Y28         LUT6 (Prop_lut6_I1_O)        0.326    13.369 r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/O
                                       net (fo=1, routed)           0.161    13.530    pulpino_inst/core_region_i/core2axi_i/core2axi_i/rdata_offset_q_reg[0]
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/I0
    Routing       SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.654 r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/O
                                       net (fo=1, routed)           0.754    14.408    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/core_axi_gnt
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/I3
    Routing       SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.124    14.532 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/O
                                       net (fo=15, routed)          1.195    15.727    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/core_lsu_gnt
    Routing       SLICE_X60Y35                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/I5
    Routing       SLICE_X60Y35         LUT6 (Prop_lut6_I5_O)        0.124    15.851 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/O
                                       net (fo=32, routed)          1.222    17.073    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1_n_0
    Routing       SLICE_X64Y50         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[17]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.513    18.493    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/clk_out1
                  SLICE_X64Y50         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[17]/C
                                       clock pessimism              0.487    18.980    
                                       clock uncertainty           -0.082    18.899    
                  SLICE_X64Y50         FDCE (Setup_fdce_C_CE)      -0.205    18.694    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[17]
  ---------------------------------------------------------------------------------
                                       required time                         18.694    
                                       arrival time                         -17.073    
  ---------------------------------------------------------------------------------
                                       slack                                  1.621    

Slack (MET) :             1.667ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.763ns  (logic 3.419ns (19.248%)  route 14.344ns (80.752%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.803    -0.737    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X61Y45         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X61Y45         FDCE (Prop_fdce_C_Q)         0.419    -0.318 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.264     0.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X65Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/I1
    Routing       SLICE_X65Y47         LUT3 (Prop_lut3_I1_O)        0.327     1.273 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/O
                                       net (fo=96, routed)          1.711     2.984    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[29]_i_4_0
    Routing       SLICE_X79Y67                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/I2
    Routing       SLICE_X79Y67         LUT6 (Prop_lut6_I2_O)        0.326     3.310 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/O
                                       net (fo=1, routed)           0.967     4.277    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10_n_0
    Routing       SLICE_X79Y66                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/I0
    Routing       SLICE_X79Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/O
                                       net (fo=1, routed)           0.590     4.990    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5_n_0
    Routing       SLICE_X74Y65                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/I4
    Routing       SLICE_X74Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.114 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/O
                                       net (fo=9, routed)           1.753     6.868    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/multdiv_operand_b_ex[19]
    Routing       SLICE_X67Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/I2
    Routing       SLICE_X67Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.992 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/O
                                       net (fo=2, routed)           0.954     7.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex[25]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/I2
    Routing       SLICE_X66Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.070 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/O
                                       net (fo=1, routed)           0.000     8.070    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[27][1]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/S[1]
    Routing       SLICE_X66Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                                    0.578     8.648 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[2]
                                       net (fo=13, routed)          1.245     9.893    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[27][2]
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/I0
    Routing       SLICE_X64Y36         LUT4 (Prop_lut4_I0_O)        0.301    10.194 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/O
                                       net (fo=1, routed)           0.347    10.541    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_n_0
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/I5
    Routing       SLICE_X64Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.665 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/O
                                       net (fo=5, routed)           1.619    12.284    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_0
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/I0
    Routing       SLICE_X37Y33         LUT2 (Prop_lut2_I0_O)        0.150    12.434 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/O
                                       net (fo=9, routed)           0.609    13.043    pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/core_axi_req
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/I1
    Routing       SLICE_X36Y28         LUT6 (Prop_lut6_I1_O)        0.326    13.369 r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/O
                                       net (fo=1, routed)           0.161    13.530    pulpino_inst/core_region_i/core2axi_i/core2axi_i/rdata_offset_q_reg[0]
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/I0
    Routing       SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.654 r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/O
                                       net (fo=1, routed)           0.754    14.408    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/core_axi_gnt
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/I3
    Routing       SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.124    14.532 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/O
                                       net (fo=15, routed)          1.195    15.727    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/core_lsu_gnt
    Routing       SLICE_X60Y35                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/I5
    Routing       SLICE_X60Y35         LUT6 (Prop_lut6_I5_O)        0.124    15.851 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/O
                                       net (fo=32, routed)          1.175    17.026    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1_n_0
    Routing       SLICE_X64Y52         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[21]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.513    18.493    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/clk_out1
                  SLICE_X64Y52         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[21]/C
                                       clock pessimism              0.487    18.980    
                                       clock uncertainty           -0.082    18.899    
                  SLICE_X64Y52         FDCE (Setup_fdce_C_CE)      -0.205    18.694    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[21]
  ---------------------------------------------------------------------------------
                                       required time                         18.694    
                                       arrival time                         -17.026    
  ---------------------------------------------------------------------------------
                                       slack                                  1.667    

Slack (MET) :             1.667ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.763ns  (logic 3.419ns (19.248%)  route 14.344ns (80.752%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.803    -0.737    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X61Y45         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X61Y45         FDCE (Prop_fdce_C_Q)         0.419    -0.318 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.264     0.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X65Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/I1
    Routing       SLICE_X65Y47         LUT3 (Prop_lut3_I1_O)        0.327     1.273 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/O
                                       net (fo=96, routed)          1.711     2.984    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[29]_i_4_0
    Routing       SLICE_X79Y67                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/I2
    Routing       SLICE_X79Y67         LUT6 (Prop_lut6_I2_O)        0.326     3.310 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/O
                                       net (fo=1, routed)           0.967     4.277    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10_n_0
    Routing       SLICE_X79Y66                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/I0
    Routing       SLICE_X79Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/O
                                       net (fo=1, routed)           0.590     4.990    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5_n_0
    Routing       SLICE_X74Y65                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/I4
    Routing       SLICE_X74Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.114 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/O
                                       net (fo=9, routed)           1.753     6.868    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/multdiv_operand_b_ex[19]
    Routing       SLICE_X67Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/I2
    Routing       SLICE_X67Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.992 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/O
                                       net (fo=2, routed)           0.954     7.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex[25]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/I2
    Routing       SLICE_X66Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.070 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/O
                                       net (fo=1, routed)           0.000     8.070    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[27][1]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/S[1]
    Routing       SLICE_X66Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                                    0.578     8.648 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[2]
                                       net (fo=13, routed)          1.245     9.893    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[27][2]
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/I0
    Routing       SLICE_X64Y36         LUT4 (Prop_lut4_I0_O)        0.301    10.194 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/O
                                       net (fo=1, routed)           0.347    10.541    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_n_0
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/I5
    Routing       SLICE_X64Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.665 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/O
                                       net (fo=5, routed)           1.619    12.284    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_0
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/I0
    Routing       SLICE_X37Y33         LUT2 (Prop_lut2_I0_O)        0.150    12.434 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/O
                                       net (fo=9, routed)           0.609    13.043    pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/core_axi_req
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/I1
    Routing       SLICE_X36Y28         LUT6 (Prop_lut6_I1_O)        0.326    13.369 r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/O
                                       net (fo=1, routed)           0.161    13.530    pulpino_inst/core_region_i/core2axi_i/core2axi_i/rdata_offset_q_reg[0]
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/I0
    Routing       SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.654 r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/O
                                       net (fo=1, routed)           0.754    14.408    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/core_axi_gnt
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/I3
    Routing       SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.124    14.532 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/O
                                       net (fo=15, routed)          1.195    15.727    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/core_lsu_gnt
    Routing       SLICE_X60Y35                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/I5
    Routing       SLICE_X60Y35         LUT6 (Prop_lut6_I5_O)        0.124    15.851 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/O
                                       net (fo=32, routed)          1.175    17.026    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1_n_0
    Routing       SLICE_X64Y52         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[24]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.513    18.493    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/clk_out1
                  SLICE_X64Y52         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[24]/C
                                       clock pessimism              0.487    18.980    
                                       clock uncertainty           -0.082    18.899    
                  SLICE_X64Y52         FDCE (Setup_fdce_C_CE)      -0.205    18.694    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[24]
  ---------------------------------------------------------------------------------
                                       required time                         18.694    
                                       arrival time                         -17.026    
  ---------------------------------------------------------------------------------
                                       slack                                  1.667    

Slack (MET) :             1.676ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.753ns  (logic 3.419ns (19.259%)  route 14.334ns (80.741%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.803    -0.737    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X61Y45         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X61Y45         FDCE (Prop_fdce_C_Q)         0.419    -0.318 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.264     0.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X65Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/I1
    Routing       SLICE_X65Y47         LUT3 (Prop_lut3_I1_O)        0.327     1.273 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/O
                                       net (fo=96, routed)          1.711     2.984    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[29]_i_4_0
    Routing       SLICE_X79Y67                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/I2
    Routing       SLICE_X79Y67         LUT6 (Prop_lut6_I2_O)        0.326     3.310 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/O
                                       net (fo=1, routed)           0.967     4.277    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10_n_0
    Routing       SLICE_X79Y66                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/I0
    Routing       SLICE_X79Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/O
                                       net (fo=1, routed)           0.590     4.990    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5_n_0
    Routing       SLICE_X74Y65                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/I4
    Routing       SLICE_X74Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.114 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/O
                                       net (fo=9, routed)           1.753     6.868    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/multdiv_operand_b_ex[19]
    Routing       SLICE_X67Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/I2
    Routing       SLICE_X67Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.992 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/O
                                       net (fo=2, routed)           0.954     7.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex[25]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/I2
    Routing       SLICE_X66Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.070 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/O
                                       net (fo=1, routed)           0.000     8.070    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[27][1]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/S[1]
    Routing       SLICE_X66Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                                    0.578     8.648 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[2]
                                       net (fo=13, routed)          1.245     9.893    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[27][2]
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/I0
    Routing       SLICE_X64Y36         LUT4 (Prop_lut4_I0_O)        0.301    10.194 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/O
                                       net (fo=1, routed)           0.347    10.541    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_n_0
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/I5
    Routing       SLICE_X64Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.665 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/O
                                       net (fo=5, routed)           1.619    12.284    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_0
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/I0
    Routing       SLICE_X37Y33         LUT2 (Prop_lut2_I0_O)        0.150    12.434 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/O
                                       net (fo=9, routed)           0.609    13.043    pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/core_axi_req
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/I1
    Routing       SLICE_X36Y28         LUT6 (Prop_lut6_I1_O)        0.326    13.369 r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/O
                                       net (fo=1, routed)           0.161    13.530    pulpino_inst/core_region_i/core2axi_i/core2axi_i/rdata_offset_q_reg[0]
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/I0
    Routing       SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.654 r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/O
                                       net (fo=1, routed)           0.754    14.408    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/core_axi_gnt
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/I3
    Routing       SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.124    14.532 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/O
                                       net (fo=15, routed)          1.195    15.727    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/core_lsu_gnt
    Routing       SLICE_X60Y35                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/I5
    Routing       SLICE_X60Y35         LUT6 (Prop_lut6_I5_O)        0.124    15.851 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/O
                                       net (fo=32, routed)          1.165    17.016    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1_n_0
    Routing       SLICE_X64Y54         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[25]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.512    18.492    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/clk_out1
                  SLICE_X64Y54         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[25]/C
                                       clock pessimism              0.487    18.979    
                                       clock uncertainty           -0.082    18.898    
                  SLICE_X64Y54         FDCE (Setup_fdce_C_CE)      -0.205    18.693    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[25]
  ---------------------------------------------------------------------------------
                                       required time                         18.693    
                                       arrival time                         -17.016    
  ---------------------------------------------------------------------------------
                                       slack                                  1.676    

Slack (MET) :             1.676ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.753ns  (logic 3.419ns (19.259%)  route 14.334ns (80.741%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.803    -0.737    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X61Y45         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X61Y45         FDCE (Prop_fdce_C_Q)         0.419    -0.318 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.264     0.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X65Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/I1
    Routing       SLICE_X65Y47         LUT3 (Prop_lut3_I1_O)        0.327     1.273 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/O
                                       net (fo=96, routed)          1.711     2.984    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[29]_i_4_0
    Routing       SLICE_X79Y67                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/I2
    Routing       SLICE_X79Y67         LUT6 (Prop_lut6_I2_O)        0.326     3.310 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/O
                                       net (fo=1, routed)           0.967     4.277    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10_n_0
    Routing       SLICE_X79Y66                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/I0
    Routing       SLICE_X79Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/O
                                       net (fo=1, routed)           0.590     4.990    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5_n_0
    Routing       SLICE_X74Y65                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/I4
    Routing       SLICE_X74Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.114 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/O
                                       net (fo=9, routed)           1.753     6.868    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/multdiv_operand_b_ex[19]
    Routing       SLICE_X67Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/I2
    Routing       SLICE_X67Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.992 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/O
                                       net (fo=2, routed)           0.954     7.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex[25]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/I2
    Routing       SLICE_X66Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.070 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/O
                                       net (fo=1, routed)           0.000     8.070    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[27][1]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/S[1]
    Routing       SLICE_X66Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                                    0.578     8.648 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[2]
                                       net (fo=13, routed)          1.245     9.893    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[27][2]
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/I0
    Routing       SLICE_X64Y36         LUT4 (Prop_lut4_I0_O)        0.301    10.194 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/O
                                       net (fo=1, routed)           0.347    10.541    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_n_0
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/I5
    Routing       SLICE_X64Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.665 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/O
                                       net (fo=5, routed)           1.619    12.284    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_0
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/I0
    Routing       SLICE_X37Y33         LUT2 (Prop_lut2_I0_O)        0.150    12.434 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/O
                                       net (fo=9, routed)           0.609    13.043    pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/core_axi_req
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/I1
    Routing       SLICE_X36Y28         LUT6 (Prop_lut6_I1_O)        0.326    13.369 r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/O
                                       net (fo=1, routed)           0.161    13.530    pulpino_inst/core_region_i/core2axi_i/core2axi_i/rdata_offset_q_reg[0]
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/I0
    Routing       SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.654 r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/O
                                       net (fo=1, routed)           0.754    14.408    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/core_axi_gnt
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/I3
    Routing       SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.124    14.532 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/O
                                       net (fo=15, routed)          1.195    15.727    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/core_lsu_gnt
    Routing       SLICE_X60Y35                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/I5
    Routing       SLICE_X60Y35         LUT6 (Prop_lut6_I5_O)        0.124    15.851 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/O
                                       net (fo=32, routed)          1.165    17.016    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1_n_0
    Routing       SLICE_X64Y54         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[29]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.512    18.492    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/clk_out1
                  SLICE_X64Y54         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[29]/C
                                       clock pessimism              0.487    18.979    
                                       clock uncertainty           -0.082    18.898    
                  SLICE_X64Y54         FDCE (Setup_fdce_C_CE)      -0.205    18.693    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[29]
  ---------------------------------------------------------------------------------
                                       required time                         18.693    
                                       arrival time                         -17.016    
  ---------------------------------------------------------------------------------
                                       slack                                  1.676    

Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.751ns  (logic 3.419ns (19.261%)  route 14.332ns (80.739%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.803    -0.737    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X61Y45         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X61Y45         FDCE (Prop_fdce_C_Q)         0.419    -0.318 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.264     0.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X65Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/I1
    Routing       SLICE_X65Y47         LUT3 (Prop_lut3_I1_O)        0.327     1.273 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/O
                                       net (fo=96, routed)          1.711     2.984    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[29]_i_4_0
    Routing       SLICE_X79Y67                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/I2
    Routing       SLICE_X79Y67         LUT6 (Prop_lut6_I2_O)        0.326     3.310 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/O
                                       net (fo=1, routed)           0.967     4.277    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10_n_0
    Routing       SLICE_X79Y66                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/I0
    Routing       SLICE_X79Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/O
                                       net (fo=1, routed)           0.590     4.990    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5_n_0
    Routing       SLICE_X74Y65                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/I4
    Routing       SLICE_X74Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.114 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/O
                                       net (fo=9, routed)           1.753     6.868    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/multdiv_operand_b_ex[19]
    Routing       SLICE_X67Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/I2
    Routing       SLICE_X67Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.992 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/O
                                       net (fo=2, routed)           0.954     7.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex[25]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/I2
    Routing       SLICE_X66Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.070 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/O
                                       net (fo=1, routed)           0.000     8.070    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[27][1]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/S[1]
    Routing       SLICE_X66Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                                    0.578     8.648 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[2]
                                       net (fo=13, routed)          1.245     9.893    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[27][2]
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/I0
    Routing       SLICE_X64Y36         LUT4 (Prop_lut4_I0_O)        0.301    10.194 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/O
                                       net (fo=1, routed)           0.347    10.541    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_n_0
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/I5
    Routing       SLICE_X64Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.665 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/O
                                       net (fo=5, routed)           1.619    12.284    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_0
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/I0
    Routing       SLICE_X37Y33         LUT2 (Prop_lut2_I0_O)        0.150    12.434 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/O
                                       net (fo=9, routed)           0.609    13.043    pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/core_axi_req
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/I1
    Routing       SLICE_X36Y28         LUT6 (Prop_lut6_I1_O)        0.326    13.369 r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/O
                                       net (fo=1, routed)           0.161    13.530    pulpino_inst/core_region_i/core2axi_i/core2axi_i/rdata_offset_q_reg[0]
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/I0
    Routing       SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.654 r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/O
                                       net (fo=1, routed)           0.754    14.408    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/core_axi_gnt
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/I3
    Routing       SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.124    14.532 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/O
                                       net (fo=15, routed)          1.195    15.727    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/core_lsu_gnt
    Routing       SLICE_X60Y35                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/I5
    Routing       SLICE_X60Y35         LUT6 (Prop_lut6_I5_O)        0.124    15.851 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/O
                                       net (fo=32, routed)          1.163    17.014    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1_n_0
    Routing       SLICE_X63Y52         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[23]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.512    18.492    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/clk_out1
                  SLICE_X63Y52         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[23]/C
                                       clock pessimism              0.487    18.979    
                                       clock uncertainty           -0.082    18.898    
                  SLICE_X63Y52         FDCE (Setup_fdce_C_CE)      -0.205    18.693    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[23]
  ---------------------------------------------------------------------------------
                                       required time                         18.693    
                                       arrival time                         -17.014    
  ---------------------------------------------------------------------------------
                                       slack                                  1.679    

Slack (MET) :             1.688ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.741ns  (logic 3.419ns (19.272%)  route 14.322ns (80.728%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.803    -0.737    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X61Y45         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X61Y45         FDCE (Prop_fdce_C_Q)         0.419    -0.318 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.264     0.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X65Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/I1
    Routing       SLICE_X65Y47         LUT3 (Prop_lut3_I1_O)        0.327     1.273 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/O
                                       net (fo=96, routed)          1.711     2.984    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[29]_i_4_0
    Routing       SLICE_X79Y67                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/I2
    Routing       SLICE_X79Y67         LUT6 (Prop_lut6_I2_O)        0.326     3.310 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/O
                                       net (fo=1, routed)           0.967     4.277    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10_n_0
    Routing       SLICE_X79Y66                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/I0
    Routing       SLICE_X79Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/O
                                       net (fo=1, routed)           0.590     4.990    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5_n_0
    Routing       SLICE_X74Y65                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/I4
    Routing       SLICE_X74Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.114 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/O
                                       net (fo=9, routed)           1.753     6.868    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/multdiv_operand_b_ex[19]
    Routing       SLICE_X67Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/I2
    Routing       SLICE_X67Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.992 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/O
                                       net (fo=2, routed)           0.954     7.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex[25]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/I2
    Routing       SLICE_X66Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.070 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/O
                                       net (fo=1, routed)           0.000     8.070    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[27][1]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/S[1]
    Routing       SLICE_X66Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                                    0.578     8.648 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[2]
                                       net (fo=13, routed)          1.245     9.893    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[27][2]
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/I0
    Routing       SLICE_X64Y36         LUT4 (Prop_lut4_I0_O)        0.301    10.194 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/O
                                       net (fo=1, routed)           0.347    10.541    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_n_0
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/I5
    Routing       SLICE_X64Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.665 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/O
                                       net (fo=5, routed)           1.619    12.284    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_0
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/I0
    Routing       SLICE_X37Y33         LUT2 (Prop_lut2_I0_O)        0.150    12.434 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/O
                                       net (fo=9, routed)           0.609    13.043    pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/core_axi_req
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/I1
    Routing       SLICE_X36Y28         LUT6 (Prop_lut6_I1_O)        0.326    13.369 r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/O
                                       net (fo=1, routed)           0.161    13.530    pulpino_inst/core_region_i/core2axi_i/core2axi_i/rdata_offset_q_reg[0]
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/I0
    Routing       SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.654 r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/O
                                       net (fo=1, routed)           0.754    14.408    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/core_axi_gnt
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/I3
    Routing       SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.124    14.532 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/O
                                       net (fo=15, routed)          1.195    15.727    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/core_lsu_gnt
    Routing       SLICE_X60Y35                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/I5
    Routing       SLICE_X60Y35         LUT6 (Prop_lut6_I5_O)        0.124    15.851 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/O
                                       net (fo=32, routed)          1.153    17.004    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1_n_0
    Routing       SLICE_X63Y54         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[27]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.511    18.491    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/clk_out1
                  SLICE_X63Y54         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[27]/C
                                       clock pessimism              0.487    18.978    
                                       clock uncertainty           -0.082    18.897    
                  SLICE_X63Y54         FDCE (Setup_fdce_C_CE)      -0.205    18.692    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[27]
  ---------------------------------------------------------------------------------
                                       required time                         18.692    
                                       arrival time                         -17.004    
  ---------------------------------------------------------------------------------
                                       slack                                  1.688    

Slack (MET) :             1.688ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.741ns  (logic 3.419ns (19.272%)  route 14.322ns (80.728%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.803    -0.737    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X61Y45         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X61Y45         FDCE (Prop_fdce_C_Q)         0.419    -0.318 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.264     0.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X65Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/I1
    Routing       SLICE_X65Y47         LUT3 (Prop_lut3_I1_O)        0.327     1.273 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/O
                                       net (fo=96, routed)          1.711     2.984    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[29]_i_4_0
    Routing       SLICE_X79Y67                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/I2
    Routing       SLICE_X79Y67         LUT6 (Prop_lut6_I2_O)        0.326     3.310 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/O
                                       net (fo=1, routed)           0.967     4.277    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10_n_0
    Routing       SLICE_X79Y66                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/I0
    Routing       SLICE_X79Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/O
                                       net (fo=1, routed)           0.590     4.990    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5_n_0
    Routing       SLICE_X74Y65                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/I4
    Routing       SLICE_X74Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.114 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/O
                                       net (fo=9, routed)           1.753     6.868    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/multdiv_operand_b_ex[19]
    Routing       SLICE_X67Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/I2
    Routing       SLICE_X67Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.992 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/O
                                       net (fo=2, routed)           0.954     7.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex[25]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/I2
    Routing       SLICE_X66Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.070 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/O
                                       net (fo=1, routed)           0.000     8.070    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[27][1]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/S[1]
    Routing       SLICE_X66Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                                    0.578     8.648 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[2]
                                       net (fo=13, routed)          1.245     9.893    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[27][2]
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/I0
    Routing       SLICE_X64Y36         LUT4 (Prop_lut4_I0_O)        0.301    10.194 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/O
                                       net (fo=1, routed)           0.347    10.541    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_n_0
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/I5
    Routing       SLICE_X64Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.665 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/O
                                       net (fo=5, routed)           1.619    12.284    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_0
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/I0
    Routing       SLICE_X37Y33         LUT2 (Prop_lut2_I0_O)        0.150    12.434 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/O
                                       net (fo=9, routed)           0.609    13.043    pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/core_axi_req
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/I1
    Routing       SLICE_X36Y28         LUT6 (Prop_lut6_I1_O)        0.326    13.369 r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/O
                                       net (fo=1, routed)           0.161    13.530    pulpino_inst/core_region_i/core2axi_i/core2axi_i/rdata_offset_q_reg[0]
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/I0
    Routing       SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.654 r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/O
                                       net (fo=1, routed)           0.754    14.408    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/core_axi_gnt
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/I3
    Routing       SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.124    14.532 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/O
                                       net (fo=15, routed)          1.195    15.727    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/core_lsu_gnt
    Routing       SLICE_X60Y35                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/I5
    Routing       SLICE_X60Y35         LUT6 (Prop_lut6_I5_O)        0.124    15.851 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/O
                                       net (fo=32, routed)          1.153    17.004    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1_n_0
    Routing       SLICE_X63Y54         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[28]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.511    18.491    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/clk_out1
                  SLICE_X63Y54         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[28]/C
                                       clock pessimism              0.487    18.978    
                                       clock uncertainty           -0.082    18.897    
                  SLICE_X63Y54         FDCE (Setup_fdce_C_CE)      -0.205    18.692    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[28]
  ---------------------------------------------------------------------------------
                                       required time                         18.692    
                                       arrival time                         -17.004    
  ---------------------------------------------------------------------------------
                                       slack                                  1.688    

Slack (MET) :             1.688ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.741ns  (logic 3.419ns (19.272%)  route 14.322ns (80.728%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.803    -0.737    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X61Y45         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X61Y45         FDCE (Prop_fdce_C_Q)         0.419    -0.318 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.264     0.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X65Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/I1
    Routing       SLICE_X65Y47         LUT3 (Prop_lut3_I1_O)        0.327     1.273 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/O
                                       net (fo=96, routed)          1.711     2.984    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[29]_i_4_0
    Routing       SLICE_X79Y67                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/I2
    Routing       SLICE_X79Y67         LUT6 (Prop_lut6_I2_O)        0.326     3.310 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/O
                                       net (fo=1, routed)           0.967     4.277    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10_n_0
    Routing       SLICE_X79Y66                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/I0
    Routing       SLICE_X79Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/O
                                       net (fo=1, routed)           0.590     4.990    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5_n_0
    Routing       SLICE_X74Y65                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/I4
    Routing       SLICE_X74Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.114 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/O
                                       net (fo=9, routed)           1.753     6.868    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/multdiv_operand_b_ex[19]
    Routing       SLICE_X67Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/I2
    Routing       SLICE_X67Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.992 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/O
                                       net (fo=2, routed)           0.954     7.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex[25]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/I2
    Routing       SLICE_X66Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.070 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/O
                                       net (fo=1, routed)           0.000     8.070    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[27][1]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/S[1]
    Routing       SLICE_X66Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                                    0.578     8.648 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[2]
                                       net (fo=13, routed)          1.245     9.893    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[27][2]
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/I0
    Routing       SLICE_X64Y36         LUT4 (Prop_lut4_I0_O)        0.301    10.194 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/O
                                       net (fo=1, routed)           0.347    10.541    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_n_0
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/I5
    Routing       SLICE_X64Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.665 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/O
                                       net (fo=5, routed)           1.619    12.284    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_0
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/I0
    Routing       SLICE_X37Y33         LUT2 (Prop_lut2_I0_O)        0.150    12.434 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/O
                                       net (fo=9, routed)           0.609    13.043    pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/core_axi_req
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/I1
    Routing       SLICE_X36Y28         LUT6 (Prop_lut6_I1_O)        0.326    13.369 r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/O
                                       net (fo=1, routed)           0.161    13.530    pulpino_inst/core_region_i/core2axi_i/core2axi_i/rdata_offset_q_reg[0]
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/I0
    Routing       SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.654 r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/O
                                       net (fo=1, routed)           0.754    14.408    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/core_axi_gnt
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/I3
    Routing       SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.124    14.532 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/O
                                       net (fo=15, routed)          1.195    15.727    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/core_lsu_gnt
    Routing       SLICE_X60Y35                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/I5
    Routing       SLICE_X60Y35         LUT6 (Prop_lut6_I5_O)        0.124    15.851 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/O
                                       net (fo=32, routed)          1.153    17.004    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1_n_0
    Routing       SLICE_X63Y54         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[30]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.511    18.491    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/clk_out1
                  SLICE_X63Y54         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[30]/C
                                       clock pessimism              0.487    18.978    
                                       clock uncertainty           -0.082    18.897    
                  SLICE_X63Y54         FDCE (Setup_fdce_C_CE)      -0.205    18.692    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[30]
  ---------------------------------------------------------------------------------
                                       required time                         18.692    
                                       arrival time                         -17.004    
  ---------------------------------------------------------------------------------
                                       slack                                  1.688    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWID_REG_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.626    -0.538    pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/clk_out1
                  SLICE_X52Y14         FDCE                                         r  pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X52Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][2]/Q
                                       net (fo=1, routed)           0.053    -0.344    pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0]_338[2]
    Routing       SLICE_X53Y14                                                      r  pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/AWID_REG[2]_i_1__0/I2
    Routing       SLICE_X53Y14         LUT6 (Prop_lut6_I2_O)        0.045    -0.299 r  pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/AWID_REG[2]_i_1__0/O
                                       net (fo=1, routed)           0.000    -0.299    pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWID_REG_reg[3]_1[0]
    Routing       SLICE_X53Y14         FDCE                                         r  pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWID_REG_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.899    -0.774    pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/clk_out1
                  SLICE_X53Y14         FDCE                                         r  pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWID_REG_reg[2]/C
                                       clock pessimism              0.250    -0.525    
                  SLICE_X53Y14         FDCE (Hold_fdce_C_D)         0.092    -0.433    pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWID_REG_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                          0.433    
                                       arrival time                          -0.299    
  ---------------------------------------------------------------------------------
                                       slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 pulpino_inst/peripherals_i/apb_uart_i/UART_ED_CTS/iDd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_uart_i/iMSR_dCTS_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.635    -0.529    pulpino_inst/peripherals_i/apb_uart_i/UART_ED_CTS/clk_out1
                  SLICE_X35Y10         FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/UART_ED_CTS/iDd_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X35Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  pulpino_inst/peripherals_i/apb_uart_i/UART_ED_CTS/iDd_reg/Q
                                       net (fo=1, routed)           0.087    -0.301    pulpino_inst/peripherals_i/apb_uart_i/UART_IF_CTS/iDd
    Routing       SLICE_X34Y10                                                      r  pulpino_inst/peripherals_i/apb_uart_i/UART_IF_CTS/iMSR_dCTS_i_1/I3
    Routing       SLICE_X34Y10         LUT6 (Prop_lut6_I3_O)        0.045    -0.256 r  pulpino_inst/peripherals_i/apb_uart_i/UART_IF_CTS/iMSR_dCTS_i_1/O
                                       net (fo=1, routed)           0.000    -0.256    pulpino_inst/peripherals_i/apb_uart_i/UART_IF_CTS_n_2
    Routing       SLICE_X34Y10         FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/iMSR_dCTS_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.909    -0.764    pulpino_inst/peripherals_i/apb_uart_i/clk_out1
                  SLICE_X34Y10         FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/iMSR_dCTS_reg/C
                                       clock pessimism              0.249    -0.516    
                  SLICE_X34Y10         FDCE (Hold_fdce_C_D)         0.120    -0.396    pulpino_inst/peripherals_i/apb_uart_i/iMSR_dCTS_reg
  ---------------------------------------------------------------------------------
                                       required time                          0.396    
                                       arrival time                          -0.256    
  ---------------------------------------------------------------------------------
                                       slack                                  0.140    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 pulpino_inst/peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_gpio_i/r_status_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.563    -0.601    pulpino_inst/peripherals_i/apb_gpio_i/clk_out1
                  SLICE_X43Y66         FDCE                                         r  pulpino_inst/peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[21]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X43Y66         FDCE (Prop_fdce_C_Q)         0.141    -0.460 f  pulpino_inst/peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[21]/Q
                                       net (fo=3, routed)           0.099    -0.361    pulpino_inst/peripherals_i/apb_gpio_i/r_gpio_inttype1_reg_n_0_[21]
    Routing       SLICE_X42Y66                                                      f  pulpino_inst/peripherals_i/apb_gpio_i/r_status[21]_i_1/I0
    Routing       SLICE_X42Y66         LUT4 (Prop_lut4_I0_O)        0.045    -0.316 r  pulpino_inst/peripherals_i/apb_gpio_i/r_status[21]_i_1/O
                                       net (fo=1, routed)           0.000    -0.316    pulpino_inst/peripherals_i/apb_gpio_i/p_1_in[21]
    Routing       SLICE_X42Y66         FDCE                                         r  pulpino_inst/peripherals_i/apb_gpio_i/r_status_reg[21]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.831    -0.842    pulpino_inst/peripherals_i/apb_gpio_i/clk_out1
                  SLICE_X42Y66         FDCE                                         r  pulpino_inst/peripherals_i/apb_gpio_i/r_status_reg[21]/C
                                       clock pessimism              0.254    -0.588    
                  SLICE_X42Y66         FDCE (Hold_fdce_C_D)         0.120    -0.468    pulpino_inst/peripherals_i/apb_gpio_i/r_status_reg[21]
  ---------------------------------------------------------------------------------
                                       required time                          0.468    
                                       arrival time                          -0.316    
  ---------------------------------------------------------------------------------
                                       slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 pulpino_inst/peripherals_i/apb_sp2_i/PS2/debounce/cnt0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_sp2_i/PS2/debounce/O0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.564    -0.600    pulpino_inst/peripherals_i/apb_sp2_i/PS2/debounce/clk_out1
                  SLICE_X31Y68         FDRE                                         r  pulpino_inst/peripherals_i/apb_sp2_i/PS2/debounce/cnt0_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X31Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  pulpino_inst/peripherals_i/apb_sp2_i/PS2/debounce/cnt0_reg[2]/Q
                                       net (fo=6, routed)           0.099    -0.360    pulpino_inst/peripherals_i/apb_sp2_i/PS2/debounce/cnt0_reg[2]
    Routing       SLICE_X30Y68                                                      r  pulpino_inst/peripherals_i/apb_sp2_i/PS2/debounce/O0_i_1/I1
    Routing       SLICE_X30Y68         LUT6 (Prop_lut6_I1_O)        0.045    -0.315 r  pulpino_inst/peripherals_i/apb_sp2_i/PS2/debounce/O0_i_1/O
                                       net (fo=1, routed)           0.000    -0.315    pulpino_inst/peripherals_i/apb_sp2_i/PS2/debounce/O0_i_1_n_0
    Routing       SLICE_X30Y68         FDRE                                         r  pulpino_inst/peripherals_i/apb_sp2_i/PS2/debounce/O0_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.833    -0.840    pulpino_inst/peripherals_i/apb_sp2_i/PS2/debounce/clk_out1
                  SLICE_X30Y68         FDRE                                         r  pulpino_inst/peripherals_i/apb_sp2_i/PS2/debounce/O0_reg/C
                                       clock pessimism              0.253    -0.587    
                  SLICE_X30Y68         FDRE (Hold_fdre_C_D)         0.120    -0.467    pulpino_inst/peripherals_i/apb_sp2_i/PS2/debounce/O0_reg
  ---------------------------------------------------------------------------------
                                       required time                          0.467    
                                       arrival time                          -0.315    
  ---------------------------------------------------------------------------------
                                       slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sda_chk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/al_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.638    -0.526    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/clk_out1
                  SLICE_X8Y37          FDCE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sda_chk_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X8Y37          FDCE (Prop_fdce_C_Q)         0.164    -0.362 r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sda_chk_reg/Q
                                       net (fo=1, routed)           0.050    -0.312    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sda_chk_reg_n_0
    Routing       SLICE_X9Y37                                                       r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/al_i_1/I3
    Routing       SLICE_X9Y37          LUT6 (Prop_lut6_I3_O)        0.045    -0.267 r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/al_i_1/O
                                       net (fo=1, routed)           0.000    -0.267    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/al0_1
    Routing       SLICE_X9Y37          FDCE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/al_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.912    -0.761    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/clk_out1
                  SLICE_X9Y37          FDCE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/al_reg/C
                                       clock pessimism              0.249    -0.513    
                  SLICE_X9Y37          FDCE (Hold_fdce_C_D)         0.092    -0.421    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/al_reg
  ---------------------------------------------------------------------------------
                                       required time                          0.421    
                                       arrival time                          -0.267    
  ---------------------------------------------------------------------------------
                                       slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RID_REG_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.624    -0.540    pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/clk_out1
                  SLICE_X60Y19         FDCE                                         r  pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X60Y19         FDCE (Prop_fdce_C_Q)         0.164    -0.376 r  pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][2]/Q
                                       net (fo=1, routed)           0.051    -0.325    pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2]_344[2]
    Routing       SLICE_X61Y19                                                      r  pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/RID_REG[2]_i_1__0/I0
    Routing       SLICE_X61Y19         LUT6 (Prop_lut6_I0_O)        0.045    -0.280 r  pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/RID_REG[2]_i_1__0/O
                                       net (fo=1, routed)           0.000    -0.280    pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RID_REG_reg[2]_1[0]
    Routing       SLICE_X61Y19         FDCE                                         r  pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RID_REG_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.897    -0.776    pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/clk_out1
                  SLICE_X61Y19         FDCE                                         r  pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RID_REG_reg[2]/C
                                       clock pessimism              0.250    -0.527    
                  SLICE_X61Y19         FDCE (Hold_fdce_C_D)         0.091    -0.436    pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RID_REG_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                          0.436    
                                       arrival time                          -0.280    
  ---------------------------------------------------------------------------------
                                       slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/fSCL_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.668    -0.496    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/clk_out1
                  SLICE_X6Y40          FDPE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/fSCL_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X6Y40          FDPE (Prop_fdpe_C_Q)         0.164    -0.332 r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/fSCL_reg[2]/Q
                                       net (fo=1, routed)           0.051    -0.281    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/fSCL_reg_n_0_[2]
    Routing       SLICE_X7Y40                                                       r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL0/I2
    Routing       SLICE_X7Y40          LUT3 (Prop_lut3_I2_O)        0.045    -0.236 r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL0/O
                                       net (fo=1, routed)           0.000    -0.236    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL0__0
    Routing       SLICE_X7Y40          FDPE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.945    -0.728    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/clk_out1
                  SLICE_X7Y40          FDPE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL_reg/C
                                       clock pessimism              0.246    -0.483    
                  SLICE_X7Y40          FDPE (Hold_fdpe_C_D)         0.091    -0.392    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL_reg
  ---------------------------------------------------------------------------------
                                       required time                          0.392    
                                       arrival time                          -0.236    
  ---------------------------------------------------------------------------------
                                       slack                                  0.156    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.645    -0.519    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
                  SLICE_X77Y28         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][11]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X77Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][11]/Q
                                       net (fo=3, routed)           0.109    -0.268    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg_n_0_[1][11]
    Routing       SLICE_X76Y28                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][11]_i_1/I3
    Routing       SLICE_X76Y28         LUT4 (Prop_lut4_I3_O)        0.045    -0.223 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][11]_i_1/O
                                       net (fo=1, routed)           0.000    -0.223    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_n[0]_270[11]
    Routing       SLICE_X76Y28         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][11]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.918    -0.755    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
                  SLICE_X76Y28         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][11]/C
                                       clock pessimism              0.250    -0.506    
                  SLICE_X76Y28         FDCE (Hold_fdce_C_D)         0.120    -0.386    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][11]
  ---------------------------------------------------------------------------------
                                       required time                          0.386    
                                       arrival time                          -0.223    
  ---------------------------------------------------------------------------------
                                       slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 pulpino_inst/peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_uart_i/iRXFIFOD_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.634    -0.530    pulpino_inst/peripherals_i/apb_uart_i/UART_RX/clk_out1
                  SLICE_X39Y6          FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[5]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  pulpino_inst/peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[5]/Q
                                       net (fo=4, routed)           0.112    -0.277    pulpino_inst/peripherals_i/apb_uart_i/DOUT[5]
    Routing       SLICE_X40Y6          FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/iRXFIFOD_reg[5]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.910    -0.763    pulpino_inst/peripherals_i/apb_uart_i/clk_out1
                  SLICE_X40Y6          FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/iRXFIFOD_reg[5]/C
                                       clock pessimism              0.250    -0.514    
                  SLICE_X40Y6          FDCE (Hold_fdce_C_D)         0.071    -0.443    pulpino_inst/peripherals_i/apb_uart_i/iRXFIFOD_reg[5]
  ---------------------------------------------------------------------------------
                                       required time                          0.443    
                                       arrival time                          -0.277    
  ---------------------------------------------------------------------------------
                                       slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 pulpino_inst/peripherals_i/apb_uart_i/UART_ED_DCD/iDd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_uart_i/iMSR_dDCD_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.636    -0.528    pulpino_inst/peripherals_i/apb_uart_i/UART_ED_DCD/clk_out1
                  SLICE_X32Y10         FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/UART_ED_DCD/iDd_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X32Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  pulpino_inst/peripherals_i/apb_uart_i/UART_ED_DCD/iDd_reg/Q
                                       net (fo=1, routed)           0.087    -0.300    pulpino_inst/peripherals_i/apb_uart_i/UART_IF_DCD/iDd
    Routing       SLICE_X33Y10                                                      r  pulpino_inst/peripherals_i/apb_uart_i/UART_IF_DCD/iMSR_dDCD_i_1/I4
    Routing       SLICE_X33Y10         LUT6 (Prop_lut6_I4_O)        0.045    -0.255 r  pulpino_inst/peripherals_i/apb_uart_i/UART_IF_DCD/iMSR_dDCD_i_1/O
                                       net (fo=1, routed)           0.000    -0.255    pulpino_inst/peripherals_i/apb_uart_i/UART_IF_DCD_n_2
    Routing       SLICE_X33Y10         FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/iMSR_dDCD_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.910    -0.763    pulpino_inst/peripherals_i/apb_uart_i/clk_out1
                  SLICE_X33Y10         FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/iMSR_dDCD_reg/C
                                       clock pessimism              0.249    -0.515    
                  SLICE_X33Y10         FDCE (Hold_fdce_C_D)         0.092    -0.423    pulpino_inst/peripherals_i/apb_uart_i/iMSR_dDCD_reg
  ---------------------------------------------------------------------------------
                                       required time                          0.423    
                                       arrival time                          -0.255    
  ---------------------------------------------------------------------------------
                                       slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_xilinx_mmcm_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y3      pulpino_inst/core_region_i/data_mem/sp_ram_i/byte_write[1].sp_ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y2      pulpino_inst/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/byte_write[1].sp_ram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y8      pulpino_inst/core_region_i/data_mem/sp_ram_i/byte_write[1].sp_ram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y2      pulpino_inst/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/byte_write[1].sp_ram_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y4      pulpino_inst/core_region_i/data_mem/sp_ram_i/byte_write[1].sp_ram_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y1      pulpino_inst/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/byte_write[1].sp_ram_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y5      pulpino_inst/core_region_i/data_mem/sp_ram_i/byte_write[1].sp_ram_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y1      pulpino_inst/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/byte_write[1].sp_ram_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y3      pulpino_inst/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/byte_write[1].sp_ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y4      pulpino_inst/core_region_i/instr_mem/sp_ram_wrap_i/sp_ram_i/byte_write[1].sp_ram_reg_1_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y41     pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[7][10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y41     pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[7][11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y42     pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[7][12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y42     pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[7][13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X22Y10     pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][27]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X22Y10     pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X22Y10     pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X22Y10     pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X22Y10     pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X8Y14      pulpino_inst/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y48     pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[6][5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y48     pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[6][6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y48     pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[6][7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y49     pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[6][8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y49     pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[6][9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y39     pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[7][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y41     pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[7][10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y41     pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[7][11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y42     pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[7][12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X40Y42     pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/PCCR_q_reg[7][13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_xilinx_mmcm_1
  To Clock:  clkfbout_xilinx_mmcm_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_xilinx_mmcm_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_xilinx_mmcm_1
  To Clock:  clk_out1_xilinx_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        1.586ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.586ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.843ns  (logic 3.419ns (19.162%)  route 14.424ns (80.838%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.803    -0.737    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X61Y45         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X61Y45         FDCE (Prop_fdce_C_Q)         0.419    -0.318 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.264     0.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X65Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/I1
    Routing       SLICE_X65Y47         LUT3 (Prop_lut3_I1_O)        0.327     1.273 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/O
                                       net (fo=96, routed)          1.711     2.984    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[29]_i_4_0
    Routing       SLICE_X79Y67                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/I2
    Routing       SLICE_X79Y67         LUT6 (Prop_lut6_I2_O)        0.326     3.310 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/O
                                       net (fo=1, routed)           0.967     4.277    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10_n_0
    Routing       SLICE_X79Y66                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/I0
    Routing       SLICE_X79Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/O
                                       net (fo=1, routed)           0.590     4.990    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5_n_0
    Routing       SLICE_X74Y65                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/I4
    Routing       SLICE_X74Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.114 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/O
                                       net (fo=9, routed)           1.753     6.868    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/multdiv_operand_b_ex[19]
    Routing       SLICE_X67Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/I2
    Routing       SLICE_X67Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.992 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/O
                                       net (fo=2, routed)           0.954     7.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex[25]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/I2
    Routing       SLICE_X66Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.070 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/O
                                       net (fo=1, routed)           0.000     8.070    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[27][1]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/S[1]
    Routing       SLICE_X66Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                                    0.578     8.648 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[2]
                                       net (fo=13, routed)          1.245     9.893    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[27][2]
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/I0
    Routing       SLICE_X64Y36         LUT4 (Prop_lut4_I0_O)        0.301    10.194 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/O
                                       net (fo=1, routed)           0.347    10.541    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_n_0
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/I5
    Routing       SLICE_X64Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.665 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/O
                                       net (fo=5, routed)           1.619    12.284    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_0
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/I0
    Routing       SLICE_X37Y33         LUT2 (Prop_lut2_I0_O)        0.150    12.434 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/O
                                       net (fo=9, routed)           0.609    13.043    pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/core_axi_req
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/I1
    Routing       SLICE_X36Y28         LUT6 (Prop_lut6_I1_O)        0.326    13.369 r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/O
                                       net (fo=1, routed)           0.161    13.530    pulpino_inst/core_region_i/core2axi_i/core2axi_i/rdata_offset_q_reg[0]
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/I0
    Routing       SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.654 r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/O
                                       net (fo=1, routed)           0.754    14.408    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/core_axi_gnt
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/I3
    Routing       SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.124    14.532 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/O
                                       net (fo=15, routed)          1.195    15.727    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/core_lsu_gnt
    Routing       SLICE_X60Y35                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/I5
    Routing       SLICE_X60Y35         LUT6 (Prop_lut6_I5_O)        0.124    15.851 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/O
                                       net (fo=32, routed)          1.255    17.106    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1_n_0
    Routing       SLICE_X65Y52         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[20]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.513    18.493    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/clk_out1
                  SLICE_X65Y52         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[20]/C
                                       clock pessimism              0.487    18.980    
                                       clock uncertainty           -0.084    18.897    
                  SLICE_X65Y52         FDCE (Setup_fdce_C_CE)      -0.205    18.692    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[20]
  ---------------------------------------------------------------------------------
                                       required time                         18.692    
                                       arrival time                         -17.106    
  ---------------------------------------------------------------------------------
                                       slack                                  1.586    

Slack (MET) :             1.619ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.810ns  (logic 3.419ns (19.197%)  route 14.391ns (80.803%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.803    -0.737    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X61Y45         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X61Y45         FDCE (Prop_fdce_C_Q)         0.419    -0.318 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.264     0.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X65Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/I1
    Routing       SLICE_X65Y47         LUT3 (Prop_lut3_I1_O)        0.327     1.273 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/O
                                       net (fo=96, routed)          1.711     2.984    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[29]_i_4_0
    Routing       SLICE_X79Y67                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/I2
    Routing       SLICE_X79Y67         LUT6 (Prop_lut6_I2_O)        0.326     3.310 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/O
                                       net (fo=1, routed)           0.967     4.277    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10_n_0
    Routing       SLICE_X79Y66                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/I0
    Routing       SLICE_X79Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/O
                                       net (fo=1, routed)           0.590     4.990    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5_n_0
    Routing       SLICE_X74Y65                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/I4
    Routing       SLICE_X74Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.114 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/O
                                       net (fo=9, routed)           1.753     6.868    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/multdiv_operand_b_ex[19]
    Routing       SLICE_X67Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/I2
    Routing       SLICE_X67Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.992 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/O
                                       net (fo=2, routed)           0.954     7.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex[25]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/I2
    Routing       SLICE_X66Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.070 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/O
                                       net (fo=1, routed)           0.000     8.070    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[27][1]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/S[1]
    Routing       SLICE_X66Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                                    0.578     8.648 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[2]
                                       net (fo=13, routed)          1.245     9.893    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[27][2]
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/I0
    Routing       SLICE_X64Y36         LUT4 (Prop_lut4_I0_O)        0.301    10.194 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/O
                                       net (fo=1, routed)           0.347    10.541    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_n_0
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/I5
    Routing       SLICE_X64Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.665 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/O
                                       net (fo=5, routed)           1.619    12.284    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_0
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/I0
    Routing       SLICE_X37Y33         LUT2 (Prop_lut2_I0_O)        0.150    12.434 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/O
                                       net (fo=9, routed)           0.609    13.043    pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/core_axi_req
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/I1
    Routing       SLICE_X36Y28         LUT6 (Prop_lut6_I1_O)        0.326    13.369 r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/O
                                       net (fo=1, routed)           0.161    13.530    pulpino_inst/core_region_i/core2axi_i/core2axi_i/rdata_offset_q_reg[0]
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/I0
    Routing       SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.654 r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/O
                                       net (fo=1, routed)           0.754    14.408    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/core_axi_gnt
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/I3
    Routing       SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.124    14.532 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/O
                                       net (fo=15, routed)          1.195    15.727    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/core_lsu_gnt
    Routing       SLICE_X60Y35                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/I5
    Routing       SLICE_X60Y35         LUT6 (Prop_lut6_I5_O)        0.124    15.851 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/O
                                       net (fo=32, routed)          1.222    17.073    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1_n_0
    Routing       SLICE_X64Y50         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[17]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.513    18.493    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/clk_out1
                  SLICE_X64Y50         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[17]/C
                                       clock pessimism              0.487    18.980    
                                       clock uncertainty           -0.084    18.897    
                  SLICE_X64Y50         FDCE (Setup_fdce_C_CE)      -0.205    18.692    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[17]
  ---------------------------------------------------------------------------------
                                       required time                         18.692    
                                       arrival time                         -17.073    
  ---------------------------------------------------------------------------------
                                       slack                                  1.619    

Slack (MET) :             1.665ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.763ns  (logic 3.419ns (19.248%)  route 14.344ns (80.752%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.803    -0.737    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X61Y45         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X61Y45         FDCE (Prop_fdce_C_Q)         0.419    -0.318 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.264     0.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X65Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/I1
    Routing       SLICE_X65Y47         LUT3 (Prop_lut3_I1_O)        0.327     1.273 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/O
                                       net (fo=96, routed)          1.711     2.984    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[29]_i_4_0
    Routing       SLICE_X79Y67                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/I2
    Routing       SLICE_X79Y67         LUT6 (Prop_lut6_I2_O)        0.326     3.310 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/O
                                       net (fo=1, routed)           0.967     4.277    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10_n_0
    Routing       SLICE_X79Y66                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/I0
    Routing       SLICE_X79Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/O
                                       net (fo=1, routed)           0.590     4.990    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5_n_0
    Routing       SLICE_X74Y65                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/I4
    Routing       SLICE_X74Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.114 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/O
                                       net (fo=9, routed)           1.753     6.868    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/multdiv_operand_b_ex[19]
    Routing       SLICE_X67Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/I2
    Routing       SLICE_X67Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.992 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/O
                                       net (fo=2, routed)           0.954     7.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex[25]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/I2
    Routing       SLICE_X66Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.070 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/O
                                       net (fo=1, routed)           0.000     8.070    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[27][1]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/S[1]
    Routing       SLICE_X66Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                                    0.578     8.648 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[2]
                                       net (fo=13, routed)          1.245     9.893    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[27][2]
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/I0
    Routing       SLICE_X64Y36         LUT4 (Prop_lut4_I0_O)        0.301    10.194 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/O
                                       net (fo=1, routed)           0.347    10.541    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_n_0
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/I5
    Routing       SLICE_X64Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.665 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/O
                                       net (fo=5, routed)           1.619    12.284    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_0
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/I0
    Routing       SLICE_X37Y33         LUT2 (Prop_lut2_I0_O)        0.150    12.434 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/O
                                       net (fo=9, routed)           0.609    13.043    pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/core_axi_req
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/I1
    Routing       SLICE_X36Y28         LUT6 (Prop_lut6_I1_O)        0.326    13.369 r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/O
                                       net (fo=1, routed)           0.161    13.530    pulpino_inst/core_region_i/core2axi_i/core2axi_i/rdata_offset_q_reg[0]
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/I0
    Routing       SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.654 r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/O
                                       net (fo=1, routed)           0.754    14.408    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/core_axi_gnt
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/I3
    Routing       SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.124    14.532 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/O
                                       net (fo=15, routed)          1.195    15.727    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/core_lsu_gnt
    Routing       SLICE_X60Y35                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/I5
    Routing       SLICE_X60Y35         LUT6 (Prop_lut6_I5_O)        0.124    15.851 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/O
                                       net (fo=32, routed)          1.175    17.026    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1_n_0
    Routing       SLICE_X64Y52         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[21]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.513    18.493    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/clk_out1
                  SLICE_X64Y52         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[21]/C
                                       clock pessimism              0.487    18.980    
                                       clock uncertainty           -0.084    18.897    
                  SLICE_X64Y52         FDCE (Setup_fdce_C_CE)      -0.205    18.692    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[21]
  ---------------------------------------------------------------------------------
                                       required time                         18.692    
                                       arrival time                         -17.026    
  ---------------------------------------------------------------------------------
                                       slack                                  1.665    

Slack (MET) :             1.665ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.763ns  (logic 3.419ns (19.248%)  route 14.344ns (80.752%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.803    -0.737    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X61Y45         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X61Y45         FDCE (Prop_fdce_C_Q)         0.419    -0.318 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.264     0.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X65Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/I1
    Routing       SLICE_X65Y47         LUT3 (Prop_lut3_I1_O)        0.327     1.273 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/O
                                       net (fo=96, routed)          1.711     2.984    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[29]_i_4_0
    Routing       SLICE_X79Y67                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/I2
    Routing       SLICE_X79Y67         LUT6 (Prop_lut6_I2_O)        0.326     3.310 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/O
                                       net (fo=1, routed)           0.967     4.277    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10_n_0
    Routing       SLICE_X79Y66                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/I0
    Routing       SLICE_X79Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/O
                                       net (fo=1, routed)           0.590     4.990    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5_n_0
    Routing       SLICE_X74Y65                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/I4
    Routing       SLICE_X74Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.114 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/O
                                       net (fo=9, routed)           1.753     6.868    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/multdiv_operand_b_ex[19]
    Routing       SLICE_X67Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/I2
    Routing       SLICE_X67Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.992 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/O
                                       net (fo=2, routed)           0.954     7.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex[25]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/I2
    Routing       SLICE_X66Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.070 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/O
                                       net (fo=1, routed)           0.000     8.070    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[27][1]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/S[1]
    Routing       SLICE_X66Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                                    0.578     8.648 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[2]
                                       net (fo=13, routed)          1.245     9.893    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[27][2]
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/I0
    Routing       SLICE_X64Y36         LUT4 (Prop_lut4_I0_O)        0.301    10.194 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/O
                                       net (fo=1, routed)           0.347    10.541    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_n_0
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/I5
    Routing       SLICE_X64Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.665 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/O
                                       net (fo=5, routed)           1.619    12.284    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_0
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/I0
    Routing       SLICE_X37Y33         LUT2 (Prop_lut2_I0_O)        0.150    12.434 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/O
                                       net (fo=9, routed)           0.609    13.043    pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/core_axi_req
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/I1
    Routing       SLICE_X36Y28         LUT6 (Prop_lut6_I1_O)        0.326    13.369 r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/O
                                       net (fo=1, routed)           0.161    13.530    pulpino_inst/core_region_i/core2axi_i/core2axi_i/rdata_offset_q_reg[0]
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/I0
    Routing       SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.654 r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/O
                                       net (fo=1, routed)           0.754    14.408    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/core_axi_gnt
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/I3
    Routing       SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.124    14.532 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/O
                                       net (fo=15, routed)          1.195    15.727    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/core_lsu_gnt
    Routing       SLICE_X60Y35                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/I5
    Routing       SLICE_X60Y35         LUT6 (Prop_lut6_I5_O)        0.124    15.851 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/O
                                       net (fo=32, routed)          1.175    17.026    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1_n_0
    Routing       SLICE_X64Y52         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[24]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.513    18.493    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/clk_out1
                  SLICE_X64Y52         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[24]/C
                                       clock pessimism              0.487    18.980    
                                       clock uncertainty           -0.084    18.897    
                  SLICE_X64Y52         FDCE (Setup_fdce_C_CE)      -0.205    18.692    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[24]
  ---------------------------------------------------------------------------------
                                       required time                         18.692    
                                       arrival time                         -17.026    
  ---------------------------------------------------------------------------------
                                       slack                                  1.665    

Slack (MET) :             1.674ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.753ns  (logic 3.419ns (19.259%)  route 14.334ns (80.741%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.803    -0.737    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X61Y45         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X61Y45         FDCE (Prop_fdce_C_Q)         0.419    -0.318 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.264     0.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X65Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/I1
    Routing       SLICE_X65Y47         LUT3 (Prop_lut3_I1_O)        0.327     1.273 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/O
                                       net (fo=96, routed)          1.711     2.984    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[29]_i_4_0
    Routing       SLICE_X79Y67                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/I2
    Routing       SLICE_X79Y67         LUT6 (Prop_lut6_I2_O)        0.326     3.310 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/O
                                       net (fo=1, routed)           0.967     4.277    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10_n_0
    Routing       SLICE_X79Y66                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/I0
    Routing       SLICE_X79Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/O
                                       net (fo=1, routed)           0.590     4.990    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5_n_0
    Routing       SLICE_X74Y65                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/I4
    Routing       SLICE_X74Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.114 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/O
                                       net (fo=9, routed)           1.753     6.868    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/multdiv_operand_b_ex[19]
    Routing       SLICE_X67Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/I2
    Routing       SLICE_X67Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.992 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/O
                                       net (fo=2, routed)           0.954     7.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex[25]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/I2
    Routing       SLICE_X66Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.070 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/O
                                       net (fo=1, routed)           0.000     8.070    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[27][1]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/S[1]
    Routing       SLICE_X66Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                                    0.578     8.648 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[2]
                                       net (fo=13, routed)          1.245     9.893    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[27][2]
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/I0
    Routing       SLICE_X64Y36         LUT4 (Prop_lut4_I0_O)        0.301    10.194 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/O
                                       net (fo=1, routed)           0.347    10.541    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_n_0
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/I5
    Routing       SLICE_X64Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.665 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/O
                                       net (fo=5, routed)           1.619    12.284    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_0
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/I0
    Routing       SLICE_X37Y33         LUT2 (Prop_lut2_I0_O)        0.150    12.434 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/O
                                       net (fo=9, routed)           0.609    13.043    pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/core_axi_req
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/I1
    Routing       SLICE_X36Y28         LUT6 (Prop_lut6_I1_O)        0.326    13.369 r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/O
                                       net (fo=1, routed)           0.161    13.530    pulpino_inst/core_region_i/core2axi_i/core2axi_i/rdata_offset_q_reg[0]
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/I0
    Routing       SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.654 r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/O
                                       net (fo=1, routed)           0.754    14.408    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/core_axi_gnt
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/I3
    Routing       SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.124    14.532 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/O
                                       net (fo=15, routed)          1.195    15.727    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/core_lsu_gnt
    Routing       SLICE_X60Y35                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/I5
    Routing       SLICE_X60Y35         LUT6 (Prop_lut6_I5_O)        0.124    15.851 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/O
                                       net (fo=32, routed)          1.165    17.016    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1_n_0
    Routing       SLICE_X64Y54         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[25]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.512    18.492    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/clk_out1
                  SLICE_X64Y54         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[25]/C
                                       clock pessimism              0.487    18.979    
                                       clock uncertainty           -0.084    18.896    
                  SLICE_X64Y54         FDCE (Setup_fdce_C_CE)      -0.205    18.691    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[25]
  ---------------------------------------------------------------------------------
                                       required time                         18.691    
                                       arrival time                         -17.016    
  ---------------------------------------------------------------------------------
                                       slack                                  1.674    

Slack (MET) :             1.674ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.753ns  (logic 3.419ns (19.259%)  route 14.334ns (80.741%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.803    -0.737    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X61Y45         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X61Y45         FDCE (Prop_fdce_C_Q)         0.419    -0.318 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.264     0.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X65Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/I1
    Routing       SLICE_X65Y47         LUT3 (Prop_lut3_I1_O)        0.327     1.273 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/O
                                       net (fo=96, routed)          1.711     2.984    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[29]_i_4_0
    Routing       SLICE_X79Y67                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/I2
    Routing       SLICE_X79Y67         LUT6 (Prop_lut6_I2_O)        0.326     3.310 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/O
                                       net (fo=1, routed)           0.967     4.277    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10_n_0
    Routing       SLICE_X79Y66                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/I0
    Routing       SLICE_X79Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/O
                                       net (fo=1, routed)           0.590     4.990    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5_n_0
    Routing       SLICE_X74Y65                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/I4
    Routing       SLICE_X74Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.114 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/O
                                       net (fo=9, routed)           1.753     6.868    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/multdiv_operand_b_ex[19]
    Routing       SLICE_X67Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/I2
    Routing       SLICE_X67Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.992 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/O
                                       net (fo=2, routed)           0.954     7.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex[25]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/I2
    Routing       SLICE_X66Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.070 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/O
                                       net (fo=1, routed)           0.000     8.070    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[27][1]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/S[1]
    Routing       SLICE_X66Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                                    0.578     8.648 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[2]
                                       net (fo=13, routed)          1.245     9.893    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[27][2]
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/I0
    Routing       SLICE_X64Y36         LUT4 (Prop_lut4_I0_O)        0.301    10.194 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/O
                                       net (fo=1, routed)           0.347    10.541    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_n_0
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/I5
    Routing       SLICE_X64Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.665 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/O
                                       net (fo=5, routed)           1.619    12.284    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_0
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/I0
    Routing       SLICE_X37Y33         LUT2 (Prop_lut2_I0_O)        0.150    12.434 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/O
                                       net (fo=9, routed)           0.609    13.043    pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/core_axi_req
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/I1
    Routing       SLICE_X36Y28         LUT6 (Prop_lut6_I1_O)        0.326    13.369 r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/O
                                       net (fo=1, routed)           0.161    13.530    pulpino_inst/core_region_i/core2axi_i/core2axi_i/rdata_offset_q_reg[0]
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/I0
    Routing       SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.654 r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/O
                                       net (fo=1, routed)           0.754    14.408    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/core_axi_gnt
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/I3
    Routing       SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.124    14.532 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/O
                                       net (fo=15, routed)          1.195    15.727    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/core_lsu_gnt
    Routing       SLICE_X60Y35                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/I5
    Routing       SLICE_X60Y35         LUT6 (Prop_lut6_I5_O)        0.124    15.851 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/O
                                       net (fo=32, routed)          1.165    17.016    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1_n_0
    Routing       SLICE_X64Y54         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[29]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.512    18.492    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/clk_out1
                  SLICE_X64Y54         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[29]/C
                                       clock pessimism              0.487    18.979    
                                       clock uncertainty           -0.084    18.896    
                  SLICE_X64Y54         FDCE (Setup_fdce_C_CE)      -0.205    18.691    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[29]
  ---------------------------------------------------------------------------------
                                       required time                         18.691    
                                       arrival time                         -17.016    
  ---------------------------------------------------------------------------------
                                       slack                                  1.674    

Slack (MET) :             1.677ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.751ns  (logic 3.419ns (19.261%)  route 14.332ns (80.739%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.803    -0.737    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X61Y45         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X61Y45         FDCE (Prop_fdce_C_Q)         0.419    -0.318 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.264     0.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X65Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/I1
    Routing       SLICE_X65Y47         LUT3 (Prop_lut3_I1_O)        0.327     1.273 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/O
                                       net (fo=96, routed)          1.711     2.984    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[29]_i_4_0
    Routing       SLICE_X79Y67                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/I2
    Routing       SLICE_X79Y67         LUT6 (Prop_lut6_I2_O)        0.326     3.310 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/O
                                       net (fo=1, routed)           0.967     4.277    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10_n_0
    Routing       SLICE_X79Y66                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/I0
    Routing       SLICE_X79Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/O
                                       net (fo=1, routed)           0.590     4.990    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5_n_0
    Routing       SLICE_X74Y65                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/I4
    Routing       SLICE_X74Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.114 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/O
                                       net (fo=9, routed)           1.753     6.868    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/multdiv_operand_b_ex[19]
    Routing       SLICE_X67Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/I2
    Routing       SLICE_X67Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.992 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/O
                                       net (fo=2, routed)           0.954     7.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex[25]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/I2
    Routing       SLICE_X66Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.070 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/O
                                       net (fo=1, routed)           0.000     8.070    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[27][1]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/S[1]
    Routing       SLICE_X66Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                                    0.578     8.648 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[2]
                                       net (fo=13, routed)          1.245     9.893    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[27][2]
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/I0
    Routing       SLICE_X64Y36         LUT4 (Prop_lut4_I0_O)        0.301    10.194 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/O
                                       net (fo=1, routed)           0.347    10.541    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_n_0
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/I5
    Routing       SLICE_X64Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.665 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/O
                                       net (fo=5, routed)           1.619    12.284    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_0
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/I0
    Routing       SLICE_X37Y33         LUT2 (Prop_lut2_I0_O)        0.150    12.434 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/O
                                       net (fo=9, routed)           0.609    13.043    pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/core_axi_req
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/I1
    Routing       SLICE_X36Y28         LUT6 (Prop_lut6_I1_O)        0.326    13.369 r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/O
                                       net (fo=1, routed)           0.161    13.530    pulpino_inst/core_region_i/core2axi_i/core2axi_i/rdata_offset_q_reg[0]
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/I0
    Routing       SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.654 r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/O
                                       net (fo=1, routed)           0.754    14.408    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/core_axi_gnt
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/I3
    Routing       SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.124    14.532 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/O
                                       net (fo=15, routed)          1.195    15.727    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/core_lsu_gnt
    Routing       SLICE_X60Y35                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/I5
    Routing       SLICE_X60Y35         LUT6 (Prop_lut6_I5_O)        0.124    15.851 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/O
                                       net (fo=32, routed)          1.163    17.014    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1_n_0
    Routing       SLICE_X63Y52         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[23]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.512    18.492    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/clk_out1
                  SLICE_X63Y52         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[23]/C
                                       clock pessimism              0.487    18.979    
                                       clock uncertainty           -0.084    18.896    
                  SLICE_X63Y52         FDCE (Setup_fdce_C_CE)      -0.205    18.691    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[23]
  ---------------------------------------------------------------------------------
                                       required time                         18.691    
                                       arrival time                         -17.014    
  ---------------------------------------------------------------------------------
                                       slack                                  1.677    

Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.741ns  (logic 3.419ns (19.272%)  route 14.322ns (80.728%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.803    -0.737    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X61Y45         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X61Y45         FDCE (Prop_fdce_C_Q)         0.419    -0.318 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.264     0.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X65Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/I1
    Routing       SLICE_X65Y47         LUT3 (Prop_lut3_I1_O)        0.327     1.273 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/O
                                       net (fo=96, routed)          1.711     2.984    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[29]_i_4_0
    Routing       SLICE_X79Y67                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/I2
    Routing       SLICE_X79Y67         LUT6 (Prop_lut6_I2_O)        0.326     3.310 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/O
                                       net (fo=1, routed)           0.967     4.277    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10_n_0
    Routing       SLICE_X79Y66                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/I0
    Routing       SLICE_X79Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/O
                                       net (fo=1, routed)           0.590     4.990    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5_n_0
    Routing       SLICE_X74Y65                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/I4
    Routing       SLICE_X74Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.114 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/O
                                       net (fo=9, routed)           1.753     6.868    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/multdiv_operand_b_ex[19]
    Routing       SLICE_X67Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/I2
    Routing       SLICE_X67Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.992 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/O
                                       net (fo=2, routed)           0.954     7.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex[25]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/I2
    Routing       SLICE_X66Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.070 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/O
                                       net (fo=1, routed)           0.000     8.070    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[27][1]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/S[1]
    Routing       SLICE_X66Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                                    0.578     8.648 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[2]
                                       net (fo=13, routed)          1.245     9.893    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[27][2]
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/I0
    Routing       SLICE_X64Y36         LUT4 (Prop_lut4_I0_O)        0.301    10.194 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/O
                                       net (fo=1, routed)           0.347    10.541    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_n_0
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/I5
    Routing       SLICE_X64Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.665 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/O
                                       net (fo=5, routed)           1.619    12.284    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_0
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/I0
    Routing       SLICE_X37Y33         LUT2 (Prop_lut2_I0_O)        0.150    12.434 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/O
                                       net (fo=9, routed)           0.609    13.043    pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/core_axi_req
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/I1
    Routing       SLICE_X36Y28         LUT6 (Prop_lut6_I1_O)        0.326    13.369 r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/O
                                       net (fo=1, routed)           0.161    13.530    pulpino_inst/core_region_i/core2axi_i/core2axi_i/rdata_offset_q_reg[0]
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/I0
    Routing       SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.654 r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/O
                                       net (fo=1, routed)           0.754    14.408    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/core_axi_gnt
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/I3
    Routing       SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.124    14.532 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/O
                                       net (fo=15, routed)          1.195    15.727    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/core_lsu_gnt
    Routing       SLICE_X60Y35                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/I5
    Routing       SLICE_X60Y35         LUT6 (Prop_lut6_I5_O)        0.124    15.851 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/O
                                       net (fo=32, routed)          1.153    17.004    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1_n_0
    Routing       SLICE_X63Y54         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[27]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.511    18.491    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/clk_out1
                  SLICE_X63Y54         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[27]/C
                                       clock pessimism              0.487    18.978    
                                       clock uncertainty           -0.084    18.895    
                  SLICE_X63Y54         FDCE (Setup_fdce_C_CE)      -0.205    18.690    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[27]
  ---------------------------------------------------------------------------------
                                       required time                         18.690    
                                       arrival time                         -17.004    
  ---------------------------------------------------------------------------------
                                       slack                                  1.686    

Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.741ns  (logic 3.419ns (19.272%)  route 14.322ns (80.728%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.803    -0.737    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X61Y45         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X61Y45         FDCE (Prop_fdce_C_Q)         0.419    -0.318 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.264     0.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X65Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/I1
    Routing       SLICE_X65Y47         LUT3 (Prop_lut3_I1_O)        0.327     1.273 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/O
                                       net (fo=96, routed)          1.711     2.984    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[29]_i_4_0
    Routing       SLICE_X79Y67                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/I2
    Routing       SLICE_X79Y67         LUT6 (Prop_lut6_I2_O)        0.326     3.310 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/O
                                       net (fo=1, routed)           0.967     4.277    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10_n_0
    Routing       SLICE_X79Y66                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/I0
    Routing       SLICE_X79Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/O
                                       net (fo=1, routed)           0.590     4.990    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5_n_0
    Routing       SLICE_X74Y65                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/I4
    Routing       SLICE_X74Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.114 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/O
                                       net (fo=9, routed)           1.753     6.868    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/multdiv_operand_b_ex[19]
    Routing       SLICE_X67Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/I2
    Routing       SLICE_X67Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.992 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/O
                                       net (fo=2, routed)           0.954     7.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex[25]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/I2
    Routing       SLICE_X66Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.070 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/O
                                       net (fo=1, routed)           0.000     8.070    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[27][1]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/S[1]
    Routing       SLICE_X66Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                                    0.578     8.648 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[2]
                                       net (fo=13, routed)          1.245     9.893    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[27][2]
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/I0
    Routing       SLICE_X64Y36         LUT4 (Prop_lut4_I0_O)        0.301    10.194 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/O
                                       net (fo=1, routed)           0.347    10.541    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_n_0
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/I5
    Routing       SLICE_X64Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.665 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/O
                                       net (fo=5, routed)           1.619    12.284    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_0
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/I0
    Routing       SLICE_X37Y33         LUT2 (Prop_lut2_I0_O)        0.150    12.434 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/O
                                       net (fo=9, routed)           0.609    13.043    pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/core_axi_req
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/I1
    Routing       SLICE_X36Y28         LUT6 (Prop_lut6_I1_O)        0.326    13.369 r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/O
                                       net (fo=1, routed)           0.161    13.530    pulpino_inst/core_region_i/core2axi_i/core2axi_i/rdata_offset_q_reg[0]
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/I0
    Routing       SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.654 r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/O
                                       net (fo=1, routed)           0.754    14.408    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/core_axi_gnt
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/I3
    Routing       SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.124    14.532 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/O
                                       net (fo=15, routed)          1.195    15.727    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/core_lsu_gnt
    Routing       SLICE_X60Y35                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/I5
    Routing       SLICE_X60Y35         LUT6 (Prop_lut6_I5_O)        0.124    15.851 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/O
                                       net (fo=32, routed)          1.153    17.004    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1_n_0
    Routing       SLICE_X63Y54         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[28]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.511    18.491    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/clk_out1
                  SLICE_X63Y54         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[28]/C
                                       clock pessimism              0.487    18.978    
                                       clock uncertainty           -0.084    18.895    
                  SLICE_X63Y54         FDCE (Setup_fdce_C_CE)      -0.205    18.690    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[28]
  ---------------------------------------------------------------------------------
                                       required time                         18.690    
                                       arrival time                         -17.004    
  ---------------------------------------------------------------------------------
                                       slack                                  1.686    

Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        17.741ns  (logic 3.419ns (19.272%)  route 14.322ns (80.728%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.803    -0.737    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X61Y45         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X61Y45         FDCE (Prop_fdce_C_Q)         0.419    -0.318 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.264     0.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X65Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/I1
    Routing       SLICE_X65Y47         LUT3 (Prop_lut3_I1_O)        0.327     1.273 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/O
                                       net (fo=96, routed)          1.711     2.984    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[29]_i_4_0
    Routing       SLICE_X79Y67                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/I2
    Routing       SLICE_X79Y67         LUT6 (Prop_lut6_I2_O)        0.326     3.310 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/O
                                       net (fo=1, routed)           0.967     4.277    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10_n_0
    Routing       SLICE_X79Y66                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/I0
    Routing       SLICE_X79Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/O
                                       net (fo=1, routed)           0.590     4.990    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5_n_0
    Routing       SLICE_X74Y65                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/I4
    Routing       SLICE_X74Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.114 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/O
                                       net (fo=9, routed)           1.753     6.868    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/multdiv_operand_b_ex[19]
    Routing       SLICE_X67Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/I2
    Routing       SLICE_X67Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.992 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/O
                                       net (fo=2, routed)           0.954     7.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex[25]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/I2
    Routing       SLICE_X66Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.070 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/O
                                       net (fo=1, routed)           0.000     8.070    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[27][1]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/S[1]
    Routing       SLICE_X66Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                                    0.578     8.648 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[2]
                                       net (fo=13, routed)          1.245     9.893    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[27][2]
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/I0
    Routing       SLICE_X64Y36         LUT4 (Prop_lut4_I0_O)        0.301    10.194 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/O
                                       net (fo=1, routed)           0.347    10.541    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_n_0
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/I5
    Routing       SLICE_X64Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.665 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/O
                                       net (fo=5, routed)           1.619    12.284    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_0
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/I0
    Routing       SLICE_X37Y33         LUT2 (Prop_lut2_I0_O)        0.150    12.434 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/O
                                       net (fo=9, routed)           0.609    13.043    pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/core_axi_req
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/I1
    Routing       SLICE_X36Y28         LUT6 (Prop_lut6_I1_O)        0.326    13.369 r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/O
                                       net (fo=1, routed)           0.161    13.530    pulpino_inst/core_region_i/core2axi_i/core2axi_i/rdata_offset_q_reg[0]
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/I0
    Routing       SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.654 r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/O
                                       net (fo=1, routed)           0.754    14.408    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/core_axi_gnt
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/I3
    Routing       SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.124    14.532 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/O
                                       net (fo=15, routed)          1.195    15.727    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/core_lsu_gnt
    Routing       SLICE_X60Y35                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/I5
    Routing       SLICE_X60Y35         LUT6 (Prop_lut6_I5_O)        0.124    15.851 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/O
                                       net (fo=32, routed)          1.153    17.004    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1_n_0
    Routing       SLICE_X63Y54         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[30]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.511    18.491    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/clk_out1
                  SLICE_X63Y54         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[30]/C
                                       clock pessimism              0.487    18.978    
                                       clock uncertainty           -0.084    18.895    
                  SLICE_X63Y54         FDCE (Setup_fdce_C_CE)      -0.205    18.690    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[30]
  ---------------------------------------------------------------------------------
                                       required time                         18.690    
                                       arrival time                         -17.004    
  ---------------------------------------------------------------------------------
                                       slack                                  1.686    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWID_REG_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.626    -0.538    pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/clk_out1
                  SLICE_X52Y14         FDCE                                         r  pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X52Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][2]/Q
                                       net (fo=1, routed)           0.053    -0.344    pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0]_338[2]
    Routing       SLICE_X53Y14                                                      r  pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/AWID_REG[2]_i_1__0/I2
    Routing       SLICE_X53Y14         LUT6 (Prop_lut6_I2_O)        0.045    -0.299 r  pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/AWID_REG[2]_i_1__0/O
                                       net (fo=1, routed)           0.000    -0.299    pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWID_REG_reg[3]_1[0]
    Routing       SLICE_X53Y14         FDCE                                         r  pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWID_REG_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.899    -0.774    pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/clk_out1
                  SLICE_X53Y14         FDCE                                         r  pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWID_REG_reg[2]/C
                                       clock pessimism              0.250    -0.525    
                                       clock uncertainty            0.084    -0.441    
                  SLICE_X53Y14         FDCE (Hold_fdce_C_D)         0.092    -0.349    pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWID_REG_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                          0.349    
                                       arrival time                          -0.299    
  ---------------------------------------------------------------------------------
                                       slack                                  0.050    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 pulpino_inst/peripherals_i/apb_uart_i/UART_ED_CTS/iDd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_uart_i/iMSR_dCTS_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.635    -0.529    pulpino_inst/peripherals_i/apb_uart_i/UART_ED_CTS/clk_out1
                  SLICE_X35Y10         FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/UART_ED_CTS/iDd_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X35Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  pulpino_inst/peripherals_i/apb_uart_i/UART_ED_CTS/iDd_reg/Q
                                       net (fo=1, routed)           0.087    -0.301    pulpino_inst/peripherals_i/apb_uart_i/UART_IF_CTS/iDd
    Routing       SLICE_X34Y10                                                      r  pulpino_inst/peripherals_i/apb_uart_i/UART_IF_CTS/iMSR_dCTS_i_1/I3
    Routing       SLICE_X34Y10         LUT6 (Prop_lut6_I3_O)        0.045    -0.256 r  pulpino_inst/peripherals_i/apb_uart_i/UART_IF_CTS/iMSR_dCTS_i_1/O
                                       net (fo=1, routed)           0.000    -0.256    pulpino_inst/peripherals_i/apb_uart_i/UART_IF_CTS_n_2
    Routing       SLICE_X34Y10         FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/iMSR_dCTS_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.909    -0.764    pulpino_inst/peripherals_i/apb_uart_i/clk_out1
                  SLICE_X34Y10         FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/iMSR_dCTS_reg/C
                                       clock pessimism              0.249    -0.516    
                                       clock uncertainty            0.084    -0.432    
                  SLICE_X34Y10         FDCE (Hold_fdce_C_D)         0.120    -0.312    pulpino_inst/peripherals_i/apb_uart_i/iMSR_dCTS_reg
  ---------------------------------------------------------------------------------
                                       required time                          0.312    
                                       arrival time                          -0.256    
  ---------------------------------------------------------------------------------
                                       slack                                  0.056    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 pulpino_inst/peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_gpio_i/r_status_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.563    -0.601    pulpino_inst/peripherals_i/apb_gpio_i/clk_out1
                  SLICE_X43Y66         FDCE                                         r  pulpino_inst/peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[21]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X43Y66         FDCE (Prop_fdce_C_Q)         0.141    -0.460 f  pulpino_inst/peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[21]/Q
                                       net (fo=3, routed)           0.099    -0.361    pulpino_inst/peripherals_i/apb_gpio_i/r_gpio_inttype1_reg_n_0_[21]
    Routing       SLICE_X42Y66                                                      f  pulpino_inst/peripherals_i/apb_gpio_i/r_status[21]_i_1/I0
    Routing       SLICE_X42Y66         LUT4 (Prop_lut4_I0_O)        0.045    -0.316 r  pulpino_inst/peripherals_i/apb_gpio_i/r_status[21]_i_1/O
                                       net (fo=1, routed)           0.000    -0.316    pulpino_inst/peripherals_i/apb_gpio_i/p_1_in[21]
    Routing       SLICE_X42Y66         FDCE                                         r  pulpino_inst/peripherals_i/apb_gpio_i/r_status_reg[21]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.831    -0.842    pulpino_inst/peripherals_i/apb_gpio_i/clk_out1
                  SLICE_X42Y66         FDCE                                         r  pulpino_inst/peripherals_i/apb_gpio_i/r_status_reg[21]/C
                                       clock pessimism              0.254    -0.588    
                                       clock uncertainty            0.084    -0.505    
                  SLICE_X42Y66         FDCE (Hold_fdce_C_D)         0.120    -0.385    pulpino_inst/peripherals_i/apb_gpio_i/r_status_reg[21]
  ---------------------------------------------------------------------------------
                                       required time                          0.385    
                                       arrival time                          -0.316    
  ---------------------------------------------------------------------------------
                                       slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 pulpino_inst/peripherals_i/apb_sp2_i/PS2/debounce/cnt0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_sp2_i/PS2/debounce/O0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.564    -0.600    pulpino_inst/peripherals_i/apb_sp2_i/PS2/debounce/clk_out1
                  SLICE_X31Y68         FDRE                                         r  pulpino_inst/peripherals_i/apb_sp2_i/PS2/debounce/cnt0_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X31Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  pulpino_inst/peripherals_i/apb_sp2_i/PS2/debounce/cnt0_reg[2]/Q
                                       net (fo=6, routed)           0.099    -0.360    pulpino_inst/peripherals_i/apb_sp2_i/PS2/debounce/cnt0_reg[2]
    Routing       SLICE_X30Y68                                                      r  pulpino_inst/peripherals_i/apb_sp2_i/PS2/debounce/O0_i_1/I1
    Routing       SLICE_X30Y68         LUT6 (Prop_lut6_I1_O)        0.045    -0.315 r  pulpino_inst/peripherals_i/apb_sp2_i/PS2/debounce/O0_i_1/O
                                       net (fo=1, routed)           0.000    -0.315    pulpino_inst/peripherals_i/apb_sp2_i/PS2/debounce/O0_i_1_n_0
    Routing       SLICE_X30Y68         FDRE                                         r  pulpino_inst/peripherals_i/apb_sp2_i/PS2/debounce/O0_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.833    -0.840    pulpino_inst/peripherals_i/apb_sp2_i/PS2/debounce/clk_out1
                  SLICE_X30Y68         FDRE                                         r  pulpino_inst/peripherals_i/apb_sp2_i/PS2/debounce/O0_reg/C
                                       clock pessimism              0.253    -0.587    
                                       clock uncertainty            0.084    -0.504    
                  SLICE_X30Y68         FDRE (Hold_fdre_C_D)         0.120    -0.384    pulpino_inst/peripherals_i/apb_sp2_i/PS2/debounce/O0_reg
  ---------------------------------------------------------------------------------
                                       required time                          0.384    
                                       arrival time                          -0.315    
  ---------------------------------------------------------------------------------
                                       slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sda_chk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/al_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.638    -0.526    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/clk_out1
                  SLICE_X8Y37          FDCE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sda_chk_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X8Y37          FDCE (Prop_fdce_C_Q)         0.164    -0.362 r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sda_chk_reg/Q
                                       net (fo=1, routed)           0.050    -0.312    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sda_chk_reg_n_0
    Routing       SLICE_X9Y37                                                       r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/al_i_1/I3
    Routing       SLICE_X9Y37          LUT6 (Prop_lut6_I3_O)        0.045    -0.267 r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/al_i_1/O
                                       net (fo=1, routed)           0.000    -0.267    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/al0_1
    Routing       SLICE_X9Y37          FDCE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/al_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.912    -0.761    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/clk_out1
                  SLICE_X9Y37          FDCE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/al_reg/C
                                       clock pessimism              0.249    -0.513    
                                       clock uncertainty            0.084    -0.429    
                  SLICE_X9Y37          FDCE (Hold_fdce_C_D)         0.092    -0.337    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/al_reg
  ---------------------------------------------------------------------------------
                                       required time                          0.337    
                                       arrival time                          -0.267    
  ---------------------------------------------------------------------------------
                                       slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RID_REG_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.624    -0.540    pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/clk_out1
                  SLICE_X60Y19         FDCE                                         r  pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X60Y19         FDCE (Prop_fdce_C_Q)         0.164    -0.376 r  pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][2]/Q
                                       net (fo=1, routed)           0.051    -0.325    pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2]_344[2]
    Routing       SLICE_X61Y19                                                      r  pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/RID_REG[2]_i_1__0/I0
    Routing       SLICE_X61Y19         LUT6 (Prop_lut6_I0_O)        0.045    -0.280 r  pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/RID_REG[2]_i_1__0/O
                                       net (fo=1, routed)           0.000    -0.280    pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RID_REG_reg[2]_1[0]
    Routing       SLICE_X61Y19         FDCE                                         r  pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RID_REG_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.897    -0.776    pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/clk_out1
                  SLICE_X61Y19         FDCE                                         r  pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RID_REG_reg[2]/C
                                       clock pessimism              0.250    -0.527    
                                       clock uncertainty            0.084    -0.443    
                  SLICE_X61Y19         FDCE (Hold_fdce_C_D)         0.091    -0.352    pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RID_REG_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                          0.352    
                                       arrival time                          -0.280    
  ---------------------------------------------------------------------------------
                                       slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/fSCL_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.668    -0.496    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/clk_out1
                  SLICE_X6Y40          FDPE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/fSCL_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X6Y40          FDPE (Prop_fdpe_C_Q)         0.164    -0.332 r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/fSCL_reg[2]/Q
                                       net (fo=1, routed)           0.051    -0.281    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/fSCL_reg_n_0_[2]
    Routing       SLICE_X7Y40                                                       r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL0/I2
    Routing       SLICE_X7Y40          LUT3 (Prop_lut3_I2_O)        0.045    -0.236 r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL0/O
                                       net (fo=1, routed)           0.000    -0.236    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL0__0
    Routing       SLICE_X7Y40          FDPE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.945    -0.728    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/clk_out1
                  SLICE_X7Y40          FDPE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL_reg/C
                                       clock pessimism              0.246    -0.483    
                                       clock uncertainty            0.084    -0.399    
                  SLICE_X7Y40          FDPE (Hold_fdpe_C_D)         0.091    -0.308    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL_reg
  ---------------------------------------------------------------------------------
                                       required time                          0.308    
                                       arrival time                          -0.236    
  ---------------------------------------------------------------------------------
                                       slack                                  0.072    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.645    -0.519    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
                  SLICE_X77Y28         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][11]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X77Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][11]/Q
                                       net (fo=3, routed)           0.109    -0.268    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg_n_0_[1][11]
    Routing       SLICE_X76Y28                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][11]_i_1/I3
    Routing       SLICE_X76Y28         LUT4 (Prop_lut4_I3_O)        0.045    -0.223 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][11]_i_1/O
                                       net (fo=1, routed)           0.000    -0.223    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_n[0]_270[11]
    Routing       SLICE_X76Y28         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][11]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.918    -0.755    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
                  SLICE_X76Y28         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][11]/C
                                       clock pessimism              0.250    -0.506    
                                       clock uncertainty            0.084    -0.422    
                  SLICE_X76Y28         FDCE (Hold_fdce_C_D)         0.120    -0.302    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][11]
  ---------------------------------------------------------------------------------
                                       required time                          0.302    
                                       arrival time                          -0.223    
  ---------------------------------------------------------------------------------
                                       slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 pulpino_inst/peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_uart_i/iRXFIFOD_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.634    -0.530    pulpino_inst/peripherals_i/apb_uart_i/UART_RX/clk_out1
                  SLICE_X39Y6          FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[5]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  pulpino_inst/peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[5]/Q
                                       net (fo=4, routed)           0.112    -0.277    pulpino_inst/peripherals_i/apb_uart_i/DOUT[5]
    Routing       SLICE_X40Y6          FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/iRXFIFOD_reg[5]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.910    -0.763    pulpino_inst/peripherals_i/apb_uart_i/clk_out1
                  SLICE_X40Y6          FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/iRXFIFOD_reg[5]/C
                                       clock pessimism              0.250    -0.514    
                                       clock uncertainty            0.084    -0.430    
                  SLICE_X40Y6          FDCE (Hold_fdce_C_D)         0.071    -0.359    pulpino_inst/peripherals_i/apb_uart_i/iRXFIFOD_reg[5]
  ---------------------------------------------------------------------------------
                                       required time                          0.359    
                                       arrival time                          -0.277    
  ---------------------------------------------------------------------------------
                                       slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 pulpino_inst/peripherals_i/apb_uart_i/UART_ED_DCD/iDd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_uart_i/iMSR_dDCD_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.636    -0.528    pulpino_inst/peripherals_i/apb_uart_i/UART_ED_DCD/clk_out1
                  SLICE_X32Y10         FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/UART_ED_DCD/iDd_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X32Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  pulpino_inst/peripherals_i/apb_uart_i/UART_ED_DCD/iDd_reg/Q
                                       net (fo=1, routed)           0.087    -0.300    pulpino_inst/peripherals_i/apb_uart_i/UART_IF_DCD/iDd
    Routing       SLICE_X33Y10                                                      r  pulpino_inst/peripherals_i/apb_uart_i/UART_IF_DCD/iMSR_dDCD_i_1/I4
    Routing       SLICE_X33Y10         LUT6 (Prop_lut6_I4_O)        0.045    -0.255 r  pulpino_inst/peripherals_i/apb_uart_i/UART_IF_DCD/iMSR_dDCD_i_1/O
                                       net (fo=1, routed)           0.000    -0.255    pulpino_inst/peripherals_i/apb_uart_i/UART_IF_DCD_n_2
    Routing       SLICE_X33Y10         FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/iMSR_dDCD_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.910    -0.763    pulpino_inst/peripherals_i/apb_uart_i/clk_out1
                  SLICE_X33Y10         FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/iMSR_dDCD_reg/C
                                       clock pessimism              0.249    -0.515    
                                       clock uncertainty            0.084    -0.431    
                  SLICE_X33Y10         FDCE (Hold_fdce_C_D)         0.092    -0.339    pulpino_inst/peripherals_i/apb_uart_i/iMSR_dDCD_reg
  ---------------------------------------------------------------------------------
                                       required time                          0.339    
                                       arrival time                          -0.255    
  ---------------------------------------------------------------------------------
                                       slack                                  0.084    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_xilinx_mmcm
  To Clock:  clk_out1_xilinx_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack        1.586ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.586ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        17.843ns  (logic 3.419ns (19.162%)  route 14.424ns (80.838%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.803    -0.737    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X61Y45         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X61Y45         FDCE (Prop_fdce_C_Q)         0.419    -0.318 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.264     0.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X65Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/I1
    Routing       SLICE_X65Y47         LUT3 (Prop_lut3_I1_O)        0.327     1.273 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/O
                                       net (fo=96, routed)          1.711     2.984    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[29]_i_4_0
    Routing       SLICE_X79Y67                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/I2
    Routing       SLICE_X79Y67         LUT6 (Prop_lut6_I2_O)        0.326     3.310 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/O
                                       net (fo=1, routed)           0.967     4.277    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10_n_0
    Routing       SLICE_X79Y66                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/I0
    Routing       SLICE_X79Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/O
                                       net (fo=1, routed)           0.590     4.990    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5_n_0
    Routing       SLICE_X74Y65                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/I4
    Routing       SLICE_X74Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.114 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/O
                                       net (fo=9, routed)           1.753     6.868    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/multdiv_operand_b_ex[19]
    Routing       SLICE_X67Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/I2
    Routing       SLICE_X67Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.992 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/O
                                       net (fo=2, routed)           0.954     7.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex[25]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/I2
    Routing       SLICE_X66Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.070 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/O
                                       net (fo=1, routed)           0.000     8.070    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[27][1]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/S[1]
    Routing       SLICE_X66Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                                    0.578     8.648 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[2]
                                       net (fo=13, routed)          1.245     9.893    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[27][2]
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/I0
    Routing       SLICE_X64Y36         LUT4 (Prop_lut4_I0_O)        0.301    10.194 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/O
                                       net (fo=1, routed)           0.347    10.541    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_n_0
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/I5
    Routing       SLICE_X64Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.665 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/O
                                       net (fo=5, routed)           1.619    12.284    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_0
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/I0
    Routing       SLICE_X37Y33         LUT2 (Prop_lut2_I0_O)        0.150    12.434 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/O
                                       net (fo=9, routed)           0.609    13.043    pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/core_axi_req
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/I1
    Routing       SLICE_X36Y28         LUT6 (Prop_lut6_I1_O)        0.326    13.369 r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/O
                                       net (fo=1, routed)           0.161    13.530    pulpino_inst/core_region_i/core2axi_i/core2axi_i/rdata_offset_q_reg[0]
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/I0
    Routing       SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.654 r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/O
                                       net (fo=1, routed)           0.754    14.408    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/core_axi_gnt
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/I3
    Routing       SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.124    14.532 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/O
                                       net (fo=15, routed)          1.195    15.727    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/core_lsu_gnt
    Routing       SLICE_X60Y35                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/I5
    Routing       SLICE_X60Y35         LUT6 (Prop_lut6_I5_O)        0.124    15.851 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/O
                                       net (fo=32, routed)          1.255    17.106    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1_n_0
    Routing       SLICE_X65Y52         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[20]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.513    18.493    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/clk_out1
                  SLICE_X65Y52         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[20]/C
                                       clock pessimism              0.487    18.980    
                                       clock uncertainty           -0.084    18.897    
                  SLICE_X65Y52         FDCE (Setup_fdce_C_CE)      -0.205    18.692    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[20]
  ---------------------------------------------------------------------------------
                                       required time                         18.692    
                                       arrival time                         -17.106    
  ---------------------------------------------------------------------------------
                                       slack                                  1.586    

Slack (MET) :             1.619ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        17.810ns  (logic 3.419ns (19.197%)  route 14.391ns (80.803%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.803    -0.737    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X61Y45         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X61Y45         FDCE (Prop_fdce_C_Q)         0.419    -0.318 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.264     0.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X65Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/I1
    Routing       SLICE_X65Y47         LUT3 (Prop_lut3_I1_O)        0.327     1.273 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/O
                                       net (fo=96, routed)          1.711     2.984    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[29]_i_4_0
    Routing       SLICE_X79Y67                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/I2
    Routing       SLICE_X79Y67         LUT6 (Prop_lut6_I2_O)        0.326     3.310 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/O
                                       net (fo=1, routed)           0.967     4.277    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10_n_0
    Routing       SLICE_X79Y66                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/I0
    Routing       SLICE_X79Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/O
                                       net (fo=1, routed)           0.590     4.990    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5_n_0
    Routing       SLICE_X74Y65                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/I4
    Routing       SLICE_X74Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.114 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/O
                                       net (fo=9, routed)           1.753     6.868    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/multdiv_operand_b_ex[19]
    Routing       SLICE_X67Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/I2
    Routing       SLICE_X67Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.992 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/O
                                       net (fo=2, routed)           0.954     7.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex[25]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/I2
    Routing       SLICE_X66Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.070 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/O
                                       net (fo=1, routed)           0.000     8.070    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[27][1]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/S[1]
    Routing       SLICE_X66Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                                    0.578     8.648 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[2]
                                       net (fo=13, routed)          1.245     9.893    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[27][2]
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/I0
    Routing       SLICE_X64Y36         LUT4 (Prop_lut4_I0_O)        0.301    10.194 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/O
                                       net (fo=1, routed)           0.347    10.541    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_n_0
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/I5
    Routing       SLICE_X64Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.665 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/O
                                       net (fo=5, routed)           1.619    12.284    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_0
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/I0
    Routing       SLICE_X37Y33         LUT2 (Prop_lut2_I0_O)        0.150    12.434 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/O
                                       net (fo=9, routed)           0.609    13.043    pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/core_axi_req
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/I1
    Routing       SLICE_X36Y28         LUT6 (Prop_lut6_I1_O)        0.326    13.369 r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/O
                                       net (fo=1, routed)           0.161    13.530    pulpino_inst/core_region_i/core2axi_i/core2axi_i/rdata_offset_q_reg[0]
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/I0
    Routing       SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.654 r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/O
                                       net (fo=1, routed)           0.754    14.408    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/core_axi_gnt
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/I3
    Routing       SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.124    14.532 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/O
                                       net (fo=15, routed)          1.195    15.727    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/core_lsu_gnt
    Routing       SLICE_X60Y35                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/I5
    Routing       SLICE_X60Y35         LUT6 (Prop_lut6_I5_O)        0.124    15.851 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/O
                                       net (fo=32, routed)          1.222    17.073    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1_n_0
    Routing       SLICE_X64Y50         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[17]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.513    18.493    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/clk_out1
                  SLICE_X64Y50         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[17]/C
                                       clock pessimism              0.487    18.980    
                                       clock uncertainty           -0.084    18.897    
                  SLICE_X64Y50         FDCE (Setup_fdce_C_CE)      -0.205    18.692    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[17]
  ---------------------------------------------------------------------------------
                                       required time                         18.692    
                                       arrival time                         -17.073    
  ---------------------------------------------------------------------------------
                                       slack                                  1.619    

Slack (MET) :             1.665ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        17.763ns  (logic 3.419ns (19.248%)  route 14.344ns (80.752%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.803    -0.737    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X61Y45         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X61Y45         FDCE (Prop_fdce_C_Q)         0.419    -0.318 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.264     0.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X65Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/I1
    Routing       SLICE_X65Y47         LUT3 (Prop_lut3_I1_O)        0.327     1.273 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/O
                                       net (fo=96, routed)          1.711     2.984    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[29]_i_4_0
    Routing       SLICE_X79Y67                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/I2
    Routing       SLICE_X79Y67         LUT6 (Prop_lut6_I2_O)        0.326     3.310 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/O
                                       net (fo=1, routed)           0.967     4.277    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10_n_0
    Routing       SLICE_X79Y66                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/I0
    Routing       SLICE_X79Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/O
                                       net (fo=1, routed)           0.590     4.990    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5_n_0
    Routing       SLICE_X74Y65                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/I4
    Routing       SLICE_X74Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.114 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/O
                                       net (fo=9, routed)           1.753     6.868    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/multdiv_operand_b_ex[19]
    Routing       SLICE_X67Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/I2
    Routing       SLICE_X67Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.992 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/O
                                       net (fo=2, routed)           0.954     7.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex[25]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/I2
    Routing       SLICE_X66Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.070 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/O
                                       net (fo=1, routed)           0.000     8.070    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[27][1]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/S[1]
    Routing       SLICE_X66Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                                    0.578     8.648 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[2]
                                       net (fo=13, routed)          1.245     9.893    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[27][2]
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/I0
    Routing       SLICE_X64Y36         LUT4 (Prop_lut4_I0_O)        0.301    10.194 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/O
                                       net (fo=1, routed)           0.347    10.541    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_n_0
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/I5
    Routing       SLICE_X64Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.665 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/O
                                       net (fo=5, routed)           1.619    12.284    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_0
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/I0
    Routing       SLICE_X37Y33         LUT2 (Prop_lut2_I0_O)        0.150    12.434 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/O
                                       net (fo=9, routed)           0.609    13.043    pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/core_axi_req
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/I1
    Routing       SLICE_X36Y28         LUT6 (Prop_lut6_I1_O)        0.326    13.369 r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/O
                                       net (fo=1, routed)           0.161    13.530    pulpino_inst/core_region_i/core2axi_i/core2axi_i/rdata_offset_q_reg[0]
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/I0
    Routing       SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.654 r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/O
                                       net (fo=1, routed)           0.754    14.408    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/core_axi_gnt
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/I3
    Routing       SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.124    14.532 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/O
                                       net (fo=15, routed)          1.195    15.727    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/core_lsu_gnt
    Routing       SLICE_X60Y35                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/I5
    Routing       SLICE_X60Y35         LUT6 (Prop_lut6_I5_O)        0.124    15.851 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/O
                                       net (fo=32, routed)          1.175    17.026    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1_n_0
    Routing       SLICE_X64Y52         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[21]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.513    18.493    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/clk_out1
                  SLICE_X64Y52         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[21]/C
                                       clock pessimism              0.487    18.980    
                                       clock uncertainty           -0.084    18.897    
                  SLICE_X64Y52         FDCE (Setup_fdce_C_CE)      -0.205    18.692    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[21]
  ---------------------------------------------------------------------------------
                                       required time                         18.692    
                                       arrival time                         -17.026    
  ---------------------------------------------------------------------------------
                                       slack                                  1.665    

Slack (MET) :             1.665ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        17.763ns  (logic 3.419ns (19.248%)  route 14.344ns (80.752%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.803    -0.737    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X61Y45         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X61Y45         FDCE (Prop_fdce_C_Q)         0.419    -0.318 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.264     0.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X65Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/I1
    Routing       SLICE_X65Y47         LUT3 (Prop_lut3_I1_O)        0.327     1.273 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/O
                                       net (fo=96, routed)          1.711     2.984    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[29]_i_4_0
    Routing       SLICE_X79Y67                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/I2
    Routing       SLICE_X79Y67         LUT6 (Prop_lut6_I2_O)        0.326     3.310 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/O
                                       net (fo=1, routed)           0.967     4.277    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10_n_0
    Routing       SLICE_X79Y66                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/I0
    Routing       SLICE_X79Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/O
                                       net (fo=1, routed)           0.590     4.990    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5_n_0
    Routing       SLICE_X74Y65                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/I4
    Routing       SLICE_X74Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.114 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/O
                                       net (fo=9, routed)           1.753     6.868    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/multdiv_operand_b_ex[19]
    Routing       SLICE_X67Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/I2
    Routing       SLICE_X67Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.992 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/O
                                       net (fo=2, routed)           0.954     7.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex[25]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/I2
    Routing       SLICE_X66Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.070 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/O
                                       net (fo=1, routed)           0.000     8.070    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[27][1]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/S[1]
    Routing       SLICE_X66Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                                    0.578     8.648 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[2]
                                       net (fo=13, routed)          1.245     9.893    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[27][2]
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/I0
    Routing       SLICE_X64Y36         LUT4 (Prop_lut4_I0_O)        0.301    10.194 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/O
                                       net (fo=1, routed)           0.347    10.541    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_n_0
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/I5
    Routing       SLICE_X64Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.665 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/O
                                       net (fo=5, routed)           1.619    12.284    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_0
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/I0
    Routing       SLICE_X37Y33         LUT2 (Prop_lut2_I0_O)        0.150    12.434 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/O
                                       net (fo=9, routed)           0.609    13.043    pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/core_axi_req
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/I1
    Routing       SLICE_X36Y28         LUT6 (Prop_lut6_I1_O)        0.326    13.369 r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/O
                                       net (fo=1, routed)           0.161    13.530    pulpino_inst/core_region_i/core2axi_i/core2axi_i/rdata_offset_q_reg[0]
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/I0
    Routing       SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.654 r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/O
                                       net (fo=1, routed)           0.754    14.408    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/core_axi_gnt
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/I3
    Routing       SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.124    14.532 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/O
                                       net (fo=15, routed)          1.195    15.727    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/core_lsu_gnt
    Routing       SLICE_X60Y35                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/I5
    Routing       SLICE_X60Y35         LUT6 (Prop_lut6_I5_O)        0.124    15.851 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/O
                                       net (fo=32, routed)          1.175    17.026    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1_n_0
    Routing       SLICE_X64Y52         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[24]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.513    18.493    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/clk_out1
                  SLICE_X64Y52         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[24]/C
                                       clock pessimism              0.487    18.980    
                                       clock uncertainty           -0.084    18.897    
                  SLICE_X64Y52         FDCE (Setup_fdce_C_CE)      -0.205    18.692    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[24]
  ---------------------------------------------------------------------------------
                                       required time                         18.692    
                                       arrival time                         -17.026    
  ---------------------------------------------------------------------------------
                                       slack                                  1.665    

Slack (MET) :             1.674ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        17.753ns  (logic 3.419ns (19.259%)  route 14.334ns (80.741%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.803    -0.737    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X61Y45         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X61Y45         FDCE (Prop_fdce_C_Q)         0.419    -0.318 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.264     0.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X65Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/I1
    Routing       SLICE_X65Y47         LUT3 (Prop_lut3_I1_O)        0.327     1.273 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/O
                                       net (fo=96, routed)          1.711     2.984    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[29]_i_4_0
    Routing       SLICE_X79Y67                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/I2
    Routing       SLICE_X79Y67         LUT6 (Prop_lut6_I2_O)        0.326     3.310 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/O
                                       net (fo=1, routed)           0.967     4.277    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10_n_0
    Routing       SLICE_X79Y66                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/I0
    Routing       SLICE_X79Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/O
                                       net (fo=1, routed)           0.590     4.990    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5_n_0
    Routing       SLICE_X74Y65                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/I4
    Routing       SLICE_X74Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.114 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/O
                                       net (fo=9, routed)           1.753     6.868    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/multdiv_operand_b_ex[19]
    Routing       SLICE_X67Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/I2
    Routing       SLICE_X67Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.992 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/O
                                       net (fo=2, routed)           0.954     7.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex[25]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/I2
    Routing       SLICE_X66Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.070 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/O
                                       net (fo=1, routed)           0.000     8.070    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[27][1]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/S[1]
    Routing       SLICE_X66Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                                    0.578     8.648 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[2]
                                       net (fo=13, routed)          1.245     9.893    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[27][2]
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/I0
    Routing       SLICE_X64Y36         LUT4 (Prop_lut4_I0_O)        0.301    10.194 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/O
                                       net (fo=1, routed)           0.347    10.541    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_n_0
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/I5
    Routing       SLICE_X64Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.665 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/O
                                       net (fo=5, routed)           1.619    12.284    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_0
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/I0
    Routing       SLICE_X37Y33         LUT2 (Prop_lut2_I0_O)        0.150    12.434 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/O
                                       net (fo=9, routed)           0.609    13.043    pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/core_axi_req
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/I1
    Routing       SLICE_X36Y28         LUT6 (Prop_lut6_I1_O)        0.326    13.369 r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/O
                                       net (fo=1, routed)           0.161    13.530    pulpino_inst/core_region_i/core2axi_i/core2axi_i/rdata_offset_q_reg[0]
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/I0
    Routing       SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.654 r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/O
                                       net (fo=1, routed)           0.754    14.408    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/core_axi_gnt
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/I3
    Routing       SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.124    14.532 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/O
                                       net (fo=15, routed)          1.195    15.727    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/core_lsu_gnt
    Routing       SLICE_X60Y35                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/I5
    Routing       SLICE_X60Y35         LUT6 (Prop_lut6_I5_O)        0.124    15.851 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/O
                                       net (fo=32, routed)          1.165    17.016    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1_n_0
    Routing       SLICE_X64Y54         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[25]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.512    18.492    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/clk_out1
                  SLICE_X64Y54         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[25]/C
                                       clock pessimism              0.487    18.979    
                                       clock uncertainty           -0.084    18.896    
                  SLICE_X64Y54         FDCE (Setup_fdce_C_CE)      -0.205    18.691    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[25]
  ---------------------------------------------------------------------------------
                                       required time                         18.691    
                                       arrival time                         -17.016    
  ---------------------------------------------------------------------------------
                                       slack                                  1.674    

Slack (MET) :             1.674ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        17.753ns  (logic 3.419ns (19.259%)  route 14.334ns (80.741%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.803    -0.737    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X61Y45         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X61Y45         FDCE (Prop_fdce_C_Q)         0.419    -0.318 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.264     0.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X65Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/I1
    Routing       SLICE_X65Y47         LUT3 (Prop_lut3_I1_O)        0.327     1.273 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/O
                                       net (fo=96, routed)          1.711     2.984    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[29]_i_4_0
    Routing       SLICE_X79Y67                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/I2
    Routing       SLICE_X79Y67         LUT6 (Prop_lut6_I2_O)        0.326     3.310 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/O
                                       net (fo=1, routed)           0.967     4.277    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10_n_0
    Routing       SLICE_X79Y66                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/I0
    Routing       SLICE_X79Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/O
                                       net (fo=1, routed)           0.590     4.990    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5_n_0
    Routing       SLICE_X74Y65                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/I4
    Routing       SLICE_X74Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.114 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/O
                                       net (fo=9, routed)           1.753     6.868    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/multdiv_operand_b_ex[19]
    Routing       SLICE_X67Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/I2
    Routing       SLICE_X67Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.992 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/O
                                       net (fo=2, routed)           0.954     7.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex[25]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/I2
    Routing       SLICE_X66Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.070 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/O
                                       net (fo=1, routed)           0.000     8.070    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[27][1]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/S[1]
    Routing       SLICE_X66Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                                    0.578     8.648 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[2]
                                       net (fo=13, routed)          1.245     9.893    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[27][2]
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/I0
    Routing       SLICE_X64Y36         LUT4 (Prop_lut4_I0_O)        0.301    10.194 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/O
                                       net (fo=1, routed)           0.347    10.541    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_n_0
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/I5
    Routing       SLICE_X64Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.665 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/O
                                       net (fo=5, routed)           1.619    12.284    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_0
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/I0
    Routing       SLICE_X37Y33         LUT2 (Prop_lut2_I0_O)        0.150    12.434 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/O
                                       net (fo=9, routed)           0.609    13.043    pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/core_axi_req
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/I1
    Routing       SLICE_X36Y28         LUT6 (Prop_lut6_I1_O)        0.326    13.369 r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/O
                                       net (fo=1, routed)           0.161    13.530    pulpino_inst/core_region_i/core2axi_i/core2axi_i/rdata_offset_q_reg[0]
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/I0
    Routing       SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.654 r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/O
                                       net (fo=1, routed)           0.754    14.408    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/core_axi_gnt
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/I3
    Routing       SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.124    14.532 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/O
                                       net (fo=15, routed)          1.195    15.727    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/core_lsu_gnt
    Routing       SLICE_X60Y35                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/I5
    Routing       SLICE_X60Y35         LUT6 (Prop_lut6_I5_O)        0.124    15.851 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/O
                                       net (fo=32, routed)          1.165    17.016    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1_n_0
    Routing       SLICE_X64Y54         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[29]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.512    18.492    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/clk_out1
                  SLICE_X64Y54         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[29]/C
                                       clock pessimism              0.487    18.979    
                                       clock uncertainty           -0.084    18.896    
                  SLICE_X64Y54         FDCE (Setup_fdce_C_CE)      -0.205    18.691    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[29]
  ---------------------------------------------------------------------------------
                                       required time                         18.691    
                                       arrival time                         -17.016    
  ---------------------------------------------------------------------------------
                                       slack                                  1.674    

Slack (MET) :             1.677ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        17.751ns  (logic 3.419ns (19.261%)  route 14.332ns (80.739%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.803    -0.737    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X61Y45         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X61Y45         FDCE (Prop_fdce_C_Q)         0.419    -0.318 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.264     0.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X65Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/I1
    Routing       SLICE_X65Y47         LUT3 (Prop_lut3_I1_O)        0.327     1.273 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/O
                                       net (fo=96, routed)          1.711     2.984    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[29]_i_4_0
    Routing       SLICE_X79Y67                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/I2
    Routing       SLICE_X79Y67         LUT6 (Prop_lut6_I2_O)        0.326     3.310 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/O
                                       net (fo=1, routed)           0.967     4.277    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10_n_0
    Routing       SLICE_X79Y66                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/I0
    Routing       SLICE_X79Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/O
                                       net (fo=1, routed)           0.590     4.990    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5_n_0
    Routing       SLICE_X74Y65                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/I4
    Routing       SLICE_X74Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.114 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/O
                                       net (fo=9, routed)           1.753     6.868    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/multdiv_operand_b_ex[19]
    Routing       SLICE_X67Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/I2
    Routing       SLICE_X67Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.992 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/O
                                       net (fo=2, routed)           0.954     7.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex[25]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/I2
    Routing       SLICE_X66Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.070 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/O
                                       net (fo=1, routed)           0.000     8.070    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[27][1]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/S[1]
    Routing       SLICE_X66Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                                    0.578     8.648 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[2]
                                       net (fo=13, routed)          1.245     9.893    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[27][2]
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/I0
    Routing       SLICE_X64Y36         LUT4 (Prop_lut4_I0_O)        0.301    10.194 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/O
                                       net (fo=1, routed)           0.347    10.541    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_n_0
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/I5
    Routing       SLICE_X64Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.665 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/O
                                       net (fo=5, routed)           1.619    12.284    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_0
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/I0
    Routing       SLICE_X37Y33         LUT2 (Prop_lut2_I0_O)        0.150    12.434 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/O
                                       net (fo=9, routed)           0.609    13.043    pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/core_axi_req
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/I1
    Routing       SLICE_X36Y28         LUT6 (Prop_lut6_I1_O)        0.326    13.369 r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/O
                                       net (fo=1, routed)           0.161    13.530    pulpino_inst/core_region_i/core2axi_i/core2axi_i/rdata_offset_q_reg[0]
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/I0
    Routing       SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.654 r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/O
                                       net (fo=1, routed)           0.754    14.408    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/core_axi_gnt
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/I3
    Routing       SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.124    14.532 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/O
                                       net (fo=15, routed)          1.195    15.727    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/core_lsu_gnt
    Routing       SLICE_X60Y35                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/I5
    Routing       SLICE_X60Y35         LUT6 (Prop_lut6_I5_O)        0.124    15.851 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/O
                                       net (fo=32, routed)          1.163    17.014    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1_n_0
    Routing       SLICE_X63Y52         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[23]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.512    18.492    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/clk_out1
                  SLICE_X63Y52         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[23]/C
                                       clock pessimism              0.487    18.979    
                                       clock uncertainty           -0.084    18.896    
                  SLICE_X63Y52         FDCE (Setup_fdce_C_CE)      -0.205    18.691    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[23]
  ---------------------------------------------------------------------------------
                                       required time                         18.691    
                                       arrival time                         -17.014    
  ---------------------------------------------------------------------------------
                                       slack                                  1.677    

Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        17.741ns  (logic 3.419ns (19.272%)  route 14.322ns (80.728%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.803    -0.737    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X61Y45         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X61Y45         FDCE (Prop_fdce_C_Q)         0.419    -0.318 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.264     0.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X65Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/I1
    Routing       SLICE_X65Y47         LUT3 (Prop_lut3_I1_O)        0.327     1.273 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/O
                                       net (fo=96, routed)          1.711     2.984    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[29]_i_4_0
    Routing       SLICE_X79Y67                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/I2
    Routing       SLICE_X79Y67         LUT6 (Prop_lut6_I2_O)        0.326     3.310 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/O
                                       net (fo=1, routed)           0.967     4.277    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10_n_0
    Routing       SLICE_X79Y66                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/I0
    Routing       SLICE_X79Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/O
                                       net (fo=1, routed)           0.590     4.990    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5_n_0
    Routing       SLICE_X74Y65                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/I4
    Routing       SLICE_X74Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.114 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/O
                                       net (fo=9, routed)           1.753     6.868    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/multdiv_operand_b_ex[19]
    Routing       SLICE_X67Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/I2
    Routing       SLICE_X67Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.992 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/O
                                       net (fo=2, routed)           0.954     7.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex[25]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/I2
    Routing       SLICE_X66Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.070 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/O
                                       net (fo=1, routed)           0.000     8.070    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[27][1]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/S[1]
    Routing       SLICE_X66Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                                    0.578     8.648 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[2]
                                       net (fo=13, routed)          1.245     9.893    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[27][2]
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/I0
    Routing       SLICE_X64Y36         LUT4 (Prop_lut4_I0_O)        0.301    10.194 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/O
                                       net (fo=1, routed)           0.347    10.541    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_n_0
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/I5
    Routing       SLICE_X64Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.665 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/O
                                       net (fo=5, routed)           1.619    12.284    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_0
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/I0
    Routing       SLICE_X37Y33         LUT2 (Prop_lut2_I0_O)        0.150    12.434 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/O
                                       net (fo=9, routed)           0.609    13.043    pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/core_axi_req
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/I1
    Routing       SLICE_X36Y28         LUT6 (Prop_lut6_I1_O)        0.326    13.369 r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/O
                                       net (fo=1, routed)           0.161    13.530    pulpino_inst/core_region_i/core2axi_i/core2axi_i/rdata_offset_q_reg[0]
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/I0
    Routing       SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.654 r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/O
                                       net (fo=1, routed)           0.754    14.408    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/core_axi_gnt
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/I3
    Routing       SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.124    14.532 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/O
                                       net (fo=15, routed)          1.195    15.727    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/core_lsu_gnt
    Routing       SLICE_X60Y35                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/I5
    Routing       SLICE_X60Y35         LUT6 (Prop_lut6_I5_O)        0.124    15.851 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/O
                                       net (fo=32, routed)          1.153    17.004    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1_n_0
    Routing       SLICE_X63Y54         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[27]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.511    18.491    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/clk_out1
                  SLICE_X63Y54         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[27]/C
                                       clock pessimism              0.487    18.978    
                                       clock uncertainty           -0.084    18.895    
                  SLICE_X63Y54         FDCE (Setup_fdce_C_CE)      -0.205    18.690    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[27]
  ---------------------------------------------------------------------------------
                                       required time                         18.690    
                                       arrival time                         -17.004    
  ---------------------------------------------------------------------------------
                                       slack                                  1.686    

Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        17.741ns  (logic 3.419ns (19.272%)  route 14.322ns (80.728%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.803    -0.737    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X61Y45         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X61Y45         FDCE (Prop_fdce_C_Q)         0.419    -0.318 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.264     0.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X65Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/I1
    Routing       SLICE_X65Y47         LUT3 (Prop_lut3_I1_O)        0.327     1.273 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/O
                                       net (fo=96, routed)          1.711     2.984    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[29]_i_4_0
    Routing       SLICE_X79Y67                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/I2
    Routing       SLICE_X79Y67         LUT6 (Prop_lut6_I2_O)        0.326     3.310 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/O
                                       net (fo=1, routed)           0.967     4.277    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10_n_0
    Routing       SLICE_X79Y66                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/I0
    Routing       SLICE_X79Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/O
                                       net (fo=1, routed)           0.590     4.990    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5_n_0
    Routing       SLICE_X74Y65                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/I4
    Routing       SLICE_X74Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.114 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/O
                                       net (fo=9, routed)           1.753     6.868    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/multdiv_operand_b_ex[19]
    Routing       SLICE_X67Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/I2
    Routing       SLICE_X67Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.992 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/O
                                       net (fo=2, routed)           0.954     7.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex[25]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/I2
    Routing       SLICE_X66Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.070 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/O
                                       net (fo=1, routed)           0.000     8.070    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[27][1]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/S[1]
    Routing       SLICE_X66Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                                    0.578     8.648 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[2]
                                       net (fo=13, routed)          1.245     9.893    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[27][2]
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/I0
    Routing       SLICE_X64Y36         LUT4 (Prop_lut4_I0_O)        0.301    10.194 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/O
                                       net (fo=1, routed)           0.347    10.541    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_n_0
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/I5
    Routing       SLICE_X64Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.665 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/O
                                       net (fo=5, routed)           1.619    12.284    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_0
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/I0
    Routing       SLICE_X37Y33         LUT2 (Prop_lut2_I0_O)        0.150    12.434 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/O
                                       net (fo=9, routed)           0.609    13.043    pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/core_axi_req
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/I1
    Routing       SLICE_X36Y28         LUT6 (Prop_lut6_I1_O)        0.326    13.369 r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/O
                                       net (fo=1, routed)           0.161    13.530    pulpino_inst/core_region_i/core2axi_i/core2axi_i/rdata_offset_q_reg[0]
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/I0
    Routing       SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.654 r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/O
                                       net (fo=1, routed)           0.754    14.408    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/core_axi_gnt
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/I3
    Routing       SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.124    14.532 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/O
                                       net (fo=15, routed)          1.195    15.727    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/core_lsu_gnt
    Routing       SLICE_X60Y35                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/I5
    Routing       SLICE_X60Y35         LUT6 (Prop_lut6_I5_O)        0.124    15.851 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/O
                                       net (fo=32, routed)          1.153    17.004    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1_n_0
    Routing       SLICE_X63Y54         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[28]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.511    18.491    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/clk_out1
                  SLICE_X63Y54         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[28]/C
                                       clock pessimism              0.487    18.978    
                                       clock uncertainty           -0.084    18.895    
                  SLICE_X63Y54         FDCE (Setup_fdce_C_CE)      -0.205    18.690    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[28]
  ---------------------------------------------------------------------------------
                                       required time                         18.690    
                                       arrival time                         -17.004    
  ---------------------------------------------------------------------------------
                                       slack                                  1.686    

Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        17.741ns  (logic 3.419ns (19.272%)  route 14.322ns (80.728%))
  Logic Levels:           14  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.803    -0.737    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/clk_out1
                  SLICE_X61Y45         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X61Y45         FDCE (Prop_fdce_C_Q)         0.419    -0.318 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/regfile_rreq_q_reg/Q
                                       net (fo=9, routed)           1.264     0.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/dbg_reg_rreq
    Routing       SLICE_X65Y47                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/I1
    Routing       SLICE_X65Y47         LUT3 (Prop_lut3_I1_O)        0.327     1.273 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/debug_unit_i/op_denominator_q[29]_i_14/O
                                       net (fo=96, routed)          1.711     2.984    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q_reg[29]_i_4_0
    Routing       SLICE_X79Y67                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/I2
    Routing       SLICE_X79Y67         LUT6 (Prop_lut6_I2_O)        0.326     3.310 f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10/O
                                       net (fo=1, routed)           0.967     4.277    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_10_n_0
    Routing       SLICE_X79Y66                                                      f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/I0
    Routing       SLICE_X79Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.401 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5/O
                                       net (fo=1, routed)           0.590     4.990    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_5_n_0
    Routing       SLICE_X74Y65                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/I4
    Routing       SLICE_X74Y65         LUT5 (Prop_lut5_I4_O)        0.124     5.114 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/op_denominator_q[25]_i_2/O
                                       net (fo=9, routed)           1.753     6.868    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/multdiv_operand_b_ex[19]
    Routing       SLICE_X67Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/I2
    Routing       SLICE_X67Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.992 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_17/O
                                       net (fo=2, routed)           0.954     7.946    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/alu_operand_b_ex[25]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/I2
    Routing       SLICE_X66Y42         LUT5 (Prop_lut5_I2_O)        0.124     8.070 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/adder_result_ext_o_carry__5_i_7/O
                                       net (fo=1, routed)           0.000     8.070    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/misaligned_addr_o_reg[27][1]
    Routing       SLICE_X66Y42                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/S[1]
    Routing       SLICE_X66Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                                    0.578     8.648 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[2]
                                       net (fo=13, routed)          1.245     9.893    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/mac_res_q_reg[27][2]
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/I0
    Routing       SLICE_X64Y36         LUT4 (Prop_lut4_I0_O)        0.301    10.194 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12/O
                                       net (fo=1, routed)           0.347    10.541    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_n_0
    Routing       SLICE_X64Y36                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/I5
    Routing       SLICE_X64Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.665 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_5/O
                                       net (fo=5, routed)           1.619    12.284    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_12_0
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/I0
    Routing       SLICE_X37Y33         LUT2 (Prop_lut2_I0_O)        0.150    12.434 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_7/O
                                       net (fo=9, routed)           0.609    13.043    pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/core_axi_req
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/I1
    Routing       SLICE_X36Y28         LUT6 (Prop_lut6_I1_O)        0.326    13.369 r  pulpino_inst/core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/data_we_q_i_13/O
                                       net (fo=1, routed)           0.161    13.530    pulpino_inst/core_region_i/core2axi_i/core2axi_i/rdata_offset_q_reg[0]
    Routing       SLICE_X36Y28                                                      r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/I0
    Routing       SLICE_X36Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.654 r  pulpino_inst/core_region_i/core2axi_i/core2axi_i/data_we_q_i_6/O
                                       net (fo=1, routed)           0.754    14.408    pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/core_axi_gnt
    Routing       SLICE_X37Y33                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/I3
    Routing       SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.124    14.532 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/ex_block_i/alu_i/data_we_q_i_1/O
                                       net (fo=15, routed)          1.195    15.727    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/core_lsu_gnt
    Routing       SLICE_X60Y35                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/I5
    Routing       SLICE_X60Y35         LUT6 (Prop_lut6_I5_O)        0.124    15.851 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1/O
                                       net (fo=32, routed)          1.153    17.004    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o[31]_i_1_n_0
    Routing       SLICE_X63Y54         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[30]/CE
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.511    18.491    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/clk_out1
                  SLICE_X63Y54         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[30]/C
                                       clock pessimism              0.487    18.978    
                                       clock uncertainty           -0.084    18.895    
                  SLICE_X63Y54         FDCE (Setup_fdce_C_CE)      -0.205    18.690    pulpino_inst/core_region_i/CORE.RISCV_CORE/load_store_unit_i/misaligned_addr_o_reg[30]
  ---------------------------------------------------------------------------------
                                       required time                         18.690    
                                       arrival time                         -17.004    
  ---------------------------------------------------------------------------------
                                       slack                                  1.686    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWID_REG_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.626    -0.538    pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/clk_out1
                  SLICE_X52Y14         FDCE                                         r  pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X52Y14         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0][2]/Q
                                       net (fo=1, routed)           0.053    -0.344    pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/FIFO_REGISTERS_reg[0]_338[2]
    Routing       SLICE_X53Y14                                                      r  pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/AWID_REG[2]_i_1__0/I2
    Routing       SLICE_X53Y14         LUT6 (Prop_lut6_I2_O)        0.045    -0.299 r  pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/AWID_REG[2]_i_1__0/O
                                       net (fo=1, routed)           0.000    -0.299    pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWID_REG_reg[3]_1[0]
    Routing       SLICE_X53Y14         FDCE                                         r  pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWID_REG_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.899    -0.774    pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/clk_out1
                  SLICE_X53Y14         FDCE                                         r  pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWID_REG_reg[2]/C
                                       clock pessimism              0.250    -0.525    
                                       clock uncertainty            0.084    -0.441    
                  SLICE_X53Y14         FDCE (Hold_fdce_C_D)         0.092    -0.349    pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/AWID_REG_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                          0.349    
                                       arrival time                          -0.299    
  ---------------------------------------------------------------------------------
                                       slack                                  0.050    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 pulpino_inst/peripherals_i/apb_uart_i/UART_ED_CTS/iDd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_uart_i/iMSR_dCTS_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.635    -0.529    pulpino_inst/peripherals_i/apb_uart_i/UART_ED_CTS/clk_out1
                  SLICE_X35Y10         FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/UART_ED_CTS/iDd_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X35Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  pulpino_inst/peripherals_i/apb_uart_i/UART_ED_CTS/iDd_reg/Q
                                       net (fo=1, routed)           0.087    -0.301    pulpino_inst/peripherals_i/apb_uart_i/UART_IF_CTS/iDd
    Routing       SLICE_X34Y10                                                      r  pulpino_inst/peripherals_i/apb_uart_i/UART_IF_CTS/iMSR_dCTS_i_1/I3
    Routing       SLICE_X34Y10         LUT6 (Prop_lut6_I3_O)        0.045    -0.256 r  pulpino_inst/peripherals_i/apb_uart_i/UART_IF_CTS/iMSR_dCTS_i_1/O
                                       net (fo=1, routed)           0.000    -0.256    pulpino_inst/peripherals_i/apb_uart_i/UART_IF_CTS_n_2
    Routing       SLICE_X34Y10         FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/iMSR_dCTS_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.909    -0.764    pulpino_inst/peripherals_i/apb_uart_i/clk_out1
                  SLICE_X34Y10         FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/iMSR_dCTS_reg/C
                                       clock pessimism              0.249    -0.516    
                                       clock uncertainty            0.084    -0.432    
                  SLICE_X34Y10         FDCE (Hold_fdce_C_D)         0.120    -0.312    pulpino_inst/peripherals_i/apb_uart_i/iMSR_dCTS_reg
  ---------------------------------------------------------------------------------
                                       required time                          0.312    
                                       arrival time                          -0.256    
  ---------------------------------------------------------------------------------
                                       slack                                  0.056    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 pulpino_inst/peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_gpio_i/r_status_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.563    -0.601    pulpino_inst/peripherals_i/apb_gpio_i/clk_out1
                  SLICE_X43Y66         FDCE                                         r  pulpino_inst/peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[21]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X43Y66         FDCE (Prop_fdce_C_Q)         0.141    -0.460 f  pulpino_inst/peripherals_i/apb_gpio_i/r_gpio_inttype1_reg[21]/Q
                                       net (fo=3, routed)           0.099    -0.361    pulpino_inst/peripherals_i/apb_gpio_i/r_gpio_inttype1_reg_n_0_[21]
    Routing       SLICE_X42Y66                                                      f  pulpino_inst/peripherals_i/apb_gpio_i/r_status[21]_i_1/I0
    Routing       SLICE_X42Y66         LUT4 (Prop_lut4_I0_O)        0.045    -0.316 r  pulpino_inst/peripherals_i/apb_gpio_i/r_status[21]_i_1/O
                                       net (fo=1, routed)           0.000    -0.316    pulpino_inst/peripherals_i/apb_gpio_i/p_1_in[21]
    Routing       SLICE_X42Y66         FDCE                                         r  pulpino_inst/peripherals_i/apb_gpio_i/r_status_reg[21]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.831    -0.842    pulpino_inst/peripherals_i/apb_gpio_i/clk_out1
                  SLICE_X42Y66         FDCE                                         r  pulpino_inst/peripherals_i/apb_gpio_i/r_status_reg[21]/C
                                       clock pessimism              0.254    -0.588    
                                       clock uncertainty            0.084    -0.505    
                  SLICE_X42Y66         FDCE (Hold_fdce_C_D)         0.120    -0.385    pulpino_inst/peripherals_i/apb_gpio_i/r_status_reg[21]
  ---------------------------------------------------------------------------------
                                       required time                          0.385    
                                       arrival time                          -0.316    
  ---------------------------------------------------------------------------------
                                       slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 pulpino_inst/peripherals_i/apb_sp2_i/PS2/debounce/cnt0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_sp2_i/PS2/debounce/O0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.564    -0.600    pulpino_inst/peripherals_i/apb_sp2_i/PS2/debounce/clk_out1
                  SLICE_X31Y68         FDRE                                         r  pulpino_inst/peripherals_i/apb_sp2_i/PS2/debounce/cnt0_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X31Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  pulpino_inst/peripherals_i/apb_sp2_i/PS2/debounce/cnt0_reg[2]/Q
                                       net (fo=6, routed)           0.099    -0.360    pulpino_inst/peripherals_i/apb_sp2_i/PS2/debounce/cnt0_reg[2]
    Routing       SLICE_X30Y68                                                      r  pulpino_inst/peripherals_i/apb_sp2_i/PS2/debounce/O0_i_1/I1
    Routing       SLICE_X30Y68         LUT6 (Prop_lut6_I1_O)        0.045    -0.315 r  pulpino_inst/peripherals_i/apb_sp2_i/PS2/debounce/O0_i_1/O
                                       net (fo=1, routed)           0.000    -0.315    pulpino_inst/peripherals_i/apb_sp2_i/PS2/debounce/O0_i_1_n_0
    Routing       SLICE_X30Y68         FDRE                                         r  pulpino_inst/peripherals_i/apb_sp2_i/PS2/debounce/O0_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.833    -0.840    pulpino_inst/peripherals_i/apb_sp2_i/PS2/debounce/clk_out1
                  SLICE_X30Y68         FDRE                                         r  pulpino_inst/peripherals_i/apb_sp2_i/PS2/debounce/O0_reg/C
                                       clock pessimism              0.253    -0.587    
                                       clock uncertainty            0.084    -0.504    
                  SLICE_X30Y68         FDRE (Hold_fdre_C_D)         0.120    -0.384    pulpino_inst/peripherals_i/apb_sp2_i/PS2/debounce/O0_reg
  ---------------------------------------------------------------------------------
                                       required time                          0.384    
                                       arrival time                          -0.315    
  ---------------------------------------------------------------------------------
                                       slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sda_chk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/al_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.638    -0.526    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/clk_out1
                  SLICE_X8Y37          FDCE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sda_chk_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X8Y37          FDCE (Prop_fdce_C_Q)         0.164    -0.362 r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sda_chk_reg/Q
                                       net (fo=1, routed)           0.050    -0.312    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sda_chk_reg_n_0
    Routing       SLICE_X9Y37                                                       r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/al_i_1/I3
    Routing       SLICE_X9Y37          LUT6 (Prop_lut6_I3_O)        0.045    -0.267 r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/al_i_1/O
                                       net (fo=1, routed)           0.000    -0.267    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/al0_1
    Routing       SLICE_X9Y37          FDCE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/al_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.912    -0.761    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/clk_out1
                  SLICE_X9Y37          FDCE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/al_reg/C
                                       clock pessimism              0.249    -0.513    
                                       clock uncertainty            0.084    -0.429    
                  SLICE_X9Y37          FDCE (Hold_fdce_C_D)         0.092    -0.337    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/al_reg
  ---------------------------------------------------------------------------------
                                       required time                          0.337    
                                       arrival time                          -0.267    
  ---------------------------------------------------------------------------------
                                       slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RID_REG_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.624    -0.540    pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/clk_out1
                  SLICE_X60Y19         FDCE                                         r  pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X60Y19         FDCE (Prop_fdce_C_Q)         0.164    -0.376 r  pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2][2]/Q
                                       net (fo=1, routed)           0.051    -0.325    pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/FIFO_REGISTERS_reg[2]_344[2]
    Routing       SLICE_X61Y19                                                      r  pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/RID_REG[2]_i_1__0/I0
    Routing       SLICE_X61Y19         LUT6 (Prop_lut6_I0_O)        0.045    -0.280 r  pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/RID_REG[2]_i_1__0/O
                                       net (fo=1, routed)           0.000    -0.280    pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RID_REG_reg[2]_1[0]
    Routing       SLICE_X61Y19         FDCE                                         r  pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RID_REG_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.897    -0.776    pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/clk_out1
                  SLICE_X61Y19         FDCE                                         r  pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RID_REG_reg[2]/C
                                       clock pessimism              0.250    -0.527    
                                       clock uncertainty            0.084    -0.443    
                  SLICE_X61Y19         FDCE (Hold_fdce_C_D)         0.091    -0.352    pulpino_inst/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/RID_REG_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                          0.352    
                                       arrival time                          -0.280    
  ---------------------------------------------------------------------------------
                                       slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/fSCL_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.668    -0.496    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/clk_out1
                  SLICE_X6Y40          FDPE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/fSCL_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X6Y40          FDPE (Prop_fdpe_C_Q)         0.164    -0.332 r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/fSCL_reg[2]/Q
                                       net (fo=1, routed)           0.051    -0.281    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/fSCL_reg_n_0_[2]
    Routing       SLICE_X7Y40                                                       r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL0/I2
    Routing       SLICE_X7Y40          LUT3 (Prop_lut3_I2_O)        0.045    -0.236 r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL0/O
                                       net (fo=1, routed)           0.000    -0.236    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL0__0
    Routing       SLICE_X7Y40          FDPE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.945    -0.728    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/clk_out1
                  SLICE_X7Y40          FDPE                                         r  pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL_reg/C
                                       clock pessimism              0.246    -0.483    
                                       clock uncertainty            0.084    -0.399    
                  SLICE_X7Y40          FDPE (Hold_fdpe_C_D)         0.091    -0.308    pulpino_inst/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sSCL_reg
  ---------------------------------------------------------------------------------
                                       required time                          0.308    
                                       arrival time                          -0.236    
  ---------------------------------------------------------------------------------
                                       slack                                  0.072    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.645    -0.519    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
                  SLICE_X77Y28         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][11]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X77Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.378 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[1][11]/Q
                                       net (fo=3, routed)           0.109    -0.268    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg_n_0_[1][11]
    Routing       SLICE_X76Y28                                                      r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][11]_i_1/I3
    Routing       SLICE_X76Y28         LUT4 (Prop_lut4_I3_O)        0.045    -0.223 r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q[0][11]_i_1/O
                                       net (fo=1, routed)           0.000    -0.223    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_n[0]_270[11]
    Routing       SLICE_X76Y28         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][11]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.918    -0.755    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/clk_out1
                  SLICE_X76Y28         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][11]/C
                                       clock pessimism              0.250    -0.506    
                                       clock uncertainty            0.084    -0.422    
                  SLICE_X76Y28         FDCE (Hold_fdce_C_D)         0.120    -0.302    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/prefetch_buffer_i/fifo_i/rdata_Q_reg[0][11]
  ---------------------------------------------------------------------------------
                                       required time                          0.302    
                                       arrival time                          -0.223    
  ---------------------------------------------------------------------------------
                                       slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 pulpino_inst/peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_uart_i/iRXFIFOD_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.634    -0.530    pulpino_inst/peripherals_i/apb_uart_i/UART_RX/clk_out1
                  SLICE_X39Y6          FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[5]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X39Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  pulpino_inst/peripherals_i/apb_uart_i/UART_RX/iDOUT_reg[5]/Q
                                       net (fo=4, routed)           0.112    -0.277    pulpino_inst/peripherals_i/apb_uart_i/DOUT[5]
    Routing       SLICE_X40Y6          FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/iRXFIFOD_reg[5]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.910    -0.763    pulpino_inst/peripherals_i/apb_uart_i/clk_out1
                  SLICE_X40Y6          FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/iRXFIFOD_reg[5]/C
                                       clock pessimism              0.250    -0.514    
                                       clock uncertainty            0.084    -0.430    
                  SLICE_X40Y6          FDCE (Hold_fdce_C_D)         0.071    -0.359    pulpino_inst/peripherals_i/apb_uart_i/iRXFIFOD_reg[5]
  ---------------------------------------------------------------------------------
                                       required time                          0.359    
                                       arrival time                          -0.277    
  ---------------------------------------------------------------------------------
                                       slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 pulpino_inst/peripherals_i/apb_uart_i/UART_ED_DCD/iDd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_uart_i/iMSR_dDCD_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_xilinx_mmcm_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.636    -0.528    pulpino_inst/peripherals_i/apb_uart_i/UART_ED_DCD/clk_out1
                  SLICE_X32Y10         FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/UART_ED_DCD/iDd_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X32Y10         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  pulpino_inst/peripherals_i/apb_uart_i/UART_ED_DCD/iDd_reg/Q
                                       net (fo=1, routed)           0.087    -0.300    pulpino_inst/peripherals_i/apb_uart_i/UART_IF_DCD/iDd
    Routing       SLICE_X33Y10                                                      r  pulpino_inst/peripherals_i/apb_uart_i/UART_IF_DCD/iMSR_dDCD_i_1/I4
    Routing       SLICE_X33Y10         LUT6 (Prop_lut6_I4_O)        0.045    -0.255 r  pulpino_inst/peripherals_i/apb_uart_i/UART_IF_DCD/iMSR_dDCD_i_1/O
                                       net (fo=1, routed)           0.000    -0.255    pulpino_inst/peripherals_i/apb_uart_i/UART_IF_DCD_n_2
    Routing       SLICE_X33Y10         FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/iMSR_dDCD_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.910    -0.763    pulpino_inst/peripherals_i/apb_uart_i/clk_out1
                  SLICE_X33Y10         FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/iMSR_dDCD_reg/C
                                       clock pessimism              0.249    -0.515    
                                       clock uncertainty            0.084    -0.431    
                  SLICE_X33Y10         FDCE (Hold_fdce_C_D)         0.092    -0.339    pulpino_inst/peripherals_i/apb_uart_i/iMSR_dDCD_reg
  ---------------------------------------------------------------------------------
                                       required time                          0.339    
                                       arrival time                          -0.255    
  ---------------------------------------------------------------------------------
                                       slack                                  0.084    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_xilinx_mmcm
  To Clock:  clk_out1_xilinx_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        8.267ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.267ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][18]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        11.151ns  (logic 0.580ns (5.201%)  route 10.571ns (94.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 18.504 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.617    -0.923    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.573     0.106    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.124     0.230 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        9.998    10.228    pulpino_inst/peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][0]_0
    Routing       SLICE_X15Y55         FDCE                                         f  pulpino_inst/peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][18]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.524    18.504    pulpino_inst/peripherals_i/apb_event_unit_i/i_event_unit/clk_out1
                  SLICE_X15Y55         FDCE                                         r  pulpino_inst/peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][18]/C
                                       clock pessimism              0.480    18.984    
                                       clock uncertainty           -0.084    18.901    
                  SLICE_X15Y55         FDCE (Recov_fdce_C_CLR)     -0.405    18.496    pulpino_inst/peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][18]
  ---------------------------------------------------------------------------------
                                       required time                         18.496    
                                       arrival time                         -10.228    
  ---------------------------------------------------------------------------------
                                       slack                                  8.267    

Slack (MET) :             8.408ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][22]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        11.180ns  (logic 0.580ns (5.188%)  route 10.600ns (94.812%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 18.672 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.617    -0.923    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.573     0.106    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.124     0.230 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)       10.027    10.257    pulpino_inst/peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[31]_0
    Routing       SLICE_X15Y49         FDCE                                         f  pulpino_inst/peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][22]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.693    18.672    pulpino_inst/peripherals_i/apb_event_unit_i/i_interrupt_unit/clk_out1
                  SLICE_X15Y49         FDCE                                         r  pulpino_inst/peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][22]/C
                                       clock pessimism              0.480    19.153    
                                       clock uncertainty           -0.084    19.069    
                  SLICE_X15Y49         FDCE (Recov_fdce_C_CLR)     -0.405    18.664    pulpino_inst/peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][22]
  ---------------------------------------------------------------------------------
                                       required time                         18.664    
                                       arrival time                         -10.257    
  ---------------------------------------------------------------------------------
                                       slack                                  8.408    

Slack (MET) :             8.426ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][5]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        11.147ns  (logic 0.580ns (5.203%)  route 10.567ns (94.797%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 18.658 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.617    -0.923    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.573     0.106    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.124     0.230 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        9.994    10.224    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[0]_0
    Routing       SLICE_X47Y2          FDCE                                         f  pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][5]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.679    18.658    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/clk_out1
                  SLICE_X47Y2          FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][5]/C
                                       clock pessimism              0.480    19.139    
                                       clock uncertainty           -0.084    19.055    
                  SLICE_X47Y2          FDCE (Recov_fdce_C_CLR)     -0.405    18.650    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][5]
  ---------------------------------------------------------------------------------
                                       required time                         18.650    
                                       arrival time                         -10.224    
  ---------------------------------------------------------------------------------
                                       slack                                  8.426    

Slack (MET) :             8.449ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][3]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        11.121ns  (logic 0.580ns (5.215%)  route 10.541ns (94.785%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.617    -0.923    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.573     0.106    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.124     0.230 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        9.968    10.198    pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[0]_0
    Routing       SLICE_X64Y10         FDCE                                         f  pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][3]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.675    18.654    pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/clk_out1
                  SLICE_X64Y10         FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][3]/C
                                       clock pessimism              0.480    19.135    
                                       clock uncertainty           -0.084    19.051    
                  SLICE_X64Y10         FDCE (Recov_fdce_C_CLR)     -0.405    18.646    pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][3]
  ---------------------------------------------------------------------------------
                                       required time                         18.646    
                                       arrival time                         -10.198    
  ---------------------------------------------------------------------------------
                                       slack                                  8.449    

Slack (MET) :             8.453ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][3]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        11.116ns  (logic 0.580ns (5.218%)  route 10.536ns (94.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.617    -0.923    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.573     0.106    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.124     0.230 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        9.963    10.193    pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[0]_0
    Routing       SLICE_X65Y10         FDCE                                         f  pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][3]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.675    18.654    pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/clk_out1
                  SLICE_X65Y10         FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][3]/C
                                       clock pessimism              0.480    19.135    
                                       clock uncertainty           -0.084    19.051    
                  SLICE_X65Y10         FDCE (Recov_fdce_C_CLR)     -0.405    18.646    pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][3]
  ---------------------------------------------------------------------------------
                                       required time                         18.646    
                                       arrival time                         -10.193    
  ---------------------------------------------------------------------------------
                                       slack                                  8.453    

Slack (MET) :             8.453ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][6]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        11.116ns  (logic 0.580ns (5.218%)  route 10.536ns (94.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.617    -0.923    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.573     0.106    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.124     0.230 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        9.963    10.193    pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[0]_0
    Routing       SLICE_X65Y10         FDCE                                         f  pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][6]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.675    18.654    pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/clk_out1
                  SLICE_X65Y10         FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][6]/C
                                       clock pessimism              0.480    19.135    
                                       clock uncertainty           -0.084    19.051    
                  SLICE_X65Y10         FDCE (Recov_fdce_C_CLR)     -0.405    18.646    pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][6]
  ---------------------------------------------------------------------------------
                                       required time                         18.646    
                                       arrival time                         -10.193    
  ---------------------------------------------------------------------------------
                                       slack                                  8.453    

Slack (MET) :             8.470ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][6]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        11.147ns  (logic 0.580ns (5.203%)  route 10.567ns (94.797%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 18.658 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.617    -0.923    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.573     0.106    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.124     0.230 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        9.994    10.224    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[0]_0
    Routing       SLICE_X46Y2          FDCE                                         f  pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][6]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.679    18.658    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/clk_out1
                  SLICE_X46Y2          FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][6]/C
                                       clock pessimism              0.480    19.139    
                                       clock uncertainty           -0.084    19.055    
                  SLICE_X46Y2          FDCE (Recov_fdce_C_CLR)     -0.361    18.694    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][6]
  ---------------------------------------------------------------------------------
                                       required time                         18.694    
                                       arrival time                         -10.224    
  ---------------------------------------------------------------------------------
                                       slack                                  8.470    

Slack (MET) :             8.470ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][7]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        11.147ns  (logic 0.580ns (5.203%)  route 10.567ns (94.797%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 18.658 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.617    -0.923    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.573     0.106    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.124     0.230 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        9.994    10.224    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[0]_0
    Routing       SLICE_X46Y2          FDCE                                         f  pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][7]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.679    18.658    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/clk_out1
                  SLICE_X46Y2          FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][7]/C
                                       clock pessimism              0.480    19.139    
                                       clock uncertainty           -0.084    19.055    
                  SLICE_X46Y2          FDCE (Recov_fdce_C_CLR)     -0.361    18.694    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][7]
  ---------------------------------------------------------------------------------
                                       required time                         18.694    
                                       arrival time                         -10.224    
  ---------------------------------------------------------------------------------
                                       slack                                  8.470    

Slack (MET) :             8.470ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][8]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        11.147ns  (logic 0.580ns (5.203%)  route 10.567ns (94.797%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 18.658 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.617    -0.923    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.573     0.106    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.124     0.230 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        9.994    10.224    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[0]_0
    Routing       SLICE_X46Y2          FDCE                                         f  pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][8]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.679    18.658    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/clk_out1
                  SLICE_X46Y2          FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][8]/C
                                       clock pessimism              0.480    19.139    
                                       clock uncertainty           -0.084    19.055    
                  SLICE_X46Y2          FDCE (Recov_fdce_C_CLR)     -0.361    18.694    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][8]
  ---------------------------------------------------------------------------------
                                       required time                         18.694    
                                       arrival time                         -10.224    
  ---------------------------------------------------------------------------------
                                       slack                                  8.470    

Slack (MET) :             8.470ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][9]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        11.147ns  (logic 0.580ns (5.203%)  route 10.567ns (94.797%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 18.658 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.617    -0.923    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.573     0.106    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.124     0.230 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        9.994    10.224    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[0]_0
    Routing       SLICE_X46Y2          FDCE                                         f  pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][9]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.679    18.658    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/clk_out1
                  SLICE_X46Y2          FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][9]/C
                                       clock pessimism              0.480    19.139    
                                       clock uncertainty           -0.084    19.055    
                  SLICE_X46Y2          FDCE (Recov_fdce_C_CLR)     -0.361    18.694    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][9]
  ---------------------------------------------------------------------------------
                                       required time                         18.694    
                                       arrival time                         -10.224    
  ---------------------------------------------------------------------------------
                                       slack                                  8.470    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[18].rf_reg_tmp_reg[18][26]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.186ns (17.821%)  route 0.858ns (82.179%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.560    -0.604    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.191    -0.272    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.045    -0.227 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        0.667     0.440    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[1].rf_reg_tmp_reg[1][1]_0
    Routing       SLICE_X57Y65         FDCE                                         f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[18].rf_reg_tmp_reg[18][26]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.829    -0.844    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
                  SLICE_X57Y65         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[18].rf_reg_tmp_reg[18][26]/C
                                       clock pessimism              0.509    -0.335    
                  SLICE_X57Y65         FDCE (Remov_fdce_C_CLR)     -0.092    -0.427    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[18].rf_reg_tmp_reg[18][26]
  ---------------------------------------------------------------------------------
                                       required time                          0.427    
                                       arrival time                           0.440    
  ---------------------------------------------------------------------------------
                                       slack                                  0.867    

Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.186ns (16.871%)  route 0.916ns (83.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.560    -0.604    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.191    -0.272    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.045    -0.227 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        0.725     0.498    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/rdata_Q_reg[1][0]
    Routing       SLICE_X54Y56         FDCE                                         f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[26]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.834    -0.839    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/clk_out1
                  SLICE_X54Y56         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[26]/C
                                       clock pessimism              0.509    -0.330    
                  SLICE_X54Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.397    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[26]
  ---------------------------------------------------------------------------------
                                       required time                          0.397    
                                       arrival time                           0.498    
  ---------------------------------------------------------------------------------
                                       slack                                  0.896    

Slack (MET) :             0.921ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[20]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.186ns (16.871%)  route 0.916ns (83.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.560    -0.604    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.191    -0.272    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.045    -0.227 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        0.725     0.498    pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[0]_1
    Routing       SLICE_X55Y56         FDCE                                         f  pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[20]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.834    -0.839    pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/clk_out1
                  SLICE_X55Y56         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[20]/C
                                       clock pessimism              0.509    -0.330    
                  SLICE_X55Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.422    pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[20]
  ---------------------------------------------------------------------------------
                                       required time                          0.422    
                                       arrival time                           0.498    
  ---------------------------------------------------------------------------------
                                       slack                                  0.921    

Slack (MET) :             0.921ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[28].rf_reg_tmp_reg[28][26]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.186ns (16.569%)  route 0.937ns (83.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.560    -0.604    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.191    -0.272    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.045    -0.227 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        0.745     0.518    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[1].rf_reg_tmp_reg[1][1]_0
    Routing       SLICE_X58Y67         FDCE                                         f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[28].rf_reg_tmp_reg[28][26]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.829    -0.844    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
                  SLICE_X58Y67         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[28].rf_reg_tmp_reg[28][26]/C
                                       clock pessimism              0.509    -0.335    
                  SLICE_X58Y67         FDCE (Remov_fdce_C_CLR)     -0.067    -0.402    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[28].rf_reg_tmp_reg[28][26]
  ---------------------------------------------------------------------------------
                                       required time                          0.402    
                                       arrival time                           0.518    
  ---------------------------------------------------------------------------------
                                       slack                                  0.921    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[30].rf_reg_tmp_reg[30][26]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.186ns (16.569%)  route 0.937ns (83.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.560    -0.604    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.191    -0.272    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.045    -0.227 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        0.745     0.518    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[1].rf_reg_tmp_reg[1][1]_0
    Routing       SLICE_X59Y67         FDCE                                         f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[30].rf_reg_tmp_reg[30][26]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.829    -0.844    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
                  SLICE_X59Y67         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[30].rf_reg_tmp_reg[30][26]/C
                                       clock pessimism              0.509    -0.335    
                  SLICE_X59Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.427    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[30].rf_reg_tmp_reg[30][26]
  ---------------------------------------------------------------------------------
                                       required time                          0.427    
                                       arrival time                           0.518    
  ---------------------------------------------------------------------------------
                                       slack                                  0.946    

Slack (MET) :             0.957ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.186ns (15.989%)  route 0.977ns (84.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.560    -0.604    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.191    -0.272    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.045    -0.227 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        0.786     0.559    pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[0]_1
    Routing       SLICE_X54Y57         FDCE                                         f  pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[26]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.833    -0.840    pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/clk_out1
                  SLICE_X54Y57         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[26]/C
                                       clock pessimism              0.509    -0.331    
                  SLICE_X54Y57         FDCE (Remov_fdce_C_CLR)     -0.067    -0.398    pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[26]
  ---------------------------------------------------------------------------------
                                       required time                          0.398    
                                       arrival time                           0.559    
  ---------------------------------------------------------------------------------
                                       slack                                  0.957    

Slack (MET) :             0.957ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.186ns (15.989%)  route 0.977ns (84.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.560    -0.604    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.191    -0.272    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.045    -0.227 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        0.786     0.559    pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[0]_1
    Routing       SLICE_X54Y57         FDCE                                         f  pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[30]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.833    -0.840    pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/clk_out1
                  SLICE_X54Y57         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[30]/C
                                       clock pessimism              0.509    -0.331    
                  SLICE_X54Y57         FDCE (Remov_fdce_C_CLR)     -0.067    -0.398    pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[30]
  ---------------------------------------------------------------------------------
                                       required time                          0.398    
                                       arrival time                           0.559    
  ---------------------------------------------------------------------------------
                                       slack                                  0.957    

Slack (MET) :             0.961ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[24].rf_reg_tmp_reg[24][12]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.186ns (15.917%)  route 0.983ns (84.083%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.560    -0.604    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.191    -0.272    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.045    -0.227 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        0.791     0.564    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[1].rf_reg_tmp_reg[1][1]_0
    Routing       SLICE_X60Y60         FDCE                                         f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[24].rf_reg_tmp_reg[24][12]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.835    -0.838    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
                  SLICE_X60Y60         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[24].rf_reg_tmp_reg[24][12]/C
                                       clock pessimism              0.509    -0.329    
                  SLICE_X60Y60         FDCE (Remov_fdce_C_CLR)     -0.067    -0.396    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[24].rf_reg_tmp_reg[24][12]
  ---------------------------------------------------------------------------------
                                       required time                          0.396    
                                       arrival time                           0.564    
  ---------------------------------------------------------------------------------
                                       slack                                  0.961    

Slack (MET) :             0.961ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[24].rf_reg_tmp_reg[24][27]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.186ns (15.917%)  route 0.983ns (84.083%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.560    -0.604    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.191    -0.272    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.045    -0.227 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        0.791     0.564    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[1].rf_reg_tmp_reg[1][1]_0
    Routing       SLICE_X60Y60         FDCE                                         f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[24].rf_reg_tmp_reg[24][27]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.835    -0.838    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
                  SLICE_X60Y60         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[24].rf_reg_tmp_reg[24][27]/C
                                       clock pessimism              0.509    -0.329    
                  SLICE_X60Y60         FDCE (Remov_fdce_C_CLR)     -0.067    -0.396    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[24].rf_reg_tmp_reg[24][27]
  ---------------------------------------------------------------------------------
                                       required time                          0.396    
                                       arrival time                           0.564    
  ---------------------------------------------------------------------------------
                                       slack                                  0.961    

Slack (MET) :             0.968ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_gpio_i/gpio_padcfg_reg[10][3]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        1.166ns  (logic 0.186ns (15.953%)  route 0.980ns (84.047%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.560    -0.604    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.191    -0.272    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.045    -0.227 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        0.789     0.562    pulpino_inst/peripherals_i/apb_gpio_i/interrupt_reg_1
    Routing       SLICE_X50Y69         FDCE                                         f  pulpino_inst/peripherals_i/apb_gpio_i/gpio_padcfg_reg[10][3]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.825    -0.848    pulpino_inst/peripherals_i/apb_gpio_i/clk_out1
                  SLICE_X50Y69         FDCE                                         r  pulpino_inst/peripherals_i/apb_gpio_i/gpio_padcfg_reg[10][3]/C
                                       clock pessimism              0.509    -0.339    
                  SLICE_X50Y69         FDCE (Remov_fdce_C_CLR)     -0.067    -0.406    pulpino_inst/peripherals_i/apb_gpio_i/gpio_padcfg_reg[10][3]
  ---------------------------------------------------------------------------------
                                       required time                          0.406    
                                       arrival time                           0.562    
  ---------------------------------------------------------------------------------
                                       slack                                  0.968    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_xilinx_mmcm_1
  To Clock:  clk_out1_xilinx_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        8.267ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.783ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.267ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][18]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.151ns  (logic 0.580ns (5.201%)  route 10.571ns (94.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 18.504 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.617    -0.923    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.573     0.106    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.124     0.230 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        9.998    10.228    pulpino_inst/peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][0]_0
    Routing       SLICE_X15Y55         FDCE                                         f  pulpino_inst/peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][18]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.524    18.504    pulpino_inst/peripherals_i/apb_event_unit_i/i_event_unit/clk_out1
                  SLICE_X15Y55         FDCE                                         r  pulpino_inst/peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][18]/C
                                       clock pessimism              0.480    18.984    
                                       clock uncertainty           -0.084    18.901    
                  SLICE_X15Y55         FDCE (Recov_fdce_C_CLR)     -0.405    18.496    pulpino_inst/peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][18]
  ---------------------------------------------------------------------------------
                                       required time                         18.496    
                                       arrival time                         -10.228    
  ---------------------------------------------------------------------------------
                                       slack                                  8.267    

Slack (MET) :             8.408ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][22]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.180ns  (logic 0.580ns (5.188%)  route 10.600ns (94.812%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 18.672 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.617    -0.923    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.573     0.106    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.124     0.230 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)       10.027    10.257    pulpino_inst/peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[31]_0
    Routing       SLICE_X15Y49         FDCE                                         f  pulpino_inst/peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][22]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.693    18.672    pulpino_inst/peripherals_i/apb_event_unit_i/i_interrupt_unit/clk_out1
                  SLICE_X15Y49         FDCE                                         r  pulpino_inst/peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][22]/C
                                       clock pessimism              0.480    19.153    
                                       clock uncertainty           -0.084    19.069    
                  SLICE_X15Y49         FDCE (Recov_fdce_C_CLR)     -0.405    18.664    pulpino_inst/peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][22]
  ---------------------------------------------------------------------------------
                                       required time                         18.664    
                                       arrival time                         -10.257    
  ---------------------------------------------------------------------------------
                                       slack                                  8.408    

Slack (MET) :             8.426ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][5]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.147ns  (logic 0.580ns (5.203%)  route 10.567ns (94.797%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 18.658 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.617    -0.923    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.573     0.106    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.124     0.230 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        9.994    10.224    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[0]_0
    Routing       SLICE_X47Y2          FDCE                                         f  pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][5]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.679    18.658    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/clk_out1
                  SLICE_X47Y2          FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][5]/C
                                       clock pessimism              0.480    19.139    
                                       clock uncertainty           -0.084    19.055    
                  SLICE_X47Y2          FDCE (Recov_fdce_C_CLR)     -0.405    18.650    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][5]
  ---------------------------------------------------------------------------------
                                       required time                         18.650    
                                       arrival time                         -10.224    
  ---------------------------------------------------------------------------------
                                       slack                                  8.426    

Slack (MET) :             8.449ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][3]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.121ns  (logic 0.580ns (5.215%)  route 10.541ns (94.785%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.617    -0.923    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.573     0.106    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.124     0.230 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        9.968    10.198    pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[0]_0
    Routing       SLICE_X64Y10         FDCE                                         f  pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][3]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.675    18.654    pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/clk_out1
                  SLICE_X64Y10         FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][3]/C
                                       clock pessimism              0.480    19.135    
                                       clock uncertainty           -0.084    19.051    
                  SLICE_X64Y10         FDCE (Recov_fdce_C_CLR)     -0.405    18.646    pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][3]
  ---------------------------------------------------------------------------------
                                       required time                         18.646    
                                       arrival time                         -10.198    
  ---------------------------------------------------------------------------------
                                       slack                                  8.449    

Slack (MET) :             8.453ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][3]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.116ns  (logic 0.580ns (5.218%)  route 10.536ns (94.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.617    -0.923    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.573     0.106    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.124     0.230 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        9.963    10.193    pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[0]_0
    Routing       SLICE_X65Y10         FDCE                                         f  pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][3]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.675    18.654    pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/clk_out1
                  SLICE_X65Y10         FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][3]/C
                                       clock pessimism              0.480    19.135    
                                       clock uncertainty           -0.084    19.051    
                  SLICE_X65Y10         FDCE (Recov_fdce_C_CLR)     -0.405    18.646    pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][3]
  ---------------------------------------------------------------------------------
                                       required time                         18.646    
                                       arrival time                         -10.193    
  ---------------------------------------------------------------------------------
                                       slack                                  8.453    

Slack (MET) :             8.453ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][6]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.116ns  (logic 0.580ns (5.218%)  route 10.536ns (94.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.617    -0.923    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.573     0.106    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.124     0.230 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        9.963    10.193    pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[0]_0
    Routing       SLICE_X65Y10         FDCE                                         f  pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][6]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.675    18.654    pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/clk_out1
                  SLICE_X65Y10         FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][6]/C
                                       clock pessimism              0.480    19.135    
                                       clock uncertainty           -0.084    19.051    
                  SLICE_X65Y10         FDCE (Recov_fdce_C_CLR)     -0.405    18.646    pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][6]
  ---------------------------------------------------------------------------------
                                       required time                         18.646    
                                       arrival time                         -10.193    
  ---------------------------------------------------------------------------------
                                       slack                                  8.453    

Slack (MET) :             8.470ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][6]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.147ns  (logic 0.580ns (5.203%)  route 10.567ns (94.797%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 18.658 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.617    -0.923    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.573     0.106    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.124     0.230 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        9.994    10.224    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[0]_0
    Routing       SLICE_X46Y2          FDCE                                         f  pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][6]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.679    18.658    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/clk_out1
                  SLICE_X46Y2          FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][6]/C
                                       clock pessimism              0.480    19.139    
                                       clock uncertainty           -0.084    19.055    
                  SLICE_X46Y2          FDCE (Recov_fdce_C_CLR)     -0.361    18.694    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][6]
  ---------------------------------------------------------------------------------
                                       required time                         18.694    
                                       arrival time                         -10.224    
  ---------------------------------------------------------------------------------
                                       slack                                  8.470    

Slack (MET) :             8.470ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][7]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.147ns  (logic 0.580ns (5.203%)  route 10.567ns (94.797%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 18.658 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.617    -0.923    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.573     0.106    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.124     0.230 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        9.994    10.224    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[0]_0
    Routing       SLICE_X46Y2          FDCE                                         f  pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][7]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.679    18.658    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/clk_out1
                  SLICE_X46Y2          FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][7]/C
                                       clock pessimism              0.480    19.139    
                                       clock uncertainty           -0.084    19.055    
                  SLICE_X46Y2          FDCE (Recov_fdce_C_CLR)     -0.361    18.694    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][7]
  ---------------------------------------------------------------------------------
                                       required time                         18.694    
                                       arrival time                         -10.224    
  ---------------------------------------------------------------------------------
                                       slack                                  8.470    

Slack (MET) :             8.470ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][8]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.147ns  (logic 0.580ns (5.203%)  route 10.567ns (94.797%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 18.658 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.617    -0.923    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.573     0.106    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.124     0.230 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        9.994    10.224    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[0]_0
    Routing       SLICE_X46Y2          FDCE                                         f  pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][8]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.679    18.658    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/clk_out1
                  SLICE_X46Y2          FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][8]/C
                                       clock pessimism              0.480    19.139    
                                       clock uncertainty           -0.084    19.055    
                  SLICE_X46Y2          FDCE (Recov_fdce_C_CLR)     -0.361    18.694    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][8]
  ---------------------------------------------------------------------------------
                                       required time                         18.694    
                                       arrival time                         -10.224    
  ---------------------------------------------------------------------------------
                                       slack                                  8.470    

Slack (MET) :             8.470ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][9]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.147ns  (logic 0.580ns (5.203%)  route 10.567ns (94.797%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 18.658 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.617    -0.923    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.573     0.106    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.124     0.230 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        9.994    10.224    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[0]_0
    Routing       SLICE_X46Y2          FDCE                                         f  pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][9]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.679    18.658    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/clk_out1
                  SLICE_X46Y2          FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][9]/C
                                       clock pessimism              0.480    19.139    
                                       clock uncertainty           -0.084    19.055    
                  SLICE_X46Y2          FDCE (Recov_fdce_C_CLR)     -0.361    18.694    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][9]
  ---------------------------------------------------------------------------------
                                       required time                         18.694    
                                       arrival time                         -10.224    
  ---------------------------------------------------------------------------------
                                       slack                                  8.470    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[18].rf_reg_tmp_reg[18][26]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.186ns (17.821%)  route 0.858ns (82.179%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.560    -0.604    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.191    -0.272    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.045    -0.227 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        0.667     0.440    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[1].rf_reg_tmp_reg[1][1]_0
    Routing       SLICE_X57Y65         FDCE                                         f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[18].rf_reg_tmp_reg[18][26]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.829    -0.844    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
                  SLICE_X57Y65         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[18].rf_reg_tmp_reg[18][26]/C
                                       clock pessimism              0.509    -0.335    
                                       clock uncertainty            0.084    -0.252    
                  SLICE_X57Y65         FDCE (Remov_fdce_C_CLR)     -0.092    -0.344    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[18].rf_reg_tmp_reg[18][26]
  ---------------------------------------------------------------------------------
                                       required time                          0.344    
                                       arrival time                           0.440    
  ---------------------------------------------------------------------------------
                                       slack                                  0.783    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.186ns (16.871%)  route 0.916ns (83.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.560    -0.604    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.191    -0.272    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.045    -0.227 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        0.725     0.498    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/rdata_Q_reg[1][0]
    Routing       SLICE_X54Y56         FDCE                                         f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[26]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.834    -0.839    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/clk_out1
                  SLICE_X54Y56         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[26]/C
                                       clock pessimism              0.509    -0.330    
                                       clock uncertainty            0.084    -0.247    
                  SLICE_X54Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.314    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[26]
  ---------------------------------------------------------------------------------
                                       required time                          0.314    
                                       arrival time                           0.498    
  ---------------------------------------------------------------------------------
                                       slack                                  0.812    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[20]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.186ns (16.871%)  route 0.916ns (83.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.560    -0.604    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.191    -0.272    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.045    -0.227 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        0.725     0.498    pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[0]_1
    Routing       SLICE_X55Y56         FDCE                                         f  pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[20]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.834    -0.839    pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/clk_out1
                  SLICE_X55Y56         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[20]/C
                                       clock pessimism              0.509    -0.330    
                                       clock uncertainty            0.084    -0.247    
                  SLICE_X55Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.339    pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[20]
  ---------------------------------------------------------------------------------
                                       required time                          0.339    
                                       arrival time                           0.498    
  ---------------------------------------------------------------------------------
                                       slack                                  0.837    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[28].rf_reg_tmp_reg[28][26]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.186ns (16.569%)  route 0.937ns (83.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.560    -0.604    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.191    -0.272    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.045    -0.227 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        0.745     0.518    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[1].rf_reg_tmp_reg[1][1]_0
    Routing       SLICE_X58Y67         FDCE                                         f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[28].rf_reg_tmp_reg[28][26]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.829    -0.844    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
                  SLICE_X58Y67         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[28].rf_reg_tmp_reg[28][26]/C
                                       clock pessimism              0.509    -0.335    
                                       clock uncertainty            0.084    -0.252    
                  SLICE_X58Y67         FDCE (Remov_fdce_C_CLR)     -0.067    -0.319    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[28].rf_reg_tmp_reg[28][26]
  ---------------------------------------------------------------------------------
                                       required time                          0.319    
                                       arrival time                           0.518    
  ---------------------------------------------------------------------------------
                                       slack                                  0.837    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[30].rf_reg_tmp_reg[30][26]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.186ns (16.569%)  route 0.937ns (83.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.560    -0.604    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.191    -0.272    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.045    -0.227 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        0.745     0.518    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[1].rf_reg_tmp_reg[1][1]_0
    Routing       SLICE_X59Y67         FDCE                                         f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[30].rf_reg_tmp_reg[30][26]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.829    -0.844    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
                  SLICE_X59Y67         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[30].rf_reg_tmp_reg[30][26]/C
                                       clock pessimism              0.509    -0.335    
                                       clock uncertainty            0.084    -0.252    
                  SLICE_X59Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.344    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[30].rf_reg_tmp_reg[30][26]
  ---------------------------------------------------------------------------------
                                       required time                          0.344    
                                       arrival time                           0.518    
  ---------------------------------------------------------------------------------
                                       slack                                  0.862    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.186ns (15.989%)  route 0.977ns (84.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.560    -0.604    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.191    -0.272    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.045    -0.227 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        0.786     0.559    pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[0]_1
    Routing       SLICE_X54Y57         FDCE                                         f  pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[26]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.833    -0.840    pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/clk_out1
                  SLICE_X54Y57         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[26]/C
                                       clock pessimism              0.509    -0.331    
                                       clock uncertainty            0.084    -0.248    
                  SLICE_X54Y57         FDCE (Remov_fdce_C_CLR)     -0.067    -0.315    pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[26]
  ---------------------------------------------------------------------------------
                                       required time                          0.315    
                                       arrival time                           0.559    
  ---------------------------------------------------------------------------------
                                       slack                                  0.874    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.186ns (15.989%)  route 0.977ns (84.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.560    -0.604    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.191    -0.272    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.045    -0.227 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        0.786     0.559    pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[0]_1
    Routing       SLICE_X54Y57         FDCE                                         f  pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[30]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.833    -0.840    pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/clk_out1
                  SLICE_X54Y57         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[30]/C
                                       clock pessimism              0.509    -0.331    
                                       clock uncertainty            0.084    -0.248    
                  SLICE_X54Y57         FDCE (Remov_fdce_C_CLR)     -0.067    -0.315    pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[30]
  ---------------------------------------------------------------------------------
                                       required time                          0.315    
                                       arrival time                           0.559    
  ---------------------------------------------------------------------------------
                                       slack                                  0.874    

Slack (MET) :             0.877ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[24].rf_reg_tmp_reg[24][12]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.186ns (15.917%)  route 0.983ns (84.083%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.560    -0.604    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.191    -0.272    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.045    -0.227 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        0.791     0.564    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[1].rf_reg_tmp_reg[1][1]_0
    Routing       SLICE_X60Y60         FDCE                                         f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[24].rf_reg_tmp_reg[24][12]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.835    -0.838    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
                  SLICE_X60Y60         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[24].rf_reg_tmp_reg[24][12]/C
                                       clock pessimism              0.509    -0.329    
                                       clock uncertainty            0.084    -0.246    
                  SLICE_X60Y60         FDCE (Remov_fdce_C_CLR)     -0.067    -0.313    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[24].rf_reg_tmp_reg[24][12]
  ---------------------------------------------------------------------------------
                                       required time                          0.313    
                                       arrival time                           0.564    
  ---------------------------------------------------------------------------------
                                       slack                                  0.877    

Slack (MET) :             0.877ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[24].rf_reg_tmp_reg[24][27]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.186ns (15.917%)  route 0.983ns (84.083%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.560    -0.604    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.191    -0.272    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.045    -0.227 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        0.791     0.564    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[1].rf_reg_tmp_reg[1][1]_0
    Routing       SLICE_X60Y60         FDCE                                         f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[24].rf_reg_tmp_reg[24][27]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.835    -0.838    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
                  SLICE_X60Y60         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[24].rf_reg_tmp_reg[24][27]/C
                                       clock pessimism              0.509    -0.329    
                                       clock uncertainty            0.084    -0.246    
                  SLICE_X60Y60         FDCE (Remov_fdce_C_CLR)     -0.067    -0.313    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[24].rf_reg_tmp_reg[24][27]
  ---------------------------------------------------------------------------------
                                       required time                          0.313    
                                       arrival time                           0.564    
  ---------------------------------------------------------------------------------
                                       slack                                  0.877    

Slack (MET) :             0.884ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_gpio_i/gpio_padcfg_reg[10][3]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.166ns  (logic 0.186ns (15.953%)  route 0.980ns (84.047%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.560    -0.604    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.191    -0.272    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.045    -0.227 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        0.789     0.562    pulpino_inst/peripherals_i/apb_gpio_i/interrupt_reg_1
    Routing       SLICE_X50Y69         FDCE                                         f  pulpino_inst/peripherals_i/apb_gpio_i/gpio_padcfg_reg[10][3]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.825    -0.848    pulpino_inst/peripherals_i/apb_gpio_i/clk_out1
                  SLICE_X50Y69         FDCE                                         r  pulpino_inst/peripherals_i/apb_gpio_i/gpio_padcfg_reg[10][3]/C
                                       clock pessimism              0.509    -0.339    
                                       clock uncertainty            0.084    -0.256    
                  SLICE_X50Y69         FDCE (Remov_fdce_C_CLR)     -0.067    -0.323    pulpino_inst/peripherals_i/apb_gpio_i/gpio_padcfg_reg[10][3]
  ---------------------------------------------------------------------------------
                                       required time                          0.323    
                                       arrival time                           0.562    
  ---------------------------------------------------------------------------------
                                       slack                                  0.884    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_xilinx_mmcm
  To Clock:  clk_out1_xilinx_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack        8.267ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.783ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.267ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][18]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        11.151ns  (logic 0.580ns (5.201%)  route 10.571ns (94.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 18.504 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.617    -0.923    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.573     0.106    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.124     0.230 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        9.998    10.228    pulpino_inst/peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][0]_0
    Routing       SLICE_X15Y55         FDCE                                         f  pulpino_inst/peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][18]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.524    18.504    pulpino_inst/peripherals_i/apb_event_unit_i/i_event_unit/clk_out1
                  SLICE_X15Y55         FDCE                                         r  pulpino_inst/peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][18]/C
                                       clock pessimism              0.480    18.984    
                                       clock uncertainty           -0.084    18.901    
                  SLICE_X15Y55         FDCE (Recov_fdce_C_CLR)     -0.405    18.496    pulpino_inst/peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][18]
  ---------------------------------------------------------------------------------
                                       required time                         18.496    
                                       arrival time                         -10.228    
  ---------------------------------------------------------------------------------
                                       slack                                  8.267    

Slack (MET) :             8.408ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][22]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        11.180ns  (logic 0.580ns (5.188%)  route 10.600ns (94.812%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 18.672 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.617    -0.923    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.573     0.106    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.124     0.230 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)       10.027    10.257    pulpino_inst/peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[31]_0
    Routing       SLICE_X15Y49         FDCE                                         f  pulpino_inst/peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][22]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.693    18.672    pulpino_inst/peripherals_i/apb_event_unit_i/i_interrupt_unit/clk_out1
                  SLICE_X15Y49         FDCE                                         r  pulpino_inst/peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][22]/C
                                       clock pessimism              0.480    19.153    
                                       clock uncertainty           -0.084    19.069    
                  SLICE_X15Y49         FDCE (Recov_fdce_C_CLR)     -0.405    18.664    pulpino_inst/peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][22]
  ---------------------------------------------------------------------------------
                                       required time                         18.664    
                                       arrival time                         -10.257    
  ---------------------------------------------------------------------------------
                                       slack                                  8.408    

Slack (MET) :             8.426ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][5]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        11.147ns  (logic 0.580ns (5.203%)  route 10.567ns (94.797%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 18.658 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.617    -0.923    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.573     0.106    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.124     0.230 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        9.994    10.224    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[0]_0
    Routing       SLICE_X47Y2          FDCE                                         f  pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][5]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.679    18.658    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/clk_out1
                  SLICE_X47Y2          FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][5]/C
                                       clock pessimism              0.480    19.139    
                                       clock uncertainty           -0.084    19.055    
                  SLICE_X47Y2          FDCE (Recov_fdce_C_CLR)     -0.405    18.650    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][5]
  ---------------------------------------------------------------------------------
                                       required time                         18.650    
                                       arrival time                         -10.224    
  ---------------------------------------------------------------------------------
                                       slack                                  8.426    

Slack (MET) :             8.449ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][3]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        11.121ns  (logic 0.580ns (5.215%)  route 10.541ns (94.785%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.617    -0.923    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.573     0.106    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.124     0.230 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        9.968    10.198    pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[0]_0
    Routing       SLICE_X64Y10         FDCE                                         f  pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][3]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.675    18.654    pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/clk_out1
                  SLICE_X64Y10         FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][3]/C
                                       clock pessimism              0.480    19.135    
                                       clock uncertainty           -0.084    19.051    
                  SLICE_X64Y10         FDCE (Recov_fdce_C_CLR)     -0.405    18.646    pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][3]
  ---------------------------------------------------------------------------------
                                       required time                         18.646    
                                       arrival time                         -10.198    
  ---------------------------------------------------------------------------------
                                       slack                                  8.449    

Slack (MET) :             8.453ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][3]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        11.116ns  (logic 0.580ns (5.218%)  route 10.536ns (94.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.617    -0.923    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.573     0.106    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.124     0.230 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        9.963    10.193    pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[0]_0
    Routing       SLICE_X65Y10         FDCE                                         f  pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][3]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.675    18.654    pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/clk_out1
                  SLICE_X65Y10         FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][3]/C
                                       clock pessimism              0.480    19.135    
                                       clock uncertainty           -0.084    19.051    
                  SLICE_X65Y10         FDCE (Recov_fdce_C_CLR)     -0.405    18.646    pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][3]
  ---------------------------------------------------------------------------------
                                       required time                         18.646    
                                       arrival time                         -10.193    
  ---------------------------------------------------------------------------------
                                       slack                                  8.453    

Slack (MET) :             8.453ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][6]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        11.116ns  (logic 0.580ns (5.218%)  route 10.536ns (94.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.617    -0.923    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.573     0.106    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.124     0.230 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        9.963    10.193    pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[0]_0
    Routing       SLICE_X65Y10         FDCE                                         f  pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][6]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.675    18.654    pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/clk_out1
                  SLICE_X65Y10         FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][6]/C
                                       clock pessimism              0.480    19.135    
                                       clock uncertainty           -0.084    19.051    
                  SLICE_X65Y10         FDCE (Recov_fdce_C_CLR)     -0.405    18.646    pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][6]
  ---------------------------------------------------------------------------------
                                       required time                         18.646    
                                       arrival time                         -10.193    
  ---------------------------------------------------------------------------------
                                       slack                                  8.453    

Slack (MET) :             8.470ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][6]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        11.147ns  (logic 0.580ns (5.203%)  route 10.567ns (94.797%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 18.658 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.617    -0.923    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.573     0.106    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.124     0.230 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        9.994    10.224    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[0]_0
    Routing       SLICE_X46Y2          FDCE                                         f  pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][6]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.679    18.658    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/clk_out1
                  SLICE_X46Y2          FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][6]/C
                                       clock pessimism              0.480    19.139    
                                       clock uncertainty           -0.084    19.055    
                  SLICE_X46Y2          FDCE (Recov_fdce_C_CLR)     -0.361    18.694    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][6]
  ---------------------------------------------------------------------------------
                                       required time                         18.694    
                                       arrival time                         -10.224    
  ---------------------------------------------------------------------------------
                                       slack                                  8.470    

Slack (MET) :             8.470ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][7]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        11.147ns  (logic 0.580ns (5.203%)  route 10.567ns (94.797%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 18.658 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.617    -0.923    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.573     0.106    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.124     0.230 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        9.994    10.224    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[0]_0
    Routing       SLICE_X46Y2          FDCE                                         f  pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][7]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.679    18.658    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/clk_out1
                  SLICE_X46Y2          FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][7]/C
                                       clock pessimism              0.480    19.139    
                                       clock uncertainty           -0.084    19.055    
                  SLICE_X46Y2          FDCE (Recov_fdce_C_CLR)     -0.361    18.694    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][7]
  ---------------------------------------------------------------------------------
                                       required time                         18.694    
                                       arrival time                         -10.224    
  ---------------------------------------------------------------------------------
                                       slack                                  8.470    

Slack (MET) :             8.470ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][8]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        11.147ns  (logic 0.580ns (5.203%)  route 10.567ns (94.797%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 18.658 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.617    -0.923    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.573     0.106    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.124     0.230 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        9.994    10.224    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[0]_0
    Routing       SLICE_X46Y2          FDCE                                         f  pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][8]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.679    18.658    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/clk_out1
                  SLICE_X46Y2          FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][8]/C
                                       clock pessimism              0.480    19.139    
                                       clock uncertainty           -0.084    19.055    
                  SLICE_X46Y2          FDCE (Recov_fdce_C_CLR)     -0.361    18.694    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][8]
  ---------------------------------------------------------------------------------
                                       required time                         18.694    
                                       arrival time                         -10.224    
  ---------------------------------------------------------------------------------
                                       slack                                  8.470    

Slack (MET) :             8.470ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][9]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        11.147ns  (logic 0.580ns (5.203%)  route 10.567ns (94.797%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 18.658 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.617    -0.923    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.573     0.106    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.124     0.230 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        9.994    10.224    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[0]_0
    Routing       SLICE_X46Y2          FDCE                                         f  pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][9]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.679    18.658    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/clk_out1
                  SLICE_X46Y2          FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][9]/C
                                       clock pessimism              0.480    19.139    
                                       clock uncertainty           -0.084    19.055    
                  SLICE_X46Y2          FDCE (Recov_fdce_C_CLR)     -0.361    18.694    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][9]
  ---------------------------------------------------------------------------------
                                       required time                         18.694    
                                       arrival time                         -10.224    
  ---------------------------------------------------------------------------------
                                       slack                                  8.470    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[18].rf_reg_tmp_reg[18][26]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.186ns (17.821%)  route 0.858ns (82.179%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.560    -0.604    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.191    -0.272    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.045    -0.227 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        0.667     0.440    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[1].rf_reg_tmp_reg[1][1]_0
    Routing       SLICE_X57Y65         FDCE                                         f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[18].rf_reg_tmp_reg[18][26]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.829    -0.844    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
                  SLICE_X57Y65         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[18].rf_reg_tmp_reg[18][26]/C
                                       clock pessimism              0.509    -0.335    
                                       clock uncertainty            0.084    -0.252    
                  SLICE_X57Y65         FDCE (Remov_fdce_C_CLR)     -0.092    -0.344    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[18].rf_reg_tmp_reg[18][26]
  ---------------------------------------------------------------------------------
                                       required time                          0.344    
                                       arrival time                           0.440    
  ---------------------------------------------------------------------------------
                                       slack                                  0.783    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.186ns (16.871%)  route 0.916ns (83.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.560    -0.604    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.191    -0.272    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.045    -0.227 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        0.725     0.498    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/rdata_Q_reg[1][0]
    Routing       SLICE_X54Y56         FDCE                                         f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[26]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.834    -0.839    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/clk_out1
                  SLICE_X54Y56         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[26]/C
                                       clock pessimism              0.509    -0.330    
                                       clock uncertainty            0.084    -0.247    
                  SLICE_X54Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.314    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[26]
  ---------------------------------------------------------------------------------
                                       required time                          0.314    
                                       arrival time                           0.498    
  ---------------------------------------------------------------------------------
                                       slack                                  0.812    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[20]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.186ns (16.871%)  route 0.916ns (83.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.560    -0.604    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.191    -0.272    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.045    -0.227 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        0.725     0.498    pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[0]_1
    Routing       SLICE_X55Y56         FDCE                                         f  pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[20]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.834    -0.839    pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/clk_out1
                  SLICE_X55Y56         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[20]/C
                                       clock pessimism              0.509    -0.330    
                                       clock uncertainty            0.084    -0.247    
                  SLICE_X55Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.339    pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[20]
  ---------------------------------------------------------------------------------
                                       required time                          0.339    
                                       arrival time                           0.498    
  ---------------------------------------------------------------------------------
                                       slack                                  0.837    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[28].rf_reg_tmp_reg[28][26]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.186ns (16.569%)  route 0.937ns (83.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.560    -0.604    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.191    -0.272    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.045    -0.227 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        0.745     0.518    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[1].rf_reg_tmp_reg[1][1]_0
    Routing       SLICE_X58Y67         FDCE                                         f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[28].rf_reg_tmp_reg[28][26]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.829    -0.844    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
                  SLICE_X58Y67         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[28].rf_reg_tmp_reg[28][26]/C
                                       clock pessimism              0.509    -0.335    
                                       clock uncertainty            0.084    -0.252    
                  SLICE_X58Y67         FDCE (Remov_fdce_C_CLR)     -0.067    -0.319    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[28].rf_reg_tmp_reg[28][26]
  ---------------------------------------------------------------------------------
                                       required time                          0.319    
                                       arrival time                           0.518    
  ---------------------------------------------------------------------------------
                                       slack                                  0.837    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[30].rf_reg_tmp_reg[30][26]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.186ns (16.569%)  route 0.937ns (83.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.560    -0.604    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.191    -0.272    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.045    -0.227 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        0.745     0.518    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[1].rf_reg_tmp_reg[1][1]_0
    Routing       SLICE_X59Y67         FDCE                                         f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[30].rf_reg_tmp_reg[30][26]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.829    -0.844    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
                  SLICE_X59Y67         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[30].rf_reg_tmp_reg[30][26]/C
                                       clock pessimism              0.509    -0.335    
                                       clock uncertainty            0.084    -0.252    
                  SLICE_X59Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.344    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[30].rf_reg_tmp_reg[30][26]
  ---------------------------------------------------------------------------------
                                       required time                          0.344    
                                       arrival time                           0.518    
  ---------------------------------------------------------------------------------
                                       slack                                  0.862    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.186ns (15.989%)  route 0.977ns (84.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.560    -0.604    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.191    -0.272    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.045    -0.227 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        0.786     0.559    pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[0]_1
    Routing       SLICE_X54Y57         FDCE                                         f  pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[26]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.833    -0.840    pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/clk_out1
                  SLICE_X54Y57         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[26]/C
                                       clock pessimism              0.509    -0.331    
                                       clock uncertainty            0.084    -0.248    
                  SLICE_X54Y57         FDCE (Remov_fdce_C_CLR)     -0.067    -0.315    pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[26]
  ---------------------------------------------------------------------------------
                                       required time                          0.315    
                                       arrival time                           0.559    
  ---------------------------------------------------------------------------------
                                       slack                                  0.874    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.186ns (15.989%)  route 0.977ns (84.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.560    -0.604    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.191    -0.272    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.045    -0.227 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        0.786     0.559    pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[0]_1
    Routing       SLICE_X54Y57         FDCE                                         f  pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[30]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.833    -0.840    pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/clk_out1
                  SLICE_X54Y57         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[30]/C
                                       clock pessimism              0.509    -0.331    
                                       clock uncertainty            0.084    -0.248    
                  SLICE_X54Y57         FDCE (Remov_fdce_C_CLR)     -0.067    -0.315    pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[30]
  ---------------------------------------------------------------------------------
                                       required time                          0.315    
                                       arrival time                           0.559    
  ---------------------------------------------------------------------------------
                                       slack                                  0.874    

Slack (MET) :             0.877ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[24].rf_reg_tmp_reg[24][12]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.186ns (15.917%)  route 0.983ns (84.083%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.560    -0.604    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.191    -0.272    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.045    -0.227 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        0.791     0.564    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[1].rf_reg_tmp_reg[1][1]_0
    Routing       SLICE_X60Y60         FDCE                                         f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[24].rf_reg_tmp_reg[24][12]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.835    -0.838    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
                  SLICE_X60Y60         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[24].rf_reg_tmp_reg[24][12]/C
                                       clock pessimism              0.509    -0.329    
                                       clock uncertainty            0.084    -0.246    
                  SLICE_X60Y60         FDCE (Remov_fdce_C_CLR)     -0.067    -0.313    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[24].rf_reg_tmp_reg[24][12]
  ---------------------------------------------------------------------------------
                                       required time                          0.313    
                                       arrival time                           0.564    
  ---------------------------------------------------------------------------------
                                       slack                                  0.877    

Slack (MET) :             0.877ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[24].rf_reg_tmp_reg[24][27]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.186ns (15.917%)  route 0.983ns (84.083%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.560    -0.604    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.191    -0.272    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.045    -0.227 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        0.791     0.564    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[1].rf_reg_tmp_reg[1][1]_0
    Routing       SLICE_X60Y60         FDCE                                         f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[24].rf_reg_tmp_reg[24][27]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.835    -0.838    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
                  SLICE_X60Y60         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[24].rf_reg_tmp_reg[24][27]/C
                                       clock pessimism              0.509    -0.329    
                                       clock uncertainty            0.084    -0.246    
                  SLICE_X60Y60         FDCE (Remov_fdce_C_CLR)     -0.067    -0.313    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[24].rf_reg_tmp_reg[24][27]
  ---------------------------------------------------------------------------------
                                       required time                          0.313    
                                       arrival time                           0.564    
  ---------------------------------------------------------------------------------
                                       slack                                  0.877    

Slack (MET) :             0.884ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_gpio_i/gpio_padcfg_reg[10][3]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm rise@0.000ns)
  Data Path Delay:        1.166ns  (logic 0.186ns (15.953%)  route 0.980ns (84.047%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.560    -0.604    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.191    -0.272    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.045    -0.227 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        0.789     0.562    pulpino_inst/peripherals_i/apb_gpio_i/interrupt_reg_1
    Routing       SLICE_X50Y69         FDCE                                         f  pulpino_inst/peripherals_i/apb_gpio_i/gpio_padcfg_reg[10][3]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.825    -0.848    pulpino_inst/peripherals_i/apb_gpio_i/clk_out1
                  SLICE_X50Y69         FDCE                                         r  pulpino_inst/peripherals_i/apb_gpio_i/gpio_padcfg_reg[10][3]/C
                                       clock pessimism              0.509    -0.339    
                                       clock uncertainty            0.084    -0.256    
                  SLICE_X50Y69         FDCE (Remov_fdce_C_CLR)     -0.067    -0.323    pulpino_inst/peripherals_i/apb_gpio_i/gpio_padcfg_reg[10][3]
  ---------------------------------------------------------------------------------
                                       required time                          0.323    
                                       arrival time                           0.562    
  ---------------------------------------------------------------------------------
                                       slack                                  0.884    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_xilinx_mmcm_1
  To Clock:  clk_out1_xilinx_mmcm_1

Setup :            0  Failing Endpoints,  Worst Slack        8.269ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.269ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][18]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.151ns  (logic 0.580ns (5.201%)  route 10.571ns (94.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 18.504 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.617    -0.923    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.573     0.106    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.124     0.230 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        9.998    10.228    pulpino_inst/peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][0]_0
    Routing       SLICE_X15Y55         FDCE                                         f  pulpino_inst/peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][18]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.524    18.504    pulpino_inst/peripherals_i/apb_event_unit_i/i_event_unit/clk_out1
                  SLICE_X15Y55         FDCE                                         r  pulpino_inst/peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][18]/C
                                       clock pessimism              0.480    18.984    
                                       clock uncertainty           -0.082    18.903    
                  SLICE_X15Y55         FDCE (Recov_fdce_C_CLR)     -0.405    18.498    pulpino_inst/peripherals_i/apb_event_unit_i/i_event_unit/regs_q_reg[1][18]
  ---------------------------------------------------------------------------------
                                       required time                         18.498    
                                       arrival time                         -10.228    
  ---------------------------------------------------------------------------------
                                       slack                                  8.269    

Slack (MET) :             8.410ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][22]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.180ns  (logic 0.580ns (5.188%)  route 10.600ns (94.812%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 18.672 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.617    -0.923    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.573     0.106    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.124     0.230 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)       10.027    10.257    pulpino_inst/peripherals_i/apb_event_unit_i/i_interrupt_unit/irq_o_reg[31]_0
    Routing       SLICE_X15Y49         FDCE                                         f  pulpino_inst/peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][22]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.693    18.672    pulpino_inst/peripherals_i/apb_event_unit_i/i_interrupt_unit/clk_out1
                  SLICE_X15Y49         FDCE                                         r  pulpino_inst/peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][22]/C
                                       clock pessimism              0.480    19.153    
                                       clock uncertainty           -0.082    19.071    
                  SLICE_X15Y49         FDCE (Recov_fdce_C_CLR)     -0.405    18.666    pulpino_inst/peripherals_i/apb_event_unit_i/i_interrupt_unit/regs_q_reg[1][22]
  ---------------------------------------------------------------------------------
                                       required time                         18.666    
                                       arrival time                         -10.257    
  ---------------------------------------------------------------------------------
                                       slack                                  8.410    

Slack (MET) :             8.428ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][5]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.147ns  (logic 0.580ns (5.203%)  route 10.567ns (94.797%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 18.658 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.617    -0.923    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.573     0.106    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.124     0.230 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        9.994    10.224    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[0]_0
    Routing       SLICE_X47Y2          FDCE                                         f  pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][5]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.679    18.658    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/clk_out1
                  SLICE_X47Y2          FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][5]/C
                                       clock pessimism              0.480    19.139    
                                       clock uncertainty           -0.082    19.057    
                  SLICE_X47Y2          FDCE (Recov_fdce_C_CLR)     -0.405    18.652    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[63][5]
  ---------------------------------------------------------------------------------
                                       required time                         18.652    
                                       arrival time                         -10.224    
  ---------------------------------------------------------------------------------
                                       slack                                  8.428    

Slack (MET) :             8.451ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][3]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.121ns  (logic 0.580ns (5.215%)  route 10.541ns (94.785%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.617    -0.923    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.573     0.106    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.124     0.230 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        9.968    10.198    pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[0]_0
    Routing       SLICE_X64Y10         FDCE                                         f  pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][3]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.675    18.654    pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/clk_out1
                  SLICE_X64Y10         FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][3]/C
                                       clock pessimism              0.480    19.135    
                                       clock uncertainty           -0.082    19.053    
                  SLICE_X64Y10         FDCE (Recov_fdce_C_CLR)     -0.405    18.648    pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[63][3]
  ---------------------------------------------------------------------------------
                                       required time                         18.648    
                                       arrival time                         -10.198    
  ---------------------------------------------------------------------------------
                                       slack                                  8.451    

Slack (MET) :             8.455ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][3]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.116ns  (logic 0.580ns (5.218%)  route 10.536ns (94.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.617    -0.923    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.573     0.106    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.124     0.230 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        9.963    10.193    pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[0]_0
    Routing       SLICE_X65Y10         FDCE                                         f  pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][3]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.675    18.654    pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/clk_out1
                  SLICE_X65Y10         FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][3]/C
                                       clock pessimism              0.480    19.135    
                                       clock uncertainty           -0.082    19.053    
                  SLICE_X65Y10         FDCE (Recov_fdce_C_CLR)     -0.405    18.648    pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][3]
  ---------------------------------------------------------------------------------
                                       required time                         18.648    
                                       arrival time                         -10.193    
  ---------------------------------------------------------------------------------
                                       slack                                  8.455    

Slack (MET) :             8.455ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][6]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.116ns  (logic 0.580ns (5.218%)  route 10.536ns (94.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 18.654 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.617    -0.923    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.573     0.106    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.124     0.230 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        9.963    10.193    pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iRDAddr_reg[0]_0
    Routing       SLICE_X65Y10         FDCE                                         f  pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][6]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.675    18.654    pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/clk_out1
                  SLICE_X65Y10         FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][6]/C
                                       clock pessimism              0.480    19.135    
                                       clock uncertainty           -0.082    19.053    
                  SLICE_X65Y10         FDCE (Recov_fdce_C_CLR)     -0.405    18.648    pulpino_inst/peripherals_i/apb_uart_i/UART_TXFF/iFIFOMem_reg[57][6]
  ---------------------------------------------------------------------------------
                                       required time                         18.648    
                                       arrival time                         -10.193    
  ---------------------------------------------------------------------------------
                                       slack                                  8.455    

Slack (MET) :             8.472ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][6]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.147ns  (logic 0.580ns (5.203%)  route 10.567ns (94.797%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 18.658 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.617    -0.923    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.573     0.106    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.124     0.230 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        9.994    10.224    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[0]_0
    Routing       SLICE_X46Y2          FDCE                                         f  pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][6]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.679    18.658    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/clk_out1
                  SLICE_X46Y2          FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][6]/C
                                       clock pessimism              0.480    19.139    
                                       clock uncertainty           -0.082    19.057    
                  SLICE_X46Y2          FDCE (Recov_fdce_C_CLR)     -0.361    18.696    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][6]
  ---------------------------------------------------------------------------------
                                       required time                         18.696    
                                       arrival time                         -10.224    
  ---------------------------------------------------------------------------------
                                       slack                                  8.472    

Slack (MET) :             8.472ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][7]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.147ns  (logic 0.580ns (5.203%)  route 10.567ns (94.797%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 18.658 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.617    -0.923    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.573     0.106    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.124     0.230 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        9.994    10.224    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[0]_0
    Routing       SLICE_X46Y2          FDCE                                         f  pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][7]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.679    18.658    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/clk_out1
                  SLICE_X46Y2          FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][7]/C
                                       clock pessimism              0.480    19.139    
                                       clock uncertainty           -0.082    19.057    
                  SLICE_X46Y2          FDCE (Recov_fdce_C_CLR)     -0.361    18.696    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][7]
  ---------------------------------------------------------------------------------
                                       required time                         18.696    
                                       arrival time                         -10.224    
  ---------------------------------------------------------------------------------
                                       slack                                  8.472    

Slack (MET) :             8.472ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][8]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.147ns  (logic 0.580ns (5.203%)  route 10.567ns (94.797%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 18.658 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.617    -0.923    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.573     0.106    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.124     0.230 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        9.994    10.224    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[0]_0
    Routing       SLICE_X46Y2          FDCE                                         f  pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][8]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.679    18.658    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/clk_out1
                  SLICE_X46Y2          FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][8]/C
                                       clock pessimism              0.480    19.139    
                                       clock uncertainty           -0.082    19.057    
                  SLICE_X46Y2          FDCE (Recov_fdce_C_CLR)     -0.361    18.696    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][8]
  ---------------------------------------------------------------------------------
                                       required time                         18.696    
                                       arrival time                         -10.224    
  ---------------------------------------------------------------------------------
                                       slack                                  8.472    

Slack (MET) :             8.472ns  (required time - arrival time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][9]/CLR
                            (recovery check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_xilinx_mmcm_1 rise@20.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        11.147ns  (logic 0.580ns (5.203%)  route 10.567ns (94.797%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 18.658 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.617    -0.923    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.467 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.573     0.106    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.124     0.230 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        9.994    10.224    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iUSAGE_reg[0]_0
    Routing       SLICE_X46Y2          FDCE                                         f  pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][9]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                   20.000    20.000 r  
                  E3                                                0.000    20.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000    20.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           1.162    22.573    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -7.324    15.249 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           1.639    16.888    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        1.679    18.658    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/clk_out1
                  SLICE_X46Y2          FDCE                                         r  pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][9]/C
                                       clock pessimism              0.480    19.139    
                                       clock uncertainty           -0.082    19.057    
                  SLICE_X46Y2          FDCE (Recov_fdce_C_CLR)     -0.361    18.696    pulpino_inst/peripherals_i/apb_uart_i/UART_RXFF/iFIFOMem_reg[50][9]
  ---------------------------------------------------------------------------------
                                       required time                         18.696    
                                       arrival time                         -10.224    
  ---------------------------------------------------------------------------------
                                       slack                                  8.472    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[18].rf_reg_tmp_reg[18][26]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.186ns (17.821%)  route 0.858ns (82.179%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.560    -0.604    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.191    -0.272    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.045    -0.227 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        0.667     0.440    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[1].rf_reg_tmp_reg[1][1]_0
    Routing       SLICE_X57Y65         FDCE                                         f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[18].rf_reg_tmp_reg[18][26]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.829    -0.844    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
                  SLICE_X57Y65         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[18].rf_reg_tmp_reg[18][26]/C
                                       clock pessimism              0.509    -0.335    
                  SLICE_X57Y65         FDCE (Remov_fdce_C_CLR)     -0.092    -0.427    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[18].rf_reg_tmp_reg[18][26]
  ---------------------------------------------------------------------------------
                                       required time                          0.427    
                                       arrival time                           0.440    
  ---------------------------------------------------------------------------------
                                       slack                                  0.867    

Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.186ns (16.871%)  route 0.916ns (83.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.560    -0.604    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.191    -0.272    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.045    -0.227 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        0.725     0.498    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/rdata_Q_reg[1][0]
    Routing       SLICE_X54Y56         FDCE                                         f  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[26]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.834    -0.839    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/clk_out1
                  SLICE_X54Y56         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[26]/C
                                       clock pessimism              0.509    -0.330    
                  SLICE_X54Y56         FDCE (Remov_fdce_C_CLR)     -0.067    -0.397    pulpino_inst/core_region_i/CORE.RISCV_CORE/if_stage_i/pc_id_o_reg[26]
  ---------------------------------------------------------------------------------
                                       required time                          0.397    
                                       arrival time                           0.498    
  ---------------------------------------------------------------------------------
                                       slack                                  0.896    

Slack (MET) :             0.921ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[20]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.186ns (16.871%)  route 0.916ns (83.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.560    -0.604    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.191    -0.272    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.045    -0.227 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        0.725     0.498    pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[0]_1
    Routing       SLICE_X55Y56         FDCE                                         f  pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[20]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.834    -0.839    pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/clk_out1
                  SLICE_X55Y56         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[20]/C
                                       clock pessimism              0.509    -0.330    
                  SLICE_X55Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.422    pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[20]
  ---------------------------------------------------------------------------------
                                       required time                          0.422    
                                       arrival time                           0.498    
  ---------------------------------------------------------------------------------
                                       slack                                  0.921    

Slack (MET) :             0.921ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[28].rf_reg_tmp_reg[28][26]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.186ns (16.569%)  route 0.937ns (83.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.560    -0.604    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.191    -0.272    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.045    -0.227 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        0.745     0.518    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[1].rf_reg_tmp_reg[1][1]_0
    Routing       SLICE_X58Y67         FDCE                                         f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[28].rf_reg_tmp_reg[28][26]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.829    -0.844    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
                  SLICE_X58Y67         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[28].rf_reg_tmp_reg[28][26]/C
                                       clock pessimism              0.509    -0.335    
                  SLICE_X58Y67         FDCE (Remov_fdce_C_CLR)     -0.067    -0.402    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[28].rf_reg_tmp_reg[28][26]
  ---------------------------------------------------------------------------------
                                       required time                          0.402    
                                       arrival time                           0.518    
  ---------------------------------------------------------------------------------
                                       slack                                  0.921    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[30].rf_reg_tmp_reg[30][26]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.186ns (16.569%)  route 0.937ns (83.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.560    -0.604    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.191    -0.272    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.045    -0.227 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        0.745     0.518    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[1].rf_reg_tmp_reg[1][1]_0
    Routing       SLICE_X59Y67         FDCE                                         f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[30].rf_reg_tmp_reg[30][26]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.829    -0.844    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
                  SLICE_X59Y67         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[30].rf_reg_tmp_reg[30][26]/C
                                       clock pessimism              0.509    -0.335    
                  SLICE_X59Y67         FDCE (Remov_fdce_C_CLR)     -0.092    -0.427    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[30].rf_reg_tmp_reg[30][26]
  ---------------------------------------------------------------------------------
                                       required time                          0.427    
                                       arrival time                           0.518    
  ---------------------------------------------------------------------------------
                                       slack                                  0.946    

Slack (MET) :             0.957ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.186ns (15.989%)  route 0.977ns (84.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.560    -0.604    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.191    -0.272    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.045    -0.227 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        0.786     0.559    pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[0]_1
    Routing       SLICE_X54Y57         FDCE                                         f  pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[26]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.833    -0.840    pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/clk_out1
                  SLICE_X54Y57         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[26]/C
                                       clock pessimism              0.509    -0.331    
                  SLICE_X54Y57         FDCE (Remov_fdce_C_CLR)     -0.067    -0.398    pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[26]
  ---------------------------------------------------------------------------------
                                       required time                          0.398    
                                       arrival time                           0.559    
  ---------------------------------------------------------------------------------
                                       slack                                  0.957    

Slack (MET) :             0.957ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.186ns (15.989%)  route 0.977ns (84.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.560    -0.604    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.191    -0.272    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.045    -0.227 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        0.786     0.559    pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mcause_q_reg[0]_1
    Routing       SLICE_X54Y57         FDCE                                         f  pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[30]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.833    -0.840    pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/clk_out1
                  SLICE_X54Y57         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[30]/C
                                       clock pessimism              0.509    -0.331    
                  SLICE_X54Y57         FDCE (Remov_fdce_C_CLR)     -0.067    -0.398    pulpino_inst/core_region_i/CORE.RISCV_CORE/cs_registers_i/mepc_q_reg[30]
  ---------------------------------------------------------------------------------
                                       required time                          0.398    
                                       arrival time                           0.559    
  ---------------------------------------------------------------------------------
                                       slack                                  0.957    

Slack (MET) :             0.961ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[24].rf_reg_tmp_reg[24][12]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.186ns (15.917%)  route 0.983ns (84.083%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.560    -0.604    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.191    -0.272    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.045    -0.227 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        0.791     0.564    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[1].rf_reg_tmp_reg[1][1]_0
    Routing       SLICE_X60Y60         FDCE                                         f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[24].rf_reg_tmp_reg[24][12]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.835    -0.838    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
                  SLICE_X60Y60         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[24].rf_reg_tmp_reg[24][12]/C
                                       clock pessimism              0.509    -0.329    
                  SLICE_X60Y60         FDCE (Remov_fdce_C_CLR)     -0.067    -0.396    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[24].rf_reg_tmp_reg[24][12]
  ---------------------------------------------------------------------------------
                                       required time                          0.396    
                                       arrival time                           0.564    
  ---------------------------------------------------------------------------------
                                       slack                                  0.961    

Slack (MET) :             0.961ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[24].rf_reg_tmp_reg[24][27]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.186ns (15.917%)  route 0.983ns (84.083%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.560    -0.604    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.191    -0.272    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.045    -0.227 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        0.791     0.564    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[1].rf_reg_tmp_reg[1][1]_0
    Routing       SLICE_X60Y60         FDCE                                         f  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[24].rf_reg_tmp_reg[24][27]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.835    -0.838    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/clk_out1
                  SLICE_X60Y60         FDCE                                         r  pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[24].rf_reg_tmp_reg[24][27]/C
                                       clock pessimism              0.509    -0.329    
                  SLICE_X60Y60         FDCE (Remov_fdce_C_CLR)     -0.067    -0.396    pulpino_inst/core_region_i/CORE.RISCV_CORE/id_stage_i/registers_i/rf_gen[24].rf_reg_tmp_reg[24][27]
  ---------------------------------------------------------------------------------
                                       required time                          0.396    
                                       arrival time                           0.564    
  ---------------------------------------------------------------------------------
                                       slack                                  0.961    

Slack (MET) :             0.968ns  (arrival time - required time)
  Source:                 pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pulpino_inst/peripherals_i/apb_gpio_i/gpio_padcfg_reg[10][3]/CLR
                            (removal check against rising-edge clock clk_out1_xilinx_mmcm_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xilinx_mmcm_1 rise@0.000ns - clk_out1_xilinx_mmcm_1 rise@0.000ns)
  Data Path Delay:        1.166ns  (logic 0.186ns (15.953%)  route 0.980ns (84.047%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.560    -0.604    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/clk_out1
                  SLICE_X51Y101        FDCE                                         r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X51Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/s_rst_n_reg/Q
                                       net (fo=1, routed)           0.191    -0.272    pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/rstn_int
    Routing       SLICE_X51Y101                                                     r  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/I0
    Routing       SLICE_X51Y101        LUT1 (Prop_lut1_I0_O)        0.045    -0.227 f  pulpino_inst/clk_rst_gen_i/i_rst_gen_soc/FSM_sequential_CS[1]_i_2/O
                                       net (fo=7311, routed)        0.789     0.562    pulpino_inst/peripherals_i/apb_gpio_i/interrupt_reg_1
    Routing       SLICE_X50Y69         FDCE                                         f  pulpino_inst/peripherals_i/apb_gpio_i/gpio_padcfg_reg[10][3]/CLR
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_out1_xilinx_mmcm_1 rise edge)
                                                                    0.000     0.000 r  
                  E3                                                0.000     0.000 r  clk100mhz (IN)
                                       net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
                  E3                                                                r  clk_gen/inst/clkin1_ibufg/I
                  E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                                       net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_xilinx_mmcm
                  MMCME2_ADV_X1Y2                                                   r  clk_gen/inst/mmcm_adv_inst/CLKIN1
                  MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                                   -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                                       net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_out1_xilinx_mmcm
                  BUFGCTRL_X0Y16                                                    r  clk_gen/inst/clkout1_buf/I
                  BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                                       net (fo=7319, routed)        0.825    -0.848    pulpino_inst/peripherals_i/apb_gpio_i/clk_out1
                  SLICE_X50Y69         FDCE                                         r  pulpino_inst/peripherals_i/apb_gpio_i/gpio_padcfg_reg[10][3]/C
                                       clock pessimism              0.509    -0.339    
                  SLICE_X50Y69         FDCE (Remov_fdce_C_CLR)     -0.067    -0.406    pulpino_inst/peripherals_i/apb_gpio_i/gpio_padcfg_reg[10][3]
  ---------------------------------------------------------------------------------
                                       required time                          0.406    
                                       arrival time                           0.562    
  ---------------------------------------------------------------------------------
                                       slack                                  0.968    





