
---------- Begin Simulation Statistics ----------
final_tick                                 2684053500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 105891                       # Simulator instruction rate (inst/s)
host_mem_usage                                 889628                       # Number of bytes of host memory used
host_op_rate                                   125951                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    94.44                       # Real time elapsed on the host
host_tick_rate                               28421725                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      11894415                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002684                       # Number of seconds simulated
sim_ticks                                  2684053500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.613338                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  916883                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               920442                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             33488                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1424599                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2254                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3183                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              929                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1888697                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  170547                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          198                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   3085644                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2983737                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             32707                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1651947                       # Number of branches committed
system.cpu.commit.bw_lim_events                909916                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            1957                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1074604                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10016151                       # Number of instructions committed
system.cpu.commit.committedOps               11910566                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      5121448                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.325625                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.003597                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2271323     44.35%     44.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       778700     15.20%     59.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       415247      8.11%     67.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       300459      5.87%     73.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       251606      4.91%     78.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        85051      1.66%     80.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        75034      1.47%     81.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        34112      0.67%     82.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       909916     17.77%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5121448                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               146386                       # Number of function calls committed.
system.cpu.commit.int_insts                   9927237                       # Number of committed integer instructions.
system.cpu.commit.loads                       2000894                       # Number of loads committed
system.cpu.commit.membars                        1922                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         5074      0.04%      0.04% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6631221     55.68%     55.72% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           53992      0.45%     56.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               23      0.00%     56.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         176152      1.48%     57.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp          51045      0.43%     58.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt         201343      1.69%     59.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult        170599      1.43%     61.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc       395486      3.32%     64.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          60019      0.50%     65.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc        247994      2.08%     67.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     67.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            9096      0.08%     67.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     67.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11637      0.10%     67.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp           11420      0.10%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             634      0.01%     67.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          27829      0.23%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     67.62% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2000894     16.80%     84.42% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1856108     15.58%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11910566                       # Class of committed instruction
system.cpu.commit.refs                        3857002                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                   1926437                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      11894415                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.536811                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.536811                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1886281                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   799                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               890180                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               13243282                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1106027                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1987598                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  32964                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  3073                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                259825                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     1888697                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1525331                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3675211                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 17584                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       11284511                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   67490                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.351837                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1563739                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1089684                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        2.102139                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            5272695                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.560601                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.202552                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2676277     50.76%     50.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   319052      6.05%     56.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   279836      5.31%     62.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   268270      5.09%     67.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   226056      4.29%     71.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   222428      4.22%     75.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   161184      3.06%     78.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   122469      2.32%     81.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   997123     18.91%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5272695                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued         1906                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified         1906                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage           600                       # number of prefetches that crossed the page
system.cpu.idleCycles                           95414                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                38724                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1752170                       # Number of branches executed
system.cpu.iew.exec_nop                         18856                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.354080                       # Inst execution rate
system.cpu.iew.exec_refs                      4117149                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1958265                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  126186                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2168802                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               2018                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             12232                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2064716                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            12985555                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2158884                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             99709                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              12636960                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    564                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 26847                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  32964                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 27716                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            28412                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          154                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        26191                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       167886                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       208595                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            154                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20229                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          18495                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12521904                       # num instructions consuming a value
system.cpu.iew.wb_count                      12570610                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.584263                       # average fanout of values written-back
system.cpu.iew.wb_producers                   7316084                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.341720                       # insts written-back per cycle
system.cpu.iew.wb_sent                       12588013                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 14400886                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7314905                       # number of integer regfile writes
system.cpu.ipc                               1.862853                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.862853                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              5392      0.04%      0.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7116880     55.88%     55.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                57710      0.45%     56.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    29      0.00%     56.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              179679      1.41%     57.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               53056      0.42%     58.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt              206883      1.62%     59.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult             171061      1.34%     61.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc          395922      3.11%     64.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               61111      0.48%     64.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc             257437      2.02%     66.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     66.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                10132      0.08%     66.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     66.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                13321      0.10%     66.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                12276      0.10%     67.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  723      0.01%     67.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               30681      0.24%     67.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     67.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     67.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     67.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     67.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     67.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     67.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     67.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     67.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     67.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     67.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     67.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     67.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     67.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     67.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     67.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     67.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     67.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     67.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     67.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     67.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     67.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     67.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     67.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     67.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     67.30% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2176887     17.09%     84.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1987494     15.60%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12736674                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      500250                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.039276                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   53782     10.75%     10.75% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     10      0.00%     10.75% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     10.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   448      0.09%     10.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                   582      0.12%     10.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     10.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                50125     10.02%     20.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc             67088     13.41%     34.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                  2489      0.50%     34.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                48561      9.71%     44.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     44.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     44.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     44.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    553      0.11%     44.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                    515      0.10%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     44.81% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  68738     13.74%     58.55% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                207359     41.45%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11077378                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           27124330                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     10595935                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11884047                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   12964681                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  12736674                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2018                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1072211                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             22230                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             61                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       816600                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       5272695                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.415591                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.419111                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1683757     31.93%     31.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              784488     14.88%     46.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              543301     10.30%     57.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              693193     13.15%     70.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              477943      9.06%     79.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              355189      6.74%     86.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              287754      5.46%     91.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              204796      3.88%     95.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              242274      4.59%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5272695                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.372656                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                2154154                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads            4144188                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses      1974675                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes           2155015                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             59740                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            97944                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2168802                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2064716                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                12832374                       # number of misc regfile reads
system.cpu.misc_regfile_writes                1077076                       # number of misc regfile writes
system.cpu.numCycles                          5368109                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  191002                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              12621537                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 131558                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1209163                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 204899                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 36400                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              26125004                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               13121855                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            13785779                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2138144                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                1052709                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  32964                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               1440465                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1164126                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         14976088                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         260957                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              21358                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   1107352                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           2030                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups          2635576                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     17195090                       # The number of ROB reads
system.cpu.rob.rob_writes                    26121728                       # The number of ROB writes
system.cpu.timesIdled                             860                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                  2519798                       # number of vector regfile reads
system.cpu.vec_regfile_writes                 1887748                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    34                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6975                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         9510                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        20899                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1723                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5239                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5239                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1723                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            13                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        13937                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13937                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       445568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  445568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6975                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6975    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6975                       # Request fanout histogram
system.membus.reqLayer0.occupancy             8642500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           36780750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2684053500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              5578                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         8081                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          522                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             907                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             5636                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            5636                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1377                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4201                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          175                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          175                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3276                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        29012                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 32288                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       121536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1146752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1268288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            11389                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000088                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.009370                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  11388     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              11389                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           19066960                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          14843000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2065500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2684053500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   80                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 4104                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher           68                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4252                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  80                       # number of overall hits
system.l2.overall_hits::.cpu.data                4104                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher           68                       # number of overall hits
system.l2.overall_hits::total                    4252                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1229                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5733                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6962                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1229                       # number of overall misses
system.l2.overall_misses::.cpu.data              5733                       # number of overall misses
system.l2.overall_misses::total                  6962                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     95739500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    458996000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        554735500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     95739500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    458996000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       554735500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1309                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             9837                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher           68                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                11214                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1309                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            9837                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher           68                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               11214                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.938885                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.582800                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.620831                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.938885                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.582800                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.620831                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77900.325468                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80062.096634                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79680.479747                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77900.325468                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80062.096634                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79680.479747                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1229                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5733                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6962                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1229                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5733                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6962                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     83449500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    401666000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    485115500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     83449500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    401666000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    485115500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.938885                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.582800                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.620831                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.938885                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.582800                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.620831                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67900.325468                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70062.096634                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69680.479747                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67900.325468                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70062.096634                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69680.479747                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         8081                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             8081                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         8081                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         8081                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          521                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              521                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          521                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          521                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               397                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   397                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            5239                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5239                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    418697000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     418697000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          5636                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5636                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.929560                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.929560                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79919.259401                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79919.259401                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         5239                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5239                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    366307000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    366307000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.929560                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.929560                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69919.259401                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69919.259401                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             80                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher           68                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                148                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1229                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1229                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     95739500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     95739500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1309                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher           68                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1377                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.938885                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.892520                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77900.325468                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77900.325468                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1229                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1229                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     83449500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     83449500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.938885                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.892520                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67900.325468                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67900.325468                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          3707                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3707                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          494                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             494                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     40299000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     40299000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         4201                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4201                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.117591                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.117591                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81576.923077                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81576.923077                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          494                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          494                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     35359000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     35359000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.117591                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.117591                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71576.923077                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71576.923077                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data           162                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               162                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data           13                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              13                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          175                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           175                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.074286                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.074286                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       251000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       251000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.074286                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.074286                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19307.692308                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19307.692308                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2684053500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2665.647776                       # Cycle average of tags in use
system.l2.tags.total_refs                       20885                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      7137                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.926300                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       8.658494                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1075.484416                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1581.504866                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000066                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.008205                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.012066                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.020337                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          6975                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          138                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1210                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3026                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2601                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.053215                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    174321                       # Number of tag accesses
system.l2.tags.data_accesses                   174321                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2684053500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          78656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         366912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             445568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        78656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         78656                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1229                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5733                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6962                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          29304930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         136700703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             166005633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     29304930                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         29304930                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         29304930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        136700703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            166005633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1229.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5733.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000581500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               14536                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6962                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6962                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     67710750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   34810000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               198248250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9725.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28475.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     5311                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6962                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1648                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    269.320388                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   163.922717                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   311.471981                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          553     33.56%     33.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          623     37.80%     71.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          132      8.01%     79.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           55      3.34%     82.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           43      2.61%     85.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           21      1.27%     86.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           17      1.03%     87.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           10      0.61%     88.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          194     11.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1648                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 445568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  445568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       166.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    166.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2683965500                       # Total gap between requests
system.mem_ctrls.avgGap                     385516.45                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        78656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       366912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 29304930.024680957198                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 136700702.873471051455                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1229                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5733                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     32897250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    165351000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26767.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28841.97                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    76.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              5683440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3020820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            26110980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     211436160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        758080050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        392293440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1396624890                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        520.341674                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1012958750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     89440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1581654750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              6104700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              3233340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            23597700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     211436160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        760140030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        390558720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1395070650                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        519.762609                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1008555250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     89440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1586058250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2684053500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1523603                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1523603                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1523603                       # number of overall hits
system.cpu.icache.overall_hits::total         1523603                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1728                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1728                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1728                       # number of overall misses
system.cpu.icache.overall_misses::total          1728                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    123589000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    123589000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    123589000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    123589000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1525331                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1525331                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1525331                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1525331                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001133                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001133                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001133                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001133                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71521.412037                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71521.412037                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71521.412037                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71521.412037                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches                 9                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks          522                       # number of writebacks
system.cpu.icache.writebacks::total               522                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          419                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          419                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          419                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          419                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1309                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1309                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1309                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher           68                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1377                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     98644500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     98644500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     98644500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher       907402                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     99551902                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000858                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000858                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000858                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000903                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75358.670741                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75358.670741                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75358.670741                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 13344.147059                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72296.225127                       # average overall mshr miss latency
system.cpu.icache.replacements                    522                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1523603                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1523603                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1728                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1728                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    123589000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    123589000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1525331                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1525331                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001133                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001133                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71521.412037                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71521.412037                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          419                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          419                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1309                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1309                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     98644500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     98644500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000858                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000858                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75358.670741                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75358.670741                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher           68                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total           68                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher       907402                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total       907402                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 13344.147059                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 13344.147059                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2684053500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2684053500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           767.857495                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1524980                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1377                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1107.465505                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   719.222604                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    48.634891                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.702366                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.047495                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.749861                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           49                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024          806                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::3           46                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          166                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          640                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.047852                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3052039                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3052039                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2684053500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2684053500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2684053500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2684053500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2684053500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3938525                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3938525                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3939699                       # number of overall hits
system.cpu.dcache.overall_hits::total         3939699                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        39447                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          39447                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        39460                       # number of overall misses
system.cpu.dcache.overall_misses::total         39460                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1920269000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1920269000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1920269000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1920269000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3977972                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3977972                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3979159                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3979159                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009916                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009916                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009917                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009917                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48679.722159                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48679.722159                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48663.684744                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48663.684744                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         8081                       # number of writebacks
system.cpu.dcache.writebacks::total              8081                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        29439                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        29439                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        29439                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        29439                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        10008                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        10008                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        10012                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        10012                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    519454500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    519454500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    519757500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    519757500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002516                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002516                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002516                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002516                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 51903.926859                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51903.926859                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 51913.453855                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51913.453855                       # average overall mshr miss latency
system.cpu.dcache.replacements                   8988                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2109637                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2109637                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13516                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13516                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    343011000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    343011000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2123153                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2123153                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006366                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006366                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 25378.144421                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25378.144421                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9319                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9319                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4197                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4197                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     85753500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     85753500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001977                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001977                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20432.094353                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20432.094353                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1828888                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1828888                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        25924                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        25924                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1577034500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1577034500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1854812                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1854812                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.013977                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013977                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60832.992594                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60832.992594                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        20120                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        20120                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         5804                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5804                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    433484500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    433484500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003129                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003129                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74687.198484                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74687.198484                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1174                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1174                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1187                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1187                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.010952                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.010952                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       303000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       303000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.003370                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.003370                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        75750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        75750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       223500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       223500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31928.571429                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31928.571429                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       216500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       216500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30928.571429                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30928.571429                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         1952                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1952                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         1952                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1952                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data         1922                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1922                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         1922                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1922                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2684053500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           889.488967                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3953585                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             10012                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            394.884638                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            249500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   889.488967                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.868642                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.868642                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          221                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          651                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          152                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7976078                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7976078                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2684053500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2684053500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
