Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Nov 10 12:05:23 2022
| Host         : CB195-UL-41 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab_5_wrapper_timing_summary_routed.rpt -pb Lab_5_wrapper_timing_summary_routed.pb -rpx Lab_5_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab_5_wrapper
| Device       : 7z010-clg225
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: Lab_5_i/top_level_0/U0/debounce_BTN_0/btn_reg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_5_i/top_level_0/U0/debounce_BTN_2/btn_toggle_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: Lab_5_i/top_level_0/U0/reset_delay_len_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 33 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 32 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.571        0.000                      0                  411        0.122        0.000                      0                  411        9.500        0.000                       0                   198  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         13.571        0.000                      0                  369        0.122        0.000                      0                  369        9.500        0.000                       0                   198  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              16.527        0.000                      0                   42        0.691        0.000                      0                   42  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       13.571ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.571ns  (required time - arrival time)
  Source:                 Lab_5_i/top_level_0/U0/debounce_BTN_0/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/data_wr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.220ns  (logic 1.974ns (31.739%)  route 4.246ns (68.261%))
  Logic Levels:           6  (LDCE=1 LUT3=2 LUT6=3)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 22.760 - 20.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.666     2.974    Lab_5_i/top_level_0/U0/debounce_BTN_0/clk
    SLICE_X33Y33         FDRE                                         r  Lab_5_i/top_level_0/U0/debounce_BTN_0/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.456     3.430 r  Lab_5_i/top_level_0/U0/debounce_BTN_0/btn_reg_reg/Q
                         net (fo=11, routed)          0.867     4.297    Lab_5_i/top_level_0/U0/debounce_BTN_2/BTN_O
    SLICE_X37Y33         LUT3 (Prop_lut3_I2_O)        0.124     4.421 r  Lab_5_i/top_level_0/U0/debounce_BTN_2/r_reg_reg[3]_LDC_i_2/O
                         net (fo=3, routed)           0.342     4.763    Lab_5_i/top_level_0/U0/counter/r_reg2
    SLICE_X38Y33         LDCE (SetClr_ldce_CLR_Q)     0.898     5.661 f  Lab_5_i/top_level_0/U0/counter/r_reg_reg[3]_LDC/Q
                         net (fo=7, routed)           0.858     6.519    Lab_5_i/top_level_0/U0/counter/r_reg_reg[3]_LDC_n_0
    SLICE_X37Y33         LUT3 (Prop_lut3_I1_O)        0.124     6.643 r  Lab_5_i/top_level_0/U0/counter/r_reg[2]_i_5/O
                         net (fo=11, routed)          0.794     7.436    Lab_5_i/top_level_0/U0/counter/counter_value[3]
    SLICE_X38Y32         LUT6 (Prop_lut6_I1_O)        0.124     7.560 r  Lab_5_i/top_level_0/U0/counter/data_wr[2]_i_3/O
                         net (fo=1, routed)           0.656     8.216    Lab_5_i/top_level_0/U0/counter/data_wr[2]_i_3_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.340 r  Lab_5_i/top_level_0/U0/counter/data_wr[2]_i_2/O
                         net (fo=1, routed)           0.729     9.070    Lab_5_i/top_level_0/U0/TTL/data_wr_reg[2]_1
    SLICE_X38Y32         LUT6 (Prop_lut6_I5_O)        0.124     9.194 r  Lab_5_i/top_level_0/U0/TTL/data_wr[2]_i_1/O
                         net (fo=1, routed)           0.000     9.194    Lab_5_i/top_level_0/U0/TTL/data[2]
    SLICE_X38Y32         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/data_wr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.567    22.760    Lab_5_i/top_level_0/U0/TTL/clk
    SLICE_X38Y32         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/data_wr_reg[2]/C
                         clock pessimism              0.230    22.990    
                         clock uncertainty           -0.302    22.688    
    SLICE_X38Y32         FDRE (Setup_fdre_C_D)        0.077    22.765    Lab_5_i/top_level_0/U0/TTL/data_wr_reg[2]
  -------------------------------------------------------------------
                         required time                         22.765    
                         arrival time                          -9.194    
  -------------------------------------------------------------------
                         slack                                 13.571    

Slack (MET) :             13.660ns  (required time - arrival time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.084ns  (logic 3.164ns (52.005%)  route 2.920ns (47.995%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.764 - 20.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.740     3.048    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X40Y28         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDCE (Prop_fdce_C_Q)         0.456     3.504 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[2]/Q
                         net (fo=5, routed)           0.983     4.487    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[2]
    SLICE_X41Y30         LUT2 (Prop_lut2_I0_O)        0.124     4.611 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry_i_5/O
                         net (fo=1, routed)           0.000     4.611    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry_i_5_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.161 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.161    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.275 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.275    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__0_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.389    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__1_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.503 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__2/CO[3]
                         net (fo=35, routed)          1.937     7.440    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__2_n_0
    SLICE_X40Y28         LUT2 (Prop_lut2_I0_O)        0.124     7.564 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     7.564    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt[0]_i_5_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.114 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.114    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[0]_i_2_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.228 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.228    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[4]_i_1_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.342 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.342    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[8]_i_1_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.456 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.456    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[12]_i_1_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.570 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.570    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[16]_i_1_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.684 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.684    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[20]_i_1_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.798 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.798    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[24]_i_1_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.132 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.132    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[28]_i_1_n_6
    SLICE_X40Y35         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.571    22.764    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X40Y35         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[29]/C
                         clock pessimism              0.269    23.032    
                         clock uncertainty           -0.302    22.730    
    SLICE_X40Y35         FDCE (Setup_fdce_C_D)        0.062    22.792    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         22.792    
                         arrival time                          -9.132    
  -------------------------------------------------------------------
                         slack                                 13.660    

Slack (MET) :             13.681ns  (required time - arrival time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.063ns  (logic 3.143ns (51.839%)  route 2.920ns (48.161%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.764 - 20.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.740     3.048    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X40Y28         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDCE (Prop_fdce_C_Q)         0.456     3.504 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[2]/Q
                         net (fo=5, routed)           0.983     4.487    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[2]
    SLICE_X41Y30         LUT2 (Prop_lut2_I0_O)        0.124     4.611 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry_i_5/O
                         net (fo=1, routed)           0.000     4.611    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry_i_5_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.161 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.161    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.275 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.275    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__0_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.389    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__1_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.503 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__2/CO[3]
                         net (fo=35, routed)          1.937     7.440    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__2_n_0
    SLICE_X40Y28         LUT2 (Prop_lut2_I0_O)        0.124     7.564 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     7.564    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt[0]_i_5_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.114 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.114    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[0]_i_2_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.228 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.228    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[4]_i_1_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.342 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.342    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[8]_i_1_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.456 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.456    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[12]_i_1_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.570 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.570    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[16]_i_1_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.684 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.684    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[20]_i_1_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.798 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.798    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[24]_i_1_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.111 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.111    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[28]_i_1_n_4
    SLICE_X40Y35         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.571    22.764    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X40Y35         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[31]/C
                         clock pessimism              0.269    23.032    
                         clock uncertainty           -0.302    22.730    
    SLICE_X40Y35         FDCE (Setup_fdce_C_D)        0.062    22.792    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         22.792    
                         arrival time                          -9.111    
  -------------------------------------------------------------------
                         slack                                 13.681    

Slack (MET) :             13.755ns  (required time - arrival time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.989ns  (logic 3.069ns (51.244%)  route 2.920ns (48.756%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.764 - 20.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.740     3.048    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X40Y28         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDCE (Prop_fdce_C_Q)         0.456     3.504 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[2]/Q
                         net (fo=5, routed)           0.983     4.487    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[2]
    SLICE_X41Y30         LUT2 (Prop_lut2_I0_O)        0.124     4.611 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry_i_5/O
                         net (fo=1, routed)           0.000     4.611    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry_i_5_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.161 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.161    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.275 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.275    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__0_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.389    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__1_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.503 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__2/CO[3]
                         net (fo=35, routed)          1.937     7.440    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__2_n_0
    SLICE_X40Y28         LUT2 (Prop_lut2_I0_O)        0.124     7.564 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     7.564    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt[0]_i_5_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.114 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.114    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[0]_i_2_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.228 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.228    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[4]_i_1_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.342 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.342    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[8]_i_1_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.456 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.456    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[12]_i_1_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.570 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.570    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[16]_i_1_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.684 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.684    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[20]_i_1_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.798 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.798    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[24]_i_1_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.037 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.037    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[28]_i_1_n_5
    SLICE_X40Y35         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.571    22.764    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X40Y35         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[30]/C
                         clock pessimism              0.269    23.032    
                         clock uncertainty           -0.302    22.730    
    SLICE_X40Y35         FDCE (Setup_fdce_C_D)        0.062    22.792    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         22.792    
                         arrival time                          -9.037    
  -------------------------------------------------------------------
                         slack                                 13.755    

Slack (MET) :             13.771ns  (required time - arrival time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.973ns  (logic 3.053ns (51.113%)  route 2.920ns (48.887%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.764 - 20.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.740     3.048    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X40Y28         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDCE (Prop_fdce_C_Q)         0.456     3.504 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[2]/Q
                         net (fo=5, routed)           0.983     4.487    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[2]
    SLICE_X41Y30         LUT2 (Prop_lut2_I0_O)        0.124     4.611 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry_i_5/O
                         net (fo=1, routed)           0.000     4.611    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry_i_5_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.161 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.161    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.275 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.275    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__0_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.389    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__1_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.503 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__2/CO[3]
                         net (fo=35, routed)          1.937     7.440    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__2_n_0
    SLICE_X40Y28         LUT2 (Prop_lut2_I0_O)        0.124     7.564 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     7.564    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt[0]_i_5_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.114 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.114    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[0]_i_2_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.228 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.228    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[4]_i_1_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.342 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.342    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[8]_i_1_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.456 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.456    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[12]_i_1_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.570 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.570    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[16]_i_1_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.684 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.684    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[20]_i_1_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.798 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.798    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[24]_i_1_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.021 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.021    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[28]_i_1_n_7
    SLICE_X40Y35         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.571    22.764    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X40Y35         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[28]/C
                         clock pessimism              0.269    23.032    
                         clock uncertainty           -0.302    22.730    
    SLICE_X40Y35         FDCE (Setup_fdce_C_D)        0.062    22.792    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         22.792    
                         arrival time                          -9.021    
  -------------------------------------------------------------------
                         slack                                 13.771    

Slack (MET) :             13.773ns  (required time - arrival time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.970ns  (logic 3.050ns (51.089%)  route 2.920ns (48.911%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.763 - 20.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.740     3.048    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X40Y28         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDCE (Prop_fdce_C_Q)         0.456     3.504 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[2]/Q
                         net (fo=5, routed)           0.983     4.487    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[2]
    SLICE_X41Y30         LUT2 (Prop_lut2_I0_O)        0.124     4.611 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry_i_5/O
                         net (fo=1, routed)           0.000     4.611    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry_i_5_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.161 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.161    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.275 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.275    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__0_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.389    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__1_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.503 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__2/CO[3]
                         net (fo=35, routed)          1.937     7.440    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__2_n_0
    SLICE_X40Y28         LUT2 (Prop_lut2_I0_O)        0.124     7.564 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     7.564    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt[0]_i_5_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.114 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.114    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[0]_i_2_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.228 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.228    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[4]_i_1_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.342 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.342    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[8]_i_1_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.456 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.456    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[12]_i_1_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.570 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.570    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[16]_i_1_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.684 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.684    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[20]_i_1_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.018 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.018    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[24]_i_1_n_6
    SLICE_X40Y34         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.570    22.763    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X40Y34         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[25]/C
                         clock pessimism              0.269    23.031    
                         clock uncertainty           -0.302    22.729    
    SLICE_X40Y34         FDCE (Setup_fdce_C_D)        0.062    22.791    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         22.791    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                 13.773    

Slack (MET) :             13.773ns  (required time - arrival time)
  Source:                 Lab_5_i/top_level_0/U0/debounce_BTN_0/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/counter/r_reg_reg[3]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.686ns  (logic 1.878ns (33.026%)  route 3.808ns (66.974%))
  Logic Levels:           5  (LDCE=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 22.760 - 20.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.666     2.974    Lab_5_i/top_level_0/U0/debounce_BTN_0/clk
    SLICE_X33Y33         FDRE                                         r  Lab_5_i/top_level_0/U0/debounce_BTN_0/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.456     3.430 r  Lab_5_i/top_level_0/U0/debounce_BTN_0/btn_reg_reg/Q
                         net (fo=11, routed)          0.867     4.297    Lab_5_i/top_level_0/U0/debounce_BTN_2/BTN_O
    SLICE_X37Y33         LUT3 (Prop_lut3_I2_O)        0.124     4.421 r  Lab_5_i/top_level_0/U0/debounce_BTN_2/r_reg_reg[3]_LDC_i_2/O
                         net (fo=3, routed)           0.342     4.763    Lab_5_i/top_level_0/U0/counter/r_reg2
    SLICE_X38Y33         LDCE (SetClr_ldce_CLR_Q)     0.898     5.661 f  Lab_5_i/top_level_0/U0/counter/r_reg_reg[3]_LDC/Q
                         net (fo=7, routed)           0.858     6.519    Lab_5_i/top_level_0/U0/counter/r_reg_reg[3]_LDC_n_0
    SLICE_X37Y33         LUT3 (Prop_lut3_I1_O)        0.124     6.643 r  Lab_5_i/top_level_0/U0/counter/r_reg[2]_i_5/O
                         net (fo=11, routed)          0.427     7.070    Lab_5_i/top_level_0/U0/counter/counter_value[3]
    SLICE_X37Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.194 r  Lab_5_i/top_level_0/U0/counter/r_reg[3]_P_i_2/O
                         net (fo=2, routed)           0.650     7.844    Lab_5_i/top_level_0/U0/debounce_BTN_2/r_reg_reg[3]_P
    SLICE_X37Y33         LUT4 (Prop_lut4_I1_O)        0.152     7.996 r  Lab_5_i/top_level_0/U0/debounce_BTN_2/r_reg[3]_P_i_1/O
                         net (fo=1, routed)           0.665     8.660    Lab_5_i/top_level_0/U0/counter/r_reg_reg[3]_P_0[2]
    SLICE_X37Y33         FDPE                                         r  Lab_5_i/top_level_0/U0/counter/r_reg_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.568    22.760    Lab_5_i/top_level_0/U0/counter/clk
    SLICE_X37Y33         FDPE                                         r  Lab_5_i/top_level_0/U0/counter/r_reg_reg[3]_P/C
                         clock pessimism              0.230    22.991    
                         clock uncertainty           -0.302    22.689    
    SLICE_X37Y33         FDPE (Setup_fdpe_C_D)       -0.255    22.434    Lab_5_i/top_level_0/U0/counter/r_reg_reg[3]_P
  -------------------------------------------------------------------
                         required time                         22.434    
                         arrival time                          -8.660    
  -------------------------------------------------------------------
                         slack                                 13.773    

Slack (MET) :             13.794ns  (required time - arrival time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.949ns  (logic 3.029ns (50.916%)  route 2.920ns (49.084%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.763 - 20.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.740     3.048    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X40Y28         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDCE (Prop_fdce_C_Q)         0.456     3.504 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[2]/Q
                         net (fo=5, routed)           0.983     4.487    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[2]
    SLICE_X41Y30         LUT2 (Prop_lut2_I0_O)        0.124     4.611 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry_i_5/O
                         net (fo=1, routed)           0.000     4.611    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry_i_5_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.161 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.161    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.275 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.275    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__0_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.389    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__1_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.503 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__2/CO[3]
                         net (fo=35, routed)          1.937     7.440    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__2_n_0
    SLICE_X40Y28         LUT2 (Prop_lut2_I0_O)        0.124     7.564 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     7.564    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt[0]_i_5_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.114 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.114    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[0]_i_2_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.228 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.228    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[4]_i_1_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.342 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.342    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[8]_i_1_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.456 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.456    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[12]_i_1_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.570 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.570    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[16]_i_1_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.684 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.684    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[20]_i_1_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.997 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.997    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[24]_i_1_n_4
    SLICE_X40Y34         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.570    22.763    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X40Y34         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[27]/C
                         clock pessimism              0.269    23.031    
                         clock uncertainty           -0.302    22.729    
    SLICE_X40Y34         FDCE (Setup_fdce_C_D)        0.062    22.791    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         22.791    
                         arrival time                          -8.997    
  -------------------------------------------------------------------
                         slack                                 13.794    

Slack (MET) :             13.868ns  (required time - arrival time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.875ns  (logic 2.955ns (50.298%)  route 2.920ns (49.702%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.763 - 20.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.740     3.048    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X40Y28         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDCE (Prop_fdce_C_Q)         0.456     3.504 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[2]/Q
                         net (fo=5, routed)           0.983     4.487    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[2]
    SLICE_X41Y30         LUT2 (Prop_lut2_I0_O)        0.124     4.611 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry_i_5/O
                         net (fo=1, routed)           0.000     4.611    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry_i_5_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.161 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.161    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.275 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.275    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__0_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.389    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__1_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.503 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__2/CO[3]
                         net (fo=35, routed)          1.937     7.440    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__2_n_0
    SLICE_X40Y28         LUT2 (Prop_lut2_I0_O)        0.124     7.564 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     7.564    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt[0]_i_5_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.114 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.114    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[0]_i_2_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.228 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.228    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[4]_i_1_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.342 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.342    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[8]_i_1_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.456 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.456    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[12]_i_1_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.570 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.570    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[16]_i_1_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.684 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.684    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[20]_i_1_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.923 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.923    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[24]_i_1_n_5
    SLICE_X40Y34         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.570    22.763    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X40Y34         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[26]/C
                         clock pessimism              0.269    23.031    
                         clock uncertainty           -0.302    22.729    
    SLICE_X40Y34         FDCE (Setup_fdce_C_D)        0.062    22.791    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         22.791    
                         arrival time                          -8.923    
  -------------------------------------------------------------------
                         slack                                 13.868    

Slack (MET) :             13.884ns  (required time - arrival time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.859ns  (logic 2.939ns (50.162%)  route 2.920ns (49.838%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.763 - 20.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.740     3.048    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X40Y28         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDCE (Prop_fdce_C_Q)         0.456     3.504 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[2]/Q
                         net (fo=5, routed)           0.983     4.487    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[2]
    SLICE_X41Y30         LUT2 (Prop_lut2_I0_O)        0.124     4.611 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry_i_5/O
                         net (fo=1, routed)           0.000     4.611    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry_i_5_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.161 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.161    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.275 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.275    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__0_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.389 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.389    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__1_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.503 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__2/CO[3]
                         net (fo=35, routed)          1.937     7.440    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state1_carry__2_n_0
    SLICE_X40Y28         LUT2 (Prop_lut2_I0_O)        0.124     7.564 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     7.564    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt[0]_i_5_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.114 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.114    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[0]_i_2_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.228 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.228    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[4]_i_1_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.342 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.342    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[8]_i_1_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.456 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.456    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[12]_i_1_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.570 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.570    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[16]_i_1_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.684 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.684    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[20]_i_1_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.907 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.907    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[24]_i_1_n_7
    SLICE_X40Y34         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.570    22.763    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X40Y34         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[24]/C
                         clock pessimism              0.269    23.031    
                         clock uncertainty           -0.302    22.729    
    SLICE_X40Y34         FDCE (Setup_fdce_C_D)        0.062    22.791    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         22.791    
                         arrival time                          -8.907    
  -------------------------------------------------------------------
                         slack                                 13.884    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Lab_5_i/top_level_0/U0/debounce_BTN_2/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/debounce_BTN_2/btn_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.588     0.929    Lab_5_i/top_level_0/U0/debounce_BTN_2/clk
    SLICE_X43Y35         FDRE                                         r  Lab_5_i/top_level_0/U0/debounce_BTN_2/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  Lab_5_i/top_level_0/U0/debounce_BTN_2/btn_reg_reg/Q
                         net (fo=3, routed)           0.056     1.125    Lab_5_i/top_level_0/U0/debounce_BTN_2/btn_reg_reg_n_0
    SLICE_X43Y35         FDRE                                         r  Lab_5_i/top_level_0/U0/debounce_BTN_2/btn_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.856     1.226    Lab_5_i/top_level_0/U0/debounce_BTN_2/clk
    SLICE_X43Y35         FDRE                                         r  Lab_5_i/top_level_0/U0/debounce_BTN_2/btn_sync_reg[0]/C
                         clock pessimism             -0.297     0.929    
    SLICE_X43Y35         FDRE (Hold_fdre_C_D)         0.075     1.004    Lab_5_i/top_level_0/U0/debounce_BTN_2/btn_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Lab_5_i/top_level_0/U0/debounce_BTN_1/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/debounce_BTN_1/btn_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.559     0.900    Lab_5_i/top_level_0/U0/debounce_BTN_1/clk
    SLICE_X33Y34         FDRE                                         r  Lab_5_i/top_level_0/U0/debounce_BTN_1/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  Lab_5_i/top_level_0/U0/debounce_BTN_1/btn_reg_reg/Q
                         net (fo=3, routed)           0.067     1.108    Lab_5_i/top_level_0/U0/debounce_BTN_1/btn_reg_reg_n_0
    SLICE_X33Y34         FDRE                                         r  Lab_5_i/top_level_0/U0/debounce_BTN_1/btn_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.825     1.195    Lab_5_i/top_level_0/U0/debounce_BTN_1/clk
    SLICE_X33Y34         FDRE                                         r  Lab_5_i/top_level_0/U0/debounce_BTN_1/btn_sync_reg[0]/C
                         clock pessimism             -0.295     0.900    
    SLICE_X33Y34         FDRE (Hold_fdre_C_D)         0.075     0.975    Lab_5_i/top_level_0/U0/debounce_BTN_1/btn_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/byteSel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/data_wr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.247%)  route 0.145ns (43.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.584     0.925    Lab_5_i/top_level_0/U0/TTL/clk
    SLICE_X39Y32         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/byteSel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  Lab_5_i/top_level_0/U0/TTL/byteSel_reg[0]/Q
                         net (fo=16, routed)          0.145     1.210    Lab_5_i/top_level_0/U0/TTL/Q[0]
    SLICE_X38Y32         LUT6 (Prop_lut6_I0_O)        0.045     1.255 r  Lab_5_i/top_level_0/U0/TTL/data_wr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.255    Lab_5_i/top_level_0/U0/TTL/data[2]
    SLICE_X38Y32         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/data_wr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.851     1.221    Lab_5_i/top_level_0/U0/TTL/clk
    SLICE_X38Y32         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/data_wr_reg[2]/C
                         clock pessimism             -0.283     0.938    
    SLICE_X38Y32         FDRE (Hold_fdre_C_D)         0.120     1.058    Lab_5_i/top_level_0/U0/TTL/data_wr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Lab_5_i/top_level_0/U0/debounce_BTN_1/btn_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/debounce_BTN_1/btn_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.588     0.929    Lab_5_i/top_level_0/U0/debounce_BTN_1/clk
    SLICE_X40Y36         FDRE                                         r  Lab_5_i/top_level_0/U0/debounce_BTN_1/btn_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.128     1.057 f  Lab_5_i/top_level_0/U0/debounce_BTN_1/btn_sync_reg[1]/Q
                         net (fo=1, routed)           0.062     1.118    Lab_5_i/top_level_0/U0/debounce_BTN_1/btn_sync[1]
    SLICE_X40Y36         LUT2 (Prop_lut2_I1_O)        0.099     1.217 r  Lab_5_i/top_level_0/U0/debounce_BTN_1/btn_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.217    Lab_5_i/top_level_0/U0/debounce_BTN_1/btn_pulse_i_1_n_0
    SLICE_X40Y36         FDRE                                         r  Lab_5_i/top_level_0/U0/debounce_BTN_1/btn_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.856     1.226    Lab_5_i/top_level_0/U0/debounce_BTN_1/clk
    SLICE_X40Y36         FDRE                                         r  Lab_5_i/top_level_0/U0/debounce_BTN_1/btn_pulse_reg/C
                         clock pessimism             -0.297     0.929    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.091     1.020    Lab_5_i/top_level_0/U0/debounce_BTN_1/btn_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/byteSel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/data_wr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.575%)  route 0.149ns (44.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.584     0.925    Lab_5_i/top_level_0/U0/TTL/clk
    SLICE_X39Y32         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/byteSel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  Lab_5_i/top_level_0/U0/TTL/byteSel_reg[0]/Q
                         net (fo=16, routed)          0.149     1.214    Lab_5_i/top_level_0/U0/TTL/Q[0]
    SLICE_X38Y32         LUT6 (Prop_lut6_I3_O)        0.045     1.259 r  Lab_5_i/top_level_0/U0/TTL/data_wr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.259    Lab_5_i/top_level_0/U0/TTL/data[3]
    SLICE_X38Y32         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/data_wr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.851     1.221    Lab_5_i/top_level_0/U0/TTL/clk
    SLICE_X38Y32         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/data_wr_reg[3]/C
                         clock pessimism             -0.283     0.938    
    SLICE_X38Y32         FDRE (Hold_fdre_C_D)         0.121     1.059    Lab_5_i/top_level_0/U0/TTL/data_wr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/data_wr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.583     0.924    Lab_5_i/top_level_0/U0/TTL/clk
    SLICE_X38Y31         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/data_wr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDRE (Prop_fdre_C_Q)         0.164     1.087 r  Lab_5_i/top_level_0/U0/TTL/data_wr_reg[4]/Q
                         net (fo=1, routed)           0.110     1.198    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/Q[4]
    SLICE_X38Y30         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.849     1.219    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X38Y30         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/data_reg[4]/C
                         clock pessimism             -0.282     0.937    
    SLICE_X38Y30         FDRE (Hold_fdre_C_D)         0.059     0.996    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/data_wr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.111%)  route 0.139ns (45.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.584     0.925    Lab_5_i/top_level_0/U0/TTL/clk
    SLICE_X38Y32         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/data_wr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164     1.089 r  Lab_5_i/top_level_0/U0/TTL/data_wr_reg[2]/Q
                         net (fo=1, routed)           0.139     1.228    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/Q[2]
    SLICE_X41Y31         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.852     1.222    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X41Y31         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/data_reg[2]/C
                         clock pessimism             -0.262     0.960    
    SLICE_X41Y31         FDRE (Hold_fdre_C_D)         0.051     1.011    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 Lab_5_i/top_level_0/U0/clk_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/counter/r_reg_reg[3]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.494%)  route 0.162ns (46.506%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.584     0.925    Lab_5_i/top_level_0/U0/clk
    SLICE_X37Y32         FDRE                                         r  Lab_5_i/top_level_0/U0/clk_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  Lab_5_i/top_level_0/U0/clk_en_reg/Q
                         net (fo=3, routed)           0.162     1.227    Lab_5_i/top_level_0/U0/counter/r_reg_reg[0]_C_1
    SLICE_X37Y34         LUT6 (Prop_lut6_I2_O)        0.045     1.272 r  Lab_5_i/top_level_0/U0/counter/r_reg[3]_C_i_1/O
                         net (fo=1, routed)           0.000     1.272    Lab_5_i/top_level_0/U0/counter/r_reg[3]_C_i_1_n_0
    SLICE_X37Y34         FDCE                                         r  Lab_5_i/top_level_0/U0/counter/r_reg_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.853     1.223    Lab_5_i/top_level_0/U0/counter/clk
    SLICE_X37Y34         FDCE                                         r  Lab_5_i/top_level_0/U0/counter/r_reg_reg[3]_C/C
                         clock pessimism             -0.282     0.941    
    SLICE_X37Y34         FDCE (Hold_fdce_C_D)         0.091     1.032    Lab_5_i/top_level_0/U0/counter/r_reg_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/ena_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.007%)  route 0.146ns (43.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.583     0.924    Lab_5_i/top_level_0/U0/TTL/clk
    SLICE_X41Y29         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.141     1.064 f  Lab_5_i/top_level_0/U0/TTL/state_reg[1]/Q
                         net (fo=8, routed)           0.146     1.211    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/state[1]
    SLICE_X41Y29         LUT6 (Prop_lut6_I3_O)        0.045     1.256 r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/ena_i_1/O
                         net (fo=1, routed)           0.000     1.256    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial_n_2
    SLICE_X41Y29         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/ena_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.850     1.220    Lab_5_i/top_level_0/U0/TTL/clk
    SLICE_X41Y29         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/ena_reg/C
                         clock pessimism             -0.296     0.924    
    SLICE_X41Y29         FDRE (Hold_fdre_C_D)         0.091     1.015    Lab_5_i/top_level_0/U0/TTL/ena_reg
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 Lab_5_i/top_level_0/U0/count_enable_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/count_enable_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.578     0.919    Lab_5_i/top_level_0/U0/clk
    SLICE_X37Y26         FDRE                                         r  Lab_5_i/top_level_0/U0/count_enable_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.141     1.059 f  Lab_5_i/top_level_0/U0/count_enable_reg[0]/Q
                         net (fo=3, routed)           0.168     1.228    Lab_5_i/top_level_0/U0/count_enable[0]
    SLICE_X37Y26         LUT1 (Prop_lut1_I0_O)        0.042     1.270 r  Lab_5_i/top_level_0/U0/count_enable[0]_i_1/O
                         net (fo=1, routed)           0.000     1.270    Lab_5_i/top_level_0/U0/count_enable_0[0]
    SLICE_X37Y26         FDRE                                         r  Lab_5_i/top_level_0/U0/count_enable_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.844     1.214    Lab_5_i/top_level_0/U0/clk
    SLICE_X37Y26         FDRE                                         r  Lab_5_i/top_level_0/U0/count_enable_reg[0]/C
                         clock pessimism             -0.295     0.919    
    SLICE_X37Y26         FDRE (Hold_fdre_C_D)         0.105     1.024    Lab_5_i/top_level_0/U0/count_enable_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X40Y34   Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[25]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X40Y34   Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[26]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X40Y34   Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[27]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X40Y35   Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[28]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X40Y35   Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[29]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X40Y28   Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X40Y35   Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[30]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X40Y35   Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[31]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X40Y28   Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y28   Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y28   Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y28   Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y28   Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y29   Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y31   Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/data_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y31   Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/data_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y30   Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/data_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y30   Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/data_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y30   Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/data_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X32Y32   Lab_5_i/top_level_0/U0/debounce_BTN_1/btn_cntr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X32Y32   Lab_5_i/top_level_0/U0/debounce_BTN_1/btn_cntr_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X32Y32   Lab_5_i/top_level_0/U0/debounce_BTN_1/btn_cntr_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X32Y32   Lab_5_i/top_level_0/U0/debounce_BTN_1/btn_cntr_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y25   Lab_5_i/top_level_0/U0/count_enable_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y25   Lab_5_i/top_level_0/U0/count_enable_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y25   Lab_5_i/top_level_0/U0/count_enable_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y25   Lab_5_i/top_level_0/U0/count_enable_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X33Y32   Lab_5_i/top_level_0/U0/debounce_BTN_0/btn_cntr_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X33Y32   Lab_5_i/top_level_0/U0/debounce_BTN_0/btn_cntr_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       16.527ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.691ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.527ns  (required time - arrival time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.580ns (21.096%)  route 2.169ns (78.904%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.764 - 20.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.741     3.049    Lab_5_i/top_level_0/U0/TTL/clk
    SLICE_X43Y29         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/Q
                         net (fo=3, routed)           0.828     4.333    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/reset_n
    SLICE_X41Y29         LUT1 (Prop_lut1_I0_O)        0.124     4.457 f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2/O
                         net (fo=36, routed)          1.341     5.798    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2_n_0
    SLICE_X40Y35         FDCE                                         f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.571    22.764    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X40Y35         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[28]/C
                         clock pessimism              0.269    23.032    
                         clock uncertainty           -0.302    22.730    
    SLICE_X40Y35         FDCE (Recov_fdce_C_CLR)     -0.405    22.325    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         22.325    
                         arrival time                          -5.798    
  -------------------------------------------------------------------
                         slack                                 16.527    

Slack (MET) :             16.527ns  (required time - arrival time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.580ns (21.096%)  route 2.169ns (78.904%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.764 - 20.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.741     3.049    Lab_5_i/top_level_0/U0/TTL/clk
    SLICE_X43Y29         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/Q
                         net (fo=3, routed)           0.828     4.333    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/reset_n
    SLICE_X41Y29         LUT1 (Prop_lut1_I0_O)        0.124     4.457 f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2/O
                         net (fo=36, routed)          1.341     5.798    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2_n_0
    SLICE_X40Y35         FDCE                                         f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.571    22.764    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X40Y35         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[29]/C
                         clock pessimism              0.269    23.032    
                         clock uncertainty           -0.302    22.730    
    SLICE_X40Y35         FDCE (Recov_fdce_C_CLR)     -0.405    22.325    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         22.325    
                         arrival time                          -5.798    
  -------------------------------------------------------------------
                         slack                                 16.527    

Slack (MET) :             16.527ns  (required time - arrival time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.580ns (21.096%)  route 2.169ns (78.904%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.764 - 20.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.741     3.049    Lab_5_i/top_level_0/U0/TTL/clk
    SLICE_X43Y29         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/Q
                         net (fo=3, routed)           0.828     4.333    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/reset_n
    SLICE_X41Y29         LUT1 (Prop_lut1_I0_O)        0.124     4.457 f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2/O
                         net (fo=36, routed)          1.341     5.798    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2_n_0
    SLICE_X40Y35         FDCE                                         f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.571    22.764    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X40Y35         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[30]/C
                         clock pessimism              0.269    23.032    
                         clock uncertainty           -0.302    22.730    
    SLICE_X40Y35         FDCE (Recov_fdce_C_CLR)     -0.405    22.325    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         22.325    
                         arrival time                          -5.798    
  -------------------------------------------------------------------
                         slack                                 16.527    

Slack (MET) :             16.527ns  (required time - arrival time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[31]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.580ns (21.096%)  route 2.169ns (78.904%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.764 - 20.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.741     3.049    Lab_5_i/top_level_0/U0/TTL/clk
    SLICE_X43Y29         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/Q
                         net (fo=3, routed)           0.828     4.333    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/reset_n
    SLICE_X41Y29         LUT1 (Prop_lut1_I0_O)        0.124     4.457 f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2/O
                         net (fo=36, routed)          1.341     5.798    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2_n_0
    SLICE_X40Y35         FDCE                                         f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.571    22.764    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X40Y35         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[31]/C
                         clock pessimism              0.269    23.032    
                         clock uncertainty           -0.302    22.730    
    SLICE_X40Y35         FDCE (Recov_fdce_C_CLR)     -0.405    22.325    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         22.325    
                         arrival time                          -5.798    
  -------------------------------------------------------------------
                         slack                                 16.527    

Slack (MET) :             16.664ns  (required time - arrival time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[24]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 0.580ns (22.214%)  route 2.031ns (77.786%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.763 - 20.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.741     3.049    Lab_5_i/top_level_0/U0/TTL/clk
    SLICE_X43Y29         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/Q
                         net (fo=3, routed)           0.828     4.333    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/reset_n
    SLICE_X41Y29         LUT1 (Prop_lut1_I0_O)        0.124     4.457 f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2/O
                         net (fo=36, routed)          1.203     5.660    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2_n_0
    SLICE_X40Y34         FDCE                                         f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.570    22.763    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X40Y34         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[24]/C
                         clock pessimism              0.269    23.031    
                         clock uncertainty           -0.302    22.729    
    SLICE_X40Y34         FDCE (Recov_fdce_C_CLR)     -0.405    22.324    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         22.324    
                         arrival time                          -5.660    
  -------------------------------------------------------------------
                         slack                                 16.664    

Slack (MET) :             16.664ns  (required time - arrival time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 0.580ns (22.214%)  route 2.031ns (77.786%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.763 - 20.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.741     3.049    Lab_5_i/top_level_0/U0/TTL/clk
    SLICE_X43Y29         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/Q
                         net (fo=3, routed)           0.828     4.333    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/reset_n
    SLICE_X41Y29         LUT1 (Prop_lut1_I0_O)        0.124     4.457 f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2/O
                         net (fo=36, routed)          1.203     5.660    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2_n_0
    SLICE_X40Y34         FDCE                                         f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.570    22.763    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X40Y34         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[25]/C
                         clock pessimism              0.269    23.031    
                         clock uncertainty           -0.302    22.729    
    SLICE_X40Y34         FDCE (Recov_fdce_C_CLR)     -0.405    22.324    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         22.324    
                         arrival time                          -5.660    
  -------------------------------------------------------------------
                         slack                                 16.664    

Slack (MET) :             16.664ns  (required time - arrival time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 0.580ns (22.214%)  route 2.031ns (77.786%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.763 - 20.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.741     3.049    Lab_5_i/top_level_0/U0/TTL/clk
    SLICE_X43Y29         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/Q
                         net (fo=3, routed)           0.828     4.333    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/reset_n
    SLICE_X41Y29         LUT1 (Prop_lut1_I0_O)        0.124     4.457 f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2/O
                         net (fo=36, routed)          1.203     5.660    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2_n_0
    SLICE_X40Y34         FDCE                                         f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.570    22.763    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X40Y34         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[26]/C
                         clock pessimism              0.269    23.031    
                         clock uncertainty           -0.302    22.729    
    SLICE_X40Y34         FDCE (Recov_fdce_C_CLR)     -0.405    22.324    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         22.324    
                         arrival time                          -5.660    
  -------------------------------------------------------------------
                         slack                                 16.664    

Slack (MET) :             16.664ns  (required time - arrival time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[27]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 0.580ns (22.214%)  route 2.031ns (77.786%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.763 - 20.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.741     3.049    Lab_5_i/top_level_0/U0/TTL/clk
    SLICE_X43Y29         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/Q
                         net (fo=3, routed)           0.828     4.333    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/reset_n
    SLICE_X41Y29         LUT1 (Prop_lut1_I0_O)        0.124     4.457 f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2/O
                         net (fo=36, routed)          1.203     5.660    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2_n_0
    SLICE_X40Y34         FDCE                                         f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.570    22.763    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X40Y34         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[27]/C
                         clock pessimism              0.269    23.031    
                         clock uncertainty           -0.302    22.729    
    SLICE_X40Y34         FDCE (Recov_fdce_C_CLR)     -0.405    22.324    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         22.324    
                         arrival time                          -5.660    
  -------------------------------------------------------------------
                         slack                                 16.664    

Slack (MET) :             16.809ns  (required time - arrival time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 0.580ns (23.560%)  route 1.882ns (76.440%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 22.758 - 20.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.741     3.049    Lab_5_i/top_level_0/U0/TTL/clk
    SLICE_X43Y29         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/Q
                         net (fo=3, routed)           0.828     4.333    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/reset_n
    SLICE_X41Y29         LUT1 (Prop_lut1_I0_O)        0.124     4.457 f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2/O
                         net (fo=36, routed)          1.053     5.511    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2_n_0
    SLICE_X40Y31         FDCE                                         f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.566    22.759    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X40Y31         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[12]/C
                         clock pessimism              0.269    23.027    
                         clock uncertainty           -0.302    22.725    
    SLICE_X40Y31         FDCE (Recov_fdce_C_CLR)     -0.405    22.320    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         22.320    
                         arrival time                          -5.511    
  -------------------------------------------------------------------
                         slack                                 16.809    

Slack (MET) :             16.809ns  (required time - arrival time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 0.580ns (23.560%)  route 1.882ns (76.440%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 22.758 - 20.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.741     3.049    Lab_5_i/top_level_0/U0/TTL/clk
    SLICE_X43Y29         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/Q
                         net (fo=3, routed)           0.828     4.333    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/reset_n
    SLICE_X41Y29         LUT1 (Prop_lut1_I0_O)        0.124     4.457 f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2/O
                         net (fo=36, routed)          1.053     5.511    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2_n_0
    SLICE_X40Y31         FDCE                                         f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         1.566    22.759    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X40Y31         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[13]/C
                         clock pessimism              0.269    23.027    
                         clock uncertainty           -0.302    22.725    
    SLICE_X40Y31         FDCE (Recov_fdce_C_CLR)     -0.405    22.320    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         22.320    
                         arrival time                          -5.511    
  -------------------------------------------------------------------
                         slack                                 16.809    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.186ns (30.345%)  route 0.427ns (69.655%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.583     0.924    Lab_5_i/top_level_0/U0/TTL/clk
    SLICE_X43Y29         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/Q
                         net (fo=3, routed)           0.291     1.356    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/reset_n
    SLICE_X41Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.401 f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2/O
                         net (fo=36, routed)          0.136     1.536    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2_n_0
    SLICE_X40Y29         FDCE                                         f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.850     1.220    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X40Y29         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[4]/C
                         clock pessimism             -0.282     0.938    
    SLICE_X40Y29         FDCE (Remov_fdce_C_CLR)     -0.092     0.846    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.186ns (30.345%)  route 0.427ns (69.655%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.583     0.924    Lab_5_i/top_level_0/U0/TTL/clk
    SLICE_X43Y29         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/Q
                         net (fo=3, routed)           0.291     1.356    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/reset_n
    SLICE_X41Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.401 f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2/O
                         net (fo=36, routed)          0.136     1.536    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2_n_0
    SLICE_X40Y29         FDCE                                         f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.850     1.220    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X40Y29         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[5]/C
                         clock pessimism             -0.282     0.938    
    SLICE_X40Y29         FDCE (Remov_fdce_C_CLR)     -0.092     0.846    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.186ns (30.345%)  route 0.427ns (69.655%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.583     0.924    Lab_5_i/top_level_0/U0/TTL/clk
    SLICE_X43Y29         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/Q
                         net (fo=3, routed)           0.291     1.356    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/reset_n
    SLICE_X41Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.401 f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2/O
                         net (fo=36, routed)          0.136     1.536    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2_n_0
    SLICE_X40Y29         FDCE                                         f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.850     1.220    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X40Y29         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[6]/C
                         clock pessimism             -0.282     0.938    
    SLICE_X40Y29         FDCE (Remov_fdce_C_CLR)     -0.092     0.846    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.186ns (30.345%)  route 0.427ns (69.655%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.583     0.924    Lab_5_i/top_level_0/U0/TTL/clk
    SLICE_X43Y29         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/Q
                         net (fo=3, routed)           0.291     1.356    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/reset_n
    SLICE_X41Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.401 f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2/O
                         net (fo=36, routed)          0.136     1.536    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2_n_0
    SLICE_X40Y29         FDCE                                         f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.850     1.220    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X40Y29         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[7]/C
                         clock pessimism             -0.282     0.938    
    SLICE_X40Y29         FDCE (Remov_fdce_C_CLR)     -0.092     0.846    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/bit_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.186ns (28.543%)  route 0.466ns (71.457%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.583     0.924    Lab_5_i/top_level_0/U0/TTL/clk
    SLICE_X43Y29         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/Q
                         net (fo=3, routed)           0.291     1.356    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/reset_n
    SLICE_X41Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.401 f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2/O
                         net (fo=36, routed)          0.174     1.575    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2_n_0
    SLICE_X43Y30         FDPE                                         f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.851     1.221    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X43Y30         FDPE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_reg/C
                         clock pessimism             -0.282     0.939    
    SLICE_X43Y30         FDPE (Remov_fdpe_C_PRE)     -0.095     0.844    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_reg
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 Lab_5_i/top_level_0/U0/debounce_BTN_2/btn_toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/counter/r_reg_reg[0]_C/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.186ns (27.083%)  route 0.501ns (72.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.586     0.927    Lab_5_i/top_level_0/U0/debounce_BTN_2/clk
    SLICE_X37Y35         FDRE                                         r  Lab_5_i/top_level_0/U0/debounce_BTN_2/btn_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141     1.068 f  Lab_5_i/top_level_0/U0/debounce_BTN_2/btn_toggle_reg/Q
                         net (fo=10, routed)          0.303     1.370    Lab_5_i/top_level_0/U0/debounce_BTN_2/up_down
    SLICE_X37Y33         LUT3 (Prop_lut3_I0_O)        0.045     1.415 f  Lab_5_i/top_level_0/U0/debounce_BTN_2/r_reg_reg[3]_LDC_i_2/O
                         net (fo=3, routed)           0.198     1.613    Lab_5_i/top_level_0/U0/counter/r_reg2
    SLICE_X37Y34         FDCE                                         f  Lab_5_i/top_level_0/U0/counter/r_reg_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.853     1.223    Lab_5_i/top_level_0/U0/counter/clk
    SLICE_X37Y34         FDCE                                         r  Lab_5_i/top_level_0/U0/counter/r_reg_reg[0]_C/C
                         clock pessimism             -0.282     0.941    
    SLICE_X37Y34         FDCE (Remov_fdce_C_CLR)     -0.092     0.849    Lab_5_i/top_level_0/U0/counter/r_reg_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 Lab_5_i/top_level_0/U0/debounce_BTN_2/btn_toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/counter/r_reg_reg[3]_C/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.186ns (27.083%)  route 0.501ns (72.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.586     0.927    Lab_5_i/top_level_0/U0/debounce_BTN_2/clk
    SLICE_X37Y35         FDRE                                         r  Lab_5_i/top_level_0/U0/debounce_BTN_2/btn_toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141     1.068 f  Lab_5_i/top_level_0/U0/debounce_BTN_2/btn_toggle_reg/Q
                         net (fo=10, routed)          0.303     1.370    Lab_5_i/top_level_0/U0/debounce_BTN_2/up_down
    SLICE_X37Y33         LUT3 (Prop_lut3_I0_O)        0.045     1.415 f  Lab_5_i/top_level_0/U0/debounce_BTN_2/r_reg_reg[3]_LDC_i_2/O
                         net (fo=3, routed)           0.198     1.613    Lab_5_i/top_level_0/U0/counter/r_reg2
    SLICE_X37Y34         FDCE                                         f  Lab_5_i/top_level_0/U0/counter/r_reg_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.853     1.223    Lab_5_i/top_level_0/U0/counter/clk
    SLICE_X37Y34         FDCE                                         r  Lab_5_i/top_level_0/U0/counter/r_reg_reg[3]_C/C
                         clock pessimism             -0.282     0.941    
    SLICE_X37Y34         FDCE (Remov_fdce_C_CLR)     -0.092     0.849    Lab_5_i/top_level_0/U0/counter/r_reg_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.186ns (25.900%)  route 0.532ns (74.100%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.583     0.924    Lab_5_i/top_level_0/U0/TTL/clk
    SLICE_X43Y29         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/Q
                         net (fo=3, routed)           0.291     1.356    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/reset_n
    SLICE_X41Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.401 f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2/O
                         net (fo=36, routed)          0.241     1.642    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2_n_0
    SLICE_X41Y28         FDCE                                         f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.849     1.219    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X41Y28         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.282     0.937    
    SLICE_X41Y28         FDCE (Remov_fdce_C_CLR)     -0.092     0.845    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.186ns (25.900%)  route 0.532ns (74.100%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.583     0.924    Lab_5_i/top_level_0/U0/TTL/clk
    SLICE_X43Y29         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/Q
                         net (fo=3, routed)           0.291     1.356    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/reset_n
    SLICE_X41Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.401 f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2/O
                         net (fo=36, routed)          0.241     1.642    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2_n_0
    SLICE_X41Y28         FDCE                                         f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.849     1.219    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X41Y28         FDCE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.282     0.937    
    SLICE_X41Y28         FDCE (Remov_fdce_C_CLR)     -0.092     0.845    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/busy_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.186ns (25.900%)  route 0.532ns (74.100%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.583     0.924    Lab_5_i/top_level_0/U0/TTL/clk
    SLICE_X43Y29         FDRE                                         r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  Lab_5_i/top_level_0/U0/TTL/reset_n_reg/Q
                         net (fo=3, routed)           0.291     1.356    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/reset_n
    SLICE_X41Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.401 f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2/O
                         net (fo=36, routed)          0.241     1.642    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/TX_i_2_n_0
    SLICE_X41Y28         FDPE                                         f  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/busy_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_5_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Lab_5_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Lab_5_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=197, routed)         0.849     1.219    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/clk
    SLICE_X41Y28         FDPE                                         r  Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/busy_reg/C
                         clock pessimism             -0.282     0.937    
    SLICE_X41Y28         FDPE (Remov_fdpe_C_PRE)     -0.095     0.842    Lab_5_i/top_level_0/U0/TTL/Inst_TTL_serial/busy_reg
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.800    





