Command: vcs -kdb -R -full64 -sverilog +v2k +notimingcheck -debug_acc +nospecify \
+vcs+flush+all -debug_access -l compile.log ./testbench/tb_cpu.sv ../../RTL/nonpipe/ArithmeticLogicUnit.v \
../../RTL/nonpipe/ControlUnit.v ../../RTL/nonpipe/CPU.v ../../RTL/nonpipe/DataMemory.v \
../../RTL/nonpipe/FA.v ../../RTL/nonpipe/HA.v ../../RTL/nonpipe/InstructionMemory.v \
../../RTL/nonpipe/LoHiRegister.v ../../RTL/nonpipe/MultDiv.v ../../RTL/nonpipe/ProgramCounter.v \
../../RTL/nonpipe/RegisterFile.v +define+P7+PRINT
*** Using c compiler gcc instead of cc ...
                         Chronologic VCS (TM)
         Version V-2023.12_Full64 -- Thu Mar 27 20:46:18 2025

                    Copyright (c) 1991 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file './testbench/tb_cpu.sv'
Parsing included file '../../RTL/def/def_inst_type.v'.
Back to file './testbench/tb_cpu.sv'.
Parsing design file '../../RTL/nonpipe/ArithmeticLogicUnit.v'
Parsing design file '../../RTL/nonpipe/ControlUnit.v'
Parsing included file '../../RTL/def/def_data_type.v'.
Back to file '../../RTL/nonpipe/ControlUnit.v'.
Parsing included file '../../RTL/def/def_inst.v'.
Back to file '../../RTL/nonpipe/ControlUnit.v'.
Parsing included file '../../RTL/def/def_inst_type.v'.
Back to file '../../RTL/nonpipe/ControlUnit.v'.
Parsing design file '../../RTL/nonpipe/CPU.v'
Parsing design file '../../RTL/nonpipe/DataMemory.v'
Parsing design file '../../RTL/nonpipe/FA.v'
Parsing design file '../../RTL/nonpipe/HA.v'
Parsing design file '../../RTL/nonpipe/InstructionMemory.v'
Parsing design file '../../RTL/nonpipe/LoHiRegister.v'
Parsing design file '../../RTL/nonpipe/MultDiv.v'
Parsing design file '../../RTL/nonpipe/ProgramCounter.v'
Parsing design file '../../RTL/nonpipe/RegisterFile.v'
Top Level Modules:
       tb_cpu
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...

2 modules and 0 UDP read.
recompiling module tb_cpu
	However, due to incremental compilation, only 1 module needs to be compiled. 
make[1]: Entering directory '/home/jorjor/Projects/mips/SIM/nonpipe/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir \
-Wl,-rpath=/usr/cad/synopsys/vcs/2023.12/linux64/lib -L/usr/cad/synopsys/vcs/2023.12/linux64/lib \
-Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _1076559_archive_1.so \
_prev_archive_1.so   SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o \
rmar_llvm_0_0.o            -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile \
-luclinative /usr/cad/synopsys/vcs/2023.12/linux64/lib/vcs_tls.o   -Wl,-whole-archive \
-lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/cad/synopsys/vcs/2023.12/linux64/lib/vcs_save_restore_new.o \
/usr/cad/synopsys/verdi/2023.12/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread \
-ldl 
../simv up to date
make[1]: Leaving directory '/home/jorjor/Projects/mips/SIM/nonpipe/csrc'
Command: /home/jorjor/Projects/mips/SIM/nonpipe/./simv +v2k +notimingcheck +nospecify +vcs+flush+all -a compile.log +define+P7+PRINT
Chronologic VCS simulator copyright 1991-2023
Contains Synopsys proprietary information.
Compiler version V-2023.12_Full64; Runtime version V-2023.12_Full64;  Mar 27 20:46 2025
==============================================================
    Pattern 7 : Fibonacci                                      
==============================================================
test1 pass!
test2 pass!
test3 pass!
test4 pass!
test5 pass!
test6 pass!
test7 pass!
test8 pass!
test9 pass!
test10 pass!
        ____________________
       |                    |
       |     ALL  PASS!      |
       |____________________|
            \  ||  /
             \ || /
              \||/
         /\_/\  ||
        ( o.o ) ||
        (> ^ <)//
Program End.

=================== Register File ===================
t0 = 00000001, t1 = 0000452f, t2 = 00000000, t3 = 00000000, 
t4 = 00000000, t5 = 00000000, t6 = 00000000, t7 = 00000000, 
s0 = 00000000, s1 = 00000000, s2 = 00000000, s3 = 00000000, 
s4 = 00000000, s5 = 00000000, s6 = 00000000, s7 = 00000000, 
a0 = 1001000e, a1 = 00006ff1, a2 = 1001025d, a3 = 00000000, 
$finish called from file "./testbench/tb_cpu.sv", line 217.
$finish at simulation time 30562530.0 ns
           V C S   S i m u l a t i o n   R e p o r t 
Time: 30562530000 ps
CPU Time:      9.990 seconds;       Data structure size:   0.1Mb
Thu Mar 27 20:46:30 2025
CPU time: .275 seconds to compile + .156 seconds to elab + .168 seconds to link + 10.020 seconds in simulation
Verdi KDB elaboration done and the database successfully generated: 0 error(s), 0 warning(s)
