

================================================================
== Vivado HLS Report for 'dct_2d'
================================================================
* Date:           Wed Apr 26 22:19:40 2017

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        dct.prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.40|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  742|  742|  742|  742|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+-----+-----+-----+-----+---------+
        |                    |         |  Latency  |  Interval | Pipeline|
        |      Instance      |  Module | min | max | min | max |   Type  |
        +--------------------+---------+-----+-----+-----+-----+---------+
        |grp_dct_1d2_fu_221  |dct_1d2  |   36|   36|   36|   36|   none  |
        +--------------------+---------+-----+-----+-----+-----+---------+

        * Loop: 
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_DCT_Loop                               |  304|  304|        38|          -|          -|     8|    no    |
        |- Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |   64|   64|         2|          1|          1|    64|    yes   |
        |- Col_DCT_Loop                               |  304|  304|        38|          -|          -|     8|    no    |
        |- Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |   64|   64|         2|          1|          1|    64|    yes   |
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    100|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      8|     539|    165|
|Memory           |        3|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    114|
|Register         |        -|      -|      78|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        3|      8|     617|    379|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      3|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------+---------+---------+-------+-----+-----+
    |      Instance      |  Module | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------+---------+---------+-------+-----+-----+
    |grp_dct_1d2_fu_221  |dct_1d2  |        0|      8|  539|  165|
    +--------------------+---------+---------+-------+-----+-----+
    |Total               |         |        0|      8|  539|  165|
    +--------------------+---------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------------+-------------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |       Module      | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-------------------+---------+---+----+------+-----+------+-------------+
    |col_inbuf_U   |dct_2d_col_inbuf   |        1|  0|   0|    64|   16|     1|         1024|
    |row_outbuf_U  |dct_2d_row_outbuf  |        1|  0|   0|    64|   16|     1|         1024|
    |col_outbuf_U  |dct_2d_row_outbuf  |        1|  0|   0|    64|   16|     1|         1024|
    +--------------+-------------------+---------+---+----+------+-----+------+-------------+
    |Total         |                   |        3|  0|   0|   192|   48|     3|         3072|
    +--------------+-------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |i_4_fu_256_p2                   |     +    |      0|  0|   4|           4|           1|
    |i_5_fu_366_p2                   |     +    |      0|  0|   4|           4|           1|
    |i_6_fu_329_p2                   |     +    |      0|  0|   4|           4|           1|
    |i_7_fu_439_p2                   |     +    |      0|  0|   4|           4|           1|
    |indvar_flatten_next1_fu_378_p2  |     +    |      0|  0|   7|           7|           1|
    |indvar_flatten_next_fu_268_p2   |     +    |      0|  0|   7|           7|           1|
    |j_2_fu_274_p2                   |     +    |      0|  0|   4|           4|           1|
    |j_3_fu_384_p2                   |     +    |      0|  0|   4|           4|           1|
    |tmp_10_fu_459_p2                |     +    |      0|  0|   8|           8|           8|
    |tmp_12_fu_428_p2                |     +    |      0|  0|   8|           8|           8|
    |tmp_2_fu_318_p2                 |     +    |      0|  0|   8|           8|           8|
    |tmp_5_fu_349_p2                 |     +    |      0|  0|   8|           8|           8|
    |exitcond_flatten1_fu_372_p2     |   icmp   |      0|  0|   3|           7|           8|
    |exitcond_flatten_fu_262_p2      |   icmp   |      0|  0|   3|           7|           8|
    |tmp_4_fu_390_p2                 |   icmp   |      0|  0|   2|           4|           5|
    |tmp_9_fu_360_p2                 |   icmp   |      0|  0|   2|           4|           5|
    |tmp_fu_250_p2                   |   icmp   |      0|  0|   2|           4|           5|
    |tmp_s_fu_280_p2                 |   icmp   |      0|  0|   2|           4|           5|
    |i_1_mid2_fu_286_p3              |  select  |      0|  0|   4|           1|           1|
    |i_3_mid2_fu_396_p3              |  select  |      0|  0|   4|           1|           1|
    |j_1_cast2_mid2_v_fu_404_p3      |  select  |      0|  0|   4|           1|           4|
    |j_cast5_mid2_v_fu_294_p3        |  select  |      0|  0|   4|           1|           4|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 100|         104|          86|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |   4|         10|    1|         10|
    |col_inbuf_address0         |   6|          3|    6|         18|
    |col_inbuf_ce0              |   1|          3|    1|          3|
    |col_inbuf_ce1              |   1|          2|    1|          2|
    |col_outbuf_address0        |   6|          3|    6|         18|
    |col_outbuf_ce0             |   1|          3|    1|          3|
    |col_outbuf_we0             |   1|          2|    1|          2|
    |grp_dct_1d2_fu_221_i_2     |   4|          3|    4|         12|
    |grp_dct_1d2_fu_221_i_21    |   4|          3|    4|         12|
    |grp_dct_1d2_fu_221_src_q0  |  16|          3|   16|         48|
    |grp_dct_1d2_fu_221_src_q1  |  16|          3|   16|         48|
    |i_1_reg_165                |   4|          2|    4|          8|
    |i_2_reg_176                |   4|          2|    4|          8|
    |i_3_reg_210                |   4|          2|    4|          8|
    |i_reg_131                  |   4|          2|    4|          8|
    |indvar_flatten1_reg_188    |   7|          2|    7|         14|
    |indvar_flatten_reg_143     |   7|          2|    7|         14|
    |j_1_phi_fu_203_p4          |   4|          2|    4|          8|
    |j_1_reg_199                |   4|          2|    4|          8|
    |j_phi_fu_158_p4            |   4|          2|    4|          8|
    |j_reg_154                  |   4|          2|    4|          8|
    |row_outbuf_address0        |   6|          3|    6|         18|
    |row_outbuf_ce0             |   1|          3|    1|          3|
    |row_outbuf_we0             |   1|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 114|         66|  111|        291|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+---+----+-----+-----------+
    |                Name                | FF| LUT| Bits| Const Bits|
    +------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                           |  9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0             |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0             |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1             |  1|   0|    1|          0|
    |ap_reg_grp_dct_1d2_fu_221_ap_start  |  1|   0|    1|          0|
    |exitcond_flatten1_reg_518           |  1|   0|    1|          0|
    |exitcond_flatten_reg_479            |  1|   0|    1|          0|
    |i_1_mid2_reg_488                    |  4|   0|    4|          0|
    |i_1_reg_165                         |  4|   0|    4|          0|
    |i_2_reg_176                         |  4|   0|    4|          0|
    |i_3_mid2_reg_527                    |  4|   0|    4|          0|
    |i_3_reg_210                         |  4|   0|    4|          0|
    |i_4_reg_474                         |  4|   0|    4|          0|
    |i_5_reg_513                         |  4|   0|    4|          0|
    |i_reg_131                           |  4|   0|    4|          0|
    |indvar_flatten1_reg_188             |  7|   0|    7|          0|
    |indvar_flatten_reg_143              |  7|   0|    7|          0|
    |j_1_cast2_mid2_v_reg_532            |  4|   0|    4|          0|
    |j_1_reg_199                         |  4|   0|    4|          0|
    |j_cast5_mid2_v_reg_493              |  4|   0|    4|          0|
    |j_reg_154                           |  4|   0|    4|          0|
    +------------------------------------+---+----+-----+-----------+
    |Total                               | 78|   0|   78|          0|
    +------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_start            |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_done             | out |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_idle             | out |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_ready            | out |    1| ap_ctrl_hs |    dct_2d    | return value |
|in_block_address0   | out |    6|  ap_memory |   in_block   |     array    |
|in_block_ce0        | out |    1|  ap_memory |   in_block   |     array    |
|in_block_q0         |  in |   16|  ap_memory |   in_block   |     array    |
|in_block_address1   | out |    6|  ap_memory |   in_block   |     array    |
|in_block_ce1        | out |    1|  ap_memory |   in_block   |     array    |
|in_block_q1         |  in |   16|  ap_memory |   in_block   |     array    |
|out_block_address0  | out |    6|  ap_memory |   out_block  |     array    |
|out_block_ce0       | out |    1|  ap_memory |   out_block  |     array    |
|out_block_we0       | out |    1|  ap_memory |   out_block  |     array    |
|out_block_d0        | out |   16|  ap_memory |   out_block  |     array    |
+--------------------+-----+-----+------------+--------------+--------------+

