// Seed: 1988427254
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input  id_1,
    output id_2
);
  logic id_3;
  logic id_4, id_5;
  assign id_3#(
      .id_3(1 != 1'b0),
      .id_3(1'h0),
      .id_1(1),
      .id_1(id_1)
  ) = 1;
endmodule
