[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/Scr1SvTests/slpp_all/surelog.log.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_hdu.sv:1:31: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/includes/scr1_arch_description.svh:1: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/includes/scr1_arch_types.svh:1: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/includes/scr1_riscv_isa_decoding.svh:1: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/includes/scr1_hdu.svh:1: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/includes/scr1_csr.svh:1: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/includes/scr1_ipic.svh:1: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_tdu.sv:1:32: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/includes/scr1_tdu.svh:1: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_ipic.sv:1:32: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_csr.sv:1:32: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_exu.sv:1:32: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/includes/scr1_memif.svh:1: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_ialu.sv:1:32: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/includes/scr1_search_ms1.svh:1: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_idu.sv:1:32: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_ifu.sv:1:32: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_lsu.sv:1:32: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_mprf.sv:1:32: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_top.sv:1:32: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/primitives/scr1_reset_cells.sv:1:32: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/primitives/scr1_cg.sv:1:32: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_clk_ctrl.sv:1:32: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_tapc_shift_reg.sv:1:32: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_tapc.sv:1:31: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/includes/scr1_tapc.svh:1: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/includes/scr1_dm.svh:1: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_tapc_synchronizer.sv:1:32: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_core_top.sv:1:32: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_dm.sv:1:32: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_dmi.sv:1:32: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_scu.sv:1:32: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/includes/scr1_scu.svh:1: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/top/scr1_dmem_router.sv:1:32: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/top/scr1_imem_router.sv:1:32: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/top/scr1_dp_memory.sv:1:32: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/top/scr1_tcm.sv:1:32: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/top/scr1_timer.sv:1:32: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/top/scr1_mem_axi.sv:1:32: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/top/scr1_top_axi.sv:1:32: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_tracelog.sv:1:32: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/tb/scr1_memory_tb_axi.sv:1:32: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/tb/scr1_top_tb_axi.sv:1:32: Non ASCII character detected, replaced by space.

[NTE:PP0128] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/tb/scr1_top_tb_runtests.sv:1: Non ASCII character detected, replaced by space.

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_hdu.sv:38:1: No timescale set for "scr1_pipe_hdu".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_tdu.sv:37:1: No timescale set for "scr1_pipe_tdu".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_ipic.sv:40:1: No timescale set for "scr1_ipic".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_csr.sv:47:1: No timescale set for "scr1_pipe_csr".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_exu.sv:54:1: No timescale set for "scr1_pipe_exu".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_ialu.sv:30:1: No timescale set for "scr1_pipe_ialu".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_idu.sv:23:1: No timescale set for "scr1_pipe_idu".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_ifu.sv:33:1: No timescale set for "scr1_pipe_ifu".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_lsu.sv:30:1: No timescale set for "scr1_pipe_lsu".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_mprf.sv:9:1: No timescale set for "scr1_pipe_mprf".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_top.sv:23:1: No timescale set for "scr1_pipe_top".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/primitives/scr1_reset_cells.sv:9:1: No timescale set for "scr1_reset_buf_cell".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/primitives/scr1_reset_cells.sv:49:1: No timescale set for "scr1_reset_sync_cell".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/primitives/scr1_reset_cells.sv:101:1: No timescale set for "scr1_data_sync_cell".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/primitives/scr1_reset_cells.sv:154:1: No timescale set for "scr1_reset_qlfy_adapter_cell_sync".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/primitives/scr1_reset_cells.sv:197:1: No timescale set for "scr1_reset_and2_cell".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/primitives/scr1_reset_cells.sv:209:1: No timescale set for "scr1_reset_and3_cell".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/primitives/scr1_reset_cells.sv:221:1: No timescale set for "scr1_reset_mux2_cell".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/primitives/scr1_cg.sv:9:1: No timescale set for "scr1_cg".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_clk_ctrl.sv:9:1: No timescale set for "scr1_clk_ctrl".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_tapc_shift_reg.sv:9:1: No timescale set for "scr1_tapc_shift_reg".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_tapc.sv:32:1: No timescale set for "scr1_tapc".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_tapc_synchronizer.sv:12:1: No timescale set for "scr1_tapc_synchronizer".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_core_top.sv:20:1: No timescale set for "scr1_core_top".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_dm.sv:46:1: No timescale set for "scr1_dm".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_dmi.sv:22:1: No timescale set for "scr1_dmi".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_scu.sv:34:1: No timescale set for "scr1_scu".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/top/scr1_dmem_router.sv:8:1: No timescale set for "scr1_dmem_router".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/top/scr1_imem_router.sv:8:1: No timescale set for "scr1_imem_router".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/top/scr1_dp_memory.sv:9:1: No timescale set for "scr1_dp_memory".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/top/scr1_tcm.sv:10:1: No timescale set for "scr1_tcm".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/top/scr1_timer.sv:9:1: No timescale set for "scr1_timer".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/top/scr1_mem_axi.sv:9:1: No timescale set for "scr1_mem_axi".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/top/scr1_top_axi.sv:16:1: No timescale set for "scr1_top_axi".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/tb/scr1_memory_tb_axi.sv:9:1: No timescale set for "scr1_memory_tb_axi".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/tb/scr1_top_tb_axi.sv:11:1: No timescale set for "scr1_top_tb_axi".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/primitives/scr1_cg.sv:9:1: Compile module "work@scr1_cg".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_clk_ctrl.sv:9:1: Compile module "work@scr1_clk_ctrl".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_core_top.sv:20:1: Compile module "work@scr1_core_top".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/primitives/scr1_reset_cells.sv:101:1: Compile module "work@scr1_data_sync_cell".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_dm.sv:46:1: Compile module "work@scr1_dm".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/top/scr1_dmem_router.sv:8:1: Compile module "work@scr1_dmem_router".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_dmi.sv:22:1: Compile module "work@scr1_dmi".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/top/scr1_dp_memory.sv:9:1: Compile module "work@scr1_dp_memory".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/top/scr1_imem_router.sv:8:1: Compile module "work@scr1_imem_router".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_ipic.sv:40:1: Compile module "work@scr1_ipic".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/top/scr1_mem_axi.sv:9:1: Compile module "work@scr1_mem_axi".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/tb/scr1_memory_tb_axi.sv:9:1: Compile module "work@scr1_memory_tb_axi".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_csr.sv:47:1: Compile module "work@scr1_pipe_csr".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_exu.sv:54:1: Compile module "work@scr1_pipe_exu".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_hdu.sv:38:1: Compile module "work@scr1_pipe_hdu".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_ialu.sv:30:1: Compile module "work@scr1_pipe_ialu".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_idu.sv:23:1: Compile module "work@scr1_pipe_idu".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_ifu.sv:33:1: Compile module "work@scr1_pipe_ifu".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_lsu.sv:30:1: Compile module "work@scr1_pipe_lsu".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_mprf.sv:9:1: Compile module "work@scr1_pipe_mprf".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_tdu.sv:37:1: Compile module "work@scr1_pipe_tdu".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_top.sv:23:1: Compile module "work@scr1_pipe_top".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/primitives/scr1_reset_cells.sv:197:1: Compile module "work@scr1_reset_and2_cell".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/primitives/scr1_reset_cells.sv:209:1: Compile module "work@scr1_reset_and3_cell".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/primitives/scr1_reset_cells.sv:9:1: Compile module "work@scr1_reset_buf_cell".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/primitives/scr1_reset_cells.sv:221:1: Compile module "work@scr1_reset_mux2_cell".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/primitives/scr1_reset_cells.sv:154:1: Compile module "work@scr1_reset_qlfy_adapter_cell_sync".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/primitives/scr1_reset_cells.sv:49:1: Compile module "work@scr1_reset_sync_cell".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_scu.sv:34:1: Compile module "work@scr1_scu".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_tapc.sv:32:1: Compile module "work@scr1_tapc".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_tapc_shift_reg.sv:9:1: Compile module "work@scr1_tapc_shift_reg".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_tapc_synchronizer.sv:12:1: Compile module "work@scr1_tapc_synchronizer".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/top/scr1_tcm.sv:10:1: Compile module "work@scr1_tcm".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/top/scr1_timer.sv:9:1: Compile module "work@scr1_timer".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/top/scr1_top_axi.sv:16:1: Compile module "work@scr1_top_axi".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/tb/scr1_top_tb_axi.sv:11:1: Compile module "work@scr1_top_tb_axi".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/primitives/scr1_reset_cells.sv:81:1: Compile generate block "work@scr1_top_tb_axi.i_top.i_pwrup_rstn_reset_sync.gen_reset_sync_cell_multi".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/primitives/scr1_reset_cells.sv:81:1: Compile generate block "work@scr1_top_tb_axi.i_top.i_rstn_reset_sync.gen_reset_sync_cell_multi".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/primitives/scr1_reset_cells.sv:81:1: Compile generate block "work@scr1_top_tb_axi.i_top.i_cpu_rstn_reset_sync.gen_reset_sync_cell_multi".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/primitives/scr1_reset_cells.sv:129:1: Compile generate block "work@scr1_top_tb_axi.i_top.i_core_top.i_scu.i_sys_rstn_status_sync.gen_data_sync_cell_multi".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/primitives/scr1_reset_cells.sv:129:1: Compile generate block "work@scr1_top_tb_axi.i_top.i_core_top.i_scu.i_core_rstn_status_sync.gen_data_sync_cell_multi".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/primitives/scr1_reset_cells.sv:129:1: Compile generate block "work@scr1_top_tb_axi.i_top.i_core_top.i_scu.i_hdu_rstn_status_sync.gen_data_sync_cell_multi".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_csr.sv:701:14: Compile generate block "work@scr1_top_tb_axi.i_top.i_core_top.i_pipe_top.i_pipe_csr.mtvec_base_ro_rw".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_hdu.sv:612:5: Compile generate block "work@scr1_top_tb_axi.i_top.i_core_top.i_pipe_top.i_pipe_hdu.genblk13".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/pipeline/scr1_pipe_hdu.sv:831:5: Compile generate block "work@scr1_top_tb_axi.i_top.i_core_top.i_pipe_top.i_pipe_hdu.genblk20".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_tapc_shift_reg.sv:57:10: Compile generate block "work@scr1_top_tb_axi.i_top.i_core_top.i_tapc.i_bypass_reg.dr_shift_reg".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_tapc_shift_reg.sv:38:5: Compile generate block "work@scr1_top_tb_axi.i_top.i_core_top.i_tapc.i_tap_idcode_reg.dr_shift_reg".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/core/scr1_tapc_shift_reg.sv:38:5: Compile generate block "work@scr1_top_tb_axi.i_top.i_core_top.i_tapc.i_tap_dr_bld_id_reg.dr_shift_reg".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/top/scr1_mem_axi.sv:301:32: Compile generate block "work@scr1_top_tb_axi.i_top.i_imem_axi.axi_resp_bp".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/top/scr1_mem_axi.sv:301:32: Compile generate block "work@scr1_top_tb_axi.i_top.i_dmem_axi.axi_resp_bp".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/tb/scr1_memory_tb_axi.sv:196:35: Compile generate block "work@scr1_top_tb_axi.i_memory_tb.rw_if[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/tb/scr1_memory_tb_axi.sv:336:30: Compile generate block "work@scr1_top_tb_axi.i_memory_tb.rw_if[0].SVA_TBMEM_X_WSTRB[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/tb/scr1_memory_tb_axi.sv:336:30: Compile generate block "work@scr1_top_tb_axi.i_memory_tb.rw_if[0].SVA_TBMEM_X_WSTRB[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/tb/scr1_memory_tb_axi.sv:336:30: Compile generate block "work@scr1_top_tb_axi.i_memory_tb.rw_if[0].SVA_TBMEM_X_WSTRB[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/tb/scr1_memory_tb_axi.sv:336:30: Compile generate block "work@scr1_top_tb_axi.i_memory_tb.rw_if[0].SVA_TBMEM_X_WSTRB[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/tb/scr1_memory_tb_axi.sv:196:35: Compile generate block "work@scr1_top_tb_axi.i_memory_tb.rw_if[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/tb/scr1_memory_tb_axi.sv:336:30: Compile generate block "work@scr1_top_tb_axi.i_memory_tb.rw_if[1].SVA_TBMEM_X_WSTRB[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/tb/scr1_memory_tb_axi.sv:336:30: Compile generate block "work@scr1_top_tb_axi.i_memory_tb.rw_if[1].SVA_TBMEM_X_WSTRB[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/tb/scr1_memory_tb_axi.sv:336:30: Compile generate block "work@scr1_top_tb_axi.i_memory_tb.rw_if[1].SVA_TBMEM_X_WSTRB[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/tb/scr1_memory_tb_axi.sv:336:30: Compile generate block "work@scr1_top_tb_axi.i_memory_tb.rw_if[1].SVA_TBMEM_X_WSTRB[3]".

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/Scr1SvTests/src/tb/scr1_top_tb_axi.sv:11:1: Top level module "work@scr1_top_tb_axi".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 6.

[NTE:EL0510] Nb instances: 46.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                               266
array_typespec                                        11
array_var                                             11
assert_stmt                                           32
assign_stmt                                           65
assignment                                          1813
begin                                               1103
bit_select                                           579
bit_typespec                                         246
bit_var                                                6
case_item                                            624
case_stmt                                            121
class_defn                                             8
class_typespec                                         4
class_var                                              3
constant                                           12178
cont_assign                                         1130
delay_control                                          7
design                                                 1
enum_const                                           241
enum_typespec                                         45
enum_var                                             139
event_control                                        157
for_stmt                                              22
func_call                                             28
function                                              19
gen_if_else                                            8
gen_region                                            11
gen_scope                                             48
gen_scope_array                                       48
hier_path                                            591
if_else                                              225
if_stmt                                              223
include_file_info                                    108
indexed_part_select                                   25
initial                                                2
int_typespec                                         769
int_var                                               32
integer_typespec                                      74
integer_var                                            3
io_decl                                               27
logic_net                                           3237
logic_typespec                                      4682
logic_var                                           1058
method_func_call                                       4
module_inst                                          153
named_begin                                           14
operation                                           5790
package                                                2
packed_array_typespec                                 12
packed_array_var                                       6
param_assign                                         923
parameter                                            933
part_select                                          319
port                                                2646
property_spec                                         32
range                                               2890
ref_module                                            43
ref_obj                                            21072
return_stmt                                            8
string_typespec                                       16
string_var                                             8
struct_net                                            25
struct_typespec                                       21
struct_var                                            31
sys_func_call                                        131
tagged_pattern                                         1
task                                                   9
typespec_member                                       88
unsupported_typespec                                   5
var_select                                             1
while_stmt                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/Scr1SvTests/slpp_all/surelog.uhdm ...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 36
[   NOTE] : 49
