
*** Running vivado
    with args -log fpga.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fpga.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source fpga.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/utils_1/imports/synth_1/state_machine_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/utils_1/imports/synth_1/state_machine_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top fpga -part xck26-sfvc784-2LV-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 376295
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11065] parameter 'CYCLE_COUNT' becomes localparam in 'arp_eth_rx' with formal parameter declaration list [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/rtl/arp_eth_rx.v:89]
WARNING: [Synth 8-11065] parameter 'PTR_WIDTH' becomes localparam in 'arp_eth_rx' with formal parameter declaration list [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/rtl/arp_eth_rx.v:91]
WARNING: [Synth 8-11065] parameter 'OFFSET' becomes localparam in 'arp_eth_rx' with formal parameter declaration list [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/rtl/arp_eth_rx.v:93]
WARNING: [Synth 8-11065] parameter 'CYCLE_COUNT' becomes localparam in 'arp_eth_tx' with formal parameter declaration list [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/arp_eth_tx.v:85]
WARNING: [Synth 8-11065] parameter 'PTR_WIDTH' becomes localparam in 'arp_eth_tx' with formal parameter declaration list [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/arp_eth_tx.v:87]
WARNING: [Synth 8-11065] parameter 'OFFSET' becomes localparam in 'arp_eth_tx' with formal parameter declaration list [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/arp_eth_tx.v:89]
WARNING: [Synth 8-11065] parameter 'S_KEEP_WIDTH_INT' becomes localparam in 'axis_adapter' with formal parameter declaration list [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/axis_adapter.v:93]
WARNING: [Synth 8-11065] parameter 'M_KEEP_WIDTH_INT' becomes localparam in 'axis_adapter' with formal parameter declaration list [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/axis_adapter.v:94]
WARNING: [Synth 8-11065] parameter 'S_DATA_WORD_SIZE' becomes localparam in 'axis_adapter' with formal parameter declaration list [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/axis_adapter.v:97]
WARNING: [Synth 8-11065] parameter 'M_DATA_WORD_SIZE' becomes localparam in 'axis_adapter' with formal parameter declaration list [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/axis_adapter.v:98]
WARNING: [Synth 8-11065] parameter 'EXPAND_BUS' becomes localparam in 'axis_adapter' with formal parameter declaration list [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/axis_adapter.v:100]
WARNING: [Synth 8-11065] parameter 'DATA_WIDTH' becomes localparam in 'axis_adapter' with formal parameter declaration list [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/axis_adapter.v:102]
WARNING: [Synth 8-11065] parameter 'KEEP_WIDTH' becomes localparam in 'axis_adapter' with formal parameter declaration list [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/axis_adapter.v:103]
WARNING: [Synth 8-11065] parameter 'SEGMENT_COUNT' becomes localparam in 'axis_adapter' with formal parameter declaration list [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/axis_adapter.v:105]
WARNING: [Synth 8-11065] parameter 'SEGMENT_COUNT_WIDTH' becomes localparam in 'axis_adapter' with formal parameter declaration list [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/axis_adapter.v:106]
WARNING: [Synth 8-11065] parameter 'SEGMENT_DATA_WIDTH' becomes localparam in 'axis_adapter' with formal parameter declaration list [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/axis_adapter.v:108]
WARNING: [Synth 8-11065] parameter 'SEGMENT_KEEP_WIDTH' becomes localparam in 'axis_adapter' with formal parameter declaration list [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/axis_adapter.v:109]
WARNING: [Synth 8-11065] parameter 'ADDR_WIDTH' becomes localparam in 'axis_async_fifo' with formal parameter declaration list [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/lib/axis/rtl/axis_async_fifo.v:125]
WARNING: [Synth 8-11065] parameter 'OUTPUT_FIFO_ADDR_WIDTH' becomes localparam in 'axis_async_fifo' with formal parameter declaration list [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/lib/axis/rtl/axis_async_fifo.v:127]
WARNING: [Synth 8-11065] parameter 'S_KEEP_WIDTH_INT' becomes localparam in 'axis_async_fifo_adapter' with formal parameter declaration list [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/lib/axis/rtl/axis_async_fifo_adapter.v:131]
WARNING: [Synth 8-11065] parameter 'M_KEEP_WIDTH_INT' becomes localparam in 'axis_async_fifo_adapter' with formal parameter declaration list [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/lib/axis/rtl/axis_async_fifo_adapter.v:132]
WARNING: [Synth 8-11065] parameter 'S_DATA_WORD_SIZE' becomes localparam in 'axis_async_fifo_adapter' with formal parameter declaration list [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/lib/axis/rtl/axis_async_fifo_adapter.v:135]
WARNING: [Synth 8-11065] parameter 'M_DATA_WORD_SIZE' becomes localparam in 'axis_async_fifo_adapter' with formal parameter declaration list [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/lib/axis/rtl/axis_async_fifo_adapter.v:136]
WARNING: [Synth 8-11065] parameter 'EXPAND_BUS' becomes localparam in 'axis_async_fifo_adapter' with formal parameter declaration list [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/lib/axis/rtl/axis_async_fifo_adapter.v:138]
WARNING: [Synth 8-11065] parameter 'DATA_WIDTH' becomes localparam in 'axis_async_fifo_adapter' with formal parameter declaration list [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/lib/axis/rtl/axis_async_fifo_adapter.v:140]
WARNING: [Synth 8-11065] parameter 'KEEP_WIDTH' becomes localparam in 'axis_async_fifo_adapter' with formal parameter declaration list [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/lib/axis/rtl/axis_async_fifo_adapter.v:141]
WARNING: [Synth 8-11065] parameter 'ADDR_WIDTH' becomes localparam in 'axis_fifo' with formal parameter declaration list [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/axis_fifo.v:121]
WARNING: [Synth 8-11065] parameter 'OUTPUT_FIFO_ADDR_WIDTH' becomes localparam in 'axis_fifo' with formal parameter declaration list [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/axis_fifo.v:123]
WARNING: [Synth 8-11065] parameter 'MIN_LEN_WIDTH' becomes localparam in 'axis_gmii_tx' with formal parameter declaration list [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/axis_gmii_tx.v:91]
WARNING: [Synth 8-11065] parameter 'CL_S_COUNT' becomes localparam in 'eth_arb_mux' with formal parameter declaration list [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/rtl/eth_arb_mux.v:90]
WARNING: [Synth 8-11065] parameter 'CYCLE_COUNT' becomes localparam in 'eth_axis_rx' with formal parameter declaration list [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/eth_axis_rx.v:80]
WARNING: [Synth 8-11065] parameter 'PTR_WIDTH' becomes localparam in 'eth_axis_rx' with formal parameter declaration list [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/eth_axis_rx.v:82]
WARNING: [Synth 8-11065] parameter 'OFFSET' becomes localparam in 'eth_axis_rx' with formal parameter declaration list [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/eth_axis_rx.v:84]
WARNING: [Synth 8-11065] parameter 'CYCLE_COUNT' becomes localparam in 'eth_axis_tx' with formal parameter declaration list [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/eth_axis_tx.v:79]
WARNING: [Synth 8-11065] parameter 'PTR_WIDTH' becomes localparam in 'eth_axis_tx' with formal parameter declaration list [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/eth_axis_tx.v:81]
WARNING: [Synth 8-11065] parameter 'OFFSET' becomes localparam in 'eth_axis_tx' with formal parameter declaration list [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/eth_axis_tx.v:83]
WARNING: [Synth 8-11065] parameter 'CL_S_COUNT' becomes localparam in 'ip_arb_mux' with formal parameter declaration list [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/ip_arb_mux.v:116]
WARNING: [Synth 8-11065] parameter 'STYLE_INT' becomes localparam in 'lfsr' with formal parameter declaration list [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/lfsr.v:355]
WARNING: [Synth 8-11065] parameter 'LEVELS' becomes localparam in 'priority_encoder' with formal parameter declaration list [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/lib/axis/rtl/priority_encoder.v:47]
WARNING: [Synth 8-11065] parameter 'W' becomes localparam in 'priority_encoder' with formal parameter declaration list [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/lib/axis/rtl/priority_encoder.v:48]
WARNING: [Synth 8-11065] parameter 'HEADER_FIFO_ADDR_WIDTH' becomes localparam in 'udp_checksum_gen' with formal parameter declaration list [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/rtl/udp_checksum_gen.v:143]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2410.832 ; gain = 378.738 ; free physical = 1213 ; free virtual = 24840
Synthesis current peak Physical Memory [PSS] (MB): peak = 1886.964; parent = 1667.879; children = 219.085
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3388.793; parent = 2414.805; children = 973.988
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fpga' [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/fpga.v:34]
INFO: [Synth 8-6157] synthesizing module 'sync_reset' [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/sync_reset.v:35]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_reset' (0#1) [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/sync_reset.v:35]
INFO: [Synth 8-6157] synthesizing module 'debounce_switch' [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/debounce_switch.v:34]
	Parameter WIDTH bound to: 9 - type: integer 
	Parameter N bound to: 4 - type: integer 
	Parameter RATE bound to: 125000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce_switch' (0#1) [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/debounce_switch.v:34]
INFO: [Synth 8-6157] synthesizing module 'sync_signal' [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/sync_signal.v:35]
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_signal' (0#1) [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/sync_signal.v:35]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/fpga.v:240]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:73432]
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:73432]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:73445]
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:73445]
INFO: [Synth 8-6157] synthesizing module 'fpga_core' [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/fpga_core.v:34]
	Parameter TARGET bound to: XILINX - type: string 
INFO: [Synth 8-6157] synthesizing module 'eth_mac_1g_rgmii_fifo' [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/eth_mac_1g_rgmii_fifo.v:34]
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter CLOCK_INPUT_STYLE bound to: BUFR - type: string 
	Parameter USE_CLK90 bound to: TRUE - type: string 
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
	Parameter TX_FIFO_DEPTH bound to: 4096 - type: integer 
	Parameter TX_FRAME_FIFO bound to: 1 - type: integer 
	Parameter RX_FIFO_DEPTH bound to: 4096 - type: integer 
	Parameter RX_FRAME_FIFO bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'eth_mac_1g_rgmii' [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/rtl/eth_mac_1g_rgmii.v:34]
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter CLOCK_INPUT_STYLE bound to: BUFR - type: string 
	Parameter USE_CLK90 bound to: TRUE - type: string 
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rgmii_phy_if' [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/rgmii_phy_if.v:34]
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter CLOCK_INPUT_STYLE bound to: BUFR - type: string 
	Parameter USE_CLK90 bound to: TRUE - type: string 
INFO: [Synth 8-6157] synthesizing module 'ssio_ddr_in' [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/ssio_ddr_in.v:34]
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter CLOCK_INPUT_STYLE bound to: BUFR - type: string 
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BUFIO' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1354]
INFO: [Synth 8-6155] done synthesizing module 'BUFIO' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1354]
INFO: [Synth 8-6157] synthesizing module 'BUFR' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1420]
	Parameter BUFR_DIVIDE bound to: BYPASS - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFR' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1420]
INFO: [Synth 8-6157] synthesizing module 'iddr' [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/iddr.v:34]
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IDDR' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:73310]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDDR' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:73310]
INFO: [Synth 8-6155] done synthesizing module 'iddr' (0#1) [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/iddr.v:34]
INFO: [Synth 8-6155] done synthesizing module 'ssio_ddr_in' (0#1) [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/ssio_ddr_in.v:34]
INFO: [Synth 8-6157] synthesizing module 'oddr' [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/oddr.v:34]
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ODDR' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94268]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94268]
INFO: [Synth 8-6155] done synthesizing module 'oddr' (0#1) [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/oddr.v:34]
INFO: [Synth 8-6157] synthesizing module 'oddr__parameterized0' [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/oddr.v:34]
	Parameter TARGET bound to: XILINX - type: string 
	Parameter IODDR_STYLE bound to: IODDR - type: string 
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'oddr__parameterized0' (0#1) [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/oddr.v:34]
INFO: [Synth 8-6155] done synthesizing module 'rgmii_phy_if' (0#1) [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/rgmii_phy_if.v:34]
INFO: [Synth 8-6157] synthesizing module 'eth_mac_1g' [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/eth_mac_1g.v:34]
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_gmii_rx' [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/axis_gmii_rx.v:34]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 0 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lfsr' [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/lfsr.v:34]
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr' (0#1) [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/lfsr.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/axis_gmii_rx.v:186]
INFO: [Synth 8-6155] done synthesizing module 'axis_gmii_rx' (0#1) [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/axis_gmii_rx.v:34]
INFO: [Synth 8-6157] synthesizing module 'axis_gmii_tx' [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/axis_gmii_tx.v:34]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ENABLE_PADDING bound to: 1 - type: integer 
	Parameter MIN_FRAME_LENGTH bound to: 64 - type: integer 
	Parameter PTP_TS_ENABLE bound to: 0 - type: integer 
	Parameter PTP_TS_WIDTH bound to: 96 - type: integer 
	Parameter PTP_TAG_ENABLE bound to: 0 - type: integer 
	Parameter PTP_TAG_WIDTH bound to: 16 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/axis_gmii_tx.v:345]
INFO: [Synth 8-6155] done synthesizing module 'axis_gmii_tx' (0#1) [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/axis_gmii_tx.v:34]
INFO: [Synth 8-6155] done synthesizing module 'eth_mac_1g' (0#1) [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/eth_mac_1g.v:34]
WARNING: [Synth 8-7071] port 'tx_ptp_ts' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/rtl/eth_mac_1g_rgmii.v:220]
WARNING: [Synth 8-7071] port 'rx_ptp_ts' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/rtl/eth_mac_1g_rgmii.v:220]
WARNING: [Synth 8-7071] port 'tx_axis_ptp_ts' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/rtl/eth_mac_1g_rgmii.v:220]
WARNING: [Synth 8-7071] port 'tx_axis_ptp_ts_tag' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/rtl/eth_mac_1g_rgmii.v:220]
WARNING: [Synth 8-7071] port 'tx_axis_ptp_ts_valid' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/rtl/eth_mac_1g_rgmii.v:220]
WARNING: [Synth 8-7071] port 'tx_start_packet' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/rtl/eth_mac_1g_rgmii.v:220]
WARNING: [Synth 8-7071] port 'rx_start_packet' of module 'eth_mac_1g' is unconnected for instance 'eth_mac_1g_inst' [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/rtl/eth_mac_1g_rgmii.v:220]
WARNING: [Synth 8-7023] instance 'eth_mac_1g_inst' of module 'eth_mac_1g' has 34 connections declared, but only 27 given [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/rtl/eth_mac_1g_rgmii.v:220]
INFO: [Synth 8-6155] done synthesizing module 'eth_mac_1g_rgmii' (0#1) [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/rtl/eth_mac_1g_rgmii.v:34]
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo_adapter' [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/lib/axis/rtl/axis_async_fifo_adapter.v:34]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter S_DATA_WIDTH bound to: 8 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 1'b0 
	Parameter S_KEEP_WIDTH bound to: 1 - type: integer 
	Parameter M_DATA_WIDTH bound to: 8 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo' [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/lib/axis/rtl/axis_async_fifo.v:34]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo' (0#1) [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/lib/axis/rtl/axis_async_fifo.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo_adapter' (0#1) [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/lib/axis/rtl/axis_async_fifo_adapter.v:34]
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo_adapter__parameterized0' [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/lib/axis/rtl/axis_async_fifo_adapter.v:34]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter S_DATA_WIDTH bound to: 8 - type: integer 
	Parameter S_KEEP_ENABLE bound to: 0 - type: integer 
	Parameter M_DATA_WIDTH bound to: 8 - type: integer 
	Parameter M_KEEP_ENABLE bound to: 1'b0 
	Parameter M_KEEP_WIDTH bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_async_fifo__parameterized0' [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/lib/axis/rtl/axis_async_fifo.v:34]
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter ID_WIDTH bound to: 8 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter DEST_WIDTH bound to: 8 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter RAM_PIPELINE bound to: 1 - type: integer 
	Parameter OUTPUT_FIFO_ENABLE bound to: 0 - type: integer 
	Parameter FRAME_FIFO bound to: 1 - type: integer 
	Parameter USER_BAD_FRAME_VALUE bound to: 1'b1 
	Parameter USER_BAD_FRAME_MASK bound to: 1'b1 
	Parameter DROP_OVERSIZE_FRAME bound to: 1 - type: integer 
	Parameter DROP_BAD_FRAME bound to: 1 - type: integer 
	Parameter DROP_WHEN_FULL bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo__parameterized0' (0#1) [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/lib/axis/rtl/axis_async_fifo.v:34]
INFO: [Synth 8-6155] done synthesizing module 'axis_async_fifo_adapter__parameterized0' (0#1) [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/lib/axis/rtl/axis_async_fifo_adapter.v:34]
INFO: [Synth 8-6155] done synthesizing module 'eth_mac_1g_rgmii_fifo' (0#1) [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/eth_mac_1g_rgmii_fifo.v:34]
WARNING: [Synth 8-7071] port 'tx_axis_tkeep' of module 'eth_mac_1g_rgmii_fifo' is unconnected for instance 'eth_mac_inst' [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/fpga_core.v:328]
WARNING: [Synth 8-7071] port 'rx_axis_tkeep' of module 'eth_mac_1g_rgmii_fifo' is unconnected for instance 'eth_mac_inst' [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/fpga_core.v:328]
WARNING: [Synth 8-7071] port 'tx_error_underflow' of module 'eth_mac_1g_rgmii_fifo' is unconnected for instance 'eth_mac_inst' [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/fpga_core.v:328]
WARNING: [Synth 8-7023] instance 'eth_mac_inst' of module 'eth_mac_1g_rgmii_fifo' has 34 connections declared, but only 31 given [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/fpga_core.v:328]
INFO: [Synth 8-6157] synthesizing module 'eth_axis_rx' [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/eth_axis_rx.v:34]
INFO: [Synth 8-6155] done synthesizing module 'eth_axis_rx' (0#1) [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/eth_axis_rx.v:34]
WARNING: [Synth 8-7071] port 's_axis_tkeep' of module 'eth_axis_rx' is unconnected for instance 'eth_axis_rx_inst' [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/fpga_core.v:368]
WARNING: [Synth 8-7071] port 'm_eth_payload_axis_tkeep' of module 'eth_axis_rx' is unconnected for instance 'eth_axis_rx_inst' [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/fpga_core.v:368]
WARNING: [Synth 8-7023] instance 'eth_axis_rx_inst' of module 'eth_axis_rx' has 21 connections declared, but only 19 given [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/fpga_core.v:368]
INFO: [Synth 8-6157] synthesizing module 'eth_axis_tx' [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/eth_axis_tx.v:34]
INFO: [Synth 8-6155] done synthesizing module 'eth_axis_tx' (0#1) [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/eth_axis_tx.v:34]
WARNING: [Synth 8-7071] port 's_eth_payload_axis_tkeep' of module 'eth_axis_tx' is unconnected for instance 'eth_axis_tx_inst' [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/fpga_core.v:394]
WARNING: [Synth 8-7071] port 'm_axis_tkeep' of module 'eth_axis_tx' is unconnected for instance 'eth_axis_tx_inst' [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/fpga_core.v:394]
WARNING: [Synth 8-7023] instance 'eth_axis_tx_inst' of module 'eth_axis_tx' has 20 connections declared, but only 18 given [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/fpga_core.v:394]
INFO: [Synth 8-6157] synthesizing module 'udp_complete' [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/udp_complete.v:34]
INFO: [Synth 8-6157] synthesizing module 'ip_arb_mux' [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/ip_arb_mux.v:34]
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 0 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'arbiter' [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/lib/axis/rtl/arbiter.v:34]
	Parameter PORTS bound to: 2 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 0 - type: integer 
	Parameter ARB_BLOCK bound to: 1 - type: integer 
	Parameter ARB_BLOCK_ACK bound to: 1 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'priority_encoder' [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/lib/axis/rtl/priority_encoder.v:34]
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter LSB_HIGH_PRIORITY bound to: 1 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/lib/axis/rtl/priority_encoder.v:51]
INFO: [Synth 8-6155] done synthesizing module 'priority_encoder' (0#1) [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/lib/axis/rtl/priority_encoder.v:34]
INFO: [Synth 8-6155] done synthesizing module 'arbiter' (0#1) [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/lib/axis/rtl/arbiter.v:34]
INFO: [Synth 8-6155] done synthesizing module 'ip_arb_mux' (0#1) [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/ip_arb_mux.v:34]
INFO: [Synth 8-6157] synthesizing module 'ip_complete' [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/ip_complete.v:34]
	Parameter ARP_CACHE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter ARP_REQUEST_RETRY_COUNT bound to: 4 - type: integer 
	Parameter ARP_REQUEST_RETRY_INTERVAL bound to: 250000000 - type: integer 
	Parameter ARP_REQUEST_TIMEOUT bound to: -544967296 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'eth_arb_mux' [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/rtl/eth_arb_mux.v:34]
	Parameter S_COUNT bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter ARB_TYPE_ROUND_ROBIN bound to: 0 - type: integer 
	Parameter ARB_LSB_HIGH_PRIORITY bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'eth_arb_mux' (0#1) [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/rtl/eth_arb_mux.v:34]
INFO: [Synth 8-6157] synthesizing module 'ip' [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/rtl/ip.v:34]
INFO: [Synth 8-6157] synthesizing module 'ip_eth_rx' [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/rtl/ip_eth_rx.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/rtl/ip_eth_rx.v:311]
INFO: [Synth 8-155] case statement is not full and has no default [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/rtl/ip_eth_rx.v:279]
INFO: [Synth 8-6155] done synthesizing module 'ip_eth_rx' (0#1) [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/rtl/ip_eth_rx.v:34]
INFO: [Synth 8-6157] synthesizing module 'ip_eth_tx' [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/ip_eth_tx.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/ip_eth_tx.v:237]
INFO: [Synth 8-155] case statement is not full and has no default [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/ip_eth_tx.v:209]
INFO: [Synth 8-6155] done synthesizing module 'ip_eth_tx' (0#1) [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/ip_eth_tx.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/rtl/ip.v:274]
INFO: [Synth 8-6155] done synthesizing module 'ip' (0#1) [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/rtl/ip.v:34]
INFO: [Synth 8-6157] synthesizing module 'arp' [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/rtl/arp.v:34]
	Parameter CACHE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter REQUEST_RETRY_COUNT bound to: 4 - type: integer 
	Parameter REQUEST_RETRY_INTERVAL bound to: 250000000 - type: integer 
	Parameter REQUEST_TIMEOUT bound to: -544967296 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'arp_eth_rx' [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/rtl/arp_eth_rx.v:34]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b0 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'arp_eth_rx' (0#1) [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/rtl/arp_eth_rx.v:34]
INFO: [Synth 8-6157] synthesizing module 'arp_eth_tx' [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/arp_eth_tx.v:34]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 1'b0 
	Parameter KEEP_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'arp_eth_tx' (0#1) [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/arp_eth_tx.v:34]
INFO: [Synth 8-6157] synthesizing module 'arp_cache' [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/rtl/arp_cache.v:34]
	Parameter CACHE_ADDR_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized0' [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/lfsr.v:34]
	Parameter LFSR_WIDTH bound to: 32 - type: integer 
	Parameter LFSR_POLY bound to: 79764919 - type: integer 
	Parameter LFSR_CONFIG bound to: GALOIS - type: string 
	Parameter LFSR_FEED_FORWARD bound to: 0 - type: integer 
	Parameter REVERSE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter STYLE bound to: AUTO - type: string 
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized0' (0#1) [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/lfsr.v:34]
INFO: [Synth 8-6155] done synthesizing module 'arp_cache' (0#1) [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/rtl/arp_cache.v:34]
INFO: [Synth 8-6155] done synthesizing module 'arp' (0#1) [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/rtl/arp.v:34]
WARNING: [Synth 8-7071] port 's_eth_payload_axis_tkeep' of module 'arp' is unconnected for instance 'arp_inst' [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/ip_complete.v:401]
WARNING: [Synth 8-7071] port 'm_eth_payload_axis_tkeep' of module 'arp' is unconnected for instance 'arp_inst' [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/ip_complete.v:401]
WARNING: [Synth 8-7023] instance 'arp_inst' of module 'arp' has 36 connections declared, but only 34 given [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/ip_complete.v:401]
INFO: [Synth 8-6155] done synthesizing module 'ip_complete' (0#1) [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/ip_complete.v:34]
INFO: [Synth 8-6157] synthesizing module 'udp' [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/udp.v:34]
	Parameter CHECKSUM_GEN_ENABLE bound to: 1 - type: integer 
	Parameter CHECKSUM_PAYLOAD_FIFO_DEPTH bound to: 2048 - type: integer 
	Parameter CHECKSUM_HEADER_FIFO_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'udp_checksum_gen' [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/rtl/udp_checksum_gen.v:34]
	Parameter PAYLOAD_FIFO_DEPTH bound to: 2048 - type: integer 
	Parameter HEADER_FIFO_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_fifo' [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/axis_fifo.v:34]
	Parameter DEPTH bound to: 2048 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter LAST_ENABLE bound to: 1 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo' (0#1) [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/axis_fifo.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/rtl/udp_checksum_gen.v:450]
INFO: [Synth 8-6155] done synthesizing module 'udp_checksum_gen' (0#1) [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/rtl/udp_checksum_gen.v:34]
INFO: [Synth 8-6157] synthesizing module 'udp_ip_rx' [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/rtl/udp_ip_rx.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/rtl/udp_ip_rx.v:265]
INFO: [Synth 8-6155] done synthesizing module 'udp_ip_rx' (0#1) [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/rtl/udp_ip_rx.v:34]
INFO: [Synth 8-6157] synthesizing module 'udp_ip_tx' [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/rtl/udp_ip_tx.v:34]
INFO: [Synth 8-155] case statement is not full and has no default [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/rtl/udp_ip_tx.v:240]
INFO: [Synth 8-6155] done synthesizing module 'udp_ip_tx' (0#1) [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/rtl/udp_ip_tx.v:34]
INFO: [Synth 8-6155] done synthesizing module 'udp' (0#1) [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/udp.v:34]
INFO: [Synth 8-6155] done synthesizing module 'udp_complete' (0#1) [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/udp_complete.v:34]
INFO: [Synth 8-6157] synthesizing module 'axis_fifo__parameterized0' [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/axis_fifo.v:34]
	Parameter DEPTH bound to: 8192 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KEEP_ENABLE bound to: 0 - type: integer 
	Parameter ID_ENABLE bound to: 0 - type: integer 
	Parameter DEST_ENABLE bound to: 0 - type: integer 
	Parameter USER_ENABLE bound to: 1 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
	Parameter FRAME_FIFO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_fifo__parameterized0' (0#1) [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/axis_fifo.v:34]
INFO: [Synth 8-6155] done synthesizing module 'fpga_core' (0#1) [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/fpga_core.v:34]
INFO: [Synth 8-6155] done synthesizing module 'fpga' (0#1) [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/fpga.v:34]
WARNING: [Synth 8-6014] Unused sequential element rgmii_tx_clk_rise_reg was removed.  [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/rgmii_phy_if.v:121]
WARNING: [Synth 8-6014] Unused sequential element ptp_ts_reg_reg was removed.  [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/axis_gmii_rx.v:249]
WARNING: [Synth 8-6014] Unused sequential element m_axis_ptp_ts_reg_reg was removed.  [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/axis_gmii_tx.v:409]
WARNING: [Synth 8-6014] Unused sequential element m_axis_ptp_ts_tag_reg_reg was removed.  [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/axis_gmii_tx.v:410]
WARNING: [Synth 8-6014] Unused sequential element m_axis_ptp_ts_valid_reg_reg was removed.  [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/axis_gmii_tx.v:411]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_temp_reg was removed.  [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/lib/axis/rtl/axis_async_fifo.v:373]
WARNING: [Synth 8-6014] Unused sequential element send_frame_reg_reg was removed.  [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/lib/axis/rtl/axis_async_fifo.v:386]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_gray_sync2_reg_reg was removed.  [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/lib/axis/rtl/axis_async_fifo.v:484]
WARNING: [Synth 8-6014] Unused sequential element rd_ptr_temp_reg was removed.  [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/lib/axis/rtl/axis_async_fifo.v:565]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_temp_reg was removed.  [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/lib/axis/rtl/axis_async_fifo.v:373]
WARNING: [Synth 8-6014] Unused sequential element send_frame_reg_reg was removed.  [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/lib/axis/rtl/axis_async_fifo.v:386]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_gray_sync2_reg_reg was removed.  [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/lib/axis/rtl/axis_async_fifo.v:484]
WARNING: [Synth 8-6014] Unused sequential element rd_ptr_temp_reg was removed.  [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/lib/axis/rtl/axis_async_fifo.v:565]
WARNING: [Synth 8-6014] Unused sequential element save_axis_tdata_reg_reg was removed.  [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/eth_axis_rx.v:286]
WARNING: [Synth 8-6014] Unused sequential element save_axis_tkeep_reg_reg was removed.  [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/eth_axis_rx.v:287]
WARNING: [Synth 8-6014] Unused sequential element save_axis_tuser_reg_reg was removed.  [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/eth_axis_rx.v:288]
WARNING: [Synth 8-6014] Unused sequential element save_axis_tlast_reg_reg was removed.  [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/eth_axis_rx.v:292]
WARNING: [Synth 8-6014] Unused sequential element m_eth_payload_axis_tkeep_reg_reg was removed.  [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/eth_axis_rx.v:375]
WARNING: [Synth 8-6014] Unused sequential element temp_m_eth_payload_axis_tkeep_reg_reg was removed.  [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/eth_axis_rx.v:380]
WARNING: [Synth 8-6014] Unused sequential element save_eth_payload_axis_tdata_reg_reg was removed.  [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/eth_axis_tx.v:293]
WARNING: [Synth 8-6014] Unused sequential element save_eth_payload_axis_tkeep_reg_reg was removed.  [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/eth_axis_tx.v:294]
WARNING: [Synth 8-6014] Unused sequential element save_eth_payload_axis_tuser_reg_reg was removed.  [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/eth_axis_tx.v:295]
WARNING: [Synth 8-6014] Unused sequential element save_eth_payload_axis_tlast_reg_reg was removed.  [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/eth_axis_tx.v:299]
WARNING: [Synth 8-6014] Unused sequential element m_axis_tkeep_reg_reg was removed.  [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/eth_axis_tx.v:379]
WARNING: [Synth 8-6014] Unused sequential element temp_m_axis_tkeep_reg_reg was removed.  [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/eth_axis_tx.v:384]
WARNING: [Synth 8-6014] Unused sequential element m_ip_payload_axis_tkeep_reg_reg was removed.  [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/ip_arb_mux.v:374]
WARNING: [Synth 8-6014] Unused sequential element m_ip_payload_axis_tid_reg_reg was removed.  [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/ip_arb_mux.v:376]
WARNING: [Synth 8-6014] Unused sequential element m_ip_payload_axis_tdest_reg_reg was removed.  [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/ip_arb_mux.v:377]
WARNING: [Synth 8-6014] Unused sequential element temp_m_ip_payload_axis_tkeep_reg_reg was removed.  [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/ip_arb_mux.v:381]
WARNING: [Synth 8-6014] Unused sequential element temp_m_ip_payload_axis_tid_reg_reg was removed.  [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/ip_arb_mux.v:383]
WARNING: [Synth 8-6014] Unused sequential element temp_m_ip_payload_axis_tdest_reg_reg was removed.  [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/ip_arb_mux.v:384]
WARNING: [Synth 8-6014] Unused sequential element m_eth_payload_axis_tkeep_reg_reg was removed.  [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/rtl/eth_arb_mux.v:283]
WARNING: [Synth 8-6014] Unused sequential element m_eth_payload_axis_tid_reg_reg was removed.  [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/rtl/eth_arb_mux.v:285]
WARNING: [Synth 8-6014] Unused sequential element m_eth_payload_axis_tdest_reg_reg was removed.  [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/rtl/eth_arb_mux.v:286]
WARNING: [Synth 8-6014] Unused sequential element temp_m_eth_payload_axis_tkeep_reg_reg was removed.  [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/rtl/eth_arb_mux.v:290]
WARNING: [Synth 8-6014] Unused sequential element temp_m_eth_payload_axis_tid_reg_reg was removed.  [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/rtl/eth_arb_mux.v:292]
WARNING: [Synth 8-6014] Unused sequential element temp_m_eth_payload_axis_tdest_reg_reg was removed.  [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/rtl/eth_arb_mux.v:293]
WARNING: [Synth 8-6014] Unused sequential element busy_reg_reg was removed.  [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/rtl/arp_eth_rx.v:172]
WARNING: [Synth 8-6014] Unused sequential element m_eth_payload_axis_tkeep_reg_reg was removed.  [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/arp_eth_tx.v:338]
WARNING: [Synth 8-6014] Unused sequential element temp_m_eth_payload_axis_tkeep_reg_reg was removed.  [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/arp_eth_tx.v:343]
WARNING: [Synth 8-6014] Unused sequential element busy_reg_reg was removed.  [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/arp_eth_tx.v:161]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_cur_reg_reg was removed.  [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/axis_fifo.v:174]
WARNING: [Synth 8-6014] Unused sequential element drop_frame_reg_reg was removed.  [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/axis_fifo.v:267]
WARNING: [Synth 8-6014] Unused sequential element send_frame_reg_reg was removed.  [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/axis_fifo.v:268]
WARNING: [Synth 8-6014] Unused sequential element bad_frame_reg_reg was removed.  [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/axis_fifo.v:213]
WARNING: [Synth 8-6014] Unused sequential element good_frame_reg_reg was removed.  [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/axis_fifo.v:214]
WARNING: [Synth 8-6014] Unused sequential element s_udp_payload_axis_tready_reg_reg was removed.  [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/verilog-ethernet/rtl/udp_checksum_gen.v:521]
WARNING: [Synth 8-6014] Unused sequential element wr_ptr_cur_reg_reg was removed.  [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/axis_fifo.v:174]
WARNING: [Synth 8-6014] Unused sequential element drop_frame_reg_reg was removed.  [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/axis_fifo.v:267]
WARNING: [Synth 8-6014] Unused sequential element send_frame_reg_reg was removed.  [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/axis_fifo.v:268]
WARNING: [Synth 8-6014] Unused sequential element bad_frame_reg_reg was removed.  [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/axis_fifo.v:213]
WARNING: [Synth 8-6014] Unused sequential element good_frame_reg_reg was removed.  [/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.srcs/sources_1/imports/rtl/axis_fifo.v:214]
WARNING: [Synth 8-7129] Port s_axis_tkeep[0] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[7] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[6] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[5] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[4] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[3] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[2] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[1] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[0] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[7] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[6] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[5] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[4] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[3] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[2] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[1] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[0] in module axis_fifo__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[0] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[7] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[6] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[5] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[4] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[3] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[2] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[1] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[0] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[7] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[6] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[5] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[4] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[3] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[2] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[1] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[0] in module axis_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[15] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[14] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[13] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[12] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[11] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[10] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[9] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[8] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[7] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[6] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[5] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[4] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[3] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[2] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[1] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_length[0] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[15] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[14] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[13] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[12] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[11] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[10] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[9] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[8] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[7] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[6] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[5] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[4] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[3] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[2] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[1] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_udp_checksum[0] in module udp is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_eth_payload_axis_tkeep[0] in module arp_eth_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[31] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[30] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[29] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[28] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[27] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[26] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[25] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[24] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[23] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[22] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[21] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[20] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[19] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[18] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[17] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[16] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[15] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[14] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[13] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[12] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[11] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[10] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[9] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[8] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[7] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[6] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[5] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[4] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[3] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[2] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[1] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port local_ip[0] in module ip is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_eth_payload_axis_tkeep[1] in module eth_arb_mux is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2715.480 ; gain = 683.387 ; free physical = 1192 ; free virtual = 24821
Synthesis current peak Physical Memory [PSS] (MB): peak = 2128.690; parent = 1909.605; children = 219.085
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3689.473; parent = 2715.484; children = 973.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2727.355 ; gain = 695.262 ; free physical = 1224 ; free virtual = 24853
Synthesis current peak Physical Memory [PSS] (MB): peak = 2128.690; parent = 1909.605; children = 219.085
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3701.348; parent = 2727.359; children = 973.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2744.266 ; gain = 712.172 ; free physical = 1224 ; free virtual = 24853
Synthesis current peak Physical Memory [PSS] (MB): peak = 2128.690; parent = 1909.605; children = 219.085
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3718.258; parent = 2744.270; children = 973.988
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'axis_gmii_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'axis_gmii_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'ip_eth_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'ip_eth_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'ip'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'udp_ip_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'udp_ip_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              001 |                              000
           STATE_PAYLOAD |                              010 |                              001
         STATE_WAIT_LAST |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'axis_gmii_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                         00000001 |                              000
          STATE_PREAMBLE |                         00000010 |                              001
           STATE_PAYLOAD |                         00000100 |                              010
              STATE_LAST |                         00001000 |                              011
               STATE_PAD |                         00010000 |                              100
               STATE_FCS |                         00100000 |                              101
          STATE_WAIT_END |                         01000000 |                              110
               STATE_IFG |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'axis_gmii_tx'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "axis_async_fifo:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "axis_async_fifo:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "axis_async_fifo__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "axis_async_fifo__parameterized0:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              000 |                              000
       STATE_READ_HEADER |                              001 |                              001
         STATE_WAIT_LAST |                              010 |                              100
      STATE_READ_PAYLOAD |                              011 |                              010
 STATE_READ_PAYLOAD_LAST |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'ip_eth_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                             0001 |                              000
      STATE_WRITE_HEADER |                             0010 |                              001
     STATE_WRITE_PAYLOAD |                             0100 |                              010
STATE_WRITE_PAYLOAD_LAST |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'ip_eth_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                               00
         STATE_ARP_QUERY |                               01 |                               01
       STATE_WAIT_PACKET |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'ip'
INFO: [Synth 8-6904] The RAM "arp_cache:/valid_mem_reg" of size (depth=512 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "axis_fifo:/mem_reg"
INFO: [Synth 8-6904] The RAM "udp_checksum_gen:/eth_dest_mac_mem_reg" of size (depth=8 x width=48) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "udp_checksum_gen:/eth_src_mac_mem_reg" of size (depth=8 x width=48) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "udp_checksum_gen:/eth_type_mem_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "udp_checksum_gen:/ip_version_mem_reg" of size (depth=8 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "udp_checksum_gen:/ip_ihl_mem_reg" of size (depth=8 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "udp_checksum_gen:/ip_dscp_mem_reg" of size (depth=8 x width=6) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "udp_checksum_gen:/ip_ecn_mem_reg" of size (depth=8 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "udp_checksum_gen:/udp_length_mem_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "udp_checksum_gen:/ip_identification_mem_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "udp_checksum_gen:/ip_flags_mem_reg" of size (depth=8 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "udp_checksum_gen:/ip_fragment_offset_mem_reg" of size (depth=8 x width=13) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "udp_checksum_gen:/ip_ttl_mem_reg" of size (depth=8 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "udp_checksum_gen:/ip_header_checksum_mem_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "udp_checksum_gen:/ip_source_ip_mem_reg" of size (depth=8 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "udp_checksum_gen:/ip_dest_ip_mem_reg" of size (depth=8 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "udp_checksum_gen:/udp_source_port_mem_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "udp_checksum_gen:/udp_dest_port_mem_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "udp_checksum_gen:/udp_checksum_mem_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                              000
       STATE_READ_HEADER |                               01 |                              001
      STATE_READ_PAYLOAD |                               10 |                              010
 STATE_READ_PAYLOAD_LAST |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'udp_ip_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                              000
      STATE_WRITE_HEADER |                               01 |                              001
     STATE_WRITE_PAYLOAD |                               10 |                              010
STATE_WRITE_PAYLOAD_LAST |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'udp_ip_tx'
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "axis_fifo__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "axis_fifo__parameterized0:/mem_reg"
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 3302.570 ; gain = 1270.477 ; free physical = 696 ; free virtual = 24327
Synthesis current peak Physical Memory [PSS] (MB): peak = 2424.422; parent = 2205.336; children = 219.086
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4276.562; parent = 3302.574; children = 973.988
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   36 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 3     
	   2 Input   17 Bit       Adders := 13    
	   2 Input   16 Bit       Adders := 13    
	   2 Input   14 Bit       Adders := 3     
	   2 Input   13 Bit       Adders := 6     
	   2 Input   12 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 5     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input     14 Bit         XORs := 1     
	   2 Input     13 Bit         XORs := 10    
	   2 Input     12 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 167   
	   3 Input      1 Bit         XORs := 44    
	   4 Input      1 Bit         XORs := 20    
	   5 Input      1 Bit         XORs := 20    
	   6 Input      1 Bit         XORs := 20    
	   8 Input      1 Bit         XORs := 14    
	   7 Input      1 Bit         XORs := 12    
	   9 Input      1 Bit         XORs := 10    
	  10 Input      1 Bit         XORs := 6     
	  12 Input      1 Bit         XORs := 6     
	  14 Input      1 Bit         XORs := 4     
	  17 Input      1 Bit         XORs := 8     
	  13 Input      1 Bit         XORs := 4     
	  16 Input      1 Bit         XORs := 12    
	  20 Input      1 Bit         XORs := 8     
	  21 Input      1 Bit         XORs := 2     
	  15 Input      1 Bit         XORs := 10    
	  19 Input      1 Bit         XORs := 2     
	  11 Input      1 Bit         XORs := 4     
	  24 Input      1 Bit         XORs := 2     
	  22 Input      1 Bit         XORs := 4     
	  23 Input      1 Bit         XORs := 2     
	  18 Input      1 Bit         XORs := 4     
+---Registers : 
	               48 Bit    Registers := 32    
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 22    
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 52    
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 24    
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 8     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 45    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 11    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 27    
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 28    
	                1 Bit    Registers := 249   
+---RAMs : 
	              80K Bit	(8192 X 10 bit)          RAMs := 1     
	              40K Bit	(4096 X 10 bit)          RAMs := 2     
	              24K Bit	(512 X 48 bit)          RAMs := 1     
	              20K Bit	(2048 X 10 bit)          RAMs := 1     
	              16K Bit	(512 X 32 bit)          RAMs := 1     
	              512 Bit	(512 X 1 bit)          RAMs := 1     
	              384 Bit	(8 X 48 bit)          RAMs := 2     
	              256 Bit	(8 X 32 bit)          RAMs := 2     
	              128 Bit	(8 X 16 bit)          RAMs := 7     
	              104 Bit	(8 X 13 bit)          RAMs := 1     
	               64 Bit	(8 X 8 bit)          RAMs := 1     
	               48 Bit	(8 X 6 bit)          RAMs := 1     
	               32 Bit	(8 X 4 bit)          RAMs := 2     
	               24 Bit	(8 X 3 bit)          RAMs := 1     
	               16 Bit	(8 X 2 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   48 Bit        Muxes := 21    
	   6 Input   36 Bit        Muxes := 1     
	   3 Input   36 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 14    
	   7 Input   32 Bit        Muxes := 1     
	   5 Input   28 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 14    
	   5 Input   16 Bit        Muxes := 2     
	  21 Input   16 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 3     
	   7 Input   16 Bit        Muxes := 3     
	   2 Input   13 Bit        Muxes := 25    
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 87    
	   3 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 4     
	   8 Input    8 Bit        Muxes := 4     
	   5 Input    8 Bit        Muxes := 1     
	   3 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 6     
	   8 Input    6 Bit        Muxes := 1     
	   5 Input    6 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 18    
	   4 Input    4 Bit        Muxes := 1     
	  21 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 7     
	   2 Input    3 Bit        Muxes := 8     
	  21 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	  38 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 5     
	   7 Input    3 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 46    
	   4 Input    2 Bit        Muxes := 6     
	  22 Input    2 Bit        Muxes := 1     
	  10 Input    2 Bit        Muxes := 1     
	   8 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 380   
	   4 Input    1 Bit        Muxes := 44    
	   3 Input    1 Bit        Muxes := 17    
	   8 Input    1 Bit        Muxes := 23    
	  21 Input    1 Bit        Muxes := 25    
	   5 Input    1 Bit        Muxes := 34    
	   7 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-6904] The RAM "core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg" of size (depth=512 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_length_mem_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/eth_dest_mac_mem_reg" of size (depth=8 x width=48) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/eth_src_mac_mem_reg" of size (depth=8 x width=48) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/eth_type_mem_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_version_mem_reg" of size (depth=8 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_ihl_mem_reg" of size (depth=8 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dscp_mem_reg" of size (depth=8 x width=6) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_ecn_mem_reg" of size (depth=8 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_identification_mem_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_flags_mem_reg" of size (depth=8 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_fragment_offset_mem_reg" of size (depth=8 x width=13) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_ttl_mem_reg" of size (depth=8 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_header_checksum_mem_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_source_ip_mem_reg" of size (depth=8 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_mem_reg" of size (depth=8 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_source_port_mem_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_dest_port_mem_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_checksum_mem_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7124] RAM ("fpga/core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "fpga/core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "fpga/core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg"
INFO: [Synth 8-7124] RAM ("fpga/core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "fpga/core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "fpga/core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg"
RAM Pipeline Warning: Read Address Register Found For RAM ip_addr_mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ip_addr_mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM ("\core_inst/udp_complete_inst/ip_complete_inst /arp_inst/arp_cache_inst/ip_addr_mem_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
RAM ("\core_inst/udp_complete_inst/ip_complete_inst /arp_inst/arp_cache_inst/mac_addr_mem_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
RAM Pipeline Warning: Read Address Register Found For RAM valid_mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM valid_mem_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6904] The RAM "\core_inst/udp_complete_inst/ip_complete_inst /arp_inst/arp_cache_inst/valid_mem_reg" of size (depth=512 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7124] RAM ("fpga/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "fpga/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/mem_reg"
INFO: [Synth 8-6904] The RAM "fpga/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_length_mem_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "fpga/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/eth_dest_mac_mem_reg" of size (depth=8 x width=48) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "fpga/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/eth_src_mac_mem_reg" of size (depth=8 x width=48) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "fpga/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/eth_type_mem_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "fpga/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_version_mem_reg" of size (depth=8 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "fpga/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_ihl_mem_reg" of size (depth=8 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "fpga/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dscp_mem_reg" of size (depth=8 x width=6) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "fpga/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_ecn_mem_reg" of size (depth=8 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "fpga/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_identification_mem_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "fpga/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_flags_mem_reg" of size (depth=8 x width=3) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "fpga/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_fragment_offset_mem_reg" of size (depth=8 x width=13) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "fpga/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_ttl_mem_reg" of size (depth=8 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "fpga/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_header_checksum_mem_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "fpga/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_source_ip_mem_reg" of size (depth=8 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "fpga/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_mem_reg" of size (depth=8 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "fpga/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_source_port_mem_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "fpga/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_dest_port_mem_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "fpga/core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_checksum_mem_reg" of size (depth=8 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7124] RAM ("fpga/core_inst/udp_payload_fifo/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 9 for RAM "fpga/core_inst/udp_payload_fifo/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "fpga/core_inst/udp_payload_fifo/mem_reg"
RAM Pipeline Warning: Read Address Register Found For RAM ip_addr_mem_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM valid_mem_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 3302.570 ; gain = 1270.477 ; free physical = 422 ; free virtual = 24075
Synthesis current peak Physical Memory [PSS] (MB): peak = 2674.175; parent = 2455.121; children = 219.086
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4276.562; parent = 3302.574; children = 973.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+-------------------------------------+---------------+----------------+
|Module Name | RTL Object                          | Depth x Width | Implemented As | 
+------------+-------------------------------------+---------------+----------------+
|ip_complete | ip_inst/ip_eth_tx_inst/hdr_sum_next | 32x1          | LUT            | 
+------------+-------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+-----------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                            | RTL Object                                                                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|fpga                                                                   | core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg                                | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|fpga                                                                   | core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg                                | 4 K x 10(NO_CHANGE)    | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|\core_inst/udp_complete_inst/ip_complete_inst /arp_inst/arp_cache_inst | ip_addr_mem_reg                                                                 | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\core_inst/udp_complete_inst/ip_complete_inst /arp_inst/arp_cache_inst | mac_addr_mem_reg                                                                | 512 x 48(READ_FIRST)   | W |   | 512 x 48(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|fpga                                                                   | core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/mem_reg | 2 K x 10(READ_FIRST)   | W |   | 2 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|fpga                                                                   | core_inst/udp_payload_fifo/mem_reg                                              | 8 K x 10(READ_FIRST)   | W |   | 8 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      | 2,1             | 
+-----------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+-----------------------------------------------------------------------+------------------------------------------------------------------------------------+-----------+----------------------+----------------+
|Module Name                                                            | RTL Object                                                                         | Inference | Size (Depth x Width) | Primitives     | 
+-----------------------------------------------------------------------+------------------------------------------------------------------------------------+-----------+----------------------+----------------+
|\core_inst/udp_complete_inst/ip_complete_inst /arp_inst/arp_cache_inst | valid_mem_reg                                                                      | Implied   | 512 x 1              | RAM256X1D x 2  | 
|fpga                                                                   | core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_length_mem_reg      | Implied   | 8 x 16               | RAM32M16 x 2   | 
|fpga                                                                   | core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_ttl_mem_reg          | Implied   | 8 x 8                | RAM32M16 x 1   | 
|fpga                                                                   | core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_source_ip_mem_reg    | Implied   | 8 x 32               | RAM32M16 x 3   | 
|fpga                                                                   | core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_mem_reg      | Implied   | 8 x 32               | RAM32M16 x 3   | 
|fpga                                                                   | core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_source_port_mem_reg | Implied   | 8 x 16               | RAM32M16 x 2   | 
|fpga                                                                   | core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_dest_port_mem_reg   | Implied   | 8 x 16               | RAM32M16 x 2   | 
|fpga                                                                   | core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_checksum_mem_reg    | Implied   | 8 x 16               | RAM32M16 x 2   | 
+-----------------------------------------------------------------------+------------------------------------------------------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 3302.570 ; gain = 1270.477 ; free physical = 420 ; free virtual = 24071
Synthesis current peak Physical Memory [PSS] (MB): peak = 2674.175; parent = 2455.121; children = 219.086
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4276.562; parent = 3302.574; children = 973.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-----------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                            | RTL Object                                                                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|fpga                                                                   | core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg                                | 4 K x 10(READ_FIRST)   | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|fpga                                                                   | core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg                                | 4 K x 10(NO_CHANGE)    | W |   | 4 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 1,1             | 
|\core_inst/udp_complete_inst/ip_complete_inst /arp_inst/arp_cache_inst | ip_addr_mem_reg                                                                 | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|\core_inst/udp_complete_inst/ip_complete_inst /arp_inst/arp_cache_inst | mac_addr_mem_reg                                                                | 512 x 48(READ_FIRST)   | W |   | 512 x 48(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|fpga                                                                   | core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/mem_reg | 2 K x 10(READ_FIRST)   | W |   | 2 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
|fpga                                                                   | core_inst/udp_payload_fifo/mem_reg                                              | 8 K x 10(READ_FIRST)   | W |   | 8 K x 10(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      | 2,1             | 
+-----------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+-----------------------------------------------------------------------+------------------------------------------------------------------------------------+-----------+----------------------+----------------+
|Module Name                                                            | RTL Object                                                                         | Inference | Size (Depth x Width) | Primitives     | 
+-----------------------------------------------------------------------+------------------------------------------------------------------------------------+-----------+----------------------+----------------+
|\core_inst/udp_complete_inst/ip_complete_inst /arp_inst/arp_cache_inst | valid_mem_reg                                                                      | Implied   | 512 x 1              | RAM256X1D x 2  | 
|fpga                                                                   | core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_length_mem_reg      | Implied   | 8 x 16               | RAM32M16 x 2   | 
|fpga                                                                   | core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_ttl_mem_reg          | Implied   | 8 x 8                | RAM32M16 x 1   | 
|fpga                                                                   | core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_source_ip_mem_reg    | Implied   | 8 x 32               | RAM32M16 x 3   | 
|fpga                                                                   | core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_mem_reg      | Implied   | 8 x 32               | RAM32M16 x 3   | 
|fpga                                                                   | core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_source_port_mem_reg | Implied   | 8 x 16               | RAM32M16 x 2   | 
|fpga                                                                   | core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_dest_port_mem_reg   | Implied   | 8 x 16               | RAM32M16 x 2   | 
|fpga                                                                   | core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_checksum_mem_reg    | Implied   | 8 x 16               | RAM32M16 x 2   | 
+-----------------------------------------------------------------------+------------------------------------------------------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 3302.570 ; gain = 1270.477 ; free physical = 426 ; free virtual = 24077
Synthesis current peak Physical Memory [PSS] (MB): peak = 2674.175; parent = 2455.121; children = 219.086
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4276.562; parent = 3302.574; children = 973.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:35 . Memory (MB): peak = 3302.570 ; gain = 1270.477 ; free physical = 436 ; free virtual = 24085
Synthesis current peak Physical Memory [PSS] (MB): peak = 2674.175; parent = 2455.121; children = 219.086
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4276.562; parent = 3302.574; children = 973.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:35 . Memory (MB): peak = 3302.570 ; gain = 1270.477 ; free physical = 434 ; free virtual = 24084
Synthesis current peak Physical Memory [PSS] (MB): peak = 2674.175; parent = 2455.121; children = 219.086
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4276.562; parent = 3302.574; children = 973.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:35 . Memory (MB): peak = 3302.570 ; gain = 1270.477 ; free physical = 426 ; free virtual = 24076
Synthesis current peak Physical Memory [PSS] (MB): peak = 2674.175; parent = 2455.121; children = 219.086
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4276.562; parent = 3302.574; children = 973.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:35 . Memory (MB): peak = 3302.570 ; gain = 1270.477 ; free physical = 424 ; free virtual = 24073
Synthesis current peak Physical Memory [PSS] (MB): peak = 2674.175; parent = 2455.121; children = 219.086
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4276.562; parent = 3302.574; children = 973.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:35 . Memory (MB): peak = 3302.570 ; gain = 1270.477 ; free physical = 419 ; free virtual = 24068
Synthesis current peak Physical Memory [PSS] (MB): peak = 2674.175; parent = 2455.121; children = 219.086
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4276.562; parent = 3302.574; children = 973.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 3302.570 ; gain = 1270.477 ; free physical = 416 ; free virtual = 24065
Synthesis current peak Physical Memory [PSS] (MB): peak = 2674.175; parent = 2455.121; children = 219.086
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4276.562; parent = 3302.574; children = 973.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |BUFIO      |     1|
|3     |BUFR       |     1|
|4     |CARRY8     |    64|
|5     |IDDR       |     5|
|6     |IDELAYCTRL |     1|
|7     |IDELAYE2   |     5|
|8     |LUT1       |    65|
|9     |LUT2       |   267|
|10    |LUT3       |   362|
|11    |LUT4       |   316|
|12    |LUT5       |   412|
|13    |LUT6       |   739|
|14    |MUXF7      |     8|
|15    |ODDR       |     6|
|16    |RAM256X1D  |     2|
|17    |RAM32M16   |     9|
|18    |RAM32X1D   |     2|
|19    |RAMB18E2   |     4|
|20    |RAMB36E2   |     6|
|21    |FDPE       |    14|
|22    |FDRE       |  2556|
|23    |FDSE       |   179|
|24    |IBUF       |    10|
|25    |OBUF       |    17|
+------+-----------+------+

Report Instance Areas: 
+------+------------------------------+----------------------------------------+------+
|      |Instance                      |Module                                  |Cells |
+------+------------------------------+----------------------------------------+------+
|1     |top                           |                                        |  5053|
|2     |  core_inst                   |fpga_core                               |  4998|
|3     |    eth_axis_rx_inst          |eth_axis_rx                             |   144|
|4     |    eth_axis_tx_inst          |eth_axis_tx                             |   152|
|5     |    eth_mac_inst              |eth_mac_1g_rgmii_fifo                   |  1078|
|6     |      eth_mac_1g_rgmii_inst   |eth_mac_1g_rgmii                        |   506|
|7     |        eth_mac_1g_inst       |eth_mac_1g                              |   405|
|8     |          axis_gmii_rx_inst   |axis_gmii_rx                            |   194|
|9     |            eth_crc_8         |lfsr_1                                  |    43|
|10    |          axis_gmii_tx_inst   |axis_gmii_tx                            |   211|
|11    |            eth_crc_8         |lfsr                                    |    41|
|12    |        rgmii_phy_if_inst     |rgmii_phy_if                            |    60|
|13    |          clk_oddr_inst       |oddr                                    |     1|
|14    |          data_oddr_inst      |oddr__parameterized0                    |     5|
|15    |          rx_ssio_ddr_inst    |ssio_ddr_in                             |    14|
|16    |            data_iddr_inst    |iddr                                    |    12|
|17    |      rx_fifo                 |axis_async_fifo_adapter__parameterized0 |   285|
|18    |        fifo_inst             |axis_async_fifo__parameterized0         |   285|
|19    |      tx_fifo                 |axis_async_fifo_adapter                 |   287|
|20    |        fifo_inst             |axis_async_fifo                         |   287|
|21    |    udp_complete_inst         |udp_complete                            |  3533|
|22    |      ip_arb_mux_inst         |ip_arb_mux                              |   132|
|23    |        arb_inst              |arbiter_0                               |    10|
|24    |      ip_complete_inst        |ip_complete                             |  2339|
|25    |        arp_inst              |arp                                     |  1330|
|26    |          arp_cache_inst      |arp_cache                               |   286|
|27    |          arp_eth_rx_inst     |arp_eth_rx                              |   406|
|28    |          arp_eth_tx_inst     |arp_eth_tx                              |   234|
|29    |        eth_arb_mux_inst      |eth_arb_mux                             |   116|
|30    |          arb_inst            |arbiter                                 |    33|
|31    |        ip_inst               |ip                                      |   890|
|32    |          ip_eth_rx_inst      |ip_eth_rx                               |   309|
|33    |          ip_eth_tx_inst      |ip_eth_tx                               |   520|
|34    |      udp_inst                |udp                                     |  1055|
|35    |        udp_checksum_gen_inst |udp_checksum_gen                        |   515|
|36    |          payload_fifo        |axis_fifo                               |    66|
|37    |        udp_ip_rx_inst        |udp_ip_rx                               |   236|
|38    |        udp_ip_tx_inst        |udp_ip_tx                               |   304|
|39    |    udp_payload_fifo          |axis_fifo__parameterized0               |    80|
|40    |  sync_reset_inst             |sync_reset                              |    11|
+------+------------------------------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 3302.570 ; gain = 1270.477 ; free physical = 413 ; free virtual = 24062
Synthesis current peak Physical Memory [PSS] (MB): peak = 2674.175; parent = 2455.121; children = 219.086
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4276.562; parent = 3302.574; children = 973.988
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 633 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 3302.570 ; gain = 1270.477 ; free physical = 411 ; free virtual = 24061
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 3302.578 ; gain = 1270.477 ; free physical = 410 ; free virtual = 24059
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3302.578 ; gain = 0.000 ; free physical = 563 ; free virtual = 24213
INFO: [Netlist 29-17] Analyzing 115 Unisim elements for replacement
CRITICAL WARNING: [Netlist 29-335] Instance 'phy_rx_ctl_idelay' of type 'IDELAYE2' may have failed to retarget to the target device for the following reasons:
 - Nets are connected to one or more pins of the 'CNTVALUEIN[0:4]' bus. The target replacement cell of type 'IDELAYE3' uses 9 bits for this bus instead of 5, and the associated delay calculation is significantly different.
It is suggested to replace the component with the native IDELAYE3 component to update the design to the functionality and capabilities of the target architecture DELAY cell or else modify the instantiation to match the above characteristics. Please consult UG 1026: UltraScale Architecture Migration User Guide as well as UG 571: UltraScale SelectIO User Guide and the appropriate datasheet for re-targeting and other details about the IDELAYE3 and ODELAYE3 components.
CRITICAL WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'phy_rx_ctl_idelay' of type 'IDELAYE3' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, 'ULTRASCALE_PLUS'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. Failure to set the SIM_DEVICE appropriately will prevent bitstream generation for this design.
CRITICAL WARNING: [Netlist 29-335] Instance 'phy_rxd_idelay_0' of type 'IDELAYE2' may have failed to retarget to the target device for the following reasons:
 - Nets are connected to one or more pins of the 'CNTVALUEIN[0:4]' bus. The target replacement cell of type 'IDELAYE3' uses 9 bits for this bus instead of 5, and the associated delay calculation is significantly different.
It is suggested to replace the component with the native IDELAYE3 component to update the design to the functionality and capabilities of the target architecture DELAY cell or else modify the instantiation to match the above characteristics. Please consult UG 1026: UltraScale Architecture Migration User Guide as well as UG 571: UltraScale SelectIO User Guide and the appropriate datasheet for re-targeting and other details about the IDELAYE3 and ODELAYE3 components.
CRITICAL WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'phy_rxd_idelay_0' of type 'IDELAYE3' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, 'ULTRASCALE_PLUS'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. Failure to set the SIM_DEVICE appropriately will prevent bitstream generation for this design.
CRITICAL WARNING: [Netlist 29-335] Instance 'phy_rxd_idelay_1' of type 'IDELAYE2' may have failed to retarget to the target device for the following reasons:
 - Nets are connected to one or more pins of the 'CNTVALUEIN[0:4]' bus. The target replacement cell of type 'IDELAYE3' uses 9 bits for this bus instead of 5, and the associated delay calculation is significantly different.
It is suggested to replace the component with the native IDELAYE3 component to update the design to the functionality and capabilities of the target architecture DELAY cell or else modify the instantiation to match the above characteristics. Please consult UG 1026: UltraScale Architecture Migration User Guide as well as UG 571: UltraScale SelectIO User Guide and the appropriate datasheet for re-targeting and other details about the IDELAYE3 and ODELAYE3 components.
CRITICAL WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'phy_rxd_idelay_1' of type 'IDELAYE3' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, 'ULTRASCALE_PLUS'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. Failure to set the SIM_DEVICE appropriately will prevent bitstream generation for this design.
CRITICAL WARNING: [Netlist 29-335] Instance 'phy_rxd_idelay_2' of type 'IDELAYE2' may have failed to retarget to the target device for the following reasons:
 - Nets are connected to one or more pins of the 'CNTVALUEIN[0:4]' bus. The target replacement cell of type 'IDELAYE3' uses 9 bits for this bus instead of 5, and the associated delay calculation is significantly different.
It is suggested to replace the component with the native IDELAYE3 component to update the design to the functionality and capabilities of the target architecture DELAY cell or else modify the instantiation to match the above characteristics. Please consult UG 1026: UltraScale Architecture Migration User Guide as well as UG 571: UltraScale SelectIO User Guide and the appropriate datasheet for re-targeting and other details about the IDELAYE3 and ODELAYE3 components.
CRITICAL WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'phy_rxd_idelay_2' of type 'IDELAYE3' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, 'ULTRASCALE_PLUS'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. Failure to set the SIM_DEVICE appropriately will prevent bitstream generation for this design.
CRITICAL WARNING: [Netlist 29-335] Instance 'phy_rxd_idelay_3' of type 'IDELAYE2' may have failed to retarget to the target device for the following reasons:
 - Nets are connected to one or more pins of the 'CNTVALUEIN[0:4]' bus. The target replacement cell of type 'IDELAYE3' uses 9 bits for this bus instead of 5, and the associated delay calculation is significantly different.
It is suggested to replace the component with the native IDELAYE3 component to update the design to the functionality and capabilities of the target architecture DELAY cell or else modify the instantiation to match the above characteristics. Please consult UG 1026: UltraScale Architecture Migration User Guide as well as UG 571: UltraScale SelectIO User Guide and the appropriate datasheet for re-targeting and other details about the IDELAYE3 and ODELAYE3 components.
CRITICAL WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'phy_rxd_idelay_3' of type 'IDELAYE3' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, 'ULTRASCALE_PLUS'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. Failure to set the SIM_DEVICE appropriately will prevent bitstream generation for this design.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 3350.594 ; gain = 0.000 ; free physical = 479 ; free virtual = 24145
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 43 instances were transformed.
  BUFG => BUFGCE: 2 instances
  BUFIO => BUFGCE: 1 instance 
  BUFR => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 10 instances
  IDDR => IDDRE1 (inverted pins: CB): 5 instances
  IDELAYE2 => IDELAYE3: 5 instances
  ODDR => OSERDESE3: 6 instances
  RAM256X1D => RAM256X1D (MUXF7(x4), MUXF8(x2), RAMD64E(x8)): 2 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 9 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

Synth Design complete, checksum: 586c7fe3
INFO: [Common 17-83] Releasing license: Synthesis
216 Infos, 217 Warnings, 10 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:38 . Memory (MB): peak = 3350.594 ; gain = 1324.438 ; free physical = 690 ; free virtual = 24356
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/denmann99/Documents/lab07/kria_state_machine/kria_state_machine.runs/synth_1/fpga.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fpga_utilization_synth.rpt -pb fpga_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 23 16:24:06 2023...
