DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "work"
unitName "busdef"
)
]
instances [
(Instance
name "U_0"
duLibraryName "axi_dma_bridge"
duName "top_signal_connector_v1_0"
elements [
(GiElement
name "C_M00_AXI_ADDR_WIDTH"
type "integer"
value "C_M00_AXI_ADDR_WIDTH"
)
(GiElement
name "C_M00_AXI_ARUSER_WIDTH"
type "integer"
value "C_M00_AXI_ARUSER_WIDTH"
)
(GiElement
name "C_M00_AXI_AWUSER_WIDTH"
type "integer"
value "C_M00_AXI_AWUSER_WIDTH"
)
(GiElement
name "C_M00_AXI_BURST_LEN"
type "integer"
value "16"
)
(GiElement
name "C_M00_AXI_BUSER_WIDTH"
type "integer"
value "C_M00_AXI_BUSER_WIDTH"
)
(GiElement
name "C_M00_AXI_DATA_WIDTH"
type "integer"
value "64"
)
(GiElement
name "C_M00_AXI_ID_WIDTH"
type "integer"
value "12"
)
(GiElement
name "C_M00_AXI_RUSER_WIDTH"
type "integer"
value "C_M00_AXI_RUSER_WIDTH"
)
(GiElement
name "C_M00_AXI_TARGET_SLAVE_BASE_ADDR"
type "std_logic_vector"
value "x\"40000000\""
pr "-- Parameters of Axi Master Bus Interface M00_AXI"
apr 0
)
(GiElement
name "C_M00_AXI_WUSER_WIDTH"
type "integer"
value "C_M00_AXI_WUSER_WIDTH"
)
(GiElement
name "C_S00_AXI_ADDR_WIDTH"
type "integer"
value "C_S00_AXI_ADDR_WIDTH"
)
(GiElement
name "C_S00_AXI_ARUSER_WIDTH"
type "integer"
value "C_S00_AXI_ARUSER_WIDTH"
)
(GiElement
name "C_S00_AXI_AWUSER_WIDTH"
type "integer"
value "C_S00_AXI_AWUSER_WIDTH"
)
(GiElement
name "C_S00_AXI_BUSER_WIDTH"
type "integer"
value "C_S00_AXI_BUSER_WIDTH"
)
(GiElement
name "C_S00_AXI_DATA_WIDTH"
type "integer"
value "32"
)
(GiElement
name "C_S00_AXI_ID_WIDTH"
type "integer"
value "C_S00_AXI_ID_WIDTH"
pr "-- Users to add parameters here

-- User parameters ends
-- Do not modify the parameters beyond this line


-- Parameters of Axi Slave Bus Interface S00_AXI"
apr 0
)
(GiElement
name "C_S00_AXI_RUSER_WIDTH"
type "integer"
value "C_S00_AXI_RUSER_WIDTH"
)
(GiElement
name "C_S00_AXI_WUSER_WIDTH"
type "integer"
value "C_S00_AXI_WUSER_WIDTH"
)
(GiElement
name "C_SLV_ADDR_WIDTH"
type "integer"
value "16"
)
(GiElement
name "C_SLV_DATA_WIDTH"
type "integer"
value "32"
)
]
mwi 0
uid 4036,0
)
(Instance
name "U_6"
duLibraryName "axi_dma_bridge"
duName "axi_slave64"
elements [
(GiElement
name "C_M00_AXI_ADDR_WIDTH"
type "integer"
value "32"
pr "-- Width of Address Bus"
apr 0
)
(GiElement
name "C_M00_AXI_ARUSER_WIDTH"
type "integer"
value "1"
pr "-- Width of User Read Address Bus"
apr 0
)
(GiElement
name "C_M00_AXI_AWUSER_WIDTH"
type "integer"
value "1"
pr "-- Width of User Write Address Bus"
apr 0
)
(GiElement
name "C_M00_AXI_BURST_LEN"
type "integer"
value "16"
pr "-- Burst Length. Supports 1, 2, 4, 8, 16, 32, 64, 128, 256 burst lengths"
apr 0
)
(GiElement
name "C_M00_AXI_BUSER_WIDTH"
type "integer"
value "1"
pr "-- Width of User Response Bus"
apr 0
)
(GiElement
name "C_M00_AXI_DATA_WIDTH"
type "integer"
value "64"
pr "-- Width of Data Bus"
apr 0
)
(GiElement
name "C_M00_AXI_ID_WIDTH"
type "integer"
value "12"
pr "-- Thread ID Width"
apr 0
)
(GiElement
name "C_M00_AXI_RUSER_WIDTH"
type "integer"
value "1"
pr "-- Width of User Read Data Bus"
apr 0
)
(GiElement
name "C_M00_AXI_WUSER_WIDTH"
type "integer"
value "1"
pr "-- Width of User Write Data Bus"
apr 0
)
(GiElement
name "C_S00_AXI_ADDR_WIDTH"
type "integer"
value "18"
)
(GiElement
name "C_S00_AXI_ARUSER_WIDTH"
type "integer"
value "1"
)
(GiElement
name "C_S00_AXI_AWUSER_WIDTH"
type "integer"
value "1"
)
(GiElement
name "C_S00_AXI_BUSER_WIDTH"
type "integer"
value "1"
)
(GiElement
name "C_S00_AXI_DATA_WIDTH"
type "integer"
value "32"
)
(GiElement
name "C_S00_AXI_ID_WIDTH"
type "integer"
value "12"
pr "-- Users to add parameters here

-- User parameters ends
-- Do not modify the parameters beyond this line


-- Parameters of Axi Slave Bus Interface S00_AXI"
apr 0
)
(GiElement
name "C_S00_AXI_RUSER_WIDTH"
type "integer"
value "1"
)
(GiElement
name "C_S00_AXI_WUSER_WIDTH"
type "integer"
value "1"
)
(GiElement
name "read_file_g"
type "string"
value "\"read_file.txt\""
)
(GiElement
name "write_file_g"
type "string"
value "\"write_file.txt\""
)
]
mwi 0
uid 4452,0
)
(Instance
name "U_1"
duLibraryName "axi_dma_bridge"
duName "test_axi_mst"
elements [
(GiElement
name "C_S00_AXI_ADDR_WIDTH"
type "integer"
value "C_S00_AXI_ADDR_WIDTH"
)
(GiElement
name "C_S00_AXI_ARUSER_WIDTH"
type "integer"
value "C_S00_AXI_ARUSER_WIDTH"
)
(GiElement
name "C_S00_AXI_AWUSER_WIDTH"
type "integer"
value "C_S00_AXI_AWUSER_WIDTH"
)
(GiElement
name "C_S00_AXI_BUSER_WIDTH"
type "integer"
value "C_S00_AXI_BUSER_WIDTH"
)
(GiElement
name "C_S00_AXI_DATA_WIDTH"
type "integer"
value "C_S00_AXI_DATA_WIDTH"
)
(GiElement
name "C_S00_AXI_ID_WIDTH"
type "integer"
value "C_S00_AXI_ID_WIDTH"
pr "-- Users to add parameters here

-- User parameters ends
-- Do not modify the parameters beyond this line


-- Parameters of Axi Slave Bus Interface S00_AXI"
apr 0
)
(GiElement
name "C_S00_AXI_RUSER_WIDTH"
type "integer"
value "C_S00_AXI_RUSER_WIDTH"
)
(GiElement
name "C_S00_AXI_WUSER_WIDTH"
type "integer"
value "C_S00_AXI_WUSER_WIDTH"
)
(GiElement
name "clk_period_g"
type "time"
value "10 ns"
)
(GiElement
name "COMMANDS"
type "string"
value "\"buscommands.txt\""
)
]
mwi 0
uid 4646,0
)
(Instance
name "U_2"
duLibraryName "axi_dma_bridge"
duName "cnt_modulus"
elements [
(GiElement
name "n_dout_g"
type "integer"
value "8"
)
(GiElement
name "module_g"
type "integer"
value "256"
)
]
mwi 0
uid 4766,0
)
(Instance
name "U_3"
duLibraryName "axi_dma_bridge"
duName "cnt_modulus"
elements [
(GiElement
name "n_dout_g"
type "integer"
value "9"
)
(GiElement
name "module_g"
type "integer"
value "400"
)
]
mwi 0
uid 4797,0
)
(Instance
name "U_4"
duLibraryName "axi_dma_bridge"
duName "cnt_modulus"
elements [
(GiElement
name "n_dout_g"
type "integer"
value "16"
)
(GiElement
name "module_g"
type "integer"
value "2**16"
)
]
mwi 0
uid 4866,0
)
(Instance
name "U_5"
duLibraryName "axi_dma_bridge"
duName "to_sbus"
elements [
]
mwi 0
uid 5143,0
)
(Instance
name "U_7"
duLibraryName "axi_dma_bridge"
duName "sbus_termination"
elements [
]
mwi 0
uid 5209,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb3"
number "3"
)
(EmbeddedInstance
name "eb2"
number "2"
)
(EmbeddedInstance
name "eb4"
number "4"
)
(EmbeddedInstance
name "constant_values3"
number "10"
)
(EmbeddedInstance
name "eb5"
number "5"
)
]
libraryRefs [
"ieee"
"work"
]
)
version "31.1"
appVersion "2016.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "D:\\ECM_DCD\\username\\ip_repo\\axi_dma_bridge\\hdl"
)
(vvPair
variable "HDSDir"
value "D:\\ECM_DCD\\username\\ip_repo\\axi_dma_bridge\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "D:\\ECM_DCD\\username\\ip_repo\\axi_dma_bridge\\hds\\tb_top\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "D:\\ECM_DCD\\username\\ip_repo\\axi_dma_bridge\\hds\\tb_top\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "D:\\ECM_DCD\\username\\ip_repo\\axi_dma_bridge\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "D:\\ECM_DCD\\username\\ip_repo\\axi_dma_bridge\\hds\\tb_top"
)
(vvPair
variable "d_logical"
value "D:\\ECM_DCD\\username\\ip_repo\\axi_dma_bridge\\hds\\tb_top"
)
(vvPair
variable "date"
value "21.08.2018"
)
(vvPair
variable "day"
value "Di."
)
(vvPair
variable "day_long"
value "Dienstag"
)
(vvPair
variable "dd"
value "21"
)
(vvPair
variable "entity_name"
value "tb_top"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "Net"
)
(vvPair
variable "graphical_source_date"
value "21.08.2018"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "KPERSM7467"
)
(vvPair
variable "graphical_source_time"
value "09:53:05"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "KPERSM7467"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "axi_dma_bridge"
)
(vvPair
variable "library_downstream_ISEPARInvoke"
value "E:/vivado/ip_repo/signal_connector/ise"
)
(vvPair
variable "library_downstream_ImpactInvoke"
value "E:/vivado/ip_repo/signal_connector/ise"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/axi_dma_bridge/work"
)
(vvPair
variable "library_downstream_XSTDataPrep"
value "E:/vivado/ip_repo/signal_connector/ise"
)
(vvPair
variable "library_downstream_XilinxVivado"
value "$HDS_PROJECT_DIR/axi_dma_bridge/vivado"
)
(vvPair
variable "mm"
value "08"
)
(vvPair
variable "module_name"
value "tb_top"
)
(vvPair
variable "month"
value "Aug"
)
(vvPair
variable "month_long"
value "August"
)
(vvPair
variable "p"
value "D:\\ECM_DCD\\username\\ip_repo\\axi_dma_bridge\\hds\\tb_top\\struct.bd"
)
(vvPair
variable "p_logical"
value "D:\\ECM_DCD\\username\\ip_repo\\axi_dma_bridge\\hds\\tb_top\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "ip_repo"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\MentorGraphics\\modeltech64_10.2c\\win64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "09:53:05"
)
(vvPair
variable "unit"
value "tb_top"
)
(vvPair
variable "user"
value "Net"
)
(vvPair
variable "version"
value "2016.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2018"
)
(vvPair
variable "yy"
value "18"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "230000,153000,247000,154000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "230200,153000,238900,154000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "247000,149000,251000,150000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "247200,149000,250200,150000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "230000,151000,247000,152000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "230200,151000,240200,152000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "226000,151000,230000,152000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "226200,151000,228300,152000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "247000,150000,267000,154000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "247200,150200,256600,151200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "251000,149000,267000,150000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "251200,149000,254100,150000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "226000,149000,247000,151000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "233000,149500,240000,150500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "226000,152000,230000,153000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "226200,152000,228300,153000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "226000,153000,230000,154000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "226200,153000,228900,154000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "230000,152000,247000,153000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "230200,152000,241100,153000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "226000,149000,267000,154000"
)
oxt "14000,66000,55000,71000"
)
*12 (HdlText
uid 583,0
optionalChildren [
*13 (EmbeddedText
uid 589,0
commentText (CommentText
uid 590,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 591,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "93000,137000,102000,149000"
)
oxt "0,0,18000,5000"
text (MLText
uid 592,0
va (VaSet
font "arial,8,0"
)
xt "93200,137200,102200,146200"
st "
process
begin
  save2file <= '0';
  wait for 4000 us;
  save2file <= '1';
  wait;
end process;     
load2mem <= '0';                     
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 12000
visibleWidth 9000
)
)
)
]
shape (Rectangle
uid 584,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "93000,130000,101000,137000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 585,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*14 (Text
uid 586,0
va (VaSet
font "arial,8,1"
)
xt "96150,131000,97850,132000"
st "eb3"
blo "96150,131800"
tm "HdlTextNameMgr"
)
*15 (Text
uid 587,0
va (VaSet
font "arial,8,1"
)
xt "96150,132000,96950,133000"
st "3"
blo "96150,132800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 588,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "93250,135250,94750,136750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*16 (HdlText
uid 1585,0
optionalChildren [
*17 (EmbeddedText
uid 1591,0
commentText (CommentText
uid 1592,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 1593,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "252000,64000,265000,67000"
)
oxt "0,0,18000,5000"
text (MLText
uid 1594,0
va (VaSet
font "arial,8,0"
)
xt "252200,64200,265200,67200"
st "
clk <= s00_axi_aclk;
reset <= not s00_axi_aresetn;                          
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 3000
visibleWidth 13000
)
)
)
]
shape (Rectangle
uid 1586,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "253000,57000,261000,62000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1587,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*18 (Text
uid 1588,0
va (VaSet
font "arial,8,1"
)
xt "256150,59000,257850,60000"
st "eb2"
blo "256150,59800"
tm "HdlTextNameMgr"
)
*19 (Text
uid 1589,0
va (VaSet
font "arial,8,1"
)
xt "256150,60000,256950,61000"
st "2"
blo "256150,60800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 1590,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "253250,60250,254750,61750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*20 (Net
uid 2215,0
lang 2
decl (Decl
n "M00_AXI_WVALID"
t "std_logic"
prec "-- Write valid. This signal indicates that valid write
  -- data and strobes are available"
preAdd 0
posAdd 0
o 43
suid 1,0
)
declText (MLText
uid 2216,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,87000,51000,89400"
st "-- Write valid. This signal indicates that valid write
  -- data and strobes are available
signal M00_AXI_WVALID      : std_logic"
)
)
*21 (Net
uid 2217,0
lang 2
decl (Decl
n "M00_AXI_BREADY"
t "std_logic"
prec "-- Response ready. This signal indicates that the master
  -- can accept a write response."
preAdd 0
posAdd 0
o 27
suid 2,0
)
declText (MLText
uid 2218,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,55000,52000,57400"
st "-- Response ready. This signal indicates that the master
  -- can accept a write response.
signal M00_AXI_BREADY      : std_logic"
)
)
*22 (Net
uid 2219,0
lang 2
decl (Decl
n "M00_AXI_ARLOCK"
t "std_logic"
prec "-- Lock type. Provides additional information about the
  -- atomic characteristics of the transfer."
preAdd 0
posAdd 0
o 7
suid 3,0
)
declText (MLText
uid 2220,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,13400,51500,15800"
st "-- Lock type. Provides additional information about the
  -- atomic characteristics of the transfer.
signal M00_AXI_ARLOCK      : std_logic"
)
)
*23 (Net
uid 2221,0
lang 2
decl (Decl
n "M00_AXI_ARREADY"
t "std_logic"
prec "-- Read address ready. This signal indicates that
  -- the slave is ready to accept an address and associated control signals"
preAdd 0
posAdd 0
o 10
suid 4,0
)
declText (MLText
uid 2222,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,20600,61500,23000"
st "-- Read address ready. This signal indicates that
  -- the slave is ready to accept an address and associated control signals
signal M00_AXI_ARREADY     : std_logic"
)
)
*24 (Net
uid 2223,0
lang 2
decl (Decl
n "M00_AXI_ARCACHE"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Memory type. This signal indicates how transactions
  -- are required to progress through a system."
preAdd 0
posAdd 0
o 4
suid 5,0
)
declText (MLText
uid 2224,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7800,52500,10200"
st "-- Memory type. This signal indicates how transactions
  -- are required to progress through a system.
signal M00_AXI_ARCACHE     : std_logic_vector(3 downto 0)"
)
)
*25 (Net
uid 2225,0
lang 2
decl (Decl
n "M00_AXI_RVALID"
t "std_logic"
prec "-- Read valid. This signal indicates that the channel
  -- is signaling the required read data."
preAdd 0
posAdd 0
o 37
suid 6,0
)
declText (MLText
uid 2226,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,74200,50500,76600"
st "-- Read valid. This signal indicates that the channel
  -- is signaling the required read data.
signal M00_AXI_RVALID      : std_logic"
)
)
*26 (Net
uid 2227,0
lang 2
decl (Decl
n "M00_AXI_RLAST"
t "std_logic"
prec "-- Read last. This signal indicates the last transfer in a read burst"
preAdd 0
posAdd 0
o 33
suid 7,0
)
declText (MLText
uid 2228,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,67000,58500,68600"
st "-- Read last. This signal indicates the last transfer in a read burst
signal M00_AXI_RLAST       : std_logic"
)
)
*27 (Net
uid 2229,0
lang 2
decl (Decl
n "M00_AXI_WREADY"
t "std_logic"
prec "-- Write ready. This signal indicates that the slave
  -- can accept the write data."
preAdd 0
posAdd 0
o 40
suid 8,0
)
declText (MLText
uid 2230,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,79800,50000,82200"
st "-- Write ready. This signal indicates that the slave
  -- can accept the write data.
signal M00_AXI_WREADY      : std_logic"
)
)
*28 (Net
uid 2231,0
lang 2
decl (Decl
n "M00_AXI_ARBURST"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Burst type. The burst type and the size information,
  -- determine how the address for each transfer within the burst is calculated."
preAdd 0
posAdd 0
o 3
suid 9,0
)
declText (MLText
uid 2232,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5400,64000,7800"
st "-- Burst type. The burst type and the size information,
  -- determine how the address for each transfer within the burst is calculated.
signal M00_AXI_ARBURST     : std_logic_vector(1 downto 0)"
)
)
*29 (Net
uid 2233,0
lang 2
decl (Decl
n "M00_AXI_ARID"
t "std_logic_vector"
b "(C_M00_AXI_ID_WIDTH-1 downto 0)"
prec "-- Master Interface Read Address."
preAdd 0
posAdd 0
o 5
suid 10,0
)
declText (MLText
uid 2234,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10200,62000,11800"
st "-- Master Interface Read Address.
signal M00_AXI_ARID        : std_logic_vector(C_M00_AXI_ID_WIDTH-1 downto 0)"
)
)
*30 (Net
uid 2235,0
lang 2
decl (Decl
n "M00_AXI_AWVALID"
t "std_logic"
prec "-- Write address valid. This signal indicates that
  -- the channel is signaling valid write address and control information."
preAdd 0
posAdd 0
o 25
suid 11,0
)
declText (MLText
uid 2236,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,51000,61000,53400"
st "-- Write address valid. This signal indicates that
  -- the channel is signaling valid write address and control information.
signal M00_AXI_AWVALID     : std_logic"
)
)
*31 (Net
uid 2237,0
lang 2
decl (Decl
n "M00_AXI_BVALID"
t "std_logic"
prec "-- Write response valid. This signal indicates that the
  -- channel is signaling a valid write response."
preAdd 0
posAdd 0
o 30
suid 12,0
)
declText (MLText
uid 2238,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,60600,51500,63000"
st "-- Write response valid. This signal indicates that the
  -- channel is signaling a valid write response.
signal M00_AXI_BVALID      : std_logic"
)
)
*32 (Net
uid 2239,0
lang 2
decl (Decl
n "M00_AXI_WUSER"
t "std_logic_vector"
b "(C_M00_AXI_WUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the write data channel."
preAdd 0
posAdd 0
o 42
suid 13,0
)
declText (MLText
uid 2240,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,85400,63500,87000"
st "-- Optional User-defined signal in the write data channel.
signal M00_AXI_WUSER       : std_logic_vector(C_M00_AXI_WUSER_WIDTH-1 downto 0)"
)
)
*33 (Net
uid 2241,0
lang 2
decl (Decl
n "M00_AXI_WSTRB"
t "std_logic_vector"
b "(C_M00_AXI_DATA_WIDTH/8-1 downto 0)"
prec "-- Write strobes. This signal indicates which byte
  -- lanes hold valid data. There is one write strobe
  -- bit for each eight bits of the write data bus."
preAdd 0
posAdd 0
o 41
suid 14,0
)
declText (MLText
uid 2242,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,82200,64000,85400"
st "-- Write strobes. This signal indicates which byte
  -- lanes hold valid data. There is one write strobe
  -- bit for each eight bits of the write data bus.
signal M00_AXI_WSTRB       : std_logic_vector(C_M00_AXI_DATA_WIDTH/8-1 downto 0)"
)
)
*34 (Net
uid 2243,0
lang 2
decl (Decl
n "M00_AXI_AWBURST"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Burst type. The burst type and the size information,
  -- determine how the address for each transfer within the burst is calculated."
preAdd 0
posAdd 0
o 15
suid 15,0
)
declText (MLText
uid 2244,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,30200,64000,32600"
st "-- Burst type. The burst type and the size information,
  -- determine how the address for each transfer within the burst is calculated.
signal M00_AXI_AWBURST     : std_logic_vector(1 downto 0)"
)
)
*35 (Net
uid 2245,0
lang 2
decl (Decl
n "M00_AXI_ARUSER"
t "std_logic_vector"
b "(C_M00_AXI_ARUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the read address channel."
preAdd 0
posAdd 0
o 12
suid 16,0
)
declText (MLText
uid 2246,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,24600,64000,26200"
st "-- Optional User-defined signal in the read address channel.
signal M00_AXI_ARUSER      : std_logic_vector(C_M00_AXI_ARUSER_WIDTH-1 downto 0)"
)
)
*36 (Net
uid 2247,0
lang 2
decl (Decl
n "M00_AXI_AWQOS"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Quality of Service, QoS identifier sent for each write transaction."
preAdd 0
posAdd 0
o 21
suid 17,0
)
declText (MLText
uid 2248,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,43800,59000,45400"
st "-- Quality of Service, QoS identifier sent for each write transaction.
signal M00_AXI_AWQOS       : std_logic_vector(3 downto 0)"
)
)
*37 (Net
uid 2249,0
lang 2
decl (Decl
n "M00_AXI_ARADDR"
t "std_logic_vector"
b "(C_M00_AXI_ADDR_WIDTH-1 downto 0)"
prec "-- Read address. This signal indicates the initial
  -- address of a read burst transaction."
preAdd 0
posAdd 0
o 2
suid 18,0
)
declText (MLText
uid 2250,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3000,63000,5400"
st "-- Read address. This signal indicates the initial
  -- address of a read burst transaction.
signal M00_AXI_ARADDR      : std_logic_vector(C_M00_AXI_ADDR_WIDTH-1 downto 0)"
)
)
*38 (Net
uid 2251,0
lang 2
decl (Decl
n "M00_AXI_ARQOS"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Quality of Service, QoS identifier sent for each read transaction"
preAdd 0
posAdd 0
o 9
suid 19,0
)
declText (MLText
uid 2252,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,19000,58000,20600"
st "-- Quality of Service, QoS identifier sent for each read transaction
signal M00_AXI_ARQOS       : std_logic_vector(3 downto 0)"
)
)
*39 (Net
uid 2253,0
lang 2
decl (Decl
n "M00_AXI_AWID"
t "std_logic_vector"
b "(C_M00_AXI_ID_WIDTH-1 downto 0)"
prec "-- Master Interface Write Address ID"
preAdd 0
posAdd 0
o 17
suid 20,0
)
declText (MLText
uid 2254,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,35000,62000,36600"
st "-- Master Interface Write Address ID
signal M00_AXI_AWID        : std_logic_vector(C_M00_AXI_ID_WIDTH-1 downto 0)"
)
)
*40 (Net
uid 2255,0
lang 2
decl (Decl
n "M00_AXI_AWSIZE"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Burst size. This signal indicates the size of each transfer in the burst"
preAdd 0
posAdd 0
o 23
suid 21,0
)
declText (MLText
uid 2256,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,47800,61500,49400"
st "-- Burst size. This signal indicates the size of each transfer in the burst
signal M00_AXI_AWSIZE      : std_logic_vector(2 downto 0)"
)
)
*41 (Net
uid 2257,0
lang 2
decl (Decl
n "M00_AXI_RRESP"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Read response. This signal indicates the status of the read transfer"
preAdd 0
posAdd 0
o 35
suid 22,0
)
declText (MLText
uid 2258,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,71000,59500,72600"
st "-- Read response. This signal indicates the status of the read transfer
signal M00_AXI_RRESP       : std_logic_vector(1 downto 0)"
)
)
*42 (Net
uid 2259,0
lang 2
decl (Decl
n "M00_AXI_ARSIZE"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Burst size. This signal indicates the size of each transfer in the burst"
preAdd 0
posAdd 0
o 11
suid 23,0
)
declText (MLText
uid 2260,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,23000,61500,24600"
st "-- Burst size. This signal indicates the size of each transfer in the burst
signal M00_AXI_ARSIZE      : std_logic_vector(2 downto 0)"
)
)
*43 (Net
uid 2261,0
lang 2
decl (Decl
n "M00_AXI_RID"
t "std_logic_vector"
b "(C_M00_AXI_ID_WIDTH-1 downto 0)"
prec "-- Read ID tag. This signal is the identification tag
  -- for the read data group of signals generated by the slave."
preAdd 0
posAdd 0
o 32
suid 24,0
)
declText (MLText
uid 2262,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,64600,62000,67000"
st "-- Read ID tag. This signal is the identification tag
  -- for the read data group of signals generated by the slave.
signal M00_AXI_RID         : std_logic_vector(C_M00_AXI_ID_WIDTH-1 downto 0)"
)
)
*44 (Net
uid 2263,0
lang 2
decl (Decl
n "M00_AXI_RDATA"
t "std_logic_vector"
b "(C_M00_AXI_DATA_WIDTH-1 downto 0)"
prec "-- Master Read Data"
preAdd 0
posAdd 0
o 31
suid 25,0
)
declText (MLText
uid 2264,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,63000,63000,64600"
st "-- Master Read Data
signal M00_AXI_RDATA       : std_logic_vector(C_M00_AXI_DATA_WIDTH-1 downto 0)"
)
)
*45 (Net
uid 2265,0
lang 2
decl (Decl
n "M00_AXI_BUSER"
t "std_logic_vector"
b "(C_M00_AXI_BUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the write response channel"
preAdd 0
posAdd 0
o 29
suid 26,0
)
declText (MLText
uid 2266,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,59000,63500,60600"
st "-- Optional User-defined signal in the write response channel
signal M00_AXI_BUSER       : std_logic_vector(C_M00_AXI_BUSER_WIDTH-1 downto 0)"
)
)
*46 (Net
uid 2267,0
lang 2
decl (Decl
n "M00_AXI_AWCACHE"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Memory type. This signal indicates how transactions
  -- are required to progress through a system."
preAdd 0
posAdd 0
o 16
suid 27,0
)
declText (MLText
uid 2268,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,32600,52500,35000"
st "-- Memory type. This signal indicates how transactions
  -- are required to progress through a system.
signal M00_AXI_AWCACHE     : std_logic_vector(3 downto 0)"
)
)
*47 (Net
uid 2269,0
lang 2
decl (Decl
n "M00_AXI_ARVALID"
t "std_logic"
prec "-- Write address valid. This signal indicates that
  -- the channel is signaling valid read address and control information"
preAdd 0
posAdd 0
o 13
suid 28,0
)
declText (MLText
uid 2270,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,26200,60000,28600"
st "-- Write address valid. This signal indicates that
  -- the channel is signaling valid read address and control information
signal M00_AXI_ARVALID     : std_logic"
)
)
*48 (Net
uid 2271,0
lang 2
decl (Decl
n "M00_AXI_ARPROT"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Protection type. This signal indicates the privilege
  -- and security level of the transaction, and whether
  -- the transaction is a data access or an instruction access."
preAdd 0
posAdd 0
o 8
suid 29,0
)
declText (MLText
uid 2272,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,15800,55500,19000"
st "-- Protection type. This signal indicates the privilege
  -- and security level of the transaction, and whether
  -- the transaction is a data access or an instruction access.
signal M00_AXI_ARPROT      : std_logic_vector(2 downto 0)"
)
)
*49 (Net
uid 2273,0
lang 2
decl (Decl
n "M00_AXI_BRESP"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Write response. This signal indicates the status of the write transaction."
preAdd 0
posAdd 0
o 28
suid 30,0
)
declText (MLText
uid 2274,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,57400,62500,59000"
st "-- Write response. This signal indicates the status of the write transaction.
signal M00_AXI_BRESP       : std_logic_vector(1 downto 0)"
)
)
*50 (Net
uid 2275,0
lang 2
decl (Decl
n "M00_AXI_BID"
t "std_logic_vector"
b "(C_M00_AXI_ID_WIDTH-1 downto 0)"
prec "-- Master Interface Write Response."
preAdd 0
posAdd 0
o 26
suid 31,0
)
declText (MLText
uid 2276,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,53400,62000,55000"
st "-- Master Interface Write Response.
signal M00_AXI_BID         : std_logic_vector(C_M00_AXI_ID_WIDTH-1 downto 0)"
)
)
*51 (Net
uid 2277,0
lang 2
decl (Decl
n "M00_AXI_AWREADY"
t "std_logic"
prec "-- Write address ready. This signal indicates that
  -- the slave is ready to accept an address and associated control signals"
preAdd 0
posAdd 0
o 22
suid 32,0
)
declText (MLText
uid 2278,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,45400,61500,47800"
st "-- Write address ready. This signal indicates that
  -- the slave is ready to accept an address and associated control signals
signal M00_AXI_AWREADY     : std_logic"
)
)
*52 (Net
uid 2279,0
lang 2
decl (Decl
n "M00_AXI_AWADDR"
t "std_logic_vector"
b "(C_M00_AXI_ADDR_WIDTH-1 downto 0)"
prec "-- Master Interface Write Address"
preAdd 0
posAdd 0
o 14
suid 33,0
)
declText (MLText
uid 2280,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,28600,63000,30200"
st "-- Master Interface Write Address
signal M00_AXI_AWADDR      : std_logic_vector(C_M00_AXI_ADDR_WIDTH-1 downto 0)"
)
)
*53 (Net
uid 2281,0
lang 2
decl (Decl
n "M00_AXI_WDATA"
t "std_logic_vector"
b "(C_M00_AXI_DATA_WIDTH-1 downto 0)"
prec "-- Master Interface Write Data."
preAdd 0
posAdd 0
o 38
suid 34,0
)
declText (MLText
uid 2282,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,76600,63000,78200"
st "-- Master Interface Write Data.
signal M00_AXI_WDATA       : std_logic_vector(C_M00_AXI_DATA_WIDTH-1 downto 0)"
)
)
*54 (Net
uid 2283,0
lang 2
decl (Decl
n "M00_AXI_AWUSER"
t "std_logic_vector"
b "(C_M00_AXI_AWUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the write address channel."
preAdd 0
posAdd 0
o 24
suid 35,0
)
declText (MLText
uid 2284,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,49400,64000,51000"
st "-- Optional User-defined signal in the write address channel.
signal M00_AXI_AWUSER      : std_logic_vector(C_M00_AXI_AWUSER_WIDTH-1 downto 0)"
)
)
*55 (Net
uid 2285,0
lang 2
decl (Decl
n "M00_AXI_AWPROT"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Protection type. This signal indicates the privilege
  -- and security level of the transaction, and whether
  -- the transaction is a data access or an instruction access."
preAdd 0
posAdd 0
o 20
suid 36,0
)
declText (MLText
uid 2286,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,40600,55500,43800"
st "-- Protection type. This signal indicates the privilege
  -- and security level of the transaction, and whether
  -- the transaction is a data access or an instruction access.
signal M00_AXI_AWPROT      : std_logic_vector(2 downto 0)"
)
)
*56 (Net
uid 2287,0
lang 2
decl (Decl
n "M00_AXI_AWLEN"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- Burst length. The burst length gives the exact number of transfers in a burst"
preAdd 0
posAdd 0
o 18
suid 37,0
)
declText (MLText
uid 2288,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,36600,64000,38200"
st "-- Burst length. The burst length gives the exact number of transfers in a burst
signal M00_AXI_AWLEN       : std_logic_vector(7 downto 0)"
)
)
*57 (Net
uid 2289,0
lang 2
decl (Decl
n "M00_AXI_RREADY"
t "std_logic"
prec "-- Read ready. This signal indicates that the master can
  -- accept the read data and response information."
preAdd 0
posAdd 0
o 34
suid 38,0
)
declText (MLText
uid 2290,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,68600,52000,71000"
st "-- Read ready. This signal indicates that the master can
  -- accept the read data and response information.
signal M00_AXI_RREADY      : std_logic"
)
)
*58 (Net
uid 2291,0
lang 2
decl (Decl
n "M00_AXI_ARLEN"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- Burst length. The burst length gives the exact number of transfers in a burst"
preAdd 0
posAdd 0
o 6
suid 39,0
)
declText (MLText
uid 2292,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11800,64000,13400"
st "-- Burst length. The burst length gives the exact number of transfers in a burst
signal M00_AXI_ARLEN       : std_logic_vector(7 downto 0)"
)
)
*59 (Net
uid 2293,0
lang 2
decl (Decl
n "M00_AXI_AWLOCK"
t "std_logic"
prec "-- Lock type. Provides additional information about the
  -- atomic characteristics of the transfer."
preAdd 0
posAdd 0
o 19
suid 40,0
)
declText (MLText
uid 2294,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,38200,51500,40600"
st "-- Lock type. Provides additional information about the
  -- atomic characteristics of the transfer.
signal M00_AXI_AWLOCK      : std_logic"
)
)
*60 (Net
uid 2295,0
lang 2
decl (Decl
n "M00_AXI_WLAST"
t "std_logic"
prec "-- Write last. This signal indicates the last transfer in a write burst."
preAdd 0
posAdd 0
o 39
suid 41,0
)
declText (MLText
uid 2296,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,78200,60000,79800"
st "-- Write last. This signal indicates the last transfer in a write burst.
signal M00_AXI_WLAST       : std_logic"
)
)
*61 (Net
uid 2299,0
lang 2
decl (Decl
n "reset"
t "std_logic"
o 77
suid 43,0
)
declText (MLText
uid 2300,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,103000,42500,103800"
st "signal reset               : std_logic"
)
)
*62 (Net
uid 2301,0
lang 2
decl (Decl
n "clk"
t "std_logic"
prec "-- User ports ends
-- Do not modify the ports beyond this line


-- Ports of Axi Slave Bus Interface S00_AXI"
preAdd 0
o 66
suid 44,0
)
declText (MLText
uid 2302,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,91000,45500,95800"
st "-- User ports ends
-- Do not modify the ports beyond this line


-- Ports of Axi Slave Bus Interface S00_AXI
signal clk                 : std_logic"
)
)
*63 (Net
uid 2323,0
lang 2
decl (Decl
n "s00_axi_rlast"
t "std_logic"
preAdd 0
posAdd 0
o 113
suid 55,0
)
declText (MLText
uid 2324,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,135800,42500,136600"
st "signal s00_axi_rlast       : std_logic"
)
)
*64 (Net
uid 2331,0
lang 2
decl (Decl
n "s00_axi_awlen"
t "std_logic_vector"
b "(7 downto 0)"
o 97
suid 59,0
)
declText (MLText
uid 2332,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,123000,52500,123800"
st "signal s00_axi_awlen       : std_logic_vector(7 downto 0)"
)
)
*65 (Net
uid 2333,0
lang 2
decl (Decl
n "s00_axi_awqos"
t "std_logic_vector"
b "(3 downto 0)"
o 100
suid 60,0
)
declText (MLText
uid 2334,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,125400,52500,126200"
st "signal s00_axi_awqos       : std_logic_vector(3 downto 0)"
)
)
*66 (Net
uid 2335,0
lang 2
decl (Decl
n "s00_axi_arlock"
t "std_logic"
o 85
suid 61,0
)
declText (MLText
uid 2336,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,113400,42500,114200"
st "signal s00_axi_arlock      : std_logic"
)
)
*67 (Net
uid 2341,0
lang 2
decl (Decl
n "s00_axi_wvalid"
t "std_logic"
o 123
suid 64,0
)
declText (MLText
uid 2342,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,143800,42500,144600"
st "signal s00_axi_wvalid      : std_logic"
)
)
*68 (Net
uid 2345,0
lang 2
decl (Decl
n "s00_axi_awready"
t "std_logic"
preAdd 0
posAdd 0
o 101
suid 66,0
)
declText (MLText
uid 2346,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,126200,42500,127000"
st "signal s00_axi_awready     : std_logic"
)
)
*69 (Net
uid 2347,0
decl (Decl
n "S_AXI_ARREGION"
t "std_logic_vector"
b "(3 downto 0)"
o 44
suid 67,0
)
declText (MLText
uid 2348,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,89400,52500,90200"
st "signal S_AXI_ARREGION      : std_logic_vector(3 downto 0)"
)
)
*70 (Net
uid 2349,0
lang 2
decl (Decl
n "s00_axi_bvalid"
t "std_logic"
preAdd 0
posAdd 0
o 110
suid 68,0
)
declText (MLText
uid 2350,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,133400,42500,134200"
st "signal s00_axi_bvalid      : std_logic"
)
)
*71 (Net
uid 2351,0
lang 2
decl (Decl
n "s00_axi_rready"
t "std_logic"
o 114
suid 69,0
)
declText (MLText
uid 2352,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,136600,42500,137400"
st "signal s00_axi_rready      : std_logic"
)
)
*72 (Net
uid 2353,0
lang 2
decl (Decl
n "s00_axi_wdata"
t "std_logic_vector"
b "(C_S00_AXI_DATA_WIDTH-1 downto 0)"
o 118
suid 70,0
)
declText (MLText
uid 2354,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,139800,63000,140600"
st "signal s00_axi_wdata       : std_logic_vector(C_S00_AXI_DATA_WIDTH-1 downto 0)"
)
)
*73 (Net
uid 2355,0
lang 2
decl (Decl
n "s00_axi_aclk"
t "std_logic"
prec "-- User ports ends
-- Do not modify the ports beyond this line


-- Ports of Axi Slave Bus Interface S00_AXI"
preAdd 0
o 78
suid 71,0
)
declText (MLText
uid 2356,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,103800,45500,108600"
st "-- User ports ends
-- Do not modify the ports beyond this line


-- Ports of Axi Slave Bus Interface S00_AXI
signal s00_axi_aclk        : std_logic"
)
)
*74 (Net
uid 2357,0
lang 2
decl (Decl
n "s00_axi_bresp"
t "std_logic_vector"
b "(1 downto 0)"
o 108
suid 72,0
)
declText (MLText
uid 2358,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,131800,52500,132600"
st "signal s00_axi_bresp       : std_logic_vector(1 downto 0)"
)
)
*75 (Net
uid 2359,0
lang 2
decl (Decl
n "s00_axi_arprot"
t "std_logic_vector"
b "(2 downto 0)"
o 86
suid 73,0
)
declText (MLText
uid 2360,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,114200,52500,115000"
st "signal s00_axi_arprot      : std_logic_vector(2 downto 0)"
)
)
*76 (Net
uid 2363,0
lang 2
decl (Decl
n "s00_axi_rresp"
t "std_logic_vector"
b "(1 downto 0)"
o 115
suid 75,0
)
declText (MLText
uid 2364,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,137400,52500,138200"
st "signal s00_axi_rresp       : std_logic_vector(1 downto 0)"
)
)
*77 (Net
uid 2365,0
lang 2
decl (Decl
n "s00_axi_bready"
t "std_logic"
o 107
suid 76,0
)
declText (MLText
uid 2366,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,131000,42500,131800"
st "signal s00_axi_bready      : std_logic"
)
)
*78 (Net
uid 2367,0
lang 2
decl (Decl
n "s00_axi_awregion"
t "std_logic_vector"
b "(3 downto 0)"
o 102
suid 77,0
)
declText (MLText
uid 2368,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,127000,52500,127800"
st "signal s00_axi_awregion    : std_logic_vector(3 downto 0)"
)
)
*79 (Net
uid 2369,0
lang 2
decl (Decl
n "s00_axi_awid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
o 96
suid 78,0
)
declText (MLText
uid 2370,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,122200,62000,123000"
st "signal s00_axi_awid        : std_logic_vector(C_S00_AXI_ID_WIDTH-1 downto 0)"
)
)
*80 (Net
uid 2371,0
lang 2
decl (Decl
n "s00_axi_aresetn"
t "std_logic"
o 82
suid 79,0
)
declText (MLText
uid 2372,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,111000,42500,111800"
st "signal s00_axi_aresetn     : std_logic"
)
)
*81 (Net
uid 2375,0
decl (Decl
n "S_AXI_AWREGION"
t "std_logic_vector"
b "(3 downto 0)"
o 45
suid 81,0
)
declText (MLText
uid 2376,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,90200,52500,91000"
st "signal S_AXI_AWREGION      : std_logic_vector(3 downto 0)"
)
)
*82 (Net
uid 2377,0
lang 2
decl (Decl
n "s00_axi_arvalid"
t "std_logic"
o 92
suid 82,0
)
declText (MLText
uid 2378,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,119000,42500,119800"
st "signal s00_axi_arvalid     : std_logic"
)
)
*83 (Net
uid 2383,0
lang 2
decl (Decl
n "s00_axi_rid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
o 112
suid 85,0
)
declText (MLText
uid 2384,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,135000,62000,135800"
st "signal s00_axi_rid         : std_logic_vector(C_S00_AXI_ID_WIDTH-1 downto 0)"
)
)
*84 (Net
uid 2387,0
lang 2
decl (Decl
n "s00_axi_arregion"
t "std_logic_vector"
b "(3 downto 0)"
o 89
suid 87,0
)
declText (MLText
uid 2388,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,116600,52500,117400"
st "signal s00_axi_arregion    : std_logic_vector(3 downto 0)"
)
)
*85 (Net
uid 2389,0
lang 2
decl (Decl
n "s00_axi_awsize"
t "std_logic_vector"
b "(2 downto 0)"
o 103
suid 88,0
)
declText (MLText
uid 2390,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,127800,52500,128600"
st "signal s00_axi_awsize      : std_logic_vector(2 downto 0)"
)
)
*86 (Net
uid 2391,0
lang 2
decl (Decl
n "s00_axi_awuser"
t "std_logic_vector"
b "(C_S00_AXI_AWUSER_WIDTH-1 downto 0)"
o 104
suid 89,0
)
declText (MLText
uid 2392,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,128600,64000,129400"
st "signal s00_axi_awuser      : std_logic_vector(C_S00_AXI_AWUSER_WIDTH-1 downto 0)"
)
)
*87 (Net
uid 2393,0
lang 2
decl (Decl
n "s00_axi_buser"
t "std_logic_vector"
b "(C_S00_AXI_BUSER_WIDTH-1 downto 0)"
o 109
suid 90,0
)
declText (MLText
uid 2394,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,132600,63500,133400"
st "signal s00_axi_buser       : std_logic_vector(C_S00_AXI_BUSER_WIDTH-1 downto 0)"
)
)
*88 (Net
uid 2395,0
lang 2
decl (Decl
n "s00_axi_wlast"
t "std_logic"
o 119
suid 91,0
)
declText (MLText
uid 2396,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,140600,42500,141400"
st "signal s00_axi_wlast       : std_logic"
)
)
*89 (Net
uid 2399,0
lang 2
decl (Decl
n "s00_axi_arcache"
t "std_logic_vector"
b "(3 downto 0)"
o 81
suid 93,0
)
declText (MLText
uid 2400,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,110200,52500,111000"
st "signal s00_axi_arcache     : std_logic_vector(3 downto 0)"
)
)
*90 (Net
uid 2403,0
lang 2
decl (Decl
n "M00_AXI_RUSER"
t "std_logic_vector"
b "(C_M00_AXI_RUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the read address channel."
preAdd 0
posAdd 0
o 36
suid 95,0
)
declText (MLText
uid 2404,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,72600,63500,74200"
st "-- Optional User-defined signal in the read address channel.
signal M00_AXI_RUSER       : std_logic_vector(C_M00_AXI_RUSER_WIDTH-1 downto 0)"
)
)
*91 (Net
uid 2407,0
lang 2
decl (Decl
n "s00_axi_bid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
o 106
suid 97,0
)
declText (MLText
uid 2408,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,130200,62000,131000"
st "signal s00_axi_bid         : std_logic_vector(C_S00_AXI_ID_WIDTH-1 downto 0)"
)
)
*92 (Net
uid 2409,0
lang 2
decl (Decl
n "s00_axi_awlock"
t "std_logic"
o 98
suid 98,0
)
declText (MLText
uid 2410,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,123800,42500,124600"
st "signal s00_axi_awlock      : std_logic"
)
)
*93 (Net
uid 2411,0
lang 2
decl (Decl
n "s00_axi_rvalid"
t "std_logic"
preAdd 0
posAdd 0
o 117
suid 99,0
)
declText (MLText
uid 2412,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,139000,42500,139800"
st "signal s00_axi_rvalid      : std_logic"
)
)
*94 (Net
uid 2413,0
lang 2
decl (Decl
n "s00_axi_rdata"
t "std_logic_vector"
b "(C_S00_AXI_DATA_WIDTH-1 downto 0)"
o 111
suid 100,0
)
declText (MLText
uid 2414,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,134200,63000,135000"
st "signal s00_axi_rdata       : std_logic_vector(C_S00_AXI_DATA_WIDTH-1 downto 0)"
)
)
*95 (Net
uid 2415,0
lang 2
decl (Decl
n "s00_axi_wready"
t "std_logic"
preAdd 0
posAdd 0
o 120
suid 101,0
)
declText (MLText
uid 2416,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,141400,42500,142200"
st "signal s00_axi_wready      : std_logic"
)
)
*96 (Net
uid 2417,0
lang 2
decl (Decl
n "s00_axi_awcache"
t "std_logic_vector"
b "(3 downto 0)"
o 95
suid 102,0
)
declText (MLText
uid 2418,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,121400,52500,122200"
st "signal s00_axi_awcache     : std_logic_vector(3 downto 0)"
)
)
*97 (Net
uid 2419,0
lang 2
decl (Decl
n "s00_axi_arready"
t "std_logic"
preAdd 0
posAdd 0
o 88
suid 103,0
)
declText (MLText
uid 2420,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,115800,42500,116600"
st "signal s00_axi_arready     : std_logic"
)
)
*98 (Net
uid 2421,0
lang 2
decl (Decl
n "s00_axi_arlen"
t "std_logic_vector"
b "(7 downto 0)"
o 84
suid 104,0
)
declText (MLText
uid 2422,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,112600,52500,113400"
st "signal s00_axi_arlen       : std_logic_vector(7 downto 0)"
)
)
*99 (Net
uid 2425,0
lang 2
decl (Decl
n "s00_axi_arsize"
t "std_logic_vector"
b "(2 downto 0)"
o 90
suid 106,0
)
declText (MLText
uid 2426,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,117400,52500,118200"
st "signal s00_axi_arsize      : std_logic_vector(2 downto 0)"
)
)
*100 (Net
uid 2427,0
lang 2
decl (Decl
n "s00_axi_wuser"
t "std_logic_vector"
b "(C_S00_AXI_WUSER_WIDTH-1 downto 0)"
o 122
suid 107,0
)
declText (MLText
uid 2428,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,143000,63500,143800"
st "signal s00_axi_wuser       : std_logic_vector(C_S00_AXI_WUSER_WIDTH-1 downto 0)"
)
)
*101 (Net
uid 2429,0
lang 2
decl (Decl
n "s00_axi_aruser"
t "std_logic_vector"
b "(C_S00_AXI_ARUSER_WIDTH-1 downto 0)"
o 91
suid 108,0
)
declText (MLText
uid 2430,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,118200,64000,119000"
st "signal s00_axi_aruser      : std_logic_vector(C_S00_AXI_ARUSER_WIDTH-1 downto 0)"
)
)
*102 (Net
uid 2435,0
lang 2
decl (Decl
n "s00_axi_awvalid"
t "std_logic"
o 105
suid 111,0
)
declText (MLText
uid 2436,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,129400,42500,130200"
st "signal s00_axi_awvalid     : std_logic"
)
)
*103 (Net
uid 2437,0
lang 2
decl (Decl
n "s00_axi_araddr"
t "std_logic_vector"
b "(C_S00_AXI_ADDR_WIDTH-1 downto 0)"
o 79
suid 112,0
)
declText (MLText
uid 2438,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,108600,63000,109400"
st "signal s00_axi_araddr      : std_logic_vector(C_S00_AXI_ADDR_WIDTH-1 downto 0)"
)
)
*104 (Net
uid 2439,0
lang 2
decl (Decl
n "s00_axi_arqos"
t "std_logic_vector"
b "(3 downto 0)"
o 87
suid 113,0
)
declText (MLText
uid 2440,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,115000,52500,115800"
st "signal s00_axi_arqos       : std_logic_vector(3 downto 0)"
)
)
*105 (Net
uid 2441,0
lang 2
decl (Decl
n "s00_axi_awprot"
t "std_logic_vector"
b "(2 downto 0)"
o 99
suid 114,0
)
declText (MLText
uid 2442,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,124600,52500,125400"
st "signal s00_axi_awprot      : std_logic_vector(2 downto 0)"
)
)
*106 (Net
uid 2443,0
lang 2
decl (Decl
n "s00_axi_awburst"
t "std_logic_vector"
b "(1 downto 0)"
o 94
suid 115,0
)
declText (MLText
uid 2444,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,120600,52500,121400"
st "signal s00_axi_awburst     : std_logic_vector(1 downto 0)"
)
)
*107 (Net
uid 2445,0
lang 2
decl (Decl
n "s00_axi_awaddr"
t "std_logic_vector"
b "(C_S00_AXI_ADDR_WIDTH-1 downto 0)"
o 93
suid 116,0
)
declText (MLText
uid 2446,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,119800,63000,120600"
st "signal s00_axi_awaddr      : std_logic_vector(C_S00_AXI_ADDR_WIDTH-1 downto 0)"
)
)
*108 (Net
uid 2447,0
lang 2
decl (Decl
n "s00_axi_arid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
o 83
suid 117,0
)
declText (MLText
uid 2448,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,111800,62000,112600"
st "signal s00_axi_arid        : std_logic_vector(C_S00_AXI_ID_WIDTH-1 downto 0)"
)
)
*109 (Net
uid 2449,0
lang 2
decl (Decl
n "s00_axi_arburst"
t "std_logic_vector"
b "(1 downto 0)"
o 80
suid 118,0
)
declText (MLText
uid 2450,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,109400,52500,110200"
st "signal s00_axi_arburst     : std_logic_vector(1 downto 0)"
)
)
*110 (Net
uid 2451,0
lang 2
decl (Decl
n "save2file"
t "std_logic"
o 124
suid 119,0
)
declText (MLText
uid 2452,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,144600,42500,145400"
st "signal save2file           : std_logic"
)
)
*111 (Net
uid 2453,0
lang 2
decl (Decl
n "load2mem"
t "std_logic"
o 76
suid 120,0
)
declText (MLText
uid 2454,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,102200,42500,103000"
st "signal load2mem            : std_logic"
)
)
*112 (Net
uid 2457,0
lang 2
decl (Decl
n "s00_axi_wstrb"
t "std_logic_vector"
b "((C_S00_AXI_DATA_WIDTH/8)-1 downto 0)"
o 121
suid 122,0
)
declText (MLText
uid 2458,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,142200,65000,143000"
st "signal s00_axi_wstrb       : std_logic_vector((C_S00_AXI_DATA_WIDTH/8)-1 downto 0)"
)
)
*113 (Net
uid 2459,0
lang 2
decl (Decl
n "s00_axi_ruser"
t "std_logic_vector"
b "(C_S00_AXI_RUSER_WIDTH-1 downto 0)"
o 116
suid 123,0
)
declText (MLText
uid 2460,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,138200,63500,139000"
st "signal s00_axi_ruser       : std_logic_vector(C_S00_AXI_RUSER_WIDTH-1 downto 0)"
)
)
*114 (SaComponent
uid 4036,0
optionalChildren [
*115 (CptPort
uid 3572,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3573,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,90625,168000,91375"
)
tg (CPTG
uid 3574,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3575,0
va (VaSet
font "arial,8,0"
)
xt "169000,90500,175300,91500"
st "M00_AXI_ACLK"
blo "169000,91300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M00_AXI_ACLK"
t "std_logic"
prec "-- Global Clock Signal."
preAdd 0
posAdd 0
o 1
suid 5,0
)
)
)
*116 (CptPort
uid 3576,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3577,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,135625,168000,136375"
)
tg (CPTG
uid 3578,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3579,0
va (VaSet
font "arial,8,0"
)
xt "169000,135500,189900,136500"
st "M00_AXI_ARADDR : (C_M00_AXI_ADDR_WIDTH-1:0)"
blo "169000,136300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARADDR"
t "std_logic_vector"
b "(C_M00_AXI_ADDR_WIDTH-1 downto 0)"
prec "-- Read address. This signal indicates the initial
  -- address of a read burst transaction."
preAdd 0
posAdd 0
o 62
suid 6,0
)
)
)
*117 (CptPort
uid 3580,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3581,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,134625,168000,135375"
)
tg (CPTG
uid 3582,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3583,0
va (VaSet
font "arial,8,0"
)
xt "169000,134500,179700,135500"
st "M00_AXI_ARBURST : (1:0)"
blo "169000,135300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARBURST"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Burst type. The burst type and the size information,
  -- determine how the address for each transfer within the burst is calculated."
preAdd 0
posAdd 0
o 63
suid 7,0
)
)
)
*118 (CptPort
uid 3584,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3585,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,133625,168000,134375"
)
tg (CPTG
uid 3586,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3587,0
va (VaSet
font "arial,8,0"
)
xt "169000,133500,179800,134500"
st "M00_AXI_ARCACHE : (3:0)"
blo "169000,134300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARCACHE"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Memory type. This signal indicates how transactions
  -- are required to progress through a system."
preAdd 0
posAdd 0
o 64
suid 8,0
)
)
)
*119 (CptPort
uid 3588,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3589,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,92625,168000,93375"
)
tg (CPTG
uid 3590,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3591,0
va (VaSet
font "arial,8,0"
)
xt "169000,92500,177000,93500"
st "M00_AXI_ARESETN"
blo "169000,93300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M00_AXI_ARESETN"
t "std_logic"
prec "-- Global Reset Singal. This Signal is Active Low"
preAdd 0
posAdd 0
o 2
suid 9,0
)
)
)
*120 (CptPort
uid 3592,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3593,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,132625,168000,133375"
)
tg (CPTG
uid 3594,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3595,0
va (VaSet
font "arial,8,0"
)
xt "169000,132500,186500,133500"
st "M00_AXI_ARID : (C_M00_AXI_ID_WIDTH-1:0)"
blo "169000,133300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARID"
t "std_logic_vector"
b "(C_M00_AXI_ID_WIDTH-1 downto 0)"
prec "-- Master Interface Read Address."
preAdd 0
posAdd 0
o 65
suid 10,0
)
)
)
*121 (CptPort
uid 3596,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3597,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,131625,168000,132375"
)
tg (CPTG
uid 3598,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3599,0
va (VaSet
font "arial,8,0"
)
xt "169000,131500,178500,132500"
st "M00_AXI_ARLEN : (7:0)"
blo "169000,132300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARLEN"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- Burst length. The burst length gives the exact number of transfers in a burst"
preAdd 0
posAdd 0
o 66
suid 11,0
)
)
)
*122 (CptPort
uid 3600,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3601,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,130625,168000,131375"
)
tg (CPTG
uid 3602,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3603,0
va (VaSet
font "arial,8,0"
)
xt "169000,130500,176500,131500"
st "M00_AXI_ARLOCK"
blo "169000,131300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARLOCK"
t "std_logic"
prec "-- Lock type. Provides additional information about the
  -- atomic characteristics of the transfer."
preAdd 0
posAdd 0
o 67
suid 12,0
)
)
)
*123 (CptPort
uid 3604,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3605,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,129625,168000,130375"
)
tg (CPTG
uid 3606,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3607,0
va (VaSet
font "arial,8,0"
)
xt "169000,129500,179200,130500"
st "M00_AXI_ARPROT : (2:0)"
blo "169000,130300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARPROT"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Protection type. This signal indicates the privilege
  -- and security level of the transaction, and whether
  -- the transaction is a data access or an instruction access."
preAdd 0
posAdd 0
o 68
suid 13,0
)
)
)
*124 (CptPort
uid 3608,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3609,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,128625,168000,129375"
)
tg (CPTG
uid 3610,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3611,0
va (VaSet
font "arial,8,0"
)
xt "169000,128500,178700,129500"
st "M00_AXI_ARQOS : (3:0)"
blo "169000,129300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARQOS"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Quality of Service, QoS identifier sent for each read transaction"
preAdd 0
posAdd 0
o 69
suid 14,0
)
)
)
*125 (CptPort
uid 3612,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3613,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,138625,168000,139375"
)
tg (CPTG
uid 3614,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3615,0
va (VaSet
font "arial,8,0"
)
xt "169000,138500,177100,139500"
st "M00_AXI_ARREADY"
blo "169000,139300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M00_AXI_ARREADY"
t "std_logic"
prec "-- Read address ready. This signal indicates that
  -- the slave is ready to accept an address and associated control signals"
preAdd 0
posAdd 0
o 3
suid 15,0
)
)
)
*126 (CptPort
uid 3616,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3617,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,127625,168000,128375"
)
tg (CPTG
uid 3618,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3619,0
va (VaSet
font "arial,8,0"
)
xt "169000,127500,178700,128500"
st "M00_AXI_ARSIZE : (2:0)"
blo "169000,128300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARSIZE"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Burst size. This signal indicates the size of each transfer in the burst"
preAdd 0
posAdd 0
o 70
suid 16,0
)
)
)
*127 (CptPort
uid 3620,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3621,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,126625,168000,127375"
)
tg (CPTG
uid 3622,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3623,0
va (VaSet
font "arial,8,0"
)
xt "169000,126500,190800,127500"
st "M00_AXI_ARUSER : (C_M00_AXI_ARUSER_WIDTH-1:0)"
blo "169000,127300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARUSER"
t "std_logic_vector"
b "(C_M00_AXI_ARUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the read address channel."
preAdd 0
posAdd 0
o 71
suid 17,0
)
)
)
*128 (CptPort
uid 3624,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3625,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,125625,168000,126375"
)
tg (CPTG
uid 3626,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3627,0
va (VaSet
font "arial,8,0"
)
xt "169000,125500,176600,126500"
st "M00_AXI_ARVALID"
blo "169000,126300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_ARVALID"
t "std_logic"
prec "-- Write address valid. This signal indicates that
  -- the channel is signaling valid read address and control information"
preAdd 0
posAdd 0
o 72
suid 18,0
)
)
)
*129 (CptPort
uid 3628,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3629,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,124625,168000,125375"
)
tg (CPTG
uid 3630,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3631,0
va (VaSet
font "arial,8,0"
)
xt "169000,124500,190100,125500"
st "M00_AXI_AWADDR : (C_M00_AXI_ADDR_WIDTH-1:0)"
blo "169000,125300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWADDR"
t "std_logic_vector"
b "(C_M00_AXI_ADDR_WIDTH-1 downto 0)"
prec "-- Master Interface Write Address"
preAdd 0
posAdd 0
o 73
suid 19,0
)
)
)
*130 (CptPort
uid 3632,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3633,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,123625,168000,124375"
)
tg (CPTG
uid 3634,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3635,0
va (VaSet
font "arial,8,0"
)
xt "169000,123500,179900,124500"
st "M00_AXI_AWBURST : (1:0)"
blo "169000,124300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWBURST"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Burst type. The burst type and the size information,
  -- determine how the address for each transfer within the burst is calculated."
preAdd 0
posAdd 0
o 74
suid 20,0
)
)
)
*131 (CptPort
uid 3636,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3637,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,122625,168000,123375"
)
tg (CPTG
uid 3638,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3639,0
va (VaSet
font "arial,8,0"
)
xt "169000,122500,180000,123500"
st "M00_AXI_AWCACHE : (3:0)"
blo "169000,123300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWCACHE"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Memory type. This signal indicates how transactions
  -- are required to progress through a system."
preAdd 0
posAdd 0
o 75
suid 21,0
)
)
)
*132 (CptPort
uid 3640,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3641,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,121625,168000,122375"
)
tg (CPTG
uid 3642,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3643,0
va (VaSet
font "arial,8,0"
)
xt "169000,121500,186700,122500"
st "M00_AXI_AWID : (C_M00_AXI_ID_WIDTH-1:0)"
blo "169000,122300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWID"
t "std_logic_vector"
b "(C_M00_AXI_ID_WIDTH-1 downto 0)"
prec "-- Master Interface Write Address ID"
preAdd 0
posAdd 0
o 76
suid 22,0
)
)
)
*133 (CptPort
uid 3644,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3645,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,120625,168000,121375"
)
tg (CPTG
uid 3646,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3647,0
va (VaSet
font "arial,8,0"
)
xt "169000,120500,178700,121500"
st "M00_AXI_AWLEN : (7:0)"
blo "169000,121300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWLEN"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- Burst length. The burst length gives the exact number of transfers in a burst"
preAdd 0
posAdd 0
o 77
suid 23,0
)
)
)
*134 (CptPort
uid 3648,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3649,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,119625,168000,120375"
)
tg (CPTG
uid 3650,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3651,0
va (VaSet
font "arial,8,0"
)
xt "169000,119500,176700,120500"
st "M00_AXI_AWLOCK"
blo "169000,120300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWLOCK"
t "std_logic"
prec "-- Lock type. Provides additional information about the
  -- atomic characteristics of the transfer."
preAdd 0
posAdd 0
o 78
suid 24,0
)
)
)
*135 (CptPort
uid 3652,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3653,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,118625,168000,119375"
)
tg (CPTG
uid 3654,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3655,0
va (VaSet
font "arial,8,0"
)
xt "169000,118500,179400,119500"
st "M00_AXI_AWPROT : (2:0)"
blo "169000,119300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWPROT"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Protection type. This signal indicates the privilege
  -- and security level of the transaction, and whether
  -- the transaction is a data access or an instruction access."
preAdd 0
posAdd 0
o 79
suid 25,0
)
)
)
*136 (CptPort
uid 3656,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3657,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,117625,168000,118375"
)
tg (CPTG
uid 3658,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3659,0
va (VaSet
font "arial,8,0"
)
xt "169000,117500,178900,118500"
st "M00_AXI_AWQOS : (3:0)"
blo "169000,118300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWQOS"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Quality of Service, QoS identifier sent for each write transaction."
preAdd 0
posAdd 0
o 80
suid 26,0
)
)
)
*137 (CptPort
uid 3660,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3661,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,139625,168000,140375"
)
tg (CPTG
uid 3662,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3663,0
va (VaSet
font "arial,8,0"
)
xt "169000,139500,177200,140500"
st "M00_AXI_AWREADY"
blo "169000,140300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M00_AXI_AWREADY"
t "std_logic"
prec "-- Write address ready. This signal indicates that
  -- the slave is ready to accept an address and associated control signals"
preAdd 0
posAdd 0
o 4
suid 27,0
)
)
)
*138 (CptPort
uid 3664,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3665,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,116625,168000,117375"
)
tg (CPTG
uid 3666,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3667,0
va (VaSet
font "arial,8,0"
)
xt "169000,116500,178900,117500"
st "M00_AXI_AWSIZE : (2:0)"
blo "169000,117300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWSIZE"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Burst size. This signal indicates the size of each transfer in the burst"
preAdd 0
posAdd 0
o 81
suid 28,0
)
)
)
*139 (CptPort
uid 3668,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3669,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,115625,168000,116375"
)
tg (CPTG
uid 3670,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3671,0
va (VaSet
font "arial,8,0"
)
xt "169000,115500,191200,116500"
st "M00_AXI_AWUSER : (C_M00_AXI_AWUSER_WIDTH-1:0)"
blo "169000,116300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWUSER"
t "std_logic_vector"
b "(C_M00_AXI_AWUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the write address channel."
preAdd 0
posAdd 0
o 82
suid 29,0
)
)
)
*140 (CptPort
uid 3672,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3673,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,114625,168000,115375"
)
tg (CPTG
uid 3674,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3675,0
va (VaSet
font "arial,8,0"
)
xt "169000,114500,176800,115500"
st "M00_AXI_AWVALID"
blo "169000,115300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_AWVALID"
t "std_logic"
prec "-- Write address valid. This signal indicates that
  -- the channel is signaling valid write address and control information."
preAdd 0
posAdd 0
o 83
suid 30,0
)
)
)
*141 (CptPort
uid 3676,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3677,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,140625,168000,141375"
)
tg (CPTG
uid 3678,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3679,0
va (VaSet
font "arial,8,0"
)
xt "169000,140500,185800,141500"
st "M00_AXI_BID : (C_M00_AXI_ID_WIDTH-1:0)"
blo "169000,141300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M00_AXI_BID"
t "std_logic_vector"
b "(C_M00_AXI_ID_WIDTH-1 downto 0)"
prec "-- Master Interface Write Response."
preAdd 0
posAdd 0
o 5
suid 31,0
)
)
)
*142 (CptPort
uid 3680,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3681,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,113625,168000,114375"
)
tg (CPTG
uid 3682,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3683,0
va (VaSet
font "arial,8,0"
)
xt "169000,113500,176500,114500"
st "M00_AXI_BREADY"
blo "169000,114300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_BREADY"
t "std_logic"
prec "-- Response ready. This signal indicates that the master
  -- can accept a write response."
preAdd 0
posAdd 0
o 84
suid 32,0
)
)
)
*143 (CptPort
uid 3684,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3685,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,141625,168000,142375"
)
tg (CPTG
uid 3686,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3687,0
va (VaSet
font "arial,8,0"
)
xt "169000,141500,178500,142500"
st "M00_AXI_BRESP : (1:0)"
blo "169000,142300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M00_AXI_BRESP"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Write response. This signal indicates the status of the write transaction."
preAdd 0
posAdd 0
o 6
suid 33,0
)
)
)
*144 (CptPort
uid 3688,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3689,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,142625,168000,143375"
)
tg (CPTG
uid 3690,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3691,0
va (VaSet
font "arial,8,0"
)
xt "169000,142500,189500,143500"
st "M00_AXI_BUSER : (C_M00_AXI_BUSER_WIDTH-1:0)"
blo "169000,143300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M00_AXI_BUSER"
t "std_logic_vector"
b "(C_M00_AXI_BUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the write response channel"
preAdd 0
posAdd 0
o 7
suid 34,0
)
)
)
*145 (CptPort
uid 3692,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3693,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,143625,168000,144375"
)
tg (CPTG
uid 3694,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3695,0
va (VaSet
font "arial,8,0"
)
xt "169000,143500,176000,144500"
st "M00_AXI_BVALID"
blo "169000,144300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M00_AXI_BVALID"
t "std_logic"
prec "-- Write response valid. This signal indicates that the
  -- channel is signaling a valid write response."
preAdd 0
posAdd 0
o 8
suid 35,0
)
)
)
*146 (CptPort
uid 3696,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3697,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,144625,168000,145375"
)
tg (CPTG
uid 3698,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3699,0
va (VaSet
font "arial,8,0"
)
xt "169000,144500,188900,145500"
st "M00_AXI_RDATA : (C_M00_AXI_DATA_WIDTH-1:0)"
blo "169000,145300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M00_AXI_RDATA"
t "std_logic_vector"
b "(C_M00_AXI_DATA_WIDTH-1 downto 0)"
prec "-- Master Read Data"
preAdd 0
posAdd 0
o 9
suid 36,0
)
)
)
*147 (CptPort
uid 3700,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3701,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,145625,168000,146375"
)
tg (CPTG
uid 3702,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3703,0
va (VaSet
font "arial,8,0"
)
xt "169000,145500,185900,146500"
st "M00_AXI_RID : (C_M00_AXI_ID_WIDTH-1:0)"
blo "169000,146300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M00_AXI_RID"
t "std_logic_vector"
b "(C_M00_AXI_ID_WIDTH-1 downto 0)"
prec "-- Read ID tag. This signal is the identification tag
  -- for the read data group of signals generated by the slave."
preAdd 0
posAdd 0
o 10
suid 37,0
)
)
)
*148 (CptPort
uid 3704,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3705,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,146625,168000,147375"
)
tg (CPTG
uid 3706,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3707,0
va (VaSet
font "arial,8,0"
)
xt "169000,146500,175800,147500"
st "M00_AXI_RLAST"
blo "169000,147300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M00_AXI_RLAST"
t "std_logic"
prec "-- Read last. This signal indicates the last transfer in a read burst"
preAdd 0
posAdd 0
o 11
suid 38,0
)
)
)
*149 (CptPort
uid 3708,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3709,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,112625,168000,113375"
)
tg (CPTG
uid 3710,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3711,0
va (VaSet
font "arial,8,0"
)
xt "169000,112500,176600,113500"
st "M00_AXI_RREADY"
blo "169000,113300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_RREADY"
t "std_logic"
prec "-- Read ready. This signal indicates that the master can
  -- accept the read data and response information."
preAdd 0
posAdd 0
o 85
suid 39,0
)
)
)
*150 (CptPort
uid 3712,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3713,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,147625,168000,148375"
)
tg (CPTG
uid 3714,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3715,0
va (VaSet
font "arial,8,0"
)
xt "169000,147500,178600,148500"
st "M00_AXI_RRESP : (1:0)"
blo "169000,148300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M00_AXI_RRESP"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Read response. This signal indicates the status of the read transfer"
preAdd 0
posAdd 0
o 12
suid 40,0
)
)
)
*151 (CptPort
uid 3716,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3717,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,148625,168000,149375"
)
tg (CPTG
uid 3718,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3719,0
va (VaSet
font "arial,8,0"
)
xt "169000,148500,189700,149500"
st "M00_AXI_RUSER : (C_M00_AXI_RUSER_WIDTH-1:0)"
blo "169000,149300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M00_AXI_RUSER"
t "std_logic_vector"
b "(C_M00_AXI_RUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the read address channel."
preAdd 0
posAdd 0
o 13
suid 41,0
)
)
)
*152 (CptPort
uid 3720,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3721,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,149625,168000,150375"
)
tg (CPTG
uid 3722,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3723,0
va (VaSet
font "arial,8,0"
)
xt "169000,149500,176100,150500"
st "M00_AXI_RVALID"
blo "169000,150300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M00_AXI_RVALID"
t "std_logic"
prec "-- Read valid. This signal indicates that the channel
  -- is signaling the required read data."
preAdd 0
posAdd 0
o 14
suid 42,0
)
)
)
*153 (CptPort
uid 3724,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3725,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,111625,168000,112375"
)
tg (CPTG
uid 3726,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3727,0
va (VaSet
font "arial,8,0"
)
xt "169000,111500,189200,112500"
st "M00_AXI_WDATA : (C_M00_AXI_DATA_WIDTH-1:0)"
blo "169000,112300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_WDATA"
t "std_logic_vector"
b "(C_M00_AXI_DATA_WIDTH-1 downto 0)"
prec "-- Master Interface Write Data."
preAdd 0
posAdd 0
o 86
suid 43,0
)
)
)
*154 (CptPort
uid 3728,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3729,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,110625,168000,111375"
)
tg (CPTG
uid 3730,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3731,0
va (VaSet
font "arial,8,0"
)
xt "169000,110500,176000,111500"
st "M00_AXI_WLAST"
blo "169000,111300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_WLAST"
t "std_logic"
prec "-- Write last. This signal indicates the last transfer in a write burst."
preAdd 0
posAdd 0
o 87
suid 44,0
)
)
)
*155 (CptPort
uid 3732,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3733,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,150625,168000,151375"
)
tg (CPTG
uid 3734,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3735,0
va (VaSet
font "arial,8,0"
)
xt "169000,150500,176700,151500"
st "M00_AXI_WREADY"
blo "169000,151300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M00_AXI_WREADY"
t "std_logic"
prec "-- Write ready. This signal indicates that the slave
  -- can accept the write data."
preAdd 0
posAdd 0
o 15
suid 45,0
)
)
)
*156 (CptPort
uid 3736,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3737,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,109625,168000,110375"
)
tg (CPTG
uid 3738,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3739,0
va (VaSet
font "arial,8,0"
)
xt "169000,109500,189800,110500"
st "M00_AXI_WSTRB : (C_M00_AXI_DATA_WIDTH/8-1:0)"
blo "169000,110300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_WSTRB"
t "std_logic_vector"
b "(C_M00_AXI_DATA_WIDTH/8-1 downto 0)"
prec "-- Write strobes. This signal indicates which byte
  -- lanes hold valid data. There is one write strobe
  -- bit for each eight bits of the write data bus."
preAdd 0
posAdd 0
o 88
suid 46,0
)
)
)
*157 (CptPort
uid 3740,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3741,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,108625,168000,109375"
)
tg (CPTG
uid 3742,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3743,0
va (VaSet
font "arial,8,0"
)
xt "169000,108500,190200,109500"
st "M00_AXI_WUSER : (C_M00_AXI_WUSER_WIDTH-1:0)"
blo "169000,109300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_WUSER"
t "std_logic_vector"
b "(C_M00_AXI_WUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the write data channel."
preAdd 0
posAdd 0
o 89
suid 47,0
)
)
)
*158 (CptPort
uid 3744,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3745,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,107625,168000,108375"
)
tg (CPTG
uid 3746,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3747,0
va (VaSet
font "arial,8,0"
)
xt "169000,107500,176300,108500"
st "M00_AXI_WVALID"
blo "169000,108300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M00_AXI_WVALID"
t "std_logic"
prec "-- Write valid. This signal indicates that valid write
  -- data and strobes are available"
preAdd 0
posAdd 0
o 90
suid 48,0
)
)
)
*159 (CptPort
uid 3748,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3749,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,22625,168000,23375"
)
tg (CPTG
uid 3750,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3751,0
va (VaSet
font "arial,8,0"
)
xt "169000,22500,174200,23500"
st "s00_axi_aclk"
blo "169000,23300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_aclk"
t "std_logic"
prec "-- Users to add ports here

-- User ports ends
-- Do not modify the ports beyond this line


-- Ports of Axi Slave Bus Interface S00_AXI"
preAdd 0
posAdd 0
o 25
suid 49,0
)
)
)
*160 (CptPort
uid 3752,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3753,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,43625,168000,44375"
)
tg (CPTG
uid 3754,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3755,0
va (VaSet
font "arial,8,0"
)
xt "169000,43500,188000,44500"
st "s00_axi_araddr : (C_S00_AXI_ADDR_WIDTH-1:0)"
blo "169000,44300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_araddr"
t "std_logic_vector"
b "(C_S00_AXI_ADDR_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 26
suid 50,0
)
)
)
*161 (CptPort
uid 3756,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3757,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,46625,168000,47375"
)
tg (CPTG
uid 3758,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3759,0
va (VaSet
font "arial,8,0"
)
xt "169000,46500,177800,47500"
st "s00_axi_arburst : (1:0)"
blo "169000,47300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_arburst"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 27
suid 51,0
)
)
)
*162 (CptPort
uid 3760,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3761,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,48625,168000,49375"
)
tg (CPTG
uid 3762,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3763,0
va (VaSet
font "arial,8,0"
)
xt "169000,48500,178100,49500"
st "s00_axi_arcache : (3:0)"
blo "169000,49300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_arcache"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 28
suid 52,0
)
)
)
*163 (CptPort
uid 3764,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3765,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,23625,168000,24375"
)
tg (CPTG
uid 3766,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3767,0
va (VaSet
font "arial,8,0"
)
xt "169000,23500,175300,24500"
st "s00_axi_aresetn"
blo "169000,24300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_aresetn"
t "std_logic"
preAdd 0
posAdd 0
o 29
suid 53,0
)
)
)
*164 (CptPort
uid 3768,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3769,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,42625,168000,43375"
)
tg (CPTG
uid 3770,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3771,0
va (VaSet
font "arial,8,0"
)
xt "169000,42500,185200,43500"
st "s00_axi_arid : (C_S00_AXI_ID_WIDTH-1:0)"
blo "169000,43300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_arid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 30
suid 54,0
)
)
)
*165 (CptPort
uid 3772,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3773,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,44625,168000,45375"
)
tg (CPTG
uid 3774,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3775,0
va (VaSet
font "arial,8,0"
)
xt "169000,44500,177100,45500"
st "s00_axi_arlen : (7:0)"
blo "169000,45300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_arlen"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 31
suid 55,0
)
)
)
*166 (CptPort
uid 3776,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3777,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,47625,168000,48375"
)
tg (CPTG
uid 3778,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3779,0
va (VaSet
font "arial,8,0"
)
xt "169000,47500,174900,48500"
st "s00_axi_arlock"
blo "169000,48300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_arlock"
t "std_logic"
preAdd 0
posAdd 0
o 32
suid 56,0
)
)
)
*167 (CptPort
uid 3780,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3781,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,49625,168000,50375"
)
tg (CPTG
uid 3782,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3783,0
va (VaSet
font "arial,8,0"
)
xt "169000,49500,177400,50500"
st "s00_axi_arprot : (2:0)"
blo "169000,50300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_arprot"
t "std_logic_vector"
b "(2 downto 0)"
preAdd 0
posAdd 0
o 33
suid 57,0
)
)
)
*168 (CptPort
uid 3784,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3785,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,50625,168000,51375"
)
tg (CPTG
uid 3786,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3787,0
va (VaSet
font "arial,8,0"
)
xt "169000,50500,177300,51500"
st "s00_axi_arqos : (3:0)"
blo "169000,51300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_arqos"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 34
suid 58,0
)
)
)
*169 (CptPort
uid 3788,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3789,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,62625,168000,63375"
)
tg (CPTG
uid 3790,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3791,0
va (VaSet
font "arial,8,0"
)
xt "169000,62500,175400,63500"
st "s00_axi_arready"
blo "169000,63300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_arready"
t "std_logic"
preAdd 0
posAdd 0
o 95
suid 59,0
)
)
)
*170 (CptPort
uid 3792,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3793,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,51625,168000,52375"
)
tg (CPTG
uid 3794,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3795,0
va (VaSet
font "arial,8,0"
)
xt "169000,51500,178200,52500"
st "s00_axi_arregion : (3:0)"
blo "169000,52300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_arregion"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 35
suid 60,0
)
)
)
*171 (CptPort
uid 3796,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3797,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,45625,168000,46375"
)
tg (CPTG
uid 3798,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3799,0
va (VaSet
font "arial,8,0"
)
xt "169000,45500,177500,46500"
st "s00_axi_arsize : (2:0)"
blo "169000,46300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_arsize"
t "std_logic_vector"
b "(2 downto 0)"
preAdd 0
posAdd 0
o 36
suid 61,0
)
)
)
*172 (CptPort
uid 3800,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3801,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,52625,168000,53375"
)
tg (CPTG
uid 3802,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3803,0
va (VaSet
font "arial,8,0"
)
xt "169000,52500,189000,53500"
st "s00_axi_aruser : (C_S00_AXI_ARUSER_WIDTH-1:0)"
blo "169000,53300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_aruser"
t "std_logic_vector"
b "(C_S00_AXI_ARUSER_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 37
suid 62,0
)
)
)
*173 (CptPort
uid 3804,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3805,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,53625,168000,54375"
)
tg (CPTG
uid 3806,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3807,0
va (VaSet
font "arial,8,0"
)
xt "169000,53500,175100,54500"
st "s00_axi_arvalid"
blo "169000,54300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_arvalid"
t "std_logic"
preAdd 0
posAdd 0
o 38
suid 63,0
)
)
)
*174 (CptPort
uid 3808,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3809,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,25625,168000,26375"
)
tg (CPTG
uid 3810,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3811,0
va (VaSet
font "arial,8,0"
)
xt "169000,25500,188300,26500"
st "s00_axi_awaddr : (C_S00_AXI_ADDR_WIDTH-1:0)"
blo "169000,26300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_awaddr"
t "std_logic_vector"
b "(C_S00_AXI_ADDR_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 39
suid 64,0
)
)
)
*175 (CptPort
uid 3812,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3813,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,28625,168000,29375"
)
tg (CPTG
uid 3814,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3815,0
va (VaSet
font "arial,8,0"
)
xt "169000,28500,178100,29500"
st "s00_axi_awburst : (1:0)"
blo "169000,29300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_awburst"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 40
suid 65,0
)
)
)
*176 (CptPort
uid 3816,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3817,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,30625,168000,31375"
)
tg (CPTG
uid 3818,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3819,0
va (VaSet
font "arial,8,0"
)
xt "169000,30500,178400,31500"
st "s00_axi_awcache : (3:0)"
blo "169000,31300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_awcache"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 41
suid 66,0
)
)
)
*177 (CptPort
uid 3820,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3821,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,24625,168000,25375"
)
tg (CPTG
uid 3822,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3823,0
va (VaSet
font "arial,8,0"
)
xt "169000,24500,185500,25500"
st "s00_axi_awid : (C_S00_AXI_ID_WIDTH-1:0)"
blo "169000,25300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_awid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 42
suid 67,0
)
)
)
*178 (CptPort
uid 3824,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3825,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,26625,168000,27375"
)
tg (CPTG
uid 3826,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3827,0
va (VaSet
font "arial,8,0"
)
xt "169000,26500,177400,27500"
st "s00_axi_awlen : (7:0)"
blo "169000,27300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_awlen"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 43
suid 68,0
)
)
)
*179 (CptPort
uid 3828,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3829,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,29625,168000,30375"
)
tg (CPTG
uid 3830,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3831,0
va (VaSet
font "arial,8,0"
)
xt "169000,29500,175200,30500"
st "s00_axi_awlock"
blo "169000,30300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_awlock"
t "std_logic"
preAdd 0
posAdd 0
o 44
suid 69,0
)
)
)
*180 (CptPort
uid 3832,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3833,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,31625,168000,32375"
)
tg (CPTG
uid 3834,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3835,0
va (VaSet
font "arial,8,0"
)
xt "169000,31500,177700,32500"
st "s00_axi_awprot : (2:0)"
blo "169000,32300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_awprot"
t "std_logic_vector"
b "(2 downto 0)"
preAdd 0
posAdd 0
o 45
suid 70,0
)
)
)
*181 (CptPort
uid 3836,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3837,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,32625,168000,33375"
)
tg (CPTG
uid 3838,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3839,0
va (VaSet
font "arial,8,0"
)
xt "169000,32500,177600,33500"
st "s00_axi_awqos : (3:0)"
blo "169000,33300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_awqos"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 46
suid 71,0
)
)
)
*182 (CptPort
uid 3840,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3841,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,67625,168000,68375"
)
tg (CPTG
uid 3842,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3843,0
va (VaSet
font "arial,8,0"
)
xt "169000,67500,175700,68500"
st "s00_axi_awready"
blo "169000,68300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_awready"
t "std_logic"
preAdd 0
posAdd 0
o 96
suid 72,0
)
)
)
*183 (CptPort
uid 3844,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3845,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,33625,168000,34375"
)
tg (CPTG
uid 3846,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3847,0
va (VaSet
font "arial,8,0"
)
xt "169000,33500,178500,34500"
st "s00_axi_awregion : (3:0)"
blo "169000,34300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_awregion"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 47
suid 73,0
)
)
)
*184 (CptPort
uid 3848,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3849,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,27625,168000,28375"
)
tg (CPTG
uid 3850,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3851,0
va (VaSet
font "arial,8,0"
)
xt "169000,27500,177800,28500"
st "s00_axi_awsize : (2:0)"
blo "169000,28300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_awsize"
t "std_logic_vector"
b "(2 downto 0)"
preAdd 0
posAdd 0
o 48
suid 74,0
)
)
)
*185 (CptPort
uid 3852,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3853,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,34625,168000,35375"
)
tg (CPTG
uid 3854,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3855,0
va (VaSet
font "arial,8,0"
)
xt "169000,34500,189500,35500"
st "s00_axi_awuser : (C_S00_AXI_AWUSER_WIDTH-1:0)"
blo "169000,35300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_awuser"
t "std_logic_vector"
b "(C_S00_AXI_AWUSER_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 49
suid 75,0
)
)
)
*186 (CptPort
uid 3856,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3857,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,35625,168000,36375"
)
tg (CPTG
uid 3858,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3859,0
va (VaSet
font "arial,8,0"
)
xt "169000,35500,175400,36500"
st "s00_axi_awvalid"
blo "169000,36300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_awvalid"
t "std_logic"
preAdd 0
posAdd 0
o 50
suid 76,0
)
)
)
*187 (CptPort
uid 3860,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3861,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,66625,168000,67375"
)
tg (CPTG
uid 3862,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3863,0
va (VaSet
font "arial,8,0"
)
xt "169000,66500,184900,67500"
st "s00_axi_bid : (C_S00_AXI_ID_WIDTH-1:0)"
blo "169000,67300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_bid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 97
suid 77,0
)
)
)
*188 (CptPort
uid 3864,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3865,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,41625,168000,42375"
)
tg (CPTG
uid 3866,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3867,0
va (VaSet
font "arial,8,0"
)
xt "169000,41500,175100,42500"
st "s00_axi_bready"
blo "169000,42300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_bready"
t "std_logic"
preAdd 0
posAdd 0
o 51
suid 78,0
)
)
)
*189 (CptPort
uid 3868,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3869,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,65625,168000,66375"
)
tg (CPTG
uid 3870,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3871,0
va (VaSet
font "arial,8,0"
)
xt "169000,65500,177300,66500"
st "s00_axi_bresp : (1:0)"
blo "169000,66300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_bresp"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 98
suid 79,0
)
)
)
*190 (CptPort
uid 3872,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3873,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,64625,168000,65375"
)
tg (CPTG
uid 3874,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3875,0
va (VaSet
font "arial,8,0"
)
xt "169000,64500,188100,65500"
st "s00_axi_buser : (C_S00_AXI_BUSER_WIDTH-1:0)"
blo "169000,65300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_buser"
t "std_logic_vector"
b "(C_S00_AXI_BUSER_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 99
suid 80,0
)
)
)
*191 (CptPort
uid 3876,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3877,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,63625,168000,64375"
)
tg (CPTG
uid 3878,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3879,0
va (VaSet
font "arial,8,0"
)
xt "169000,63500,174800,64500"
st "s00_axi_bvalid"
blo "169000,64300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_bvalid"
t "std_logic"
preAdd 0
posAdd 0
o 100
suid 81,0
)
)
)
*192 (CptPort
uid 3880,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3881,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,60625,168000,61375"
)
tg (CPTG
uid 3882,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3883,0
va (VaSet
font "arial,8,0"
)
xt "169000,60500,187300,61500"
st "s00_axi_rdata : (C_S00_AXI_DATA_WIDTH-1:0)"
blo "169000,61300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_rdata"
t "std_logic_vector"
b "(C_S00_AXI_DATA_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 101
suid 82,0
)
)
)
*193 (CptPort
uid 3884,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3885,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,61625,168000,62375"
)
tg (CPTG
uid 3886,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3887,0
va (VaSet
font "arial,8,0"
)
xt "169000,61500,184800,62500"
st "s00_axi_rid : (C_S00_AXI_ID_WIDTH-1:0)"
blo "169000,62300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_rid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 102
suid 83,0
)
)
)
*194 (CptPort
uid 3888,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3889,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,58625,168000,59375"
)
tg (CPTG
uid 3890,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3891,0
va (VaSet
font "arial,8,0"
)
xt "169000,58500,174300,59500"
st "s00_axi_rlast"
blo "169000,59300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_rlast"
t "std_logic"
preAdd 0
posAdd 0
o 103
suid 84,0
)
)
)
*195 (CptPort
uid 3892,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3893,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,54625,168000,55375"
)
tg (CPTG
uid 3894,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3895,0
va (VaSet
font "arial,8,0"
)
xt "169000,54500,175000,55500"
st "s00_axi_rready"
blo "169000,55300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_rready"
t "std_logic"
preAdd 0
posAdd 0
o 52
suid 85,0
)
)
)
*196 (CptPort
uid 3896,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3897,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,59625,168000,60375"
)
tg (CPTG
uid 3898,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3899,0
va (VaSet
font "arial,8,0"
)
xt "169000,59500,177200,60500"
st "s00_axi_rresp : (1:0)"
blo "169000,60300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_rresp"
t "std_logic_vector"
b "(1 downto 0)"
preAdd 0
posAdd 0
o 104
suid 86,0
)
)
)
*197 (CptPort
uid 3900,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3901,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,57625,168000,58375"
)
tg (CPTG
uid 3902,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3903,0
va (VaSet
font "arial,8,0"
)
xt "169000,57500,188100,58500"
st "s00_axi_ruser : (C_S00_AXI_RUSER_WIDTH-1:0)"
blo "169000,58300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_ruser"
t "std_logic_vector"
b "(C_S00_AXI_RUSER_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 105
suid 87,0
)
)
)
*198 (CptPort
uid 3904,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3905,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,56625,168000,57375"
)
tg (CPTG
uid 3906,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3907,0
va (VaSet
font "arial,8,0"
)
xt "169000,56500,174700,57500"
st "s00_axi_rvalid"
blo "169000,57300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_rvalid"
t "std_logic"
preAdd 0
posAdd 0
o 106
suid 88,0
)
)
)
*199 (CptPort
uid 3908,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3909,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,36625,168000,37375"
)
tg (CPTG
uid 3910,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3911,0
va (VaSet
font "arial,8,0"
)
xt "169000,36500,187600,37500"
st "s00_axi_wdata : (C_S00_AXI_DATA_WIDTH-1:0)"
blo "169000,37300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_wdata"
t "std_logic_vector"
b "(C_S00_AXI_DATA_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 53
suid 89,0
)
)
)
*200 (CptPort
uid 3912,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3913,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,38625,168000,39375"
)
tg (CPTG
uid 3914,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3915,0
va (VaSet
font "arial,8,0"
)
xt "169000,38500,174600,39500"
st "s00_axi_wlast"
blo "169000,39300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_wlast"
t "std_logic"
preAdd 0
posAdd 0
o 54
suid 90,0
)
)
)
*201 (CptPort
uid 3916,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3917,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,68625,168000,69375"
)
tg (CPTG
uid 3918,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3919,0
va (VaSet
font "arial,8,0"
)
xt "169000,68500,175300,69500"
st "s00_axi_wready"
blo "169000,69300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_wready"
t "std_logic"
preAdd 0
posAdd 0
o 107
suid 91,0
)
)
)
*202 (CptPort
uid 3920,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3921,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,37625,168000,38375"
)
tg (CPTG
uid 3922,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3923,0
va (VaSet
font "arial,8,0"
)
xt "169000,37500,188700,38500"
st "s00_axi_wstrb : ((C_S00_AXI_DATA_WIDTH/8)-1:0)"
blo "169000,38300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_wstrb"
t "std_logic_vector"
b "((C_S00_AXI_DATA_WIDTH/8)-1 downto 0)"
preAdd 0
posAdd 0
o 55
suid 92,0
)
)
)
*203 (CptPort
uid 3924,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3925,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,39625,168000,40375"
)
tg (CPTG
uid 3926,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3927,0
va (VaSet
font "arial,8,0"
)
xt "169000,39500,188600,40500"
st "s00_axi_wuser : (C_S00_AXI_WUSER_WIDTH-1:0)"
blo "169000,40300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_wuser"
t "std_logic_vector"
b "(C_S00_AXI_WUSER_WIDTH-1 downto 0)"
preAdd 0
posAdd 0
o 56
suid 93,0
)
)
)
*204 (CptPort
uid 3928,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3929,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "167250,40625,168000,41375"
)
tg (CPTG
uid 3930,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3931,0
va (VaSet
font "arial,8,0"
)
xt "169000,40500,175000,41500"
st "s00_axi_wvalid"
blo "169000,41300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_wvalid"
t "std_logic"
preAdd 0
posAdd 0
o 57
suid 94,0
)
)
)
*205 (CptPort
uid 4032,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4033,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "215000,122625,215750,123375"
)
tg (CPTG
uid 4034,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4035,0
va (VaSet
font "arial,8,0"
)
xt "212700,122500,214000,123500"
st "irq"
ju 2
blo "214000,123300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "irq"
t "std_logic"
o 94
suid 152,0
)
)
)
*206 (CptPort
uid 4967,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4968,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "215000,67625,215750,68375"
)
tg (CPTG
uid 4969,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4970,0
va (VaSet
font "arial,8,0"
)
xt "210400,67500,214000,68500"
st "sbus_ack"
ju 2
blo "214000,68300"
)
)
thePort (LogicalPort
decl (Decl
n "sbus_ack"
t "std_logic"
o 58
suid 158,0
)
)
)
*207 (CptPort
uid 4971,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4972,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "215000,62625,215750,63375"
)
tg (CPTG
uid 4973,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4974,0
va (VaSet
font "arial,8,0"
)
xt "207100,62500,214000,63500"
st "sbus_addr : (15:0)"
ju 2
blo "214000,63300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sbus_addr"
t "std_logic_vector"
b "(15 downto 0)"
o 108
suid 153,0
)
)
)
*208 (CptPort
uid 4975,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4976,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "215000,68625,215750,69375"
)
tg (CPTG
uid 4977,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4978,0
va (VaSet
font "arial,8,0"
)
xt "208200,68500,214000,69500"
st "sbus_be : (3:0)"
ju 2
blo "214000,69300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sbus_be"
t "std_logic_vector"
b "(3 downto 0)"
o 109
suid 159,0
)
)
)
*209 (CptPort
uid 4979,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4980,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "215000,66625,215750,67375"
)
tg (CPTG
uid 4981,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4982,0
va (VaSet
font "arial,8,0"
)
xt "210900,66500,214000,67500"
st "sbus_rd"
ju 2
blo "214000,67300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sbus_rd"
t "std_logic"
o 110
suid 157,0
)
)
)
*210 (CptPort
uid 4983,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4984,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "215000,64625,215750,65375"
)
tg (CPTG
uid 4985,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4986,0
va (VaSet
font "arial,8,0"
)
xt "206900,64500,214000,65500"
st "sbus_rdata : (31:0)"
ju 2
blo "214000,65300"
)
)
thePort (LogicalPort
decl (Decl
n "sbus_rdata"
t "std_logic_vector"
b "(31 downto 0)"
o 59
suid 155,0
)
)
)
*211 (CptPort
uid 4987,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4988,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "215000,63625,215750,64375"
)
tg (CPTG
uid 4989,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4990,0
va (VaSet
font "arial,8,0"
)
xt "206600,63500,214000,64500"
st "sbus_wdata : (31:0)"
ju 2
blo "214000,64300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sbus_wdata"
t "std_logic_vector"
b "(31 downto 0)"
o 111
suid 154,0
)
)
)
*212 (CptPort
uid 4991,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4992,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "215000,65625,215750,66375"
)
tg (CPTG
uid 4993,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4994,0
va (VaSet
font "arial,8,0"
)
xt "210600,65500,214000,66500"
st "sbus_we"
ju 2
blo "214000,66300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sbus_we"
t "std_logic"
o 112
suid 156,0
)
)
)
*213 (CptPort
uid 4995,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4996,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "215000,117625,215750,118375"
)
tg (CPTG
uid 4997,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4998,0
va (VaSet
font "arial,8,0"
)
xt "201800,117500,214000,118500"
st "sync_i : (C_SYNC_WIDTH-1:0)"
ju 2
blo "214000,118300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "sync_i"
t "std_logic_vector"
b "(C_SYNC_WIDTH-1 downto 0)"
o 60
suid 164,0
)
)
)
*214 (CptPort
uid 4999,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5000,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "215000,118625,215750,119375"
)
tg (CPTG
uid 5001,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5002,0
va (VaSet
font "arial,8,0"
)
xt "201600,118500,214000,119500"
st "sync_o : (C_SYNC_WIDTH-1:0)"
ju 2
blo "214000,119300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sync_o"
t "std_logic_vector"
b "(C_SYNC_WIDTH-1 downto 0)"
o 113
suid 167,0
)
)
)
*215 (CptPort
uid 5003,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5004,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "215000,123625,215750,124375"
)
tg (CPTG
uid 5005,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5006,0
va (VaSet
font "arial,8,0"
)
xt "210300,123500,214000,124500"
st "xfer_done"
ju 2
blo "214000,124300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "xfer_done"
t "std_logic"
o 114
suid 170,0
)
)
)
*216 (CptPort
uid 5007,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5008,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "215000,124625,215750,125375"
)
tg (CPTG
uid 5009,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5010,0
va (VaSet
font "arial,8,0"
)
xt "208500,124500,214000,125500"
st "xfer_sync_ext"
ju 2
blo "214000,125300"
)
)
thePort (LogicalPort
decl (Decl
n "xfer_sync_ext"
t "std_logic"
o 61
suid 171,0
)
)
)
*217 (CptPort
uid 5790,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5791,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "215000,52625,215750,53375"
)
tg (CPTG
uid 5792,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5793,0
va (VaSet
font "arial,8,0"
)
xt "211000,52500,214000,53500"
st "dma_rd"
ju 2
blo "214000,53300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "dma_rd"
t "std_logic"
o 16
suid 182,0
)
)
)
*218 (CptPort
uid 5794,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5795,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "215000,51625,215750,52375"
)
tg (CPTG
uid 5796,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5797,0
va (VaSet
font "arial,8,0"
)
xt "205700,51500,214000,52500"
st "dma_rd_addr : (31:0)"
ju 2
blo "214000,52300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "dma_rd_addr"
t "std_logic_vector"
b "(31  downto 0)"
o 17
suid 176,0
)
)
)
*219 (CptPort
uid 5798,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5799,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "215000,24625,215750,25375"
)
tg (CPTG
uid 5800,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5801,0
va (VaSet
font "arial,8,0"
)
xt "204800,24500,214000,25500"
st "dma_rd_fifosize : (15:0)"
ju 2
blo "214000,25300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "dma_rd_fifosize"
t "std_logic_vector"
b "(15 downto 0)"
o 91
suid 172,0
)
)
)
*220 (CptPort
uid 5802,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5803,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "215000,50625,215750,51375"
)
tg (CPTG
uid 5804,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5805,0
va (VaSet
font "arial,8,0"
)
xt "206100,50500,214000,51500"
st "dma_rd_mode : (3:0)"
ju 2
blo "214000,51300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "dma_rd_mode"
t "std_logic_vector"
b "(3  downto 0)"
o 18
suid 181,0
)
)
)
*221 (CptPort
uid 5806,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5807,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "215000,49625,215750,50375"
)
tg (CPTG
uid 5808,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5809,0
va (VaSet
font "arial,8,0"
)
xt "202900,49500,214000,50500"
st "dma_rd_request_size : (31:0)"
ju 2
blo "214000,50300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "dma_rd_request_size"
t "std_logic_vector"
b "(31  downto 0)"
o 19
suid 183,0
)
)
)
*222 (CptPort
uid 5810,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5811,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "215000,25625,215750,26375"
)
tg (CPTG
uid 5812,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5813,0
va (VaSet
font "arial,8,0"
)
xt "197000,25500,214000,26500"
st "dma_rdata : (C_M00_AXI_DATA_WIDTH-1:0)"
ju 2
blo "214000,26300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "dma_rdata"
t "std_logic_vector"
b "(C_M00_AXI_DATA_WIDTH-1  downto 0)"
o 92
suid 177,0
)
)
)
*223 (CptPort
uid 5814,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5815,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "215000,29625,215750,30375"
)
tg (CPTG
uid 5816,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5817,0
va (VaSet
font "arial,8,0"
)
xt "196700,29500,214000,30500"
st "dma_wdata : (C_M00_AXI_DATA_WIDTH-1:0)"
ju 2
blo "214000,30300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "dma_wdata"
t "std_logic_vector"
b "(C_M00_AXI_DATA_WIDTH-1  downto 0)"
o 20
suid 178,0
)
)
)
*224 (CptPort
uid 5818,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5819,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "215000,27625,215750,28375"
)
tg (CPTG
uid 5820,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5821,0
va (VaSet
font "arial,8,0"
)
xt "210800,27500,214000,28500"
st "dma_wr"
ju 2
blo "214000,28300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "dma_wr"
t "std_logic"
o 21
suid 174,0
)
)
)
*225 (CptPort
uid 5822,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5823,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "215000,32625,215750,33375"
)
tg (CPTG
uid 5824,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5825,0
va (VaSet
font "arial,8,0"
)
xt "205500,32500,214000,33500"
st "dma_wr_addr : (31:0)"
ju 2
blo "214000,33300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "dma_wr_addr"
t "std_logic_vector"
b "(31  downto 0)"
o 22
suid 175,0
)
)
)
*226 (CptPort
uid 5826,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5827,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "215000,26625,215750,27375"
)
tg (CPTG
uid 5828,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5829,0
va (VaSet
font "arial,8,0"
)
xt "204600,26500,214000,27500"
st "dma_wr_fifosize : (15:0)"
ju 2
blo "214000,27300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "dma_wr_fifosize"
t "std_logic_vector"
b "(15 downto 0)"
o 93
suid 180,0
)
)
)
*227 (CptPort
uid 5830,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5831,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "215000,31625,215750,32375"
)
tg (CPTG
uid 5832,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5833,0
va (VaSet
font "arial,8,0"
)
xt "205900,31500,214000,32500"
st "dma_wr_mode : (3:0)"
ju 2
blo "214000,32300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "dma_wr_mode"
t "std_logic_vector"
b "(3  downto 0)"
o 23
suid 179,0
)
)
)
*228 (CptPort
uid 5834,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5835,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "215000,30625,215750,31375"
)
tg (CPTG
uid 5836,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5837,0
va (VaSet
font "arial,8,0"
)
xt "202700,30500,214000,31500"
st "dma_wr_request_size : (31:0)"
ju 2
blo "214000,31300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "dma_wr_request_size"
t "std_logic_vector"
b "(31  downto 0)"
o 24
suid 173,0
)
)
)
]
shape (Rectangle
uid 4037,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "168000,21000,215000,153000"
)
oxt "15000,-61000,62000,72000"
ttg (MlTextGroup
uid 4038,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*229 (Text
uid 4039,0
va (VaSet
font "arial,8,1"
)
xt "189200,83000,195800,84000"
st "axi_dma_bridge"
blo "189200,83800"
tm "BdLibraryNameMgr"
)
*230 (Text
uid 4040,0
va (VaSet
font "arial,8,1"
)
xt "189200,84000,200600,85000"
st "top_signal_connector_v1_0"
blo "189200,84800"
tm "CptNameMgr"
)
*231 (Text
uid 4041,0
va (VaSet
font "arial,8,1"
)
xt "189200,85000,191000,86000"
st "U_0"
blo "189200,85800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4042,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4043,0
text (MLText
uid 4044,0
va (VaSet
font "Courier New,8,0"
)
xt "168000,-1400,211500,21000"
st "C_M00_AXI_ADDR_WIDTH             = C_M00_AXI_ADDR_WIDTH      ( integer          )  
C_M00_AXI_ARUSER_WIDTH           = C_M00_AXI_ARUSER_WIDTH    ( integer          )  
C_M00_AXI_AWUSER_WIDTH           = C_M00_AXI_AWUSER_WIDTH    ( integer          )  
C_M00_AXI_BURST_LEN              = 16                        ( integer          )  
C_M00_AXI_BUSER_WIDTH            = C_M00_AXI_BUSER_WIDTH     ( integer          )  
C_M00_AXI_DATA_WIDTH             = 64                        ( integer          )  
C_M00_AXI_ID_WIDTH               = 12                        ( integer          )  
C_M00_AXI_RUSER_WIDTH            = C_M00_AXI_RUSER_WIDTH     ( integer          )  
-- Parameters of Axi Master Bus Interface M00_AXI
C_M00_AXI_TARGET_SLAVE_BASE_ADDR = x\"40000000\"               ( std_logic_vector )  
C_M00_AXI_WUSER_WIDTH            = C_M00_AXI_WUSER_WIDTH     ( integer          )  
C_S00_AXI_ADDR_WIDTH             = C_S00_AXI_ADDR_WIDTH      ( integer          )  
C_S00_AXI_ARUSER_WIDTH           = C_S00_AXI_ARUSER_WIDTH    ( integer          )  
C_S00_AXI_AWUSER_WIDTH           = C_S00_AXI_AWUSER_WIDTH    ( integer          )  
C_S00_AXI_BUSER_WIDTH            = C_S00_AXI_BUSER_WIDTH     ( integer          )  
C_S00_AXI_DATA_WIDTH             = 32                        ( integer          )  
-- Users to add parameters here

-- User parameters ends
-- Do not modify the parameters beyond this line


-- Parameters of Axi Slave Bus Interface S00_AXI
C_S00_AXI_ID_WIDTH               = C_S00_AXI_ID_WIDTH        ( integer          )  
C_S00_AXI_RUSER_WIDTH            = C_S00_AXI_RUSER_WIDTH     ( integer          )  
C_S00_AXI_WUSER_WIDTH            = C_S00_AXI_WUSER_WIDTH     ( integer          )  
C_SLV_ADDR_WIDTH                 = 16                        ( integer          )  
C_SLV_DATA_WIDTH                 = 32                        ( integer          )  "
)
header ""
)
elements [
(GiElement
name "C_M00_AXI_ADDR_WIDTH"
type "integer"
value "C_M00_AXI_ADDR_WIDTH"
)
(GiElement
name "C_M00_AXI_ARUSER_WIDTH"
type "integer"
value "C_M00_AXI_ARUSER_WIDTH"
)
(GiElement
name "C_M00_AXI_AWUSER_WIDTH"
type "integer"
value "C_M00_AXI_AWUSER_WIDTH"
)
(GiElement
name "C_M00_AXI_BURST_LEN"
type "integer"
value "16"
)
(GiElement
name "C_M00_AXI_BUSER_WIDTH"
type "integer"
value "C_M00_AXI_BUSER_WIDTH"
)
(GiElement
name "C_M00_AXI_DATA_WIDTH"
type "integer"
value "64"
)
(GiElement
name "C_M00_AXI_ID_WIDTH"
type "integer"
value "12"
)
(GiElement
name "C_M00_AXI_RUSER_WIDTH"
type "integer"
value "C_M00_AXI_RUSER_WIDTH"
)
(GiElement
name "C_M00_AXI_TARGET_SLAVE_BASE_ADDR"
type "std_logic_vector"
value "x\"40000000\""
pr "-- Parameters of Axi Master Bus Interface M00_AXI"
apr 0
)
(GiElement
name "C_M00_AXI_WUSER_WIDTH"
type "integer"
value "C_M00_AXI_WUSER_WIDTH"
)
(GiElement
name "C_S00_AXI_ADDR_WIDTH"
type "integer"
value "C_S00_AXI_ADDR_WIDTH"
)
(GiElement
name "C_S00_AXI_ARUSER_WIDTH"
type "integer"
value "C_S00_AXI_ARUSER_WIDTH"
)
(GiElement
name "C_S00_AXI_AWUSER_WIDTH"
type "integer"
value "C_S00_AXI_AWUSER_WIDTH"
)
(GiElement
name "C_S00_AXI_BUSER_WIDTH"
type "integer"
value "C_S00_AXI_BUSER_WIDTH"
)
(GiElement
name "C_S00_AXI_DATA_WIDTH"
type "integer"
value "32"
)
(GiElement
name "C_S00_AXI_ID_WIDTH"
type "integer"
value "C_S00_AXI_ID_WIDTH"
pr "-- Users to add parameters here

-- User parameters ends
-- Do not modify the parameters beyond this line


-- Parameters of Axi Slave Bus Interface S00_AXI"
apr 0
)
(GiElement
name "C_S00_AXI_RUSER_WIDTH"
type "integer"
value "C_S00_AXI_RUSER_WIDTH"
)
(GiElement
name "C_S00_AXI_WUSER_WIDTH"
type "integer"
value "C_S00_AXI_WUSER_WIDTH"
)
(GiElement
name "C_SLV_ADDR_WIDTH"
type "integer"
value "16"
)
(GiElement
name "C_SLV_DATA_WIDTH"
type "integer"
value "32"
)
]
)
viewicon (ZoomableIcon
uid 4045,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "168250,151250,169750,152750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*232 (SaComponent
uid 4452,0
optionalChildren [
*233 (CptPort
uid 4260,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4261,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140000,135625,140750,136375"
)
tg (CPTG
uid 4262,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4263,0
va (VaSet
font "arial,8,0"
)
xt "132100,135500,139000,136500"
st "M_AXI_ARADDR"
ju 2
blo "139000,136300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M_AXI_ARADDR"
t "std_logic_vector"
b "(C_M00_AXI_ADDR_WIDTH-1 downto 0)"
prec "-- Read address. This signal indicates the initial
  -- address of a read burst transaction."
preAdd 0
posAdd 0
o 1
suid 50,0
)
)
)
*234 (CptPort
uid 4264,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4265,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140000,134625,140750,135375"
)
tg (CPTG
uid 4266,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4267,0
va (VaSet
font "arial,8,0"
)
xt "131700,134500,139000,135500"
st "M_AXI_ARBURST"
ju 2
blo "139000,135300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M_AXI_ARBURST"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Burst type. The burst type and the size information,
  -- determine how the address for each transfer within the burst is calculated."
preAdd 0
posAdd 0
o 2
suid 51,0
)
)
)
*235 (CptPort
uid 4268,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4269,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140000,133625,140750,134375"
)
tg (CPTG
uid 4270,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4271,0
va (VaSet
font "arial,8,0"
)
xt "131600,133500,139000,134500"
st "M_AXI_ARCACHE"
ju 2
blo "139000,134300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M_AXI_ARCACHE"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Memory type. This signal indicates how transactions
  -- are required to progress through a system."
preAdd 0
posAdd 0
o 3
suid 52,0
)
)
)
*236 (CptPort
uid 4272,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4273,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140000,132625,140750,133375"
)
tg (CPTG
uid 4274,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4275,0
va (VaSet
font "arial,8,0"
)
xt "133600,132500,139000,133500"
st "M_AXI_ARID"
ju 2
blo "139000,133300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M_AXI_ARID"
t "std_logic_vector"
b "(C_M00_AXI_ID_WIDTH-1 downto 0)"
prec "-- Master Interface Read Address."
preAdd 0
posAdd 0
o 4
suid 53,0
)
)
)
*237 (CptPort
uid 4276,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4277,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140000,131625,140750,132375"
)
tg (CPTG
uid 4278,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4279,0
va (VaSet
font "arial,8,0"
)
xt "132900,131500,139000,132500"
st "M_AXI_ARLEN"
ju 2
blo "139000,132300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M_AXI_ARLEN"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- Burst length. The burst length gives the exact number of transfers in a burst"
preAdd 0
posAdd 0
o 5
suid 54,0
)
)
)
*238 (CptPort
uid 4280,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4281,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140000,130625,140750,131375"
)
tg (CPTG
uid 4282,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4283,0
va (VaSet
font "arial,8,0"
)
xt "132300,130500,139000,131500"
st "M_AXI_ARLOCK"
ju 2
blo "139000,131300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M_AXI_ARLOCK"
t "std_logic"
prec "-- Lock type. Provides additional information about the
  -- atomic characteristics of the transfer."
preAdd 0
posAdd 0
o 6
suid 55,0
)
)
)
*239 (CptPort
uid 4284,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4285,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140000,129625,140750,130375"
)
tg (CPTG
uid 4286,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4287,0
va (VaSet
font "arial,8,0"
)
xt "132200,129500,139000,130500"
st "M_AXI_ARPROT"
ju 2
blo "139000,130300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M_AXI_ARPROT"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Protection type. This signal indicates the privilege
  -- and security level of the transaction, and whether
  -- the transaction is a data access or an instruction access."
preAdd 0
posAdd 0
o 7
suid 56,0
)
)
)
*240 (CptPort
uid 4288,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4289,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140000,128625,140750,129375"
)
tg (CPTG
uid 4290,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4291,0
va (VaSet
font "arial,8,0"
)
xt "132700,128500,139000,129500"
st "M_AXI_ARQOS"
ju 2
blo "139000,129300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M_AXI_ARQOS"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Quality of Service, QoS identifier sent for each read transaction"
preAdd 0
posAdd 0
o 8
suid 57,0
)
)
)
*241 (CptPort
uid 4292,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4293,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140000,138625,140750,139375"
)
tg (CPTG
uid 4294,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4295,0
va (VaSet
font "arial,8,0"
)
xt "131700,138500,139000,139500"
st "M_AXI_ARREADY"
ju 2
blo "139000,139300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M_AXI_ARREADY"
t "std_logic"
prec "-- Read address ready. This signal indicates that
  -- the slave is ready to accept an address and associated control signals"
preAdd 0
posAdd 0
o 36
suid 58,0
)
)
)
*242 (CptPort
uid 4296,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4297,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140000,127625,140750,128375"
)
tg (CPTG
uid 4298,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4299,0
va (VaSet
font "arial,8,0"
)
xt "132700,127500,139000,128500"
st "M_AXI_ARSIZE"
ju 2
blo "139000,128300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M_AXI_ARSIZE"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Burst size. This signal indicates the size of each transfer in the burst"
preAdd 0
posAdd 0
o 9
suid 59,0
)
)
)
*243 (CptPort
uid 4300,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4301,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140000,126625,140750,127375"
)
tg (CPTG
uid 4302,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4303,0
va (VaSet
font "arial,8,0"
)
xt "132200,126500,139000,127500"
st "M_AXI_ARUSER"
ju 2
blo "139000,127300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M_AXI_ARUSER"
t "std_logic_vector"
b "(C_M00_AXI_ARUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the read address channel."
preAdd 0
posAdd 0
o 10
suid 60,0
)
)
)
*244 (CptPort
uid 4304,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4305,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140000,125625,140750,126375"
)
tg (CPTG
uid 4306,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4307,0
va (VaSet
font "arial,8,0"
)
xt "132200,125500,139000,126500"
st "M_AXI_ARVALID"
ju 2
blo "139000,126300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M_AXI_ARVALID"
t "std_logic"
prec "-- Write address valid. This signal indicates that
  -- the channel is signaling valid read address and control information"
preAdd 0
posAdd 0
o 11
suid 61,0
)
)
)
*245 (CptPort
uid 4308,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4309,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140000,124625,140750,125375"
)
tg (CPTG
uid 4310,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4311,0
va (VaSet
font "arial,8,0"
)
xt "131900,124500,139000,125500"
st "M_AXI_AWADDR"
ju 2
blo "139000,125300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M_AXI_AWADDR"
t "std_logic_vector"
b "(C_M00_AXI_ADDR_WIDTH-1 downto 0)"
prec "-- Master Interface Write Address"
preAdd 0
posAdd 0
o 12
suid 62,0
)
)
)
*246 (CptPort
uid 4312,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4313,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140000,123625,140750,124375"
)
tg (CPTG
uid 4314,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4315,0
va (VaSet
font "arial,8,0"
)
xt "131500,123500,139000,124500"
st "M_AXI_AWBURST"
ju 2
blo "139000,124300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M_AXI_AWBURST"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Burst type. The burst type and the size information,
  -- determine how the address for each transfer within the burst is calculated."
preAdd 0
posAdd 0
o 13
suid 63,0
)
)
)
*247 (CptPort
uid 4316,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4317,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140000,122625,140750,123375"
)
tg (CPTG
uid 4318,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4319,0
va (VaSet
font "arial,8,0"
)
xt "131400,122500,139000,123500"
st "M_AXI_AWCACHE"
ju 2
blo "139000,123300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M_AXI_AWCACHE"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Memory type. This signal indicates how transactions
  -- are required to progress through a system."
preAdd 0
posAdd 0
o 14
suid 64,0
)
)
)
*248 (CptPort
uid 4320,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4321,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140000,121625,140750,122375"
)
tg (CPTG
uid 4322,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4323,0
va (VaSet
font "arial,8,0"
)
xt "133400,121500,139000,122500"
st "M_AXI_AWID"
ju 2
blo "139000,122300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M_AXI_AWID"
t "std_logic_vector"
b "(C_M00_AXI_ID_WIDTH-1 downto 0)"
prec "-- Master Interface Write Address ID"
preAdd 0
posAdd 0
o 15
suid 65,0
)
)
)
*249 (CptPort
uid 4324,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4325,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140000,120625,140750,121375"
)
tg (CPTG
uid 4326,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4327,0
va (VaSet
font "arial,8,0"
)
xt "132700,120500,139000,121500"
st "M_AXI_AWLEN"
ju 2
blo "139000,121300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M_AXI_AWLEN"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- Burst length. The burst length gives the exact number of transfers in a burst"
preAdd 0
posAdd 0
o 16
suid 66,0
)
)
)
*250 (CptPort
uid 4328,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4329,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140000,119625,140750,120375"
)
tg (CPTG
uid 4330,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4331,0
va (VaSet
font "arial,8,0"
)
xt "132100,119500,139000,120500"
st "M_AXI_AWLOCK"
ju 2
blo "139000,120300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M_AXI_AWLOCK"
t "std_logic"
prec "-- Lock type. Provides additional information about the
  -- atomic characteristics of the transfer."
preAdd 0
posAdd 0
o 17
suid 67,0
)
)
)
*251 (CptPort
uid 4332,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4333,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140000,118625,140750,119375"
)
tg (CPTG
uid 4334,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4335,0
va (VaSet
font "arial,8,0"
)
xt "132000,118500,139000,119500"
st "M_AXI_AWPROT"
ju 2
blo "139000,119300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M_AXI_AWPROT"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Protection type. This signal indicates the privilege
  -- and security level of the transaction, and whether
  -- the transaction is a data access or an instruction access."
preAdd 0
posAdd 0
o 18
suid 68,0
)
)
)
*252 (CptPort
uid 4336,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4337,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140000,117625,140750,118375"
)
tg (CPTG
uid 4338,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4339,0
va (VaSet
font "arial,8,0"
)
xt "132500,117500,139000,118500"
st "M_AXI_AWQOS"
ju 2
blo "139000,118300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M_AXI_AWQOS"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Quality of Service, QoS identifier sent for each write transaction."
preAdd 0
posAdd 0
o 19
suid 69,0
)
)
)
*253 (CptPort
uid 4340,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4341,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140000,139625,140750,140375"
)
tg (CPTG
uid 4342,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4343,0
va (VaSet
font "arial,8,0"
)
xt "131500,139500,139000,140500"
st "M_AXI_AWREADY"
ju 2
blo "139000,140300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M_AXI_AWREADY"
t "std_logic"
prec "-- Write address ready. This signal indicates that
  -- the slave is ready to accept an address and associated control signals"
preAdd 0
posAdd 0
o 37
suid 70,0
)
)
)
*254 (CptPort
uid 4344,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4345,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140000,116625,140750,117375"
)
tg (CPTG
uid 4346,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4347,0
va (VaSet
font "arial,8,0"
)
xt "132500,116500,139000,117500"
st "M_AXI_AWSIZE"
ju 2
blo "139000,117300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M_AXI_AWSIZE"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Burst size. This signal indicates the size of each transfer in the burst"
preAdd 0
posAdd 0
o 20
suid 71,0
)
)
)
*255 (CptPort
uid 4348,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4349,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140000,115625,140750,116375"
)
tg (CPTG
uid 4350,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4351,0
va (VaSet
font "arial,8,0"
)
xt "132000,115500,139000,116500"
st "M_AXI_AWUSER"
ju 2
blo "139000,116300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M_AXI_AWUSER"
t "std_logic_vector"
b "(C_M00_AXI_AWUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the write address channel."
preAdd 0
posAdd 0
o 21
suid 72,0
)
)
)
*256 (CptPort
uid 4352,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4353,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140000,114625,140750,115375"
)
tg (CPTG
uid 4354,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4355,0
va (VaSet
font "arial,8,0"
)
xt "132000,114500,139000,115500"
st "M_AXI_AWVALID"
ju 2
blo "139000,115300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M_AXI_AWVALID"
t "std_logic"
prec "-- Write address valid. This signal indicates that
  -- the channel is signaling valid write address and control information."
preAdd 0
posAdd 0
o 22
suid 73,0
)
)
)
*257 (CptPort
uid 4356,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4357,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140000,140625,140750,141375"
)
tg (CPTG
uid 4358,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4359,0
va (VaSet
font "arial,8,0"
)
xt "134600,140500,139000,141500"
st "M_AXI_BID"
ju 2
blo "139000,141300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M_AXI_BID"
t "std_logic_vector"
b "(C_M00_AXI_ID_WIDTH-1 downto 0)"
prec "-- Master Interface Write Response."
preAdd 0
posAdd 0
o 38
suid 74,0
)
)
)
*258 (CptPort
uid 4360,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4361,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140000,113625,140750,114375"
)
tg (CPTG
uid 4362,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4363,0
va (VaSet
font "arial,8,0"
)
xt "132300,113500,139000,114500"
st "M_AXI_BREADY"
ju 2
blo "139000,114300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M_AXI_BREADY"
t "std_logic"
prec "-- Response ready. This signal indicates that the master
  -- can accept a write response."
preAdd 0
posAdd 0
o 23
suid 75,0
)
)
)
*259 (CptPort
uid 4364,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4365,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140000,141625,140750,142375"
)
tg (CPTG
uid 4366,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4367,0
va (VaSet
font "arial,8,0"
)
xt "132900,141500,139000,142500"
st "M_AXI_BRESP"
ju 2
blo "139000,142300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M_AXI_BRESP"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Write response. This signal indicates the status of the write transaction."
preAdd 0
posAdd 0
o 39
suid 76,0
)
)
)
*260 (CptPort
uid 4368,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4369,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140000,142625,140750,143375"
)
tg (CPTG
uid 4370,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4371,0
va (VaSet
font "arial,8,0"
)
xt "132800,142500,139000,143500"
st "M_AXI_BUSER"
ju 2
blo "139000,143300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M_AXI_BUSER"
t "std_logic_vector"
b "(C_M00_AXI_BUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the write response channel"
preAdd 0
posAdd 0
o 40
suid 77,0
)
)
)
*261 (CptPort
uid 4372,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4373,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140000,143625,140750,144375"
)
tg (CPTG
uid 4374,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4375,0
va (VaSet
font "arial,8,0"
)
xt "132800,143500,139000,144500"
st "M_AXI_BVALID"
ju 2
blo "139000,144300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M_AXI_BVALID"
t "std_logic"
prec "-- Write response valid. This signal indicates that the
  -- channel is signaling a valid write response."
preAdd 0
posAdd 0
o 41
suid 78,0
)
)
)
*262 (CptPort
uid 4376,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4377,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140000,144625,140750,145375"
)
tg (CPTG
uid 4378,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4379,0
va (VaSet
font "arial,8,0"
)
xt "132800,144500,139000,145500"
st "M_AXI_RDATA"
ju 2
blo "139000,145300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M_AXI_RDATA"
t "std_logic_vector"
b "(C_M00_AXI_DATA_WIDTH-1 downto 0)"
prec "-- Master Read Data"
preAdd 0
posAdd 0
o 42
suid 79,0
)
)
)
*263 (CptPort
uid 4380,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4381,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140000,145625,140750,146375"
)
tg (CPTG
uid 4382,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4383,0
va (VaSet
font "arial,8,0"
)
xt "134500,145500,139000,146500"
st "M_AXI_RID"
ju 2
blo "139000,146300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M_AXI_RID"
t "std_logic_vector"
b "(C_M00_AXI_ID_WIDTH-1 downto 0)"
prec "-- Read ID tag. This signal is the identification tag
  -- for the read data group of signals generated by the slave."
preAdd 0
posAdd 0
o 43
suid 80,0
)
)
)
*264 (CptPort
uid 4384,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4385,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140000,146625,140750,147375"
)
tg (CPTG
uid 4386,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4387,0
va (VaSet
font "arial,8,0"
)
xt "133000,146500,139000,147500"
st "M_AXI_RLAST"
ju 2
blo "139000,147300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M_AXI_RLAST"
t "std_logic"
prec "-- Read last. This signal indicates the last transfer in a read burst"
preAdd 0
posAdd 0
o 44
suid 81,0
)
)
)
*265 (CptPort
uid 4388,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4389,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140000,112625,140750,113375"
)
tg (CPTG
uid 4390,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4391,0
va (VaSet
font "arial,8,0"
)
xt "132200,112500,139000,113500"
st "M_AXI_RREADY"
ju 2
blo "139000,113300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M_AXI_RREADY"
t "std_logic"
prec "-- Read ready. This signal indicates that the master can
  -- accept the read data and response information."
preAdd 0
posAdd 0
o 24
suid 82,0
)
)
)
*266 (CptPort
uid 4392,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4393,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140000,147625,140750,148375"
)
tg (CPTG
uid 4394,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4395,0
va (VaSet
font "arial,8,0"
)
xt "132800,147500,139000,148500"
st "M_AXI_RRESP"
ju 2
blo "139000,148300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M_AXI_RRESP"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Read response. This signal indicates the status of the read transfer"
preAdd 0
posAdd 0
o 45
suid 83,0
)
)
)
*267 (CptPort
uid 4396,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4397,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140000,148625,140750,149375"
)
tg (CPTG
uid 4398,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4399,0
va (VaSet
font "arial,8,0"
)
xt "132700,148500,139000,149500"
st "M_AXI_RUSER"
ju 2
blo "139000,149300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M_AXI_RUSER"
t "std_logic_vector"
b "(C_M00_AXI_RUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the read address channel."
preAdd 0
posAdd 0
o 46
suid 84,0
)
)
)
*268 (CptPort
uid 4400,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4401,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140000,149625,140750,150375"
)
tg (CPTG
uid 4402,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4403,0
va (VaSet
font "arial,8,0"
)
xt "132700,149500,139000,150500"
st "M_AXI_RVALID"
ju 2
blo "139000,150300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M_AXI_RVALID"
t "std_logic"
prec "-- Read valid. This signal indicates that the channel
  -- is signaling the required read data."
preAdd 0
posAdd 0
o 47
suid 85,0
)
)
)
*269 (CptPort
uid 4404,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4405,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140000,111625,140750,112375"
)
tg (CPTG
uid 4406,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4407,0
va (VaSet
font "arial,8,0"
)
xt "132600,111500,139000,112500"
st "M_AXI_WDATA"
ju 2
blo "139000,112300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M_AXI_WDATA"
t "std_logic_vector"
b "(C_M00_AXI_DATA_WIDTH-1 downto 0)"
prec "-- Master Interface Write Data."
preAdd 0
posAdd 0
o 25
suid 86,0
)
)
)
*270 (CptPort
uid 4408,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4409,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140000,110625,140750,111375"
)
tg (CPTG
uid 4410,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4411,0
va (VaSet
font "arial,8,0"
)
xt "132800,110500,139000,111500"
st "M_AXI_WLAST"
ju 2
blo "139000,111300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M_AXI_WLAST"
t "std_logic"
prec "-- Write last. This signal indicates the last transfer in a write burst."
preAdd 0
posAdd 0
o 26
suid 87,0
)
)
)
*271 (CptPort
uid 4412,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4413,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140000,150625,140750,151375"
)
tg (CPTG
uid 4414,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4415,0
va (VaSet
font "arial,8,0"
)
xt "132000,150500,139000,151500"
st "M_AXI_WREADY"
ju 2
blo "139000,151300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "M_AXI_WREADY"
t "std_logic"
prec "-- Write ready. This signal indicates that the slave
  -- can accept the write data."
preAdd 0
posAdd 0
o 48
suid 88,0
)
)
)
*272 (CptPort
uid 4416,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4417,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140000,109625,140750,110375"
)
tg (CPTG
uid 4418,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4419,0
va (VaSet
font "arial,8,0"
)
xt "132600,109500,139000,110500"
st "M_AXI_WSTRB"
ju 2
blo "139000,110300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M_AXI_WSTRB"
t "std_logic_vector"
b "(C_M00_AXI_DATA_WIDTH/8-1 downto 0)"
prec "-- Write strobes. This signal indicates which byte
  -- lanes hold valid data. There is one write strobe
  -- bit for each eight bits of the write data bus."
preAdd 0
posAdd 0
o 27
suid 89,0
)
)
)
*273 (CptPort
uid 4420,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4421,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140000,108625,140750,109375"
)
tg (CPTG
uid 4422,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4423,0
va (VaSet
font "arial,8,0"
)
xt "132500,108500,139000,109500"
st "M_AXI_WUSER"
ju 2
blo "139000,109300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M_AXI_WUSER"
t "std_logic_vector"
b "(C_M00_AXI_WUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the write data channel."
preAdd 0
posAdd 0
o 28
suid 90,0
)
)
)
*274 (CptPort
uid 4424,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4425,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140000,107625,140750,108375"
)
tg (CPTG
uid 4426,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4427,0
va (VaSet
font "arial,8,0"
)
xt "132500,107500,139000,108500"
st "M_AXI_WVALID"
ju 2
blo "139000,108300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "M_AXI_WVALID"
t "std_logic"
prec "-- Write valid. This signal indicates that valid write
  -- data and strobes are available"
preAdd 0
posAdd 0
o 29
suid 91,0
)
)
)
*275 (CptPort
uid 4428,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4429,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "105250,111625,106000,112375"
)
tg (CPTG
uid 4430,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4431,0
va (VaSet
font "arial,8,0"
)
xt "107000,111500,112200,112500"
st "s00_axi_aclk"
blo "107000,112300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_aclk"
t "std_logic"
prec "-- User ports ends
-- Do not modify the ports beyond this line


-- Ports of Axi Slave Bus Interface S00_AXI"
preAdd 0
o 33
suid 93,0
)
)
)
*276 (CptPort
uid 4432,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4433,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "105250,112625,106000,113375"
)
tg (CPTG
uid 4434,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4435,0
va (VaSet
font "arial,8,0"
)
xt "107000,112500,113300,113500"
st "s00_axi_aresetn"
blo "107000,113300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_aresetn"
t "std_logic"
o 34
suid 94,0
)
)
)
*277 (CptPort
uid 4436,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4437,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140000,105625,140750,106375"
)
tg (CPTG
uid 4438,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4439,0
va (VaSet
font "arial,8,0"
)
xt "131500,105500,139000,106500"
st "S_AXI_ARREGION"
ju 2
blo "139000,106300"
)
)
thePort (LogicalPort
decl (Decl
n "S_AXI_ARREGION"
t "std_logic_vector"
b "(3 downto 0)"
o 30
suid 95,0
)
)
)
*278 (CptPort
uid 4440,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4441,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "140000,106625,140750,107375"
)
tg (CPTG
uid 4442,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4443,0
va (VaSet
font "arial,8,0"
)
xt "131300,106500,139000,107500"
st "S_AXI_AWREGION"
ju 2
blo "139000,107300"
)
)
thePort (LogicalPort
decl (Decl
n "S_AXI_AWREGION"
t "std_logic_vector"
b "(3 downto 0)"
o 31
suid 96,0
)
)
)
*279 (CptPort
uid 4444,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4445,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "105250,108625,106000,109375"
)
tg (CPTG
uid 4446,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4447,0
va (VaSet
font "arial,8,0"
)
xt "107000,108500,110400,109500"
st "save2file"
blo "107000,109300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "save2file"
t "std_logic"
o 35
suid 97,0
)
)
)
*280 (CptPort
uid 4448,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4449,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "105250,109625,106000,110375"
)
tg (CPTG
uid 4450,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4451,0
va (VaSet
font "arial,8,0"
)
xt "107000,109500,111000,110500"
st "load2mem"
blo "107000,110300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "load2mem"
t "std_logic"
o 32
suid 98,0
)
)
)
]
shape (Rectangle
uid 4453,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "106000,102000,140000,153000"
)
oxt "15000,-9000,49000,42000"
ttg (MlTextGroup
uid 4454,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*281 (Text
uid 4455,0
va (VaSet
font "arial,8,1"
)
xt "116450,119000,123050,120000"
st "axi_dma_bridge"
blo "116450,119800"
tm "BdLibraryNameMgr"
)
*282 (Text
uid 4456,0
va (VaSet
font "arial,8,1"
)
xt "116450,120000,121350,121000"
st "axi_slave64"
blo "116450,120800"
tm "CptNameMgr"
)
*283 (Text
uid 4457,0
va (VaSet
font "arial,8,1"
)
xt "116450,121000,118250,122000"
st "U_6"
blo "116450,121800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4458,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4459,0
text (MLText
uid 4460,0
va (VaSet
font "Courier New,8,0"
)
xt "107000,154000,145000,182000"
st "-- Width of Address Bus
C_M00_AXI_ADDR_WIDTH   = 32                  ( integer )  
-- Width of User Read Address Bus
C_M00_AXI_ARUSER_WIDTH = 1                   ( integer )  
-- Width of User Write Address Bus
C_M00_AXI_AWUSER_WIDTH = 1                   ( integer )  
-- Burst Length. Supports 1, 2, 4, 8, 16, 32, 64, 128, 256 burst lengths
C_M00_AXI_BURST_LEN    = 16                  ( integer )  
-- Width of User Response Bus
C_M00_AXI_BUSER_WIDTH  = 1                   ( integer )  
-- Width of Data Bus
C_M00_AXI_DATA_WIDTH   = 64                  ( integer )  
-- Thread ID Width
C_M00_AXI_ID_WIDTH     = 12                  ( integer )  
-- Width of User Read Data Bus
C_M00_AXI_RUSER_WIDTH  = 1                   ( integer )  
-- Width of User Write Data Bus
C_M00_AXI_WUSER_WIDTH  = 1                   ( integer )  
C_S00_AXI_ADDR_WIDTH   = 18                  ( integer )  
C_S00_AXI_ARUSER_WIDTH = 1                   ( integer )  
C_S00_AXI_AWUSER_WIDTH = 1                   ( integer )  
C_S00_AXI_BUSER_WIDTH  = 1                   ( integer )  
C_S00_AXI_DATA_WIDTH   = 32                  ( integer )  
-- Users to add parameters here

-- User parameters ends
-- Do not modify the parameters beyond this line


-- Parameters of Axi Slave Bus Interface S00_AXI
C_S00_AXI_ID_WIDTH     = 12                  ( integer )  
C_S00_AXI_RUSER_WIDTH  = 1                   ( integer )  
C_S00_AXI_WUSER_WIDTH  = 1                   ( integer )  
read_file_g            = \"read_file.txt\"     ( string  )  
write_file_g           = \"write_file.txt\"    ( string  )  "
)
header ""
)
elements [
(GiElement
name "C_M00_AXI_ADDR_WIDTH"
type "integer"
value "32"
pr "-- Width of Address Bus"
apr 0
)
(GiElement
name "C_M00_AXI_ARUSER_WIDTH"
type "integer"
value "1"
pr "-- Width of User Read Address Bus"
apr 0
)
(GiElement
name "C_M00_AXI_AWUSER_WIDTH"
type "integer"
value "1"
pr "-- Width of User Write Address Bus"
apr 0
)
(GiElement
name "C_M00_AXI_BURST_LEN"
type "integer"
value "16"
pr "-- Burst Length. Supports 1, 2, 4, 8, 16, 32, 64, 128, 256 burst lengths"
apr 0
)
(GiElement
name "C_M00_AXI_BUSER_WIDTH"
type "integer"
value "1"
pr "-- Width of User Response Bus"
apr 0
)
(GiElement
name "C_M00_AXI_DATA_WIDTH"
type "integer"
value "64"
pr "-- Width of Data Bus"
apr 0
)
(GiElement
name "C_M00_AXI_ID_WIDTH"
type "integer"
value "12"
pr "-- Thread ID Width"
apr 0
)
(GiElement
name "C_M00_AXI_RUSER_WIDTH"
type "integer"
value "1"
pr "-- Width of User Read Data Bus"
apr 0
)
(GiElement
name "C_M00_AXI_WUSER_WIDTH"
type "integer"
value "1"
pr "-- Width of User Write Data Bus"
apr 0
)
(GiElement
name "C_S00_AXI_ADDR_WIDTH"
type "integer"
value "18"
)
(GiElement
name "C_S00_AXI_ARUSER_WIDTH"
type "integer"
value "1"
)
(GiElement
name "C_S00_AXI_AWUSER_WIDTH"
type "integer"
value "1"
)
(GiElement
name "C_S00_AXI_BUSER_WIDTH"
type "integer"
value "1"
)
(GiElement
name "C_S00_AXI_DATA_WIDTH"
type "integer"
value "32"
)
(GiElement
name "C_S00_AXI_ID_WIDTH"
type "integer"
value "12"
pr "-- Users to add parameters here

-- User parameters ends
-- Do not modify the parameters beyond this line


-- Parameters of Axi Slave Bus Interface S00_AXI"
apr 0
)
(GiElement
name "C_S00_AXI_RUSER_WIDTH"
type "integer"
value "1"
)
(GiElement
name "C_S00_AXI_WUSER_WIDTH"
type "integer"
value "1"
)
(GiElement
name "read_file_g"
type "string"
value "\"read_file.txt\""
)
(GiElement
name "write_file_g"
type "string"
value "\"write_file.txt\""
)
]
)
viewicon (ZoomableIcon
uid 4461,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "106250,151250,107750,152750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*284 (SaComponent
uid 4646,0
optionalChildren [
*285 (CptPort
uid 4462,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4463,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,22625,142750,23375"
)
tg (CPTG
uid 4464,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4465,0
va (VaSet
)
xt "135800,22500,141000,23500"
st "s00_axi_aclk"
ju 2
blo "141000,23300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_aclk"
t "std_logic"
prec "-- User ports ends
-- Do not modify the ports beyond this line


-- Ports of Axi Slave Bus Interface S00_AXI"
preAdd 0
o 14
suid 3,0
)
)
)
*286 (CptPort
uid 4466,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4467,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,43625,142750,44375"
)
tg (CPTG
uid 4468,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4469,0
va (VaSet
)
xt "122000,43500,141000,44500"
st "s00_axi_araddr : (C_S00_AXI_ADDR_WIDTH-1:0)"
ju 2
blo "141000,44300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_araddr"
t "std_logic_vector"
b "(C_S00_AXI_ADDR_WIDTH-1 downto 0)"
o 15
suid 4,0
)
)
)
*287 (CptPort
uid 4470,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4471,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,46625,142750,47375"
)
tg (CPTG
uid 4472,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4473,0
va (VaSet
)
xt "132200,46500,141000,47500"
st "s00_axi_arburst : (1:0)"
ju 2
blo "141000,47300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_arburst"
t "std_logic_vector"
b "(1 downto 0)"
o 16
suid 5,0
)
)
)
*288 (CptPort
uid 4474,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4475,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,48625,142750,49375"
)
tg (CPTG
uid 4476,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4477,0
va (VaSet
)
xt "131900,48500,141000,49500"
st "s00_axi_arcache : (3:0)"
ju 2
blo "141000,49300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_arcache"
t "std_logic_vector"
b "(3 downto 0)"
o 17
suid 6,0
)
)
)
*289 (CptPort
uid 4478,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4479,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,23625,142750,24375"
)
tg (CPTG
uid 4480,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4481,0
va (VaSet
)
xt "134700,23500,141000,24500"
st "s00_axi_aresetn"
ju 2
blo "141000,24300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_aresetn"
t "std_logic"
o 18
suid 7,0
)
)
)
*290 (CptPort
uid 4482,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4483,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,42625,142750,43375"
)
tg (CPTG
uid 4484,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4485,0
va (VaSet
)
xt "124800,42500,141000,43500"
st "s00_axi_arid : (C_S00_AXI_ID_WIDTH-1:0)"
ju 2
blo "141000,43300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_arid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
o 19
suid 8,0
)
)
)
*291 (CptPort
uid 4486,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4487,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,44625,142750,45375"
)
tg (CPTG
uid 4488,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4489,0
va (VaSet
)
xt "132900,44500,141000,45500"
st "s00_axi_arlen : (7:0)"
ju 2
blo "141000,45300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_arlen"
t "std_logic_vector"
b "(7 downto 0)"
o 20
suid 9,0
)
)
)
*292 (CptPort
uid 4490,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4491,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,47625,142750,48375"
)
tg (CPTG
uid 4492,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4493,0
va (VaSet
)
xt "135100,47500,141000,48500"
st "s00_axi_arlock"
ju 2
blo "141000,48300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_arlock"
t "std_logic"
o 21
suid 10,0
)
)
)
*293 (CptPort
uid 4494,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4495,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,49625,142750,50375"
)
tg (CPTG
uid 4496,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4497,0
va (VaSet
)
xt "132600,49500,141000,50500"
st "s00_axi_arprot : (2:0)"
ju 2
blo "141000,50300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_arprot"
t "std_logic_vector"
b "(2 downto 0)"
o 22
suid 11,0
)
)
)
*294 (CptPort
uid 4498,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4499,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,50625,142750,51375"
)
tg (CPTG
uid 4500,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4501,0
va (VaSet
)
xt "132700,50500,141000,51500"
st "s00_axi_arqos : (3:0)"
ju 2
blo "141000,51300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_arqos"
t "std_logic_vector"
b "(3 downto 0)"
o 23
suid 12,0
)
)
)
*295 (CptPort
uid 4502,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4503,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,62625,142750,63375"
)
tg (CPTG
uid 4504,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4505,0
va (VaSet
)
xt "134600,62500,141000,63500"
st "s00_axi_arready"
ju 2
blo "141000,63300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_arready"
t "std_logic"
o 1
suid 13,0
)
)
)
*296 (CptPort
uid 4506,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4507,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,51625,142750,52375"
)
tg (CPTG
uid 4508,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4509,0
va (VaSet
)
xt "131800,51500,141000,52500"
st "s00_axi_arregion : (3:0)"
ju 2
blo "141000,52300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_arregion"
t "std_logic_vector"
b "(3 downto 0)"
o 24
suid 14,0
)
)
)
*297 (CptPort
uid 4510,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4511,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,45625,142750,46375"
)
tg (CPTG
uid 4512,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4513,0
va (VaSet
)
xt "132500,45500,141000,46500"
st "s00_axi_arsize : (2:0)"
ju 2
blo "141000,46300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_arsize"
t "std_logic_vector"
b "(2 downto 0)"
o 25
suid 15,0
)
)
)
*298 (CptPort
uid 4514,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4515,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,52625,142750,53375"
)
tg (CPTG
uid 4516,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4517,0
va (VaSet
)
xt "121000,52500,141000,53500"
st "s00_axi_aruser : (C_S00_AXI_ARUSER_WIDTH-1:0)"
ju 2
blo "141000,53300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_aruser"
t "std_logic_vector"
b "(C_S00_AXI_ARUSER_WIDTH-1 downto 0)"
o 26
suid 16,0
)
)
)
*299 (CptPort
uid 4518,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4519,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,53625,142750,54375"
)
tg (CPTG
uid 4520,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4521,0
va (VaSet
)
xt "134900,53500,141000,54500"
st "s00_axi_arvalid"
ju 2
blo "141000,54300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_arvalid"
t "std_logic"
o 27
suid 17,0
)
)
)
*300 (CptPort
uid 4522,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4523,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,25625,142750,26375"
)
tg (CPTG
uid 4524,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4525,0
va (VaSet
)
xt "121700,25500,141000,26500"
st "s00_axi_awaddr : (C_S00_AXI_ADDR_WIDTH-1:0)"
ju 2
blo "141000,26300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_awaddr"
t "std_logic_vector"
b "(C_S00_AXI_ADDR_WIDTH-1 downto 0)"
o 28
suid 18,0
)
)
)
*301 (CptPort
uid 4526,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4527,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,28625,142750,29375"
)
tg (CPTG
uid 4528,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4529,0
va (VaSet
)
xt "131900,28500,141000,29500"
st "s00_axi_awburst : (1:0)"
ju 2
blo "141000,29300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_awburst"
t "std_logic_vector"
b "(1 downto 0)"
o 29
suid 19,0
)
)
)
*302 (CptPort
uid 4530,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4531,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,30625,142750,31375"
)
tg (CPTG
uid 4532,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4533,0
va (VaSet
)
xt "131600,30500,141000,31500"
st "s00_axi_awcache : (3:0)"
ju 2
blo "141000,31300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_awcache"
t "std_logic_vector"
b "(3 downto 0)"
o 30
suid 20,0
)
)
)
*303 (CptPort
uid 4534,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4535,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,24625,142750,25375"
)
tg (CPTG
uid 4536,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4537,0
va (VaSet
)
xt "124500,24500,141000,25500"
st "s00_axi_awid : (C_S00_AXI_ID_WIDTH-1:0)"
ju 2
blo "141000,25300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_awid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
o 31
suid 21,0
)
)
)
*304 (CptPort
uid 4538,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4539,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,26625,142750,27375"
)
tg (CPTG
uid 4540,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4541,0
va (VaSet
)
xt "132600,26500,141000,27500"
st "s00_axi_awlen : (7:0)"
ju 2
blo "141000,27300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_awlen"
t "std_logic_vector"
b "(7 downto 0)"
o 32
suid 22,0
)
)
)
*305 (CptPort
uid 4542,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4543,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,29625,142750,30375"
)
tg (CPTG
uid 4544,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4545,0
va (VaSet
)
xt "134800,29500,141000,30500"
st "s00_axi_awlock"
ju 2
blo "141000,30300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_awlock"
t "std_logic"
o 33
suid 23,0
)
)
)
*306 (CptPort
uid 4546,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4547,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,31625,142750,32375"
)
tg (CPTG
uid 4548,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4549,0
va (VaSet
)
xt "132300,31500,141000,32500"
st "s00_axi_awprot : (2:0)"
ju 2
blo "141000,32300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_awprot"
t "std_logic_vector"
b "(2 downto 0)"
o 34
suid 24,0
)
)
)
*307 (CptPort
uid 4550,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4551,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,32625,142750,33375"
)
tg (CPTG
uid 4552,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4553,0
va (VaSet
)
xt "132400,32500,141000,33500"
st "s00_axi_awqos : (3:0)"
ju 2
blo "141000,33300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_awqos"
t "std_logic_vector"
b "(3 downto 0)"
o 35
suid 25,0
)
)
)
*308 (CptPort
uid 4554,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4555,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,67625,142750,68375"
)
tg (CPTG
uid 4556,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4557,0
va (VaSet
)
xt "134300,67500,141000,68500"
st "s00_axi_awready"
ju 2
blo "141000,68300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_awready"
t "std_logic"
o 2
suid 26,0
)
)
)
*309 (CptPort
uid 4558,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4559,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,33625,142750,34375"
)
tg (CPTG
uid 4560,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4561,0
va (VaSet
)
xt "131500,33500,141000,34500"
st "s00_axi_awregion : (3:0)"
ju 2
blo "141000,34300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_awregion"
t "std_logic_vector"
b "(3 downto 0)"
o 36
suid 27,0
)
)
)
*310 (CptPort
uid 4562,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4563,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,27625,142750,28375"
)
tg (CPTG
uid 4564,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4565,0
va (VaSet
)
xt "132200,27500,141000,28500"
st "s00_axi_awsize : (2:0)"
ju 2
blo "141000,28300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_awsize"
t "std_logic_vector"
b "(2 downto 0)"
o 37
suid 28,0
)
)
)
*311 (CptPort
uid 4566,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4567,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,34625,142750,35375"
)
tg (CPTG
uid 4568,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4569,0
va (VaSet
)
xt "120500,34500,141000,35500"
st "s00_axi_awuser : (C_S00_AXI_AWUSER_WIDTH-1:0)"
ju 2
blo "141000,35300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_awuser"
t "std_logic_vector"
b "(C_S00_AXI_AWUSER_WIDTH-1 downto 0)"
o 38
suid 29,0
)
)
)
*312 (CptPort
uid 4570,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4571,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,35625,142750,36375"
)
tg (CPTG
uid 4572,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4573,0
va (VaSet
)
xt "134600,35500,141000,36500"
st "s00_axi_awvalid"
ju 2
blo "141000,36300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_awvalid"
t "std_logic"
o 39
suid 30,0
)
)
)
*313 (CptPort
uid 4574,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4575,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,66625,142750,67375"
)
tg (CPTG
uid 4576,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4577,0
va (VaSet
)
xt "125100,66500,141000,67500"
st "s00_axi_bid : (C_S00_AXI_ID_WIDTH-1:0)"
ju 2
blo "141000,67300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_bid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
o 3
suid 31,0
)
)
)
*314 (CptPort
uid 4578,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4579,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,41625,142750,42375"
)
tg (CPTG
uid 4580,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4581,0
va (VaSet
)
xt "134900,41500,141000,42500"
st "s00_axi_bready"
ju 2
blo "141000,42300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_bready"
t "std_logic"
o 40
suid 32,0
)
)
)
*315 (CptPort
uid 4582,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4583,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,65625,142750,66375"
)
tg (CPTG
uid 4584,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4585,0
va (VaSet
)
xt "132700,65500,141000,66500"
st "s00_axi_bresp : (1:0)"
ju 2
blo "141000,66300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_bresp"
t "std_logic_vector"
b "(1 downto 0)"
o 4
suid 33,0
)
)
)
*316 (CptPort
uid 4586,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4587,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,64625,142750,65375"
)
tg (CPTG
uid 4588,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4589,0
va (VaSet
)
xt "121900,64500,141000,65500"
st "s00_axi_buser : (C_S00_AXI_BUSER_WIDTH-1:0)"
ju 2
blo "141000,65300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_buser"
t "std_logic_vector"
b "(C_S00_AXI_BUSER_WIDTH-1 downto 0)"
o 5
suid 34,0
)
)
)
*317 (CptPort
uid 4590,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4591,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,63625,142750,64375"
)
tg (CPTG
uid 4592,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4593,0
va (VaSet
)
xt "135200,63500,141000,64500"
st "s00_axi_bvalid"
ju 2
blo "141000,64300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_bvalid"
t "std_logic"
o 6
suid 35,0
)
)
)
*318 (CptPort
uid 4594,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4595,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,60625,142750,61375"
)
tg (CPTG
uid 4596,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4597,0
va (VaSet
)
xt "122700,60500,141000,61500"
st "s00_axi_rdata : (C_S00_AXI_DATA_WIDTH-1:0)"
ju 2
blo "141000,61300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_rdata"
t "std_logic_vector"
b "(C_S00_AXI_DATA_WIDTH-1 downto 0)"
o 7
suid 36,0
)
)
)
*319 (CptPort
uid 4598,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4599,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,61625,142750,62375"
)
tg (CPTG
uid 4600,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4601,0
va (VaSet
)
xt "125200,61500,141000,62500"
st "s00_axi_rid : (C_S00_AXI_ID_WIDTH-1:0)"
ju 2
blo "141000,62300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_rid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
o 8
suid 37,0
)
)
)
*320 (CptPort
uid 4602,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4603,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,58625,142750,59375"
)
tg (CPTG
uid 4604,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4605,0
va (VaSet
)
xt "135700,58500,141000,59500"
st "s00_axi_rlast"
ju 2
blo "141000,59300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_rlast"
t "std_logic"
o 9
suid 38,0
)
)
)
*321 (CptPort
uid 4606,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4607,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,54625,142750,55375"
)
tg (CPTG
uid 4608,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4609,0
va (VaSet
)
xt "135000,54500,141000,55500"
st "s00_axi_rready"
ju 2
blo "141000,55300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_rready"
t "std_logic"
o 41
suid 39,0
)
)
)
*322 (CptPort
uid 4610,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4611,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,59625,142750,60375"
)
tg (CPTG
uid 4612,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4613,0
va (VaSet
)
xt "132800,59500,141000,60500"
st "s00_axi_rresp : (1:0)"
ju 2
blo "141000,60300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_rresp"
t "std_logic_vector"
b "(1 downto 0)"
o 10
suid 40,0
)
)
)
*323 (CptPort
uid 4614,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4615,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,57625,142750,58375"
)
tg (CPTG
uid 4616,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4617,0
va (VaSet
)
xt "121900,57500,141000,58500"
st "s00_axi_ruser : (C_S00_AXI_RUSER_WIDTH-1:0)"
ju 2
blo "141000,58300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_ruser"
t "std_logic_vector"
b "(C_S00_AXI_RUSER_WIDTH-1 downto 0)"
o 11
suid 41,0
)
)
)
*324 (CptPort
uid 4618,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4619,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,56625,142750,57375"
)
tg (CPTG
uid 4620,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4621,0
va (VaSet
)
xt "135300,56500,141000,57500"
st "s00_axi_rvalid"
ju 2
blo "141000,57300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_rvalid"
t "std_logic"
o 12
suid 42,0
)
)
)
*325 (CptPort
uid 4622,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4623,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,36625,142750,37375"
)
tg (CPTG
uid 4624,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4625,0
va (VaSet
)
xt "122400,36500,141000,37500"
st "s00_axi_wdata : (C_S00_AXI_DATA_WIDTH-1:0)"
ju 2
blo "141000,37300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_wdata"
t "std_logic_vector"
b "(C_S00_AXI_DATA_WIDTH-1 downto 0)"
o 42
suid 43,0
)
)
)
*326 (CptPort
uid 4626,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4627,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,38625,142750,39375"
)
tg (CPTG
uid 4628,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4629,0
va (VaSet
)
xt "135400,38500,141000,39500"
st "s00_axi_wlast"
ju 2
blo "141000,39300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_wlast"
t "std_logic"
o 43
suid 44,0
)
)
)
*327 (CptPort
uid 4630,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4631,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,68625,142750,69375"
)
tg (CPTG
uid 4632,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4633,0
va (VaSet
)
xt "134700,68500,141000,69500"
st "s00_axi_wready"
ju 2
blo "141000,69300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "s00_axi_wready"
t "std_logic"
o 13
suid 45,0
)
)
)
*328 (CptPort
uid 4634,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4635,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,37625,142750,38375"
)
tg (CPTG
uid 4636,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4637,0
va (VaSet
)
xt "121300,37500,141000,38500"
st "s00_axi_wstrb : ((C_S00_AXI_DATA_WIDTH/8)-1:0)"
ju 2
blo "141000,38300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_wstrb"
t "std_logic_vector"
b "((C_S00_AXI_DATA_WIDTH/8)-1 downto 0)"
o 44
suid 46,0
)
)
)
*329 (CptPort
uid 4638,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4639,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,39625,142750,40375"
)
tg (CPTG
uid 4640,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4641,0
va (VaSet
)
xt "121400,39500,141000,40500"
st "s00_axi_wuser : (C_S00_AXI_WUSER_WIDTH-1:0)"
ju 2
blo "141000,40300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_wuser"
t "std_logic_vector"
b "(C_S00_AXI_WUSER_WIDTH-1 downto 0)"
o 45
suid 47,0
)
)
)
*330 (CptPort
uid 4642,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4643,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "142000,40625,142750,41375"
)
tg (CPTG
uid 4644,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4645,0
va (VaSet
)
xt "135000,40500,141000,41500"
st "s00_axi_wvalid"
ju 2
blo "141000,41300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "s00_axi_wvalid"
t "std_logic"
o 46
suid 48,0
)
)
)
]
shape (Rectangle
uid 4647,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "100000,21000,142000,81000"
)
oxt "15000,-20000,57000,40000"
ttg (MlTextGroup
uid 4648,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*331 (Text
uid 4649,0
va (VaSet
font "Arial,8,1"
)
xt "107200,31000,113800,32000"
st "axi_dma_bridge"
blo "107200,31800"
tm "BdLibraryNameMgr"
)
*332 (Text
uid 4650,0
va (VaSet
font "Arial,8,1"
)
xt "107200,32000,112600,33000"
st "test_axi_mst"
blo "107200,32800"
tm "CptNameMgr"
)
*333 (Text
uid 4651,0
va (VaSet
font "Arial,8,1"
)
xt "107200,33000,109000,34000"
st "U_1"
blo "107200,33800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4652,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4653,0
text (MLText
uid 4654,0
va (VaSet
font "Courier New,8,0"
)
xt "100000,7400,134000,21000"
st "C_S00_AXI_ADDR_WIDTH   = C_S00_AXI_ADDR_WIDTH      ( integer )  
C_S00_AXI_ARUSER_WIDTH = C_S00_AXI_ARUSER_WIDTH    ( integer )  
C_S00_AXI_AWUSER_WIDTH = C_S00_AXI_AWUSER_WIDTH    ( integer )  
C_S00_AXI_BUSER_WIDTH  = C_S00_AXI_BUSER_WIDTH     ( integer )  
C_S00_AXI_DATA_WIDTH   = C_S00_AXI_DATA_WIDTH      ( integer )  
-- Users to add parameters here

-- User parameters ends
-- Do not modify the parameters beyond this line


-- Parameters of Axi Slave Bus Interface S00_AXI
C_S00_AXI_ID_WIDTH     = C_S00_AXI_ID_WIDTH        ( integer )  
C_S00_AXI_RUSER_WIDTH  = C_S00_AXI_RUSER_WIDTH     ( integer )  
C_S00_AXI_WUSER_WIDTH  = C_S00_AXI_WUSER_WIDTH     ( integer )  
clk_period_g           = 10 ns                     ( time    )  
COMMANDS               = \"buscommands.txt\"         ( string  )  "
)
header ""
)
elements [
(GiElement
name "C_S00_AXI_ADDR_WIDTH"
type "integer"
value "C_S00_AXI_ADDR_WIDTH"
)
(GiElement
name "C_S00_AXI_ARUSER_WIDTH"
type "integer"
value "C_S00_AXI_ARUSER_WIDTH"
)
(GiElement
name "C_S00_AXI_AWUSER_WIDTH"
type "integer"
value "C_S00_AXI_AWUSER_WIDTH"
)
(GiElement
name "C_S00_AXI_BUSER_WIDTH"
type "integer"
value "C_S00_AXI_BUSER_WIDTH"
)
(GiElement
name "C_S00_AXI_DATA_WIDTH"
type "integer"
value "C_S00_AXI_DATA_WIDTH"
)
(GiElement
name "C_S00_AXI_ID_WIDTH"
type "integer"
value "C_S00_AXI_ID_WIDTH"
pr "-- Users to add parameters here

-- User parameters ends
-- Do not modify the parameters beyond this line


-- Parameters of Axi Slave Bus Interface S00_AXI"
apr 0
)
(GiElement
name "C_S00_AXI_RUSER_WIDTH"
type "integer"
value "C_S00_AXI_RUSER_WIDTH"
)
(GiElement
name "C_S00_AXI_WUSER_WIDTH"
type "integer"
value "C_S00_AXI_WUSER_WIDTH"
)
(GiElement
name "clk_period_g"
type "time"
value "10 ns"
)
(GiElement
name "COMMANDS"
type "string"
value "\"buscommands.txt\""
)
]
)
viewicon (ZoomableIcon
uid 4655,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "100250,79250,101750,80750"
iconName "StateMachineViewIcon.png"
iconMaskName "StateMachineViewIcon.msk"
ftype 3
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*334 (SaComponent
uid 4766,0
optionalChildren [
*335 (CptPort
uid 4776,0
optionalChildren [
*336 (FFT
pts [
"237750,13000"
"237000,13375"
"237000,12625"
]
uid 4780,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "237000,12625,237750,13375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 4777,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "236250,12625,237000,13375"
)
tg (CPTG
uid 4778,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4779,0
va (VaSet
font "arial,8,0"
)
xt "238000,12500,239400,13500"
st "clk"
blo "238000,13300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk"
t "std_logic"
o 1
)
)
)
*337 (CptPort
uid 4781,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4782,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "247000,9625,247750,10375"
)
tg (CPTG
uid 4783,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4784,0
va (VaSet
font "arial,8,0"
)
xt "244200,9500,246000,10500"
st "dout"
ju 2
blo "246000,10300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(n_dout_g-1 downto 0)"
o 4
)
)
)
*338 (CptPort
uid 4785,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4786,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "236250,9625,237000,10375"
)
tg (CPTG
uid 4787,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4788,0
va (VaSet
font "arial,8,0"
)
xt "238000,9500,240600,10500"
st "enable"
blo "238000,10300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "enable"
t "std_logic"
o 2
)
)
)
*339 (CptPort
uid 4789,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4790,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "236250,11625,237000,12375"
)
tg (CPTG
uid 4791,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4792,0
va (VaSet
font "arial,8,0"
)
xt "238000,11500,240100,12500"
st "reset"
blo "238000,12300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "reset"
t "std_logic"
o 3
)
)
)
*340 (CptPort
uid 4793,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4794,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "247000,10625,247750,11375"
)
tg (CPTG
uid 4795,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4796,0
va (VaSet
font "arial,8,0"
)
xt "243600,10500,246000,11500"
st "cnt_tc"
ju 2
blo "246000,11300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "cnt_tc"
t "std_logic"
o 5
)
)
)
]
shape (Rectangle
uid 4767,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "237000,9000,247000,15000"
)
oxt "15000,7000,25000,13000"
ttg (MlTextGroup
uid 4768,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*341 (Text
uid 4769,0
va (VaSet
font "arial,8,1"
)
xt "240900,11500,247500,12500"
st "axi_dma_bridge"
blo "240900,12300"
tm "BdLibraryNameMgr"
)
*342 (Text
uid 4770,0
va (VaSet
font "arial,8,1"
)
xt "240900,12500,246600,13500"
st "cnt_modulus"
blo "240900,13300"
tm "CptNameMgr"
)
*343 (Text
uid 4771,0
va (VaSet
font "arial,8,1"
)
xt "240900,13500,242700,14500"
st "U_2"
blo "240900,14300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4772,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4773,0
text (MLText
uid 4774,0
va (VaSet
font "Courier New,8,0"
)
xt "237000,7400,254000,9000"
st "n_dout_g = 8      ( integer )  
module_g = 256    ( integer )  "
)
header ""
)
elements [
(GiElement
name "n_dout_g"
type "integer"
value "8"
)
(GiElement
name "module_g"
type "integer"
value "256"
)
]
)
viewicon (ZoomableIcon
uid 4775,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "237250,13250,238750,14750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*344 (SaComponent
uid 4797,0
optionalChildren [
*345 (CptPort
uid 4807,0
optionalChildren [
*346 (FFT
pts [
"230750,44000"
"230000,44375"
"230000,43625"
]
uid 4811,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "230000,43625,230750,44375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 4808,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "229250,43625,230000,44375"
)
tg (CPTG
uid 4809,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4810,0
va (VaSet
font "arial,8,0"
)
xt "231000,43500,232400,44500"
st "clk"
blo "231000,44300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk"
t "std_logic"
o 1
)
)
)
*347 (CptPort
uid 4812,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4813,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "240000,40625,240750,41375"
)
tg (CPTG
uid 4814,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4815,0
va (VaSet
font "arial,8,0"
)
xt "237200,40500,239000,41500"
st "dout"
ju 2
blo "239000,41300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(n_dout_g-1 downto 0)"
o 4
)
)
)
*348 (CptPort
uid 4816,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4817,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "229250,40625,230000,41375"
)
tg (CPTG
uid 4818,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4819,0
va (VaSet
font "arial,8,0"
)
xt "231000,40500,233600,41500"
st "enable"
blo "231000,41300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "enable"
t "std_logic"
o 2
)
)
)
*349 (CptPort
uid 4820,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4821,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "229250,42625,230000,43375"
)
tg (CPTG
uid 4822,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4823,0
va (VaSet
font "arial,8,0"
)
xt "231000,42500,233100,43500"
st "reset"
blo "231000,43300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "reset"
t "std_logic"
o 3
)
)
)
*350 (CptPort
uid 4824,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4825,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "240000,41625,240750,42375"
)
tg (CPTG
uid 4826,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4827,0
va (VaSet
font "arial,8,0"
)
xt "236600,41500,239000,42500"
st "cnt_tc"
ju 2
blo "239000,42300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "cnt_tc"
t "std_logic"
o 5
)
)
)
]
shape (Rectangle
uid 4798,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "230000,40000,240000,46000"
)
oxt "15000,7000,25000,13000"
ttg (MlTextGroup
uid 4799,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*351 (Text
uid 4800,0
va (VaSet
font "arial,8,1"
)
xt "233900,42500,240500,43500"
st "axi_dma_bridge"
blo "233900,43300"
tm "BdLibraryNameMgr"
)
*352 (Text
uid 4801,0
va (VaSet
font "arial,8,1"
)
xt "233900,43500,239600,44500"
st "cnt_modulus"
blo "233900,44300"
tm "CptNameMgr"
)
*353 (Text
uid 4802,0
va (VaSet
font "arial,8,1"
)
xt "233900,44500,235700,45500"
st "U_3"
blo "233900,45300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4803,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4804,0
text (MLText
uid 4805,0
va (VaSet
font "Courier New,8,0"
)
xt "230000,38400,247000,40000"
st "n_dout_g = 9      ( integer )  
module_g = 400    ( integer )  "
)
header ""
)
elements [
(GiElement
name "n_dout_g"
type "integer"
value "9"
)
(GiElement
name "module_g"
type "integer"
value "400"
)
]
)
viewicon (ZoomableIcon
uid 4806,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "230250,44250,231750,45750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*354 (Net
uid 4864,0
lang 2
decl (Decl
n "hi"
t "std_logic"
o 95
suid 125,0
)
declText (MLText
uid 4865,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,99000,42500,99800"
st "signal hi                  : std_logic"
)
)
*355 (SaComponent
uid 4866,0
optionalChildren [
*356 (CptPort
uid 4876,0
optionalChildren [
*357 (FFT
pts [
"263750,31000"
"263000,31375"
"263000,30625"
]
uid 4880,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "263000,30625,263750,31375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 4877,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "262250,30625,263000,31375"
)
tg (CPTG
uid 4878,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4879,0
va (VaSet
font "arial,8,0"
)
xt "264000,30500,265400,31500"
st "clk"
blo "264000,31300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk"
t "std_logic"
o 1
)
)
)
*358 (CptPort
uid 4881,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4882,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "273000,27625,273750,28375"
)
tg (CPTG
uid 4883,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4884,0
va (VaSet
font "arial,8,0"
)
xt "270200,27500,272000,28500"
st "dout"
ju 2
blo "272000,28300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(n_dout_g-1 downto 0)"
o 4
)
)
)
*359 (CptPort
uid 4885,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4886,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "262250,27625,263000,28375"
)
tg (CPTG
uid 4887,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4888,0
va (VaSet
font "arial,8,0"
)
xt "264000,27500,266600,28500"
st "enable"
blo "264000,28300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "enable"
t "std_logic"
o 2
)
)
)
*360 (CptPort
uid 4889,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4890,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "262250,29625,263000,30375"
)
tg (CPTG
uid 4891,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4892,0
va (VaSet
font "arial,8,0"
)
xt "264000,29500,266100,30500"
st "reset"
blo "264000,30300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "reset"
t "std_logic"
o 3
)
)
)
*361 (CptPort
uid 4893,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4894,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "273000,28625,273750,29375"
)
tg (CPTG
uid 4895,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4896,0
va (VaSet
font "arial,8,0"
)
xt "269600,28500,272000,29500"
st "cnt_tc"
ju 2
blo "272000,29300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "cnt_tc"
t "std_logic"
o 5
)
)
)
]
shape (Rectangle
uid 4867,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "263000,27000,273000,33000"
)
oxt "15000,7000,25000,13000"
ttg (MlTextGroup
uid 4868,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*362 (Text
uid 4869,0
va (VaSet
font "arial,8,1"
)
xt "266900,30500,273500,31500"
st "axi_dma_bridge"
blo "266900,31300"
tm "BdLibraryNameMgr"
)
*363 (Text
uid 4870,0
va (VaSet
font "arial,8,1"
)
xt "266900,31500,272600,32500"
st "cnt_modulus"
blo "266900,32300"
tm "CptNameMgr"
)
*364 (Text
uid 4871,0
va (VaSet
font "arial,8,1"
)
xt "266900,32500,268700,33500"
st "U_4"
blo "266900,33300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4872,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4873,0
text (MLText
uid 4874,0
va (VaSet
font "Courier New,8,0"
)
xt "263000,25400,281000,27000"
st "n_dout_g = 16       ( integer )  
module_g = 2**16    ( integer )  "
)
header ""
)
elements [
(GiElement
name "n_dout_g"
type "integer"
value "16"
)
(GiElement
name "module_g"
type "integer"
value "2**16"
)
]
)
viewicon (ZoomableIcon
uid 4875,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "263250,31250,264750,32750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*365 (HdlText
uid 4897,0
optionalChildren [
*366 (EmbeddedText
uid 4903,0
commentText (CommentText
uid 4904,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 4905,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "284000,33000,307000,38000"
)
oxt "0,0,18000,5000"
text (MLText
uid 4906,0
va (VaSet
font "arial,8,0"
)
xt "284200,33200,307100,35200"
st "
fifo_wdata <= X\"12345678\" & (not testdata) & testdata;                                 
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 5000
visibleWidth 23000
)
)
)
]
shape (Rectangle
uid 4898,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "284000,25000,292000,33000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 4899,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*367 (Text
uid 4900,0
va (VaSet
font "arial,8,1"
)
xt "287150,27000,288850,28000"
st "eb4"
blo "287150,27800"
tm "HdlTextNameMgr"
)
*368 (Text
uid 4901,0
va (VaSet
font "arial,8,1"
)
xt "287150,28000,287950,29000"
st "4"
blo "287150,28800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 4902,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "284250,31250,285750,32750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*369 (Net
uid 4931,0
lang 2
decl (Decl
n "fifo_we"
t "std_logic"
o 96
suid 126,0
)
declText (MLText
uid 4932,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,98200,42500,99000"
st "signal fifo_we             : std_logic"
)
)
*370 (Net
uid 4933,0
lang 2
decl (Decl
n "testdata"
t "std_logic_vector"
b "(15 downto 0)"
o 97
suid 127,0
)
declText (MLText
uid 4934,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,152600,53000,153400"
st "signal testdata            : std_logic_vector(15 downto 0)"
)
)
*371 (Net
uid 5011,0
lang 2
decl (Decl
n "sync_i"
t "std_logic_vector"
b "(C_SYNC_WIDTH-1 downto 0)"
o 98
suid 128,0
)
declText (MLText
uid 5012,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,151000,59000,151800"
st "signal sync_i              : std_logic_vector(C_SYNC_WIDTH-1 downto 0)"
)
)
*372 (Net
uid 5019,0
lang 2
decl (Decl
n "sync_o"
t "std_logic_vector"
b "(C_SYNC_WIDTH-1 downto 0)"
o 99
suid 129,0
)
declText (MLText
uid 5020,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,151800,59000,152600"
st "signal sync_o              : std_logic_vector(C_SYNC_WIDTH-1 downto 0)"
)
)
*373 (Net
uid 5041,0
lang 2
decl (Decl
n "fifo_wdata"
t "std_logic_vector"
b "(63 downto 0)"
o 102
suid 132,0
)
declText (MLText
uid 5042,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,97400,53000,98200"
st "signal fifo_wdata          : std_logic_vector(63 downto 0)"
)
)
*374 (HdlText
uid 5081,0
optionalChildren [
*375 (EmbeddedText
uid 5087,0
commentText (CommentText
uid 5088,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 5089,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "263000,46000,272000,50000"
)
oxt "0,0,18000,5000"
text (MLText
uid 5090,0
va (VaSet
font "arial,8,0"
)
xt "263200,46200,272200,50200"
st "
-- constant logic values
hi <= '1';
lo <= '0';                                     
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4000
visibleWidth 9000
)
)
)
]
shape (Rectangle
uid 5082,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "263000,41000,272000,46000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 5083,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*376 (Text
uid 5084,0
va (VaSet
font "arial,8,1"
)
xt "264150,42000,271450,43000"
st "constant_values3"
blo "264150,42800"
tm "HdlTextNameMgr"
)
*377 (Text
uid 5085,0
va (VaSet
font "arial,8,1"
)
xt "264150,43000,265350,44000"
st "10"
blo "264150,43800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 5086,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "263250,44250,264750,45750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*378 (Net
uid 5107,0
decl (Decl
n "lo"
t "std_logic"
o 103
suid 134,0
)
declText (MLText
uid 5108,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,100600,42500,101400"
st "signal lo                  : std_logic"
)
)
*379 (SaComponent
uid 5143,0
optionalChildren [
*380 (CptPort
uid 5111,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5112,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "228250,67625,229000,68375"
)
tg (CPTG
uid 5113,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5114,0
va (VaSet
font "arial,8,0"
)
xt "230000,67500,233600,68500"
st "sbus_ack"
blo "230000,68300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sbus_ack"
t "std_logic"
o 1
suid 1,0
)
)
)
*381 (CptPort
uid 5115,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5116,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "228250,62625,229000,63375"
)
tg (CPTG
uid 5117,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5118,0
va (VaSet
font "arial,8,0"
)
xt "230000,62500,233900,63500"
st "sbus_addr"
blo "230000,63300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "sbus_addr"
t "std_logic_vector"
b "(15 downto 0)"
o 55
suid 2,0
)
)
)
*382 (CptPort
uid 5119,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5120,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "241000,62625,241750,63375"
)
tg (CPTG
uid 5121,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5122,0
va (VaSet
font "arial,8,0"
)
xt "237400,62500,240000,63500"
st "sbus_i"
ju 2
blo "240000,63300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sbus_i"
t "sbus_i_t"
o 56
suid 3,0
)
)
)
*383 (CptPort
uid 5123,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5124,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "241000,63625,241750,64375"
)
tg (CPTG
uid 5125,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5126,0
va (VaSet
font "arial,8,0"
)
xt "237200,63500,240000,64500"
st "sbus_o"
ju 2
blo "240000,64300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "sbus_o"
t "sbus_o_t"
o 57
suid 4,0
)
)
)
*384 (CptPort
uid 5127,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5128,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "228250,66625,229000,67375"
)
tg (CPTG
uid 5129,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5130,0
va (VaSet
font "arial,8,0"
)
xt "230000,66500,233100,67500"
st "sbus_rd"
blo "230000,67300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "sbus_rd"
t "std_logic"
o 2
suid 5,0
)
)
)
*385 (CptPort
uid 5131,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5132,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "228250,64625,229000,65375"
)
tg (CPTG
uid 5133,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5134,0
va (VaSet
font "arial,8,0"
)
xt "230000,64500,234500,65500"
st "sbus_rdata"
blo "230000,65300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sbus_rdata"
t "std_logic_vector"
b "(31 downto 0)"
o 58
suid 6,0
)
)
)
*386 (CptPort
uid 5135,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5136,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "228250,63625,229000,64375"
)
tg (CPTG
uid 5137,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5138,0
va (VaSet
font "arial,8,0"
)
xt "230000,63500,234800,64500"
st "sbus_wdata"
blo "230000,64300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "sbus_wdata"
t "std_logic_vector"
b "(31 downto 0)"
o 59
suid 7,0
)
)
)
*387 (CptPort
uid 5139,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5140,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "228250,65625,229000,66375"
)
tg (CPTG
uid 5141,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5142,0
va (VaSet
font "arial,8,0"
)
xt "230000,65500,233400,66500"
st "sbus_we"
blo "230000,66300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "sbus_we"
t "std_logic"
o 3
suid 8,0
)
)
)
]
shape (Rectangle
uid 5144,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "229000,61000,241000,70000"
)
oxt "15000,17000,27000,26000"
ttg (MlTextGroup
uid 5145,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*388 (Text
uid 5146,0
va (VaSet
font "arial,8,1"
)
xt "234600,66500,241200,67500"
st "axi_dma_bridge"
blo "234600,67300"
tm "BdLibraryNameMgr"
)
*389 (Text
uid 5147,0
va (VaSet
font "arial,8,1"
)
xt "234600,67500,238000,68500"
st "to_sbus"
blo "234600,68300"
tm "CptNameMgr"
)
*390 (Text
uid 5148,0
va (VaSet
font "arial,8,1"
)
xt "234600,68500,236400,69500"
st "U_5"
blo "234600,69300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5149,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5150,0
text (MLText
uid 5151,0
va (VaSet
font "Courier New,8,0"
)
xt "-1000,51800,-1000,51800"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 5152,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "229250,68250,230750,69750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*391 (Net
uid 5153,0
decl (Decl
n "sbus_addr"
t "std_logic_vector"
b "(15 downto 0)"
o 104
suid 135,0
)
declText (MLText
uid 5154,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,146200,53000,147000"
st "signal sbus_addr           : std_logic_vector(15 downto 0)"
)
)
*392 (Net
uid 5159,0
decl (Decl
n "sbus_wdata"
t "std_logic_vector"
b "(31 downto 0)"
o 105
suid 136,0
)
declText (MLText
uid 5160,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,149400,53000,150200"
st "signal sbus_wdata          : std_logic_vector(31 downto 0)"
)
)
*393 (Net
uid 5165,0
lang 2
decl (Decl
n "sbus_rdata"
t "std_logic_vector"
b "(31 downto 0)"
o 106
suid 137,0
)
declText (MLText
uid 5166,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,148600,53000,149400"
st "signal sbus_rdata          : std_logic_vector(31 downto 0)"
)
)
*394 (Net
uid 5171,0
decl (Decl
n "sbus_we"
t "std_logic"
o 107
suid 138,0
)
declText (MLText
uid 5172,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,150200,42500,151000"
st "signal sbus_we             : std_logic"
)
)
*395 (Net
uid 5177,0
decl (Decl
n "sbus_rd"
t "std_logic"
o 108
suid 139,0
)
declText (MLText
uid 5178,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,147800,42500,148600"
st "signal sbus_rd             : std_logic"
)
)
*396 (Net
uid 5183,0
lang 2
decl (Decl
n "sbus_ack"
t "std_logic"
o 109
suid 140,0
)
declText (MLText
uid 5184,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,145400,42500,146200"
st "signal sbus_ack            : std_logic"
)
)
*397 (SaComponent
uid 5209,0
optionalChildren [
*398 (CptPort
uid 5201,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5202,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "241000,72625,241750,73375"
)
tg (CPTG
uid 5203,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5204,0
va (VaSet
font "arial,8,0"
)
xt "235200,72500,240000,73500"
st "sbus_o_null"
ju 2
blo "240000,73300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sbus_o_null"
t "sbus_o_t"
o 1
)
)
)
*399 (CptPort
uid 5205,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5206,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "241000,73625,241750,74375"
)
tg (CPTG
uid 5207,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5208,0
va (VaSet
font "arial,8,0"
)
xt "235400,73500,240000,74500"
st "sbus_i_null"
ju 2
blo "240000,74300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sbus_i_null"
t "sbus_i_t"
o 2
)
)
)
]
shape (Rectangle
uid 5210,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "233000,72000,241000,75000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 5211,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*400 (Text
uid 5212,0
va (VaSet
font "arial,8,1"
)
xt "232700,75000,239300,76000"
st "axi_dma_bridge"
blo "232700,75800"
tm "BdLibraryNameMgr"
)
*401 (Text
uid 5213,0
va (VaSet
font "arial,8,1"
)
xt "232700,76000,240000,77000"
st "sbus_termination"
blo "232700,76800"
tm "CptNameMgr"
)
*402 (Text
uid 5214,0
va (VaSet
font "arial,8,1"
)
xt "232700,77000,234500,78000"
st "U_7"
blo "232700,77800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 5215,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 5216,0
text (MLText
uid 5217,0
va (VaSet
font "Courier New,8,0"
)
xt "237000,72000,237000,72000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 5218,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "233250,73250,234750,74750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*403 (Net
uid 5219,0
decl (Decl
n "sbus_o_null"
t "sbus_o_t"
o 110
suid 141,0
)
declText (MLText
uid 5220,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,147000,42000,147800"
st "signal sbus_o_null         : sbus_o_t"
)
)
*404 (Net
uid 5241,0
lang 2
decl (Decl
n "fifo_rd"
t "std_logic"
o 109
suid 143,0
)
declText (MLText
uid 5242,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,96600,42500,97400"
st "signal fifo_rd             : std_logic"
)
)
*405 (Net
uid 5838,0
lang 2
decl (Decl
n "dma_wr_request_size"
t "std_logic_vector"
b "(31  downto 0)"
o 110
suid 144,0
)
declText (MLText
uid 5839,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,95800,53500,96600"
st "signal dma_wr_request_size : std_logic_vector(31  downto 0)"
)
)
*406 (HdlText
uid 5846,0
optionalChildren [
*407 (EmbeddedText
uid 5852,0
commentText (CommentText
uid 5853,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 5854,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "236000,28000,249000,34000"
)
oxt "0,0,18000,5000"
text (MLText
uid 5855,0
va (VaSet
font "arial,8,0"
)
xt "236200,28200,249200,33200"
st "
dma_wr_request_size <= (others => '0');
hi4 <= (others => '1');
reset <= not s00_axi_aresetn;                          
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 6000
visibleWidth 13000
)
)
)
]
shape (Rectangle
uid 5847,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "228000,28000,236000,33000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 5848,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*408 (Text
uid 5849,0
va (VaSet
font "arial,8,1"
)
xt "231150,30000,232850,31000"
st "eb5"
blo "231150,30800"
tm "HdlTextNameMgr"
)
*409 (Text
uid 5850,0
va (VaSet
font "arial,8,1"
)
xt "231150,31000,231950,32000"
st "5"
blo "231150,31800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 5851,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "228250,31250,229750,32750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*410 (Net
uid 5856,0
lang 2
decl (Decl
n "hi4"
t "std_logic_vector"
b "(3 downto 0)"
o 95
suid 145,0
)
declText (MLText
uid 5857,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,99800,52500,100600"
st "signal hi4                 : std_logic_vector(3 downto 0)"
)
)
*411 (Net
uid 5866,0
lang 2
decl (Decl
n "lo32"
t "std_logic_vector"
b "(31 downto 0)"
o 95
suid 146,0
)
declText (MLText
uid 5867,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,101400,53000,102200"
st "signal lo32                : std_logic_vector(31 downto 0)"
)
)
*412 (Wire
uid 1595,0
shape (OrthoPolyLine
uid 1596,0
va (VaSet
vasetType 3
)
xt "261000,59000,265250,59000"
pts [
"265250,59000"
"261000,59000"
]
)
end &16
sat 16
eat 2
st 0
sf 1
si 0
tg (WTG
uid 1601,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1602,0
va (VaSet
)
xt "262000,58000,264100,59000"
st "reset"
blo "262000,58800"
tm "WireNameMgr"
)
)
on &61
)
*413 (Wire
uid 1631,0
shape (OrthoPolyLine
uid 1632,0
va (VaSet
vasetType 3
)
xt "261000,60000,265250,60000"
pts [
"265250,60000"
"261000,60000"
]
)
end &16
sat 16
eat 2
st 0
sf 1
si 0
tg (WTG
uid 1637,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1638,0
va (VaSet
)
xt "262000,59000,263300,60000"
st "clk"
blo "262000,59800"
tm "WireNameMgr"
)
)
on &62
)
*414 (Wire
uid 1765,0
shape (OrthoPolyLine
uid 1766,0
va (VaSet
vasetType 3
)
xt "244000,60000,253000,60000"
pts [
"253000,60000"
"244000,60000"
]
)
start &16
sat 1
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1771,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1772,0
va (VaSet
)
xt "246000,59000,252200,60000"
st "s00_axi_aresetn"
blo "246000,59800"
tm "WireNameMgr"
)
)
on &80
)
*415 (Wire
uid 1789,0
shape (OrthoPolyLine
uid 1790,0
va (VaSet
vasetType 3
)
xt "244000,59000,253000,59000"
pts [
"253000,59000"
"244000,59000"
]
)
start &16
sat 1
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1795,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1796,0
va (VaSet
)
xt "246000,58000,251000,59000"
st "s00_axi_aclk"
blo "246000,58800"
tm "WireNameMgr"
)
)
on &73
)
*416 (Wire
uid 1815,0
shape (OrthoPolyLine
uid 1816,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "140750,110000,167250,110000"
pts [
"167250,110000"
"140750,110000"
]
)
start &156
end &272
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1817,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1818,0
va (VaSet
font "arial,8,0"
)
xt "146000,109000,166600,110000"
st "M00_AXI_WSTRB : (C_M00_AXI_DATA_WIDTH/8-1:0)"
blo "146000,109800"
tm "WireNameMgr"
)
)
on &33
)
*417 (Wire
uid 1819,0
shape (OrthoPolyLine
uid 1820,0
va (VaSet
vasetType 3
)
xt "140750,114000,167250,114000"
pts [
"167250,114000"
"140750,114000"
]
)
start &142
end &258
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1821,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1822,0
va (VaSet
font "arial,8,0"
)
xt "158250,113000,165750,114000"
st "M00_AXI_BREADY"
blo "158250,113800"
tm "WireNameMgr"
)
)
on &21
)
*418 (Wire
uid 1823,0
shape (OrthoPolyLine
uid 1824,0
va (VaSet
vasetType 3
)
xt "140750,151000,167250,151000"
pts [
"167250,151000"
"140750,151000"
]
)
start &155
end &271
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1825,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1826,0
va (VaSet
font "arial,8,0"
)
xt "158250,150000,165950,151000"
st "M00_AXI_WREADY"
blo "158250,150800"
tm "WireNameMgr"
)
)
on &27
)
*419 (Wire
uid 1827,0
shape (OrthoPolyLine
uid 1828,0
va (VaSet
vasetType 3
)
xt "140750,147000,167250,147000"
pts [
"167250,147000"
"140750,147000"
]
)
start &148
end &264
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1829,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1830,0
va (VaSet
font "arial,8,0"
)
xt "159250,146000,166050,147000"
st "M00_AXI_RLAST"
blo "159250,146800"
tm "WireNameMgr"
)
)
on &26
)
*420 (Wire
uid 1831,0
shape (OrthoPolyLine
uid 1832,0
va (VaSet
vasetType 3
)
xt "140750,120000,167250,120000"
pts [
"167250,120000"
"140750,120000"
]
)
start &134
end &250
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1833,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1834,0
va (VaSet
font "arial,8,0"
)
xt "158250,119000,165850,120000"
st "M00_AXI_AWLOCK"
blo "158250,119800"
tm "WireNameMgr"
)
)
on &59
)
*421 (Wire
uid 1835,0
shape (OrthoPolyLine
uid 1836,0
va (VaSet
vasetType 3
)
xt "140750,144000,167250,144000"
pts [
"167250,144000"
"140750,144000"
]
)
start &145
end &261
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1837,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1838,0
va (VaSet
font "arial,8,0"
)
xt "159250,143000,166250,144000"
st "M00_AXI_BVALID"
blo "159250,143800"
tm "WireNameMgr"
)
)
on &31
)
*422 (Wire
uid 1839,0
shape (OrthoPolyLine
uid 1840,0
va (VaSet
vasetType 3
)
xt "140750,108000,167250,108000"
pts [
"167250,108000"
"140750,108000"
]
)
start &158
end &274
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1841,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1842,0
va (VaSet
font "arial,8,0"
)
xt "159250,107000,166450,108000"
st "M00_AXI_WVALID"
blo "159250,107800"
tm "WireNameMgr"
)
)
on &20
)
*423 (Wire
uid 1843,0
shape (OrthoPolyLine
uid 1844,0
va (VaSet
vasetType 3
)
xt "140750,113000,167250,113000"
pts [
"167250,113000"
"140750,113000"
]
)
start &149
end &265
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1845,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1846,0
va (VaSet
font "arial,8,0"
)
xt "158250,112000,165850,113000"
st "M00_AXI_RREADY"
blo "158250,112800"
tm "WireNameMgr"
)
)
on &57
)
*424 (Wire
uid 1847,0
shape (OrthoPolyLine
uid 1848,0
va (VaSet
vasetType 3
)
xt "140750,126000,167250,126000"
pts [
"167250,126000"
"140750,126000"
]
)
start &128
end &244
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1849,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1850,0
va (VaSet
font "arial,8,0"
)
xt "158250,125000,165850,126000"
st "M00_AXI_ARVALID"
blo "158250,125800"
tm "WireNameMgr"
)
)
on &47
)
*425 (Wire
uid 1851,0
shape (OrthoPolyLine
uid 1852,0
va (VaSet
vasetType 3
)
xt "140750,131000,167250,131000"
pts [
"167250,131000"
"140750,131000"
]
)
start &122
end &238
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1853,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1854,0
va (VaSet
font "arial,8,0"
)
xt "158250,130000,165750,131000"
st "M00_AXI_ARLOCK"
blo "158250,130800"
tm "WireNameMgr"
)
)
on &22
)
*426 (Wire
uid 1855,0
shape (OrthoPolyLine
uid 1856,0
va (VaSet
vasetType 3
)
xt "140750,111000,167250,111000"
pts [
"167250,111000"
"140750,111000"
]
)
start &154
end &270
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1857,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1858,0
va (VaSet
font "arial,8,0"
)
xt "159250,110000,166150,111000"
st "M00_AXI_WLAST"
blo "159250,110800"
tm "WireNameMgr"
)
)
on &60
)
*427 (Wire
uid 1859,0
shape (OrthoPolyLine
uid 1860,0
va (VaSet
vasetType 3
)
xt "140750,115000,167250,115000"
pts [
"167250,115000"
"140750,115000"
]
)
start &140
end &256
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1861,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1862,0
va (VaSet
font "arial,8,0"
)
xt "158250,114000,165950,115000"
st "M00_AXI_AWVALID"
blo "158250,114800"
tm "WireNameMgr"
)
)
on &30
)
*428 (Wire
uid 1863,0
shape (OrthoPolyLine
uid 1864,0
va (VaSet
vasetType 3
)
xt "140750,139000,167250,139000"
pts [
"167250,139000"
"140750,139000"
]
)
start &125
end &241
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1865,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1866,0
va (VaSet
font "arial,8,0"
)
xt "158250,138000,166350,139000"
st "M00_AXI_ARREADY"
blo "158250,138800"
tm "WireNameMgr"
)
)
on &23
)
*429 (Wire
uid 1867,0
shape (OrthoPolyLine
uid 1868,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "140750,109000,167250,109000"
pts [
"167250,109000"
"140750,109000"
]
)
start &157
end &273
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1869,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1870,0
va (VaSet
font "arial,8,0"
)
xt "146000,108000,166900,109000"
st "M00_AXI_WUSER : (C_M00_AXI_WUSER_WIDTH-1:0)"
blo "146000,108800"
tm "WireNameMgr"
)
)
on &32
)
*430 (Wire
uid 1871,0
shape (OrthoPolyLine
uid 1872,0
va (VaSet
vasetType 3
)
xt "140750,150000,167250,150000"
pts [
"167250,150000"
"140750,150000"
]
)
start &152
end &268
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1873,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1874,0
va (VaSet
font "arial,8,0"
)
xt "159250,149000,166350,150000"
st "M00_AXI_RVALID"
blo "159250,149800"
tm "WireNameMgr"
)
)
on &25
)
*431 (Wire
uid 1875,0
shape (OrthoPolyLine
uid 1876,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "140750,125000,167250,125000"
pts [
"167250,125000"
"140750,125000"
]
)
start &129
end &245
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1877,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1878,0
va (VaSet
font "arial,8,0"
)
xt "145000,124000,165900,125000"
st "M00_AXI_AWADDR : (C_M00_AXI_ADDR_WIDTH-1:0)"
blo "145000,124800"
tm "WireNameMgr"
)
)
on &52
)
*432 (Wire
uid 1879,0
shape (OrthoPolyLine
uid 1880,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "140750,124000,167250,124000"
pts [
"167250,124000"
"140750,124000"
]
)
start &130
end &246
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1881,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1882,0
va (VaSet
font "arial,8,0"
)
xt "155250,123000,166050,124000"
st "M00_AXI_AWBURST : (1:0)"
blo "155250,123800"
tm "WireNameMgr"
)
)
on &34
)
*433 (Wire
uid 1883,0
shape (OrthoPolyLine
uid 1884,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "140750,127000,167250,127000"
pts [
"167250,127000"
"140750,127000"
]
)
start &127
end &243
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1885,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1886,0
va (VaSet
font "arial,8,0"
)
xt "144000,126000,165700,127000"
st "M00_AXI_ARUSER : (C_M00_AXI_ARUSER_WIDTH-1:0)"
blo "144000,126800"
tm "WireNameMgr"
)
)
on &35
)
*434 (Wire
uid 1887,0
shape (OrthoPolyLine
uid 1888,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "140750,121000,167250,121000"
pts [
"167250,121000"
"140750,121000"
]
)
start &133
end &249
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1889,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1890,0
va (VaSet
font "arial,8,0"
)
xt "156250,120000,165850,121000"
st "M00_AXI_AWLEN : (7:0)"
blo "156250,120800"
tm "WireNameMgr"
)
)
on &56
)
*435 (Wire
uid 1891,0
shape (OrthoPolyLine
uid 1892,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "140750,122000,167250,122000"
pts [
"167250,122000"
"140750,122000"
]
)
start &132
end &248
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1893,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1894,0
va (VaSet
font "arial,8,0"
)
xt "149000,121000,166500,122000"
st "M00_AXI_AWID : (C_M00_AXI_ID_WIDTH-1:0)"
blo "149000,121800"
tm "WireNameMgr"
)
)
on &39
)
*436 (Wire
uid 1895,0
shape (OrthoPolyLine
uid 1896,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "140750,123000,167250,123000"
pts [
"167250,123000"
"140750,123000"
]
)
start &131
end &247
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1897,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1898,0
va (VaSet
font "arial,8,0"
)
xt "155250,122000,166150,123000"
st "M00_AXI_AWCACHE : (3:0)"
blo "155250,122800"
tm "WireNameMgr"
)
)
on &46
)
*437 (Wire
uid 1899,0
shape (OrthoPolyLine
uid 1900,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "140750,119000,167250,119000"
pts [
"167250,119000"
"140750,119000"
]
)
start &135
end &251
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1901,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1902,0
va (VaSet
font "arial,8,0"
)
xt "156250,118000,166550,119000"
st "M00_AXI_AWPROT : (2:0)"
blo "156250,118800"
tm "WireNameMgr"
)
)
on &55
)
*438 (Wire
uid 1903,0
shape (OrthoPolyLine
uid 1904,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "140750,128000,167250,128000"
pts [
"167250,128000"
"140750,128000"
]
)
start &126
end &242
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1905,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1906,0
va (VaSet
font "arial,8,0"
)
xt "156250,127000,165950,128000"
st "M00_AXI_ARSIZE : (2:0)"
blo "156250,127800"
tm "WireNameMgr"
)
)
on &42
)
*439 (Wire
uid 1907,0
shape (OrthoPolyLine
uid 1908,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "140750,117000,167250,117000"
pts [
"167250,117000"
"140750,117000"
]
)
start &138
end &254
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1909,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1910,0
va (VaSet
font "arial,8,0"
)
xt "156250,116000,166050,117000"
st "M00_AXI_AWSIZE : (2:0)"
blo "156250,116800"
tm "WireNameMgr"
)
)
on &40
)
*440 (Wire
uid 1911,0
shape (OrthoPolyLine
uid 1912,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "140750,116000,167250,116000"
pts [
"167250,116000"
"140750,116000"
]
)
start &139
end &255
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1913,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1914,0
va (VaSet
font "arial,8,0"
)
xt "144000,115000,165900,116000"
st "M00_AXI_AWUSER : (C_M00_AXI_AWUSER_WIDTH-1:0)"
blo "144000,115800"
tm "WireNameMgr"
)
)
on &54
)
*441 (Wire
uid 1915,0
shape (OrthoPolyLine
uid 1916,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "140750,118000,167250,118000"
pts [
"167250,118000"
"140750,118000"
]
)
start &136
end &252
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1917,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1918,0
va (VaSet
font "arial,8,0"
)
xt "156250,117000,166050,118000"
st "M00_AXI_AWQOS : (3:0)"
blo "156250,117800"
tm "WireNameMgr"
)
)
on &36
)
*442 (Wire
uid 1919,0
shape (OrthoPolyLine
uid 1920,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "140750,112000,167250,112000"
pts [
"167250,112000"
"140750,112000"
]
)
start &153
end &269
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1921,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1922,0
va (VaSet
font "arial,8,0"
)
xt "146000,111000,166000,112000"
st "M00_AXI_WDATA : (C_M00_AXI_DATA_WIDTH-1:0)"
blo "146000,111800"
tm "WireNameMgr"
)
)
on &53
)
*443 (Wire
uid 1923,0
shape (OrthoPolyLine
uid 1924,0
va (VaSet
vasetType 3
)
xt "95000,109000,105250,109000"
pts [
"95000,109000"
"105250,109000"
]
)
end &279
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1927,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1928,0
va (VaSet
font "arial,8,0"
)
xt "97000,108000,100300,109000"
st "save2file"
blo "97000,108800"
tm "WireNameMgr"
)
)
on &110
)
*444 (Wire
uid 1929,0
shape (OrthoPolyLine
uid 1930,0
va (VaSet
vasetType 3
)
xt "95000,110000,105250,110000"
pts [
"95000,110000"
"105250,110000"
]
)
end &280
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1933,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1934,0
va (VaSet
font "arial,8,0"
)
xt "97000,109000,100800,110000"
st "load2mem"
blo "97000,109800"
tm "WireNameMgr"
)
)
on &111
)
*445 (Wire
uid 1935,0
shape (OrthoPolyLine
uid 1936,0
va (VaSet
vasetType 3
)
xt "94000,112000,105250,112000"
pts [
"105250,112000"
"94000,112000"
]
)
start &275
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1939,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1940,0
va (VaSet
)
xt "96000,111000,101000,112000"
st "s00_axi_aclk"
blo "96000,111800"
tm "WireNameMgr"
)
)
on &73
)
*446 (Wire
uid 1941,0
shape (OrthoPolyLine
uid 1942,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "140750,129000,167250,129000"
pts [
"167250,129000"
"140750,129000"
]
)
start &124
end &240
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1943,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1944,0
va (VaSet
font "arial,8,0"
)
xt "156250,128000,165950,129000"
st "M00_AXI_ARQOS : (3:0)"
blo "156250,128800"
tm "WireNameMgr"
)
)
on &38
)
*447 (Wire
uid 1945,0
shape (OrthoPolyLine
uid 1946,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "140750,106000,149000,106000"
pts [
"149000,106000"
"140750,106000"
]
)
end &277
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1949,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1950,0
va (VaSet
font "arial,8,0"
)
xt "141000,105000,148500,106000"
st "S_AXI_ARREGION"
blo "141000,105800"
tm "WireNameMgr"
)
)
on &69
)
*448 (Wire
uid 1951,0
shape (OrthoPolyLine
uid 1952,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "140750,141000,167250,141000"
pts [
"167250,141000"
"140750,141000"
]
)
start &141
end &257
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1953,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1954,0
va (VaSet
font "arial,8,0"
)
xt "149000,140000,165800,141000"
st "M00_AXI_BID : (C_M00_AXI_ID_WIDTH-1:0)"
blo "149000,140800"
tm "WireNameMgr"
)
)
on &50
)
*449 (Wire
uid 1955,0
shape (OrthoPolyLine
uid 1956,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "140750,132000,167250,132000"
pts [
"167250,132000"
"140750,132000"
]
)
start &121
end &237
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1957,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1958,0
va (VaSet
font "arial,8,0"
)
xt "156250,131000,165750,132000"
st "M00_AXI_ARLEN : (7:0)"
blo "156250,131800"
tm "WireNameMgr"
)
)
on &58
)
*450 (Wire
uid 1959,0
shape (OrthoPolyLine
uid 1960,0
va (VaSet
vasetType 3
)
xt "94000,113000,105250,113000"
pts [
"105250,113000"
"94000,113000"
]
)
start &276
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1963,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1964,0
va (VaSet
)
xt "96000,112000,102200,113000"
st "s00_axi_aresetn"
blo "96000,112800"
tm "WireNameMgr"
)
)
on &80
)
*451 (Wire
uid 1965,0
shape (OrthoPolyLine
uid 1966,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "142750,25000,167250,25000"
pts [
"142750,25000"
"167250,25000"
]
)
start &303
end &177
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1967,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1968,0
va (VaSet
font "arial,8,0"
)
xt "144750,24000,160950,25000"
st "s00_axi_awid : (C_S00_AXI_ID_WIDTH-1:0)"
blo "144750,24800"
tm "WireNameMgr"
)
)
on &79
)
*452 (Wire
uid 1969,0
shape (OrthoPolyLine
uid 1970,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "140750,142000,167250,142000"
pts [
"167250,142000"
"140750,142000"
]
)
start &143
end &259
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1971,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1972,0
va (VaSet
font "arial,8,0"
)
xt "156250,141000,165750,142000"
st "M00_AXI_BRESP : (1:0)"
blo "156250,141800"
tm "WireNameMgr"
)
)
on &49
)
*453 (Wire
uid 1973,0
shape (OrthoPolyLine
uid 1974,0
va (VaSet
vasetType 3
)
xt "153000,93000,167250,93000"
pts [
"167250,93000"
"153000,93000"
]
)
start &119
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1977,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1978,0
va (VaSet
)
xt "155000,92000,161200,93000"
st "s00_axi_aresetn"
blo "155000,92800"
tm "WireNameMgr"
)
)
on &80
)
*454 (Wire
uid 1979,0
shape (OrthoPolyLine
uid 1980,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "140750,145000,167250,145000"
pts [
"167250,145000"
"140750,145000"
]
)
start &146
end &262
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1981,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1982,0
va (VaSet
font "arial,8,0"
)
xt "146000,144000,165900,145000"
st "M00_AXI_RDATA : (C_M00_AXI_DATA_WIDTH-1:0)"
blo "146000,144800"
tm "WireNameMgr"
)
)
on &44
)
*455 (Wire
uid 1983,0
shape (OrthoPolyLine
uid 1984,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "140750,107000,149000,107000"
pts [
"149000,107000"
"140750,107000"
]
)
end &278
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 1987,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1988,0
va (VaSet
font "arial,8,0"
)
xt "141000,106000,148600,107000"
st "S_AXI_AWREGION"
blo "141000,106800"
tm "WireNameMgr"
)
)
on &81
)
*456 (Wire
uid 1989,0
shape (OrthoPolyLine
uid 1990,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "142750,35000,167250,35000"
pts [
"142750,35000"
"167250,35000"
]
)
start &311
end &185
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1991,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1992,0
va (VaSet
font "arial,8,0"
)
xt "144750,34000,164850,35000"
st "s00_axi_awuser : (C_S00_AXI_AWUSER_WIDTH-1:0)"
blo "144750,34800"
tm "WireNameMgr"
)
)
on &86
)
*457 (Wire
uid 1993,0
shape (OrthoPolyLine
uid 1994,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "140750,149000,167250,149000"
pts [
"167250,149000"
"140750,149000"
]
)
start &151
end &267
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1995,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1996,0
va (VaSet
font "arial,8,0"
)
xt "145000,148000,165700,149000"
st "M00_AXI_RUSER : (C_M00_AXI_RUSER_WIDTH-1:0)"
blo "145000,148800"
tm "WireNameMgr"
)
)
on &90
)
*458 (Wire
uid 1997,0
shape (OrthoPolyLine
uid 1998,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "142750,37000,167250,37000"
pts [
"142750,37000"
"167250,37000"
]
)
start &325
end &199
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 1999,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2000,0
va (VaSet
font "arial,8,0"
)
xt "144750,36000,163050,37000"
st "s00_axi_wdata : (C_S00_AXI_DATA_WIDTH-1:0)"
blo "144750,36800"
tm "WireNameMgr"
)
)
on &72
)
*459 (Wire
uid 2001,0
shape (OrthoPolyLine
uid 2002,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "140750,148000,167250,148000"
pts [
"167250,148000"
"140750,148000"
]
)
start &150
end &266
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 2003,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2004,0
va (VaSet
font "arial,8,0"
)
xt "156250,147000,165850,148000"
st "M00_AXI_RRESP : (1:0)"
blo "156250,147800"
tm "WireNameMgr"
)
)
on &41
)
*460 (Wire
uid 2005,0
shape (OrthoPolyLine
uid 2006,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "142750,32000,167250,32000"
pts [
"142750,32000"
"167250,32000"
]
)
start &306
end &180
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 2007,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2008,0
va (VaSet
font "arial,8,0"
)
xt "144750,31000,153250,32000"
st "s00_axi_awprot : (2:0)"
blo "144750,31800"
tm "WireNameMgr"
)
)
on &105
)
*461 (Wire
uid 2009,0
shape (OrthoPolyLine
uid 2010,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "140750,134000,167250,134000"
pts [
"167250,134000"
"140750,134000"
]
)
start &118
end &235
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 2011,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2012,0
va (VaSet
font "arial,8,0"
)
xt "155250,133000,166050,134000"
st "M00_AXI_ARCACHE : (3:0)"
blo "155250,133800"
tm "WireNameMgr"
)
)
on &24
)
*462 (Wire
uid 2013,0
shape (OrthoPolyLine
uid 2014,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "142750,47000,167250,47000"
pts [
"142750,47000"
"167250,47000"
]
)
start &287
end &161
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 2015,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2016,0
va (VaSet
font "arial,8,0"
)
xt "144750,46000,153450,47000"
st "s00_axi_arburst : (1:0)"
blo "144750,46800"
tm "WireNameMgr"
)
)
on &109
)
*463 (Wire
uid 2017,0
shape (OrthoPolyLine
uid 2018,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "142750,26000,167250,26000"
pts [
"142750,26000"
"167250,26000"
]
)
start &300
end &174
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 2019,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2020,0
va (VaSet
font "arial,8,0"
)
xt "144750,25000,163750,26000"
st "s00_axi_awaddr : (C_S00_AXI_ADDR_WIDTH-1:0)"
blo "144750,25800"
tm "WireNameMgr"
)
)
on &107
)
*464 (Wire
uid 2021,0
shape (OrthoPolyLine
uid 2022,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "140750,146000,167250,146000"
pts [
"167250,146000"
"140750,146000"
]
)
start &147
end &263
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 2023,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2024,0
va (VaSet
font "arial,8,0"
)
xt "150000,145000,166900,146000"
st "M00_AXI_RID : (C_M00_AXI_ID_WIDTH-1:0)"
blo "150000,145800"
tm "WireNameMgr"
)
)
on &43
)
*465 (Wire
uid 2025,0
shape (OrthoPolyLine
uid 2026,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "142750,50000,167250,50000"
pts [
"142750,50000"
"167250,50000"
]
)
start &293
end &167
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 2027,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2028,0
va (VaSet
font "arial,8,0"
)
xt "144750,49000,153050,50000"
st "s00_axi_arprot : (2:0)"
blo "144750,49800"
tm "WireNameMgr"
)
)
on &75
)
*466 (Wire
uid 2029,0
shape (OrthoPolyLine
uid 2030,0
va (VaSet
vasetType 3
)
xt "153000,91000,167250,91000"
pts [
"167250,91000"
"153000,91000"
]
)
start &115
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 2033,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2034,0
va (VaSet
)
xt "155000,90000,160000,91000"
st "s00_axi_aclk"
blo "155000,90800"
tm "WireNameMgr"
)
)
on &73
)
*467 (Wire
uid 2035,0
shape (OrthoPolyLine
uid 2036,0
va (VaSet
vasetType 3
)
xt "142750,23000,167250,23000"
pts [
"142750,23000"
"167250,23000"
]
)
start &285
end &159
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 2037,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2038,0
va (VaSet
font "arial,8,0"
)
xt "144750,22000,149750,23000"
st "s00_axi_aclk"
blo "144750,22800"
tm "WireNameMgr"
)
)
on &73
)
*468 (Wire
uid 2039,0
shape (OrthoPolyLine
uid 2040,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "140750,133000,167250,133000"
pts [
"167250,133000"
"140750,133000"
]
)
start &120
end &236
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 2041,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2042,0
va (VaSet
font "arial,8,0"
)
xt "149000,132000,166400,133000"
st "M00_AXI_ARID : (C_M00_AXI_ID_WIDTH-1:0)"
blo "149000,132800"
tm "WireNameMgr"
)
)
on &29
)
*469 (Wire
uid 2043,0
shape (OrthoPolyLine
uid 2044,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "140750,130000,167250,130000"
pts [
"167250,130000"
"140750,130000"
]
)
start &123
end &239
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 2045,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2046,0
va (VaSet
font "arial,8,0"
)
xt "156250,129000,166450,130000"
st "M00_AXI_ARPROT : (2:0)"
blo "156250,129800"
tm "WireNameMgr"
)
)
on &48
)
*470 (Wire
uid 2047,0
shape (OrthoPolyLine
uid 2048,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "142750,27000,167250,27000"
pts [
"142750,27000"
"167250,27000"
]
)
start &304
end &178
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 2049,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2050,0
va (VaSet
font "arial,8,0"
)
xt "144750,26000,152950,27000"
st "s00_axi_awlen : (7:0)"
blo "144750,26800"
tm "WireNameMgr"
)
)
on &64
)
*471 (Wire
uid 2051,0
shape (OrthoPolyLine
uid 2052,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "140750,143000,167250,143000"
pts [
"167250,143000"
"140750,143000"
]
)
start &144
end &260
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 2053,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2054,0
va (VaSet
font "arial,8,0"
)
xt "144000,142000,164500,143000"
st "M00_AXI_BUSER : (C_M00_AXI_BUSER_WIDTH-1:0)"
blo "144000,142800"
tm "WireNameMgr"
)
)
on &45
)
*472 (Wire
uid 2055,0
shape (OrthoPolyLine
uid 2056,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "142750,28000,167250,28000"
pts [
"142750,28000"
"167250,28000"
]
)
start &310
end &184
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 2057,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2058,0
va (VaSet
font "arial,8,0"
)
xt "144750,27000,153350,28000"
st "s00_axi_awsize : (2:0)"
blo "144750,27800"
tm "WireNameMgr"
)
)
on &85
)
*473 (Wire
uid 2059,0
shape (OrthoPolyLine
uid 2060,0
va (VaSet
vasetType 3
)
xt "140750,140000,167250,140000"
pts [
"167250,140000"
"140750,140000"
]
)
start &137
end &253
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 2061,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2062,0
va (VaSet
font "arial,8,0"
)
xt "158250,139000,166450,140000"
st "M00_AXI_AWREADY"
blo "158250,139800"
tm "WireNameMgr"
)
)
on &51
)
*474 (Wire
uid 2063,0
shape (OrthoPolyLine
uid 2064,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "142750,49000,167250,49000"
pts [
"142750,49000"
"167250,49000"
]
)
start &288
end &162
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 2065,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2066,0
va (VaSet
font "arial,8,0"
)
xt "144750,48000,153750,49000"
st "s00_axi_arcache : (3:0)"
blo "144750,48800"
tm "WireNameMgr"
)
)
on &89
)
*475 (Wire
uid 2067,0
shape (OrthoPolyLine
uid 2068,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "142750,44000,167250,44000"
pts [
"142750,44000"
"167250,44000"
]
)
start &286
end &160
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 2069,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2070,0
va (VaSet
font "arial,8,0"
)
xt "144750,43000,163550,44000"
st "s00_axi_araddr : (C_S00_AXI_ADDR_WIDTH-1:0)"
blo "144750,43800"
tm "WireNameMgr"
)
)
on &103
)
*476 (Wire
uid 2071,0
shape (OrthoPolyLine
uid 2072,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "142750,45000,167250,45000"
pts [
"142750,45000"
"167250,45000"
]
)
start &291
end &165
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 2073,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2074,0
va (VaSet
font "arial,8,0"
)
xt "144750,44000,152750,45000"
st "s00_axi_arlen : (7:0)"
blo "144750,44800"
tm "WireNameMgr"
)
)
on &98
)
*477 (Wire
uid 2075,0
shape (OrthoPolyLine
uid 2076,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "142750,43000,167250,43000"
pts [
"142750,43000"
"167250,43000"
]
)
start &290
end &164
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 2077,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2078,0
va (VaSet
font "arial,8,0"
)
xt "144750,42000,160750,43000"
st "s00_axi_arid : (C_S00_AXI_ID_WIDTH-1:0)"
blo "144750,42800"
tm "WireNameMgr"
)
)
on &108
)
*478 (Wire
uid 2079,0
shape (OrthoPolyLine
uid 2080,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "142750,31000,167250,31000"
pts [
"142750,31000"
"167250,31000"
]
)
start &302
end &176
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 2081,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2082,0
va (VaSet
font "arial,8,0"
)
xt "144750,30000,153950,31000"
st "s00_axi_awcache : (3:0)"
blo "144750,30800"
tm "WireNameMgr"
)
)
on &96
)
*479 (Wire
uid 2083,0
shape (OrthoPolyLine
uid 2084,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "140750,136000,167250,136000"
pts [
"167250,136000"
"140750,136000"
]
)
start &116
end &233
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 2085,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2086,0
va (VaSet
font "arial,8,0"
)
xt "146000,135000,166800,136000"
st "M00_AXI_ARADDR : (C_M00_AXI_ADDR_WIDTH-1:0)"
blo "146000,135800"
tm "WireNameMgr"
)
)
on &37
)
*480 (Wire
uid 2087,0
shape (OrthoPolyLine
uid 2088,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "142750,65000,167250,65000"
pts [
"142750,65000"
"167250,65000"
]
)
start &316
end &190
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 2089,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2090,0
va (VaSet
font "arial,8,0"
)
xt "144750,64000,163650,65000"
st "s00_axi_buser : (C_S00_AXI_BUSER_WIDTH-1:0)"
blo "144750,64800"
tm "WireNameMgr"
)
)
on &87
)
*481 (Wire
uid 2091,0
shape (OrthoPolyLine
uid 2092,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "142750,67000,167250,67000"
pts [
"142750,67000"
"167250,67000"
]
)
start &313
end &187
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 2093,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2094,0
va (VaSet
font "arial,8,0"
)
xt "144750,66000,160450,67000"
st "s00_axi_bid : (C_S00_AXI_ID_WIDTH-1:0)"
blo "144750,66800"
tm "WireNameMgr"
)
)
on &91
)
*482 (Wire
uid 2095,0
shape (OrthoPolyLine
uid 2096,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "142750,40000,167250,40000"
pts [
"142750,40000"
"167250,40000"
]
)
start &329
end &203
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 2097,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2098,0
va (VaSet
font "arial,8,0"
)
xt "144750,39000,163950,40000"
st "s00_axi_wuser : (C_S00_AXI_WUSER_WIDTH-1:0)"
blo "144750,39800"
tm "WireNameMgr"
)
)
on &100
)
*483 (Wire
uid 2099,0
shape (OrthoPolyLine
uid 2100,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "142750,66000,167250,66000"
pts [
"142750,66000"
"167250,66000"
]
)
start &315
end &189
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 2101,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2102,0
va (VaSet
font "arial,8,0"
)
xt "144750,65000,152950,66000"
st "s00_axi_bresp : (1:0)"
blo "144750,65800"
tm "WireNameMgr"
)
)
on &74
)
*484 (Wire
uid 2103,0
shape (OrthoPolyLine
uid 2104,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "142750,46000,167250,46000"
pts [
"142750,46000"
"167250,46000"
]
)
start &297
end &171
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 2105,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2106,0
va (VaSet
font "arial,8,0"
)
xt "144750,45000,153150,46000"
st "s00_axi_arsize : (2:0)"
blo "144750,45800"
tm "WireNameMgr"
)
)
on &99
)
*485 (Wire
uid 2107,0
shape (OrthoPolyLine
uid 2108,0
va (VaSet
vasetType 3
)
xt "142750,36000,167250,36000"
pts [
"142750,36000"
"167250,36000"
]
)
start &312
end &186
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 2109,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2110,0
va (VaSet
font "arial,8,0"
)
xt "144750,35000,150850,36000"
st "s00_axi_awvalid"
blo "144750,35800"
tm "WireNameMgr"
)
)
on &102
)
*486 (Wire
uid 2111,0
shape (OrthoPolyLine
uid 2112,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "142750,60000,167250,60000"
pts [
"142750,60000"
"167250,60000"
]
)
start &322
end &196
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 2113,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2114,0
va (VaSet
font "arial,8,0"
)
xt "144750,59000,152850,60000"
st "s00_axi_rresp : (1:0)"
blo "144750,59800"
tm "WireNameMgr"
)
)
on &76
)
*487 (Wire
uid 2115,0
shape (OrthoPolyLine
uid 2116,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "140750,135000,167250,135000"
pts [
"167250,135000"
"140750,135000"
]
)
start &117
end &234
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 2117,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2118,0
va (VaSet
font "arial,8,0"
)
xt "155250,134000,165950,135000"
st "M00_AXI_ARBURST : (1:0)"
blo "155250,134800"
tm "WireNameMgr"
)
)
on &28
)
*488 (Wire
uid 2119,0
shape (OrthoPolyLine
uid 2120,0
va (VaSet
vasetType 3
)
xt "142750,30000,167250,30000"
pts [
"142750,30000"
"167250,30000"
]
)
start &305
end &179
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 2121,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2122,0
va (VaSet
font "arial,8,0"
)
xt "144750,29000,150650,30000"
st "s00_axi_awlock"
blo "144750,29800"
tm "WireNameMgr"
)
)
on &92
)
*489 (Wire
uid 2123,0
shape (OrthoPolyLine
uid 2124,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "142750,34000,167250,34000"
pts [
"142750,34000"
"167250,34000"
]
)
start &309
end &183
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 2125,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2126,0
va (VaSet
font "arial,8,0"
)
xt "144750,33000,154150,34000"
st "s00_axi_awregion : (3:0)"
blo "144750,33800"
tm "WireNameMgr"
)
)
on &78
)
*490 (Wire
uid 2127,0
shape (OrthoPolyLine
uid 2128,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "142750,62000,167250,62000"
pts [
"142750,62000"
"167250,62000"
]
)
start &319
end &193
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 2129,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2130,0
va (VaSet
font "arial,8,0"
)
xt "144750,61000,160350,62000"
st "s00_axi_rid : (C_S00_AXI_ID_WIDTH-1:0)"
blo "144750,61800"
tm "WireNameMgr"
)
)
on &83
)
*491 (Wire
uid 2131,0
shape (OrthoPolyLine
uid 2132,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "142750,58000,167250,58000"
pts [
"142750,58000"
"167250,58000"
]
)
start &323
end &197
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 2133,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2134,0
va (VaSet
font "arial,8,0"
)
xt "144750,57000,163650,58000"
st "s00_axi_ruser : (C_S00_AXI_RUSER_WIDTH-1:0)"
blo "144750,57800"
tm "WireNameMgr"
)
)
on &113
)
*492 (Wire
uid 2135,0
shape (OrthoPolyLine
uid 2136,0
va (VaSet
vasetType 3
)
xt "142750,55000,167250,55000"
pts [
"142750,55000"
"167250,55000"
]
)
start &321
end &195
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 2137,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2138,0
va (VaSet
font "arial,8,0"
)
xt "144750,54000,150550,55000"
st "s00_axi_rready"
blo "144750,54800"
tm "WireNameMgr"
)
)
on &71
)
*493 (Wire
uid 2139,0
shape (OrthoPolyLine
uid 2140,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "142750,38000,167250,38000"
pts [
"142750,38000"
"167250,38000"
]
)
start &328
end &202
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 2141,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2142,0
va (VaSet
font "arial,8,0"
)
xt "144750,37000,164150,38000"
st "s00_axi_wstrb : ((C_S00_AXI_DATA_WIDTH/8)-1:0)"
blo "144750,37800"
tm "WireNameMgr"
)
)
on &112
)
*494 (Wire
uid 2143,0
shape (OrthoPolyLine
uid 2144,0
va (VaSet
vasetType 3
)
xt "142750,24000,167250,24000"
pts [
"142750,24000"
"167250,24000"
]
)
start &289
end &163
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 2145,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2146,0
va (VaSet
font "arial,8,0"
)
xt "144750,23000,150950,24000"
st "s00_axi_aresetn"
blo "144750,23800"
tm "WireNameMgr"
)
)
on &80
)
*495 (Wire
uid 2147,0
shape (OrthoPolyLine
uid 2148,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "142750,29000,167250,29000"
pts [
"142750,29000"
"167250,29000"
]
)
start &301
end &175
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 2149,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2150,0
va (VaSet
font "arial,8,0"
)
xt "144750,28000,153650,29000"
st "s00_axi_awburst : (1:0)"
blo "144750,28800"
tm "WireNameMgr"
)
)
on &106
)
*496 (Wire
uid 2151,0
shape (OrthoPolyLine
uid 2152,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "142750,53000,167250,53000"
pts [
"142750,53000"
"167250,53000"
]
)
start &298
end &172
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 2153,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2154,0
va (VaSet
font "arial,8,0"
)
xt "144750,52000,164550,53000"
st "s00_axi_aruser : (C_S00_AXI_ARUSER_WIDTH-1:0)"
blo "144750,52800"
tm "WireNameMgr"
)
)
on &101
)
*497 (Wire
uid 2155,0
shape (OrthoPolyLine
uid 2156,0
va (VaSet
vasetType 3
)
xt "142750,41000,167250,41000"
pts [
"142750,41000"
"167250,41000"
]
)
start &330
end &204
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 2157,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2158,0
va (VaSet
font "arial,8,0"
)
xt "144750,40000,150450,41000"
st "s00_axi_wvalid"
blo "144750,40800"
tm "WireNameMgr"
)
)
on &67
)
*498 (Wire
uid 2159,0
shape (OrthoPolyLine
uid 2160,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "142750,52000,167250,52000"
pts [
"142750,52000"
"167250,52000"
]
)
start &296
end &170
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 2161,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2162,0
va (VaSet
font "arial,8,0"
)
xt "144750,51000,153950,52000"
st "s00_axi_arregion : (3:0)"
blo "144750,51800"
tm "WireNameMgr"
)
)
on &84
)
*499 (Wire
uid 2163,0
shape (OrthoPolyLine
uid 2164,0
va (VaSet
vasetType 3
)
xt "142750,69000,167250,69000"
pts [
"167250,69000"
"142750,69000"
]
)
start &201
end &327
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 2165,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2166,0
va (VaSet
font "arial,8,0"
)
xt "160250,68000,166250,69000"
st "s00_axi_wready"
blo "160250,68800"
tm "WireNameMgr"
)
)
on &95
)
*500 (Wire
uid 2167,0
shape (OrthoPolyLine
uid 2168,0
va (VaSet
vasetType 3
)
xt "142750,64000,167250,64000"
pts [
"167250,64000"
"142750,64000"
]
)
start &191
end &317
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 2169,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2170,0
va (VaSet
font "arial,8,0"
)
xt "160250,63000,165850,64000"
st "s00_axi_bvalid"
blo "160250,63800"
tm "WireNameMgr"
)
)
on &70
)
*501 (Wire
uid 2171,0
shape (OrthoPolyLine
uid 2172,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "142750,33000,167250,33000"
pts [
"142750,33000"
"167250,33000"
]
)
start &307
end &181
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 2173,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2174,0
va (VaSet
font "arial,8,0"
)
xt "144750,32000,153250,33000"
st "s00_axi_awqos : (3:0)"
blo "144750,32800"
tm "WireNameMgr"
)
)
on &65
)
*502 (Wire
uid 2175,0
shape (OrthoPolyLine
uid 2176,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "142750,61000,167250,61000"
pts [
"142750,61000"
"167250,61000"
]
)
start &318
end &192
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 2177,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2178,0
va (VaSet
font "arial,8,0"
)
xt "144750,60000,162850,61000"
st "s00_axi_rdata : (C_S00_AXI_DATA_WIDTH-1:0)"
blo "144750,60800"
tm "WireNameMgr"
)
)
on &94
)
*503 (Wire
uid 2179,0
shape (OrthoPolyLine
uid 2180,0
va (VaSet
vasetType 3
)
xt "142750,39000,167250,39000"
pts [
"142750,39000"
"167250,39000"
]
)
start &326
end &200
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 2181,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2182,0
va (VaSet
font "arial,8,0"
)
xt "144750,38000,150150,39000"
st "s00_axi_wlast"
blo "144750,38800"
tm "WireNameMgr"
)
)
on &88
)
*504 (Wire
uid 2183,0
shape (OrthoPolyLine
uid 2184,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "142750,51000,167250,51000"
pts [
"142750,51000"
"167250,51000"
]
)
start &294
end &168
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 2185,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2186,0
va (VaSet
font "arial,8,0"
)
xt "144750,50000,153050,51000"
st "s00_axi_arqos : (3:0)"
blo "144750,50800"
tm "WireNameMgr"
)
)
on &104
)
*505 (Wire
uid 2187,0
shape (OrthoPolyLine
uid 2188,0
va (VaSet
vasetType 3
)
xt "142750,63000,167250,63000"
pts [
"167250,63000"
"142750,63000"
]
)
start &169
end &295
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 2189,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2190,0
va (VaSet
font "arial,8,0"
)
xt "160250,62000,166450,63000"
st "s00_axi_arready"
blo "160250,62800"
tm "WireNameMgr"
)
)
on &97
)
*506 (Wire
uid 2191,0
shape (OrthoPolyLine
uid 2192,0
va (VaSet
vasetType 3
)
xt "142750,68000,167250,68000"
pts [
"167250,68000"
"142750,68000"
]
)
start &182
end &308
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 2193,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2194,0
va (VaSet
font "arial,8,0"
)
xt "160250,67000,166650,68000"
st "s00_axi_awready"
blo "160250,67800"
tm "WireNameMgr"
)
)
on &68
)
*507 (Wire
uid 2195,0
shape (OrthoPolyLine
uid 2196,0
va (VaSet
vasetType 3
)
xt "142750,42000,167250,42000"
pts [
"142750,42000"
"167250,42000"
]
)
start &314
end &188
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 2197,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2198,0
va (VaSet
font "arial,8,0"
)
xt "144750,41000,150650,42000"
st "s00_axi_bready"
blo "144750,41800"
tm "WireNameMgr"
)
)
on &77
)
*508 (Wire
uid 2199,0
shape (OrthoPolyLine
uid 2200,0
va (VaSet
vasetType 3
)
xt "142750,57000,167250,57000"
pts [
"167250,57000"
"142750,57000"
]
)
start &198
end &324
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 2201,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2202,0
va (VaSet
font "arial,8,0"
)
xt "160250,56000,165750,57000"
st "s00_axi_rvalid"
blo "160250,56800"
tm "WireNameMgr"
)
)
on &93
)
*509 (Wire
uid 2203,0
shape (OrthoPolyLine
uid 2204,0
va (VaSet
vasetType 3
)
xt "142750,59000,167250,59000"
pts [
"167250,59000"
"142750,59000"
]
)
start &194
end &320
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 2205,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2206,0
va (VaSet
font "arial,8,0"
)
xt "161250,58000,166450,59000"
st "s00_axi_rlast"
blo "161250,58800"
tm "WireNameMgr"
)
)
on &63
)
*510 (Wire
uid 2207,0
shape (OrthoPolyLine
uid 2208,0
va (VaSet
vasetType 3
)
xt "142750,54000,167250,54000"
pts [
"142750,54000"
"167250,54000"
]
)
start &299
end &173
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 2209,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2210,0
va (VaSet
font "arial,8,0"
)
xt "144750,53000,150650,54000"
st "s00_axi_arvalid"
blo "144750,53800"
tm "WireNameMgr"
)
)
on &82
)
*511 (Wire
uid 2211,0
shape (OrthoPolyLine
uid 2212,0
va (VaSet
vasetType 3
)
xt "142750,48000,167250,48000"
pts [
"142750,48000"
"167250,48000"
]
)
start &292
end &166
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 2213,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2214,0
va (VaSet
font "arial,8,0"
)
xt "144750,47000,150450,48000"
st "s00_axi_arlock"
blo "144750,47800"
tm "WireNameMgr"
)
)
on &66
)
*512 (Wire
uid 4828,0
shape (OrthoPolyLine
uid 4829,0
va (VaSet
vasetType 3
)
xt "229000,10000,236250,10000"
pts [
"236250,10000"
"229000,10000"
]
)
start &338
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 4832,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4833,0
va (VaSet
font "arial,8,0"
)
xt "232250,9000,233250,10000"
st "hi"
blo "232250,9800"
tm "WireNameMgr"
)
)
on &354
)
*513 (Wire
uid 4834,0
shape (OrthoPolyLine
uid 4835,0
va (VaSet
vasetType 3
)
xt "229000,12000,236250,12000"
pts [
"229000,12000"
"236250,12000"
]
)
end &339
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4838,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4839,0
va (VaSet
font "arial,8,0"
)
xt "233000,11000,235100,12000"
st "reset"
blo "233000,11800"
tm "WireNameMgr"
)
)
on &61
)
*514 (Wire
uid 4840,0
shape (OrthoPolyLine
uid 4841,0
va (VaSet
vasetType 3
)
xt "228000,13000,236250,13000"
pts [
"228000,13000"
"236250,13000"
]
)
end &335
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4844,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4845,0
va (VaSet
font "arial,8,0"
)
xt "234000,12000,235400,13000"
st "clk"
blo "234000,12800"
tm "WireNameMgr"
)
)
on &62
)
*515 (Wire
uid 4846,0
shape (OrthoPolyLine
uid 4847,0
va (VaSet
vasetType 3
)
xt "225000,44000,229250,44000"
pts [
"225000,44000"
"229250,44000"
]
)
end &345
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4850,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4851,0
va (VaSet
font "arial,8,0"
)
xt "226000,43000,227400,44000"
st "clk"
blo "226000,43800"
tm "WireNameMgr"
)
)
on &62
)
*516 (Wire
uid 4852,0
shape (OrthoPolyLine
uid 4853,0
va (VaSet
vasetType 3
)
xt "225000,43000,229250,43000"
pts [
"225000,43000"
"229250,43000"
]
)
end &349
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4856,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4857,0
va (VaSet
font "arial,8,0"
)
xt "226000,42000,228100,43000"
st "reset"
blo "226000,42800"
tm "WireNameMgr"
)
)
on &61
)
*517 (Wire
uid 4858,0
shape (OrthoPolyLine
uid 4859,0
va (VaSet
vasetType 3
)
xt "225000,41000,229250,41000"
pts [
"229250,41000"
"225000,41000"
]
)
start &348
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 4862,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4863,0
va (VaSet
font "arial,8,0"
)
xt "226000,40000,227000,41000"
st "hi"
blo "226000,40800"
tm "WireNameMgr"
)
)
on &354
)
*518 (Wire
uid 4907,0
optionalChildren [
*519 (BdJunction
uid 5239,0
ps "OnConnectorStrategy"
shape (Circle
uid 5240,0
va (VaSet
vasetType 1
)
xt "253600,27600,254400,28400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 4908,0
va (VaSet
vasetType 3
)
xt "215750,28000,262250,28000"
pts [
"215750,28000"
"262250,28000"
]
)
start &224
end &359
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4911,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4912,0
va (VaSet
font "arial,8,0"
)
xt "217750,27000,220550,28000"
st "fifo_we"
blo "217750,27800"
tm "WireNameMgr"
)
)
on &369
)
*520 (Wire
uid 4913,0
shape (OrthoPolyLine
uid 4914,0
va (VaSet
vasetType 3
)
xt "258000,31000,262250,31000"
pts [
"258000,31000"
"262250,31000"
]
)
end &356
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4917,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4918,0
va (VaSet
font "arial,8,0"
)
xt "260000,30000,261400,31000"
st "clk"
blo "260000,30800"
tm "WireNameMgr"
)
)
on &62
)
*521 (Wire
uid 4919,0
shape (OrthoPolyLine
uid 4920,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "273750,28000,284000,28000"
pts [
"273750,28000"
"284000,28000"
]
)
start &358
end &365
sat 32
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 4923,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4924,0
va (VaSet
font "arial,8,0"
)
xt "275750,27000,278750,28000"
st "testdata"
blo "275750,27800"
tm "WireNameMgr"
)
)
on &370
)
*522 (Wire
uid 4925,0
shape (OrthoPolyLine
uid 4926,0
va (VaSet
vasetType 3
)
xt "258000,30000,262250,30000"
pts [
"258000,30000"
"262250,30000"
]
)
end &360
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4929,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4930,0
va (VaSet
font "arial,8,0"
)
xt "259000,29000,261100,30000"
st "reset"
blo "259000,29800"
tm "WireNameMgr"
)
)
on &61
)
*523 (Wire
uid 5013,0
shape (OrthoPolyLine
uid 5014,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "215750,118000,229000,118000"
pts [
"229000,118000"
"215750,118000"
]
)
end &213
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 5017,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5018,0
va (VaSet
font "arial,8,0"
)
xt "217000,117000,229200,118000"
st "sync_i : (C_SYNC_WIDTH-1:0)"
blo "217000,117800"
tm "WireNameMgr"
)
)
on &371
)
*524 (Wire
uid 5021,0
shape (OrthoPolyLine
uid 5022,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "215750,119000,229000,119000"
pts [
"215750,119000"
"229000,119000"
]
)
start &214
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 5025,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5026,0
va (VaSet
font "arial,8,0"
)
xt "217000,118000,229400,119000"
st "sync_o : (C_SYNC_WIDTH-1:0)"
blo "217000,118800"
tm "WireNameMgr"
)
)
on &372
)
*525 (Wire
uid 5043,0
shape (OrthoPolyLine
uid 5044,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "215750,30000,228000,30000"
pts [
"215750,30000"
"228000,30000"
]
)
start &223
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 5047,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5048,0
va (VaSet
font "arial,8,0"
)
xt "217750,29000,224550,30000"
st "fifo_wdata : (63:0)"
blo "217750,29800"
tm "WireNameMgr"
)
)
on &373
)
*526 (Wire
uid 5051,0
shape (OrthoPolyLine
uid 5052,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "215750,32000,223000,32000"
pts [
"215750,32000"
"223000,32000"
]
)
start &227
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 5055,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5056,0
va (VaSet
font "arial,8,0"
)
xt "217750,31000,221750,32000"
st "hi4 : (3:0)"
blo "217750,31800"
tm "WireNameMgr"
)
)
on &410
)
*527 (Wire
uid 5057,0
shape (OrthoPolyLine
uid 5058,0
va (VaSet
vasetType 3
)
xt "215750,17000,227000,17000"
pts [
"215750,17000"
"227000,17000"
]
)
sat 16
eat 16
st 0
sf 1
tg (WTG
uid 5063,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5064,0
va (VaSet
font "arial,8,0"
)
xt "217750,16000,218750,17000"
st "hi"
blo "217750,16800"
tm "WireNameMgr"
)
)
on &354
)
*528 (Wire
uid 5091,0
shape (OrthoPolyLine
uid 5092,0
va (VaSet
vasetType 3
)
xt "272000,42000,280000,42000"
pts [
"272000,42000"
"280000,42000"
]
)
start &374
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 5097,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5098,0
va (VaSet
font "arial,8,0"
)
xt "274000,41000,275000,42000"
st "hi"
blo "274000,41800"
tm "WireNameMgr"
)
)
on &354
)
*529 (Wire
uid 5099,0
shape (OrthoPolyLine
uid 5100,0
va (VaSet
vasetType 3
)
xt "272000,44000,280000,44000"
pts [
"272000,44000"
"280000,44000"
]
)
start &374
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 5105,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5106,0
va (VaSet
font "arial,8,0"
)
xt "274000,43000,275000,44000"
st "lo"
blo "274000,43800"
tm "WireNameMgr"
)
)
on &378
)
*530 (Wire
uid 5155,0
shape (OrthoPolyLine
uid 5156,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "215750,63000,228250,63000"
pts [
"215750,63000"
"228250,63000"
]
)
start &207
end &381
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 5157,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5158,0
va (VaSet
font "arial,8,0"
)
xt "217750,62000,224650,63000"
st "sbus_addr : (15:0)"
blo "217750,62800"
tm "WireNameMgr"
)
)
on &391
)
*531 (Wire
uid 5161,0
shape (OrthoPolyLine
uid 5162,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "215750,64000,228250,64000"
pts [
"215750,64000"
"228250,64000"
]
)
start &211
end &386
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 5163,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5164,0
va (VaSet
font "arial,8,0"
)
xt "217750,63000,225150,64000"
st "sbus_wdata : (31:0)"
blo "217750,63800"
tm "WireNameMgr"
)
)
on &392
)
*532 (Wire
uid 5167,0
shape (OrthoPolyLine
uid 5168,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "215750,65000,228250,65000"
pts [
"228250,65000"
"215750,65000"
]
)
start &385
end &210
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 5169,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5170,0
va (VaSet
font "arial,8,0"
)
xt "218000,64000,222500,65000"
st "sbus_rdata"
blo "218000,64800"
tm "WireNameMgr"
)
)
on &393
)
*533 (Wire
uid 5173,0
shape (OrthoPolyLine
uid 5174,0
va (VaSet
vasetType 3
)
xt "215750,66000,228250,66000"
pts [
"215750,66000"
"228250,66000"
]
)
start &212
end &387
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 5175,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5176,0
va (VaSet
font "arial,8,0"
)
xt "217750,65000,221150,66000"
st "sbus_we"
blo "217750,65800"
tm "WireNameMgr"
)
)
on &394
)
*534 (Wire
uid 5179,0
shape (OrthoPolyLine
uid 5180,0
va (VaSet
vasetType 3
)
xt "215750,67000,228250,67000"
pts [
"215750,67000"
"228250,67000"
]
)
start &209
end &384
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 5181,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5182,0
va (VaSet
font "arial,8,0"
)
xt "217750,66000,220850,67000"
st "sbus_rd"
blo "217750,66800"
tm "WireNameMgr"
)
)
on &395
)
*535 (Wire
uid 5185,0
shape (OrthoPolyLine
uid 5186,0
va (VaSet
vasetType 3
)
xt "215750,68000,228250,68000"
pts [
"228250,68000"
"215750,68000"
]
)
start &380
end &206
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 5187,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5188,0
va (VaSet
font "arial,8,0"
)
xt "218000,67000,221600,68000"
st "sbus_ack"
blo "218000,67800"
tm "WireNameMgr"
)
)
on &396
)
*536 (Wire
uid 5221,0
shape (OrthoPolyLine
uid 5222,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "241750,64000,248000,73000"
pts [
"241750,73000"
"248000,73000"
"248000,64000"
"241750,64000"
]
)
start &398
end &383
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 5223,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5224,0
va (VaSet
font "arial,8,0"
)
xt "242000,72000,246800,73000"
st "sbus_o_null"
blo "242000,72800"
tm "WireNameMgr"
)
)
on &403
)
*537 (Wire
uid 5229,0
shape (OrthoPolyLine
uid 5230,0
va (VaSet
vasetType 3
)
xt "215750,125000,230000,125000"
pts [
"230000,125000"
"215750,125000"
]
)
end &216
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 5233,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5234,0
va (VaSet
font "arial,8,0"
)
xt "223000,124000,224000,125000"
st "lo"
blo "223000,124800"
tm "WireNameMgr"
)
)
on &378
)
*538 (Wire
uid 5235,0
shape (OrthoPolyLine
uid 5236,0
va (VaSet
vasetType 3
)
xt "247750,11000,254000,28000"
pts [
"254000,28000"
"254000,11000"
"247750,11000"
]
)
start &519
end &340
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5237,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5238,0
va (VaSet
font "arial,8,0"
)
xt "249750,10000,252550,11000"
st "fifo_we"
blo "249750,10800"
tm "WireNameMgr"
)
)
on &369
)
*539 (Wire
uid 5243,0
shape (OrthoPolyLine
uid 5244,0
va (VaSet
vasetType 3
)
xt "215750,42000,248000,53000"
pts [
"215750,53000"
"248000,53000"
"248000,42000"
"240750,42000"
]
)
start &217
end &350
ss 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 5245,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5246,0
va (VaSet
font "arial,8,0"
)
xt "217000,52000,219500,53000"
st "fifo_rd"
blo "217000,52800"
tm "WireNameMgr"
)
)
on &404
)
*540 (Wire
uid 5840,0
shape (OrthoPolyLine
uid 5841,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "215750,31000,228000,31000"
pts [
"228000,31000"
"215750,31000"
]
)
end &228
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 5844,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5845,0
va (VaSet
font "arial,8,0"
)
xt "216000,30000,227300,31000"
st "dma_wr_request_size : (31:0)"
blo "216000,30800"
tm "WireNameMgr"
)
)
on &405
)
*541 (Wire
uid 5858,0
shape (OrthoPolyLine
uid 5859,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "215750,33000,223000,33000"
pts [
"215750,33000"
"223000,33000"
]
)
start &225
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 5864,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5865,0
va (VaSet
font "arial,8,0"
)
xt "217750,32000,222550,33000"
st "lo32 : (31:0)"
blo "217750,32800"
tm "WireNameMgr"
)
)
on &411
)
*542 (Wire
uid 5868,0
shape (OrthoPolyLine
uid 5869,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "215750,50000,230000,50000"
pts [
"230000,50000"
"215750,50000"
]
)
end &221
es 0
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 5874,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5875,0
va (VaSet
font "arial,8,0"
)
xt "217000,49000,228300,50000"
st "dma_wr_request_size : (31:0)"
blo "217000,49800"
tm "WireNameMgr"
)
)
on &405
)
*543 (Wire
uid 5876,0
shape (OrthoPolyLine
uid 5877,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "215750,51000,226000,51000"
pts [
"215750,51000"
"226000,51000"
]
)
start &220
ss 0
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 5882,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5883,0
va (VaSet
font "arial,8,0"
)
xt "217000,50000,221000,51000"
st "hi4 : (3:0)"
blo "217000,50800"
tm "WireNameMgr"
)
)
on &410
)
*544 (Wire
uid 5884,0
shape (OrthoPolyLine
uid 5885,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "215750,52000,226000,52000"
pts [
"215750,52000"
"226000,52000"
]
)
start &218
ss 0
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 5890,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5891,0
va (VaSet
font "arial,8,0"
)
xt "217000,51000,221800,52000"
st "lo32 : (31:0)"
blo "217000,51800"
tm "WireNameMgr"
)
)
on &411
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *545 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*546 (Text
uid 42,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*547 (MLText
uid 43,0
va (VaSet
font "arial,8,0"
)
xt "0,1000,10800,6000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
library work;
use work.busdef.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*548 (Text
uid 45,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*549 (Text
uid 46,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*550 (MLText
uid 47,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,2000,27600,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*551 (Text
uid 48,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*552 (MLText
uid 49,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*553 (Text
uid 50,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*554 (MLText
uid 51,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "1920,0,3648,1032"
viewArea "161431,21358,267706,85406"
cachedDiagramExtent "0,-1400,307100,182000"
hasePageBreakOrigin 1
pageBreakOrigin "0,-49000"
lastUid 5897,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2100,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*555 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*556 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*557 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*558 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*559 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*560 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*561 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*562 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*563 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*564 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*565 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*566 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*567 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*568 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*569 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*570 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*571 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2100,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
)
second (MLText
va (VaSet
font "arial,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,12500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*572 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*573 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7300,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*574 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*575 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,23800,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "arial,8,1"
)
xt "20000,2000,27100,3000"
st "Diagram Signals:"
blo "20000,2800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 146,0
usingSuid 1
emptyRow *576 (LEmptyRow
)
uid 54,0
optionalChildren [
*577 (RefLabelRowHdr
)
*578 (TitleRowHdr
)
*579 (FilterRowHdr
)
*580 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*581 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*582 (GroupColHdr
tm "GroupColHdrMgr"
)
*583 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*584 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*585 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*586 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*587 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*588 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*589 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "M00_AXI_WVALID"
t "std_logic"
prec "-- Write valid. This signal indicates that valid write
  -- data and strobes are available"
preAdd 0
posAdd 0
o 43
suid 1,0
)
)
uid 2943,0
)
*590 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "M00_AXI_BREADY"
t "std_logic"
prec "-- Response ready. This signal indicates that the master
  -- can accept a write response."
preAdd 0
posAdd 0
o 27
suid 2,0
)
)
uid 2945,0
)
*591 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "M00_AXI_ARLOCK"
t "std_logic"
prec "-- Lock type. Provides additional information about the
  -- atomic characteristics of the transfer."
preAdd 0
posAdd 0
o 7
suid 3,0
)
)
uid 2947,0
)
*592 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "M00_AXI_ARREADY"
t "std_logic"
prec "-- Read address ready. This signal indicates that
  -- the slave is ready to accept an address and associated control signals"
preAdd 0
posAdd 0
o 10
suid 4,0
)
)
uid 2949,0
)
*593 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "M00_AXI_ARCACHE"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Memory type. This signal indicates how transactions
  -- are required to progress through a system."
preAdd 0
posAdd 0
o 4
suid 5,0
)
)
uid 2951,0
)
*594 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "M00_AXI_RVALID"
t "std_logic"
prec "-- Read valid. This signal indicates that the channel
  -- is signaling the required read data."
preAdd 0
posAdd 0
o 37
suid 6,0
)
)
uid 2953,0
)
*595 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "M00_AXI_RLAST"
t "std_logic"
prec "-- Read last. This signal indicates the last transfer in a read burst"
preAdd 0
posAdd 0
o 33
suid 7,0
)
)
uid 2955,0
)
*596 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "M00_AXI_WREADY"
t "std_logic"
prec "-- Write ready. This signal indicates that the slave
  -- can accept the write data."
preAdd 0
posAdd 0
o 40
suid 8,0
)
)
uid 2957,0
)
*597 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "M00_AXI_ARBURST"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Burst type. The burst type and the size information,
  -- determine how the address for each transfer within the burst is calculated."
preAdd 0
posAdd 0
o 3
suid 9,0
)
)
uid 2959,0
)
*598 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "M00_AXI_ARID"
t "std_logic_vector"
b "(C_M00_AXI_ID_WIDTH-1 downto 0)"
prec "-- Master Interface Read Address."
preAdd 0
posAdd 0
o 5
suid 10,0
)
)
uid 2961,0
)
*599 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "M00_AXI_AWVALID"
t "std_logic"
prec "-- Write address valid. This signal indicates that
  -- the channel is signaling valid write address and control information."
preAdd 0
posAdd 0
o 25
suid 11,0
)
)
uid 2963,0
)
*600 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "M00_AXI_BVALID"
t "std_logic"
prec "-- Write response valid. This signal indicates that the
  -- channel is signaling a valid write response."
preAdd 0
posAdd 0
o 30
suid 12,0
)
)
uid 2965,0
)
*601 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "M00_AXI_WUSER"
t "std_logic_vector"
b "(C_M00_AXI_WUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the write data channel."
preAdd 0
posAdd 0
o 42
suid 13,0
)
)
uid 2967,0
)
*602 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "M00_AXI_WSTRB"
t "std_logic_vector"
b "(C_M00_AXI_DATA_WIDTH/8-1 downto 0)"
prec "-- Write strobes. This signal indicates which byte
  -- lanes hold valid data. There is one write strobe
  -- bit for each eight bits of the write data bus."
preAdd 0
posAdd 0
o 41
suid 14,0
)
)
uid 2969,0
)
*603 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "M00_AXI_AWBURST"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Burst type. The burst type and the size information,
  -- determine how the address for each transfer within the burst is calculated."
preAdd 0
posAdd 0
o 15
suid 15,0
)
)
uid 2971,0
)
*604 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "M00_AXI_ARUSER"
t "std_logic_vector"
b "(C_M00_AXI_ARUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the read address channel."
preAdd 0
posAdd 0
o 12
suid 16,0
)
)
uid 2973,0
)
*605 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "M00_AXI_AWQOS"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Quality of Service, QoS identifier sent for each write transaction."
preAdd 0
posAdd 0
o 21
suid 17,0
)
)
uid 2975,0
)
*606 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "M00_AXI_ARADDR"
t "std_logic_vector"
b "(C_M00_AXI_ADDR_WIDTH-1 downto 0)"
prec "-- Read address. This signal indicates the initial
  -- address of a read burst transaction."
preAdd 0
posAdd 0
o 2
suid 18,0
)
)
uid 2977,0
)
*607 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "M00_AXI_ARQOS"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Quality of Service, QoS identifier sent for each read transaction"
preAdd 0
posAdd 0
o 9
suid 19,0
)
)
uid 2979,0
)
*608 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "M00_AXI_AWID"
t "std_logic_vector"
b "(C_M00_AXI_ID_WIDTH-1 downto 0)"
prec "-- Master Interface Write Address ID"
preAdd 0
posAdd 0
o 17
suid 20,0
)
)
uid 2981,0
)
*609 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "M00_AXI_AWSIZE"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Burst size. This signal indicates the size of each transfer in the burst"
preAdd 0
posAdd 0
o 23
suid 21,0
)
)
uid 2983,0
)
*610 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "M00_AXI_RRESP"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Read response. This signal indicates the status of the read transfer"
preAdd 0
posAdd 0
o 35
suid 22,0
)
)
uid 2985,0
)
*611 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "M00_AXI_ARSIZE"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Burst size. This signal indicates the size of each transfer in the burst"
preAdd 0
posAdd 0
o 11
suid 23,0
)
)
uid 2987,0
)
*612 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "M00_AXI_RID"
t "std_logic_vector"
b "(C_M00_AXI_ID_WIDTH-1 downto 0)"
prec "-- Read ID tag. This signal is the identification tag
  -- for the read data group of signals generated by the slave."
preAdd 0
posAdd 0
o 32
suid 24,0
)
)
uid 2989,0
)
*613 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "M00_AXI_RDATA"
t "std_logic_vector"
b "(C_M00_AXI_DATA_WIDTH-1 downto 0)"
prec "-- Master Read Data"
preAdd 0
posAdd 0
o 31
suid 25,0
)
)
uid 2991,0
)
*614 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "M00_AXI_BUSER"
t "std_logic_vector"
b "(C_M00_AXI_BUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the write response channel"
preAdd 0
posAdd 0
o 29
suid 26,0
)
)
uid 2993,0
)
*615 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "M00_AXI_AWCACHE"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Memory type. This signal indicates how transactions
  -- are required to progress through a system."
preAdd 0
posAdd 0
o 16
suid 27,0
)
)
uid 2995,0
)
*616 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "M00_AXI_ARVALID"
t "std_logic"
prec "-- Write address valid. This signal indicates that
  -- the channel is signaling valid read address and control information"
preAdd 0
posAdd 0
o 13
suid 28,0
)
)
uid 2997,0
)
*617 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "M00_AXI_ARPROT"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Protection type. This signal indicates the privilege
  -- and security level of the transaction, and whether
  -- the transaction is a data access or an instruction access."
preAdd 0
posAdd 0
o 8
suid 29,0
)
)
uid 2999,0
)
*618 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "M00_AXI_BRESP"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Write response. This signal indicates the status of the write transaction."
preAdd 0
posAdd 0
o 28
suid 30,0
)
)
uid 3001,0
)
*619 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "M00_AXI_BID"
t "std_logic_vector"
b "(C_M00_AXI_ID_WIDTH-1 downto 0)"
prec "-- Master Interface Write Response."
preAdd 0
posAdd 0
o 26
suid 31,0
)
)
uid 3003,0
)
*620 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "M00_AXI_AWREADY"
t "std_logic"
prec "-- Write address ready. This signal indicates that
  -- the slave is ready to accept an address and associated control signals"
preAdd 0
posAdd 0
o 22
suid 32,0
)
)
uid 3005,0
)
*621 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "M00_AXI_AWADDR"
t "std_logic_vector"
b "(C_M00_AXI_ADDR_WIDTH-1 downto 0)"
prec "-- Master Interface Write Address"
preAdd 0
posAdd 0
o 14
suid 33,0
)
)
uid 3007,0
)
*622 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "M00_AXI_WDATA"
t "std_logic_vector"
b "(C_M00_AXI_DATA_WIDTH-1 downto 0)"
prec "-- Master Interface Write Data."
preAdd 0
posAdd 0
o 38
suid 34,0
)
)
uid 3009,0
)
*623 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "M00_AXI_AWUSER"
t "std_logic_vector"
b "(C_M00_AXI_AWUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the write address channel."
preAdd 0
posAdd 0
o 24
suid 35,0
)
)
uid 3011,0
)
*624 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "M00_AXI_AWPROT"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Protection type. This signal indicates the privilege
  -- and security level of the transaction, and whether
  -- the transaction is a data access or an instruction access."
preAdd 0
posAdd 0
o 20
suid 36,0
)
)
uid 3013,0
)
*625 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "M00_AXI_AWLEN"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- Burst length. The burst length gives the exact number of transfers in a burst"
preAdd 0
posAdd 0
o 18
suid 37,0
)
)
uid 3015,0
)
*626 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "M00_AXI_RREADY"
t "std_logic"
prec "-- Read ready. This signal indicates that the master can
  -- accept the read data and response information."
preAdd 0
posAdd 0
o 34
suid 38,0
)
)
uid 3017,0
)
*627 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "M00_AXI_ARLEN"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- Burst length. The burst length gives the exact number of transfers in a burst"
preAdd 0
posAdd 0
o 6
suid 39,0
)
)
uid 3019,0
)
*628 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "M00_AXI_AWLOCK"
t "std_logic"
prec "-- Lock type. Provides additional information about the
  -- atomic characteristics of the transfer."
preAdd 0
posAdd 0
o 19
suid 40,0
)
)
uid 3021,0
)
*629 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "M00_AXI_WLAST"
t "std_logic"
prec "-- Write last. This signal indicates the last transfer in a write burst."
preAdd 0
posAdd 0
o 39
suid 41,0
)
)
uid 3023,0
)
*630 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "reset"
t "std_logic"
o 77
suid 43,0
)
)
uid 3027,0
)
*631 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "clk"
t "std_logic"
prec "-- User ports ends
-- Do not modify the ports beyond this line


-- Ports of Axi Slave Bus Interface S00_AXI"
preAdd 0
o 66
suid 44,0
)
)
uid 3029,0
)
*632 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "s00_axi_rlast"
t "std_logic"
preAdd 0
posAdd 0
o 113
suid 55,0
)
)
uid 3051,0
)
*633 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "s00_axi_awlen"
t "std_logic_vector"
b "(7 downto 0)"
o 97
suid 59,0
)
)
uid 3059,0
)
*634 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "s00_axi_awqos"
t "std_logic_vector"
b "(3 downto 0)"
o 100
suid 60,0
)
)
uid 3061,0
)
*635 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "s00_axi_arlock"
t "std_logic"
o 85
suid 61,0
)
)
uid 3063,0
)
*636 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "s00_axi_wvalid"
t "std_logic"
o 123
suid 64,0
)
)
uid 3069,0
)
*637 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "s00_axi_awready"
t "std_logic"
preAdd 0
posAdd 0
o 101
suid 66,0
)
)
uid 3073,0
)
*638 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "S_AXI_ARREGION"
t "std_logic_vector"
b "(3 downto 0)"
o 44
suid 67,0
)
)
uid 3075,0
)
*639 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "s00_axi_bvalid"
t "std_logic"
preAdd 0
posAdd 0
o 110
suid 68,0
)
)
uid 3077,0
)
*640 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "s00_axi_rready"
t "std_logic"
o 114
suid 69,0
)
)
uid 3079,0
)
*641 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "s00_axi_wdata"
t "std_logic_vector"
b "(C_S00_AXI_DATA_WIDTH-1 downto 0)"
o 118
suid 70,0
)
)
uid 3081,0
)
*642 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "s00_axi_aclk"
t "std_logic"
prec "-- User ports ends
-- Do not modify the ports beyond this line


-- Ports of Axi Slave Bus Interface S00_AXI"
preAdd 0
o 78
suid 71,0
)
)
uid 3083,0
)
*643 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "s00_axi_bresp"
t "std_logic_vector"
b "(1 downto 0)"
o 108
suid 72,0
)
)
uid 3085,0
)
*644 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "s00_axi_arprot"
t "std_logic_vector"
b "(2 downto 0)"
o 86
suid 73,0
)
)
uid 3087,0
)
*645 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "s00_axi_rresp"
t "std_logic_vector"
b "(1 downto 0)"
o 115
suid 75,0
)
)
uid 3091,0
)
*646 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "s00_axi_bready"
t "std_logic"
o 107
suid 76,0
)
)
uid 3093,0
)
*647 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "s00_axi_awregion"
t "std_logic_vector"
b "(3 downto 0)"
o 102
suid 77,0
)
)
uid 3095,0
)
*648 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "s00_axi_awid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
o 96
suid 78,0
)
)
uid 3097,0
)
*649 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "s00_axi_aresetn"
t "std_logic"
o 82
suid 79,0
)
)
uid 3099,0
)
*650 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "S_AXI_AWREGION"
t "std_logic_vector"
b "(3 downto 0)"
o 45
suid 81,0
)
)
uid 3103,0
)
*651 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "s00_axi_arvalid"
t "std_logic"
o 92
suid 82,0
)
)
uid 3105,0
)
*652 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "s00_axi_rid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
o 112
suid 85,0
)
)
uid 3111,0
)
*653 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "s00_axi_arregion"
t "std_logic_vector"
b "(3 downto 0)"
o 89
suid 87,0
)
)
uid 3115,0
)
*654 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "s00_axi_awsize"
t "std_logic_vector"
b "(2 downto 0)"
o 103
suid 88,0
)
)
uid 3117,0
)
*655 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "s00_axi_awuser"
t "std_logic_vector"
b "(C_S00_AXI_AWUSER_WIDTH-1 downto 0)"
o 104
suid 89,0
)
)
uid 3119,0
)
*656 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "s00_axi_buser"
t "std_logic_vector"
b "(C_S00_AXI_BUSER_WIDTH-1 downto 0)"
o 109
suid 90,0
)
)
uid 3121,0
)
*657 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "s00_axi_wlast"
t "std_logic"
o 119
suid 91,0
)
)
uid 3123,0
)
*658 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "s00_axi_arcache"
t "std_logic_vector"
b "(3 downto 0)"
o 81
suid 93,0
)
)
uid 3127,0
)
*659 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "M00_AXI_RUSER"
t "std_logic_vector"
b "(C_M00_AXI_RUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the read address channel."
preAdd 0
posAdd 0
o 36
suid 95,0
)
)
uid 3131,0
)
*660 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "s00_axi_bid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
o 106
suid 97,0
)
)
uid 3135,0
)
*661 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "s00_axi_awlock"
t "std_logic"
o 98
suid 98,0
)
)
uid 3137,0
)
*662 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "s00_axi_rvalid"
t "std_logic"
preAdd 0
posAdd 0
o 117
suid 99,0
)
)
uid 3139,0
)
*663 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "s00_axi_rdata"
t "std_logic_vector"
b "(C_S00_AXI_DATA_WIDTH-1 downto 0)"
o 111
suid 100,0
)
)
uid 3141,0
)
*664 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "s00_axi_wready"
t "std_logic"
preAdd 0
posAdd 0
o 120
suid 101,0
)
)
uid 3143,0
)
*665 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "s00_axi_awcache"
t "std_logic_vector"
b "(3 downto 0)"
o 95
suid 102,0
)
)
uid 3145,0
)
*666 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "s00_axi_arready"
t "std_logic"
preAdd 0
posAdd 0
o 88
suid 103,0
)
)
uid 3147,0
)
*667 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "s00_axi_arlen"
t "std_logic_vector"
b "(7 downto 0)"
o 84
suid 104,0
)
)
uid 3149,0
)
*668 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "s00_axi_arsize"
t "std_logic_vector"
b "(2 downto 0)"
o 90
suid 106,0
)
)
uid 3153,0
)
*669 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "s00_axi_wuser"
t "std_logic_vector"
b "(C_S00_AXI_WUSER_WIDTH-1 downto 0)"
o 122
suid 107,0
)
)
uid 3155,0
)
*670 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "s00_axi_aruser"
t "std_logic_vector"
b "(C_S00_AXI_ARUSER_WIDTH-1 downto 0)"
o 91
suid 108,0
)
)
uid 3157,0
)
*671 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "s00_axi_awvalid"
t "std_logic"
o 105
suid 111,0
)
)
uid 3163,0
)
*672 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "s00_axi_araddr"
t "std_logic_vector"
b "(C_S00_AXI_ADDR_WIDTH-1 downto 0)"
o 79
suid 112,0
)
)
uid 3165,0
)
*673 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "s00_axi_arqos"
t "std_logic_vector"
b "(3 downto 0)"
o 87
suid 113,0
)
)
uid 3167,0
)
*674 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "s00_axi_awprot"
t "std_logic_vector"
b "(2 downto 0)"
o 99
suid 114,0
)
)
uid 3169,0
)
*675 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "s00_axi_awburst"
t "std_logic_vector"
b "(1 downto 0)"
o 94
suid 115,0
)
)
uid 3171,0
)
*676 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "s00_axi_awaddr"
t "std_logic_vector"
b "(C_S00_AXI_ADDR_WIDTH-1 downto 0)"
o 93
suid 116,0
)
)
uid 3173,0
)
*677 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "s00_axi_arid"
t "std_logic_vector"
b "(C_S00_AXI_ID_WIDTH-1 downto 0)"
o 83
suid 117,0
)
)
uid 3175,0
)
*678 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "s00_axi_arburst"
t "std_logic_vector"
b "(1 downto 0)"
o 80
suid 118,0
)
)
uid 3177,0
)
*679 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "save2file"
t "std_logic"
o 124
suid 119,0
)
)
uid 3179,0
)
*680 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "load2mem"
t "std_logic"
o 76
suid 120,0
)
)
uid 3181,0
)
*681 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "s00_axi_wstrb"
t "std_logic_vector"
b "((C_S00_AXI_DATA_WIDTH/8)-1 downto 0)"
o 121
suid 122,0
)
)
uid 3185,0
)
*682 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "s00_axi_ruser"
t "std_logic_vector"
b "(C_S00_AXI_RUSER_WIDTH-1 downto 0)"
o 116
suid 123,0
)
)
uid 3187,0
)
*683 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "hi"
t "std_logic"
o 95
suid 125,0
)
)
uid 5065,0
)
*684 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "fifo_we"
t "std_logic"
o 96
suid 126,0
)
)
uid 5067,0
)
*685 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "testdata"
t "std_logic_vector"
b "(15 downto 0)"
o 97
suid 127,0
)
)
uid 5069,0
)
*686 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "sync_i"
t "std_logic_vector"
b "(C_SYNC_WIDTH-1 downto 0)"
o 98
suid 128,0
)
)
uid 5071,0
)
*687 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "sync_o"
t "std_logic_vector"
b "(C_SYNC_WIDTH-1 downto 0)"
o 99
suid 129,0
)
)
uid 5073,0
)
*688 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "fifo_wdata"
t "std_logic_vector"
b "(63 downto 0)"
o 102
suid 132,0
)
)
uid 5079,0
)
*689 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "lo"
t "std_logic"
o 103
suid 134,0
)
)
uid 5109,0
)
*690 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sbus_addr"
t "std_logic_vector"
b "(15 downto 0)"
o 104
suid 135,0
)
)
uid 5189,0
)
*691 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sbus_wdata"
t "std_logic_vector"
b "(31 downto 0)"
o 105
suid 136,0
)
)
uid 5191,0
)
*692 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "sbus_rdata"
t "std_logic_vector"
b "(31 downto 0)"
o 106
suid 137,0
)
)
uid 5193,0
)
*693 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sbus_we"
t "std_logic"
o 107
suid 138,0
)
)
uid 5195,0
)
*694 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sbus_rd"
t "std_logic"
o 108
suid 139,0
)
)
uid 5197,0
)
*695 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "sbus_ack"
t "std_logic"
o 109
suid 140,0
)
)
uid 5199,0
)
*696 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sbus_o_null"
t "sbus_o_t"
o 110
suid 141,0
)
)
uid 5225,0
)
*697 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "fifo_rd"
t "std_logic"
o 109
suid 143,0
)
)
uid 5247,0
)
*698 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "dma_wr_request_size"
t "std_logic_vector"
b "(31  downto 0)"
o 110
suid 144,0
)
)
uid 5892,0
)
*699 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "hi4"
t "std_logic_vector"
b "(3 downto 0)"
o 95
suid 145,0
)
)
uid 5894,0
)
*700 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "lo32"
t "std_logic_vector"
b "(31 downto 0)"
o 95
suid 146,0
)
)
uid 5896,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*701 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *702 (MRCItem
litem &576
pos 112
dimension 20
)
uid 69,0
optionalChildren [
*703 (MRCItem
litem &577
pos 0
dimension 20
uid 70,0
)
*704 (MRCItem
litem &578
pos 1
dimension 23
uid 71,0
)
*705 (MRCItem
litem &579
pos 2
hidden 1
dimension 20
uid 72,0
)
*706 (MRCItem
litem &589
pos 0
dimension 20
uid 2944,0
)
*707 (MRCItem
litem &590
pos 1
dimension 20
uid 2946,0
)
*708 (MRCItem
litem &591
pos 2
dimension 20
uid 2948,0
)
*709 (MRCItem
litem &592
pos 3
dimension 20
uid 2950,0
)
*710 (MRCItem
litem &593
pos 4
dimension 20
uid 2952,0
)
*711 (MRCItem
litem &594
pos 5
dimension 20
uid 2954,0
)
*712 (MRCItem
litem &595
pos 6
dimension 20
uid 2956,0
)
*713 (MRCItem
litem &596
pos 7
dimension 20
uid 2958,0
)
*714 (MRCItem
litem &597
pos 8
dimension 20
uid 2960,0
)
*715 (MRCItem
litem &598
pos 9
dimension 20
uid 2962,0
)
*716 (MRCItem
litem &599
pos 10
dimension 20
uid 2964,0
)
*717 (MRCItem
litem &600
pos 11
dimension 20
uid 2966,0
)
*718 (MRCItem
litem &601
pos 12
dimension 20
uid 2968,0
)
*719 (MRCItem
litem &602
pos 13
dimension 20
uid 2970,0
)
*720 (MRCItem
litem &603
pos 14
dimension 20
uid 2972,0
)
*721 (MRCItem
litem &604
pos 15
dimension 20
uid 2974,0
)
*722 (MRCItem
litem &605
pos 16
dimension 20
uid 2976,0
)
*723 (MRCItem
litem &606
pos 17
dimension 20
uid 2978,0
)
*724 (MRCItem
litem &607
pos 18
dimension 20
uid 2980,0
)
*725 (MRCItem
litem &608
pos 19
dimension 20
uid 2982,0
)
*726 (MRCItem
litem &609
pos 20
dimension 20
uid 2984,0
)
*727 (MRCItem
litem &610
pos 21
dimension 20
uid 2986,0
)
*728 (MRCItem
litem &611
pos 22
dimension 20
uid 2988,0
)
*729 (MRCItem
litem &612
pos 23
dimension 20
uid 2990,0
)
*730 (MRCItem
litem &613
pos 24
dimension 20
uid 2992,0
)
*731 (MRCItem
litem &614
pos 25
dimension 20
uid 2994,0
)
*732 (MRCItem
litem &615
pos 26
dimension 20
uid 2996,0
)
*733 (MRCItem
litem &616
pos 27
dimension 20
uid 2998,0
)
*734 (MRCItem
litem &617
pos 28
dimension 20
uid 3000,0
)
*735 (MRCItem
litem &618
pos 29
dimension 20
uid 3002,0
)
*736 (MRCItem
litem &619
pos 30
dimension 20
uid 3004,0
)
*737 (MRCItem
litem &620
pos 31
dimension 20
uid 3006,0
)
*738 (MRCItem
litem &621
pos 32
dimension 20
uid 3008,0
)
*739 (MRCItem
litem &622
pos 33
dimension 20
uid 3010,0
)
*740 (MRCItem
litem &623
pos 34
dimension 20
uid 3012,0
)
*741 (MRCItem
litem &624
pos 35
dimension 20
uid 3014,0
)
*742 (MRCItem
litem &625
pos 36
dimension 20
uid 3016,0
)
*743 (MRCItem
litem &626
pos 37
dimension 20
uid 3018,0
)
*744 (MRCItem
litem &627
pos 38
dimension 20
uid 3020,0
)
*745 (MRCItem
litem &628
pos 39
dimension 20
uid 3022,0
)
*746 (MRCItem
litem &629
pos 40
dimension 20
uid 3024,0
)
*747 (MRCItem
litem &630
pos 41
dimension 20
uid 3028,0
)
*748 (MRCItem
litem &631
pos 42
dimension 20
uid 3030,0
)
*749 (MRCItem
litem &632
pos 43
dimension 20
uid 3052,0
)
*750 (MRCItem
litem &633
pos 44
dimension 20
uid 3060,0
)
*751 (MRCItem
litem &634
pos 45
dimension 20
uid 3062,0
)
*752 (MRCItem
litem &635
pos 46
dimension 20
uid 3064,0
)
*753 (MRCItem
litem &636
pos 47
dimension 20
uid 3070,0
)
*754 (MRCItem
litem &637
pos 48
dimension 20
uid 3074,0
)
*755 (MRCItem
litem &638
pos 49
dimension 20
uid 3076,0
)
*756 (MRCItem
litem &639
pos 50
dimension 20
uid 3078,0
)
*757 (MRCItem
litem &640
pos 51
dimension 20
uid 3080,0
)
*758 (MRCItem
litem &641
pos 52
dimension 20
uid 3082,0
)
*759 (MRCItem
litem &642
pos 53
dimension 20
uid 3084,0
)
*760 (MRCItem
litem &643
pos 54
dimension 20
uid 3086,0
)
*761 (MRCItem
litem &644
pos 55
dimension 20
uid 3088,0
)
*762 (MRCItem
litem &645
pos 56
dimension 20
uid 3092,0
)
*763 (MRCItem
litem &646
pos 57
dimension 20
uid 3094,0
)
*764 (MRCItem
litem &647
pos 58
dimension 20
uid 3096,0
)
*765 (MRCItem
litem &648
pos 59
dimension 20
uid 3098,0
)
*766 (MRCItem
litem &649
pos 60
dimension 20
uid 3100,0
)
*767 (MRCItem
litem &650
pos 61
dimension 20
uid 3104,0
)
*768 (MRCItem
litem &651
pos 62
dimension 20
uid 3106,0
)
*769 (MRCItem
litem &652
pos 63
dimension 20
uid 3112,0
)
*770 (MRCItem
litem &653
pos 64
dimension 20
uid 3116,0
)
*771 (MRCItem
litem &654
pos 65
dimension 20
uid 3118,0
)
*772 (MRCItem
litem &655
pos 66
dimension 20
uid 3120,0
)
*773 (MRCItem
litem &656
pos 67
dimension 20
uid 3122,0
)
*774 (MRCItem
litem &657
pos 68
dimension 20
uid 3124,0
)
*775 (MRCItem
litem &658
pos 69
dimension 20
uid 3128,0
)
*776 (MRCItem
litem &659
pos 70
dimension 20
uid 3132,0
)
*777 (MRCItem
litem &660
pos 71
dimension 20
uid 3136,0
)
*778 (MRCItem
litem &661
pos 72
dimension 20
uid 3138,0
)
*779 (MRCItem
litem &662
pos 73
dimension 20
uid 3140,0
)
*780 (MRCItem
litem &663
pos 74
dimension 20
uid 3142,0
)
*781 (MRCItem
litem &664
pos 75
dimension 20
uid 3144,0
)
*782 (MRCItem
litem &665
pos 76
dimension 20
uid 3146,0
)
*783 (MRCItem
litem &666
pos 77
dimension 20
uid 3148,0
)
*784 (MRCItem
litem &667
pos 78
dimension 20
uid 3150,0
)
*785 (MRCItem
litem &668
pos 79
dimension 20
uid 3154,0
)
*786 (MRCItem
litem &669
pos 80
dimension 20
uid 3156,0
)
*787 (MRCItem
litem &670
pos 81
dimension 20
uid 3158,0
)
*788 (MRCItem
litem &671
pos 82
dimension 20
uid 3164,0
)
*789 (MRCItem
litem &672
pos 83
dimension 20
uid 3166,0
)
*790 (MRCItem
litem &673
pos 84
dimension 20
uid 3168,0
)
*791 (MRCItem
litem &674
pos 85
dimension 20
uid 3170,0
)
*792 (MRCItem
litem &675
pos 86
dimension 20
uid 3172,0
)
*793 (MRCItem
litem &676
pos 87
dimension 20
uid 3174,0
)
*794 (MRCItem
litem &677
pos 88
dimension 20
uid 3176,0
)
*795 (MRCItem
litem &678
pos 89
dimension 20
uid 3178,0
)
*796 (MRCItem
litem &679
pos 90
dimension 20
uid 3180,0
)
*797 (MRCItem
litem &680
pos 91
dimension 20
uid 3182,0
)
*798 (MRCItem
litem &681
pos 92
dimension 20
uid 3186,0
)
*799 (MRCItem
litem &682
pos 93
dimension 20
uid 3188,0
)
*800 (MRCItem
litem &683
pos 94
dimension 20
uid 5066,0
)
*801 (MRCItem
litem &684
pos 95
dimension 20
uid 5068,0
)
*802 (MRCItem
litem &685
pos 96
dimension 20
uid 5070,0
)
*803 (MRCItem
litem &686
pos 97
dimension 20
uid 5072,0
)
*804 (MRCItem
litem &687
pos 98
dimension 20
uid 5074,0
)
*805 (MRCItem
litem &688
pos 99
dimension 20
uid 5080,0
)
*806 (MRCItem
litem &689
pos 100
dimension 20
uid 5110,0
)
*807 (MRCItem
litem &690
pos 101
dimension 20
uid 5190,0
)
*808 (MRCItem
litem &691
pos 102
dimension 20
uid 5192,0
)
*809 (MRCItem
litem &692
pos 103
dimension 20
uid 5194,0
)
*810 (MRCItem
litem &693
pos 104
dimension 20
uid 5196,0
)
*811 (MRCItem
litem &694
pos 105
dimension 20
uid 5198,0
)
*812 (MRCItem
litem &695
pos 106
dimension 20
uid 5200,0
)
*813 (MRCItem
litem &696
pos 107
dimension 20
uid 5226,0
)
*814 (MRCItem
litem &697
pos 108
dimension 20
uid 5248,0
)
*815 (MRCItem
litem &698
pos 109
dimension 20
uid 5893,0
)
*816 (MRCItem
litem &699
pos 110
dimension 20
uid 5895,0
)
*817 (MRCItem
litem &700
pos 111
dimension 20
uid 5897,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*818 (MRCItem
litem &580
pos 0
dimension 20
uid 74,0
)
*819 (MRCItem
litem &582
pos 1
dimension 50
uid 75,0
)
*820 (MRCItem
litem &583
pos 2
dimension 100
uid 76,0
)
*821 (MRCItem
litem &584
pos 3
dimension 50
uid 77,0
)
*822 (MRCItem
litem &585
pos 4
dimension 100
uid 78,0
)
*823 (MRCItem
litem &586
pos 5
dimension 100
uid 79,0
)
*824 (MRCItem
litem &587
pos 6
dimension 50
uid 80,0
)
*825 (MRCItem
litem &588
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *826 (LEmptyRow
)
uid 83,0
optionalChildren [
*827 (RefLabelRowHdr
)
*828 (TitleRowHdr
)
*829 (FilterRowHdr
)
*830 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*831 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*832 (GroupColHdr
tm "GroupColHdrMgr"
)
*833 (NameColHdr
tm "GenericNameColHdrMgr"
)
*834 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*835 (InitColHdr
tm "GenericValueColHdrMgr"
)
*836 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*837 (EolColHdr
tm "GenericEolColHdrMgr"
)
*838 (LogGeneric
generic (GiElement
name "C_M00_AXI_ADDR_WIDTH"
type "integer"
value "32"
pr "-- Width of Address Bus"
apr 0
)
uid 3192,0
)
*839 (LogGeneric
generic (GiElement
name "C_M00_AXI_ARUSER_WIDTH"
type "integer"
value "1"
pr "-- Width of User Read Address Bus"
apr 0
)
uid 3194,0
)
*840 (LogGeneric
generic (GiElement
name "C_M00_AXI_AWUSER_WIDTH"
type "integer"
value "1"
pr "-- Width of User Write Address Bus"
apr 0
)
uid 3196,0
)
*841 (LogGeneric
generic (GiElement
name "C_M00_AXI_BURST_LEN"
type "integer"
value "16"
pr "-- Burst Length. Supports 1, 2, 4, 8, 16, 32, 64, 128, 256 burst lengths"
apr 0
)
uid 3198,0
)
*842 (LogGeneric
generic (GiElement
name "C_M00_AXI_BUSER_WIDTH"
type "integer"
value "1"
pr "-- Width of User Response Bus"
apr 0
)
uid 3200,0
)
*843 (LogGeneric
generic (GiElement
name "C_M00_AXI_DATA_WIDTH"
type "integer"
value "64"
pr "-- Width of Data Bus"
apr 0
)
uid 3202,0
)
*844 (LogGeneric
generic (GiElement
name "C_M00_AXI_ID_WIDTH"
type "integer"
value "12"
pr "-- Thread ID Width"
apr 0
)
uid 3204,0
)
*845 (LogGeneric
generic (GiElement
name "C_M00_AXI_RUSER_WIDTH"
type "integer"
value "1"
pr "-- Width of User Read Data Bus"
apr 0
)
uid 3206,0
)
*846 (LogGeneric
generic (GiElement
name "C_M00_AXI_WUSER_WIDTH"
type "integer"
value "1"
pr "-- Width of User Write Data Bus"
apr 0
)
uid 3208,0
)
*847 (LogGeneric
generic (GiElement
name "C_M01_AXI_ADDR_WIDTH"
type "integer"
value "32"
pr "-- Width of Address Bus"
apr 0
)
uid 3210,0
)
*848 (LogGeneric
generic (GiElement
name "C_M01_AXI_ARUSER_WIDTH"
type "integer"
value "1"
pr "-- Width of User Read Address Bus"
apr 0
)
uid 3212,0
)
*849 (LogGeneric
generic (GiElement
name "C_M01_AXI_AWUSER_WIDTH"
type "integer"
value "1"
pr "-- Width of User Write Address Bus"
apr 0
)
uid 3214,0
)
*850 (LogGeneric
generic (GiElement
name "C_M01_AXI_BURST_LEN"
type "integer"
value "4"
pr "-- Burst Length. Supports 1, 2, 4, 8, 16, 32, 64, 128, 256 burst lengths"
apr 0
)
uid 3216,0
)
*851 (LogGeneric
generic (GiElement
name "C_M01_AXI_BUSER_WIDTH"
type "integer"
value "1"
pr "-- Width of User Response Bus"
apr 0
)
uid 3218,0
)
*852 (LogGeneric
generic (GiElement
name "C_M01_AXI_DATA_WIDTH"
type "integer"
value "64"
pr "-- Width of Data Bus"
apr 0
)
uid 3220,0
)
*853 (LogGeneric
generic (GiElement
name "C_M01_AXI_ID_WIDTH"
type "integer"
value "12"
pr "-- Thread ID Width"
apr 0
)
uid 3222,0
)
*854 (LogGeneric
generic (GiElement
name "C_M01_AXI_RUSER_WIDTH"
type "integer"
value "1"
pr "-- Width of User Read Data Bus"
apr 0
)
uid 3224,0
)
*855 (LogGeneric
generic (GiElement
name "C_M01_AXI_WUSER_WIDTH"
type "integer"
value "1"
pr "-- Width of User Write Data Bus"
apr 0
)
uid 3226,0
)
*856 (LogGeneric
generic (GiElement
name "C_S00_AXI_ADDR_WIDTH"
type "integer"
value "18"
)
uid 3228,0
)
*857 (LogGeneric
generic (GiElement
name "C_S00_AXI_ARUSER_WIDTH"
type "integer"
value "1"
)
uid 3230,0
)
*858 (LogGeneric
generic (GiElement
name "C_S00_AXI_AWUSER_WIDTH"
type "integer"
value "1"
)
uid 3232,0
)
*859 (LogGeneric
generic (GiElement
name "C_S00_AXI_BUSER_WIDTH"
type "integer"
value "1"
)
uid 3234,0
)
*860 (LogGeneric
generic (GiElement
name "C_S00_AXI_DATA_WIDTH"
type "integer"
value "32"
)
uid 3236,0
)
*861 (LogGeneric
generic (GiElement
name "C_S00_AXI_ID_WIDTH"
type "integer"
value "12"
pr "-- Users to add parameters here

-- User parameters ends
-- Do not modify the parameters beyond this line


-- Parameters of Axi Slave Bus Interface S00_AXI"
apr 0
)
uid 3238,0
)
*862 (LogGeneric
generic (GiElement
name "C_S00_AXI_RUSER_WIDTH"
type "integer"
value "1"
)
uid 3240,0
)
*863 (LogGeneric
generic (GiElement
name "C_S00_AXI_WUSER_WIDTH"
type "integer"
value "1"
)
uid 3242,0
)
*864 (LogGeneric
generic (GiElement
name "C_SLV_ADDR_WIDTH"
type "integer"
value "16"
)
uid 3244,0
)
*865 (LogGeneric
generic (GiElement
name "C_SLV_DATA_WIDTH"
type "integer"
value "32"
)
uid 3246,0
)
*866 (LogGeneric
generic (GiElement
name "C_SYNC_WIDTH"
type "integer"
value "8"
)
uid 5249,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*867 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *868 (MRCItem
litem &826
pos 29
dimension 20
)
uid 97,0
optionalChildren [
*869 (MRCItem
litem &827
pos 0
dimension 20
uid 98,0
)
*870 (MRCItem
litem &828
pos 1
dimension 23
uid 99,0
)
*871 (MRCItem
litem &829
pos 2
hidden 1
dimension 20
uid 100,0
)
*872 (MRCItem
litem &838
pos 0
dimension 20
uid 3191,0
)
*873 (MRCItem
litem &839
pos 1
dimension 20
uid 3193,0
)
*874 (MRCItem
litem &840
pos 2
dimension 20
uid 3195,0
)
*875 (MRCItem
litem &841
pos 3
dimension 20
uid 3197,0
)
*876 (MRCItem
litem &842
pos 4
dimension 20
uid 3199,0
)
*877 (MRCItem
litem &843
pos 5
dimension 20
uid 3201,0
)
*878 (MRCItem
litem &844
pos 6
dimension 20
uid 3203,0
)
*879 (MRCItem
litem &845
pos 7
dimension 20
uid 3205,0
)
*880 (MRCItem
litem &846
pos 8
dimension 20
uid 3207,0
)
*881 (MRCItem
litem &847
pos 9
dimension 20
uid 3209,0
)
*882 (MRCItem
litem &848
pos 10
dimension 20
uid 3211,0
)
*883 (MRCItem
litem &849
pos 11
dimension 20
uid 3213,0
)
*884 (MRCItem
litem &850
pos 12
dimension 20
uid 3215,0
)
*885 (MRCItem
litem &851
pos 13
dimension 20
uid 3217,0
)
*886 (MRCItem
litem &852
pos 14
dimension 20
uid 3219,0
)
*887 (MRCItem
litem &853
pos 15
dimension 20
uid 3221,0
)
*888 (MRCItem
litem &854
pos 16
dimension 20
uid 3223,0
)
*889 (MRCItem
litem &855
pos 17
dimension 20
uid 3225,0
)
*890 (MRCItem
litem &856
pos 18
dimension 20
uid 3227,0
)
*891 (MRCItem
litem &857
pos 19
dimension 20
uid 3229,0
)
*892 (MRCItem
litem &858
pos 20
dimension 20
uid 3231,0
)
*893 (MRCItem
litem &859
pos 21
dimension 20
uid 3233,0
)
*894 (MRCItem
litem &860
pos 22
dimension 20
uid 3235,0
)
*895 (MRCItem
litem &861
pos 23
dimension 20
uid 3237,0
)
*896 (MRCItem
litem &862
pos 24
dimension 20
uid 3239,0
)
*897 (MRCItem
litem &863
pos 25
dimension 20
uid 3241,0
)
*898 (MRCItem
litem &864
pos 26
dimension 20
uid 3243,0
)
*899 (MRCItem
litem &865
pos 27
dimension 20
uid 3245,0
)
*900 (MRCItem
litem &866
pos 28
dimension 20
uid 5250,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*901 (MRCItem
litem &830
pos 0
dimension 20
uid 102,0
)
*902 (MRCItem
litem &832
pos 1
dimension 50
uid 103,0
)
*903 (MRCItem
litem &833
pos 2
dimension 100
uid 104,0
)
*904 (MRCItem
litem &834
pos 3
dimension 100
uid 105,0
)
*905 (MRCItem
litem &835
pos 4
dimension 50
uid 106,0
)
*906 (MRCItem
litem &836
pos 5
dimension 50
uid 107,0
)
*907 (MRCItem
litem &837
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
