
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.004652                       # Number of seconds simulated
sim_ticks                                1004652072000                       # Number of ticks simulated
final_tick                               1004652072000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 215741                       # Simulator instruction rate (inst/s)
host_op_rate                                   243664                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              385500004                       # Simulator tick rate (ticks/s)
host_mem_usage                                 659748                       # Number of bytes of host memory used
host_seconds                                  2606.10                       # Real time elapsed on the host
sim_insts                                   562241600                       # Number of instructions simulated
sim_ops                                     635013203                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.pwrStateResidencyTicks::UNDEFINED 1004652072000                       # Cumulative time (in ticks) in various power states
system.physmem.bytes_read::cpu.inst         828224384                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data         114190784                       # Number of bytes read from this memory
system.physmem.bytes_read::total            942415168                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst    828224384                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total       828224384                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks     50491584                       # Number of bytes written to this memory
system.physmem.bytes_written::total          50491584                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst           12941006                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data            1784231                       # Number of read requests responded to by this memory
system.physmem.num_reads::total              14725237                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks          788931                       # Number of write requests responded to by this memory
system.physmem.num_writes::total               788931                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst            824389266                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data            113662020                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               938051286                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst       824389266                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total          824389266                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          50257781                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               50257781                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          50257781                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst           824389266                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data           113662020                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              988309067                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1004652072000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups               106258654                       # Number of BP lookups
system.cpu.branchPred.condPredicted          60851693                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2804062                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             59067173                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                50870257                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             86.122722                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                14567989                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             258453                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         3355574                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            3351474                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4100                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        29648                       # Number of mispredicted indirect branches.
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1004652072000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1004652072000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1004652072000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1004652072000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                  224                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1004652072000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       1004652073                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles          406255817                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      614213663                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   106258654                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           68789720                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     378965066                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 5630599                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  953                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         12497                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles            3                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  97427667                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes               1422889                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          788049635                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.879109                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.957127                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                414355275     52.58%     52.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 54607025      6.93%     59.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                319087335     40.49%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            788049635                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.105767                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.611370                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                402091169                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              13145071                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 364586782                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               5652030                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2574583                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             32092843                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                241745                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              687882511                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                396349                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                2574583                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                404217076                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 7404061                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        2085024                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 367866283                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3902608                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              685393051                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                2597356                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 562969                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   7591                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           870306828                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            3182438164                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        888067674                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             795790568                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 74516260                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              51013                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           3713                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3935574                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             85229031                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            51502184                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          20060655                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          7576639                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  680184955                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                6073                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 643985420                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           6282558                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        45177825                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    169206501                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            665                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     788049635                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.817189                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.672974                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           263651890     33.46%     33.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           404810070     51.37%     84.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           119587675     15.18%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       788049635                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu               333323077     94.56%     94.56% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    177      0.00%     94.56% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     94.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     94.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     94.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     94.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     94.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     94.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     94.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     94.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     94.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     94.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     94.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     94.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     94.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     94.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     94.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     94.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     94.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     94.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     94.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     94.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     94.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     94.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     94.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     94.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     94.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     94.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     94.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     94.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     94.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               11104476      3.15%     97.71% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               8056681      2.29%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             506093672     78.59%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              3715200      0.58%     79.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     79.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     79.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     79.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     79.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     79.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     79.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     79.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     79.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc          47348      0.01%     79.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.17% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             83550818     12.97%     92.15% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            50578366      7.85%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              643985420                       # Type of FU issued
system.cpu.iq.rate                           0.641003                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                   352484411                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.547348                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         2434787412                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         725381830                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    642294486                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  32                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              996469815                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      16                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads         13401402                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      3835915                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1364                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        13111                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      1575219                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       302086                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            84                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2574583                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 6234616                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                323839                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           680192005                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            591149                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              85229031                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             51502184                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               3499                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  46193                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                145717                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          13111                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1315998                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1376386                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              2692384                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             642869731                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              83356007                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1115689                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                           977                       # number of nop insts executed
system.cpu.iew.exec_refs                    133850562                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 98041693                       # Number of branches executed
system.cpu.iew.exec_stores                   50494555                       # Number of stores executed
system.cpu.iew.exec_rate                     0.639893                       # Inst execution rate
system.cpu.iew.wb_sent                      642315244                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     642294502                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 405566153                       # num instructions producing a value
system.cpu.iew.wb_consumers                 892964132                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.639320                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.454180                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        45179715                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            5408                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2563346                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    781186580                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.812883                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.992782                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    295607330     37.84%     37.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    407949575     52.22%     90.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     49309831      6.31%     96.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     14578803      1.87%     98.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2792977      0.36%     98.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       732348      0.09%     98.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      5359372      0.69%     99.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1133075      0.15%     99.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      3723269      0.48%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    781186580                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            562241600                       # Number of instructions committed
system.cpu.commit.committedOps              635013203                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      131320081                       # Number of memory references committed
system.cpu.commit.loads                      81393116                       # Number of loads committed
system.cpu.commit.membars                        2564                       # Number of memory barriers committed
system.cpu.commit.branches                   97382601                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 580172195                       # Number of committed integer instructions.
system.cpu.commit.function_calls             17857549                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        500046726     78.75%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         3599048      0.57%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc        47348      0.01%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        81393116     12.82%     92.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       49926949      7.86%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         635013203                       # Class of committed instruction
system.cpu.commit.bw_lim_events               3723269                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   1457653271                       # The number of ROB reads
system.cpu.rob.rob_writes                  1367249354                       # The number of ROB writes
system.cpu.timesIdled                        11833737                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                       216602438                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   562241600                       # Number of Instructions Simulated
system.cpu.committedOps                     635013203                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.786869                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.786869                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.559638                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.559638                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                763830210                       # number of integer regfile reads
system.cpu.int_regfile_writes               459616625                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                2203440505                       # number of cc regfile reads
system.cpu.cc_regfile_writes                334135041                       # number of cc regfile writes
system.cpu.misc_regfile_reads               131114679                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   5195                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1004652072000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           1784199                       # number of replacements
system.cpu.dcache.tags.tagsinuse            31.999923                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           113869044                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1784231                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             63.819676                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          14356000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    31.999923                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         118710541                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        118710541                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1004652072000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     65307940                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        65307940                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     48556102                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       48556102                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         2439                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2439                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         2563                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2563                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data     113864042                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        113864042                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    113864042                       # number of overall hits
system.cpu.dcache.overall_hits::total       113864042                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1846165                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1846165                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1210867                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1210867                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          223                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          223                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data           11                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total           11                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data      3057032                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3057032                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3057032                       # number of overall misses
system.cpu.dcache.overall_misses::total       3057032                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  76248573000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  76248573000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  54316517996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  54316517996                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data      8552000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      8552000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 130565090996                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 130565090996                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 130565090996                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 130565090996                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     67154105                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     67154105                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     49766969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     49766969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         2662                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2662                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         2574                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2574                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    116921074                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    116921074                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    116921074                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    116921074                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.027491                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027491                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.024331                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024331                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.083772                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.083772                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.004274                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.004274                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.026146                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.026146                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.026146                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.026146                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 41301.060848                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41301.060848                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 44857.542567                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44857.542567                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 38349.775785                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 38349.775785                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 42709.756063                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42709.756063                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 42709.756063                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42709.756063                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          483                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          215                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                55                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              26                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.781818                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     8.269231                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       788931                       # number of writebacks
system.cpu.dcache.writebacks::total            788931                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       731175                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       731175                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       541674                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       541674                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          175                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          175                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      1272849                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1272849                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      1272849                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1272849                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1114990                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1114990                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       669193                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       669193                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data           48                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           48                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1784183                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1784183                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1784183                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1784183                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  48400193000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  48400193000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  28302021999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  28302021999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data      2017000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      2017000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  76702214999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  76702214999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  76702214999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  76702214999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.016603                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016603                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.013447                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013447                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.018032                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.018032                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.015260                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015260                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.015260                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015260                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 43408.634158                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43408.634158                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 42292.764567                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42292.764567                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 42020.833333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42020.833333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 42990.105275                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42990.105275                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 42990.105275                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42990.105275                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1004652072000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements          12940973                       # number of replacements
system.cpu.icache.tags.tagsinuse            31.999949                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            83942085                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          12941005                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              6.486520                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle           7254000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    31.999949                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999998                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         110368672                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        110368672                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1004652072000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     83942085                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        83942085                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      83942085                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         83942085                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     83942085                       # number of overall hits
system.cpu.icache.overall_hits::total        83942085                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst     13485582                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      13485582                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst     13485582                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       13485582                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst     13485582                       # number of overall misses
system.cpu.icache.overall_misses::total      13485582                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 586551618999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 586551618999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 586551618999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 586551618999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 586551618999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 586551618999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     97427667                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     97427667                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     97427667                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     97427667                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     97427667                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     97427667                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.138416                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.138416                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.138416                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.138416                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.138416                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.138416                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 43494.720435                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43494.720435                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 43494.720435                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43494.720435                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 43494.720435                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43494.720435                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           53                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     8.833333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks     12940973                       # number of writebacks
system.cpu.icache.writebacks::total          12940973                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst       544576                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       544576                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst       544576                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       544576                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst       544576                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       544576                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst     12941006                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     12941006                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst     12941006                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     12941006                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst     12941006                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     12941006                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 548209208999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 548209208999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 548209208999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 548209208999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 548209208999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 548209208999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.132827                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.132827                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.132827                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.132827                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.132827                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.132827                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 42362.178721                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42362.178721                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 42362.178721                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42362.178721                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 42362.178721                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42362.178721                       # average overall mshr miss latency
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.membus.snoop_filter.tot_requests      30366264                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     14825786                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests        91124                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1004652072000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           14038623                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       788931                       # Transaction distribution
system.membus.trans_dist::WritebackClean     12940973                       # Transaction distribution
system.membus.trans_dist::CleanEvict           995268                       # Transaction distribution
system.membus.trans_dist::ReadExReq            686613                       # Transaction distribution
system.membus.trans_dist::ReadExResp           686613                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq       12941006                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1097618                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.physmem.port     38822984                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.physmem.port      5352661                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               44175645                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.physmem.port   1656446592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.physmem.port    164682368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1821128960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          15547336                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.006302                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.079136                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                15449354     99.37%     99.37% # Request fanout histogram
system.membus.snoop_fanout::1                   97982      0.63%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            15547336                       # Request fanout histogram
system.membus.reqLayer0.occupancy         85578389752                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               8.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        64705025000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy         8921155000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
