
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'bertelem' on host 'tdell5823.ensieta.ecole' (Linux_x86_64 version 4.19.0-22-amd64) on Mon Feb 20 14:21:39 CET 2023
INFO: [HLS 200-10] On os Debian GNU/Linux 10 (buster)
INFO: [HLS 200-10] In directory '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn'
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-10] Creating and opening project '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj'.
INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1'.
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
***** C/RTL SYNTHESIS *****
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_batchnorm.h:79:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:60:68
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:60:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:76:71
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:76:75
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:80:67
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:80:71
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:35:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:36:5
WARNING: [HLS 200-471] Dataflow form checks found 12 issue(s) in file firmware/myproject.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 940.711 ; gain = 526.004 ; free physical = 25462 ; free virtual = 28130
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 940.711 ; gain = 526.004 ; free physical = 25462 ; free virtual = 28131
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:60) in function 'void nnet::dense<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>(hls::stream<FORWARD_REFERENCE>&, hls::stream<FORWARD_REFERENCE>&, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LinearPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:45) in function 'void nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, linear_config9>(hls::stream<FORWARD_REFERENCE>&, hls::stream<FORWARD_REFERENCE>&)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:229) in function 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:220) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[].1' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:224).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:235).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:285).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::linear<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, linear_config3>' (firmware/nnet_utils/nnet_activation_stream.h:47).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:277).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:85).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::linear<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, linear_config3>' (firmware/nnet_utils/nnet_activation_stream.h:47).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:70).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:224).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:235).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:195).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>, config7>' (firmware/nnet_utils/nnet_batchnorm_stream.h:63).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, config5>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:195).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:238).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:251).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>, config7>' (firmware/nnet_utils/nnet_batchnorm_stream.h:46).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_dense_stream.h:48).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>::operator[]' into 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>, config7>' (firmware/nnet_utils/nnet_batchnorm_stream.h:63).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>, config7>' (firmware/nnet_utils/nnet_batchnorm_stream.h:63).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_wrapper<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_stream.h:22).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>' (firmware/nnet_utils/nnet_dense_stream.h:62).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, linear_config9>' (firmware/nnet_utils/nnet_activation_stream.h:47).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>::operator[]' into 'nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, linear_config9>' (firmware/nnet_utils/nnet_activation_stream.h:47).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 946.219 ; gain = 531.512 ; free physical = 25359 ; free virtual = 28037
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:53) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:22->firmware/nnet_utils/nnet_pooling_stream.h:195->firmware/nnet_utils/nnet_pooling_stream.h:238->firmware/nnet_utils/nnet_pooling_stream.h:251) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_wrapper<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_wrapper<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1068.711 ; gain = 654.004 ; free physical = 25306 ; free virtual = 27987
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:64) into a 192-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) into a 512-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_batchnorm_stream.h:52) into a 768-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:42) into a 192-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:42) into a 16-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:58) into a 16-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:265) into a 192-bit variable.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:189) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>'.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:60) in function 'nnet::relu<nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:234) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:186) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BatchNormLoop' (firmware/nnet_utils/nnet_batchnorm_stream.h:48) in function 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>, config7>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LinearActLoop' (firmware/nnet_utils/nnet_activation_stream.h:38) in function 'nnet::linear<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, linear_config3>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:79) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:15:50).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:188:82).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:188:75).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:188) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:67) in function 'nnet::relu<nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config4>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_pooling_stream.h:175) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' completely with a factor of 127.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:186) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:190) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'BatchNormpack' (firmware/nnet_utils/nnet_batchnorm_stream.h:55) in function 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>, config7>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'LinearPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:45) in function 'nnet::linear<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, linear_config3>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:46) in function 'nnet::dense<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:283) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_wrapper<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_wrapper<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:220) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:227) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:188) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:190) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:191) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:200) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:202) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:229) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:188) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:190) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:200) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 3.
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.1' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer3_out.V.data.V' (firmware/myproject.cpp:62) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.data.V' (firmware/myproject.cpp:66) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:70) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer7_out.V.data.V' (firmware/myproject.cpp:74) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:58) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer8_out.V.data.V' (firmware/myproject.cpp:78) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer9_out.V.data.V' (firmware/myproject.cpp:26) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'input_1.V.data.V' (firmware/myproject.cpp:25) .
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:172) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.1'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 's7.V'  accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_batchnorm_stream.h:63:148), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 's7.V'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'b7.V'  accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_batchnorm_stream.h:63:148), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'b7.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.V' (firmware/nnet_utils/nnet_dense_stream.h:38) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:217) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:217) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer3_out.V.data.V' (firmware/myproject.cpp:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V.data.V' (firmware/myproject.cpp:66) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V.data.V' (firmware/myproject.cpp:70) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer7_out.V.data.V' (firmware/myproject.cpp:74) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer8_out.V.data.V' (firmware/myproject.cpp:78) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer9_out.V.data.V' (firmware/myproject.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_1.V.data.V' (firmware/myproject.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:217) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:217) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_conv_stream.h:277->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:53) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_wrapper<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:56->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_wrapper<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:125->firmware/nnet_utils/nnet_dense_stream.h:22) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 8 process function(s): 
	 'Block__proc'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>'
	 'nnet::linear<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, linear_config3>'
	 'nnet::relu<nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config4>'
	 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>'
	 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>, config7>'
	 'nnet::dense<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>'
	 'nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, linear_config9>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:60:74) to (firmware/nnet_utils/nnet_activation_stream.h:60:68) in function 'nnet::relu<nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config4>'... converting 97 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:22:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_mult.h:20:9)...127 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:45:5)...274 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1100.719 ; gain = 686.012 ; free physical = 25178 ; free virtual = 27862
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:233:80) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:78:80) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>'.
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, config5>' to 'shift_line_buffer<array<ap_ufixed,32u>,config5>' (firmware/nnet_utils/nnet_conv_stream.h:214:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' to 'shift_line_buffer<array<ap_fixed,1u>,config2>' (firmware/nnet_utils/nnet_conv_stream.h:214:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, relu_config4>' to 'relu<array,array<ap_ufixed,32u>,relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:60:68)
WARNING: [XFORM 203-631] Renaming function 'nnet::reduce<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0> > >' to 'reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>>' (firmware/nnet_utils/nnet_common.h:55:43)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' to 'pooling2d_cl<array,array<ap_fixed,32u>,config5>' (firmware/nnet_utils/nnet_pooling_stream.h:22:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>, config7>' to 'normalize<array,array<ap_fixed,128u>,config7>' (firmware/nnet_utils/nnet_batchnorm_stream.h:48:148)
WARNING: [XFORM 203-631] Renaming function 'nnet::linear<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, 32u>, linear_config3>' to 'linear<array,array<ap_fixed,32u>,linear_config3>' (firmware/nnet_utils/nnet_activation_stream.h:38:70)
WARNING: [XFORM 203-631] Renaming function 'nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 1u>, linear_config9>' to 'linear<array,array<ap_fixed,1u>,linear_config9>' (firmware/nnet_utils/nnet_activation_stream.h:38:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' to 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8>' (firmware/nnet_utils/nnet_mult.h:20:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 128u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config8>' to 'dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config8>' (firmware/nnet_utils/nnet_dense_stream.h:41:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<6, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' to 'conv_2d_cl<array,array<ap_fixed,32u>,config2>' (firmware/nnet_utils/nnet_conv_stream.h:45:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1276.715 ; gain = 862.008 ; free physical = 25073 ; free virtual = 27761
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed,1u>,config2>' to 'shift_line_buffer_array_ap_fixed_1u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array,array<ap_fixed,32u>,config2>' to 'conv_2d_cl_array_array_ap_fixed_32u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'linear<array,array<ap_fixed,32u>,linear_config3>' to 'linear_array_array_ap_fixed_32u_linear_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array,array<ap_ufixed,32u>,relu_config4>' to 'relu_array_array_ap_ufixed_32u_relu_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_ufixed,32u>,config5>' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>>' to 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_fixed,32u>,config5>' to 'pooling2d_cl_array_array_ap_fixed_32u_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'normalize<array,array<ap_fixed,128u>,config7>' to 'normalize_array_array_ap_fixed_128u_config7_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8>' to 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array,array<ap_fixed<16,6,5,3,0>,1u>,config8>' to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s'.
WARNING: [SYN 201-103] Legalizing function name 'linear<array,array<ap_fixed,1u>,linear_config9>' to 'linear_array_array_ap_fixed_1u_linear_config9_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 44.87 seconds; current allocated memory: 482.116 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 482.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_1u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed,1u>,config2>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 482.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 482.366 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_array_ap_fixed_32u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
WARNING: [SCHED 204-21] Estimated clock period (5.06475ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'conv_2d_cl_array_array_ap_fixed_32u_config2_s' consists of the following:
	'load' operation ('sX_1_loc_1_load', firmware/nnet_utils/nnet_conv_stream.h:308->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) on local variable 'sX_1_loc_1' [837]  (0 ns)
	'add' operation ('add_ln308', firmware/nnet_utils/nnet_conv_stream.h:308->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) [840]  (2.55 ns)
	'select' operation ('select_ln308', firmware/nnet_utils/nnet_conv_stream.h:308->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) [841]  (0.698 ns)
	'store' operation ('sX_1_loc_1_write_ln308', firmware/nnet_utils/nnet_conv_stream.h:308->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103) of variable 'select_ln308', firmware/nnet_utils/nnet_conv_stream.h:308->firmware/nnet_utils/nnet_conv2d_stream.h:85->firmware/nnet_utils/nnet_conv2d_stream.h:103 on local variable 'sX_1_loc_1' [843]  (1.81 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 486.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 490.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_array_array_ap_fixed_32u_linear_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LinearActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 491.130 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 492.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_array_ap_ufixed_32u_relu_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 492.589 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 493.885 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_ufixed_32u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_ufixed,32u>,config5>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 494.714 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 495.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce<ap_ufixed,4,Op_max<ap_ufixed<6,0,0,0,0>>>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 495.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 495.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_fixed_32u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
WARNING: [SCHED 204-68] The II Violation in module 'pooling2d_cl_array_array_ap_fixed_32u_config5_s' (Loop: ReadInputHeight_ReadInputWidth): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sX_write_ln218', firmware/nnet_utils/nnet_pooling_stream.h:218->firmware/nnet_utils/nnet_pooling_stream.h:238->firmware/nnet_utils/nnet_pooling_stream.h:251) of variable 'select_ln218', firmware/nnet_utils/nnet_pooling_stream.h:218->firmware/nnet_utils/nnet_pooling_stream.h:238->firmware/nnet_utils/nnet_pooling_stream.h:251 on static variable 'sX' and 'load' operation ('sX_load', firmware/nnet_utils/nnet_pooling_stream.h:185->firmware/nnet_utils/nnet_pooling_stream.h:238->firmware/nnet_utils/nnet_pooling_stream.h:251) on static variable 'sX'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'pooling2d_cl_array_array_ap_fixed_32u_config5_s' consists of the following:
	'icmp' operation ('icmp_ln203', firmware/nnet_utils/nnet_pooling_stream.h:203->firmware/nnet_utils/nnet_pooling_stream.h:238->firmware/nnet_utils/nnet_pooling_stream.h:251) [646]  (2.47 ns)
	blocking operation 1.96 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 497.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 500.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'normalize_array_array_ap_fixed_128u_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BatchNormLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 502.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 508.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed,ap_fixed<16,6,5,3,0>,config8>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
WARNING: [SCHED 204-21] Estimated clock period (4.52ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' consists of the following:
	wire read on port 'data_120_V_read' (firmware/nnet_utils/nnet_dense_stream.h:14) [135]  (0 ns)
	'mul' operation ('mul_ln1118_128', firmware/nnet_utils/nnet_mult.h:77->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_dense_stream.h:22) [763]  (4.52 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 511.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 515.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 516.331 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 519.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_array_array_ap_fixed_1u_linear_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'linear<array,array<ap_fixed,1u>,linear_config9>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 519.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 519.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 521.100 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.39 seconds; current allocated memory: 529.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 1.33 seconds; current allocated memory: 530.338 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_1u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_buffer_Array_V_0_0' to 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_buffer_Array_V_1182_0' to 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_buffercud' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_1u_config2_s'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 530.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_array_ap_fixed_32u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1183' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_5ns_15s_15_2_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_5s_15s_15_2_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_6ns_15s_15_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_6s_15s_15_2_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_array_ap_fixed_32u_config2_s'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 537.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_array_array_ap_fixed_32u_linear_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_array_array_ap_fixed_32u_linear_config3_s'.
INFO: [HLS 200-111]  Elapsed time: 1.92 seconds; current allocated memory: 555.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_array_ap_ufixed_32u_relu_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_array_ap_ufixed_32u_relu_config4_s'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 559.732 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_ufixed_32u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_0' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_1' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffeOg' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_2' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_bufffYi' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_3' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffg8j' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_4' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffhbi' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_5' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffibs' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_6' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffjbC' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_7' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffkbM' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_8' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_bufflbW' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_9' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffmb6' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_10' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffncg' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_11' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffocq' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_12' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffpcA' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_13' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffqcK' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_14' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffrcU' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_15' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffsc4' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_16' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_bufftde' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_17' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffudo' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_18' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffvdy' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_19' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffwdI' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_20' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffxdS' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_21' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffyd2' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_22' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffzec' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_23' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffAem' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_24' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffBew' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_25' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffCeG' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_26' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffDeQ' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_27' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffEe0' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_28' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffFfa' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_29' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffGfk' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_30' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffHfu' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffer_Array_V_1_0_31' to 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffIfE' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_ufixed_32u_config5_s'.
INFO: [HLS 200-111]  Elapsed time: 1.04 seconds; current allocated memory: 601.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 604.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_fixed_32u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_127' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_fixed_32u_config5_s'.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 629.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'normalize_array_array_ap_fixed_128u_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_13ns_20_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_16ns_20_2_1': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_42_16_1_1': 62 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize_array_array_ap_fixed_128u_config7_s'.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 645.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_11ns_6s_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_11s_6s_16_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s'.
INFO: [HLS 200-111]  Elapsed time: 1.39 seconds; current allocated memory: 661.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s'.
INFO: [HLS 200-111]  Elapsed time: 1.91 seconds; current allocated memory: 698.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_array_array_ap_fixed_1u_linear_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_array_array_ap_fixed_1u_linear_config9_s'.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 702.161 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer9_out_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_in_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0' to 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 712.471 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 197.44 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_5ns_15s_15_2_1_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_5s_15s_15_2_1_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_6s_15s_15_2_1_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_6ns_15s_15_2_1_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_16ns_20_2_1_MulnS_4'
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_13ns_20_2_1_MulnS_5'
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_11s_6s_16_2_1_MulnS_6'
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_11ns_6s_16_2_1_MulnS_7'
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_0_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_1_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_2_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_3_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_4_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_5_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_6_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_7_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_8_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_9_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_10_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_11_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_12_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_13_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_14_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_15_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_16_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_17_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_18_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_19_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_20_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_21_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_22_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_23_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_24_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_25_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_26_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_27_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_28_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_29_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_30_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_31_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_0_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_1_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_2_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_3_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_4_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_5_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_6_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_7_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_8_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_9_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_10_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_11_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_12_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_13_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_14_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_15_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_16_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_17_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_18_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_19_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_20_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_21_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_22_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_23_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_24_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_25_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_26_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_27_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_28_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_29_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_30_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_31_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_0_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_1_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_2_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_3_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_4_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_5_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_6_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_7_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_8_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_9_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_10_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_11_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_12_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_13_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_14_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_15_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_16_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_17_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_18_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_19_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_20_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_21_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_22_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_23_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_24_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_25_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_26_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_27_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_28_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_29_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_30_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_31_V_U(fifo_w6_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_0_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_1_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_2_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_3_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_4_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_5_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_6_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_7_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_8_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_9_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_10_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_11_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_12_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_13_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_14_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_15_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_16_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_17_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_18_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_19_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_20_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_21_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_22_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_23_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_24_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_25_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_26_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_27_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_28_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_29_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_30_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_31_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_linear_array_array_ap_fixed_32u_linear_config3_U0_U(start_for_linear_array_array_ap_fixed_32u_linear_config3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0_U(start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0_U(start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_normalize_array_array_ap_fixed_128u_config7_U0_U(start_for_normalize_array_array_ap_fixed_128u_config7_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO_U(start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_linear_array_array_ap_fixed_1u_linear_config9_U0_U(start_for_linear_array_array_ap_fixed_1u_linear_config9_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 1468.715 ; gain = 1054.008 ; free physical = 24729 ; free virtual = 27503
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
***** C/RTL SYNTHESIS COMPLETED IN 0h1m16s *****
***** VIVADO SYNTHESIS *****

****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source vivado_synth.tcl
# add_files myproject_prj/solution1/syn/vhdl
# synth_design -top myproject -part xc7z020clg484-1
Command: synth_design -top myproject -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22624 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1758.773 ; gain = 217.480 ; free physical = 24046 ; free virtual = 26821
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'myproject' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:33]
INFO: [Synth 8-3491] module 'Block_proc' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/Block_proc.vhd:12' bound to instance 'Block_proc_U0' of component 'Block_proc' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:3502]
INFO: [Synth 8-638] synthesizing module 'Block_proc' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/Block_proc.vhd:28]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/Block_proc.vhd:38]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/Block_proc.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Block_proc' (1#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/Block_proc.vhd:28]
INFO: [Synth 8-3491] module 'conv_2d_cl_array_array_ap_fixed_32u_config2_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:12' bound to instance 'conv_2d_cl_array_array_ap_fixed_32u_config2_U0' of component 'conv_2d_cl_array_array_ap_fixed_32u_config2_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:3516]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_array_ap_fixed_32u_config2_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:126]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:190]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:193]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:207]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1312]
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_1u_config2_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s.vhd:12' bound to instance 'call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017' of component 'shift_line_buffer_array_ap_fixed_1u_config2_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1440]
INFO: [Synth 8-638] synthesizing module 'shift_line_buffer_array_ap_fixed_1u_config2_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s.vhd:40]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s.vhd:49]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s.vhd:52]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb.vhd:59' bound to instance 'line_buffer_Array_V_0_0_U' of component 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s.vhd:80]
INFO: [Synth 8-638] synthesizing module 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_core' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb.vhd:12' bound to instance 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_core_U' of component 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_core' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb.vhd:90]
INFO: [Synth 8-638] synthesizing module 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_core' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb.vhd:29]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_core' (2#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb' (3#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb.vhd:59' bound to instance 'line_buffer_Array_V_1182_0_U' of component 'shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'shift_line_buffer_array_ap_fixed_1u_config2_s' (4#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_1u_config2_s.vhd:40]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_5ns_15s_15_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5ns_15s_15_2_1.vhd:43' bound to instance 'myproject_mul_5ns_15s_15_2_1_U11' of component 'myproject_mul_5ns_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1466]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_5ns_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5ns_15s_15_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_5ns_15s_15_2_1_MulnS_0' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5ns_15s_15_2_1.vhd:9' bound to instance 'myproject_mul_5ns_15s_15_2_1_MulnS_0_U' of component 'myproject_mul_5ns_15s_15_2_1_MulnS_0' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5ns_15s_15_2_1.vhd:72]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_5ns_15s_15_2_1_MulnS_0' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5ns_15s_15_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_5ns_15s_15_2_1_MulnS_0' (5#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5ns_15s_15_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_5ns_15s_15_2_1' (6#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5ns_15s_15_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_5s_15s_15_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5s_15s_15_2_1.vhd:43' bound to instance 'myproject_mul_5s_15s_15_2_1_U12' of component 'myproject_mul_5s_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_5s_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5s_15s_15_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_5s_15s_15_2_1_MulnS_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5s_15s_15_2_1.vhd:9' bound to instance 'myproject_mul_5s_15s_15_2_1_MulnS_1_U' of component 'myproject_mul_5s_15s_15_2_1_MulnS_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5s_15s_15_2_1.vhd:72]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_5s_15s_15_2_1_MulnS_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5s_15s_15_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_5s_15s_15_2_1_MulnS_1' (7#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5s_15s_15_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_5s_15s_15_2_1' (8#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5s_15s_15_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_6s_15s_15_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_6s_15s_15_2_1.vhd:43' bound to instance 'myproject_mul_6s_15s_15_2_1_U13' of component 'myproject_mul_6s_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1496]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_6s_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_6s_15s_15_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_6s_15s_15_2_1_MulnS_2' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_6s_15s_15_2_1.vhd:9' bound to instance 'myproject_mul_6s_15s_15_2_1_MulnS_2_U' of component 'myproject_mul_6s_15s_15_2_1_MulnS_2' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_6s_15s_15_2_1.vhd:72]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_6s_15s_15_2_1_MulnS_2' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_6s_15s_15_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_6s_15s_15_2_1_MulnS_2' (9#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_6s_15s_15_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_6s_15s_15_2_1' (10#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_6s_15s_15_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_5ns_15s_15_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5ns_15s_15_2_1.vhd:43' bound to instance 'myproject_mul_5ns_15s_15_2_1_U14' of component 'myproject_mul_5ns_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1511]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_5s_15s_15_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5s_15s_15_2_1.vhd:43' bound to instance 'myproject_mul_5s_15s_15_2_1_U15' of component 'myproject_mul_5s_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1526]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_6s_15s_15_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_6s_15s_15_2_1.vhd:43' bound to instance 'myproject_mul_6s_15s_15_2_1_U16' of component 'myproject_mul_6s_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1541]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_5s_15s_15_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5s_15s_15_2_1.vhd:43' bound to instance 'myproject_mul_5s_15s_15_2_1_U17' of component 'myproject_mul_5s_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1556]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_6s_15s_15_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_6s_15s_15_2_1.vhd:43' bound to instance 'myproject_mul_6s_15s_15_2_1_U18' of component 'myproject_mul_6s_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1571]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_5ns_15s_15_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5ns_15s_15_2_1.vhd:43' bound to instance 'myproject_mul_5ns_15s_15_2_1_U19' of component 'myproject_mul_5ns_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1586]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_5s_15s_15_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5s_15s_15_2_1.vhd:43' bound to instance 'myproject_mul_5s_15s_15_2_1_U20' of component 'myproject_mul_5s_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1601]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_5ns_15s_15_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5ns_15s_15_2_1.vhd:43' bound to instance 'myproject_mul_5ns_15s_15_2_1_U21' of component 'myproject_mul_5ns_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1616]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_6s_15s_15_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_6s_15s_15_2_1.vhd:43' bound to instance 'myproject_mul_6s_15s_15_2_1_U22' of component 'myproject_mul_6s_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1631]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_6s_15s_15_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_6s_15s_15_2_1.vhd:43' bound to instance 'myproject_mul_6s_15s_15_2_1_U23' of component 'myproject_mul_6s_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1646]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_5s_15s_15_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5s_15s_15_2_1.vhd:43' bound to instance 'myproject_mul_5s_15s_15_2_1_U24' of component 'myproject_mul_5s_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1661]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_5s_15s_15_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5s_15s_15_2_1.vhd:43' bound to instance 'myproject_mul_5s_15s_15_2_1_U25' of component 'myproject_mul_5s_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1676]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_5ns_15s_15_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5ns_15s_15_2_1.vhd:43' bound to instance 'myproject_mul_5ns_15s_15_2_1_U26' of component 'myproject_mul_5ns_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1691]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_5s_15s_15_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5s_15s_15_2_1.vhd:43' bound to instance 'myproject_mul_5s_15s_15_2_1_U27' of component 'myproject_mul_5s_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1706]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_5ns_15s_15_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5ns_15s_15_2_1.vhd:43' bound to instance 'myproject_mul_5ns_15s_15_2_1_U28' of component 'myproject_mul_5ns_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1721]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_5ns_15s_15_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_5ns_15s_15_2_1.vhd:43' bound to instance 'myproject_mul_5ns_15s_15_2_1_U29' of component 'myproject_mul_5ns_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1736]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_6ns_15s_15_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_6ns_15s_15_2_1.vhd:43' bound to instance 'myproject_mul_6ns_15s_15_2_1_U30' of component 'myproject_mul_6ns_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1751]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_6ns_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_6ns_15s_15_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_6ns_15s_15_2_1_MulnS_3' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_6ns_15s_15_2_1.vhd:9' bound to instance 'myproject_mul_6ns_15s_15_2_1_MulnS_3_U' of component 'myproject_mul_6ns_15s_15_2_1_MulnS_3' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_6ns_15s_15_2_1.vhd:72]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_6ns_15s_15_2_1_MulnS_3' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_6ns_15s_15_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_6ns_15s_15_2_1_MulnS_3' (11#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_6ns_15s_15_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_6ns_15s_15_2_1' (12#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_6ns_15s_15_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_6ns_15s_15_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_6ns_15s_15_2_1.vhd:43' bound to instance 'myproject_mul_6ns_15s_15_2_1_U31' of component 'myproject_mul_6ns_15s_15_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1766]
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_data_V_data_V_U' of component 'regslice_both' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1781]
INFO: [Synth 8-638] synthesizing module 'regslice_both' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'ibuf' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:575' bound to instance 'ibuf_inst' of component 'ibuf' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:65]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_ibuf' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_ibuf' (13#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'obuf' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:620' bound to instance 'obuf_inst' of component 'obuf' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:76]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_obuf' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:632]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_obuf' (14#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'regslice_both' (15#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_array_ap_fixed_32u_config2_s' (16#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:126]
INFO: [Synth 8-3491] module 'linear_array_array_ap_fixed_32u_linear_config3_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_32u_linear_config3_s.vhd:12' bound to instance 'linear_array_array_ap_fixed_32u_linear_config3_U0' of component 'linear_array_array_ap_fixed_32u_linear_config3_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:3628]
INFO: [Synth 8-638] synthesizing module 'linear_array_array_ap_fixed_32u_linear_config3_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_32u_linear_config3_s.vhd:219]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_32u_linear_config3_s.vhd:239]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_32u_linear_config3_s.vhd:242]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_32u_linear_config3_s.vhd:246]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_32u_linear_config3_s.vhd:327]
INFO: [Synth 8-256] done synthesizing module 'linear_array_array_ap_fixed_32u_linear_config3_s' (17#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_32u_linear_config3_s.vhd:219]
INFO: [Synth 8-3491] module 'relu_array_array_ap_ufixed_32u_relu_config4_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_ufixed_32u_relu_config4_s.vhd:12' bound to instance 'relu_array_array_ap_ufixed_32u_relu_config4_U0' of component 'relu_array_array_ap_ufixed_32u_relu_config4_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:3833]
INFO: [Synth 8-638] synthesizing module 'relu_array_array_ap_ufixed_32u_relu_config4_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_ufixed_32u_relu_config4_s.vhd:219]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_ufixed_32u_relu_config4_s.vhd:240]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_ufixed_32u_relu_config4_s.vhd:243]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_ufixed_32u_relu_config4_s.vhd:247]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_ufixed_32u_relu_config4_s.vhd:427]
INFO: [Synth 8-256] done synthesizing module 'relu_array_array_ap_ufixed_32u_relu_config4_s' (18#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/relu_array_array_ap_ufixed_32u_relu_config4_s.vhd:219]
INFO: [Synth 8-3491] module 'pooling2d_cl_array_array_ap_fixed_32u_config5_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:12' bound to instance 'pooling2d_cl_array_array_ap_fixed_32u_config5_U0' of component 'pooling2d_cl_array_array_ap_fixed_32u_config5_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:4038]
INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_array_ap_fixed_32u_config5_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:219]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:242]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:245]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:317]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:390]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:957]
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:12' bound to instance 'call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1222]
INFO: [Synth 8-638] synthesizing module 'shift_line_buffer_array_ap_ufixed_32u_config5_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:248]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:257]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:260]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_0_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:378]
INFO: [Synth 8-638] synthesizing module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:74]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:12' bound to instance 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:90]
INFO: [Synth 8-638] synthesizing module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:29]
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core' (19#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' (20#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:74]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_1_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:392]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_2_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:406]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_3_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:420]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_4_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:434]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_5_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:448]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_6_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:462]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_7_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:476]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_8_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:490]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_9_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:504]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_10_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:518]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_11_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:532]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_12_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:546]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_13_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:560]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_14_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:574]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_15_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:588]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_16_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:602]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_17_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:616]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_18_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:630]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_19_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:644]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_20_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:658]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_21_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:672]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_22_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:686]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_23_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:700]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_24_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:714]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_25_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:728]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_26_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:742]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_27_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:756]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_28_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:770]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_29_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:784]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_30_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:798]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe.vhd:59' bound to instance 'line_buffer_Array_V_1_0_31_U' of component 'shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:812]
INFO: [Synth 8-256] done synthesizing module 'shift_line_buffer_array_ap_ufixed_32u_config5_s' (21#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_ufixed_32u_config5_s.vhd:248]
INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1502' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1456]
INFO: [Synth 8-638] synthesizing module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' (22#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:25]
INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1510' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1467]
INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1518' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1478]
INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1526' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1489]
INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1534' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1500]
INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1542' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1511]
INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1550' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1522]
INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1558' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1533]
INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1566' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1544]
INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1574' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1555]
INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1582' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1566]
INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1590' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1577]
INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1598' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1588]
INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1606' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1599]
INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1614' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1610]
INFO: [Synth 8-3491] module 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s.vhd:12' bound to instance 'grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622' of component 'reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:1621]
INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_array_ap_fixed_32u_config5_s' (23#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_32u_config5_s.vhd:219]
INFO: [Synth 8-3491] module 'normalize_array_array_ap_fixed_128u_config7_s' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:12' bound to instance 'normalize_array_array_ap_fixed_128u_config7_U0' of component 'normalize_array_array_ap_fixed_128u_config7_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:4243]
INFO: [Synth 8-638] synthesizing module 'normalize_array_array_ap_fixed_128u_config7_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:507]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:984]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:987]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:991]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:1606]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_16ns_20_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_16ns_20_2_1.vhd:43' bound to instance 'myproject_mul_16s_16ns_20_2_1_U363' of component 'myproject_mul_16s_16ns_20_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:1970]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_16ns_20_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_16ns_20_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_16ns_20_2_1_MulnS_4' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_16ns_20_2_1.vhd:9' bound to instance 'myproject_mul_16s_16ns_20_2_1_MulnS_4_U' of component 'myproject_mul_16s_16ns_20_2_1_MulnS_4' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_16ns_20_2_1.vhd:72]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_16ns_20_2_1_MulnS_4' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_16ns_20_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_16ns_20_2_1_MulnS_4' (24#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_16ns_20_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_16ns_20_2_1' (25#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_16ns_20_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_16ns_20_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_16ns_20_2_1.vhd:43' bound to instance 'myproject_mul_16s_16ns_20_2_1_U364' of component 'myproject_mul_16s_16ns_20_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:1985]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_16ns_20_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_16ns_20_2_1.vhd:43' bound to instance 'myproject_mul_16s_16ns_20_2_1_U365' of component 'myproject_mul_16s_16ns_20_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:2000]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_16ns_20_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_16ns_20_2_1.vhd:43' bound to instance 'myproject_mul_16s_16ns_20_2_1_U366' of component 'myproject_mul_16s_16ns_20_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:2015]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_13ns_20_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_13ns_20_2_1.vhd:43' bound to instance 'myproject_mul_16s_13ns_20_2_1_U367' of component 'myproject_mul_16s_13ns_20_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:2030]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_13ns_20_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_13ns_20_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_13ns_20_2_1_MulnS_5' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_13ns_20_2_1.vhd:9' bound to instance 'myproject_mul_16s_13ns_20_2_1_MulnS_5_U' of component 'myproject_mul_16s_13ns_20_2_1_MulnS_5' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_13ns_20_2_1.vhd:72]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_13ns_20_2_1_MulnS_5' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_13ns_20_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_13ns_20_2_1_MulnS_5' (26#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_13ns_20_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_13ns_20_2_1' (27#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_13ns_20_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_16ns_20_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_16ns_20_2_1.vhd:43' bound to instance 'myproject_mul_16s_16ns_20_2_1_U368' of component 'myproject_mul_16s_16ns_20_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:2045]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_16ns_20_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_16ns_20_2_1.vhd:43' bound to instance 'myproject_mul_16s_16ns_20_2_1_U369' of component 'myproject_mul_16s_16ns_20_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:2060]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_16ns_20_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_16ns_20_2_1.vhd:43' bound to instance 'myproject_mul_16s_16ns_20_2_1_U370' of component 'myproject_mul_16s_16ns_20_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:2075]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_16ns_20_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_16ns_20_2_1.vhd:43' bound to instance 'myproject_mul_16s_16ns_20_2_1_U371' of component 'myproject_mul_16s_16ns_20_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:2090]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_16ns_20_2_1' declared at '/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_16ns_20_2_1.vhd:43' bound to instance 'myproject_mul_16s_16ns_20_2_1_U372' of component 'myproject_mul_16s_16ns_20_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:2105]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mux_42_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mux_42_16_1_1' (28#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 16 - type: integer 
	Parameter din33_WIDTH bound to: 16 - type: integer 
	Parameter din34_WIDTH bound to: 16 - type: integer 
	Parameter din35_WIDTH bound to: 16 - type: integer 
	Parameter din36_WIDTH bound to: 16 - type: integer 
	Parameter din37_WIDTH bound to: 16 - type: integer 
	Parameter din38_WIDTH bound to: 16 - type: integer 
	Parameter din39_WIDTH bound to: 16 - type: integer 
	Parameter din40_WIDTH bound to: 16 - type: integer 
	Parameter din41_WIDTH bound to: 16 - type: integer 
	Parameter din42_WIDTH bound to: 16 - type: integer 
	Parameter din43_WIDTH bound to: 16 - type: integer 
	Parameter din44_WIDTH bound to: 16 - type: integer 
	Parameter din45_WIDTH bound to: 16 - type: integer 
	Parameter din46_WIDTH bound to: 16 - type: integer 
	Parameter din47_WIDTH bound to: 16 - type: integer 
	Parameter din48_WIDTH bound to: 16 - type: integer 
	Parameter din49_WIDTH bound to: 16 - type: integer 
	Parameter din50_WIDTH bound to: 16 - type: integer 
	Parameter din51_WIDTH bound to: 16 - type: integer 
	Parameter din52_WIDTH bound to: 16 - type: integer 
	Parameter din53_WIDTH bound to: 16 - type: integer 
	Parameter din54_WIDTH bound to: 16 - type: integer 
	Parameter din55_WIDTH bound to: 16 - type: integer 
	Parameter din56_WIDTH bound to: 16 - type: integer 
	Parameter din57_WIDTH bound to: 16 - type: integer 
	Parameter din58_WIDTH bound to: 16 - type: integer 
	Parameter din59_WIDTH bound to: 16 - type: integer 
	Parameter din60_WIDTH bound to: 16 - type: integer 
	Parameter din61_WIDTH bound to: 16 - type: integer 
	Parameter din62_WIDTH bound to: 16 - type: integer 
	Parameter din63_WIDTH bound to: 16 - type: integer 
	Parameter din64_WIDTH bound to: 16 - type: integer 
	Parameter din65_WIDTH bound to: 16 - type: integer 
	Parameter din66_WIDTH bound to: 16 - type: integer 
	Parameter din67_WIDTH bound to: 16 - type: integer 
	Parameter din68_WIDTH bound to: 16 - type: integer 
	Parameter din69_WIDTH bound to: 16 - type: integer 
	Parameter din70_WIDTH bound to: 16 - type: integer 
	Parameter din71_WIDTH bound to: 16 - type: integer 
	Parameter din72_WIDTH bound to: 16 - type: integer 
	Parameter din73_WIDTH bound to: 16 - type: integer 
	Parameter din74_WIDTH bound to: 16 - type: integer 
	Parameter din75_WIDTH bound to: 16 - type: integer 
	Parameter din76_WIDTH bound to: 16 - type: integer 
	Parameter din77_WIDTH bound to: 16 - type: integer 
	Parameter din78_WIDTH bound to: 16 - type: integer 
	Parameter din79_WIDTH bound to: 16 - type: integer 
	Parameter din80_WIDTH bound to: 16 - type: integer 
	Parameter din81_WIDTH bound to: 16 - type: integer 
	Parameter din82_WIDTH bound to: 16 - type: integer 
	Parameter din83_WIDTH bound to: 16 - type: integer 
	Parameter din84_WIDTH bound to: 16 - type: integer 
	Parameter din85_WIDTH bound to: 16 - type: integer 
	Parameter din86_WIDTH bound to: 16 - type: integer 
	Parameter din87_WIDTH bound to: 16 - type: integer 
	Parameter din88_WIDTH bound to: 16 - type: integer 
	Parameter din89_WIDTH bound to: 16 - type: integer 
	Parameter din90_WIDTH bound to: 16 - type: integer 
	Parameter din91_WIDTH bound to: 16 - type: integer 
	Parameter din92_WIDTH bound to: 16 - type: integer 
	Parameter din93_WIDTH bound to: 16 - type: integer 
	Parameter din94_WIDTH bound to: 16 - type: integer 
	Parameter din95_WIDTH bound to: 16 - type: integer 
	Parameter din96_WIDTH bound to: 16 - type: integer 
	Parameter din97_WIDTH bound to: 16 - type: integer 
	Parameter din98_WIDTH bound to: 16 - type: integer 
	Parameter din99_WIDTH bound to: 16 - type: integer 
	Parameter din100_WIDTH bound to: 16 - type: integer 
	Parameter din101_WIDTH bound to: 16 - type: integer 
	Parameter din102_WIDTH bound to: 16 - type: integer 
	Parameter din103_WIDTH bound to: 16 - type: integer 
	Parameter din104_WIDTH bound to: 16 - type: integer 
	Parameter din105_WIDTH bound to: 16 - type: integer 
	Parameter din106_WIDTH bound to: 16 - type: integer 
	Parameter din107_WIDTH bound to: 16 - type: integer 
	Parameter din108_WIDTH bound to: 16 - type: integer 
	Parameter din109_WIDTH bound to: 16 - type: integer 
	Parameter din110_WIDTH bound to: 16 - type: integer 
	Parameter din111_WIDTH bound to: 16 - type: integer 
	Parameter din112_WIDTH bound to: 16 - type: integer 
	Parameter din113_WIDTH bound to: 16 - type: integer 
	Parameter din114_WIDTH bound to: 16 - type: integer 
	Parameter din115_WIDTH bound to: 16 - type: integer 
	Parameter din116_WIDTH bound to: 16 - type: integer 
	Parameter din117_WIDTH bound to: 16 - type: integer 
	Parameter din118_WIDTH bound to: 16 - type: integer 
	Parameter din119_WIDTH bound to: 16 - type: integer 
	Parameter din120_WIDTH bound to: 16 - type: integer 
	Parameter din121_WIDTH bound to: 16 - type: integer 
	Parameter din122_WIDTH bound to: 16 - type: integer 
	Parameter din123_WIDTH bound to: 16 - type: integer 
	Parameter din124_WIDTH bound to: 16 - type: integer 
	Parameter din125_WIDTH bound to: 16 - type: integer 
	Parameter din126_WIDTH bound to: 16 - type: integer 
	Parameter din127_WIDTH bound to: 16 - type: integer 
	Parameter din128_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mux_1287_16_1_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_1287_16_1_1.vhd:277]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 16 - type: integer 
	Parameter din33_WIDTH bound to: 16 - type: integer 
	Parameter din34_WIDTH bound to: 16 - type: integer 
	Parameter din35_WIDTH bound to: 16 - type: integer 
	Parameter din36_WIDTH bound to: 16 - type: integer 
	Parameter din37_WIDTH bound to: 16 - type: integer 
	Parameter din38_WIDTH bound to: 16 - type: integer 
	Parameter din39_WIDTH bound to: 16 - type: integer 
	Parameter din40_WIDTH bound to: 16 - type: integer 
	Parameter din41_WIDTH bound to: 16 - type: integer 
	Parameter din42_WIDTH bound to: 16 - type: integer 
	Parameter din43_WIDTH bound to: 16 - type: integer 
	Parameter din44_WIDTH bound to: 16 - type: integer 
	Parameter din45_WIDTH bound to: 16 - type: integer 
	Parameter din46_WIDTH bound to: 16 - type: integer 
	Parameter din47_WIDTH bound to: 16 - type: integer 
	Parameter din48_WIDTH bound to: 16 - type: integer 
	Parameter din49_WIDTH bound to: 16 - type: integer 
	Parameter din50_WIDTH bound to: 16 - type: integer 
	Parameter din51_WIDTH bound to: 16 - type: integer 
	Parameter din52_WIDTH bound to: 16 - type: integer 
	Parameter din53_WIDTH bound to: 16 - type: integer 
	Parameter din54_WIDTH bound to: 16 - type: integer 
	Parameter din55_WIDTH bound to: 16 - type: integer 
	Parameter din56_WIDTH bound to: 16 - type: integer 
	Parameter din57_WIDTH bound to: 16 - type: integer 
	Parameter din58_WIDTH bound to: 16 - type: integer 
	Parameter din59_WIDTH bound to: 16 - type: integer 
	Parameter din60_WIDTH bound to: 16 - type: integer 
	Parameter din61_WIDTH bound to: 16 - type: integer 
	Parameter din62_WIDTH bound to: 16 - type: integer 
	Parameter din63_WIDTH bound to: 16 - type: integer 
	Parameter din64_WIDTH bound to: 16 - type: integer 
	Parameter din65_WIDTH bound to: 16 - type: integer 
	Parameter din66_WIDTH bound to: 16 - type: integer 
	Parameter din67_WIDTH bound to: 16 - type: integer 
	Parameter din68_WIDTH bound to: 16 - type: integer 
	Parameter din69_WIDTH bound to: 16 - type: integer 
	Parameter din70_WIDTH bound to: 16 - type: integer 
	Parameter din71_WIDTH bound to: 16 - type: integer 
	Parameter din72_WIDTH bound to: 16 - type: integer 
	Parameter din73_WIDTH bound to: 16 - type: integer 
	Parameter din74_WIDTH bound to: 16 - type: integer 
	Parameter din75_WIDTH bound to: 16 - type: integer 
	Parameter din76_WIDTH bound to: 16 - type: integer 
	Parameter din77_WIDTH bound to: 16 - type: integer 
	Parameter din78_WIDTH bound to: 16 - type: integer 
	Parameter din79_WIDTH bound to: 16 - type: integer 
	Parameter din80_WIDTH bound to: 16 - type: integer 
	Parameter din81_WIDTH bound to: 16 - type: integer 
	Parameter din82_WIDTH bound to: 16 - type: integer 
	Parameter din83_WIDTH bound to: 16 - type: integer 
	Parameter din84_WIDTH bound to: 16 - type: integer 
	Parameter din85_WIDTH bound to: 16 - type: integer 
	Parameter din86_WIDTH bound to: 16 - type: integer 
	Parameter din87_WIDTH bound to: 16 - type: integer 
	Parameter din88_WIDTH bound to: 16 - type: integer 
	Parameter din89_WIDTH bound to: 16 - type: integer 
	Parameter din90_WIDTH bound to: 16 - type: integer 
	Parameter din91_WIDTH bound to: 16 - type: integer 
	Parameter din92_WIDTH bound to: 16 - type: integer 
	Parameter din93_WIDTH bound to: 16 - type: integer 
	Parameter din94_WIDTH bound to: 16 - type: integer 
	Parameter din95_WIDTH bound to: 16 - type: integer 
	Parameter din96_WIDTH bound to: 16 - type: integer 
	Parameter din97_WIDTH bound to: 16 - type: integer 
	Parameter din98_WIDTH bound to: 16 - type: integer 
	Parameter din99_WIDTH bound to: 16 - type: integer 
	Parameter din100_WIDTH bound to: 16 - type: integer 
	Parameter din101_WIDTH bound to: 16 - type: integer 
	Parameter din102_WIDTH bound to: 16 - type: integer 
	Parameter din103_WIDTH bound to: 16 - type: integer 
	Parameter din104_WIDTH bound to: 16 - type: integer 
	Parameter din105_WIDTH bound to: 16 - type: integer 
	Parameter din106_WIDTH bound to: 16 - type: integer 
	Parameter din107_WIDTH bound to: 16 - type: integer 
	Parameter din108_WIDTH bound to: 16 - type: integer 
	Parameter din109_WIDTH bound to: 16 - type: integer 
	Parameter din110_WIDTH bound to: 16 - type: integer 
	Parameter din111_WIDTH bound to: 16 - type: integer 
	Parameter din112_WIDTH bound to: 16 - type: integer 
	Parameter din113_WIDTH bound to: 16 - type: integer 
	Parameter din114_WIDTH bound to: 16 - type: integer 
	Parameter din115_WIDTH bound to: 16 - type: integer 
	Parameter din116_WIDTH bound to: 16 - type: integer 
	Parameter din117_WIDTH bound to: 16 - type: integer 
	Parameter din118_WIDTH bound to: 16 - type: integer 
	Parameter din119_WIDTH bound to: 16 - type: integer 
	Parameter din120_WIDTH bound to: 16 - type: integer 
	Parameter din121_WIDTH bound to: 16 - type: integer 
	Parameter din122_WIDTH bound to: 16 - type: integer 
	Parameter din123_WIDTH bound to: 16 - type: integer 
	Parameter din124_WIDTH bound to: 16 - type: integer 
	Parameter din125_WIDTH bound to: 16 - type: integer 
	Parameter din126_WIDTH bound to: 16 - type: integer 
	Parameter din127_WIDTH bound to: 16 - type: integer 
	Parameter din128_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mux_1287_16_1_1' (29#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mux_1287_16_1_1.vhd:277]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'normalize_array_array_ap_fixed_128u_config7_s' (30#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/normalize_array_array_ap_fixed_128u_config7_s.vhd:507]
INFO: [Synth 8-638] synthesizing module 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s.vhd:414]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s.vhd:437]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s.vhd:440]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s.vhd:572]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s.vhd:705]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s.vhd:707]
INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.vhd:147]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_11s_6s_16_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_11s_6s_16_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_11s_6s_16_2_1_MulnS_6' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_11s_6s_16_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_11s_6s_16_2_1_MulnS_6' (31#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_11s_6s_16_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_11s_6s_16_2_1' (32#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_11s_6s_16_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_11ns_6s_16_2_1' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_11ns_6s_16_2_1.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_11ns_6s_16_2_1_MulnS_7' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_11ns_6s_16_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_11ns_6s_16_2_1_MulnS_7' (33#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_11ns_6s_16_2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_11ns_6s_16_2_1' (34#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject_mul_11ns_6s_16_2_1.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' (35#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s' (36#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s.vhd:414]
INFO: [Synth 8-638] synthesizing module 'linear_array_array_ap_fixed_1u_linear_config9_s' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_1u_linear_config9_s.vhd:30]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_1u_linear_config9_s.vhd:39]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_1u_linear_config9_s.vhd:42]
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'linear_array_array_ap_fixed_1u_linear_config9_s' (37#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/linear_array_array_ap_fixed_1u_linear_config9_s.vhd:30]
INFO: [Synth 8-638] synthesizing module 'fifo_w6_d16_A' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w6_d16_A_shiftReg' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:23]
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w6_d16_A_shiftReg' (38#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w6_d16_A' (39#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d4_A' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d4_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d4_A_shiftReg' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d4_A.vhd:23]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d4_A_shiftReg' (40#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d4_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d4_A' (41#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d4_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w6_d1_A' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d1_A.vhd:66]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w6_d1_A_shiftReg' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d1_A.vhd:23]
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w6_d1_A_shiftReg' (42#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d1_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w6_d1_A' (43#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d1_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d1_A' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:66]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d1_A_shiftReg' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:23]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d1_A_shiftReg' (44#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d1_A' (45#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w16_d1_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_linear_array_array_ap_fixed_32u_linear_config3_U0' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_linear_array_array_ap_fixed_32u_linear_config3_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_linear_array_array_ap_fixed_32u_linear_config3_U0_shiftReg' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_linear_array_array_ap_fixed_32u_linear_config3_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_linear_array_array_ap_fixed_32u_linear_config3_U0_shiftReg' (46#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_linear_array_array_ap_fixed_32u_linear_config3_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_linear_array_array_ap_fixed_32u_linear_config3_U0' (47#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_linear_array_array_ap_fixed_32u_linear_config3_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0_shiftReg' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0_shiftReg' (48#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0' (49#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0_shiftReg' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0_shiftReg' (50#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0' (51#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_normalize_array_array_ap_fixed_128u_config7_U0' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_normalize_array_array_ap_fixed_128u_config7_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_normalize_array_array_ap_fixed_128u_config7_U0_shiftReg' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_normalize_array_array_ap_fixed_128u_config7_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_normalize_array_array_ap_fixed_128u_config7_U0_shiftReg' (52#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_normalize_array_array_ap_fixed_128u_config7_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_normalize_array_array_ap_fixed_128u_config7_U0' (53#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_normalize_array_array_ap_fixed_128u_config7_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO_shiftReg' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO_shiftReg' (54#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO' (55#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_linear_array_array_ap_fixed_1u_linear_config9_U0' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_linear_array_array_ap_fixed_1u_linear_config9_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_linear_array_array_ap_fixed_1u_linear_config9_U0_shiftReg' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_linear_array_array_ap_fixed_1u_linear_config9_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_linear_array_array_ap_fixed_1u_linear_config9_U0_shiftReg' (56#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_linear_array_array_ap_fixed_1u_linear_config9_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_linear_array_array_ap_fixed_1u_linear_config9_U0' (57#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/start_for_linear_array_array_ap_fixed_1u_linear_config9_U0.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element Block_proc_U0_ap_ready_count_reg was removed.  [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:8611]
WARNING: [Synth 8-6014] Unused sequential element conv_2d_cl_array_array_ap_fixed_32u_config2_U0_ap_ready_count_reg was removed.  [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:8622]
INFO: [Synth 8-256] done synthesizing module 'myproject' (58#1) [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/myproject.vhd:33]
WARNING: [Synth 8-3331] design fifo_w16_d1_A_shiftReg has unconnected port a[0]
WARNING: [Synth 8-3331] design fifo_w6_d1_A_shiftReg has unconnected port a[0]
WARNING: [Synth 8-3331] design myproject_mul_11ns_6s_16_2_1 has unconnected port reset
WARNING: [Synth 8-3331] design myproject_mul_11s_6s_16_2_1 has unconnected port reset
WARNING: [Synth 8-3331] design dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s has unconnected port data_stream_V_data_12_V_dout[5]
WARNING: [Synth 8-3331] design dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s has unconnected port data_stream_V_data_12_V_dout[4]
WARNING: [Synth 8-3331] design dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s has unconnected port data_stream_V_data_12_V_dout[3]
WARNING: [Synth 8-3331] design dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s has unconnected port data_stream_V_data_12_V_dout[2]
WARNING: [Synth 8-3331] design dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s has unconnected port data_stream_V_data_12_V_dout[1]
WARNING: [Synth 8-3331] design dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s has unconnected port data_stream_V_data_12_V_dout[0]
WARNING: [Synth 8-3331] design myproject_mul_16s_16ns_20_2_1 has unconnected port reset
WARNING: [Synth 8-3331] design myproject_mul_16s_13ns_20_2_1 has unconnected port reset
WARNING: [Synth 8-3331] design reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s has unconnected port ap_rst
WARNING: [Synth 8-3331] design shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe has unconnected port reset
WARNING: [Synth 8-3331] design shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe has unconnected port ce0
WARNING: [Synth 8-3331] design myproject_mul_6ns_15s_15_2_1 has unconnected port reset
WARNING: [Synth 8-3331] design myproject_mul_5ns_15s_15_2_1 has unconnected port reset
WARNING: [Synth 8-3331] design myproject_mul_5s_15s_15_2_1 has unconnected port reset
WARNING: [Synth 8-3331] design myproject_mul_6s_15s_15_2_1 has unconnected port reset
WARNING: [Synth 8-3331] design shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb has unconnected port reset
WARNING: [Synth 8-3331] design shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb has unconnected port ce0
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1883.523 ; gain = 342.230 ; free physical = 23989 ; free virtual = 26767
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1898.367 ; gain = 357.074 ; free physical = 24002 ; free virtual = 26780
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1906.371 ; gain = 365.078 ; free physical = 24002 ; free virtual = 26780
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-4471] merging register 'kernel_data_V_1183_reg[15:0]' into 'kernel_data_V_1183_ret_reg_29681_reg[15:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1996]
INFO: [Synth 8-4471] merging register 'kernel_data_V_2_reg[15:0]' into 'kernel_data_V_2_ret_reg_29704_reg[15:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2007]
INFO: [Synth 8-4471] merging register 'kernel_data_V_4_reg[15:0]' into 'kernel_data_V_4_ret_reg_29732_reg[15:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2018]
INFO: [Synth 8-4471] merging register 'kernel_data_V_5_reg[15:0]' into 'kernel_data_V_5_ret_reg_29759_reg[15:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2029]
INFO: [Synth 8-4471] merging register 'kernel_data_V_7_reg[15:0]' into 'kernel_data_V_7_ret_reg_29781_reg[15:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2040]
INFO: [Synth 8-4471] merging register 'kernel_data_V_8_reg[15:0]' into 'kernel_data_V_8_ret_reg_29809_reg[15:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2051]
WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_0_ret_reg_29654_pp0_iter2_reg_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2299]
WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_0_ret_reg_29654_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2299]
WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_3_ret_reg_29645_pp0_iter2_reg_reg' and it is trimmed from '16' to '14' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2304]
WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_3_ret_reg_29645_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2304]
WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_6_ret_reg_29622_pp0_iter4_reg_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2312]
WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_6_ret_reg_29622_pp0_iter3_reg_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2311]
WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_6_ret_reg_29622_pp0_iter2_reg_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2310]
WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_6_ret_reg_29622_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2310]
WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_1183_ret_reg_29681_pp0_iter3_reg_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2301]
WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_1183_ret_reg_29681_pp0_iter2_reg_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2300]
WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_2_ret_reg_29704_pp0_iter3_reg_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2303]
WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_2_ret_reg_29704_pp0_iter2_reg_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2302]
WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_4_ret_reg_29732_pp0_iter3_reg_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2306]
WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_4_ret_reg_29732_pp0_iter2_reg_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2305]
WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_5_ret_reg_29759_pp0_iter4_reg_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2309]
WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_5_ret_reg_29759_pp0_iter3_reg_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2308]
WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_5_ret_reg_29759_pp0_iter2_reg_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2307]
WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_7_ret_reg_29781_pp0_iter4_reg_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2315]
WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_7_ret_reg_29781_pp0_iter3_reg_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2314]
WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_7_ret_reg_29781_pp0_iter2_reg_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2313]
WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_8_ret_reg_29809_pp0_iter3_reg_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2317]
WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_8_ret_reg_29809_pp0_iter2_reg_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2316]
INFO: [Synth 8-4471] merging register 'kernel_data_V_0_ret_reg_29654_reg[14:0]' into 'trunc_ln269_1_reg_29666_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2299]
INFO: [Synth 8-4471] merging register 'trunc_ln269_reg_29633_reg[14:0]' into 'kernel_data_V_6_ret_reg_29622_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2341]
INFO: [Synth 8-4471] merging register 'trunc_ln269_1_reg_29666_pp0_iter2_reg_reg[14:0]' into 'kernel_data_V_0_ret_reg_29654_pp0_iter2_reg_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2328]
INFO: [Synth 8-4471] merging register 'trunc_ln269_reg_29633_pp0_iter2_reg_reg[14:0]' into 'kernel_data_V_6_ret_reg_29622_pp0_iter2_reg_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2341]
INFO: [Synth 8-4471] merging register 'trunc_ln269_reg_29633_pp0_iter3_reg_reg[14:0]' into 'kernel_data_V_6_ret_reg_29622_pp0_iter3_reg_reg[14:0]' [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2342]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/fifo_w6_d16_A.vhd:102]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2036.754 ; gain = 495.461 ; free physical = 23735 ; free virtual = 26515
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |myproject__GB0 |           1|     32014|
|2     |myproject__GB1 |           1|     20291|
+------+---------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     15 Bit       Adders := 77    
	   2 Input     15 Bit       Adders := 21    
	   3 Input     14 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 32    
	   3 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 109   
	   3 Input      6 Bit       Adders := 128   
	   2 Input      5 Bit       Adders := 116   
	   3 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 37    
	   2 Input      2 Bit       Adders := 140   
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              768 Bit    Registers := 1     
	               32 Bit    Registers := 14    
	               20 Bit    Registers := 32    
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 77    
	               15 Bit    Registers := 40    
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 1037  
	                5 Bit    Registers := 132   
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 44    
	                2 Bit    Registers := 144   
	                1 Bit    Registers := 655   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 321   
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	  12 Input     11 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 160   
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 96    
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 40    
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 854   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module myproject 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_linear_array_array_ap_fixed_1u_linear_config9_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_linear_array_array_ap_fixed_1u_linear_config9_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module linear_array_array_ap_fixed_32u_linear_config3_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module relu_array_array_ap_ufixed_32u_relu_config4_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 32    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 39    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 32    
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module shift_line_buffer_array_ap_ufixed_32u_config5_s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s__1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
Module reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s__2 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
Module reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s__3 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
Module reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s__4 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
Module reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s__5 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
Module reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s__6 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
Module reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s__7 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
Module reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s__8 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
Module reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s__9 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
Module reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s__10 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
Module reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s__11 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
Module reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s__12 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
Module reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s__13 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
Module reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s__14 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
Module reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s__15 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
Module reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
Module pooling2d_cl_array_array_ap_fixed_32u_config5_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                6 Bit    Registers := 192   
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 64    
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module myproject_mux_42_16_1_1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_1287_16_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 127   
Module myproject_mux_42_16_1_1__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module myproject_mux_42_16_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module normalize_array_array_ap_fixed_128u_config7_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 32    
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              768 Bit    Registers := 1     
	               20 Bit    Registers := 32    
	               16 Bit    Registers := 63    
	               13 Bit    Registers := 2     
	                6 Bit    Registers := 32    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   3 Input     13 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     15 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 3     
	   3 Input     14 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 4     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 28    
	   3 Input      6 Bit       Adders := 32    
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 17    
	   2 Input      4 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 5     
+---Registers : 
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 152   
	                5 Bit    Registers := 32    
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 3     
Module dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 127   
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	  12 Input     11 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xil_defaultlib_ibuf__1 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xil_defaultlib_obuf__1 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module linear_array_array_ap_fixed_1u_linear_config9_s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_normalize_array_array_ap_fixed_128u_config7_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_normalize_array_array_ap_fixed_128u_config7_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d1_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fifo_w16_d1_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__2 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__3 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__4 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__5 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__6 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__7 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__8 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__9 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__10 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__11 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__12 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__13 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__14 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__15 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__16 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__17 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__18 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__19 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__20 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__21 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__22 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__23 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__24 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__25 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__26 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__27 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w16_d4_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__28 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__29 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__30 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__31 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__32 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__33 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__34 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__35 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__36 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__37 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__38 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__39 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__40 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__41 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__42 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__43 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__44 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__45 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__46 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__47 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__48 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__49 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__50 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__51 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__52 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__53 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__54 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__55 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__56 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__57 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__58 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__59 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__60 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__61 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__62 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__63 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__64 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__65 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__66 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__67 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__68 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__69 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__70 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__71 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__72 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__73 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__74 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__75 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__76 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__77 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__78 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__79 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__80 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__81 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__82 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__83 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__84 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__85 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__86 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__87 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__88 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__89 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__90 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__91 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__92 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__93 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__94 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__95 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__96 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__97 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__98 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__99 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__100 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__101 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__102 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__103 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__104 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__105 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__106 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__107 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__108 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__109 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__110 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__111 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__112 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__113 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__114 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__115 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__116 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__117 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__118 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__119 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__120 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__121 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__122 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__123 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__124 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__125 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__126 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg__127 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A__127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d1_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module fifo_w6_d1_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module start_for_linear_array_array_ap_fixed_32u_linear_config3_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_linear_array_array_ap_fixed_32u_linear_config3_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w6_d16_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_core__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_core 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module shift_line_buffer_array_ap_fixed_1u_config2_s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xil_defaultlib_ibuf 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xil_defaultlib_obuf 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regslice_both 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module conv_2d_cl_array_array_ap_fixed_32u_config2_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     15 Bit       Adders := 75    
	   2 Input     15 Bit       Adders := 18    
	   2 Input      6 Bit       Adders := 81    
	   3 Input      6 Bit       Adders := 96    
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	               16 Bit    Registers := 13    
	               15 Bit    Registers := 40    
	               14 Bit    Registers := 1     
	                6 Bit    Registers := 326   
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module Block_proc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP mul_ln1118_reg_20804_reg, operation Mode is: (A2*B)'.
DSP Report: register tmp_data_V_0_reg_20169_reg is absorbed into DSP mul_ln1118_reg_20804_reg.
DSP Report: register mul_ln1118_reg_20804_reg is absorbed into DSP mul_ln1118_reg_20804_reg.
DSP Report: register myproject_mul_16s_13ns_20_2_1_U367/myproject_mul_16s_13ns_20_2_1_MulnS_5_U/p_tmp_reg is absorbed into DSP mul_ln1118_reg_20804_reg.
DSP Report: operator myproject_mul_16s_13ns_20_2_1_U367/myproject_mul_16s_13ns_20_2_1_MulnS_5_U/tmp_product is absorbed into DSP mul_ln1118_reg_20804_reg.
DSP Report: Generating DSP mul_ln1118_1_reg_20809_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_data_V_1_reg_20174_reg is absorbed into DSP mul_ln1118_1_reg_20809_reg.
DSP Report: register mul_ln1118_1_reg_20809_reg is absorbed into DSP mul_ln1118_1_reg_20809_reg.
DSP Report: register mul_ln1118_1_reg_20809_reg is absorbed into DSP mul_ln1118_1_reg_20809_reg.
DSP Report: register myproject_mul_16s_16ns_20_2_1_U363/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_1_reg_20809_reg.
DSP Report: operator myproject_mul_16s_16ns_20_2_1_U363/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_1_reg_20809_reg.
DSP Report: Generating DSP mul_ln1118_2_reg_20814_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_data_V_2_reg_20179_reg is absorbed into DSP mul_ln1118_2_reg_20814_reg.
DSP Report: register mul_ln1118_2_reg_20814_reg is absorbed into DSP mul_ln1118_2_reg_20814_reg.
DSP Report: register mul_ln1118_2_reg_20814_reg is absorbed into DSP mul_ln1118_2_reg_20814_reg.
DSP Report: register myproject_mul_16s_16ns_20_2_1_U365/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_2_reg_20814_reg.
DSP Report: operator myproject_mul_16s_16ns_20_2_1_U365/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_2_reg_20814_reg.
DSP Report: Generating DSP mul_ln1118_3_reg_20819_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_data_V_312582_reg_20184_reg is absorbed into DSP mul_ln1118_3_reg_20819_reg.
DSP Report: register mul_ln1118_3_reg_20819_reg is absorbed into DSP mul_ln1118_3_reg_20819_reg.
DSP Report: register mul_ln1118_3_reg_20819_reg is absorbed into DSP mul_ln1118_3_reg_20819_reg.
DSP Report: register myproject_mul_16s_16ns_20_2_1_U382/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_3_reg_20819_reg.
DSP Report: operator myproject_mul_16s_16ns_20_2_1_U382/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_3_reg_20819_reg.
DSP Report: Generating DSP mul_ln1118_4_reg_20824_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_data_V_4_reg_20189_reg is absorbed into DSP mul_ln1118_4_reg_20824_reg.
DSP Report: register mul_ln1118_4_reg_20824_reg is absorbed into DSP mul_ln1118_4_reg_20824_reg.
DSP Report: register mul_ln1118_4_reg_20824_reg is absorbed into DSP mul_ln1118_4_reg_20824_reg.
DSP Report: register myproject_mul_16s_16ns_20_2_1_U364/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_4_reg_20824_reg.
DSP Report: operator myproject_mul_16s_16ns_20_2_1_U364/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_4_reg_20824_reg.
DSP Report: Generating DSP mul_ln1118_5_reg_20829_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_data_V_5_reg_20194_reg is absorbed into DSP mul_ln1118_5_reg_20829_reg.
DSP Report: register mul_ln1118_5_reg_20829_reg is absorbed into DSP mul_ln1118_5_reg_20829_reg.
DSP Report: register mul_ln1118_5_reg_20829_reg is absorbed into DSP mul_ln1118_5_reg_20829_reg.
DSP Report: register myproject_mul_16s_16ns_20_2_1_U372/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_5_reg_20829_reg.
DSP Report: operator myproject_mul_16s_16ns_20_2_1_U372/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_5_reg_20829_reg.
DSP Report: Generating DSP mul_ln1118_6_reg_20834_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_data_V_6_reg_20199_reg is absorbed into DSP mul_ln1118_6_reg_20834_reg.
DSP Report: register mul_ln1118_6_reg_20834_reg is absorbed into DSP mul_ln1118_6_reg_20834_reg.
DSP Report: register mul_ln1118_6_reg_20834_reg is absorbed into DSP mul_ln1118_6_reg_20834_reg.
DSP Report: register myproject_mul_16s_16ns_20_2_1_U384/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_6_reg_20834_reg.
DSP Report: operator myproject_mul_16s_16ns_20_2_1_U384/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_6_reg_20834_reg.
DSP Report: Generating DSP mul_ln1118_7_reg_20839_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_data_V_7_reg_20204_reg is absorbed into DSP mul_ln1118_7_reg_20839_reg.
DSP Report: register mul_ln1118_7_reg_20839_reg is absorbed into DSP mul_ln1118_7_reg_20839_reg.
DSP Report: register mul_ln1118_7_reg_20839_reg is absorbed into DSP mul_ln1118_7_reg_20839_reg.
DSP Report: register myproject_mul_16s_16ns_20_2_1_U369/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_7_reg_20839_reg.
DSP Report: operator myproject_mul_16s_16ns_20_2_1_U369/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_7_reg_20839_reg.
DSP Report: Generating DSP mul_ln1118_8_reg_20844_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_data_V_8_reg_20209_reg is absorbed into DSP mul_ln1118_8_reg_20844_reg.
DSP Report: register mul_ln1118_8_reg_20844_reg is absorbed into DSP mul_ln1118_8_reg_20844_reg.
DSP Report: register mul_ln1118_8_reg_20844_reg is absorbed into DSP mul_ln1118_8_reg_20844_reg.
DSP Report: register myproject_mul_16s_16ns_20_2_1_U373/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_8_reg_20844_reg.
DSP Report: operator myproject_mul_16s_16ns_20_2_1_U373/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_8_reg_20844_reg.
DSP Report: Generating DSP mul_ln1118_9_reg_20849_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_data_V_9_reg_20214_reg is absorbed into DSP mul_ln1118_9_reg_20849_reg.
DSP Report: register mul_ln1118_9_reg_20849_reg is absorbed into DSP mul_ln1118_9_reg_20849_reg.
DSP Report: register mul_ln1118_9_reg_20849_reg is absorbed into DSP mul_ln1118_9_reg_20849_reg.
DSP Report: register myproject_mul_16s_16ns_20_2_1_U370/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_9_reg_20849_reg.
DSP Report: operator myproject_mul_16s_16ns_20_2_1_U370/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_9_reg_20849_reg.
DSP Report: Generating DSP mul_ln1118_10_reg_20854_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_data_V_10_reg_20219_reg is absorbed into DSP mul_ln1118_10_reg_20854_reg.
DSP Report: register mul_ln1118_10_reg_20854_reg is absorbed into DSP mul_ln1118_10_reg_20854_reg.
DSP Report: register mul_ln1118_10_reg_20854_reg is absorbed into DSP mul_ln1118_10_reg_20854_reg.
DSP Report: register myproject_mul_16s_16ns_20_2_1_U391/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_10_reg_20854_reg.
DSP Report: operator myproject_mul_16s_16ns_20_2_1_U391/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_10_reg_20854_reg.
DSP Report: Generating DSP mul_ln1118_11_reg_20859_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_data_V_11_reg_20224_reg is absorbed into DSP mul_ln1118_11_reg_20859_reg.
DSP Report: register mul_ln1118_11_reg_20859_reg is absorbed into DSP mul_ln1118_11_reg_20859_reg.
DSP Report: register mul_ln1118_11_reg_20859_reg is absorbed into DSP mul_ln1118_11_reg_20859_reg.
DSP Report: register myproject_mul_16s_16ns_20_2_1_U375/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_11_reg_20859_reg.
DSP Report: operator myproject_mul_16s_16ns_20_2_1_U375/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_11_reg_20859_reg.
DSP Report: Generating DSP mul_ln1118_12_reg_20864_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_data_V_12_reg_20229_reg is absorbed into DSP mul_ln1118_12_reg_20864_reg.
DSP Report: register mul_ln1118_12_reg_20864_reg is absorbed into DSP mul_ln1118_12_reg_20864_reg.
DSP Report: register mul_ln1118_12_reg_20864_reg is absorbed into DSP mul_ln1118_12_reg_20864_reg.
DSP Report: register myproject_mul_16s_16ns_20_2_1_U388/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_12_reg_20864_reg.
DSP Report: operator myproject_mul_16s_16ns_20_2_1_U388/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_12_reg_20864_reg.
DSP Report: Generating DSP mul_ln1118_13_reg_20869_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_data_V_13_reg_20234_reg is absorbed into DSP mul_ln1118_13_reg_20869_reg.
DSP Report: register mul_ln1118_13_reg_20869_reg is absorbed into DSP mul_ln1118_13_reg_20869_reg.
DSP Report: register mul_ln1118_13_reg_20869_reg is absorbed into DSP mul_ln1118_13_reg_20869_reg.
DSP Report: register myproject_mul_16s_16ns_20_2_1_U378/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_13_reg_20869_reg.
DSP Report: operator myproject_mul_16s_16ns_20_2_1_U378/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_13_reg_20869_reg.
DSP Report: Generating DSP mul_ln1118_14_reg_20874_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_data_V_14_reg_20239_reg is absorbed into DSP mul_ln1118_14_reg_20874_reg.
DSP Report: register mul_ln1118_14_reg_20874_reg is absorbed into DSP mul_ln1118_14_reg_20874_reg.
DSP Report: register mul_ln1118_14_reg_20874_reg is absorbed into DSP mul_ln1118_14_reg_20874_reg.
DSP Report: register myproject_mul_16s_16ns_20_2_1_U392/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_14_reg_20874_reg.
DSP Report: operator myproject_mul_16s_16ns_20_2_1_U392/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_14_reg_20874_reg.
DSP Report: Generating DSP mul_ln1118_15_reg_20879_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_data_V_15_reg_20244_reg is absorbed into DSP mul_ln1118_15_reg_20879_reg.
DSP Report: register mul_ln1118_15_reg_20879_reg is absorbed into DSP mul_ln1118_15_reg_20879_reg.
DSP Report: register mul_ln1118_15_reg_20879_reg is absorbed into DSP mul_ln1118_15_reg_20879_reg.
DSP Report: register myproject_mul_16s_16ns_20_2_1_U371/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_15_reg_20879_reg.
DSP Report: operator myproject_mul_16s_16ns_20_2_1_U371/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_15_reg_20879_reg.
DSP Report: Generating DSP mul_ln1118_16_reg_20884_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_data_V_16_reg_20249_reg is absorbed into DSP mul_ln1118_16_reg_20884_reg.
DSP Report: register mul_ln1118_16_reg_20884_reg is absorbed into DSP mul_ln1118_16_reg_20884_reg.
DSP Report: register mul_ln1118_16_reg_20884_reg is absorbed into DSP mul_ln1118_16_reg_20884_reg.
DSP Report: register myproject_mul_16s_16ns_20_2_1_U386/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_16_reg_20884_reg.
DSP Report: operator myproject_mul_16s_16ns_20_2_1_U386/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_16_reg_20884_reg.
DSP Report: Generating DSP mul_ln1118_17_reg_20889_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_data_V_17_reg_20254_reg is absorbed into DSP mul_ln1118_17_reg_20889_reg.
DSP Report: register mul_ln1118_17_reg_20889_reg is absorbed into DSP mul_ln1118_17_reg_20889_reg.
DSP Report: register mul_ln1118_17_reg_20889_reg is absorbed into DSP mul_ln1118_17_reg_20889_reg.
DSP Report: register myproject_mul_16s_16ns_20_2_1_U394/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_17_reg_20889_reg.
DSP Report: operator myproject_mul_16s_16ns_20_2_1_U394/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_17_reg_20889_reg.
DSP Report: Generating DSP mul_ln1118_18_reg_20894_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_data_V_18_reg_20259_reg is absorbed into DSP mul_ln1118_18_reg_20894_reg.
DSP Report: register mul_ln1118_18_reg_20894_reg is absorbed into DSP mul_ln1118_18_reg_20894_reg.
DSP Report: register mul_ln1118_18_reg_20894_reg is absorbed into DSP mul_ln1118_18_reg_20894_reg.
DSP Report: register myproject_mul_16s_16ns_20_2_1_U390/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_18_reg_20894_reg.
DSP Report: operator myproject_mul_16s_16ns_20_2_1_U390/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_18_reg_20894_reg.
DSP Report: Generating DSP mul_ln1118_19_reg_20899_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_data_V_19_reg_20264_reg is absorbed into DSP mul_ln1118_19_reg_20899_reg.
DSP Report: register mul_ln1118_19_reg_20899_reg is absorbed into DSP mul_ln1118_19_reg_20899_reg.
DSP Report: register mul_ln1118_19_reg_20899_reg is absorbed into DSP mul_ln1118_19_reg_20899_reg.
DSP Report: register myproject_mul_16s_16ns_20_2_1_U374/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_19_reg_20899_reg.
DSP Report: operator myproject_mul_16s_16ns_20_2_1_U374/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_19_reg_20899_reg.
DSP Report: Generating DSP mul_ln1118_20_reg_20904_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_data_V_20_reg_20269_reg is absorbed into DSP mul_ln1118_20_reg_20904_reg.
DSP Report: register mul_ln1118_20_reg_20904_reg is absorbed into DSP mul_ln1118_20_reg_20904_reg.
DSP Report: register mul_ln1118_20_reg_20904_reg is absorbed into DSP mul_ln1118_20_reg_20904_reg.
DSP Report: register myproject_mul_16s_16ns_20_2_1_U387/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_20_reg_20904_reg.
DSP Report: operator myproject_mul_16s_16ns_20_2_1_U387/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_20_reg_20904_reg.
DSP Report: Generating DSP mul_ln1118_21_reg_20909_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_data_V_21_reg_20274_reg is absorbed into DSP mul_ln1118_21_reg_20909_reg.
DSP Report: register mul_ln1118_21_reg_20909_reg is absorbed into DSP mul_ln1118_21_reg_20909_reg.
DSP Report: register mul_ln1118_21_reg_20909_reg is absorbed into DSP mul_ln1118_21_reg_20909_reg.
DSP Report: register myproject_mul_16s_16ns_20_2_1_U377/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_21_reg_20909_reg.
DSP Report: operator myproject_mul_16s_16ns_20_2_1_U377/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_21_reg_20909_reg.
DSP Report: Generating DSP mul_ln1118_22_reg_20914_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_data_V_22_reg_20279_reg is absorbed into DSP mul_ln1118_22_reg_20914_reg.
DSP Report: register mul_ln1118_22_reg_20914_reg is absorbed into DSP mul_ln1118_22_reg_20914_reg.
DSP Report: register mul_ln1118_22_reg_20914_reg is absorbed into DSP mul_ln1118_22_reg_20914_reg.
DSP Report: register myproject_mul_16s_16ns_20_2_1_U385/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_22_reg_20914_reg.
DSP Report: operator myproject_mul_16s_16ns_20_2_1_U385/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_22_reg_20914_reg.
DSP Report: Generating DSP mul_ln1118_23_reg_20919_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_data_V_23_reg_20284_reg is absorbed into DSP mul_ln1118_23_reg_20919_reg.
DSP Report: register mul_ln1118_23_reg_20919_reg is absorbed into DSP mul_ln1118_23_reg_20919_reg.
DSP Report: register mul_ln1118_23_reg_20919_reg is absorbed into DSP mul_ln1118_23_reg_20919_reg.
DSP Report: register myproject_mul_16s_16ns_20_2_1_U366/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_23_reg_20919_reg.
DSP Report: operator myproject_mul_16s_16ns_20_2_1_U366/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_23_reg_20919_reg.
DSP Report: Generating DSP mul_ln1118_24_reg_20924_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_data_V_24_reg_20289_reg is absorbed into DSP mul_ln1118_24_reg_20924_reg.
DSP Report: register mul_ln1118_24_reg_20924_reg is absorbed into DSP mul_ln1118_24_reg_20924_reg.
DSP Report: register mul_ln1118_24_reg_20924_reg is absorbed into DSP mul_ln1118_24_reg_20924_reg.
DSP Report: register myproject_mul_16s_16ns_20_2_1_U389/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_24_reg_20924_reg.
DSP Report: operator myproject_mul_16s_16ns_20_2_1_U389/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_24_reg_20924_reg.
DSP Report: Generating DSP mul_ln1118_25_reg_20929_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_data_V_25_reg_20294_reg is absorbed into DSP mul_ln1118_25_reg_20929_reg.
DSP Report: register mul_ln1118_25_reg_20929_reg is absorbed into DSP mul_ln1118_25_reg_20929_reg.
DSP Report: register mul_ln1118_25_reg_20929_reg is absorbed into DSP mul_ln1118_25_reg_20929_reg.
DSP Report: register myproject_mul_16s_16ns_20_2_1_U381/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_25_reg_20929_reg.
DSP Report: operator myproject_mul_16s_16ns_20_2_1_U381/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_25_reg_20929_reg.
DSP Report: Generating DSP mul_ln1118_26_reg_20934_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_data_V_26_reg_20299_reg is absorbed into DSP mul_ln1118_26_reg_20934_reg.
DSP Report: register mul_ln1118_26_reg_20934_reg is absorbed into DSP mul_ln1118_26_reg_20934_reg.
DSP Report: register mul_ln1118_26_reg_20934_reg is absorbed into DSP mul_ln1118_26_reg_20934_reg.
DSP Report: register myproject_mul_16s_16ns_20_2_1_U368/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_26_reg_20934_reg.
DSP Report: operator myproject_mul_16s_16ns_20_2_1_U368/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_26_reg_20934_reg.
DSP Report: Generating DSP mul_ln1118_27_reg_20939_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_data_V_27_reg_20304_reg is absorbed into DSP mul_ln1118_27_reg_20939_reg.
DSP Report: register mul_ln1118_27_reg_20939_reg is absorbed into DSP mul_ln1118_27_reg_20939_reg.
DSP Report: register mul_ln1118_27_reg_20939_reg is absorbed into DSP mul_ln1118_27_reg_20939_reg.
DSP Report: register myproject_mul_16s_16ns_20_2_1_U393/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_27_reg_20939_reg.
DSP Report: operator myproject_mul_16s_16ns_20_2_1_U393/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_27_reg_20939_reg.
DSP Report: Generating DSP mul_ln1118_28_reg_20944_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_data_V_28_reg_20309_reg is absorbed into DSP mul_ln1118_28_reg_20944_reg.
DSP Report: register mul_ln1118_28_reg_20944_reg is absorbed into DSP mul_ln1118_28_reg_20944_reg.
DSP Report: register mul_ln1118_28_reg_20944_reg is absorbed into DSP mul_ln1118_28_reg_20944_reg.
DSP Report: register myproject_mul_16s_16ns_20_2_1_U379/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_28_reg_20944_reg.
DSP Report: operator myproject_mul_16s_16ns_20_2_1_U379/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_28_reg_20944_reg.
DSP Report: Generating DSP mul_ln1118_29_reg_20949_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_data_V_29_reg_20314_reg is absorbed into DSP mul_ln1118_29_reg_20949_reg.
DSP Report: register mul_ln1118_29_reg_20949_reg is absorbed into DSP mul_ln1118_29_reg_20949_reg.
DSP Report: register mul_ln1118_29_reg_20949_reg is absorbed into DSP mul_ln1118_29_reg_20949_reg.
DSP Report: register myproject_mul_16s_16ns_20_2_1_U383/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_29_reg_20949_reg.
DSP Report: operator myproject_mul_16s_16ns_20_2_1_U383/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_29_reg_20949_reg.
DSP Report: Generating DSP mul_ln1118_30_reg_20954_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_data_V_30_reg_20319_reg is absorbed into DSP mul_ln1118_30_reg_20954_reg.
DSP Report: register mul_ln1118_30_reg_20954_reg is absorbed into DSP mul_ln1118_30_reg_20954_reg.
DSP Report: register mul_ln1118_30_reg_20954_reg is absorbed into DSP mul_ln1118_30_reg_20954_reg.
DSP Report: register myproject_mul_16s_16ns_20_2_1_U380/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_30_reg_20954_reg.
DSP Report: operator myproject_mul_16s_16ns_20_2_1_U380/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_30_reg_20954_reg.
DSP Report: Generating DSP mul_ln1118_31_reg_20959_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_data_V_31_reg_20324_reg is absorbed into DSP mul_ln1118_31_reg_20959_reg.
DSP Report: register mul_ln1118_31_reg_20959_reg is absorbed into DSP mul_ln1118_31_reg_20959_reg.
DSP Report: register mul_ln1118_31_reg_20959_reg is absorbed into DSP mul_ln1118_31_reg_20959_reg.
DSP Report: register myproject_mul_16s_16ns_20_2_1_U376/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/p_tmp_reg is absorbed into DSP mul_ln1118_31_reg_20959_reg.
DSP Report: operator myproject_mul_16s_16ns_20_2_1_U376/myproject_mul_16s_16ns_20_2_1_MulnS_4_U/tmp_product is absorbed into DSP mul_ln1118_31_reg_20959_reg.
DSP Report: Generating DSP myproject_mul_11ns_6s_16_2_1_U624/myproject_mul_11ns_6s_16_2_1_MulnS_7_U/p_tmp_reg, operation Mode is: ((A:0x233)*B2)'.
DSP Report: register data_45_V_read_int_reg_reg is absorbed into DSP myproject_mul_11ns_6s_16_2_1_U624/myproject_mul_11ns_6s_16_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_mul_11ns_6s_16_2_1_U624/myproject_mul_11ns_6s_16_2_1_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_mul_11ns_6s_16_2_1_U624/myproject_mul_11ns_6s_16_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_mul_11ns_6s_16_2_1_U624/myproject_mul_11ns_6s_16_2_1_MulnS_7_U/tmp_product is absorbed into DSP myproject_mul_11ns_6s_16_2_1_U624/myproject_mul_11ns_6s_16_2_1_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_mul_11s_6s_16_2_1_U623/myproject_mul_11s_6s_16_2_1_MulnS_6_U/p_tmp_reg, operation Mode is: ((A:0x3ffffdae)*B2)'.
DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP myproject_mul_11s_6s_16_2_1_U623/myproject_mul_11s_6s_16_2_1_MulnS_6_U/p_tmp_reg.
DSP Report: register myproject_mul_11s_6s_16_2_1_U623/myproject_mul_11s_6s_16_2_1_MulnS_6_U/p_tmp_reg is absorbed into DSP myproject_mul_11s_6s_16_2_1_U623/myproject_mul_11s_6s_16_2_1_MulnS_6_U/p_tmp_reg.
DSP Report: operator myproject_mul_11s_6s_16_2_1_U623/myproject_mul_11s_6s_16_2_1_MulnS_6_U/tmp_product is absorbed into DSP myproject_mul_11s_6s_16_2_1_U623/myproject_mul_11s_6s_16_2_1_MulnS_6_U/p_tmp_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_7_loc_1_reg_809_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2038]
WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_7_ret_reg_29781_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2038]
WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_8_loc_1_reg_819_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2049]
WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_8_ret_reg_29809_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2049]
WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_4_loc_1_reg_789_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2016]
WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_4_ret_reg_29732_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2016]
WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_1183_loc_1_reg_769_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1994]
WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_1183_ret_reg_29681_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:1994]
WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_2_loc_1_reg_779_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2005]
WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_2_ret_reg_29704_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2005]
WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_5_loc_1_reg_799_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2027]
WARNING: [Synth 8-3936] Found unconnected internal register 'kernel_data_V_5_ret_reg_29759_reg' and it is trimmed from '16' to '15' bits. [/home/bertelem/Documents/CNNKDD/quantized_pruned_cnn/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_array_ap_fixed_32u_config2_s.vhd:2027]
DSP Report: Generating DSP myproject_mul_5ns_15s_15_2_1_U19/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg, operation Mode is: (A2*(B:0xd))'.
DSP Report: register kernel_data_V_3_ret_reg_29645_reg is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U19/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: register myproject_mul_5ns_15s_15_2_1_U19/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U19/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_mul_5ns_15s_15_2_1_U19/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U19/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_mul_6ns_15s_15_2_1_U31/myproject_mul_6ns_15s_15_2_1_MulnS_3_U/p_tmp_reg, operation Mode is: (A2*(B:0x17))'.
DSP Report: register trunc_ln269_4_reg_29743_reg is absorbed into DSP myproject_mul_6ns_15s_15_2_1_U31/myproject_mul_6ns_15s_15_2_1_MulnS_3_U/p_tmp_reg.
DSP Report: register myproject_mul_6ns_15s_15_2_1_U31/myproject_mul_6ns_15s_15_2_1_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_mul_6ns_15s_15_2_1_U31/myproject_mul_6ns_15s_15_2_1_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_mul_6ns_15s_15_2_1_U31/myproject_mul_6ns_15s_15_2_1_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_6ns_15s_15_2_1_U31/myproject_mul_6ns_15s_15_2_1_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_mul_5ns_15s_15_2_1_U28/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg, operation Mode is: (A''*(B:0xb))'.
DSP Report: register trunc_ln269_3_reg_29716_reg is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U28/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: register trunc_ln269_3_reg_29716_pp0_iter2_reg_reg is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U28/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: register myproject_mul_5ns_15s_15_2_1_U28/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U28/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_mul_5ns_15s_15_2_1_U28/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U28/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_mul_6s_15s_15_2_1_U18/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg, operation Mode is: (A2*(B:0x3ffed))'.
DSP Report: register trunc_ln269_1_reg_29666_reg is absorbed into DSP myproject_mul_6s_15s_15_2_1_U18/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: register myproject_mul_6s_15s_15_2_1_U18/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg is absorbed into DSP myproject_mul_6s_15s_15_2_1_U18/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: operator myproject_mul_6s_15s_15_2_1_U18/myproject_mul_6s_15s_15_2_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_mul_6s_15s_15_2_1_U18/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: Generating DSP myproject_mul_5ns_15s_15_2_1_U26/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg, operation Mode is: (A''*(B:0xd))'.
DSP Report: register trunc_ln269_6_reg_29794_reg is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U26/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: register trunc_ln269_6_reg_29794_pp0_iter2_reg_reg is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U26/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: register myproject_mul_5ns_15s_15_2_1_U26/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U26/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_mul_5ns_15s_15_2_1_U26/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U26/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_mul_6s_15s_15_2_1_U22/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg, operation Mode is: (A''*(B:0x3ffe9))'.
DSP Report: register trunc_ln269_3_reg_29716_reg is absorbed into DSP myproject_mul_6s_15s_15_2_1_U22/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: register trunc_ln269_3_reg_29716_pp0_iter2_reg_reg is absorbed into DSP myproject_mul_6s_15s_15_2_1_U22/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: register myproject_mul_6s_15s_15_2_1_U22/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg is absorbed into DSP myproject_mul_6s_15s_15_2_1_U22/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: operator myproject_mul_6s_15s_15_2_1_U22/myproject_mul_6s_15s_15_2_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_mul_6s_15s_15_2_1_U22/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: Generating DSP myproject_mul_6s_15s_15_2_1_U13/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg, operation Mode is: (A2*(B:0x3ffed))'.
DSP Report: register trunc_ln269_4_reg_29743_reg is absorbed into DSP myproject_mul_6s_15s_15_2_1_U13/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: register myproject_mul_6s_15s_15_2_1_U13/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg is absorbed into DSP myproject_mul_6s_15s_15_2_1_U13/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: operator myproject_mul_6s_15s_15_2_1_U13/myproject_mul_6s_15s_15_2_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_mul_6s_15s_15_2_1_U13/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: Generating DSP myproject_mul_6s_15s_15_2_1_U16/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg, operation Mode is: (A''*(B:0x3ffeb))'.
DSP Report: register trunc_ln269_3_reg_29716_reg is absorbed into DSP myproject_mul_6s_15s_15_2_1_U16/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: register trunc_ln269_3_reg_29716_pp0_iter2_reg_reg is absorbed into DSP myproject_mul_6s_15s_15_2_1_U16/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: register myproject_mul_6s_15s_15_2_1_U16/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg is absorbed into DSP myproject_mul_6s_15s_15_2_1_U16/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: operator myproject_mul_6s_15s_15_2_1_U16/myproject_mul_6s_15s_15_2_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_mul_6s_15s_15_2_1_U16/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: Generating DSP myproject_mul_5ns_15s_15_2_1_U11/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg, operation Mode is: (A''*(B:0xd))'.
DSP Report: register trunc_ln269_3_reg_29716_reg is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U11/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: register trunc_ln269_3_reg_29716_pp0_iter2_reg_reg is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U11/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: register myproject_mul_5ns_15s_15_2_1_U11/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U11/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_mul_5ns_15s_15_2_1_U11/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U11/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_mul_5ns_15s_15_2_1_U14/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg, operation Mode is: (A2*(B:0xb))'.
DSP Report: register trunc_ln269_4_reg_29743_reg is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U14/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: register myproject_mul_5ns_15s_15_2_1_U14/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U14/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_mul_5ns_15s_15_2_1_U14/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U14/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_mul_6ns_15s_15_2_1_U30/myproject_mul_6ns_15s_15_2_1_MulnS_3_U/p_tmp_reg, operation Mode is: (A2*(B:0x13))'.
DSP Report: register trunc_ln269_2_reg_29694_reg is absorbed into DSP myproject_mul_6ns_15s_15_2_1_U30/myproject_mul_6ns_15s_15_2_1_MulnS_3_U/p_tmp_reg.
DSP Report: register myproject_mul_6ns_15s_15_2_1_U30/myproject_mul_6ns_15s_15_2_1_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_mul_6ns_15s_15_2_1_U30/myproject_mul_6ns_15s_15_2_1_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_mul_6ns_15s_15_2_1_U30/myproject_mul_6ns_15s_15_2_1_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_6ns_15s_15_2_1_U30/myproject_mul_6ns_15s_15_2_1_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_mul_5ns_15s_15_2_1_U29/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg, operation Mode is: (A''*(B:0xb))'.
DSP Report: register trunc_ln269_7_reg_29820_reg is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U29/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: register trunc_ln269_7_reg_29820_pp0_iter2_reg_reg is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U29/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: register myproject_mul_5ns_15s_15_2_1_U29/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U29/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_mul_5ns_15s_15_2_1_U29/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U29/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_mul_6s_15s_15_2_1_U23/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg, operation Mode is: (A''*(B:0x3ffeb))'.
DSP Report: register trunc_ln269_4_reg_29743_reg is absorbed into DSP myproject_mul_6s_15s_15_2_1_U23/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: register trunc_ln269_4_reg_29743_pp0_iter2_reg_reg is absorbed into DSP myproject_mul_6s_15s_15_2_1_U23/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: register myproject_mul_6s_15s_15_2_1_U23/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg is absorbed into DSP myproject_mul_6s_15s_15_2_1_U23/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: operator myproject_mul_6s_15s_15_2_1_U23/myproject_mul_6s_15s_15_2_1_MulnS_2_U/tmp_product is absorbed into DSP myproject_mul_6s_15s_15_2_1_U23/myproject_mul_6s_15s_15_2_1_MulnS_2_U/p_tmp_reg.
DSP Report: Generating DSP myproject_mul_5ns_15s_15_2_1_U21/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg, operation Mode is: (A2*(B:0xb))'.
DSP Report: register trunc_ln269_1_reg_29666_reg is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U21/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: register myproject_mul_5ns_15s_15_2_1_U21/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U21/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_mul_5ns_15s_15_2_1_U21/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_5ns_15s_15_2_1_U21/myproject_mul_5ns_15s_15_2_1_MulnS_0_U/p_tmp_reg.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pooling2d_cl_array_array_ap_fixed_32u_config5_U0/\call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1534/ap_ce_reg_reg' (FD) to 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622/ap_ce_reg_reg'
INFO: [Synth 8-3886] merging instance 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1542/ap_ce_reg_reg' (FD) to 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622/ap_ce_reg_reg'
INFO: [Synth 8-3886] merging instance 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1510/ap_ce_reg_reg' (FD) to 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622/ap_ce_reg_reg'
INFO: [Synth 8-3886] merging instance 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1598/ap_ce_reg_reg' (FD) to 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622/ap_ce_reg_reg'
INFO: [Synth 8-3886] merging instance 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1614/ap_ce_reg_reg' (FD) to 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622/ap_ce_reg_reg'
INFO: [Synth 8-3886] merging instance 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1502/ap_ce_reg_reg' (FD) to 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622/ap_ce_reg_reg'
INFO: [Synth 8-3886] merging instance 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1518/ap_ce_reg_reg' (FD) to 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622/ap_ce_reg_reg'
INFO: [Synth 8-3886] merging instance 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1550/ap_ce_reg_reg' (FD) to 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622/ap_ce_reg_reg'
INFO: [Synth 8-3886] merging instance 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1606/ap_ce_reg_reg' (FD) to 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622/ap_ce_reg_reg'
INFO: [Synth 8-3886] merging instance 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622/ap_ce_reg_reg' (FD) to 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1590/ap_ce_reg_reg'
INFO: [Synth 8-3886] merging instance 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1574/ap_ce_reg_reg' (FD) to 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1590/ap_ce_reg_reg'
INFO: [Synth 8-3886] merging instance 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1590/ap_ce_reg_reg' (FD) to 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1582/ap_ce_reg_reg'
INFO: [Synth 8-3886] merging instance 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1566/ap_ce_reg_reg' (FD) to 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1582/ap_ce_reg_reg'
INFO: [Synth 8-3886] merging instance 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1526/ap_ce_reg_reg' (FD) to 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1582/ap_ce_reg_reg'
INFO: [Synth 8-3886] merging instance 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1558/ap_ce_reg_reg' (FD) to 'i_1_0/pooling2d_cl_array_array_ap_fixed_32u_config5_U0/grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1582/ap_ce_reg_reg'
INFO: [Synth 8-3886] merging instance 'i_1_0/normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_3685_reg[0]' (FDE) to 'i_1_0/normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_3685_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_1_0/normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_3685_reg[1]' (FDE) to 'i_1_0/normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_3685_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_1_0/normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_3685_reg[3]' (FDE) to 'i_1_0/normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_3685_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (normalize_array_array_ap_fixed_128u_config7_U0/\ap_phi_reg_pp0_iter1_phi_ln63_reg_3685_reg[5] )
INFO: [Synth 8-3886] merging instance 'i_1_0/normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_3685_reg[6]' (FDE) to 'i_1_0/normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_3685_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_1_0/normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_3685_reg[7]' (FDE) to 'i_1_0/normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_3685_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (normalize_array_array_ap_fixed_128u_config7_U0/\ap_phi_reg_pp0_iter1_phi_ln63_reg_3685_reg[8] )
INFO: [Synth 8-3886] merging instance 'i_1_0/normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_3685_reg[10]' (FDE) to 'i_1_0/normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter1_phi_ln63_reg_3685_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1_0/normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter2_phi_ln63_reg_3685_reg[1]' (FDSE) to 'i_1_0/normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter2_phi_ln63_reg_3685_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1_0/normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter2_phi_ln63_reg_3685_reg[3]' (FDSE) to 'i_1_0/normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter2_phi_ln63_reg_3685_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_1_0/normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter2_phi_ln63_reg_3685_reg[7]' (FDSE) to 'i_1_0/normalize_array_array_ap_fixed_128u_config7_U0/ap_phi_reg_pp0_iter2_phi_ln63_reg_3685_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_1_0/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/trunc_ln708_7_reg_54765_reg[-1111111099]' (FD) to 'i_1_0/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/trunc_ln708_7_reg_54765_reg[-1111111098]'
INFO: [Synth 8-3886] merging instance 'i_1_0/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/trunc_ln708_17_reg_54820_reg[-1111111099]' (FD) to 'i_1_0/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/trunc_ln708_17_reg_54820_reg[-1111111098]'
INFO: [Synth 8-3886] merging instance 'i_1_0/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/trunc_ln708_61_reg_55010_reg[-1111111099]' (FD) to 'i_1_0/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/trunc_ln708_61_reg_55010_reg[-1111111098]'
INFO: [Synth 8-3886] merging instance 'i_1_0/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/res_0_V_reg_3373_reg[0]' (FDE) to 'i_1_0/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/res_0_V_reg_3373_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_1_0/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/res_0_V_reg_3373_reg[1]' (FDE) to 'i_1_0/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/res_0_V_reg_3373_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_1_0/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/res_0_V_reg_3373_reg[2]' (FDE) to 'i_1_0/dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/res_0_V_reg_3373_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/\res_0_V_reg_3373_reg[3] )
INFO: [Synth 8-3886] merging instance 'i_1_0/layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][9]' (FDE) to 'i_1_0/layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'i_1_0/layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][10]' (FDE) to 'i_1_0/layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'i_1_0/layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][11]' (FDE) to 'i_1_0/layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'i_1_0/layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][12]' (FDE) to 'i_1_0/layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][13]'
INFO: [Synth 8-3886] merging instance 'i_1_0/layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][13]' (FDE) to 'i_1_0/layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][14]'
INFO: [Synth 8-3886] merging instance 'i_1_0/layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][14]' (FDE) to 'i_1_0/layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (relu_array_array_ap_ufixed_32u_relu_config4_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (linear_array_array_ap_fixed_32u_linear_config3_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (normalize_array_array_ap_fixed_128u_config7_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling2d_cl_array_array_ap_fixed_32u_config5_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (linear_array_array_ap_fixed_1u_linear_config9_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_1_0/layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'i_1_0/layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'i_1_0/layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'i_1_0/layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'i_1_0/layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'i_1_0/layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer8_out_V_data_0_V_U/U_fifo_w16_d1_A_shiftReg/SRL_SIG_reg[0][3] )
INFO: [Synth 8-3886] merging instance 'i_1_0/linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[9]' (FDRE) to 'i_1_0/linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_1_0/linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[10]' (FDRE) to 'i_1_0/linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_1_0/linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[11]' (FDRE) to 'i_1_0/linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_1_0/linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[12]' (FDRE) to 'i_1_0/linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_1_0/linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[13]' (FDRE) to 'i_1_0/linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_1_0/linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[14]' (FDRE) to 'i_1_0/linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_1_0/linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[9]' (FDRE) to 'i_1_0/linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_1_0/linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[10]' (FDRE) to 'i_1_0/linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_1_0/linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[11]' (FDRE) to 'i_1_0/linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_1_0/linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[12]' (FDRE) to 'i_1_0/linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_1_0/linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[13]' (FDRE) to 'i_1_0/linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_1_0/linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[14]' (FDRE) to 'i_1_0/linear_array_array_ap_fixed_1u_linear_config9_U0/regslice_both_res_V_data_V_U/obuf_inst/odata_int_reg[15]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conv_2d_cl_array_array_ap_fixed_32u_config2_U0/\call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_1_V_reg_29856_reg[1]' (FDE) to 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_25_V_reg_29920_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_1_V_reg_29856_reg[2]' (FDE) to 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_25_V_reg_29920_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_1_V_reg_29856_reg[3]' (FDE) to 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_25_V_reg_29920_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_1_V_reg_29856_reg[4]' (FDE) to 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_25_V_reg_29920_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_1_V_reg_29856_reg[5]' (FDE) to 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_25_V_reg_29920_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_73_V_reg_30217_reg[1]' (FDE) to 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_66_V_reg_30182_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_73_V_reg_30217_reg[2]' (FDE) to 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_68_V_reg_30194_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_73_V_reg_30217_reg[3]' (FDE) to 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_68_V_reg_30194_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_73_V_reg_30217_reg[4]' (FDE) to 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_68_V_reg_30194_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_73_V_reg_30217_reg[5]' (FDE) to 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_68_V_reg_30194_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/trunc_ln708_166_reg_30514_reg[0]' (FDE) to 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/trunc_ln708_169_reg_30532_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/trunc_ln708_166_reg_30514_reg[1]' (FDE) to 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/trunc_ln708_169_reg_30532_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/trunc_ln708_166_reg_30514_reg[2]' (FDE) to 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/trunc_ln708_169_reg_30532_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/trunc_ln708_166_reg_30514_reg[3]' (FDE) to 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/trunc_ln708_169_reg_30532_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/trunc_ln708_166_reg_30514_reg[4]' (FDE) to 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/trunc_ln708_169_reg_30532_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_68_V_reg_30194_reg[0]' (FDE) to 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_66_V_reg_30182_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_68_V_reg_30194_reg[1]' (FDE) to 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_66_V_reg_30182_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_68_V_reg_30194_reg[2]' (FDE) to 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_66_V_reg_30182_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_68_V_reg_30194_reg[3]' (FDE) to 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_66_V_reg_30182_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_68_V_reg_30194_reg[4]' (FDE) to 'i_1_1/conv_2d_cl_array_array_ap_fixed_32u_config2_U0/mult_66_V_reg_30182_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_32u_config2_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Block_proc_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_1_0/layer7_out_V_data_34_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'i_1_0/layer7_out_V_data_34_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'i_1_0/layer7_out_V_data_34_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'i_1_0/layer7_out_V_data_34_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'i_1_0/layer7_out_V_data_34_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'i_1_0/layer7_out_V_data_34_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'i_1_0/layer7_out_V_data_34_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]' (FDE) to 'i_1_0/layer7_out_V_data_34_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'i_1_0/layer7_out_V_data_34_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]' (FDE) to 'i_1_0/layer7_out_V_data_34_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'i_1_0/layer7_out_V_data_40_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'i_1_0/layer7_out_V_data_40_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'i_1_0/layer7_out_V_data_40_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'i_1_0/layer7_out_V_data_40_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'i_1_0/layer7_out_V_data_40_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'i_1_0/layer7_out_V_data_40_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'i_1_0/layer7_out_V_data_40_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]' (FDE) to 'i_1_0/layer7_out_V_data_40_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'i_1_0/layer7_out_V_data_40_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]' (FDE) to 'i_1_0/layer7_out_V_data_40_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'i_1_0/layer7_out_V_data_36_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]' (FDE) to 'i_1_0/layer7_out_V_data_36_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'i_1_0/layer7_out_V_data_36_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]' (FDE) to 'i_1_0/layer7_out_V_data_36_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'i_1_0/layer7_out_V_data_36_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][5]' (FDE) to 'i_1_0/layer7_out_V_data_36_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'i_1_0/layer7_out_V_data_36_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'i_1_0/layer7_out_V_data_36_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'i_1_0/layer7_out_V_data_36_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'i_1_0/layer7_out_V_data_36_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'i_1_0/layer7_out_V_data_44_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'i_1_0/layer7_out_V_data_44_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'i_1_0/layer7_out_V_data_44_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'i_1_0/layer7_out_V_data_44_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'i_1_0/layer7_out_V_data_44_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'i_1_0/layer7_out_V_data_44_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'i_1_0/layer7_out_V_data_44_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]' (FDE) to 'i_1_0/layer7_out_V_data_44_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'i_1_0/layer7_out_V_data_44_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]' (FDE) to 'i_1_0/layer7_out_V_data_44_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'i_1_0/layer7_out_V_data_41_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'i_1_0/layer7_out_V_data_41_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'i_1_0/layer7_out_V_data_41_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'i_1_0/layer7_out_V_data_41_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'i_1_0/layer7_out_V_data_41_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'i_1_0/layer7_out_V_data_41_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'i_1_0/layer7_out_V_data_41_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]' (FDE) to 'i_1_0/layer7_out_V_data_41_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'i_1_0/layer7_out_V_data_41_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]' (FDE) to 'i_1_0/layer7_out_V_data_41_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'i_1_0/layer7_out_V_data_49_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][0]' (FDE) to 'i_1_0/layer7_out_V_data_49_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'i_1_0/layer7_out_V_data_49_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][1]' (FDE) to 'i_1_0/layer7_out_V_data_49_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'i_1_0/layer7_out_V_data_49_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'i_1_0/layer7_out_V_data_49_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'i_1_0/layer7_out_V_data_49_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][3]' (FDE) to 'i_1_0/layer7_out_V_data_49_V_U/U_fifo_w6_d1_A_shiftReg/SRL_SIG_reg[0][4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\trunc_ln708_45_reg_54935_reg[-1111111101] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\trunc_ln708_45_reg_54935_reg[-1111111100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\trunc_ln708_45_reg_54935_reg[-1111111099] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\trunc_ln708_45_reg_54935_reg[-1111111098] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\trunc_ln708_45_reg_54935_reg[-1111111097] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\trunc_ln708_57_reg_54985_reg[-1111111101] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\trunc_ln708_57_reg_54985_reg[-1111111100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\trunc_ln708_57_reg_54985_reg[-1111111099] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\trunc_ln708_57_reg_54985_reg[-1111111098] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\trunc_ln708_57_reg_54985_reg[-1111111097] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\trunc_ln708_64_reg_55025_reg[-1111111101] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\trunc_ln708_64_reg_55025_reg[-1111111100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\trunc_ln708_64_reg_55025_reg[-1111111099] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\trunc_ln708_64_reg_55025_reg[-1111111098] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\trunc_ln708_64_reg_55025_reg[-1111111097] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\trunc_ln708_83_reg_55120_reg[-1111111101] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\trunc_ln708_83_reg_55120_reg[-1111111100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\trunc_ln708_83_reg_55120_reg[-1111111099] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\trunc_ln708_83_reg_55120_reg[-1111111098] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\trunc_ln708_62_reg_55015_reg[-1111111101] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\trunc_ln708_62_reg_55015_reg[-1111111100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\trunc_ln708_62_reg_55015_reg[-1111111099] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\trunc_ln708_62_reg_55015_reg[-1111111098] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\mul_ln1118_91_reg_49595_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\add_ln703_117_reg_55280_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\add_ln703_117_reg_55280_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\sub_ln1118_5_reg_54865_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\trunc_ln708_104_reg_55205_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\trunc_ln708_104_reg_55205_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\trunc_ln708_104_reg_55205_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\trunc_ln708_93_reg_55170_reg[-1111111101] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\trunc_ln708_93_reg_55170_reg[-1111111100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\trunc_ln708_93_reg_55170_reg[-1111111099] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\trunc_ln708_85_reg_55130_reg[-1111111101] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\trunc_ln708_85_reg_55130_reg[-1111111100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\trunc_ln708_85_reg_55130_reg[-1111111099] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\trunc_ln708_85_reg_55130_reg[-1111111098] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\trunc_ln708_57_reg_54985_pp0_iter1_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\trunc_ln708_57_reg_54985_pp0_iter1_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\trunc_ln708_57_reg_54985_pp0_iter1_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\trunc_ln708_57_reg_54985_pp0_iter1_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\trunc_ln708_57_reg_54985_pp0_iter1_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\add_ln703_98_reg_55495_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\add_ln703_98_reg_55495_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\add_ln703_98_reg_55495_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\trunc_ln708_32_reg_54880_reg[-1111111101] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\trunc_ln708_32_reg_54880_reg[-1111111097] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\trunc_ln708_105_reg_55210_reg[-1111111101] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\trunc_ln708_105_reg_55210_reg[-1111111100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\trunc_ln708_105_reg_55210_reg[-1111111099] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\trunc_ln708_105_reg_55210_reg[-1111111097] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\trunc_ln708_41_reg_54920_reg[-1111111098] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\trunc_ln708_84_reg_55125_reg[-1111111098] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\trunc_ln708_86_reg_55135_reg[-1111111098] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\trunc_ln708_105_reg_55210_pp0_iter1_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\trunc_ln708_105_reg_55210_pp0_iter1_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\trunc_ln708_105_reg_55210_pp0_iter1_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\trunc_ln708_105_reg_55210_pp0_iter1_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/\add_ln703_89_reg_55480_reg[4] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 2194.309 ; gain = 653.016 ; free physical = 23559 ; free virtual = 26370
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+-----------------------------------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                          | DSP Mapping          | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B)'              | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|normalize_array_array_ap_fixed_128u_config7_s        | (A2*B2)'             | 17     | 16     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s | ((A:0x233)*B2)'      | 6      | 11     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s | ((A:0x3ffffdae)*B2)' | 6      | 11     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | (A2*(B:0xd))'        | 15     | 5      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | (A2*(B:0x17))'       | 15     | 6      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | (A''*(B:0xb))'       | 15     | 5      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | (A2*(B:0x3ffed))'    | 15     | 6      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | (A''*(B:0xd))'       | 15     | 5      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | (A''*(B:0x3ffe9))'   | 15     | 6      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | (A2*(B:0x3ffed))'    | 15     | 6      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | (A''*(B:0x3ffeb))'   | 15     | 6      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | (A''*(B:0xd))'       | 15     | 5      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | (A2*(B:0xb))'        | 15     | 5      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | (A2*(B:0x13))'       | 15     | 6      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | (A''*(B:0xb))'       | 15     | 5      | -      | -      | 20     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | (A''*(B:0x3ffeb))'   | 15     | 6      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|conv_2d_cl_array_array_ap_fixed_32u_config2_s        | (A2*(B:0xb))'        | 15     | 5      | -      | -      | 20     | 1    | 0    | -    | -    | -     | 1    | 0    | 
+-----------------------------------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |myproject__GB0 |           1|     23872|
|2     |myproject__GB1 |           1|     14981|
+------+---------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 2194.309 ; gain = 653.016 ; free physical = 23559 ; free virtual = 26371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |myproject__GB0 |           1|     23872|
|2     |myproject__GB1 |           1|     14981|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:00:52 . Memory (MB): peak = 2194.309 ; gain = 653.016 ; free physical = 23576 ; free virtual = 26389
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \conv_2d_cl_array_array_ap_fixed_32u_config2_U0/kernel_window_5_V_read [14] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 2194.309 ; gain = 653.016 ; free physical = 23570 ; free virtual = 26384
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 2194.309 ; gain = 653.016 ; free physical = 23570 ; free virtual = 26384
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 2194.309 ; gain = 653.016 ; free physical = 23569 ; free virtual = 26383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 2194.309 ; gain = 653.016 ; free physical = 23569 ; free virtual = 26383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 2194.309 ; gain = 653.016 ; free physical = 23569 ; free virtual = 26383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 2194.309 ; gain = 653.016 ; free physical = 23569 ; free virtual = 26383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|myproject   | dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/add_ln703_118_reg_55525_reg[2]               | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/add_ln703_124_reg_55695_pp0_iter6_reg_reg[5] | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|myproject   | dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/add_ln703_91_reg_55615_pp0_iter4_reg_reg[5]  | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|myproject   | dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/add_ln703_84_reg_55610_pp0_iter4_reg_reg[5]  | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|myproject   | dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/add_ln703_75_reg_55450_pp0_iter3_reg_reg[5]  | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|myproject   | dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095/add_ln703_35_reg_55265_pp0_iter2_reg_reg[4]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | conv_2d_cl_array_array_ap_fixed_32u_config2_U0/kernel_data_V_5_ret_reg_29759_pp0_iter4_reg_reg[14]                                                                | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|myproject   | conv_2d_cl_array_array_ap_fixed_32u_config2_U0/kernel_data_V_7_ret_reg_29781_pp0_iter4_reg_reg[14]                                                                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+--------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name           | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+--------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | ShiftRegMem_reg[5] | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__1     | ShiftRegMem_reg[3] | 6      | 6          | 6      | 0       | 0      | 0      | 0      | 
|dsrl__2     | SRL_SIG_reg[15]    | 6      | 6          | 6      | 0       | 0      | 0      | 0      | 
|dsrl__3     | SRL_SIG_reg[3]     | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
+------------+--------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |  1294|
|3     |DSP48E1 |    47|
|4     |LUT1    |   848|
|5     |LUT2    |  3735|
|6     |LUT3    |  1404|
|7     |LUT4    |  1315|
|8     |LUT5    |  1533|
|9     |LUT6    |  1657|
|10    |SRL16E  |  1015|
|11    |FDRE    |  7071|
|12    |FDSE    |   856|
|13    |IBUF    |    21|
|14    |OBUF    |    55|
+------+--------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------------+----------------------------------------------------------------------+------+
|      |Instance                                                                    |Module                                                                |Cells |
+------+----------------------------------------------------------------------------+----------------------------------------------------------------------+------+
|1     |top                                                                         |                                                                      | 20852|
|2     |  Block_proc_U0                                                             |Block_proc                                                            |     4|
|3     |  conv_2d_cl_array_array_ap_fixed_32u_config2_U0                            |conv_2d_cl_array_array_ap_fixed_32u_config2_s                         |  8118|
|4     |    call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_25017         |shift_line_buffer_array_ap_fixed_1u_config2_s                         |    64|
|5     |      line_buffer_Array_V_0_0_U                                             |shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb          |    32|
|6     |        shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_core_U |shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_core__1  |    32|
|7     |      line_buffer_Array_V_1182_0_U                                          |shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_492      |    32|
|8     |        shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_core_U |shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_core     |    32|
|9     |    myproject_mul_5ns_15s_15_2_1_U11                                        |myproject_mul_5ns_15s_15_2_1                                          |    15|
|10    |      myproject_mul_5ns_15s_15_2_1_MulnS_0_U                                |myproject_mul_5ns_15s_15_2_1_MulnS_0_491                              |    15|
|11    |    myproject_mul_5ns_15s_15_2_1_U14                                        |myproject_mul_5ns_15s_15_2_1_455                                      |     2|
|12    |      myproject_mul_5ns_15s_15_2_1_MulnS_0_U                                |myproject_mul_5ns_15s_15_2_1_MulnS_0_490                              |     2|
|13    |    myproject_mul_5ns_15s_15_2_1_U19                                        |myproject_mul_5ns_15s_15_2_1_456                                      |    24|
|14    |      myproject_mul_5ns_15s_15_2_1_MulnS_0_U                                |myproject_mul_5ns_15s_15_2_1_MulnS_0_489                              |    24|
|15    |    myproject_mul_5ns_15s_15_2_1_U21                                        |myproject_mul_5ns_15s_15_2_1_457                                      |    25|
|16    |      myproject_mul_5ns_15s_15_2_1_MulnS_0_U                                |myproject_mul_5ns_15s_15_2_1_MulnS_0_488                              |    25|
|17    |    myproject_mul_5ns_15s_15_2_1_U26                                        |myproject_mul_5ns_15s_15_2_1_458                                      |    35|
|18    |      myproject_mul_5ns_15s_15_2_1_MulnS_0_U                                |myproject_mul_5ns_15s_15_2_1_MulnS_0_487                              |    35|
|19    |    myproject_mul_5ns_15s_15_2_1_U28                                        |myproject_mul_5ns_15s_15_2_1_459                                      |    29|
|20    |      myproject_mul_5ns_15s_15_2_1_MulnS_0_U                                |myproject_mul_5ns_15s_15_2_1_MulnS_0_486                              |    29|
|21    |    myproject_mul_5ns_15s_15_2_1_U29                                        |myproject_mul_5ns_15s_15_2_1_460                                      |    11|
|22    |      myproject_mul_5ns_15s_15_2_1_MulnS_0_U                                |myproject_mul_5ns_15s_15_2_1_MulnS_0                                  |    11|
|23    |    myproject_mul_5s_15s_15_2_1_U12                                         |myproject_mul_5s_15s_15_2_1                                           |    46|
|24    |      myproject_mul_5s_15s_15_2_1_MulnS_1_U                                 |myproject_mul_5s_15s_15_2_1_MulnS_1_485                               |    46|
|25    |    myproject_mul_5s_15s_15_2_1_U15                                         |myproject_mul_5s_15s_15_2_1_461                                       |    47|
|26    |      myproject_mul_5s_15s_15_2_1_MulnS_1_U                                 |myproject_mul_5s_15s_15_2_1_MulnS_1_484                               |    47|
|27    |    myproject_mul_5s_15s_15_2_1_U17                                         |myproject_mul_5s_15s_15_2_1_462                                       |    46|
|28    |      myproject_mul_5s_15s_15_2_1_MulnS_1_U                                 |myproject_mul_5s_15s_15_2_1_MulnS_1_483                               |    46|
|29    |    myproject_mul_5s_15s_15_2_1_U20                                         |myproject_mul_5s_15s_15_2_1_463                                       |    46|
|30    |      myproject_mul_5s_15s_15_2_1_MulnS_1_U                                 |myproject_mul_5s_15s_15_2_1_MulnS_1_482                               |    46|
|31    |    myproject_mul_5s_15s_15_2_1_U24                                         |myproject_mul_5s_15s_15_2_1_464                                       |    47|
|32    |      myproject_mul_5s_15s_15_2_1_MulnS_1_U                                 |myproject_mul_5s_15s_15_2_1_MulnS_1_481                               |    47|
|33    |    myproject_mul_5s_15s_15_2_1_U25                                         |myproject_mul_5s_15s_15_2_1_465                                       |    46|
|34    |      myproject_mul_5s_15s_15_2_1_MulnS_1_U                                 |myproject_mul_5s_15s_15_2_1_MulnS_1_480                               |    46|
|35    |    myproject_mul_5s_15s_15_2_1_U27                                         |myproject_mul_5s_15s_15_2_1_466                                       |    46|
|36    |      myproject_mul_5s_15s_15_2_1_MulnS_1_U                                 |myproject_mul_5s_15s_15_2_1_MulnS_1                                   |    46|
|37    |    myproject_mul_6ns_15s_15_2_1_U30                                        |myproject_mul_6ns_15s_15_2_1                                          |    24|
|38    |      myproject_mul_6ns_15s_15_2_1_MulnS_3_U                                |myproject_mul_6ns_15s_15_2_1_MulnS_3_479                              |    24|
|39    |    myproject_mul_6ns_15s_15_2_1_U31                                        |myproject_mul_6ns_15s_15_2_1_467                                      |    11|
|40    |      myproject_mul_6ns_15s_15_2_1_MulnS_3_U                                |myproject_mul_6ns_15s_15_2_1_MulnS_3                                  |    11|
|41    |    myproject_mul_6s_15s_15_2_1_U13                                         |myproject_mul_6s_15s_15_2_1                                           |    11|
|42    |      myproject_mul_6s_15s_15_2_1_MulnS_2_U                                 |myproject_mul_6s_15s_15_2_1_MulnS_2_478                               |    11|
|43    |    myproject_mul_6s_15s_15_2_1_U16                                         |myproject_mul_6s_15s_15_2_1_468                                       |     1|
|44    |      myproject_mul_6s_15s_15_2_1_MulnS_2_U                                 |myproject_mul_6s_15s_15_2_1_MulnS_2_477                               |     1|
|45    |    myproject_mul_6s_15s_15_2_1_U18                                         |myproject_mul_6s_15s_15_2_1_469                                       |     9|
|46    |      myproject_mul_6s_15s_15_2_1_MulnS_2_U                                 |myproject_mul_6s_15s_15_2_1_MulnS_2_476                               |     9|
|47    |    myproject_mul_6s_15s_15_2_1_U22                                         |myproject_mul_6s_15s_15_2_1_470                                       |     1|
|48    |      myproject_mul_6s_15s_15_2_1_MulnS_2_U                                 |myproject_mul_6s_15s_15_2_1_MulnS_2_475                               |     1|
|49    |    myproject_mul_6s_15s_15_2_1_U23                                         |myproject_mul_6s_15s_15_2_1_471                                       |    25|
|50    |      myproject_mul_6s_15s_15_2_1_MulnS_2_U                                 |myproject_mul_6s_15s_15_2_1_MulnS_2                                   |    25|
|51    |    regslice_both_data_V_data_V_U                                           |regslice_both_472                                                     |   217|
|52    |      ibuf_inst                                                             |xil_defaultlib_ibuf_473                                               |    35|
|53    |      obuf_inst                                                             |xil_defaultlib_obuf_474                                               |   182|
|54    |  dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_U0                       |dense_array_array_ap_fixed_16_6_5_3_0_1u_config8_s                    |  3033|
|55    |    grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_2095        |dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s                  |  2823|
|56    |      myproject_mul_11ns_6s_16_2_1_U624                                     |myproject_mul_11ns_6s_16_2_1                                          |     3|
|57    |        myproject_mul_11ns_6s_16_2_1_MulnS_7_U                              |myproject_mul_11ns_6s_16_2_1_MulnS_7                                  |     3|
|58    |      myproject_mul_11s_6s_16_2_1_U623                                      |myproject_mul_11s_6s_16_2_1                                           |     1|
|59    |        myproject_mul_11s_6s_16_2_1_MulnS_6_U                               |myproject_mul_11s_6s_16_2_1_MulnS_6                                   |     1|
|60    |  layer2_out_V_data_0_V_U                                                   |fifo_w6_d16_A                                                         |    29|
|61    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_454                                            |    11|
|62    |  layer2_out_V_data_10_V_U                                                  |fifo_w6_d16_A_0                                                       |    30|
|63    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_453                                            |    11|
|64    |  layer2_out_V_data_11_V_U                                                  |fifo_w6_d16_A_1                                                       |    29|
|65    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_452                                            |    11|
|66    |  layer2_out_V_data_12_V_U                                                  |fifo_w6_d16_A_2                                                       |    30|
|67    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_451                                            |    11|
|68    |  layer2_out_V_data_13_V_U                                                  |fifo_w6_d16_A_3                                                       |    29|
|69    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_450                                            |    11|
|70    |  layer2_out_V_data_14_V_U                                                  |fifo_w6_d16_A_4                                                       |    29|
|71    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_449                                            |    11|
|72    |  layer2_out_V_data_15_V_U                                                  |fifo_w6_d16_A_5                                                       |    31|
|73    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_448                                            |    11|
|74    |  layer2_out_V_data_16_V_U                                                  |fifo_w6_d16_A_6                                                       |    29|
|75    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_447                                            |    11|
|76    |  layer2_out_V_data_17_V_U                                                  |fifo_w6_d16_A_7                                                       |    29|
|77    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_446                                            |    11|
|78    |  layer2_out_V_data_18_V_U                                                  |fifo_w6_d16_A_8                                                       |    29|
|79    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_445                                            |    11|
|80    |  layer2_out_V_data_19_V_U                                                  |fifo_w6_d16_A_9                                                       |    31|
|81    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_444                                            |    11|
|82    |  layer2_out_V_data_1_V_U                                                   |fifo_w6_d16_A_10                                                      |    29|
|83    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_443                                            |    11|
|84    |  layer2_out_V_data_20_V_U                                                  |fifo_w6_d16_A_11                                                      |    30|
|85    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_442                                            |    11|
|86    |  layer2_out_V_data_21_V_U                                                  |fifo_w6_d16_A_12                                                      |    30|
|87    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_441                                            |    11|
|88    |  layer2_out_V_data_22_V_U                                                  |fifo_w6_d16_A_13                                                      |    30|
|89    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_440                                            |    11|
|90    |  layer2_out_V_data_23_V_U                                                  |fifo_w6_d16_A_14                                                      |    29|
|91    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_439                                            |    11|
|92    |  layer2_out_V_data_24_V_U                                                  |fifo_w6_d16_A_15                                                      |    29|
|93    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_438                                            |    11|
|94    |  layer2_out_V_data_25_V_U                                                  |fifo_w6_d16_A_16                                                      |    31|
|95    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_437                                            |    11|
|96    |  layer2_out_V_data_26_V_U                                                  |fifo_w6_d16_A_17                                                      |    31|
|97    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_436                                            |    11|
|98    |  layer2_out_V_data_27_V_U                                                  |fifo_w6_d16_A_18                                                      |    30|
|99    |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_435                                            |    11|
|100   |  layer2_out_V_data_28_V_U                                                  |fifo_w6_d16_A_19                                                      |    29|
|101   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_434                                            |    11|
|102   |  layer2_out_V_data_29_V_U                                                  |fifo_w6_d16_A_20                                                      |    29|
|103   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_433                                            |    11|
|104   |  layer2_out_V_data_2_V_U                                                   |fifo_w6_d16_A_21                                                      |    32|
|105   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_432                                            |    11|
|106   |  layer2_out_V_data_30_V_U                                                  |fifo_w6_d16_A_22                                                      |    29|
|107   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_431                                            |    11|
|108   |  layer2_out_V_data_31_V_U                                                  |fifo_w6_d16_A_23                                                      |    29|
|109   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_430                                            |    11|
|110   |  layer2_out_V_data_3_V_U                                                   |fifo_w6_d16_A_24                                                      |    29|
|111   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_429                                            |    11|
|112   |  layer2_out_V_data_4_V_U                                                   |fifo_w6_d16_A_25                                                      |    30|
|113   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_428                                            |    11|
|114   |  layer2_out_V_data_5_V_U                                                   |fifo_w6_d16_A_26                                                      |    29|
|115   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_427                                            |    11|
|116   |  layer2_out_V_data_6_V_U                                                   |fifo_w6_d16_A_27                                                      |    29|
|117   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_426                                            |    11|
|118   |  layer2_out_V_data_7_V_U                                                   |fifo_w6_d16_A_28                                                      |    29|
|119   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_425                                            |    11|
|120   |  layer2_out_V_data_8_V_U                                                   |fifo_w6_d16_A_29                                                      |    30|
|121   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_424                                            |    11|
|122   |  layer2_out_V_data_9_V_U                                                   |fifo_w6_d16_A_30                                                      |    29|
|123   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_423                                            |    11|
|124   |  layer3_out_V_data_0_V_U                                                   |fifo_w6_d16_A_31                                                      |    30|
|125   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_422                                            |    12|
|126   |  layer3_out_V_data_10_V_U                                                  |fifo_w6_d16_A_32                                                      |    30|
|127   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_421                                            |    12|
|128   |  layer3_out_V_data_11_V_U                                                  |fifo_w6_d16_A_33                                                      |    31|
|129   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_420                                            |    12|
|130   |  layer3_out_V_data_12_V_U                                                  |fifo_w6_d16_A_34                                                      |    30|
|131   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_419                                            |    12|
|132   |  layer3_out_V_data_13_V_U                                                  |fifo_w6_d16_A_35                                                      |    33|
|133   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_418                                            |    12|
|134   |  layer3_out_V_data_14_V_U                                                  |fifo_w6_d16_A_36                                                      |    30|
|135   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_417                                            |    12|
|136   |  layer3_out_V_data_15_V_U                                                  |fifo_w6_d16_A_37                                                      |    30|
|137   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_416                                            |    12|
|138   |  layer3_out_V_data_16_V_U                                                  |fifo_w6_d16_A_38                                                      |    30|
|139   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_415                                            |    12|
|140   |  layer3_out_V_data_17_V_U                                                  |fifo_w6_d16_A_39                                                      |    32|
|141   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_414                                            |    12|
|142   |  layer3_out_V_data_18_V_U                                                  |fifo_w6_d16_A_40                                                      |    30|
|143   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_413                                            |    12|
|144   |  layer3_out_V_data_19_V_U                                                  |fifo_w6_d16_A_41                                                      |    30|
|145   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_412                                            |    12|
|146   |  layer3_out_V_data_1_V_U                                                   |fifo_w6_d16_A_42                                                      |    30|
|147   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_411                                            |    12|
|148   |  layer3_out_V_data_20_V_U                                                  |fifo_w6_d16_A_43                                                      |    32|
|149   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_410                                            |    12|
|150   |  layer3_out_V_data_21_V_U                                                  |fifo_w6_d16_A_44                                                      |    30|
|151   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_409                                            |    12|
|152   |  layer3_out_V_data_22_V_U                                                  |fifo_w6_d16_A_45                                                      |    31|
|153   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_408                                            |    12|
|154   |  layer3_out_V_data_23_V_U                                                  |fifo_w6_d16_A_46                                                      |    30|
|155   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_407                                            |    12|
|156   |  layer3_out_V_data_24_V_U                                                  |fifo_w6_d16_A_47                                                      |    31|
|157   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_406                                            |    12|
|158   |  layer3_out_V_data_25_V_U                                                  |fifo_w6_d16_A_48                                                      |    30|
|159   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_405                                            |    12|
|160   |  layer3_out_V_data_26_V_U                                                  |fifo_w6_d16_A_49                                                      |    32|
|161   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_404                                            |    12|
|162   |  layer3_out_V_data_27_V_U                                                  |fifo_w6_d16_A_50                                                      |    30|
|163   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_403                                            |    12|
|164   |  layer3_out_V_data_28_V_U                                                  |fifo_w6_d16_A_51                                                      |    30|
|165   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_402                                            |    12|
|166   |  layer3_out_V_data_29_V_U                                                  |fifo_w6_d16_A_52                                                      |    30|
|167   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_401                                            |    12|
|168   |  layer3_out_V_data_2_V_U                                                   |fifo_w6_d16_A_53                                                      |    32|
|169   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_400                                            |    12|
|170   |  layer3_out_V_data_30_V_U                                                  |fifo_w6_d16_A_54                                                      |    30|
|171   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_399                                            |    12|
|172   |  layer3_out_V_data_31_V_U                                                  |fifo_w6_d16_A_55                                                      |    32|
|173   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_398                                            |    12|
|174   |  layer3_out_V_data_3_V_U                                                   |fifo_w6_d16_A_56                                                      |    30|
|175   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_397                                            |    12|
|176   |  layer3_out_V_data_4_V_U                                                   |fifo_w6_d16_A_57                                                      |    31|
|177   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_396                                            |    12|
|178   |  layer3_out_V_data_5_V_U                                                   |fifo_w6_d16_A_58                                                      |    31|
|179   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_395                                            |    12|
|180   |  layer3_out_V_data_6_V_U                                                   |fifo_w6_d16_A_59                                                      |    31|
|181   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_394                                            |    12|
|182   |  layer3_out_V_data_7_V_U                                                   |fifo_w6_d16_A_60                                                      |    30|
|183   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_393                                            |    12|
|184   |  layer3_out_V_data_8_V_U                                                   |fifo_w6_d16_A_61                                                      |    30|
|185   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_392                                            |    12|
|186   |  layer3_out_V_data_9_V_U                                                   |fifo_w6_d16_A_62                                                      |    31|
|187   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_391                                            |    12|
|188   |  layer4_out_V_data_0_V_U                                                   |fifo_w6_d16_A_63                                                      |    28|
|189   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_390                                            |    11|
|190   |  layer4_out_V_data_10_V_U                                                  |fifo_w6_d16_A_64                                                      |    28|
|191   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_389                                            |    11|
|192   |  layer4_out_V_data_11_V_U                                                  |fifo_w6_d16_A_65                                                      |    28|
|193   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_388                                            |    11|
|194   |  layer4_out_V_data_12_V_U                                                  |fifo_w6_d16_A_66                                                      |    29|
|195   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_387                                            |    11|
|196   |  layer4_out_V_data_13_V_U                                                  |fifo_w6_d16_A_67                                                      |    28|
|197   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_386                                            |    11|
|198   |  layer4_out_V_data_14_V_U                                                  |fifo_w6_d16_A_68                                                      |    28|
|199   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_385                                            |    11|
|200   |  layer4_out_V_data_15_V_U                                                  |fifo_w6_d16_A_69                                                      |    29|
|201   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_384                                            |    11|
|202   |  layer4_out_V_data_16_V_U                                                  |fifo_w6_d16_A_70                                                      |    29|
|203   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_383                                            |    11|
|204   |  layer4_out_V_data_17_V_U                                                  |fifo_w6_d16_A_71                                                      |    28|
|205   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_382                                            |    11|
|206   |  layer4_out_V_data_18_V_U                                                  |fifo_w6_d16_A_72                                                      |    28|
|207   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_381                                            |    11|
|208   |  layer4_out_V_data_19_V_U                                                  |fifo_w6_d16_A_73                                                      |    29|
|209   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_380                                            |    11|
|210   |  layer4_out_V_data_1_V_U                                                   |fifo_w6_d16_A_74                                                      |    28|
|211   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_379                                            |    11|
|212   |  layer4_out_V_data_20_V_U                                                  |fifo_w6_d16_A_75                                                      |    30|
|213   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_378                                            |    11|
|214   |  layer4_out_V_data_21_V_U                                                  |fifo_w6_d16_A_76                                                      |    28|
|215   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_377                                            |    11|
|216   |  layer4_out_V_data_22_V_U                                                  |fifo_w6_d16_A_77                                                      |    28|
|217   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_376                                            |    11|
|218   |  layer4_out_V_data_23_V_U                                                  |fifo_w6_d16_A_78                                                      |    28|
|219   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_375                                            |    11|
|220   |  layer4_out_V_data_24_V_U                                                  |fifo_w6_d16_A_79                                                      |    29|
|221   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_374                                            |    11|
|222   |  layer4_out_V_data_25_V_U                                                  |fifo_w6_d16_A_80                                                      |    29|
|223   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_373                                            |    11|
|224   |  layer4_out_V_data_26_V_U                                                  |fifo_w6_d16_A_81                                                      |    28|
|225   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_372                                            |    11|
|226   |  layer4_out_V_data_27_V_U                                                  |fifo_w6_d16_A_82                                                      |    29|
|227   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_371                                            |    11|
|228   |  layer4_out_V_data_28_V_U                                                  |fifo_w6_d16_A_83                                                      |    29|
|229   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_370                                            |    11|
|230   |  layer4_out_V_data_29_V_U                                                  |fifo_w6_d16_A_84                                                      |    28|
|231   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_369                                            |    11|
|232   |  layer4_out_V_data_2_V_U                                                   |fifo_w6_d16_A_85                                                      |    29|
|233   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_368                                            |    11|
|234   |  layer4_out_V_data_30_V_U                                                  |fifo_w6_d16_A_86                                                      |    31|
|235   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_367                                            |    11|
|236   |  layer4_out_V_data_31_V_U                                                  |fifo_w6_d16_A_87                                                      |    28|
|237   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_366                                            |    11|
|238   |  layer4_out_V_data_3_V_U                                                   |fifo_w6_d16_A_88                                                      |    30|
|239   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_365                                            |    11|
|240   |  layer4_out_V_data_4_V_U                                                   |fifo_w6_d16_A_89                                                      |    29|
|241   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_364                                            |    11|
|242   |  layer4_out_V_data_5_V_U                                                   |fifo_w6_d16_A_90                                                      |    28|
|243   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_363                                            |    11|
|244   |  layer4_out_V_data_6_V_U                                                   |fifo_w6_d16_A_91                                                      |    28|
|245   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_362                                            |    11|
|246   |  layer4_out_V_data_7_V_U                                                   |fifo_w6_d16_A_92                                                      |    28|
|247   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_361                                            |    11|
|248   |  layer4_out_V_data_8_V_U                                                   |fifo_w6_d16_A_93                                                      |    29|
|249   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg_360                                            |    11|
|250   |  layer4_out_V_data_9_V_U                                                   |fifo_w6_d16_A_94                                                      |    28|
|251   |    U_fifo_w6_d16_A_shiftReg                                                |fifo_w6_d16_A_shiftReg                                                |    11|
|252   |  layer5_out_V_data_0_V_U                                                   |fifo_w16_d4_A                                                         |    21|
|253   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_359                                            |     9|
|254   |  layer5_out_V_data_10_V_U                                                  |fifo_w16_d4_A_95                                                      |    22|
|255   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_358                                            |     9|
|256   |  layer5_out_V_data_11_V_U                                                  |fifo_w16_d4_A_96                                                      |    22|
|257   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_357                                            |     9|
|258   |  layer5_out_V_data_12_V_U                                                  |fifo_w16_d4_A_97                                                      |    12|
|259   |  layer5_out_V_data_13_V_U                                                  |fifo_w16_d4_A_98                                                      |    21|
|260   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_356                                            |     9|
|261   |  layer5_out_V_data_14_V_U                                                  |fifo_w16_d4_A_99                                                      |    22|
|262   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_355                                            |     9|
|263   |  layer5_out_V_data_15_V_U                                                  |fifo_w16_d4_A_100                                                     |    22|
|264   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_354                                            |     9|
|265   |  layer5_out_V_data_16_V_U                                                  |fifo_w16_d4_A_101                                                     |    21|
|266   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_353                                            |     9|
|267   |  layer5_out_V_data_17_V_U                                                  |fifo_w16_d4_A_102                                                     |    21|
|268   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_352                                            |     9|
|269   |  layer5_out_V_data_18_V_U                                                  |fifo_w16_d4_A_103                                                     |    23|
|270   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_351                                            |     9|
|271   |  layer5_out_V_data_19_V_U                                                  |fifo_w16_d4_A_104                                                     |    21|
|272   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_350                                            |     9|
|273   |  layer5_out_V_data_1_V_U                                                   |fifo_w16_d4_A_105                                                     |    21|
|274   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_349                                            |     9|
|275   |  layer5_out_V_data_20_V_U                                                  |fifo_w16_d4_A_106                                                     |    21|
|276   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_348                                            |     9|
|277   |  layer5_out_V_data_21_V_U                                                  |fifo_w16_d4_A_107                                                     |    21|
|278   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_347                                            |     9|
|279   |  layer5_out_V_data_22_V_U                                                  |fifo_w16_d4_A_108                                                     |    21|
|280   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_346                                            |     9|
|281   |  layer5_out_V_data_23_V_U                                                  |fifo_w16_d4_A_109                                                     |    21|
|282   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_345                                            |     9|
|283   |  layer5_out_V_data_24_V_U                                                  |fifo_w16_d4_A_110                                                     |    22|
|284   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_344                                            |     9|
|285   |  layer5_out_V_data_25_V_U                                                  |fifo_w16_d4_A_111                                                     |    21|
|286   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_343                                            |     9|
|287   |  layer5_out_V_data_26_V_U                                                  |fifo_w16_d4_A_112                                                     |    21|
|288   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_342                                            |     9|
|289   |  layer5_out_V_data_27_V_U                                                  |fifo_w16_d4_A_113                                                     |    21|
|290   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_341                                            |     9|
|291   |  layer5_out_V_data_28_V_U                                                  |fifo_w16_d4_A_114                                                     |    21|
|292   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_340                                            |     9|
|293   |  layer5_out_V_data_29_V_U                                                  |fifo_w16_d4_A_115                                                     |    24|
|294   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_339                                            |     9|
|295   |  layer5_out_V_data_2_V_U                                                   |fifo_w16_d4_A_116                                                     |    21|
|296   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_338                                            |     9|
|297   |  layer5_out_V_data_30_V_U                                                  |fifo_w16_d4_A_117                                                     |    22|
|298   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_337                                            |     9|
|299   |  layer5_out_V_data_31_V_U                                                  |fifo_w16_d4_A_118                                                     |    24|
|300   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_336                                            |     9|
|301   |  layer5_out_V_data_3_V_U                                                   |fifo_w16_d4_A_119                                                     |    22|
|302   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_335                                            |     9|
|303   |  layer5_out_V_data_4_V_U                                                   |fifo_w16_d4_A_120                                                     |    22|
|304   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_334                                            |     9|
|305   |  layer5_out_V_data_5_V_U                                                   |fifo_w16_d4_A_121                                                     |    21|
|306   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_333                                            |     9|
|307   |  layer5_out_V_data_6_V_U                                                   |fifo_w16_d4_A_122                                                     |    21|
|308   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_332                                            |     9|
|309   |  layer5_out_V_data_7_V_U                                                   |fifo_w16_d4_A_123                                                     |    21|
|310   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_331                                            |     9|
|311   |  layer5_out_V_data_8_V_U                                                   |fifo_w16_d4_A_124                                                     |    21|
|312   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg_330                                            |     9|
|313   |  layer5_out_V_data_9_V_U                                                   |fifo_w16_d4_A_125                                                     |    21|
|314   |    U_fifo_w16_d4_A_shiftReg                                                |fifo_w16_d4_A_shiftReg                                                |     9|
|315   |  layer7_out_V_data_0_V_U                                                   |fifo_w6_d1_A                                                          |    19|
|316   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_329                                             |     7|
|317   |  layer7_out_V_data_100_V_U                                                 |fifo_w6_d1_A_126                                                      |    10|
|318   |  layer7_out_V_data_101_V_U                                                 |fifo_w6_d1_A_127                                                      |    10|
|319   |  layer7_out_V_data_102_V_U                                                 |fifo_w6_d1_A_128                                                      |    11|
|320   |  layer7_out_V_data_103_V_U                                                 |fifo_w6_d1_A_129                                                      |    10|
|321   |  layer7_out_V_data_104_V_U                                                 |fifo_w6_d1_A_130                                                      |    11|
|322   |  layer7_out_V_data_105_V_U                                                 |fifo_w6_d1_A_131                                                      |    10|
|323   |  layer7_out_V_data_106_V_U                                                 |fifo_w6_d1_A_132                                                      |    10|
|324   |  layer7_out_V_data_107_V_U                                                 |fifo_w6_d1_A_133                                                      |    12|
|325   |  layer7_out_V_data_108_V_U                                                 |fifo_w6_d1_A_134                                                      |    10|
|326   |  layer7_out_V_data_109_V_U                                                 |fifo_w6_d1_A_135                                                      |    10|
|327   |  layer7_out_V_data_10_V_U                                                  |fifo_w6_d1_A_136                                                      |    17|
|328   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_328                                             |     7|
|329   |  layer7_out_V_data_110_V_U                                                 |fifo_w6_d1_A_137                                                      |    10|
|330   |  layer7_out_V_data_111_V_U                                                 |fifo_w6_d1_A_138                                                      |    10|
|331   |  layer7_out_V_data_112_V_U                                                 |fifo_w6_d1_A_139                                                      |    10|
|332   |  layer7_out_V_data_113_V_U                                                 |fifo_w6_d1_A_140                                                      |    10|
|333   |  layer7_out_V_data_114_V_U                                                 |fifo_w6_d1_A_141                                                      |    12|
|334   |  layer7_out_V_data_115_V_U                                                 |fifo_w6_d1_A_142                                                      |    11|
|335   |  layer7_out_V_data_116_V_U                                                 |fifo_w6_d1_A_143                                                      |    10|
|336   |  layer7_out_V_data_117_V_U                                                 |fifo_w6_d1_A_144                                                      |    11|
|337   |  layer7_out_V_data_118_V_U                                                 |fifo_w6_d1_A_145                                                      |    12|
|338   |  layer7_out_V_data_119_V_U                                                 |fifo_w6_d1_A_146                                                      |    11|
|339   |  layer7_out_V_data_11_V_U                                                  |fifo_w6_d1_A_147                                                      |    17|
|340   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_327                                             |     7|
|341   |  layer7_out_V_data_120_V_U                                                 |fifo_w6_d1_A_148                                                      |    10|
|342   |  layer7_out_V_data_121_V_U                                                 |fifo_w6_d1_A_149                                                      |    11|
|343   |  layer7_out_V_data_122_V_U                                                 |fifo_w6_d1_A_150                                                      |    10|
|344   |  layer7_out_V_data_123_V_U                                                 |fifo_w6_d1_A_151                                                      |    10|
|345   |  layer7_out_V_data_124_V_U                                                 |fifo_w6_d1_A_152                                                      |    11|
|346   |  layer7_out_V_data_125_V_U                                                 |fifo_w6_d1_A_153                                                      |    10|
|347   |  layer7_out_V_data_126_V_U                                                 |fifo_w6_d1_A_154                                                      |    10|
|348   |  layer7_out_V_data_127_V_U                                                 |fifo_w6_d1_A_155                                                      |    10|
|349   |  layer7_out_V_data_12_V_U                                                  |fifo_w6_d1_A_156                                                      |    10|
|350   |  layer7_out_V_data_13_V_U                                                  |fifo_w6_d1_A_157                                                      |    20|
|351   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_326                                             |     7|
|352   |  layer7_out_V_data_14_V_U                                                  |fifo_w6_d1_A_158                                                      |    17|
|353   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_325                                             |     7|
|354   |  layer7_out_V_data_15_V_U                                                  |fifo_w6_d1_A_159                                                      |    17|
|355   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_324                                             |     7|
|356   |  layer7_out_V_data_16_V_U                                                  |fifo_w6_d1_A_160                                                      |    17|
|357   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_323                                             |     7|
|358   |  layer7_out_V_data_17_V_U                                                  |fifo_w6_d1_A_161                                                      |    17|
|359   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_322                                             |     7|
|360   |  layer7_out_V_data_18_V_U                                                  |fifo_w6_d1_A_162                                                      |    18|
|361   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_321                                             |     7|
|362   |  layer7_out_V_data_19_V_U                                                  |fifo_w6_d1_A_163                                                      |    12|
|363   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_320                                             |     2|
|364   |  layer7_out_V_data_1_V_U                                                   |fifo_w6_d1_A_164                                                      |    18|
|365   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_319                                             |     7|
|366   |  layer7_out_V_data_20_V_U                                                  |fifo_w6_d1_A_165                                                      |    18|
|367   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_318                                             |     7|
|368   |  layer7_out_V_data_21_V_U                                                  |fifo_w6_d1_A_166                                                      |    17|
|369   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_317                                             |     7|
|370   |  layer7_out_V_data_22_V_U                                                  |fifo_w6_d1_A_167                                                      |    17|
|371   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_316                                             |     7|
|372   |  layer7_out_V_data_23_V_U                                                  |fifo_w6_d1_A_168                                                      |    18|
|373   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_315                                             |     7|
|374   |  layer7_out_V_data_24_V_U                                                  |fifo_w6_d1_A_169                                                      |    17|
|375   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_314                                             |     7|
|376   |  layer7_out_V_data_25_V_U                                                  |fifo_w6_d1_A_170                                                      |    17|
|377   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_313                                             |     7|
|378   |  layer7_out_V_data_26_V_U                                                  |fifo_w6_d1_A_171                                                      |    17|
|379   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_312                                             |     7|
|380   |  layer7_out_V_data_27_V_U                                                  |fifo_w6_d1_A_172                                                      |    18|
|381   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_311                                             |     7|
|382   |  layer7_out_V_data_28_V_U                                                  |fifo_w6_d1_A_173                                                      |    19|
|383   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_310                                             |     7|
|384   |  layer7_out_V_data_29_V_U                                                  |fifo_w6_d1_A_174                                                      |    17|
|385   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_309                                             |     7|
|386   |  layer7_out_V_data_2_V_U                                                   |fifo_w6_d1_A_175                                                      |    17|
|387   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_308                                             |     7|
|388   |  layer7_out_V_data_30_V_U                                                  |fifo_w6_d1_A_176                                                      |    18|
|389   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_307                                             |     7|
|390   |  layer7_out_V_data_31_V_U                                                  |fifo_w6_d1_A_177                                                      |    17|
|391   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_306                                             |     7|
|392   |  layer7_out_V_data_32_V_U                                                  |fifo_w6_d1_A_178                                                      |    13|
|393   |  layer7_out_V_data_33_V_U                                                  |fifo_w6_d1_A_179                                                      |    10|
|394   |  layer7_out_V_data_34_V_U                                                  |fifo_w6_d1_A_180                                                      |    10|
|395   |  layer7_out_V_data_35_V_U                                                  |fifo_w6_d1_A_181                                                      |    11|
|396   |  layer7_out_V_data_36_V_U                                                  |fifo_w6_d1_A_182                                                      |    10|
|397   |  layer7_out_V_data_37_V_U                                                  |fifo_w6_d1_A_183                                                      |    10|
|398   |  layer7_out_V_data_38_V_U                                                  |fifo_w6_d1_A_184                                                      |    10|
|399   |  layer7_out_V_data_39_V_U                                                  |fifo_w6_d1_A_185                                                      |    10|
|400   |  layer7_out_V_data_3_V_U                                                   |fifo_w6_d1_A_186                                                      |    17|
|401   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_305                                             |     7|
|402   |  layer7_out_V_data_40_V_U                                                  |fifo_w6_d1_A_187                                                      |    10|
|403   |  layer7_out_V_data_41_V_U                                                  |fifo_w6_d1_A_188                                                      |    12|
|404   |  layer7_out_V_data_42_V_U                                                  |fifo_w6_d1_A_189                                                      |    12|
|405   |  layer7_out_V_data_43_V_U                                                  |fifo_w6_d1_A_190                                                      |    10|
|406   |  layer7_out_V_data_44_V_U                                                  |fifo_w6_d1_A_191                                                      |    10|
|407   |  layer7_out_V_data_45_V_U                                                  |fifo_w6_d1_A_192                                                      |    11|
|408   |  layer7_out_V_data_46_V_U                                                  |fifo_w6_d1_A_193                                                      |    10|
|409   |  layer7_out_V_data_47_V_U                                                  |fifo_w6_d1_A_194                                                      |    11|
|410   |  layer7_out_V_data_48_V_U                                                  |fifo_w6_d1_A_195                                                      |    10|
|411   |  layer7_out_V_data_49_V_U                                                  |fifo_w6_d1_A_196                                                      |    11|
|412   |  layer7_out_V_data_4_V_U                                                   |fifo_w6_d1_A_197                                                      |    18|
|413   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_304                                             |     7|
|414   |  layer7_out_V_data_50_V_U                                                  |fifo_w6_d1_A_198                                                      |    10|
|415   |  layer7_out_V_data_51_V_U                                                  |fifo_w6_d1_A_199                                                      |    10|
|416   |  layer7_out_V_data_52_V_U                                                  |fifo_w6_d1_A_200                                                      |    10|
|417   |  layer7_out_V_data_53_V_U                                                  |fifo_w6_d1_A_201                                                      |    11|
|418   |  layer7_out_V_data_54_V_U                                                  |fifo_w6_d1_A_202                                                      |    11|
|419   |  layer7_out_V_data_55_V_U                                                  |fifo_w6_d1_A_203                                                      |    10|
|420   |  layer7_out_V_data_56_V_U                                                  |fifo_w6_d1_A_204                                                      |    11|
|421   |  layer7_out_V_data_57_V_U                                                  |fifo_w6_d1_A_205                                                      |    13|
|422   |  layer7_out_V_data_58_V_U                                                  |fifo_w6_d1_A_206                                                      |    12|
|423   |  layer7_out_V_data_59_V_U                                                  |fifo_w6_d1_A_207                                                      |    10|
|424   |  layer7_out_V_data_5_V_U                                                   |fifo_w6_d1_A_208                                                      |    18|
|425   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_303                                             |     7|
|426   |  layer7_out_V_data_60_V_U                                                  |fifo_w6_d1_A_209                                                      |    10|
|427   |  layer7_out_V_data_61_V_U                                                  |fifo_w6_d1_A_210                                                      |    11|
|428   |  layer7_out_V_data_62_V_U                                                  |fifo_w6_d1_A_211                                                      |    10|
|429   |  layer7_out_V_data_63_V_U                                                  |fifo_w6_d1_A_212                                                      |    11|
|430   |  layer7_out_V_data_64_V_U                                                  |fifo_w6_d1_A_213                                                      |    11|
|431   |  layer7_out_V_data_65_V_U                                                  |fifo_w6_d1_A_214                                                      |    11|
|432   |  layer7_out_V_data_66_V_U                                                  |fifo_w6_d1_A_215                                                      |    14|
|433   |  layer7_out_V_data_67_V_U                                                  |fifo_w6_d1_A_216                                                      |    10|
|434   |  layer7_out_V_data_68_V_U                                                  |fifo_w6_d1_A_217                                                      |    10|
|435   |  layer7_out_V_data_69_V_U                                                  |fifo_w6_d1_A_218                                                      |    10|
|436   |  layer7_out_V_data_6_V_U                                                   |fifo_w6_d1_A_219                                                      |    17|
|437   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_302                                             |     7|
|438   |  layer7_out_V_data_70_V_U                                                  |fifo_w6_d1_A_220                                                      |    10|
|439   |  layer7_out_V_data_71_V_U                                                  |fifo_w6_d1_A_221                                                      |    12|
|440   |  layer7_out_V_data_72_V_U                                                  |fifo_w6_d1_A_222                                                      |    10|
|441   |  layer7_out_V_data_73_V_U                                                  |fifo_w6_d1_A_223                                                      |    10|
|442   |  layer7_out_V_data_74_V_U                                                  |fifo_w6_d1_A_224                                                      |    10|
|443   |  layer7_out_V_data_75_V_U                                                  |fifo_w6_d1_A_225                                                      |    10|
|444   |  layer7_out_V_data_76_V_U                                                  |fifo_w6_d1_A_226                                                      |    11|
|445   |  layer7_out_V_data_77_V_U                                                  |fifo_w6_d1_A_227                                                      |    10|
|446   |  layer7_out_V_data_78_V_U                                                  |fifo_w6_d1_A_228                                                      |    10|
|447   |  layer7_out_V_data_79_V_U                                                  |fifo_w6_d1_A_229                                                      |    11|
|448   |  layer7_out_V_data_7_V_U                                                   |fifo_w6_d1_A_230                                                      |    17|
|449   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_301                                             |     7|
|450   |  layer7_out_V_data_80_V_U                                                  |fifo_w6_d1_A_231                                                      |    10|
|451   |  layer7_out_V_data_81_V_U                                                  |fifo_w6_d1_A_232                                                      |    11|
|452   |  layer7_out_V_data_82_V_U                                                  |fifo_w6_d1_A_233                                                      |    11|
|453   |  layer7_out_V_data_83_V_U                                                  |fifo_w6_d1_A_234                                                      |    10|
|454   |  layer7_out_V_data_84_V_U                                                  |fifo_w6_d1_A_235                                                      |    10|
|455   |  layer7_out_V_data_85_V_U                                                  |fifo_w6_d1_A_236                                                      |    10|
|456   |  layer7_out_V_data_86_V_U                                                  |fifo_w6_d1_A_237                                                      |    12|
|457   |  layer7_out_V_data_87_V_U                                                  |fifo_w6_d1_A_238                                                      |    10|
|458   |  layer7_out_V_data_88_V_U                                                  |fifo_w6_d1_A_239                                                      |    10|
|459   |  layer7_out_V_data_89_V_U                                                  |fifo_w6_d1_A_240                                                      |    12|
|460   |  layer7_out_V_data_8_V_U                                                   |fifo_w6_d1_A_241                                                      |    17|
|461   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg_300                                             |     7|
|462   |  layer7_out_V_data_90_V_U                                                  |fifo_w6_d1_A_242                                                      |    11|
|463   |  layer7_out_V_data_91_V_U                                                  |fifo_w6_d1_A_243                                                      |    10|
|464   |  layer7_out_V_data_92_V_U                                                  |fifo_w6_d1_A_244                                                      |    10|
|465   |  layer7_out_V_data_93_V_U                                                  |fifo_w6_d1_A_245                                                      |    11|
|466   |  layer7_out_V_data_94_V_U                                                  |fifo_w6_d1_A_246                                                      |    10|
|467   |  layer7_out_V_data_95_V_U                                                  |fifo_w6_d1_A_247                                                      |    10|
|468   |  layer7_out_V_data_96_V_U                                                  |fifo_w6_d1_A_248                                                      |    10|
|469   |  layer7_out_V_data_97_V_U                                                  |fifo_w6_d1_A_249                                                      |    10|
|470   |  layer7_out_V_data_98_V_U                                                  |fifo_w6_d1_A_250                                                      |    11|
|471   |  layer7_out_V_data_99_V_U                                                  |fifo_w6_d1_A_251                                                      |    10|
|472   |  layer7_out_V_data_9_V_U                                                   |fifo_w6_d1_A_252                                                      |    17|
|473   |    U_fifo_w6_d1_A_shiftReg                                                 |fifo_w6_d1_A_shiftReg                                                 |     7|
|474   |  layer8_out_V_data_0_V_U                                                   |fifo_w16_d1_A                                                         |    18|
|475   |    U_fifo_w16_d1_A_shiftReg                                                |fifo_w16_d1_A_shiftReg                                                |     7|
|476   |  linear_array_array_ap_fixed_1u_linear_config9_U0                          |linear_array_array_ap_fixed_1u_linear_config9_s                       |    38|
|477   |    regslice_both_res_V_data_V_U                                            |regslice_both                                                         |    36|
|478   |      ibuf_inst                                                             |xil_defaultlib_ibuf                                                   |    23|
|479   |      obuf_inst                                                             |xil_defaultlib_obuf                                                   |    10|
|480   |  linear_array_array_ap_fixed_32u_linear_config3_U0                         |linear_array_array_ap_fixed_32u_linear_config3_s                      |    35|
|481   |  normalize_array_array_ap_fixed_128u_config7_U0                            |normalize_array_array_ap_fixed_128u_config7_s                         |   671|
|482   |    myproject_mux_42_16_1_1_U395                                            |myproject_mux_42_16_1_1                                               |     2|
|483   |    myproject_mux_42_16_1_1_U445                                            |myproject_mux_42_16_1_1_299                                           |    15|
|484   |  pooling2d_cl_array_array_ap_fixed_32u_config5_U0                          |pooling2d_cl_array_array_ap_fixed_32u_config5_s                       |  3220|
|485   |    call_ret_shift_line_buffer_array_ap_ufixed_32u_config5_s_fu_1338        |shift_line_buffer_array_ap_ufixed_32u_config5_s                       |   449|
|486   |      line_buffer_Array_V_1_0_0_U                                           |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe          |    22|
|487   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__1  |     6|
|488   |      line_buffer_Array_V_1_0_10_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_268      |    22|
|489   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__11 |     6|
|490   |      line_buffer_Array_V_1_0_11_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_269      |    22|
|491   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__12 |     6|
|492   |      line_buffer_Array_V_1_0_12_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_270      |    22|
|493   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__13 |     6|
|494   |      line_buffer_Array_V_1_0_13_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_271      |    22|
|495   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__14 |     6|
|496   |      line_buffer_Array_V_1_0_14_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_272      |    22|
|497   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__15 |     6|
|498   |      line_buffer_Array_V_1_0_15_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_273      |    22|
|499   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__16 |     6|
|500   |      line_buffer_Array_V_1_0_16_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_274      |     6|
|501   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__17 |     6|
|502   |      line_buffer_Array_V_1_0_17_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_275      |     6|
|503   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__18 |     6|
|504   |      line_buffer_Array_V_1_0_18_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_276      |     6|
|505   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__19 |     6|
|506   |      line_buffer_Array_V_1_0_19_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_277      |     6|
|507   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__20 |     6|
|508   |      line_buffer_Array_V_1_0_1_U                                           |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_278      |    22|
|509   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__2  |     6|
|510   |      line_buffer_Array_V_1_0_20_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_279      |     6|
|511   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__21 |     6|
|512   |      line_buffer_Array_V_1_0_21_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_280      |     6|
|513   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__22 |     6|
|514   |      line_buffer_Array_V_1_0_22_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_281      |     6|
|515   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__23 |     6|
|516   |      line_buffer_Array_V_1_0_23_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_282      |     6|
|517   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__24 |     6|
|518   |      line_buffer_Array_V_1_0_24_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_283      |     6|
|519   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__25 |     6|
|520   |      line_buffer_Array_V_1_0_25_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_284      |     6|
|521   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__26 |     6|
|522   |      line_buffer_Array_V_1_0_26_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_285      |     6|
|523   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__27 |     6|
|524   |      line_buffer_Array_V_1_0_27_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_286      |     6|
|525   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__28 |     6|
|526   |      line_buffer_Array_V_1_0_28_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_287      |     6|
|527   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__29 |     6|
|528   |      line_buffer_Array_V_1_0_29_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_288      |     6|
|529   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__30 |     6|
|530   |      line_buffer_Array_V_1_0_2_U                                           |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_289      |    22|
|531   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__3  |     6|
|532   |      line_buffer_Array_V_1_0_30_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_290      |     6|
|533   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__31 |     6|
|534   |      line_buffer_Array_V_1_0_31_U                                          |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_291      |     7|
|535   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core     |     6|
|536   |      line_buffer_Array_V_1_0_3_U                                           |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_292      |    22|
|537   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__4  |     6|
|538   |      line_buffer_Array_V_1_0_4_U                                           |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_293      |    22|
|539   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__5  |     6|
|540   |      line_buffer_Array_V_1_0_5_U                                           |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_294      |    22|
|541   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__6  |     6|
|542   |      line_buffer_Array_V_1_0_6_U                                           |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_295      |    22|
|543   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__7  |     6|
|544   |      line_buffer_Array_V_1_0_7_U                                           |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_296      |    22|
|545   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__8  |     6|
|546   |      line_buffer_Array_V_1_0_8_U                                           |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_297      |    22|
|547   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__9  |     6|
|548   |      line_buffer_Array_V_1_0_9_U                                           |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_298      |    22|
|549   |        shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core_U |shift_line_buffer_array_ap_ufixed_32u_config5_s_line_buffdEe_core__10 |     6|
|550   |    grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1502             |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s                       |    62|
|551   |    grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1510             |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_253                   |    61|
|552   |    grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1518             |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_254                   |    61|
|553   |    grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1526             |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_255                   |    62|
|554   |    grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1534             |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_256                   |    61|
|555   |    grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1542             |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_257                   |    61|
|556   |    grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1550             |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_258                   |    61|
|557   |    grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1558             |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_259                   |    62|
|558   |    grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1566             |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_260                   |    61|
|559   |    grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1574             |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_261                   |    61|
|560   |    grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1582             |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_262                   |    65|
|561   |    grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1590             |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_263                   |    62|
|562   |    grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1598             |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_264                   |    62|
|563   |    grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1606             |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_265                   |    61|
|564   |    grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1614             |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_266                   |    61|
|565   |    grp_reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_fu_1622             |reduce_ap_ufixed_4_Op_max_ap_ufixed_6_0_0_0_0_s_267                   |    61|
|566   |  relu_array_array_ap_ufixed_32u_relu_config4_U0                            |relu_array_array_ap_ufixed_32u_relu_config4_s                         |   490|
|567   |  start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO_U            |start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configJfO          |    11|
|568   |  start_for_linear_array_array_ap_fixed_1u_linear_config9_U0_U              |start_for_linear_array_array_ap_fixed_1u_linear_config9_U0            |    11|
|569   |  start_for_linear_array_array_ap_fixed_32u_linear_config3_U0_U             |start_for_linear_array_array_ap_fixed_32u_linear_config3_U0           |    11|
|570   |  start_for_normalize_array_array_ap_fixed_128u_config7_U0_U                |start_for_normalize_array_array_ap_fixed_128u_config7_U0              |    11|
|571   |  start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0_U              |start_for_pooling2d_cl_array_array_ap_fixed_32u_config5_U0            |    11|
|572   |  start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0_U                |start_for_relu_array_array_ap_ufixed_32u_relu_config4_U0              |    10|
+------+----------------------------------------------------------------------------+----------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 2194.309 ; gain = 653.016 ; free physical = 23569 ; free virtual = 26383
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 57 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 2194.309 ; gain = 653.016 ; free physical = 23570 ; free virtual = 26385
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 2194.316 ; gain = 653.016 ; free physical = 23570 ; free virtual = 26385
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2204.637 ; gain = 0.000 ; free physical = 23648 ; free virtual = 26462
INFO: [Netlist 29-17] Analyzing 1341 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2252.484 ; gain = 0.000 ; free physical = 23600 ; free virtual = 26414
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
455 Infos, 57 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:19 . Memory (MB): peak = 2252.484 ; gain = 734.180 ; free physical = 23742 ; free virtual = 26556
# report_utilization -file vivado_synth.rpt
INFO: [Common 17-206] Exiting Vivado at Mon Feb 20 14:24:25 2023...
***** VIVADO SYNTHESIS COMPLETED IN 0h1m46s *****
INFO: [HLS 200-112] Total elapsed time: 184.91 seconds; peak allocated memory: 712.471 MB.
INFO: [Common 17-206] Exiting vivado_hls at Mon Feb 20 14:24:44 2023...
