*design* DebussyLib (btIdent Verdi_S-2021.09-SP2-9)
Command arguments:
    +define+verilog
    -sv
    -f run.f
        ./sim_define.v
        ../../../source/myCPU/pipeline/rev03/tohost_csr.sv
        ../../../source/myCPU/pipeline/rev03/datapath.sv
        ../../../source/myCPU/pipeline/rev03/maindec.sv
        ../../../source/myCPU/pipeline/rev03/branch_logic.sv
        ../../../source/myCPU/pipeline/rev03/aludec.sv
        ../../../source/myCPU/pipeline/rev03/alu.sv
        ../../../source/myCPU/pipeline/rev03/controller.sv
        ../../../source/myCPU/pipeline/rev03/riscvsingle.sv
        ../../../source/myCPU/pipeline/rev03/building_blocks/mux3.sv
        ../../../source/myCPU/pipeline/rev03/building_blocks/adder.sv
        ../../../source/myCPU/pipeline/rev03/building_blocks/mux2.sv
        ../../../source/myCPU/pipeline/rev03/building_blocks/extend.sv
        ../../../source/myCPU/pipeline/rev03/building_blocks/flopr.sv
        ../../../source/myCPU/pipeline/rev03/building_blocks/flopenr.sv
        ../../../source/myCPU/pipeline/rev03/building_blocks/be_logic.sv
        ../../../source/myCPU/pipeline/rev03/tbman_apbs.v
        ../../../source/myCPU/pipeline/rev03/tbman_regs.v
        ../../../source/myCPU/pipeline/rev03/tbman_wrap.v
        ../../../source/myCPU/pipeline/rev03/ASYNC_RAM_DP_WBE.v
        ../../../source/myCPU/pipeline/rev03/SMU_RV32I_System.v
        ../../testbench/cpu_tb.v
        ../../../source/myCPU/pipeline/rev03/mem_path.vh
        ../../../source/myCPU/pipeline/rev03/opcode.vh
        ../../../source/myCPU/pipeline/rev03/data_mux.v
        ../../../source/myCPU/pipeline/rev03/Addr_Decoder.v
        ../../../source/myCPU/pipeline/rev03/reg_file_async.v
        ../../../source/myCPU/pipeline/rev03/TimerCounter.v
        ../../../source/myCPU/pipeline/rev03/register_FD.sv
        ../../../source/myCPU/pipeline/rev03/register_DE.sv
        ../../../source/myCPU/pipeline/rev03/register_EM.sv
        ../../../source/myCPU/pipeline/rev03/register_MW.sv
        ../../../source/myCPU/pipeline/rev03/Hazard_unit.sv
        ../../../source/myCPU/pipeline/rev03/dualport_mem_synch_rw_dualclk.sv

Highest level modules:
tohost_csr
flopenr
ASYNC_RAM_DP_WBE
cpu_tb

Total	0 error(s),   0 warning(s)
