============================================================
   Tang Dynasty, V5.6.53426
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.1/bin/td.exe
   Built at =   19:26:25 Jun 10 2022
   Run by =     shaka
   Run Date =   Sat Mar 11 15:20:16 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(78)
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'clk', assumed default net type 'wire' in ../../../Src/top.v(58)
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(70)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(81)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(91)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(98)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(115)
HDL-1007 : undeclared symbol 'key', assumed default net type 'wire' in ../../../Src/top.v(125)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(129)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(177)
HDL-1007 : analyze verilog file ../../../Src/anjian.v
RUN-1001 : Project manager successfully analyzed 9 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 3 view nodes, 19 trigger nets, 19 data nets.
KIT-1004 : Chipwatcher code = 1110001010101110
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.1/cw/ -file adc_watcherInst.sv -lib cw"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.1/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.1/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.1/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.1/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.1/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.1/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.1/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.1/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.1/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.1/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.1/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module bus_det in C:/Anlogic/TD5.6.1/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_top in C:/Anlogic/TD5.6.1/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.1/cw\bus_det.v(21)
HDL-1007 : elaborate module cfg_int in C:/Anlogic/TD5.6.1/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=22) in C:/Anlogic/TD5.6.1/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.1/cw\tap.v(21)
HDL-1007 : elaborate module cwc_cfg_int in C:/Anlogic/TD5.6.1/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module cwc_top in C:/Anlogic/TD5.6.1/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=70) in C:/Anlogic/TD5.6.1/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=70) in C:/Anlogic/TD5.6.1/cw\register.v(21)
HDL-1007 : elaborate module trigger(BUS_CTRL_NUM=48,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb0101,32'sb0110,32'sb0111},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb011110,32'sb0100100,32'sb0101010}) in C:/Anlogic/TD5.6.1/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_CTRL_NUM=48,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb0101,32'sb0110,32'sb0111},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb011110,32'sb0100100,32'sb0101010}) in C:/Anlogic/TD5.6.1/cw\bus_top.sv(22)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.1/cw\emb_ctrl.v(21)
HDL-1007 : elaborate module detect_bus in C:/Anlogic/TD5.6.1/cw\detect_bus.v(20)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD5.6.1/cw\detect_non_bus.v(23)
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=3,BUS_DIN_NUM=19,BUS_CTRL_NUM=50,BUS_WIDTH='{32'sb01110,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01110,32'sb01111},BUS_CTRL_POS='{32'sb0,32'sb0100000,32'sb0100110}) in C:/Anlogic/TD5.6.1/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=72) in C:/Anlogic/TD5.6.1/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=72) in C:/Anlogic/TD5.6.1/cw\register.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=3,BUS_DIN_NUM=19,BUS_CTRL_NUM=50,BUS_WIDTH='{32'sb01110,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01110,32'sb01111},BUS_CTRL_POS='{32'sb0,32'sb0100000,32'sb0100110}) in C:/Anlogic/TD5.6.1/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=3,BUS_DIN_NUM=19,BUS_CTRL_NUM=50,BUS_WIDTH='{32'sb01110,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01110,32'sb01111},BUS_CTRL_POS='{32'sb0,32'sb0100000,32'sb0100110}) in C:/Anlogic/TD5.6.1/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01110) in C:/Anlogic/TD5.6.1/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in C:/Anlogic/TD5.6.1/cw\bus_det.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.1/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=3,BUS_DIN_NUM=19,BUS_CTRL_NUM=50,BUS_WIDTH='{32'sb01110,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01110,32'sb01111},BUS_CTRL_POS='{32'sb0,32'sb0100000,32'sb0100110})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=72)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=72)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=3,BUS_DIN_NUM=19,BUS_CTRL_NUM=50,BUS_WIDTH='{32'sb01110,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01110,32'sb01111},BUS_CTRL_POS='{32'sb0,32'sb0100000,32'sb0100110})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=3,BUS_DIN_NUM=19,BUS_CTRL_NUM=50,BUS_WIDTH='{32'sb01110,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01110,32'sb01111},BUS_CTRL_POS='{32'sb0,32'sb0100000,32'sb0100110})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01110)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 2042/15 useful/useless nets, 1177/2 useful/useless insts
SYN-1016 : Merged 20 instances.
SYN-1032 : 1827/18 useful/useless nets, 1481/14 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 1, 263 better
SYN-1014 : Optimize round 2
SYN-1032 : 1631/30 useful/useless nets, 1285/32 useful/useless insts
SYN-1015 : Optimize round 2, 64 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.1/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 18 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1655/150 useful/useless nets, 1325/24 useful/useless insts
SYN-1016 : Merged 21 instances.
SYN-2571 : Optimize after map_dsp, round 1, 195 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 18 instances.
SYN-2501 : Optimize round 1, 38 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1019 : Optimized 9 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 2002/14 useful/useless nets, 1672/4 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 7289, tnet num: 2002, tinst num: 1671, tnode num: 9249, tedge num: 11380.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2002 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 160 (3.67), #lev = 7 (1.89)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 160 (3.67), #lev = 7 (1.89)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 382 instances into 160 LUTs, name keeping = 78%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 258 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 96 adder to BLE ...
SYN-4008 : Packed 96 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.601006s wall, 1.375000s user + 0.046875s system = 1.421875s CPU (88.8%)

RUN-1004 : used memory is 178 MB, reserved memory is 148 MB, peak memory is 188 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.1/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-5055 WARNING: The kept net type/reset_n will be merged to another kept net type_reset_n
SYN-5055 WARNING: The kept net fifo_list/fifo_list/re will be merged to another kept net fifo_list/re
SYN-5055 WARNING: The kept net fifo_list/fifo_list/we will be merged to another kept net fifo_list/we
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[14] will be merged to another kept net fifo_list/wrusedw[14]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[13] will be merged to another kept net fifo_list/wrusedw[13]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[12] will be merged to another kept net fifo_list/wrusedw[12]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[11] will be merged to another kept net fifo_list/wrusedw[11]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[10] will be merged to another kept net fifo_list/wrusedw[10]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[9] will be merged to another kept net fifo_list/wrusedw[9]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[8] will be merged to another kept net fifo_list/wrusedw[8]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net pll_list/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (164 clock/control pins, 0 other pins).
SYN-4027 : Net fifo_list/fifo_list/ram_inst/clkb is clkc2 of pll pll_list/pll_inst.
SYN-4019 : Net clk_in_dup_3 is refclk of pll pll_list/pll_inst.
SYN-4020 : Net clk_in_dup_3 is fbclk of pll pll_list/pll_inst.
SYN-4024 : Net "adc/clk_adc" drives clk pins.
SYN-4025 : Tag rtl::Net adc/clk_adc as clock net
SYN-4025 : Tag rtl::Net clk_in_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net fifo_list/fifo_list/ram_inst/clkb as clock net
SYN-4025 : Tag rtl::Net pll_list/clk0_out as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc/clk_adc to drive 6 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 1184 instances
RUN-0007 : 463 luts, 513 seqs, 93 mslices, 65 lslices, 18 pads, 25 brams, 0 dsps
RUN-1001 : There are total 1514 nets
RUN-1001 : 935 nets have 2 pins
RUN-1001 : 437 nets have [3 - 5] pins
RUN-1001 : 59 nets have [6 - 10] pins
RUN-1001 : 51 nets have [11 - 20] pins
RUN-1001 : 26 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      8      
RUN-1001 :   No   |  No   |  Yes  |     283     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      8      
RUN-1001 :   Yes  |  No   |  Yes  |     214     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    4    |   8   |     7      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 16
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1182 instances, 463 luts, 513 seqs, 158 slices, 25 macros(158 instances: 93 mslices 65 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 6249, tnet num: 1512, tinst num: 1182, tnode num: 8197, tedge num: 10480.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1512 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.214449s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (65.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 381760
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1182.
PHY-3001 : End clustering;  0.000019s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 235654, overlap = 74.25
PHY-3002 : Step(2): len = 161153, overlap = 74.25
PHY-3002 : Step(3): len = 111670, overlap = 65.25
PHY-3002 : Step(4): len = 95856.5, overlap = 74.25
PHY-3002 : Step(5): len = 76790.4, overlap = 74.25
PHY-3002 : Step(6): len = 65380.2, overlap = 74.25
PHY-3002 : Step(7): len = 55982.9, overlap = 74.25
PHY-3002 : Step(8): len = 54578.6, overlap = 74.25
PHY-3002 : Step(9): len = 48375.3, overlap = 74.25
PHY-3002 : Step(10): len = 45862.7, overlap = 74.25
PHY-3002 : Step(11): len = 44521.5, overlap = 74.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.61512e-06
PHY-3002 : Step(12): len = 47377.8, overlap = 65.25
PHY-3002 : Step(13): len = 49884.2, overlap = 69.75
PHY-3002 : Step(14): len = 50776.9, overlap = 58.5
PHY-3002 : Step(15): len = 47210.1, overlap = 63
PHY-3002 : Step(16): len = 44784.7, overlap = 69.75
PHY-3002 : Step(17): len = 44565.6, overlap = 69.75
PHY-3002 : Step(18): len = 43709.9, overlap = 74.25
PHY-3002 : Step(19): len = 43521.3, overlap = 74.25
PHY-3002 : Step(20): len = 42038.8, overlap = 74.25
PHY-3002 : Step(21): len = 41199.6, overlap = 72
PHY-3002 : Step(22): len = 40994.9, overlap = 63
PHY-3002 : Step(23): len = 39728.2, overlap = 63
PHY-3002 : Step(24): len = 37740.9, overlap = 66.9062
PHY-3002 : Step(25): len = 37627.4, overlap = 72.0938
PHY-3002 : Step(26): len = 36520.3, overlap = 72.5312
PHY-3002 : Step(27): len = 36259.6, overlap = 72.6562
PHY-3002 : Step(28): len = 35683.6, overlap = 72.3438
PHY-3002 : Step(29): len = 35783.9, overlap = 72.25
PHY-3002 : Step(30): len = 35917.4, overlap = 62.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.23025e-06
PHY-3002 : Step(31): len = 37164, overlap = 62.75
PHY-3002 : Step(32): len = 37390, overlap = 62.75
PHY-3002 : Step(33): len = 37490, overlap = 62.8438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.04605e-05
PHY-3002 : Step(34): len = 38782, overlap = 62.8438
PHY-3002 : Step(35): len = 39056.7, overlap = 62.8438
PHY-3002 : Step(36): len = 39562.5, overlap = 58.2188
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014167s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1512 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.040017s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (78.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(37): len = 52311, overlap = 8.34375
PHY-3002 : Step(38): len = 52252.4, overlap = 9.09375
PHY-3002 : Step(39): len = 49413.9, overlap = 10.4062
PHY-3002 : Step(40): len = 48627.5, overlap = 11.0312
PHY-3002 : Step(41): len = 48108.5, overlap = 12.0312
PHY-3002 : Step(42): len = 46990.7, overlap = 12.7188
PHY-3002 : Step(43): len = 46524.9, overlap = 13.2812
PHY-3002 : Step(44): len = 46119.7, overlap = 12.5312
PHY-3002 : Step(45): len = 45821, overlap = 12.8125
PHY-3002 : Step(46): len = 45319.7, overlap = 14.6875
PHY-3002 : Step(47): len = 45168.4, overlap = 14.7188
PHY-3002 : Step(48): len = 44818.3, overlap = 14.0938
PHY-3002 : Step(49): len = 44832, overlap = 14.0625
PHY-3002 : Step(50): len = 44203.9, overlap = 12.8438
PHY-3002 : Step(51): len = 43957, overlap = 13.1875
PHY-3002 : Step(52): len = 43689.8, overlap = 16.5625
PHY-3002 : Step(53): len = 43799.7, overlap = 18.875
PHY-3002 : Step(54): len = 43820.4, overlap = 18.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000155472
PHY-3002 : Step(55): len = 44162.3, overlap = 15.9062
PHY-3002 : Step(56): len = 44341.7, overlap = 16.625
PHY-3002 : Step(57): len = 44570.2, overlap = 16.9688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000310945
PHY-3002 : Step(58): len = 44069.6, overlap = 15.7188
PHY-3002 : Step(59): len = 44192.6, overlap = 14.0938
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1512 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.039276s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (79.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.30585e-05
PHY-3002 : Step(60): len = 44571.9, overlap = 46.6562
PHY-3002 : Step(61): len = 44571.9, overlap = 46.6562
PHY-3002 : Step(62): len = 44426.2, overlap = 44.0312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.6117e-05
PHY-3002 : Step(63): len = 45721.1, overlap = 40.6875
PHY-3002 : Step(64): len = 46028, overlap = 40.2188
PHY-3002 : Step(65): len = 46727.6, overlap = 36.2188
PHY-3002 : Step(66): len = 46230.4, overlap = 29.2812
PHY-3002 : Step(67): len = 45957, overlap = 30.0312
PHY-3002 : Step(68): len = 45902.2, overlap = 29.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.22341e-05
PHY-3002 : Step(69): len = 45815.1, overlap = 28.9375
PHY-3002 : Step(70): len = 45815.1, overlap = 28.9375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000104468
PHY-3002 : Step(71): len = 46085.1, overlap = 29.25
PHY-3002 : Step(72): len = 46176.8, overlap = 29.2188
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 6249, tnet num: 1512, tinst num: 1182, tnode num: 8197, tedge num: 10480.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 75.50 peak overflow 3.44
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1514.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 59400, over cnt = 181(0%), over = 659, worst = 17
PHY-1001 : End global iterations;  0.119183s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (26.2%)

PHY-1001 : Congestion index: top1 = 34.46, top5 = 20.27, top10 = 13.79, top15 = 10.25.
PHY-1001 : End incremental global routing;  0.195281s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (24.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1512 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.048635s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (96.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.271549s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (40.3%)

OPT-1001 : Current memory(MB): used = 228, reserve = 198, peak = 228.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 939/1514.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 59400, over cnt = 181(0%), over = 659, worst = 17
PHY-1002 : len = 62616, over cnt = 114(0%), over = 258, worst = 13
PHY-1002 : len = 64544, over cnt = 21(0%), over = 36, worst = 8
PHY-1002 : len = 64624, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 64624, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.159036s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (9.8%)

PHY-1001 : Congestion index: top1 = 30.43, top5 = 20.06, top10 = 14.14, top15 = 10.83.
OPT-1001 : End congestion update;  0.230285s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (33.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1512 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.035578s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (43.9%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.266185s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (35.2%)

OPT-1001 : Current memory(MB): used = 230, reserve = 200, peak = 230.
OPT-1001 : End physical optimization;  0.761640s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (49.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 463 LUT to BLE ...
SYN-4008 : Packed 463 LUT and 226 SEQ to BLE.
SYN-4003 : Packing 287 remaining SEQ's ...
SYN-4005 : Packed 129 SEQ with LUT/SLICE
SYN-4006 : 131 single LUT's are left
SYN-4006 : 158 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 621/977 primitive instances ...
PHY-3001 : End packing;  0.055428s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (28.2%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 552 instances
RUN-1001 : 251 mslices, 251 lslices, 18 pads, 25 brams, 0 dsps
RUN-1001 : There are total 1290 nets
RUN-1001 : 706 nets have 2 pins
RUN-1001 : 441 nets have [3 - 5] pins
RUN-1001 : 61 nets have [6 - 10] pins
RUN-1001 : 49 nets have [11 - 20] pins
RUN-1001 : 30 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 550 instances, 502 slices, 25 macros(158 instances: 93 mslices 65 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 46245.4, Over = 39
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 5327, tnet num: 1288, tinst num: 550, tnode num: 6747, tedge num: 9307.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1288 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.241903s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (84.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.5966e-05
PHY-3002 : Step(73): len = 45802, overlap = 37.25
PHY-3002 : Step(74): len = 45802, overlap = 37.25
PHY-3002 : Step(75): len = 45527, overlap = 35.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.1932e-05
PHY-3002 : Step(76): len = 46137.2, overlap = 35.75
PHY-3002 : Step(77): len = 46137.2, overlap = 35.75
PHY-3002 : Step(78): len = 45932.9, overlap = 35
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.38641e-05
PHY-3002 : Step(79): len = 46655.3, overlap = 33
PHY-3002 : Step(80): len = 46796, overlap = 31.5
PHY-3002 : Step(81): len = 47023.8, overlap = 28.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.220157s wall, 0.015625s user + 0.062500s system = 0.078125s CPU (35.5%)

PHY-3001 : Trial Legalized: Len = 58827.7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1288 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.030255s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (51.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00343302
PHY-3002 : Step(82): len = 55557.5, overlap = 2.25
PHY-3002 : Step(83): len = 54305, overlap = 4
PHY-3002 : Step(84): len = 52504.7, overlap = 6.25
PHY-3002 : Step(85): len = 51466.6, overlap = 6.5
PHY-3002 : Step(86): len = 50384.9, overlap = 7.5
PHY-3002 : Step(87): len = 50057.2, overlap = 9.25
PHY-3002 : Step(88): len = 49576.2, overlap = 10.25
PHY-3002 : Step(89): len = 49335.6, overlap = 10.25
PHY-3002 : Step(90): len = 49090.8, overlap = 11.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00639574
PHY-3002 : Step(91): len = 49115.8, overlap = 11.25
PHY-3002 : Step(92): len = 48959.1, overlap = 10.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0127915
PHY-3002 : Step(93): len = 48683.7, overlap = 11.5
PHY-3002 : Step(94): len = 48627, overlap = 11.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005516s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 53175.9, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.006962s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 0, maxDist = 1.
PHY-3001 : Final: Len = 53167.9, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 5327, tnet num: 1288, tinst num: 550, tnode num: 6747, tedge num: 9307.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 122/1290.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 68888, over cnt = 144(0%), over = 234, worst = 6
PHY-1002 : len = 69840, over cnt = 90(0%), over = 121, worst = 4
PHY-1002 : len = 70768, over cnt = 22(0%), over = 37, worst = 4
PHY-1002 : len = 70984, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 70968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.245335s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (25.5%)

PHY-1001 : Congestion index: top1 = 28.21, top5 = 20.26, top10 = 15.35, top15 = 11.91.
PHY-1001 : End incremental global routing;  0.321753s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (43.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1288 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.039720s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (78.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.390286s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (44.0%)

OPT-1001 : Current memory(MB): used = 235, reserve = 205, peak = 235.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1080/1290.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 70968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008458s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 28.21, top5 = 20.26, top10 = 15.35, top15 = 11.91.
OPT-1001 : End congestion update;  0.078594s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (99.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1288 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.027843s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (56.1%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.106614s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (87.9%)

OPT-1001 : Current memory(MB): used = 236, reserve = 206, peak = 236.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1288 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.036816s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (42.4%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1080/1290.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 70968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.014852s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (105.2%)

PHY-1001 : Congestion index: top1 = 28.21, top5 = 20.26, top10 = 15.35, top15 = 11.91.
PHY-1001 : End incremental global routing;  0.085719s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (109.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1288 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.045283s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (69.0%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1080/1290.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 70968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.009812s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 28.21, top5 = 20.26, top10 = 15.35, top15 = 11.91.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1288 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.031527s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (99.1%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 27.758621
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  1.025060s wall, 0.625000s user + 0.031250s system = 0.656250s CPU (64.0%)

RUN-1003 : finish command "place" in  6.335335s wall, 2.593750s user + 0.953125s system = 3.546875s CPU (56.0%)

RUN-1004 : used memory is 219 MB, reserved memory is 189 MB, peak memory is 237 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.1/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 552 instances
RUN-1001 : 251 mslices, 251 lslices, 18 pads, 25 brams, 0 dsps
RUN-1001 : There are total 1290 nets
RUN-1001 : 706 nets have 2 pins
RUN-1001 : 441 nets have [3 - 5] pins
RUN-1001 : 61 nets have [6 - 10] pins
RUN-1001 : 49 nets have [11 - 20] pins
RUN-1001 : 30 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 5327, tnet num: 1288, tinst num: 550, tnode num: 6747, tedge num: 9307.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 251 mslices, 251 lslices, 18 pads, 25 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1288 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 68208, over cnt = 145(0%), over = 238, worst = 5
PHY-1002 : len = 69136, over cnt = 82(0%), over = 113, worst = 5
PHY-1002 : len = 70152, over cnt = 15(0%), over = 21, worst = 4
PHY-1002 : len = 70312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.243461s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (19.3%)

PHY-1001 : Congestion index: top1 = 28.06, top5 = 20.07, top10 = 15.21, top15 = 11.83.
PHY-1001 : End global routing;  0.326294s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (38.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 256, reserve = 226, peak = 285.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_in_dup_3 will be routed on clock mesh
PHY-1001 : clock net adc/clk_adc_syn_6 will be merged with clock adc/clk_adc
PHY-1001 : net fifo_list/fifo_list/ram_inst/clkb will be routed on clock mesh
PHY-1001 : clock net pll_list/clk0_out will be merged with clock pll_list/clk0_buf
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 523, reserve = 498, peak = 523.
PHY-1001 : End build detailed router design. 4.407650s wall, 3.390625s user + 0.093750s system = 3.484375s CPU (79.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 22784, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 2.017844s wall, 1.812500s user + 0.000000s system = 1.812500s CPU (89.8%)

PHY-1001 : Current memory(MB): used = 555, reserve = 531, peak = 555.
PHY-1001 : End phase 1; 2.029929s wall, 1.828125s user + 0.000000s system = 1.828125s CPU (90.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Patch 510 net; 1.824102s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (67.7%)

PHY-1022 : len = 183352, over cnt = 77(0%), over = 78, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 556, reserve = 532, peak = 556.
PHY-1001 : End initial routed; 6.957222s wall, 5.484375s user + 0.015625s system = 5.500000s CPU (79.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1137(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.301069s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (83.0%)

PHY-1001 : Current memory(MB): used = 559, reserve = 534, peak = 559.
PHY-1001 : End phase 2; 7.258444s wall, 5.734375s user + 0.015625s system = 5.750000s CPU (79.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 183352, over cnt = 77(0%), over = 78, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.011864s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (131.7%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 183232, over cnt = 25(0%), over = 25, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.181316s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (60.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 182984, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.101040s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (46.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 183080, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.063385s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1137(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.289876s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (97.0%)

PHY-1001 : Commit to database.....
PHY-1001 : 17 feed throughs used by 11 nets
PHY-1001 : End commit to database; 0.185231s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (84.4%)

PHY-1001 : Current memory(MB): used = 572, reserve = 547, peak = 572.
PHY-1001 : End phase 3; 1.009817s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (75.8%)

PHY-1003 : Routed, final wirelength = 183080
PHY-1001 : Current memory(MB): used = 572, reserve = 547, peak = 572.
PHY-1001 : End export database. 0.016219s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (96.3%)

PHY-1001 : End detail routing;  15.003908s wall, 11.937500s user + 0.125000s system = 12.062500s CPU (80.4%)

RUN-1003 : finish command "route" in  15.669005s wall, 12.250000s user + 0.156250s system = 12.406250s CPU (79.2%)

RUN-1004 : used memory is 516 MB, reserved memory is 494 MB, peak memory is 572 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        18
  #input                   13
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      793   out of  19600    4.05%
#reg                      518   out of  19600    2.64%
#le                       950
  #lut only               432   out of    950   45.47%
  #reg only               157   out of    950   16.53%
  #lut&reg                361   out of    950   38.00%
#dsp                        0   out of     29    0.00%
#bram                      17   out of     64   26.56%
  #bram9k                  17
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       18   out of     66   27.27%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       5   out of     16   31.25%

Clock Resource Statistics
Index     ClockNet                             Type               DriverType         Driver                      Fanout
#1        fifo_list/fifo_list/ram_inst/clkb    GCLK               pll                pll_list/pll_inst.clkc2     222
#2        config_inst_syn_9                    GCLK               config             config_inst.jtck            93
#3        clk_in_dup_3                         GCLK               io                 clk_in_syn_4.di             15
#4        adc/clk_adc                          GCLK               mslice             adc/clk_adc_reg_syn_5.q0    4
#5        pll_list/clk0_buf                    GCLK               pll                pll_list/pll_inst.clkc0     0


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    clk_in        INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      NONE    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      NONE    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      NONE    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      NONE    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      NONE    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      NONE    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      NONE    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      NONE    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
    key_in        INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
   reset_n        INPUT        P19        LVCMOS25          N/A           N/A        NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      NONE    
   adc_clk       OUTPUT        P57        LVCMOS25           8            NONE       NONE    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        NONE    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       NONE    
    start        OUTPUT        P59        LVCMOS25           8            NONE       NONE    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |950    |635     |158     |518     |25      |0       |
|  adc                               |adc_ctrl       |42     |28      |6       |26      |0       |0       |
|  anjian_list                       |anjian         |43     |36      |6       |24      |0       |0       |
|  fifo_list                         |fifo_ctrl      |201    |128     |41      |74      |8       |0       |
|    fifo_list                       |fifo           |165    |101     |32      |60      |8       |0       |
|      ram_inst                      |ram_infer_fifo |57     |56      |0       |9       |8       |0       |
|  pll_list                          |pll            |0      |0       |0       |0       |0       |0       |
|  rx                                |uart_rx        |54     |45      |6       |37      |0       |0       |
|  tx                                |uart_tx        |55     |43      |8       |36      |0       |0       |
|  type                              |type_choice    |111    |103     |8       |62      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |441    |249     |83      |257     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |441    |249     |83      |257     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |155    |70      |0       |152     |0       |0       |
|        reg_inst                    |register       |153    |68      |0       |150     |0       |0       |
|        tap_inst                    |tap            |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger        |286    |179     |83      |105     |0       |0       |
|        bus_inst                    |bus_top        |65     |32      |22      |25      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |46     |24      |16      |14      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |17     |6       |6       |9       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |113    |84      |29      |54      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       687   
    #2         2       281   
    #3         3       129   
    #4         4        30   
    #5        5-10      67   
    #6       11-50      67   
    #7       51-100     4    
  Average     2.91           

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 550
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1290, pip num: 12843
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 17
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1406 valid insts, and 34656 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011000011110001010101110
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  3.463116s wall, 12.671875s user + 0.078125s system = 12.750000s CPU (368.2%)

RUN-1004 : used memory is 524 MB, reserved memory is 500 MB, peak memory is 708 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230311_152016.log"
