{
  "design": {
    "design_info": {
      "boundary_crc": "0x671C34356405F687",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../../../I2S_Neorv32.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.1.2",
      "validated": "true"
    },
    "design_tree": {
      "neorv32_vivado_ip_0": "",
      "smartconnect_0": "",
      "axi_bram_ctrl_0": "",
      "axi_bram_ctrl_1": "",
      "blk_mem_gen_0": "",
      "blk_mem_gen_1": "",
      "axis_data_fifo_0": "",
      "clk_wiz_0": "",
      "xlconcat_0": ""
    },
    "ports": {
      "jtag_tms_i": {
        "direction": "I"
      },
      "jtag_tck_i": {
        "direction": "I"
      },
      "jtag_tdi_i": {
        "direction": "I"
      },
      "jtag_tdo_o": {
        "direction": "O"
      },
      "led": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "uart_txd_in": {
        "direction": "I"
      },
      "uart_rxd_out": {
        "direction": "O"
      },
      "clk_in1": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_clk_in1_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "btn": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "sw": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "ck_rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "neorv32_vivado_ip_0": {
        "vlnv": "NEORV32:user:neorv32_vivado_ip:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_neorv32_vivado_ip_0_1",
        "xci_path": "ip/design_1_neorv32_vivado_ip_0_1/design_1_neorv32_vivado_ip_0_1.xci",
        "inst_hier_path": "neorv32_vivado_ip_0",
        "parameters": {
          "IO_GPIO_EN": {
            "value": "true"
          },
          "IO_GPIO_IN_NUM": {
            "value": "8"
          },
          "IO_GPIO_OUT_NUM": {
            "value": "4"
          },
          "IO_SLINK_EN": {
            "value": "true"
          },
          "IO_SLINK_RX_FIFO": {
            "value": "4"
          },
          "IO_SLINK_TX_FIFO": {
            "value": "4"
          },
          "IO_UART0_EN": {
            "value": "true"
          },
          "OCD_EN": {
            "value": "true"
          },
          "XIRQ_EN": {
            "value": "true"
          },
          "XIRQ_NUM_CH": {
            "value": "4"
          }
        },
        "interface_ports": {
          "m_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            },
            "parameters": {
              "master_id": {
                "value": "1"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_axi": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "smartconnect_0": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "ip_revision": "24",
        "xci_name": "design_1_smartconnect_0_0",
        "xci_path": "ip/design_1_smartconnect_0_0/design_1_smartconnect_0_0.xci",
        "inst_hier_path": "smartconnect_0",
        "parameters": {
          "NUM_MI": {
            "value": "2"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "axi_bram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "ip_revision": "10",
        "xci_name": "design_1_axi_bram_ctrl_0_0",
        "xci_path": "ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0.xci",
        "inst_hier_path": "axi_bram_ctrl_0",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "axi_bram_ctrl_1": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "ip_revision": "10",
        "xci_name": "design_1_axi_bram_ctrl_1_0",
        "xci_path": "ip/design_1_axi_bram_ctrl_1_0/design_1_axi_bram_ctrl_1_0.xci",
        "inst_hier_path": "axi_bram_ctrl_1",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "ip_revision": "8",
        "xci_name": "design_1_blk_mem_gen_0_0",
        "xci_path": "ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.xci",
        "inst_hier_path": "blk_mem_gen_0"
      },
      "blk_mem_gen_1": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "ip_revision": "8",
        "xci_name": "design_1_blk_mem_gen_1_0",
        "xci_path": "ip/design_1_blk_mem_gen_1_0/design_1_blk_mem_gen_1_0.xci",
        "inst_hier_path": "blk_mem_gen_1"
      },
      "axis_data_fifo_0": {
        "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
        "ip_revision": "14",
        "xci_name": "design_1_axis_data_fifo_0_0",
        "xci_path": "ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.xci",
        "inst_hier_path": "axis_data_fifo_0",
        "interface_ports": {
          "S_AXIS": {
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXIS"
            ]
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "14",
        "xci_name": "design_1_clk_wiz_0_0",
        "xci_path": "ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "6",
        "xci_name": "design_1_xlconcat_0_0",
        "xci_path": "ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.xci",
        "inst_hier_path": "xlconcat_0",
        "parameters": {
          "IN0_WIDTH": {
            "value": "4"
          },
          "IN1_WIDTH": {
            "value": "4"
          }
        }
      }
    },
    "interface_nets": {
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_0/BRAM_PORTA",
          "blk_mem_gen_0/BRAM_PORTA"
        ]
      },
      "axi_bram_ctrl_1_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_1/BRAM_PORTA",
          "blk_mem_gen_1/BRAM_PORTA"
        ]
      },
      "axis_data_fifo_0_M_AXIS": {
        "interface_ports": [
          "axis_data_fifo_0/M_AXIS",
          "neorv32_vivado_ip_0/s1_axis"
        ]
      },
      "neorv32_vivado_ip_0_m_axi": {
        "interface_ports": [
          "neorv32_vivado_ip_0/m_axi",
          "smartconnect_0/S00_AXI"
        ]
      },
      "neorv32_vivado_ip_0_s0_axis": {
        "interface_ports": [
          "axis_data_fifo_0/S_AXIS",
          "neorv32_vivado_ip_0/s0_axis"
        ]
      },
      "smartconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_bram_ctrl_0/S_AXI",
          "smartconnect_0/M00_AXI"
        ]
      },
      "smartconnect_0_M01_AXI": {
        "interface_ports": [
          "axi_bram_ctrl_1/S_AXI",
          "smartconnect_0/M01_AXI"
        ]
      }
    },
    "nets": {
      "In0_0_1": {
        "ports": [
          "btn",
          "xlconcat_0/In0",
          "neorv32_vivado_ip_0/xirq_i"
        ]
      },
      "In1_0_1": {
        "ports": [
          "sw",
          "xlconcat_0/In1"
        ]
      },
      "clk_in1_0_1": {
        "ports": [
          "clk_in1",
          "clk_wiz_0/clk_in1"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "axis_data_fifo_0/s_axis_aclk",
          "neorv32_vivado_ip_0/clk",
          "smartconnect_0/aclk",
          "axi_bram_ctrl_1/s_axi_aclk",
          "axi_bram_ctrl_0/s_axi_aclk"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "axis_data_fifo_0/s_axis_aresetn",
          "axi_bram_ctrl_1/s_axi_aresetn",
          "smartconnect_0/aresetn",
          "axi_bram_ctrl_0/s_axi_aresetn",
          "neorv32_vivado_ip_0/resetn"
        ]
      },
      "jtag_tck_i_0_1": {
        "ports": [
          "jtag_tck_i",
          "neorv32_vivado_ip_0/jtag_tck_i"
        ]
      },
      "jtag_tdi_i_0_1": {
        "ports": [
          "jtag_tdi_i",
          "neorv32_vivado_ip_0/jtag_tdi_i"
        ]
      },
      "jtag_tms_i_0_1": {
        "ports": [
          "jtag_tms_i",
          "neorv32_vivado_ip_0/jtag_tms_i"
        ]
      },
      "neorv32_vivado_ip_0_gpio_o": {
        "ports": [
          "neorv32_vivado_ip_0/gpio_o",
          "led"
        ]
      },
      "neorv32_vivado_ip_0_jtag_tdo_o": {
        "ports": [
          "neorv32_vivado_ip_0/jtag_tdo_o",
          "jtag_tdo_o"
        ]
      },
      "neorv32_vivado_ip_0_uart0_txd_o": {
        "ports": [
          "neorv32_vivado_ip_0/uart0_txd_o",
          "uart_rxd_out"
        ]
      },
      "resetn_0_1": {
        "ports": [
          "ck_rst",
          "clk_wiz_0/resetn"
        ]
      },
      "uart0_rxd_i_0_1": {
        "ports": [
          "uart_txd_in",
          "neorv32_vivado_ip_0/uart0_rxd_i"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "neorv32_vivado_ip_0/gpio_i"
        ]
      }
    },
    "addressing": {
      "/neorv32_vivado_ip_0": {
        "address_spaces": {
          "m_axi": {
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0xC0000000",
                "range": "8K"
              },
              "SEG_axi_bram_ctrl_1_Mem0": {
                "address_block": "/axi_bram_ctrl_1/S_AXI/Mem0",
                "offset": "0xC2000000",
                "range": "8K"
              }
            }
          }
        }
      }
    }
  }
}