
---------- Begin Simulation Statistics ----------
final_tick                                60135241000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 198708                       # Simulator instruction rate (inst/s)
host_mem_usage                                 691948                       # Number of bytes of host memory used
host_op_rate                                   200899                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   503.25                       # Real time elapsed on the host
host_tick_rate                              119493544                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101102770                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.060135                       # Number of seconds simulated
sim_ticks                                 60135241000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.207596                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4084140                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4850085                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 19                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            352115                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5096070                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             102878                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          676270                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           573392                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6502834                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  312040                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        37618                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101102770                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.202705                       # CPI: cycles per instruction
system.cpu.discardedOps                        977012                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48885958                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          40579892                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6265842                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4179311                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.831459                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        120270482                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55115805     54.51%     54.51% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167845      0.17%     54.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    376      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    466      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    378      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            267609      0.26%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            259630      0.26%     55.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            161456      0.16%     55.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           483616      0.48%     55.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            33524      0.03%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         11115      0.01%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::MemRead               38167552     37.75%     93.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6379037      6.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101102770                       # Class of committed instruction
system.cpu.tickCycles                       116091171                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5478                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         3087                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       152326                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       305288                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  60135241000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1811                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3667                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3667                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1811                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        10956                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10956                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       350592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  350592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5478                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5478    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5478                       # Request fanout histogram
system.membus.respLayer1.occupancy           29107000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             6821500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  60135241000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             73179                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       141906                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3387                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7033                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            79783                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           79783                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3895                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        69284                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        11177                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       447073                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                458250                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       466048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     18622272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               19088320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           152962                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.020181                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.140621                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 149875     97.98%     97.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3087      2.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             152962                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          297937000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         223603494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5878428                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  60135241000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                 2600                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               144877                       # number of demand (read+write) hits
system.l2.demand_hits::total                   147477                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                2600                       # number of overall hits
system.l2.overall_hits::.cpu.data              144877                       # number of overall hits
system.l2.overall_hits::total                  147477                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1295                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4190                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5485                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1295                       # number of overall misses
system.l2.overall_misses::.cpu.data              4190                       # number of overall misses
system.l2.overall_misses::total                  5485                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     98619500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    324976000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        423595500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     98619500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    324976000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       423595500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3895                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           149067                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               152962                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3895                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          149067                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              152962                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.332478                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.028108                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.035859                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.332478                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.028108                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.035859                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76154.054054                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77559.904535                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77227.985415                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76154.054054                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77559.904535                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77227.985415                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1294                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4184                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5478                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1294                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4184                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5478                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     85615500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    282763000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    368378500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     85615500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    282763000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    368378500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.332221                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.028068                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.035813                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.332221                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.028068                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.035813                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66163.446677                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67581.978967                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67246.896678                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66163.446677                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67581.978967                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67246.896678                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       141906                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           141906                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       141906                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       141906                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3352                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3352                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3352                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3352                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             76116                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 76116                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3667                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3667                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    283256000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     283256000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         79783                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             79783                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.045962                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.045962                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77244.614126                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77244.614126                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3667                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3667                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    246586000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    246586000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.045962                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.045962                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67244.614126                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67244.614126                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           2600                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2600                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1295                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1295                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     98619500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     98619500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3895                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3895                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.332478                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.332478                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76154.054054                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76154.054054                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1294                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1294                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     85615500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     85615500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.332221                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.332221                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66163.446677                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66163.446677                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         68761                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             68761                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          523                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             523                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     41720000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     41720000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        69284                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         69284                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.007549                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.007549                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79770.554493                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79770.554493                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          517                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          517                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     36177000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     36177000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.007462                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.007462                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69974.854932                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69974.854932                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  60135241000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5262.181959                       # Cycle average of tags in use
system.l2.tags.total_refs                      302194                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5478                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     55.165024                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1287.445812                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3974.736147                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.039290                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.121299                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.160589                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5478                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5478                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.167175                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2423086                       # Number of tag accesses
system.l2.tags.data_accesses                  2423086                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  60135241000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          82816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         267776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             350592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        82816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         82816                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1294                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4184                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5478                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1377163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4452896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               5830059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1377163                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1377163                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1377163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4452896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              5830059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1294.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4184.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000576500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               26390                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5478                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5478                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     40674250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   27390000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               143386750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7425.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26175.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4127                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5478                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1351                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    259.505551                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   173.686216                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   276.938915                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          362     26.79%     26.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          627     46.41%     73.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          118      8.73%     81.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           46      3.40%     85.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           36      2.66%     88.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           24      1.78%     89.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           12      0.89%     90.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           11      0.81%     91.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          115      8.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1351                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 350592                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  350592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         5.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      5.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16470462500                       # Total gap between requests
system.mem_ctrls.avgGap                    3006656.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        82816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       267776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 1377162.519395241048                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4452896.430563901551                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1294                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4184                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     32634750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    110752000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25220.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26470.36                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    75.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4748100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2523675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            20034840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4746864720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1682214780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      21675330720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        28131716835                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        467.807501                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  56335109750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2007980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1792151250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              4898040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2603370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            19078080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4746864720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1590828390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      21752287680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        28116560280                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        467.555460                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  56536269500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2007980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1590991500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     60135241000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  60135241000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     17313036                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17313036                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17313036                       # number of overall hits
system.cpu.icache.overall_hits::total        17313036                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3895                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3895                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3895                       # number of overall misses
system.cpu.icache.overall_misses::total          3895                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    136124000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    136124000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    136124000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    136124000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     17316931                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17316931                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     17316931                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17316931                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000225                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000225                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000225                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000225                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 34948.395379                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 34948.395379                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 34948.395379                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 34948.395379                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3387                       # number of writebacks
system.cpu.icache.writebacks::total              3387                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         3895                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3895                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3895                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3895                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    132229000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    132229000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    132229000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    132229000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000225                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000225                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000225                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000225                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 33948.395379                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 33948.395379                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 33948.395379                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 33948.395379                       # average overall mshr miss latency
system.cpu.icache.replacements                   3387                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17313036                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17313036                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3895                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3895                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    136124000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    136124000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     17316931                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17316931                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000225                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000225                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 34948.395379                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 34948.395379                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3895                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3895                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    132229000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    132229000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000225                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000225                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 33948.395379                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 33948.395379                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  60135241000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.502675                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            17316931                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3895                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4445.938639                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.502675                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991216                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991216                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          482                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          34637757                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         34637757                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  60135241000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  60135241000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  60135241000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     43797922                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43797922                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43806291                       # number of overall hits
system.cpu.dcache.overall_hits::total        43806291                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       156169                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         156169                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       156532                       # number of overall misses
system.cpu.dcache.overall_misses::total        156532                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2485311000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2485311000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2485311000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2485311000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43954091                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43954091                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43962823                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43962823                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003553                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003553                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003561                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003561                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 15914.240342                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15914.240342                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 15877.334986                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15877.334986                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          222                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          111                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       141906                       # number of writebacks
system.cpu.dcache.writebacks::total            141906                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         7446                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7446                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         7446                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7446                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       148723                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       148723                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       149066                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       149066                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2098556000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2098556000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2108683500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2108683500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003384                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003384                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003391                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003391                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 14110.500730                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14110.500730                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 14145.972254                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14145.972254                       # average overall mshr miss latency
system.cpu.dcache.replacements                 148939                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37562418                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37562418                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        70825                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         70825                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    973051000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    973051000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37633243                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37633243                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001882                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001882                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13738.806918                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13738.806918                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1881                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1881                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        68944                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        68944                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    878856500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    878856500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001832                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001832                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12747.396438                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12747.396438                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6235504                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6235504                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        85344                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        85344                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1512260000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1512260000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6320848                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6320848                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.013502                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013502                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 17719.581927                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17719.581927                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         5565                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5565                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        79779                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        79779                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1219699500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1219699500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012622                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012622                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 15288.478171                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15288.478171                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8369                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8369                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          363                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          363                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8732                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8732                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.041571                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.041571                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          343                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          343                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     10127500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     10127500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.039281                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.039281                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 29526.239067                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 29526.239067                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        86000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        86000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  60135241000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.956067                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43955689                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            149067                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            294.872031                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.956067                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999657                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999657                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          88075377                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         88075377                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  60135241000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  60135241000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
