Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'MTVEC' [C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/333_Otter/333_Otter.srcs/sources_1/new/otter_mcu_pipeline_template_v2.sv:127]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4F' [C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/333_Otter/333_Otter.srcs/sources_1/new/otter_mcu_pipeline_template_v2.sv:148]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'csr_RD' [C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/333_Otter/333_Otter.srcs/sources_1/new/otter_mcu_pipeline_template_v2.sv:177]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'csr_RD' [C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/333_Otter/333_Otter.srcs/sources_1/new/otter_mcu_pipeline_template_v2.sv:261]
WARNING: [VRFC 10-3823] variable 'IOBUS_WR' might have multiple concurrent drivers [C:/Users/austi/OneDrive/Documents/GitHub/333_Otter/333_Otter/333_Otter.srcs/sim_1/new/pipeline_tb.sv:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_ALU_sv_1046589071
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.top_pc
Compiling module xil_defaultlib.IF_DEC_reg
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.CU_DCDR_EXTENDED
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.alu_muxA
Compiling module xil_defaultlib.alu_muxB
Compiling module xil_defaultlib.IMMED_GEN
Compiling module xil_defaultlib.ID_EX_reg
Compiling module xil_defaultlib.BRANCH_ADDR_GEN
Compiling module xil_defaultlib.BRANCH_COND_GEN
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM_reg
Compiling module xil_defaultlib.MEM_WB_reg
Compiling module xil_defaultlib.rf_mux
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.pipeline_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_tb_behav
