Design Entry;HDL Check||(null)||Checking HDL syntax of 'hdc_top.v'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
HelpInfo,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:Mario_Libero
Implementation;Synthesis|| CG289 ||@W:Specified digits overflow the number's size||Mario_Libero.srr(26);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/26||Mario_Libero_MSS_syn.v(1632);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\Mario_Libero_MSS\Mario_Libero_MSS_syn.v'/linenumber/1632
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 0||Mario_Libero.srr(102);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/102||ack_datapath.v(157);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\hdl\ack_datapath.v'/linenumber/157
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 0||Mario_Libero.srr(111);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/111||adc_vector_compressor.v(212);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\hdl\adc_vector_compressor.v'/linenumber/212
Implementation;Synthesis|| CG360 ||@W:Removing wire almostfulli_assert, as there is no assignment to it.||Mario_Libero.srr(184);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/184||corefifo_sync_scntr.v(159);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/159
Implementation;Synthesis|| CG360 ||@W:Removing wire almostfulli_deassert, as there is no assignment to it.||Mario_Libero.srr(185);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/185||corefifo_sync_scntr.v(160);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/160
Implementation;Synthesis|| CG360 ||@W:Removing wire fulli_assert, as there is no assignment to it.||Mario_Libero.srr(186);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/186||corefifo_sync_scntr.v(161);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/161
Implementation;Synthesis|| CG360 ||@W:Removing wire fulli_deassert, as there is no assignment to it.||Mario_Libero.srr(187);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/187||corefifo_sync_scntr.v(162);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/162
Implementation;Synthesis|| CG360 ||@W:Removing wire re_top_p, as there is no assignment to it.||Mario_Libero.srr(188);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/188||corefifo_sync_scntr.v(171);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/171
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_r_fwft. Make sure that there are no unused intermediate registers.||Mario_Libero.srr(189);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/189||corefifo_sync_scntr.v(391);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/391
Implementation;Synthesis|| CL169 ||@W:Pruning unused register aempty_r_fwft. Make sure that there are no unused intermediate registers.||Mario_Libero.srr(190);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/190||corefifo_sync_scntr.v(391);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/391
Implementation;Synthesis|| CL169 ||@W:Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.||Mario_Libero.srr(191);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/191||corefifo_sync_scntr.v(369);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/369
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.||Mario_Libero.srr(192);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/192||corefifo_sync_scntr.v(369);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/369
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_top_fwft_r. Make sure that there are no unused intermediate registers.||Mario_Libero.srr(193);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/193||corefifo_sync_scntr.v(369);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/369
Implementation;Synthesis|| CL169 ||@W:Pruning unused register sc_r_fwft[6:0]. Make sure that there are no unused intermediate registers.||Mario_Libero.srr(194);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/194||corefifo_sync_scntr.v(296);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/296
Implementation;Synthesis|| CL207 ||@W:All reachable assignments to genblk5.wack_r assign 0, register removed by optimization.||Mario_Libero.srr(195);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/195||corefifo_sync_scntr.v(444);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/444
Implementation;Synthesis|| CL207 ||@W:All reachable assignments to dvld_r assign 0, register removed by optimization.||Mario_Libero.srr(196);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/196||corefifo_sync_scntr.v(391);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/391
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element wrcnt. Add a syn_preserve attribute to the element to prevent sharing.||Mario_Libero.srr(197);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/197||corefifo_sync_scntr.v(239);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/239
Implementation;Synthesis|| CG360 ||@W:Removing wire EMPTY2, as there is no assignment to it.||Mario_Libero.srr(217);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/217||COREFIFO.v(189);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/189
Implementation;Synthesis|| CG360 ||@W:Removing wire AEMPTY2, as there is no assignment to it.||Mario_Libero.srr(218);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/218||COREFIFO.v(190);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/190
Implementation;Synthesis|| CG360 ||@W:Removing wire fifo_rd_en, as there is no assignment to it.||Mario_Libero.srr(219);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/219||COREFIFO.v(191);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/191
Implementation;Synthesis|| CG360 ||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Mario_Libero.srr(220);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/220||COREFIFO.v(195);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/195
Implementation;Synthesis|| CG360 ||@W:Removing wire fwft_MEMRADDR, as there is no assignment to it.||Mario_Libero.srr(221);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/221||COREFIFO.v(196);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/196
Implementation;Synthesis|| CG360 ||@W:Removing wire pf_Q, as there is no assignment to it.||Mario_Libero.srr(222);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/222||COREFIFO.v(201);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/201
Implementation;Synthesis|| CG360 ||@W:Removing wire fwft_Q, as there is no assignment to it.||Mario_Libero.srr(223);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/223||COREFIFO.v(202);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/202
Implementation;Synthesis|| CG360 ||@W:Removing wire DVLD_async, as there is no assignment to it.||Mario_Libero.srr(224);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/224||COREFIFO.v(220);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/220
Implementation;Synthesis|| CG360 ||@W:Removing wire DVLD_sync, as there is no assignment to it.||Mario_Libero.srr(225);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/225||COREFIFO.v(222);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/222
Implementation;Synthesis|| CG360 ||@W:Removing wire fwft_dvld, as there is no assignment to it.||Mario_Libero.srr(226);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/226||COREFIFO.v(223);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/223
Implementation;Synthesis|| CG360 ||@W:Removing wire fwft_reg_valid, as there is no assignment to it.||Mario_Libero.srr(227);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/227||COREFIFO.v(224);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/224
Implementation;Synthesis|| CG360 ||@W:Removing wire pf_dvld, as there is no assignment to it.||Mario_Libero.srr(228);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/228||COREFIFO.v(225);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/225
Implementation;Synthesis|| CG133 ||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Mario_Libero.srr(229);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/229||COREFIFO.v(229);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/229
Implementation;Synthesis|| CG133 ||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Mario_Libero.srr(230);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/230||COREFIFO.v(243);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/243
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r1[15:0]. Make sure that there are no unused intermediate registers.||Mario_Libero.srr(231);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/231||COREFIFO.v(929);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/929
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r[15:0]. Make sure that there are no unused intermediate registers.||Mario_Libero.srr(232);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/232||COREFIFO.v(919);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/919
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.||Mario_Libero.srr(233);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/233||COREFIFO.v(868);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/868
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.||Mario_Libero.srr(234);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/234||COREFIFO.v(868);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/868
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.||Mario_Libero.srr(235);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/235||COREFIFO.v(868);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/868
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r1[15:0]. Make sure that there are no unused intermediate registers.||Mario_Libero.srr(236);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/236||COREFIFO.v(856);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/856
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r_pre[15:0]. Make sure that there are no unused intermediate registers.||Mario_Libero.srr(237);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/237||COREFIFO.v(846);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/846
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fwft_Q_r[15:0]. Make sure that there are no unused intermediate registers.||Mario_Libero.srr(238);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/238||COREFIFO.v(836);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/836
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.||Mario_Libero.srr(239);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/239||COREFIFO.v(323);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/323
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.||Mario_Libero.srr(240);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/240||COREFIFO.v(323);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/323
Implementation;Synthesis|| CL169 ||@W:Pruning unused register entry_counter[5:0]. Make sure that there are no unused intermediate registers.||Mario_Libero.srr(259);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/259||fifo.v(28);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\hdl\fifo.v'/linenumber/28
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||Mario_Libero.srr(273);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/273||cellular_automaton.v(23);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\hdl\cellular_automaton.v'/linenumber/23
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 0||Mario_Libero.srr(310);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/310||nmic_rx.v(249);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\hdl\nmic_rx.v'/linenumber/249
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 0||Mario_Libero.srr(324);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/324||nmic_tx.v(229);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\hdl\nmic_tx.v'/linenumber/229
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 0||Mario_Libero.srr(332);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/332||nm_if_apb.v(295);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\hdl\nm_if_apb.v'/linenumber/295
Implementation;Synthesis|| CL169 ||@W:Pruning unused register nm1_has_adc. Make sure that there are no unused intermediate registers.||Mario_Libero.srr(333);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/333||nm_if_apb.v(137);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\hdl\nm_if_apb.v'/linenumber/137
Implementation;Synthesis|| CL169 ||@W:Pruning unused register nm0_has_adc. Make sure that there are no unused intermediate registers.||Mario_Libero.srr(334);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/334||nm_if_apb.v(129);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\hdl\nm_if_apb.v'/linenumber/129
Implementation;Synthesis|| CG133 ||@W:Object k is declared but not assigned. Either assign a value or remove the declaration.||Mario_Libero.srr(409);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/409||corefifo_sync.v(320);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\PDMAFIFO\PDMAFIFO_0\rtl\vlog\core\corefifo_sync.v'/linenumber/320
Implementation;Synthesis|| CL169 ||@W:Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.||Mario_Libero.srr(410);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/410||corefifo_sync.v(303);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\PDMAFIFO\PDMAFIFO_0\rtl\vlog\core\corefifo_sync.v'/linenumber/303
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.||Mario_Libero.srr(411);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/411||corefifo_sync.v(260);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\PDMAFIFO\PDMAFIFO_0\rtl\vlog\core\corefifo_sync.v'/linenumber/260
Implementation;Synthesis|| CL169 ||@W:Pruning unused register wptr[7:0]. Make sure that there are no unused intermediate registers.||Mario_Libero.srr(412);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/412||corefifo_sync.v(250);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\PDMAFIFO\PDMAFIFO_0\rtl\vlog\core\corefifo_sync.v'/linenumber/250
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr[8:0]. Make sure that there are no unused intermediate registers.||Mario_Libero.srr(413);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/413||corefifo_sync.v(237);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\PDMAFIFO\PDMAFIFO_0\rtl\vlog\core\corefifo_sync.v'/linenumber/237
Implementation;Synthesis|| CL169 ||@W:Pruning unused register full_reg. Make sure that there are no unused intermediate registers.||Mario_Libero.srr(414);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/414||corefifo_sync.v(224);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\PDMAFIFO\PDMAFIFO_0\rtl\vlog\core\corefifo_sync.v'/linenumber/224
Implementation;Synthesis|| CG360 ||@W:Removing wire SB_CORRECT, as there is no assignment to it.||Mario_Libero.srr(430);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/430||COREFIFO.v(163);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\PDMAFIFO\PDMAFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/163
Implementation;Synthesis|| CG360 ||@W:Removing wire DB_DETECT, as there is no assignment to it.||Mario_Libero.srr(431);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/431||COREFIFO.v(164);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\PDMAFIFO\PDMAFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/164
Implementation;Synthesis|| CG360 ||@W:Removing wire EMPTY2, as there is no assignment to it.||Mario_Libero.srr(432);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/432||COREFIFO.v(195);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\PDMAFIFO\PDMAFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/195
Implementation;Synthesis|| CG360 ||@W:Removing wire AEMPTY2, as there is no assignment to it.||Mario_Libero.srr(433);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/433||COREFIFO.v(196);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\PDMAFIFO\PDMAFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/196
Implementation;Synthesis|| CG360 ||@W:Removing wire fifo_rd_en, as there is no assignment to it.||Mario_Libero.srr(434);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/434||COREFIFO.v(197);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\PDMAFIFO\PDMAFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/197
Implementation;Synthesis|| CG360 ||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Mario_Libero.srr(435);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/435||COREFIFO.v(201);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\PDMAFIFO\PDMAFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/201
Implementation;Synthesis|| CG360 ||@W:Removing wire fwft_MEMRADDR, as there is no assignment to it.||Mario_Libero.srr(436);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/436||COREFIFO.v(202);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\PDMAFIFO\PDMAFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/202
Implementation;Synthesis|| CG360 ||@W:Removing wire pf_Q, as there is no assignment to it.||Mario_Libero.srr(437);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/437||COREFIFO.v(207);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\PDMAFIFO\PDMAFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/207
Implementation;Synthesis|| CG360 ||@W:Removing wire fwft_Q, as there is no assignment to it.||Mario_Libero.srr(438);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/438||COREFIFO.v(208);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\PDMAFIFO\PDMAFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/208
Implementation;Synthesis|| CG360 ||@W:Removing wire DVLD_async, as there is no assignment to it.||Mario_Libero.srr(439);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/439||COREFIFO.v(226);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\PDMAFIFO\PDMAFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/226
Implementation;Synthesis|| CG360 ||@W:Removing wire DVLD_scntr, as there is no assignment to it.||Mario_Libero.srr(440);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/440||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\PDMAFIFO\PDMAFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis|| CG360 ||@W:Removing wire fwft_dvld, as there is no assignment to it.||Mario_Libero.srr(441);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/441||COREFIFO.v(229);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\PDMAFIFO\PDMAFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/229
Implementation;Synthesis|| CG360 ||@W:Removing wire fwft_reg_valid, as there is no assignment to it.||Mario_Libero.srr(442);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/442||COREFIFO.v(230);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\PDMAFIFO\PDMAFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/230
Implementation;Synthesis|| CG360 ||@W:Removing wire pf_dvld, as there is no assignment to it.||Mario_Libero.srr(443);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/443||COREFIFO.v(231);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\PDMAFIFO\PDMAFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/231
Implementation;Synthesis|| CG360 ||@W:Removing wire A_SB_CORRECT, as there is no assignment to it.||Mario_Libero.srr(444);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/444||COREFIFO.v(236);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\PDMAFIFO\PDMAFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/236
Implementation;Synthesis|| CG360 ||@W:Removing wire A_DB_DETECT, as there is no assignment to it.||Mario_Libero.srr(445);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/445||COREFIFO.v(237);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\PDMAFIFO\PDMAFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/237
Implementation;Synthesis|| CG360 ||@W:Removing wire B_SB_CORRECT, as there is no assignment to it.||Mario_Libero.srr(446);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/446||COREFIFO.v(238);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\PDMAFIFO\PDMAFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/238
Implementation;Synthesis|| CG360 ||@W:Removing wire B_DB_DETECT, as there is no assignment to it.||Mario_Libero.srr(447);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/447||COREFIFO.v(239);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\PDMAFIFO\PDMAFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/239
Implementation;Synthesis|| CG133 ||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Mario_Libero.srr(448);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/448||COREFIFO.v(240);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\PDMAFIFO\PDMAFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/240
Implementation;Synthesis|| CG133 ||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Mario_Libero.srr(449);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/449||COREFIFO.v(254);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\PDMAFIFO\PDMAFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/254
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r1[7:0]. Make sure that there are no unused intermediate registers.||Mario_Libero.srr(450);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/450||COREFIFO.v(985);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\PDMAFIFO\PDMAFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/985
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r[7:0]. Make sure that there are no unused intermediate registers.||Mario_Libero.srr(451);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/451||COREFIFO.v(975);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\PDMAFIFO\PDMAFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/975
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.||Mario_Libero.srr(452);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/452||COREFIFO.v(912);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\PDMAFIFO\PDMAFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/912
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.||Mario_Libero.srr(453);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/453||COREFIFO.v(912);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\PDMAFIFO\PDMAFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/912
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.||Mario_Libero.srr(454);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/454||COREFIFO.v(912);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\PDMAFIFO\PDMAFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/912
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.||Mario_Libero.srr(455);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/455||COREFIFO.v(912);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\PDMAFIFO\PDMAFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/912
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.||Mario_Libero.srr(456);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/456||COREFIFO.v(912);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\PDMAFIFO\PDMAFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/912
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.||Mario_Libero.srr(457);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/457||COREFIFO.v(912);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\PDMAFIFO\PDMAFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/912
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r2[7:0]. Make sure that there are no unused intermediate registers.||Mario_Libero.srr(458);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/458||COREFIFO.v(900);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\PDMAFIFO\PDMAFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/900
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r1[7:0]. Make sure that there are no unused intermediate registers.||Mario_Libero.srr(459);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/459||COREFIFO.v(890);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\PDMAFIFO\PDMAFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/890
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r_pre[7:0]. Make sure that there are no unused intermediate registers.||Mario_Libero.srr(460);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/460||COREFIFO.v(880);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\PDMAFIFO\PDMAFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/880
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fwft_Q_r[7:0]. Make sure that there are no unused intermediate registers.||Mario_Libero.srr(461);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/461||COREFIFO.v(870);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\PDMAFIFO\PDMAFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/870
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.||Mario_Libero.srr(462);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/462||COREFIFO.v(356);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\PDMAFIFO\PDMAFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/356
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.||Mario_Libero.srr(463);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/463||COREFIFO.v(356);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\PDMAFIFO\PDMAFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/356
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.||Mario_Libero.srr(464);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/464||COREFIFO.v(356);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\PDMAFIFO\PDMAFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/356
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.||Mario_Libero.srr(465);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/465||COREFIFO.v(343);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\PDMAFIFO\PDMAFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/343
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.||Mario_Libero.srr(466);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/466||COREFIFO.v(343);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\PDMAFIFO\PDMAFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/343
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 0||Mario_Libero.srr(485);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/485||pdma_if.v(259);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\hdl\pdma_if.v'/linenumber/259
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAPB3 in library COREAPB3_LIB||Mario_Libero.srr(490);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/490||coreapb3.v(13);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/13
Implementation;Synthesis|| CG360 ||@W:Removing wire CAPB3IlOI, as there is no assignment to it.||Mario_Libero.srr(571);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/571||coreapb3.v(1495);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/1495
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_25_50MHZ_CCC has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||Mario_Libero.srr(739);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/739||Mario_Libero_OSC_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\Mario_Libero\OSC_0\Mario_Libero_OSC_0_OSC.v'/linenumber/15
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_25_50MHZ_O2F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||Mario_Libero.srr(740);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/740||Mario_Libero_OSC_0_OSC.v(16);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\Mario_Libero\OSC_0\Mario_Libero_OSC_0_OSC.v'/linenumber/16
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||Mario_Libero.srr(741);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/741||Mario_Libero_OSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\Mario_Libero\OSC_0\Mario_Libero_OSC_0_OSC.v'/linenumber/17
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||Mario_Libero.srr(742);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/742||Mario_Libero_OSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\Mario_Libero\OSC_0\Mario_Libero_OSC_0_OSC.v'/linenumber/18
Implementation;Synthesis|| CL157 ||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||Mario_Libero.srr(743);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/743||Mario_Libero_OSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\Mario_Libero\OSC_0\Mario_Libero_OSC_0_OSC.v'/linenumber/20
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 8 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.||Mario_Libero.srr(744);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/744||coregpio.v(182);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\Mario_Libero\CoreGPIO_0\rtl\vlog\core\coregpio.v'/linenumber/182
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 20 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||Mario_Libero.srr(745);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/745||coreapb3.v(407);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/407
Implementation;Synthesis|| CL246 ||@W:Input port bits 11 to 6 of fft_channel[11:0] are unused. Assign logic for all port bits or change the input port size.||Mario_Libero.srr(791);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/791||nm_if.v(56);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\nm_if\nm_if.v'/linenumber/56
Implementation;Synthesis|| CL157 ||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||Mario_Libero.srr(804);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/804||PDMAFIFO_PDMAFIFO_0_ram_wrapper.v(42);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\PDMAFIFO\PDMAFIFO_0\rtl\vlog\core\PDMAFIFO_PDMAFIFO_0_ram_wrapper.v'/linenumber/42
Implementation;Synthesis|| CL157 ||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||Mario_Libero.srr(805);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/805||PDMAFIFO_PDMAFIFO_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\PDMAFIFO\PDMAFIFO_0\rtl\vlog\core\PDMAFIFO_PDMAFIFO_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis|| CL157 ||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||Mario_Libero.srr(806);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/806||PDMAFIFO_PDMAFIFO_0_ram_wrapper.v(44);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\PDMAFIFO\PDMAFIFO_0\rtl\vlog\core\PDMAFIFO_PDMAFIFO_0_ram_wrapper.v'/linenumber/44
Implementation;Synthesis|| CL157 ||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||Mario_Libero.srr(807);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/807||PDMAFIFO_PDMAFIFO_0_ram_wrapper.v(45);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\PDMAFIFO\PDMAFIFO_0\rtl\vlog\core\PDMAFIFO_PDMAFIFO_0_ram_wrapper.v'/linenumber/45
Implementation;Synthesis|| CL157 ||@W:*Output SB_CORRECT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||Mario_Libero.srr(810);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/810||COREFIFO.v(163);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\PDMAFIFO\PDMAFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/163
Implementation;Synthesis|| CL157 ||@W:*Output DB_DETECT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||Mario_Libero.srr(811);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/811||COREFIFO.v(164);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\PDMAFIFO\PDMAFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/164
Implementation;Synthesis|| CL247 ||@W:Input port bit 239 of Raw_DI[1023:0] is unused||Mario_Libero.srr(846);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/846||hdc_top.v(18);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\hdl\hdc_top.v'/linenumber/18
Implementation;Synthesis|| CL247 ||@W:Input port bit 223 of Raw_DI[1023:0] is unused||Mario_Libero.srr(848);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/848||hdc_top.v(18);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\hdl\hdc_top.v'/linenumber/18
Implementation;Synthesis|| CL247 ||@W:Input port bit 207 of Raw_DI[1023:0] is unused||Mario_Libero.srr(850);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/850||hdc_top.v(18);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\hdl\hdc_top.v'/linenumber/18
Implementation;Synthesis|| CL247 ||@W:Input port bit 191 of Raw_DI[1023:0] is unused||Mario_Libero.srr(852);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/852||hdc_top.v(18);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\hdl\hdc_top.v'/linenumber/18
Implementation;Synthesis|| CL247 ||@W:Input port bit 175 of Raw_DI[1023:0] is unused||Mario_Libero.srr(854);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/854||hdc_top.v(18);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\hdl\hdc_top.v'/linenumber/18
Implementation;Synthesis|| CL247 ||@W:Input port bit 159 of Raw_DI[1023:0] is unused||Mario_Libero.srr(856);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/856||hdc_top.v(18);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\hdl\hdc_top.v'/linenumber/18
Implementation;Synthesis|| CL247 ||@W:Input port bit 143 of Raw_DI[1023:0] is unused||Mario_Libero.srr(858);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/858||hdc_top.v(18);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\hdl\hdc_top.v'/linenumber/18
Implementation;Synthesis|| CL247 ||@W:Input port bit 127 of Raw_DI[1023:0] is unused||Mario_Libero.srr(860);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/860||hdc_top.v(18);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\hdl\hdc_top.v'/linenumber/18
Implementation;Synthesis|| CL247 ||@W:Input port bit 111 of Raw_DI[1023:0] is unused||Mario_Libero.srr(862);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/862||hdc_top.v(18);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\hdl\hdc_top.v'/linenumber/18
Implementation;Synthesis|| CL247 ||@W:Input port bit 95 of Raw_DI[1023:0] is unused||Mario_Libero.srr(864);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/864||hdc_top.v(18);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\hdl\hdc_top.v'/linenumber/18
Implementation;Synthesis|| CL247 ||@W:Input port bit 79 of Raw_DI[1023:0] is unused||Mario_Libero.srr(866);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/866||hdc_top.v(18);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\hdl\hdc_top.v'/linenumber/18
Implementation;Synthesis|| CL247 ||@W:Input port bit 63 of Raw_DI[1023:0] is unused||Mario_Libero.srr(868);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/868||hdc_top.v(18);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\hdl\hdc_top.v'/linenumber/18
Implementation;Synthesis|| CL247 ||@W:Input port bit 47 of Raw_DI[1023:0] is unused||Mario_Libero.srr(870);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/870||hdc_top.v(18);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\hdl\hdc_top.v'/linenumber/18
Implementation;Synthesis|| CL247 ||@W:Input port bit 31 of Raw_DI[1023:0] is unused||Mario_Libero.srr(872);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/872||hdc_top.v(18);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\hdl\hdc_top.v'/linenumber/18
Implementation;Synthesis|| CL247 ||@W:Input port bit 15 of Raw_DI[1023:0] is unused||Mario_Libero.srr(874);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/874||hdc_top.v(18);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\hdl\hdc_top.v'/linenumber/18
Implementation;Synthesis|| CL156 ||@W:*Input EMPTY2 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||Mario_Libero.srr(910);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/910||COREFIFO.v(189);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/189
Implementation;Synthesis|| MO160 ||@W:Register bit xhdl1\.GEN_BITS\[3\]\.APB_32\.edge_both[3] (in view view:work.Mario_Libero_CoreGPIO_0_CoreGPIO_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Mario_Libero.srr(1203);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/1203||coregpio.v(464);liberoaction://cross_probe/hdl/file/'c:\users\bwrc\desktop\hyperflexemg_190405_21class\component\work\mario_libero\coregpio_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| MO160 ||@W:Register bit xhdl1\.GEN_BITS\[2\]\.APB_32\.edge_both[2] (in view view:work.Mario_Libero_CoreGPIO_0_CoreGPIO_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Mario_Libero.srr(1204);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/1204||coregpio.v(464);liberoaction://cross_probe/hdl/file/'c:\users\bwrc\desktop\hyperflexemg_190405_21class\component\work\mario_libero\coregpio_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| BN132 ||@W:Removing user instance cm_top_0.nm_if_0.nm_channel_0.adc_datapath_0.hdc_top_0.associative_memory.ShiftMemoryEN_S_or_19101 because it is equivalent to instance cm_top_0.nm_if_0.nm_channel_0.adc_datapath_0.hdc_top_0.associative_memory.ShiftMemoryEN_S_or_18101. To keep the instance, apply constraint syn_preserve=1 on the instance.||Mario_Libero.srr(1205);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/1205||null;null
Implementation;Synthesis|| BN132 ||@W:Removing user instance cm_top_0.nm_if_0.nm_channel_0.adc_datapath_0.hdc_top_0.associative_memory.ShiftMemoryEN_S_or_18101 because it is equivalent to instance cm_top_0.nm_if_0.nm_channel_0.adc_datapath_0.hdc_top_0.associative_memory.ShiftMemoryEN_S_or_16101. To keep the instance, apply constraint syn_preserve=1 on the instance.||Mario_Libero.srr(1206);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/1206||null;null
Implementation;Synthesis|| BN132 ||@W:Removing user instance cm_top_0.nm_if_0.nm_channel_0.adc_datapath_0.hdc_top_0.associative_memory.ShiftMemoryEN_S_or_17101 because it is equivalent to instance cm_top_0.nm_if_0.nm_channel_0.adc_datapath_0.hdc_top_0.associative_memory.ShiftMemoryEN_S_or_15101. To keep the instance, apply constraint syn_preserve=1 on the instance.||Mario_Libero.srr(1207);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/1207||null;null
Implementation;Synthesis|| BN132 ||@W:Removing user instance cm_top_0.nm_if_0.nm_channel_0.adc_datapath_0.hdc_top_0.associative_memory.ShiftMemoryEN_S_or_16101 because it is equivalent to instance cm_top_0.nm_if_0.nm_channel_0.adc_datapath_0.hdc_top_0.associative_memory.ShiftMemoryEN_S_or_14101. To keep the instance, apply constraint syn_preserve=1 on the instance.||Mario_Libero.srr(1208);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/1208||null;null
Implementation;Synthesis|| BN132 ||@W:Removing user instance cm_top_0.nm_if_0.nm_channel_0.adc_datapath_0.hdc_top_0.associative_memory.ShiftMemoryEN_S_or_15101 because it is equivalent to instance cm_top_0.nm_if_0.nm_channel_0.adc_datapath_0.hdc_top_0.associative_memory.ShiftMemoryEN_S_or_13101. To keep the instance, apply constraint syn_preserve=1 on the instance.||Mario_Libero.srr(1209);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/1209||null;null
Implementation;Synthesis|| BN132 ||@W:Removing user instance cm_top_0.nm_if_0.nm_channel_0.adc_datapath_0.hdc_top_0.associative_memory.ShiftMemoryEN_S_or_14101 because it is equivalent to instance cm_top_0.nm_if_0.nm_channel_0.adc_datapath_0.hdc_top_0.associative_memory.ShiftMemoryEN_S_or_12101. To keep the instance, apply constraint syn_preserve=1 on the instance.||Mario_Libero.srr(1210);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/1210||null;null
Implementation;Synthesis|| BN132 ||@W:Removing user instance cm_top_0.nm_if_0.nm_channel_0.adc_datapath_0.hdc_top_0.associative_memory.ShiftMemoryEN_S_or_13101 because it is equivalent to instance cm_top_0.nm_if_0.nm_channel_0.adc_datapath_0.hdc_top_0.associative_memory.ShiftMemoryEN_S_or_11101. To keep the instance, apply constraint syn_preserve=1 on the instance.||Mario_Libero.srr(1211);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/1211||null;null
Implementation;Synthesis|| BN132 ||@W:Removing user instance cm_top_0.nm_if_0.nm_channel_0.adc_datapath_0.hdc_top_0.associative_memory.ShiftMemoryEN_S_or_12101 because it is equivalent to instance cm_top_0.nm_if_0.nm_channel_0.adc_datapath_0.hdc_top_0.associative_memory.ShiftMemoryEN_S_or_10101. To keep the instance, apply constraint syn_preserve=1 on the instance.||Mario_Libero.srr(1212);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/1212||null;null
Implementation;Synthesis|| BN132 ||@W:Removing user instance cm_top_0.nm_if_0.nm_channel_0.adc_datapath_0.hdc_top_0.associative_memory.ShiftMemoryEN_S_or_11101 because it is equivalent to instance cm_top_0.nm_if_0.nm_channel_0.adc_datapath_0.hdc_top_0.associative_memory.ShiftMemoryEN_S_or_10000. To keep the instance, apply constraint syn_preserve=1 on the instance.||Mario_Libero.srr(1213);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/1213||null;null
Implementation;Synthesis|| BN132 ||@W:Removing user instance cm_top_0.nm_if_0.nm_channel_0.adc_datapath_0.hdc_top_0.associative_memory.ShiftMemoryEN_S_or_10101 because it is equivalent to instance cm_top_0.nm_if_0.nm_channel_0.adc_datapath_0.hdc_top_0.associative_memory.ShiftMemoryEN_S_or_8101. To keep the instance, apply constraint syn_preserve=1 on the instance.||Mario_Libero.srr(1214);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/1214||null;null
Implementation;Synthesis|| FX107 ||@W:RAM adc_datapath_0.ADCMEM_DP_0.mem[15:0] (in view: work.nm_channel(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Mario_Libero.srr(1222);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/1222||adcmem_dp.v(41);liberoaction://cross_probe/hdl/file/'c:\users\bwrc\desktop\hyperflexemg_190405_21class\hdl\adcmem_dp.v'/linenumber/41
Implementation;Synthesis|| FX107 ||@W:RAM SampleBuffer.data[959:0] (in view: work.feature_encoder(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Mario_Libero.srr(1262);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/1262||fifo.v(70);liberoaction://cross_probe/hdl/file/'c:\users\bwrc\desktop\hyperflexemg_190405_21class\hdl\fifo.v'/linenumber/70
Implementation;Synthesis|| MT246 ||@W:Blackbox XTLOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||Mario_Libero.srr(3357);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/3357||mario_libero_osc_0_osc.v(23);liberoaction://cross_probe/hdl/file/'c:\users\bwrc\desktop\hyperflexemg_190405_21class\component\work\mario_libero\osc_0\mario_libero_osc_0_osc.v'/linenumber/23
Implementation;Synthesis|| MT246 ||@W:Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||Mario_Libero.srr(3358);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/3358||mario_libero_fccc_0_fccc.v(25);liberoaction://cross_probe/hdl/file/'c:\users\bwrc\desktop\hyperflexemg_190405_21class\component\work\mario_libero\fccc_0\mario_libero_fccc_0_fccc.v'/linenumber/25
Implementation;Synthesis|| MT615 ||@N: Found clock xtal_20MHz with period 50.00ns ||Mario_Libero.srr(3359);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/3359||null;null
Implementation;Synthesis|| MT615 ||@N: Found clock clk_20_48_hdc with period 48.83ns ||Mario_Libero.srr(3360);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/3360||null;null
Implementation;Synthesis|| MT615 ||@N: Found clock clk_20_48 with period 48.83ns ||Mario_Libero.srr(3361);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/3361||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||Mario_Libero.srr(3375);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/3375||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||Mario_Libero.srr(3377);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/3377||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||Mario_Libero.srr(3395);liberoaction://cross_probe/hdl/file/'C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\Mario_Libero.srr'/linenumber/3395||null;null
Implementation;Compile;RootName:Mario_Libero
Implementation;Compile||(null)||Please refer to the log file for details about 8 Info(s)||Mario_Libero_compile_log.log;liberoaction://open_report/file/Mario_Libero_compile_log.log||(null);(null)
Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/98369539||Info: I/O Bank and Globals Assigner detected (3) out of (10) I/O Bank(s) with locked I/O technologies.||(null);(null)||(null);(null)
Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/65601544||Info: This design was very difficult to place, and high-effort techniques were required to make it fit.  This may lead to increased layout runtime and diminished timing performance.||(null);(null)||(null);(null)
Implementation;Place and Route;RootName:Mario_Libero
Implementation;Place and Route||(null)||Please refer to the log file for details about 7 Info(s)||Mario_Libero_layout_log.log;liberoaction://open_report/file/Mario_Libero_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:Mario_Libero
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||Mario_Libero_generateBitstream.log;liberoaction://open_report/file/Mario_Libero_generateBitstream.log||(null);(null)
