INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VivadoProjects/lab3_or_gate/lab3_or_gate.srcs/sources_1/new/or_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VivadoProjects/lab3_or_gate/lab3_or_gate.srcs/sim_1/new/tb_or_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_or_gate
