# Data Cache #
(Verilog module known as Conn_Data_Cache)

## Contents
* [Inputs](#inputs)
* [Outputs](#outputs)
* [Modules](#modules)
  * [Data Cache Manager](#data_cache_manager)
  * [L1 Data Cache](#l1_data_cache)
* [Internal Connections](#internal_connections)

## Inputs
|Name|Bits wide|
|:---|:---:|
|```cache_clk```|1-bit|
|```rstn```|1-bit|
|```dcache_en```|1-bit|
|```dcache_rw```|1-bit|
|```data_mode```|2-bit|
|```dcache_waddr```|32-bit|
|```dcache_wdata```|32-bit|
|```mem_rdata```|32-bit|
|```mem_busy```|1-bit|

## Outputs
|Name|Bits wide|
|:---|:---:|
|```mrd```|32-bit|
|```mem_wEn```|1-bit|
|```mem_rEn```|1-bit|
|```isBurst```|1-bit|
|```mem_addr```|32-bit|
|```mem_wdata```|32-bit|

## Modules

### Data Cache Manager

#### External IO

##### External Inputs
|Name|Bits wide|
|:---:|:---:|
|```name```|#-bit|
|```name```|#-bit|

##### External Outputs
|Name|Bits wide|
|:---:|:---:|
|```name```|#-bit|
|```name```|#-bit|

#### Internal IO

##### Internal Inputs
|Name|Bits wide|
|:---:|:---:|
|```name```|#-bit|
|```name```|#-bit|

##### Internal Outputs
|Name|Bits wide|
|:---:|:---:|
|```name```|#-bit|
|```name```|#-bit|

### L1 Data Cache

#### External IO

##### External Inputs
|Name|Bits wide|
|:---:|:---:|
|```name```|#-bit|
|```name```|#-bit|

##### External Outputs
|Name|Bits wide|
|:---:|:---:|
|```name```|#-bit|
|```name```|#-bit|

#### Internal IO

##### Internal Inputs
|Name|Bits wide|
|:---:|:---:|
|```name```|#-bit|
|```name```|#-bit|

##### Internal Outputs
|Name|Bits wide|
|:---:|:---:|
|```name```|#-bit|
|```name```|#-bit|


## Internal Connections

|Data Cache Manager|L1 Data Cache|M
|:---:|:---:|
|```name```|```name```|
|```name```|```name```|
|```name```|```name```|
|```name```|```name```|```name```|
