#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Jul 10 13:27:12 2018
# Process ID: 13152
# Current directory: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15224 C:\Users\Miguel\Desktop\CR\CR_Project\justMd5\justMD5\justMD5.xpr
# Log file: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/vivado.log
# Journal file: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 750.566 ; gain = 44.938
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs synth_2 -jobs 2
[Tue Jul 10 13:28:41 2018] Launched synth_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2/runme.log
launch_runs impl_2 -jobs 2
[Tue Jul 10 13:29:54 2018] Launched impl_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 2
[Tue Jul 10 13:32:05 2018] Launched impl_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274504946A
set_property PROGRAM.FILE {C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/impl_2/topLevel.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/impl_2/topLevel.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 2
[Tue Jul 10 13:35:59 2018] Launched synth_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2/runme.log
[Tue Jul 10 13:35:59 2018] Launched impl_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274504946A
set_property PROGRAM.FILE {C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/impl_2/topLevel.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/impl_2/topLevel.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/impl_2/topLevel.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 2
[Tue Jul 10 14:01:21 2018] Launched synth_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2/runme.log
[Tue Jul 10 14:01:21 2018] Launched impl_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/impl_2/topLevel.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 2
[Tue Jul 10 14:08:34 2018] Launched synth_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2/runme.log
[Tue Jul 10 14:08:34 2018] Launched impl_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/impl_2/topLevel.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210274504946A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274504946A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_hw
file mkdir C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sim_1/new/sim.vhd w ]
add_files -fileset sim_1 C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sim_1/new/sim.vhd
update_compile_order -fileset sim_1
set_property top sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity md5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sim_1/new/sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto de26a223e1764a5a8e566543015c8db2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_behav xil_defaultlib.sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.md5 [md5_default]
Compiling architecture stimulus of entity xil_defaultlib.sim
Built simulation snapshot sim_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim/xsim.dir/sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim/xsim.dir/sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jul 10 15:04:14 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Jul 10 15:04:14 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 1413.016 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 1439.410 ; gain = 26.395
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1439.633 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sim_1/new/sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto de26a223e1764a5a8e566543015c8db2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_behav xil_defaultlib.sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.md5 [md5_default]
Compiling architecture stimulus of entity xil_defaultlib.sim
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1440.020 ; gain = 0.387
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 2
[Tue Jul 10 15:13:54 2018] Launched synth_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2/runme.log
[Tue Jul 10 15:13:54 2018] Launched impl_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/impl_2/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity md5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sim_1/new/sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto de26a223e1764a5a8e566543015c8db2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_behav xil_defaultlib.sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.md5 [md5_default]
Compiling architecture stimulus of entity xil_defaultlib.sim
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1444.164 ; gain = 2.359
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sim_1/new/sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto de26a223e1764a5a8e566543015c8db2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_behav xil_defaultlib.sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.md5 [md5_default]
Compiling architecture stimulus of entity xil_defaultlib.sim
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1446.605 ; gain = 0.000
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sim_1/new/sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto de26a223e1764a5a8e566543015c8db2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_behav xil_defaultlib.sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.md5 [md5_default]
Compiling architecture stimulus of entity xil_defaultlib.sim
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1446.605 ; gain = 0.000
run 1 us
run 1 us
run 1 us
ERROR: Slice range direction "to"  does not match prefix slice direction "downto"
Time: 3900 ns  Iteration: 1  Process: /sim/md5/calc
  File: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd

HDL Line: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd:175
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto de26a223e1764a5a8e566543015c8db2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_behav xil_defaultlib.sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1446.605 ; gain = 0.000
run 1 us
run 1 us
run 1 us
ERROR: Slice range direction "to"  does not match prefix slice direction "downto"
Time: 3900 ns  Iteration: 1  Process: /sim/md5/calc
  File: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd

HDL Line: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd:175
add_bp {C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd} 175
remove_bps -file {C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd} -line 175
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto de26a223e1764a5a8e566543015c8db2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_behav xil_defaultlib.sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1 us
run 1 us
run 1 us
ERROR: Slice range direction "to"  does not match prefix slice direction "downto"
Time: 3900 ns  Iteration: 1  Process: /sim/md5/calc
  File: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd

HDL Line: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd:175
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 2
[Tue Jul 10 15:38:54 2018] Launched synth_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2/runme.log
[Tue Jul 10 15:38:54 2018] Launched impl_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/impl_2/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity md5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sim_1/new/sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto de26a223e1764a5a8e566543015c8db2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_behav xil_defaultlib.sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.md5 [md5_default]
Compiling architecture stimulus of entity xil_defaultlib.sim
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1454.352 ; gain = 0.000
step
Stopped at time : 1100 ns : File "C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sim_1/new/sim.vhd" Line 29
step
Stopped at time : 1100 ns : File "C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sim_1/new/sim.vhd" Line 29
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto de26a223e1764a5a8e566543015c8db2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_behav xil_defaultlib.sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
ERROR: Slice range direction "to"  does not match prefix slice direction "downto"
Time: 7100 ns  Iteration: 1  Process: /sim/md5/calc
  File: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd

HDL Line: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd:181
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 2
[Tue Jul 10 15:45:51 2018] Launched synth_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2/runme.log
[Tue Jul 10 15:45:51 2018] Launched impl_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/impl_2/runme.log
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 2
[Tue Jul 10 15:48:41 2018] Launched synth_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2/runme.log
[Tue Jul 10 15:48:41 2018] Launched impl_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/impl_2/runme.log
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2

launch_runs synth_2 -jobs 2
[Tue Jul 10 15:50:27 2018] Launched synth_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2/runme.log
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 2
[Tue Jul 10 15:53:15 2018] Launched synth_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2/runme.log
[Tue Jul 10 15:53:15 2018] Launched impl_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/impl_2/runme.log
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 2
[Tue Jul 10 15:57:44 2018] Launched synth_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2/runme.log
[Tue Jul 10 15:57:44 2018] Launched impl_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/impl_2/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity md5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sim_1/new/sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto de26a223e1764a5a8e566543015c8db2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_behav xil_defaultlib.sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.md5 [md5_default]
Compiling architecture stimulus of entity xil_defaultlib.sim
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1457.031 ; gain = 2.680
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 2
[Tue Jul 10 16:09:32 2018] Launched synth_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2/runme.log
[Tue Jul 10 16:09:32 2018] Launched impl_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/impl_2/runme.log
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 2
[Tue Jul 10 16:10:30 2018] Launched synth_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2/runme.log
[Tue Jul 10 16:10:30 2018] Launched impl_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274504946A
set_property PROGRAM.FILE {C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/impl_2/topLevel.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/impl_2/topLevel.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/impl_2/topLevel.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run impl_2
launch_runs impl_2 -jobs 2
[Tue Jul 10 16:17:33 2018] Launched impl_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/impl_2/runme.log
close_hw
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2

launch_runs impl_2 -jobs 2
[Tue Jul 10 16:28:53 2018] Launched synth_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2/runme.log
[Tue Jul 10 16:28:53 2018] Launched impl_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 2
[Tue Jul 10 16:33:17 2018] Launched impl_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/impl_2/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity md5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sim_1/new/sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto de26a223e1764a5a8e566543015c8db2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_behav xil_defaultlib.sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.md5 [md5_default]
Compiling architecture stimulus of entity xil_defaultlib.sim
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1469.418 ; gain = 9.672
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2

launch_runs impl_2 -jobs 2
[Tue Jul 10 16:43:44 2018] Launched synth_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2/runme.log
[Tue Jul 10 16:43:44 2018] Launched impl_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 2
[Tue Jul 10 16:47:51 2018] Launched impl_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/impl_2/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity md5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sim_1/new/sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto de26a223e1764a5a8e566543015c8db2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_behav xil_defaultlib.sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.md5 [md5_default]
Compiling architecture stimulus of entity xil_defaultlib.sim
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1475.746 ; gain = 0.000
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 2
[Tue Jul 10 17:00:22 2018] Launched synth_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2/runme.log
[Tue Jul 10 17:00:22 2018] Launched impl_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/impl_2/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity md5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sim_1/new/sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto de26a223e1764a5a8e566543015c8db2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_behav xil_defaultlib.sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.md5 [md5_default]
Compiling architecture stimulus of entity xil_defaultlib.sim
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1478.570 ; gain = 2.824
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2

launch_runs impl_2 -jobs 2
[Tue Jul 10 17:07:45 2018] Launched synth_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2/runme.log
[Tue Jul 10 17:07:45 2018] Launched impl_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/impl_2/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs impl_2 -to_step write_bitstream -jobs 2
[Tue Jul 10 17:11:32 2018] Launched impl_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/impl_2/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity md5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sim_1/new/sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto de26a223e1764a5a8e566543015c8db2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_behav xil_defaultlib.sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.md5 [md5_default]
Compiling architecture stimulus of entity xil_defaultlib.sim
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1483.328 ; gain = 0.000
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sim_1/new/sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto de26a223e1764a5a8e566543015c8db2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_behav xil_defaultlib.sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.md5 [md5_default]
Compiling architecture stimulus of entity xil_defaultlib.sim
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1483.328 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 2
[Tue Jul 10 17:20:49 2018] Launched synth_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2/runme.log
[Tue Jul 10 17:20:49 2018] Launched impl_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/impl_2/runme.log
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 2
[Tue Jul 10 17:22:17 2018] Launched synth_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2/runme.log
[Tue Jul 10 17:22:17 2018] Launched impl_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/impl_2/runme.log
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 2
[Tue Jul 10 17:24:52 2018] Launched synth_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2/runme.log
[Tue Jul 10 17:24:52 2018] Launched impl_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/impl_2/runme.log
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 2
[Tue Jul 10 17:26:14 2018] Launched synth_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2/runme.log
[Tue Jul 10 17:26:15 2018] Launched impl_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/impl_2/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity md5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sim_1/new/sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto de26a223e1764a5a8e566543015c8db2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_behav xil_defaultlib.sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.md5 [md5_default]
Compiling architecture stimulus of entity xil_defaultlib.sim
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1485.656 ; gain = 2.328
run 1 us
run 1 us
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto de26a223e1764a5a8e566543015c8db2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_behav xil_defaultlib.sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 2
[Tue Jul 10 17:45:31 2018] Launched synth_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2/runme.log
[Tue Jul 10 17:45:31 2018] Launched impl_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/impl_2/runme.log
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_2 -to_step write_bitstream -jobs 2
[Tue Jul 10 17:46:40 2018] Launched synth_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2/runme.log
[Tue Jul 10 17:46:40 2018] Launched impl_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/impl_2/runme.log
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 2
[Tue Jul 10 17:47:38 2018] Launched synth_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2/runme.log
[Tue Jul 10 17:47:38 2018] Launched impl_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/impl_2/runme.log
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 2
[Tue Jul 10 17:48:41 2018] Launched synth_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2/runme.log
[Tue Jul 10 17:48:41 2018] Launched impl_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/impl_2/runme.log
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2

launch_runs impl_2 -to_step write_bitstream -jobs 2
[Tue Jul 10 17:49:56 2018] Launched synth_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2/runme.log
[Tue Jul 10 17:49:56 2018] Launched impl_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/impl_2/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity md5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sim_1/new/sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto de26a223e1764a5a8e566543015c8db2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_behav xil_defaultlib.sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.md5 [md5_default]
Compiling architecture stimulus of entity xil_defaultlib.sim
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1493.746 ; gain = 5.887
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs synth_2 -jobs 2
[Tue Jul 10 18:08:55 2018] Launched synth_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2/runme.log
launch_runs impl_2 -jobs 2
[Tue Jul 10 18:10:32 2018] Launched impl_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 2
[Tue Jul 10 18:13:02 2018] Launched impl_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/impl_2/runme.log
reset_run impl_2 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity md5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sim_1/new/sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto de26a223e1764a5a8e566543015c8db2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_behav xil_defaultlib.sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.md5 [md5_default]
Compiling architecture stimulus of entity xil_defaultlib.sim
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1499.949 ; gain = 3.297
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run impl_2
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

close_project
open_project C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs impl_2 -jobs 2
[Tue Jul 10 18:17:02 2018] Launched synth_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2/runme.log
[Tue Jul 10 18:17:02 2018] Launched impl_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/impl_2/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity md5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sim_1/new/sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto de26a223e1764a5a8e566543015c8db2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_behav xil_defaultlib.sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.md5 [md5_default]
Compiling architecture stimulus of entity xil_defaultlib.sim
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1504.105 ; gain = 2.352
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run impl_2
launch_runs impl_2 -jobs 2
[Tue Jul 10 18:24:00 2018] Launched impl_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/impl_2/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity md5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sim_1/new/sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto de26a223e1764a5a8e566543015c8db2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_behav xil_defaultlib.sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.md5 [md5_default]
Compiling architecture stimulus of entity xil_defaultlib.sim
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1506.336 ; gain = 0.000
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_2
launch_runs impl_2 -jobs 2
[Tue Jul 10 18:54:14 2018] Launched synth_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2/runme.log
[Tue Jul 10 18:54:14 2018] Launched impl_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/impl_2/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity md5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sim_1/new/sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto de26a223e1764a5a8e566543015c8db2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_behav xil_defaultlib.sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.md5 [md5_default]
Compiling architecture stimulus of entity xil_defaultlib.sim
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1508.391 ; gain = 0.465
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sim_1/new/sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto de26a223e1764a5a8e566543015c8db2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_behav xil_defaultlib.sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.md5 [md5_default]
Compiling architecture stimulus of entity xil_defaultlib.sim
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1511.645 ; gain = 0.000
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_2
launch_runs impl_2 -jobs 2
[Tue Jul 10 19:03:35 2018] Launched synth_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2/runme.log
[Tue Jul 10 19:03:35 2018] Launched impl_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/impl_2/runme.log
reset_run synth_2
launch_runs impl_2 -jobs 2
[Tue Jul 10 19:04:46 2018] Launched synth_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2/runme.log
[Tue Jul 10 19:04:46 2018] Launched impl_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/impl_2/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity md5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sim_1/new/sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto de26a223e1764a5a8e566543015c8db2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_behav xil_defaultlib.sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.md5 [md5_default]
Compiling architecture stimulus of entity xil_defaultlib.sim
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1511.645 ; gain = 0.000
run 1 us
run 1 us
run 1 us
run 1 us
ERROR: Index 575 out of bound 511 downto 0
Time: 4100 ns  Iteration: 1  Process: /sim/md5/calc
  File: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd

HDL Line: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd:187
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_2
launch_runs synth_2 -jobs 2
[Tue Jul 10 19:12:40 2018] Launched synth_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 2
[Tue Jul 10 19:15:41 2018] Launched synth_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2/runme.log
launch_runs impl_2 -jobs 2
[Tue Jul 10 19:16:57 2018] Launched impl_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/impl_2/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity md5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sim_1/new/sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto de26a223e1764a5a8e566543015c8db2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_behav xil_defaultlib.sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.md5 [md5_default]
Compiling architecture stimulus of entity xil_defaultlib.sim
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1511.645 ; gain = 0.000
run 1 us
run 1 us
run 1 us
run 1 us
ERROR: Index 575 out of bound 511 downto 0
Time: 4100 ns  Iteration: 1  Process: /sim/md5/calc
  File: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd

HDL Line: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd:190
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_2
launch_runs impl_2 -jobs 2
[Tue Jul 10 19:20:29 2018] Launched synth_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2/runme.log
[Tue Jul 10 19:20:29 2018] Launched impl_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/impl_2/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity md5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sim_1/new/sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto de26a223e1764a5a8e566543015c8db2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_behav xil_defaultlib.sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.md5 [md5_default]
Compiling architecture stimulus of entity xil_defaultlib.sim
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1512.008 ; gain = 0.363
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_2
launch_runs impl_2 -jobs 2
[Tue Jul 10 19:25:40 2018] Launched synth_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2/runme.log
[Tue Jul 10 19:25:40 2018] Launched impl_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/impl_2/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity md5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sim_1/new/sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto de26a223e1764a5a8e566543015c8db2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_behav xil_defaultlib.sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.md5 [md5_default]
Compiling architecture stimulus of entity xil_defaultlib.sim
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1518.863 ; gain = 0.277
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_2
launch_runs impl_2 -jobs 2
[Tue Jul 10 19:33:00 2018] Launched synth_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2/runme.log
[Tue Jul 10 19:33:00 2018] Launched impl_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/impl_2/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity md5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sim_1/new/sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto de26a223e1764a5a8e566543015c8db2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_behav xil_defaultlib.sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.md5 [md5_default]
Compiling architecture stimulus of entity xil_defaultlib.sim
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1522.359 ; gain = 2.836
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_2
launch_runs impl_2 -jobs 2
[Tue Jul 10 19:45:41 2018] Launched synth_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2/runme.log
[Tue Jul 10 19:45:41 2018] Launched impl_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/impl_2/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity md5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sim_1/new/sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto de26a223e1764a5a8e566543015c8db2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_behav xil_defaultlib.sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.md5 [md5_default]
Compiling architecture stimulus of entity xil_defaultlib.sim
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1524.328 ; gain = 0.711
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto de26a223e1764a5a8e566543015c8db2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_behav xil_defaultlib.sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_2
launch_runs impl_2 -jobs 2
[Tue Jul 10 19:52:04 2018] Launched synth_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2/runme.log
[Tue Jul 10 19:52:04 2018] Launched impl_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/impl_2/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity md5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sim_1/new/sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto de26a223e1764a5a8e566543015c8db2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_behav xil_defaultlib.sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.md5 [md5_default]
Compiling architecture stimulus of entity xil_defaultlib.sim
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1527.184 ; gain = 0.516
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_2
launch_runs impl_2 -jobs 2
[Tue Jul 10 19:59:12 2018] Launched synth_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2/runme.log
[Tue Jul 10 19:59:12 2018] Launched impl_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/impl_2/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity md5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sim_1/new/sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto de26a223e1764a5a8e566543015c8db2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_behav xil_defaultlib.sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.md5 [md5_default]
Compiling architecture stimulus of entity xil_defaultlib.sim
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1528.582 ; gain = 0.590
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto de26a223e1764a5a8e566543015c8db2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_behav xil_defaultlib.sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_2
launch_runs impl_2 -jobs 2
[Tue Jul 10 20:04:58 2018] Launched synth_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2/runme.log
[Tue Jul 10 20:04:58 2018] Launched impl_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/impl_2/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity md5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sim_1/new/sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto de26a223e1764a5a8e566543015c8db2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_behav xil_defaultlib.sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.md5 [md5_default]
Compiling architecture stimulus of entity xil_defaultlib.sim
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1532.898 ; gain = 0.477
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_2
launch_runs impl_2 -jobs 2
[Tue Jul 10 20:15:19 2018] Launched synth_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2/runme.log
[Tue Jul 10 20:15:19 2018] Launched impl_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/impl_2/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity md5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sim_1/new/sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto de26a223e1764a5a8e566543015c8db2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_behav xil_defaultlib.sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.md5 [md5_default]
Compiling architecture stimulus of entity xil_defaultlib.sim
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1537.699 ; gain = 0.000
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto de26a223e1764a5a8e566543015c8db2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_behav xil_defaultlib.sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_2
launch_runs impl_2 -jobs 2
[Tue Jul 10 20:31:59 2018] Launched synth_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/synth_2/runme.log
[Tue Jul 10 20:31:59 2018] Launched impl_2...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.runs/impl_2/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sources_1/new/md5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity md5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.srcs/sim_1/new/sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto de26a223e1764a5a8e566543015c8db2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim_behav xil_defaultlib.sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.md5 [md5_default]
Compiling architecture stimulus of entity xil_defaultlib.sim
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Miguel/Desktop/CR/CR_Project/justMd5/justMD5/justMD5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1538.363 ; gain = 0.000
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jul 10 20:35:45 2018...
