`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 19.16-s111_1
// Generated on: May 24 2023 19:41:40 CST (May 24 2023 11:41:40 UTC)

module dut_Add_6Ux1U_7U_4(in2, in1, out1);
  input [5:0] in2;
  input in1;
  output [6:0] out1;
  wire [5:0] in2;
  wire in1;
  wire [6:0] out1;
  wire inc_add_23_2_1_n_0, inc_add_23_2_1_n_1, inc_add_23_2_1_n_3,
       inc_add_23_2_1_n_5, inc_add_23_2_1_n_6, inc_add_23_2_1_n_9;
  XNOR2X1 inc_add_23_2_1_g56(.A (in2[5]), .B (inc_add_23_2_1_n_9), .Y
       (out1[5]));
  XNOR2X1 inc_add_23_2_1_g57(.A (in2[3]), .B (inc_add_23_2_1_n_6), .Y
       (out1[3]));
  XNOR2X1 inc_add_23_2_1_g58(.A (in2[4]), .B (inc_add_23_2_1_n_5), .Y
       (out1[4]));
  NAND2BX1 inc_add_23_2_1_g59(.AN (inc_add_23_2_1_n_5), .B (in2[4]), .Y
       (inc_add_23_2_1_n_9));
  NOR2X1 inc_add_23_2_1_g60(.A (inc_add_23_2_1_n_1), .B
       (inc_add_23_2_1_n_5), .Y (out1[6]));
  XNOR2X1 inc_add_23_2_1_g61(.A (in2[2]), .B (inc_add_23_2_1_n_3), .Y
       (out1[2]));
  NAND2BX1 inc_add_23_2_1_g62(.AN (inc_add_23_2_1_n_3), .B (in2[2]), .Y
       (inc_add_23_2_1_n_6));
  NAND3BXL inc_add_23_2_1_g63(.AN (inc_add_23_2_1_n_3), .B (in2[3]), .C
       (in2[2]), .Y (inc_add_23_2_1_n_5));
  XNOR2X1 inc_add_23_2_1_g64(.A (in2[1]), .B (inc_add_23_2_1_n_0), .Y
       (out1[1]));
  NAND2BX1 inc_add_23_2_1_g65(.AN (inc_add_23_2_1_n_0), .B (in2[1]), .Y
       (inc_add_23_2_1_n_3));
  XOR2XL inc_add_23_2_1_g66(.A (in2[0]), .B (in1), .Y (out1[0]));
  NAND2X1 inc_add_23_2_1_g67(.A (in2[5]), .B (in2[4]), .Y
       (inc_add_23_2_1_n_1));
  NAND2X1 inc_add_23_2_1_g68(.A (in2[0]), .B (in1), .Y
       (inc_add_23_2_1_n_0));
endmodule


