[submodule "uart"]
	path = FPGA/src/uart
	url = https://github.com/andrewbeav/uart.git
