library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity datapath1 is
	generic(
	WIDTH	: integer := 8
	);
	port(
	--These are the data signals
	clk		: in std_logic;
	x			: in std_logic_vector(WIDTH-1 downto 0);
	y			: in std_logic_vector(WIDTH-1 downto 0);
	output	: out std_logic_vector(WIDTH-1 downto 0);
end datapath1;