Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto fb4d1ff530e24362831975099d46acad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FinalCPUTest_behav xil_defaultlib.FinalCPUTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CPUControl
Compiling module xil_defaultlib.NextAddress
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.BeforeALU
Compiling module xil_defaultlib.ALUControlUnit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.SelectRegWriteData
Compiling module xil_defaultlib.CPU_top
Compiling module xil_defaultlib.FinalCPUTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot FinalCPUTest_behav
