// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "Linear_layer_ds2.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic Linear_layer_ds2::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic Linear_layer_ds2::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<12> Linear_layer_ds2::ap_ST_fsm_state1 = "1";
const sc_lv<12> Linear_layer_ds2::ap_ST_fsm_state2 = "10";
const sc_lv<12> Linear_layer_ds2::ap_ST_fsm_state3 = "100";
const sc_lv<12> Linear_layer_ds2::ap_ST_fsm_state4 = "1000";
const sc_lv<12> Linear_layer_ds2::ap_ST_fsm_state5 = "10000";
const sc_lv<12> Linear_layer_ds2::ap_ST_fsm_state6 = "100000";
const sc_lv<12> Linear_layer_ds2::ap_ST_fsm_pp1_stage0 = "1000000";
const sc_lv<12> Linear_layer_ds2::ap_ST_fsm_state22 = "10000000";
const sc_lv<12> Linear_layer_ds2::ap_ST_fsm_pp2_stage0 = "100000000";
const sc_lv<12> Linear_layer_ds2::ap_ST_fsm_state25 = "1000000000";
const sc_lv<12> Linear_layer_ds2::ap_ST_fsm_pp3_stage0 = "10000000000";
const sc_lv<12> Linear_layer_ds2::ap_ST_fsm_state34 = "100000000000";
const bool Linear_layer_ds2::ap_const_boolean_1 = true;
const sc_lv<32> Linear_layer_ds2::ap_const_lv32_0 = "00000000000000000000000000000000";
const bool Linear_layer_ds2::ap_const_boolean_0 = false;
const sc_lv<1> Linear_layer_ds2::ap_const_lv1_0 = "0";
const sc_lv<32> Linear_layer_ds2::ap_const_lv32_1 = "1";
const sc_lv<32> Linear_layer_ds2::ap_const_lv32_2 = "10";
const sc_lv<32> Linear_layer_ds2::ap_const_lv32_3 = "11";
const sc_lv<32> Linear_layer_ds2::ap_const_lv32_4 = "100";
const sc_lv<32> Linear_layer_ds2::ap_const_lv32_5 = "101";
const sc_lv<32> Linear_layer_ds2::ap_const_lv32_6 = "110";
const sc_lv<32> Linear_layer_ds2::ap_const_lv32_8 = "1000";
const sc_lv<32> Linear_layer_ds2::ap_const_lv32_A = "1010";
const sc_lv<1> Linear_layer_ds2::ap_const_lv1_1 = "1";
const sc_lv<32> Linear_layer_ds2::ap_const_lv32_7 = "111";
const sc_lv<32> Linear_layer_ds2::ap_const_lv32_9 = "1001";
const sc_lv<4> Linear_layer_ds2::ap_const_lv4_0 = "0000";
const sc_lv<10> Linear_layer_ds2::ap_const_lv10_0 = "0000000000";
const sc_lv<32> Linear_layer_ds2::ap_const_lv32_B = "1011";
const sc_lv<22> Linear_layer_ds2::ap_const_lv22_0 = "0000000000000000000000";
const sc_lv<12> Linear_layer_ds2::ap_const_lv12_0 = "000000000000";
const sc_lv<4> Linear_layer_ds2::ap_const_lv4_C = "1100";
const sc_lv<4> Linear_layer_ds2::ap_const_lv4_1 = "1";
const sc_lv<8> Linear_layer_ds2::ap_const_lv8_0 = "00000000";
const sc_lv<10> Linear_layer_ds2::ap_const_lv10_300 = "1100000000";
const sc_lv<10> Linear_layer_ds2::ap_const_lv10_1 = "1";
const sc_lv<22> Linear_layer_ds2::ap_const_lv22_240000 = "1001000000000000000000";
const sc_lv<22> Linear_layer_ds2::ap_const_lv22_1 = "1";
const sc_lv<12> Linear_layer_ds2::ap_const_lv12_1 = "1";

Linear_layer_ds2::Linear_layer_ds2(sc_module_name name) : sc_module(name), mVcdFile(0) {
    v205_U = new Linear_layer_qkv_v7("v205_U");
    v205_U->clk(ap_clk);
    v205_U->reset(ap_rst);
    v205_U->address0(v205_address0);
    v205_U->ce0(v205_ce0);
    v205_U->we0(v205_we0);
    v205_U->d0(ap_var_for_const0);
    v205_U->q0(v205_q0);
    v205_U->address1(v205_address1);
    v205_U->ce1(v205_ce1);
    v205_U->we1(v205_we1);
    v205_U->d1(reg_299);
    v205_U->q1(v205_q1);
    Bert_layer_fadd_3bkb_U139 = new Bert_layer_fadd_3bkb<1,5,32,32,32>("Bert_layer_fadd_3bkb_U139");
    Bert_layer_fadd_3bkb_U139->clk(ap_clk);
    Bert_layer_fadd_3bkb_U139->reset(ap_rst);
    Bert_layer_fadd_3bkb_U139->din0(grp_fu_291_p0);
    Bert_layer_fadd_3bkb_U139->din1(grp_fu_291_p1);
    Bert_layer_fadd_3bkb_U139->ce(ap_var_for_const1);
    Bert_layer_fadd_3bkb_U139->dout(grp_fu_291_p2);
    Bert_layer_fmul_3cud_U140 = new Bert_layer_fmul_3cud<1,4,32,32,32>("Bert_layer_fmul_3cud_U140");
    Bert_layer_fmul_3cud_U140->clk(ap_clk);
    Bert_layer_fmul_3cud_U140->reset(ap_rst);
    Bert_layer_fmul_3cud_U140->din0(v198_load_reg_707);
    Bert_layer_fmul_3cud_U140->din1(v210_reg_712);
    Bert_layer_fmul_3cud_U140->ce(ap_var_for_const1);
    Bert_layer_fmul_3cud_U140->dout(grp_fu_295_p2);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_add_ln393_fu_363_p2);
    sensitive << ( sub_ln393_reg_628 );
    sensitive << ( zext_ln393_2_fu_359_p1 );

    SC_METHOD(thread_add_ln402_fu_460_p2);
    sensitive << ( indvar_flatten_reg_236 );

    SC_METHOD(thread_add_ln405_fu_545_p2);
    sensitive << ( sub_ln405_reg_658 );
    sensitive << ( zext_ln405_3_fu_542_p1 );

    SC_METHOD(thread_add_ln406_fu_531_p2);
    sensitive << ( sub_ln406_fu_525_p2 );
    sensitive << ( zext_ln405_4_fu_500_p1 );

    SC_METHOD(thread_add_ln416_fu_580_p2);
    sensitive << ( sub_ln416_reg_663 );
    sensitive << ( zext_ln416_1_fu_576_p1 );

    SC_METHOD(thread_add_ln421_fu_610_p2);
    sensitive << ( sub_ln416_reg_663 );
    sensitive << ( zext_ln421_fu_606_p1 );

    SC_METHOD(thread_ap_CS_fsm_pp1_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp2_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp3_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state22);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state25);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state3);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state34);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state4);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state5);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state6);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp1_stage0);

    SC_METHOD(thread_ap_block_pp1_stage0_11001);

    SC_METHOD(thread_ap_block_pp1_stage0_subdone);

    SC_METHOD(thread_ap_block_pp2_stage0);

    SC_METHOD(thread_ap_block_pp2_stage0_11001);

    SC_METHOD(thread_ap_block_pp2_stage0_subdone);

    SC_METHOD(thread_ap_block_pp3_stage0);

    SC_METHOD(thread_ap_block_pp3_stage0_11001);

    SC_METHOD(thread_ap_block_pp3_stage0_subdone);

    SC_METHOD(thread_ap_block_state10_pp1_stage0_iter3);

    SC_METHOD(thread_ap_block_state11_pp1_stage0_iter4);

    SC_METHOD(thread_ap_block_state12_pp1_stage0_iter5);

    SC_METHOD(thread_ap_block_state13_pp1_stage0_iter6);

    SC_METHOD(thread_ap_block_state14_pp1_stage0_iter7);

    SC_METHOD(thread_ap_block_state15_pp1_stage0_iter8);

    SC_METHOD(thread_ap_block_state16_pp1_stage0_iter9);

    SC_METHOD(thread_ap_block_state17_pp1_stage0_iter10);

    SC_METHOD(thread_ap_block_state18_pp1_stage0_iter11);

    SC_METHOD(thread_ap_block_state19_pp1_stage0_iter12);

    SC_METHOD(thread_ap_block_state20_pp1_stage0_iter13);

    SC_METHOD(thread_ap_block_state21_pp1_stage0_iter14);

    SC_METHOD(thread_ap_block_state23_pp2_stage0_iter0);

    SC_METHOD(thread_ap_block_state24_pp2_stage0_iter1);

    SC_METHOD(thread_ap_block_state26_pp3_stage0_iter0);

    SC_METHOD(thread_ap_block_state27_pp3_stage0_iter1);

    SC_METHOD(thread_ap_block_state28_pp3_stage0_iter2);

    SC_METHOD(thread_ap_block_state29_pp3_stage0_iter3);

    SC_METHOD(thread_ap_block_state30_pp3_stage0_iter4);

    SC_METHOD(thread_ap_block_state31_pp3_stage0_iter5);

    SC_METHOD(thread_ap_block_state32_pp3_stage0_iter6);

    SC_METHOD(thread_ap_block_state33_pp3_stage0_iter7);

    SC_METHOD(thread_ap_block_state7_pp1_stage0_iter0);

    SC_METHOD(thread_ap_block_state8_pp1_stage0_iter1);

    SC_METHOD(thread_ap_block_state9_pp1_stage0_iter2);

    SC_METHOD(thread_ap_condition_pp1_exit_iter0_state7);
    sensitive << ( icmp_ln402_fu_454_p2 );

    SC_METHOD(thread_ap_condition_pp2_exit_iter0_state23);
    sensitive << ( icmp_ln413_fu_559_p2 );

    SC_METHOD(thread_ap_condition_pp3_exit_iter0_state26);
    sensitive << ( icmp_ln418_fu_589_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( icmp_ln396_fu_373_p2 );
    sensitive << ( ap_CS_fsm_state4 );

    SC_METHOD(thread_ap_enable_pp1);
    sensitive << ( ap_idle_pp1 );

    SC_METHOD(thread_ap_enable_pp2);
    sensitive << ( ap_idle_pp2 );

    SC_METHOD(thread_ap_enable_pp3);
    sensitive << ( ap_idle_pp3 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp1);
    sensitive << ( ap_enable_reg_pp1_iter13 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter8 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( ap_enable_reg_pp1_iter3 );
    sensitive << ( ap_enable_reg_pp1_iter4 );
    sensitive << ( ap_enable_reg_pp1_iter5 );
    sensitive << ( ap_enable_reg_pp1_iter6 );
    sensitive << ( ap_enable_reg_pp1_iter7 );
    sensitive << ( ap_enable_reg_pp1_iter9 );
    sensitive << ( ap_enable_reg_pp1_iter10 );
    sensitive << ( ap_enable_reg_pp1_iter11 );
    sensitive << ( ap_enable_reg_pp1_iter12 );
    sensitive << ( ap_enable_reg_pp1_iter14 );

    SC_METHOD(thread_ap_idle_pp2);
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );

    SC_METHOD(thread_ap_idle_pp3);
    sensitive << ( ap_enable_reg_pp3_iter6 );
    sensitive << ( ap_enable_reg_pp3_iter0 );
    sensitive << ( ap_enable_reg_pp3_iter1 );
    sensitive << ( ap_enable_reg_pp3_iter2 );
    sensitive << ( ap_enable_reg_pp3_iter3 );
    sensitive << ( ap_enable_reg_pp3_iter4 );
    sensitive << ( ap_enable_reg_pp3_iter5 );
    sensitive << ( ap_enable_reg_pp3_iter7 );

    SC_METHOD(thread_ap_phi_mux_k5_0_phi_fu_251_p4);
    sensitive << ( k5_0_reg_247 );
    sensitive << ( icmp_ln402_reg_669 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( select_ln405_1_reg_685 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( icmp_ln396_fu_373_p2 );
    sensitive << ( ap_CS_fsm_state4 );

    SC_METHOD(thread_grp_fu_291_p0);
    sensitive << ( v212_reg_728 );
    sensitive << ( v218_reg_777 );
    sensitive << ( ap_enable_reg_pp1_iter9 );
    sensitive << ( ap_enable_reg_pp3_iter2 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( ap_block_pp3_stage0 );

    SC_METHOD(thread_grp_fu_291_p1);
    sensitive << ( v211_reg_723 );
    sensitive << ( v217_reg_772 );
    sensitive << ( ap_enable_reg_pp1_iter9 );
    sensitive << ( ap_enable_reg_pp3_iter2 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( ap_block_pp3_stage0 );

    SC_METHOD(thread_i11_fu_379_p2);
    sensitive << ( i11_0_reg_213 );

    SC_METHOD(thread_icmp_ln391_fu_305_p2);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( v202_0_reg_191 );

    SC_METHOD(thread_icmp_ln392_fu_347_p2);
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( v203_0_reg_202 );

    SC_METHOD(thread_icmp_ln396_fu_373_p2);
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( i11_0_reg_213 );

    SC_METHOD(thread_icmp_ln398_fu_385_p2);
    sensitive << ( ap_CS_fsm_state5 );
    sensitive << ( j_init5_0_reg_225 );

    SC_METHOD(thread_icmp_ln402_fu_454_p2);
    sensitive << ( indvar_flatten_reg_236 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter0 );

    SC_METHOD(thread_icmp_ln403_fu_472_p2);
    sensitive << ( j15_0_reg_258 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( icmp_ln402_fu_454_p2 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter0 );

    SC_METHOD(thread_icmp_ln413_fu_559_p2);
    sensitive << ( j_back5_0_reg_269 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_enable_reg_pp2_iter0 );

    SC_METHOD(thread_icmp_ln418_fu_589_p2);
    sensitive << ( j16_0_reg_280 );
    sensitive << ( ap_block_pp3_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp3_stage0 );
    sensitive << ( ap_enable_reg_pp3_iter0 );

    SC_METHOD(thread_j15_fu_494_p2);
    sensitive << ( select_ln405_fu_478_p3 );

    SC_METHOD(thread_j16_fu_595_p2);
    sensitive << ( j16_0_reg_280 );

    SC_METHOD(thread_j_back5_fu_565_p2);
    sensitive << ( j_back5_0_reg_269 );

    SC_METHOD(thread_j_init5_fu_391_p2);
    sensitive << ( j_init5_0_reg_225 );

    SC_METHOD(thread_k5_fu_466_p2);
    sensitive << ( ap_phi_mux_k5_0_phi_fu_251_p4 );

    SC_METHOD(thread_select_ln405_1_fu_486_p3);
    sensitive << ( ap_phi_mux_k5_0_phi_fu_251_p4 );
    sensitive << ( icmp_ln403_fu_472_p2 );
    sensitive << ( k5_fu_466_p2 );

    SC_METHOD(thread_select_ln405_fu_478_p3);
    sensitive << ( j15_0_reg_258 );
    sensitive << ( icmp_ln403_fu_472_p2 );

    SC_METHOD(thread_sext_ln393_fu_368_p1);
    sensitive << ( add_ln393_fu_363_p2 );

    SC_METHOD(thread_sext_ln405_fu_550_p1);
    sensitive << ( add_ln405_fu_545_p2 );

    SC_METHOD(thread_sext_ln406_fu_537_p1);
    sensitive << ( add_ln406_fu_531_p2 );

    SC_METHOD(thread_sext_ln416_fu_585_p1);
    sensitive << ( add_ln416_reg_742 );

    SC_METHOD(thread_sext_ln421_fu_615_p1);
    sensitive << ( add_ln421_fu_610_p2 );

    SC_METHOD(thread_sub_ln393_fu_341_p2);
    sensitive << ( zext_ln393_fu_325_p1 );
    sensitive << ( zext_ln393_1_fu_337_p1 );

    SC_METHOD(thread_sub_ln405_fu_430_p2);
    sensitive << ( zext_ln405_fu_410_p1 );
    sensitive << ( zext_ln405_2_fu_426_p1 );

    SC_METHOD(thread_sub_ln406_fu_525_p2);
    sensitive << ( zext_ln406_1_fu_510_p1 );
    sensitive << ( zext_ln406_2_fu_521_p1 );

    SC_METHOD(thread_sub_ln416_fu_448_p2);
    sensitive << ( zext_ln405_1_fu_422_p1 );
    sensitive << ( zext_ln416_fu_444_p1 );

    SC_METHOD(thread_tmp_27_fu_317_p3);
    sensitive << ( v202_0_reg_191 );

    SC_METHOD(thread_tmp_28_fu_329_p3);
    sensitive << ( v202_0_reg_191 );

    SC_METHOD(thread_tmp_29_fu_402_p3);
    sensitive << ( i11_0_reg_213 );

    SC_METHOD(thread_tmp_30_fu_414_p3);
    sensitive << ( i11_0_reg_213 );

    SC_METHOD(thread_tmp_31_fu_436_p3);
    sensitive << ( i11_0_reg_213 );

    SC_METHOD(thread_tmp_32_fu_503_p3);
    sensitive << ( select_ln405_reg_678 );

    SC_METHOD(thread_tmp_33_fu_514_p3);
    sensitive << ( select_ln405_reg_678 );

    SC_METHOD(thread_v198_address0);
    sensitive << ( ap_enable_reg_pp1_iter3 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( sext_ln405_fu_550_p1 );

    SC_METHOD(thread_v198_ce0);
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter3 );

    SC_METHOD(thread_v199_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( sext_ln406_fu_537_p1 );

    SC_METHOD(thread_v199_ce0);
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( ap_enable_reg_pp1_iter3 );
    sensitive << ( ap_enable_reg_pp1_iter4 );

    SC_METHOD(thread_v200_address0);
    sensitive << ( ap_CS_fsm_pp3_stage0 );
    sensitive << ( ap_enable_reg_pp3_iter0 );
    sensitive << ( ap_block_pp3_stage0 );
    sensitive << ( zext_ln420_fu_601_p1 );

    SC_METHOD(thread_v200_ce0);
    sensitive << ( ap_block_pp3_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp3_stage0 );
    sensitive << ( ap_enable_reg_pp3_iter0 );

    SC_METHOD(thread_v201_address0);
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_CS_fsm_pp3_stage0 );
    sensitive << ( ap_enable_reg_pp3_iter0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( sext_ln393_fu_368_p1 );
    sensitive << ( ap_block_pp2_stage0 );
    sensitive << ( sext_ln416_fu_585_p1 );
    sensitive << ( sext_ln421_fu_615_p1 );
    sensitive << ( ap_block_pp3_stage0 );

    SC_METHOD(thread_v201_address1);
    sensitive << ( v201_addr_2_reg_761_pp3_iter6_reg );
    sensitive << ( ap_enable_reg_pp3_iter7 );
    sensitive << ( ap_block_pp3_stage0 );

    SC_METHOD(thread_v201_ce0);
    sensitive << ( ap_block_pp3_stage0_11001 );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp3_stage0 );
    sensitive << ( ap_enable_reg_pp3_iter0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );

    SC_METHOD(thread_v201_ce1);
    sensitive << ( ap_block_pp3_stage0_11001 );
    sensitive << ( ap_enable_reg_pp3_iter7 );

    SC_METHOD(thread_v201_d0);
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( v205_q1 );
    sensitive << ( ap_block_pp2_stage0 );

    SC_METHOD(thread_v201_d1);
    sensitive << ( reg_299 );
    sensitive << ( ap_enable_reg_pp3_iter7 );
    sensitive << ( ap_block_pp3_stage0 );

    SC_METHOD(thread_v201_we0);
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( icmp_ln413_reg_733 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_enable_reg_pp2_iter1 );
    sensitive << ( icmp_ln392_fu_347_p2 );

    SC_METHOD(thread_v201_we1);
    sensitive << ( ap_block_pp3_stage0_11001 );
    sensitive << ( icmp_ln418_reg_752_pp3_iter6_reg );
    sensitive << ( ap_enable_reg_pp3_iter7 );

    SC_METHOD(thread_v202_fu_311_p2);
    sensitive << ( v202_0_reg_191 );

    SC_METHOD(thread_v203_fu_353_p2);
    sensitive << ( v203_0_reg_202 );

    SC_METHOD(thread_v205_address0);
    sensitive << ( ap_CS_fsm_state5 );
    sensitive << ( ap_enable_reg_pp1_iter7 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( zext_ln400_fu_397_p1 );
    sensitive << ( zext_ln406_fu_555_p1 );

    SC_METHOD(thread_v205_address1);
    sensitive << ( v205_addr_2_reg_717_pp1_iter13_reg );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter14 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( zext_ln415_fu_571_p1 );
    sensitive << ( ap_block_pp2_stage0 );

    SC_METHOD(thread_v205_ce0);
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_CS_fsm_state5 );
    sensitive << ( ap_enable_reg_pp1_iter7 );

    SC_METHOD(thread_v205_ce1);
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp2_stage0 );
    sensitive << ( ap_block_pp2_stage0_11001 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter14 );

    SC_METHOD(thread_v205_we0);
    sensitive << ( ap_CS_fsm_state5 );
    sensitive << ( icmp_ln398_fu_385_p2 );

    SC_METHOD(thread_v205_we1);
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( icmp_ln402_reg_669_pp1_iter13_reg );
    sensitive << ( ap_enable_reg_pp1_iter14 );

    SC_METHOD(thread_zext_ln393_1_fu_337_p1);
    sensitive << ( tmp_28_fu_329_p3 );

    SC_METHOD(thread_zext_ln393_2_fu_359_p1);
    sensitive << ( v203_0_reg_202 );

    SC_METHOD(thread_zext_ln393_fu_325_p1);
    sensitive << ( tmp_27_fu_317_p3 );

    SC_METHOD(thread_zext_ln400_fu_397_p1);
    sensitive << ( j_init5_0_reg_225 );

    SC_METHOD(thread_zext_ln405_1_fu_422_p1);
    sensitive << ( tmp_30_fu_414_p3 );

    SC_METHOD(thread_zext_ln405_2_fu_426_p1);
    sensitive << ( tmp_30_fu_414_p3 );

    SC_METHOD(thread_zext_ln405_3_fu_542_p1);
    sensitive << ( select_ln405_1_reg_685_pp1_iter2_reg );

    SC_METHOD(thread_zext_ln405_4_fu_500_p1);
    sensitive << ( select_ln405_1_reg_685 );

    SC_METHOD(thread_zext_ln405_fu_410_p1);
    sensitive << ( tmp_29_fu_402_p3 );

    SC_METHOD(thread_zext_ln406_1_fu_510_p1);
    sensitive << ( tmp_32_fu_503_p3 );

    SC_METHOD(thread_zext_ln406_2_fu_521_p1);
    sensitive << ( tmp_33_fu_514_p3 );

    SC_METHOD(thread_zext_ln406_fu_555_p1);
    sensitive << ( select_ln405_reg_678_pp1_iter6_reg );

    SC_METHOD(thread_zext_ln415_fu_571_p1);
    sensitive << ( j_back5_0_reg_269 );

    SC_METHOD(thread_zext_ln416_1_fu_576_p1);
    sensitive << ( j_back5_0_reg_269 );

    SC_METHOD(thread_zext_ln416_fu_444_p1);
    sensitive << ( tmp_31_fu_436_p3 );

    SC_METHOD(thread_zext_ln420_fu_601_p1);
    sensitive << ( j16_0_reg_280 );

    SC_METHOD(thread_zext_ln421_fu_606_p1);
    sensitive << ( j16_0_reg_280 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_enable_reg_pp1_iter13 );
    sensitive << ( ap_enable_reg_pp3_iter6 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln391_fu_305_p2 );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( icmp_ln396_fu_373_p2 );
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( ap_CS_fsm_state5 );
    sensitive << ( icmp_ln402_fu_454_p2 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( icmp_ln413_fu_559_p2 );
    sensitive << ( ap_enable_reg_pp2_iter0 );
    sensitive << ( icmp_ln418_fu_589_p2 );
    sensitive << ( ap_enable_reg_pp3_iter0 );
    sensitive << ( ap_enable_reg_pp3_iter1 );
    sensitive << ( ap_block_pp1_stage0_subdone );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter14 );
    sensitive << ( ap_block_pp2_stage0_subdone );
    sensitive << ( ap_block_pp3_stage0_subdone );
    sensitive << ( ap_enable_reg_pp3_iter7 );
    sensitive << ( icmp_ln392_fu_347_p2 );
    sensitive << ( icmp_ln398_fu_385_p2 );

    SC_THREAD(thread_ap_var_for_const1);

    SC_THREAD(thread_ap_var_for_const0);

    ap_CS_fsm = "000000000001";
    ap_enable_reg_pp1_iter13 = SC_LOGIC_0;
    ap_enable_reg_pp3_iter6 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter8 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp3_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp3_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter3 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter4 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter5 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter6 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter7 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter9 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter10 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter11 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter12 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter14 = SC_LOGIC_0;
    ap_enable_reg_pp2_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp3_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp3_iter3 = SC_LOGIC_0;
    ap_enable_reg_pp3_iter4 = SC_LOGIC_0;
    ap_enable_reg_pp3_iter5 = SC_LOGIC_0;
    ap_enable_reg_pp3_iter7 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "Linear_layer_ds2_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, v198_address0, "(port)v198_address0");
    sc_trace(mVcdFile, v198_ce0, "(port)v198_ce0");
    sc_trace(mVcdFile, v198_q0, "(port)v198_q0");
    sc_trace(mVcdFile, v199_address0, "(port)v199_address0");
    sc_trace(mVcdFile, v199_ce0, "(port)v199_ce0");
    sc_trace(mVcdFile, v199_q0, "(port)v199_q0");
    sc_trace(mVcdFile, v200_address0, "(port)v200_address0");
    sc_trace(mVcdFile, v200_ce0, "(port)v200_ce0");
    sc_trace(mVcdFile, v200_q0, "(port)v200_q0");
    sc_trace(mVcdFile, v201_address0, "(port)v201_address0");
    sc_trace(mVcdFile, v201_ce0, "(port)v201_ce0");
    sc_trace(mVcdFile, v201_we0, "(port)v201_we0");
    sc_trace(mVcdFile, v201_d0, "(port)v201_d0");
    sc_trace(mVcdFile, v201_q0, "(port)v201_q0");
    sc_trace(mVcdFile, v201_address1, "(port)v201_address1");
    sc_trace(mVcdFile, v201_ce1, "(port)v201_ce1");
    sc_trace(mVcdFile, v201_we1, "(port)v201_we1");
    sc_trace(mVcdFile, v201_d1, "(port)v201_d1");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, indvar_flatten_reg_236, "indvar_flatten_reg_236");
    sc_trace(mVcdFile, k5_0_reg_247, "k5_0_reg_247");
    sc_trace(mVcdFile, j15_0_reg_258, "j15_0_reg_258");
    sc_trace(mVcdFile, j_back5_0_reg_269, "j_back5_0_reg_269");
    sc_trace(mVcdFile, j16_0_reg_280, "j16_0_reg_280");
    sc_trace(mVcdFile, grp_fu_291_p2, "grp_fu_291_p2");
    sc_trace(mVcdFile, reg_299, "reg_299");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter13, "ap_enable_reg_pp1_iter13");
    sc_trace(mVcdFile, ap_block_state7_pp1_stage0_iter0, "ap_block_state7_pp1_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state8_pp1_stage0_iter1, "ap_block_state8_pp1_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state9_pp1_stage0_iter2, "ap_block_state9_pp1_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state10_pp1_stage0_iter3, "ap_block_state10_pp1_stage0_iter3");
    sc_trace(mVcdFile, ap_block_state11_pp1_stage0_iter4, "ap_block_state11_pp1_stage0_iter4");
    sc_trace(mVcdFile, ap_block_state12_pp1_stage0_iter5, "ap_block_state12_pp1_stage0_iter5");
    sc_trace(mVcdFile, ap_block_state13_pp1_stage0_iter6, "ap_block_state13_pp1_stage0_iter6");
    sc_trace(mVcdFile, ap_block_state14_pp1_stage0_iter7, "ap_block_state14_pp1_stage0_iter7");
    sc_trace(mVcdFile, ap_block_state15_pp1_stage0_iter8, "ap_block_state15_pp1_stage0_iter8");
    sc_trace(mVcdFile, ap_block_state16_pp1_stage0_iter9, "ap_block_state16_pp1_stage0_iter9");
    sc_trace(mVcdFile, ap_block_state17_pp1_stage0_iter10, "ap_block_state17_pp1_stage0_iter10");
    sc_trace(mVcdFile, ap_block_state18_pp1_stage0_iter11, "ap_block_state18_pp1_stage0_iter11");
    sc_trace(mVcdFile, ap_block_state19_pp1_stage0_iter12, "ap_block_state19_pp1_stage0_iter12");
    sc_trace(mVcdFile, ap_block_state20_pp1_stage0_iter13, "ap_block_state20_pp1_stage0_iter13");
    sc_trace(mVcdFile, ap_block_state21_pp1_stage0_iter14, "ap_block_state21_pp1_stage0_iter14");
    sc_trace(mVcdFile, ap_block_pp1_stage0_11001, "ap_block_pp1_stage0_11001");
    sc_trace(mVcdFile, icmp_ln402_reg_669, "icmp_ln402_reg_669");
    sc_trace(mVcdFile, icmp_ln402_reg_669_pp1_iter12_reg, "icmp_ln402_reg_669_pp1_iter12_reg");
    sc_trace(mVcdFile, ap_enable_reg_pp3_iter6, "ap_enable_reg_pp3_iter6");
    sc_trace(mVcdFile, ap_block_state26_pp3_stage0_iter0, "ap_block_state26_pp3_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state27_pp3_stage0_iter1, "ap_block_state27_pp3_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state28_pp3_stage0_iter2, "ap_block_state28_pp3_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state29_pp3_stage0_iter3, "ap_block_state29_pp3_stage0_iter3");
    sc_trace(mVcdFile, ap_block_state30_pp3_stage0_iter4, "ap_block_state30_pp3_stage0_iter4");
    sc_trace(mVcdFile, ap_block_state31_pp3_stage0_iter5, "ap_block_state31_pp3_stage0_iter5");
    sc_trace(mVcdFile, ap_block_state32_pp3_stage0_iter6, "ap_block_state32_pp3_stage0_iter6");
    sc_trace(mVcdFile, ap_block_state33_pp3_stage0_iter7, "ap_block_state33_pp3_stage0_iter7");
    sc_trace(mVcdFile, ap_block_pp3_stage0_11001, "ap_block_pp3_stage0_11001");
    sc_trace(mVcdFile, icmp_ln418_reg_752, "icmp_ln418_reg_752");
    sc_trace(mVcdFile, icmp_ln418_reg_752_pp3_iter5_reg, "icmp_ln418_reg_752_pp3_iter5_reg");
    sc_trace(mVcdFile, v202_fu_311_p2, "v202_fu_311_p2");
    sc_trace(mVcdFile, v202_reg_623, "v202_reg_623");
    sc_trace(mVcdFile, ap_CS_fsm_state2, "ap_CS_fsm_state2");
    sc_trace(mVcdFile, sub_ln393_fu_341_p2, "sub_ln393_fu_341_p2");
    sc_trace(mVcdFile, sub_ln393_reg_628, "sub_ln393_reg_628");
    sc_trace(mVcdFile, icmp_ln391_fu_305_p2, "icmp_ln391_fu_305_p2");
    sc_trace(mVcdFile, v203_fu_353_p2, "v203_fu_353_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state3, "ap_CS_fsm_state3");
    sc_trace(mVcdFile, icmp_ln396_fu_373_p2, "icmp_ln396_fu_373_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state4, "ap_CS_fsm_state4");
    sc_trace(mVcdFile, i11_fu_379_p2, "i11_fu_379_p2");
    sc_trace(mVcdFile, i11_reg_645, "i11_reg_645");
    sc_trace(mVcdFile, j_init5_fu_391_p2, "j_init5_fu_391_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state5, "ap_CS_fsm_state5");
    sc_trace(mVcdFile, sub_ln405_fu_430_p2, "sub_ln405_fu_430_p2");
    sc_trace(mVcdFile, sub_ln405_reg_658, "sub_ln405_reg_658");
    sc_trace(mVcdFile, ap_CS_fsm_state6, "ap_CS_fsm_state6");
    sc_trace(mVcdFile, sub_ln416_fu_448_p2, "sub_ln416_fu_448_p2");
    sc_trace(mVcdFile, sub_ln416_reg_663, "sub_ln416_reg_663");
    sc_trace(mVcdFile, icmp_ln402_fu_454_p2, "icmp_ln402_fu_454_p2");
    sc_trace(mVcdFile, ap_CS_fsm_pp1_stage0, "ap_CS_fsm_pp1_stage0");
    sc_trace(mVcdFile, icmp_ln402_reg_669_pp1_iter1_reg, "icmp_ln402_reg_669_pp1_iter1_reg");
    sc_trace(mVcdFile, icmp_ln402_reg_669_pp1_iter2_reg, "icmp_ln402_reg_669_pp1_iter2_reg");
    sc_trace(mVcdFile, icmp_ln402_reg_669_pp1_iter3_reg, "icmp_ln402_reg_669_pp1_iter3_reg");
    sc_trace(mVcdFile, icmp_ln402_reg_669_pp1_iter4_reg, "icmp_ln402_reg_669_pp1_iter4_reg");
    sc_trace(mVcdFile, icmp_ln402_reg_669_pp1_iter5_reg, "icmp_ln402_reg_669_pp1_iter5_reg");
    sc_trace(mVcdFile, icmp_ln402_reg_669_pp1_iter6_reg, "icmp_ln402_reg_669_pp1_iter6_reg");
    sc_trace(mVcdFile, icmp_ln402_reg_669_pp1_iter7_reg, "icmp_ln402_reg_669_pp1_iter7_reg");
    sc_trace(mVcdFile, icmp_ln402_reg_669_pp1_iter8_reg, "icmp_ln402_reg_669_pp1_iter8_reg");
    sc_trace(mVcdFile, icmp_ln402_reg_669_pp1_iter9_reg, "icmp_ln402_reg_669_pp1_iter9_reg");
    sc_trace(mVcdFile, icmp_ln402_reg_669_pp1_iter10_reg, "icmp_ln402_reg_669_pp1_iter10_reg");
    sc_trace(mVcdFile, icmp_ln402_reg_669_pp1_iter11_reg, "icmp_ln402_reg_669_pp1_iter11_reg");
    sc_trace(mVcdFile, icmp_ln402_reg_669_pp1_iter13_reg, "icmp_ln402_reg_669_pp1_iter13_reg");
    sc_trace(mVcdFile, add_ln402_fu_460_p2, "add_ln402_fu_460_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter0, "ap_enable_reg_pp1_iter0");
    sc_trace(mVcdFile, select_ln405_fu_478_p3, "select_ln405_fu_478_p3");
    sc_trace(mVcdFile, select_ln405_reg_678, "select_ln405_reg_678");
    sc_trace(mVcdFile, select_ln405_reg_678_pp1_iter1_reg, "select_ln405_reg_678_pp1_iter1_reg");
    sc_trace(mVcdFile, select_ln405_reg_678_pp1_iter2_reg, "select_ln405_reg_678_pp1_iter2_reg");
    sc_trace(mVcdFile, select_ln405_reg_678_pp1_iter3_reg, "select_ln405_reg_678_pp1_iter3_reg");
    sc_trace(mVcdFile, select_ln405_reg_678_pp1_iter4_reg, "select_ln405_reg_678_pp1_iter4_reg");
    sc_trace(mVcdFile, select_ln405_reg_678_pp1_iter5_reg, "select_ln405_reg_678_pp1_iter5_reg");
    sc_trace(mVcdFile, select_ln405_reg_678_pp1_iter6_reg, "select_ln405_reg_678_pp1_iter6_reg");
    sc_trace(mVcdFile, select_ln405_1_fu_486_p3, "select_ln405_1_fu_486_p3");
    sc_trace(mVcdFile, select_ln405_1_reg_685, "select_ln405_1_reg_685");
    sc_trace(mVcdFile, select_ln405_1_reg_685_pp1_iter1_reg, "select_ln405_1_reg_685_pp1_iter1_reg");
    sc_trace(mVcdFile, select_ln405_1_reg_685_pp1_iter2_reg, "select_ln405_1_reg_685_pp1_iter2_reg");
    sc_trace(mVcdFile, j15_fu_494_p2, "j15_fu_494_p2");
    sc_trace(mVcdFile, v198_load_reg_707, "v198_load_reg_707");
    sc_trace(mVcdFile, v210_reg_712, "v210_reg_712");
    sc_trace(mVcdFile, v205_addr_2_reg_717, "v205_addr_2_reg_717");
    sc_trace(mVcdFile, v205_addr_2_reg_717_pp1_iter8_reg, "v205_addr_2_reg_717_pp1_iter8_reg");
    sc_trace(mVcdFile, v205_addr_2_reg_717_pp1_iter9_reg, "v205_addr_2_reg_717_pp1_iter9_reg");
    sc_trace(mVcdFile, v205_addr_2_reg_717_pp1_iter10_reg, "v205_addr_2_reg_717_pp1_iter10_reg");
    sc_trace(mVcdFile, v205_addr_2_reg_717_pp1_iter11_reg, "v205_addr_2_reg_717_pp1_iter11_reg");
    sc_trace(mVcdFile, v205_addr_2_reg_717_pp1_iter12_reg, "v205_addr_2_reg_717_pp1_iter12_reg");
    sc_trace(mVcdFile, v205_addr_2_reg_717_pp1_iter13_reg, "v205_addr_2_reg_717_pp1_iter13_reg");
    sc_trace(mVcdFile, grp_fu_295_p2, "grp_fu_295_p2");
    sc_trace(mVcdFile, v211_reg_723, "v211_reg_723");
    sc_trace(mVcdFile, v205_q0, "v205_q0");
    sc_trace(mVcdFile, v212_reg_728, "v212_reg_728");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter8, "ap_enable_reg_pp1_iter8");
    sc_trace(mVcdFile, icmp_ln413_fu_559_p2, "icmp_ln413_fu_559_p2");
    sc_trace(mVcdFile, icmp_ln413_reg_733, "icmp_ln413_reg_733");
    sc_trace(mVcdFile, ap_CS_fsm_pp2_stage0, "ap_CS_fsm_pp2_stage0");
    sc_trace(mVcdFile, ap_block_state23_pp2_stage0_iter0, "ap_block_state23_pp2_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state24_pp2_stage0_iter1, "ap_block_state24_pp2_stage0_iter1");
    sc_trace(mVcdFile, ap_block_pp2_stage0_11001, "ap_block_pp2_stage0_11001");
    sc_trace(mVcdFile, j_back5_fu_565_p2, "j_back5_fu_565_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter0, "ap_enable_reg_pp2_iter0");
    sc_trace(mVcdFile, add_ln416_fu_580_p2, "add_ln416_fu_580_p2");
    sc_trace(mVcdFile, add_ln416_reg_742, "add_ln416_reg_742");
    sc_trace(mVcdFile, icmp_ln418_fu_589_p2, "icmp_ln418_fu_589_p2");
    sc_trace(mVcdFile, ap_CS_fsm_pp3_stage0, "ap_CS_fsm_pp3_stage0");
    sc_trace(mVcdFile, icmp_ln418_reg_752_pp3_iter1_reg, "icmp_ln418_reg_752_pp3_iter1_reg");
    sc_trace(mVcdFile, icmp_ln418_reg_752_pp3_iter2_reg, "icmp_ln418_reg_752_pp3_iter2_reg");
    sc_trace(mVcdFile, icmp_ln418_reg_752_pp3_iter3_reg, "icmp_ln418_reg_752_pp3_iter3_reg");
    sc_trace(mVcdFile, icmp_ln418_reg_752_pp3_iter4_reg, "icmp_ln418_reg_752_pp3_iter4_reg");
    sc_trace(mVcdFile, icmp_ln418_reg_752_pp3_iter6_reg, "icmp_ln418_reg_752_pp3_iter6_reg");
    sc_trace(mVcdFile, j16_fu_595_p2, "j16_fu_595_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp3_iter0, "ap_enable_reg_pp3_iter0");
    sc_trace(mVcdFile, v201_addr_2_reg_761, "v201_addr_2_reg_761");
    sc_trace(mVcdFile, v201_addr_2_reg_761_pp3_iter1_reg, "v201_addr_2_reg_761_pp3_iter1_reg");
    sc_trace(mVcdFile, v201_addr_2_reg_761_pp3_iter2_reg, "v201_addr_2_reg_761_pp3_iter2_reg");
    sc_trace(mVcdFile, v201_addr_2_reg_761_pp3_iter3_reg, "v201_addr_2_reg_761_pp3_iter3_reg");
    sc_trace(mVcdFile, v201_addr_2_reg_761_pp3_iter4_reg, "v201_addr_2_reg_761_pp3_iter4_reg");
    sc_trace(mVcdFile, v201_addr_2_reg_761_pp3_iter5_reg, "v201_addr_2_reg_761_pp3_iter5_reg");
    sc_trace(mVcdFile, v201_addr_2_reg_761_pp3_iter6_reg, "v201_addr_2_reg_761_pp3_iter6_reg");
    sc_trace(mVcdFile, v217_reg_772, "v217_reg_772");
    sc_trace(mVcdFile, v218_reg_777, "v218_reg_777");
    sc_trace(mVcdFile, ap_enable_reg_pp3_iter1, "ap_enable_reg_pp3_iter1");
    sc_trace(mVcdFile, ap_block_pp1_stage0_subdone, "ap_block_pp1_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp1_exit_iter0_state7, "ap_condition_pp1_exit_iter0_state7");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter1, "ap_enable_reg_pp1_iter1");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter2, "ap_enable_reg_pp1_iter2");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter3, "ap_enable_reg_pp1_iter3");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter4, "ap_enable_reg_pp1_iter4");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter5, "ap_enable_reg_pp1_iter5");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter6, "ap_enable_reg_pp1_iter6");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter7, "ap_enable_reg_pp1_iter7");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter9, "ap_enable_reg_pp1_iter9");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter10, "ap_enable_reg_pp1_iter10");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter11, "ap_enable_reg_pp1_iter11");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter12, "ap_enable_reg_pp1_iter12");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter14, "ap_enable_reg_pp1_iter14");
    sc_trace(mVcdFile, ap_CS_fsm_state22, "ap_CS_fsm_state22");
    sc_trace(mVcdFile, ap_block_pp2_stage0_subdone, "ap_block_pp2_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp2_exit_iter0_state23, "ap_condition_pp2_exit_iter0_state23");
    sc_trace(mVcdFile, ap_enable_reg_pp2_iter1, "ap_enable_reg_pp2_iter1");
    sc_trace(mVcdFile, ap_CS_fsm_state25, "ap_CS_fsm_state25");
    sc_trace(mVcdFile, ap_block_pp3_stage0_subdone, "ap_block_pp3_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp3_exit_iter0_state26, "ap_condition_pp3_exit_iter0_state26");
    sc_trace(mVcdFile, ap_enable_reg_pp3_iter2, "ap_enable_reg_pp3_iter2");
    sc_trace(mVcdFile, ap_enable_reg_pp3_iter3, "ap_enable_reg_pp3_iter3");
    sc_trace(mVcdFile, ap_enable_reg_pp3_iter4, "ap_enable_reg_pp3_iter4");
    sc_trace(mVcdFile, ap_enable_reg_pp3_iter5, "ap_enable_reg_pp3_iter5");
    sc_trace(mVcdFile, ap_enable_reg_pp3_iter7, "ap_enable_reg_pp3_iter7");
    sc_trace(mVcdFile, v205_address0, "v205_address0");
    sc_trace(mVcdFile, v205_ce0, "v205_ce0");
    sc_trace(mVcdFile, v205_we0, "v205_we0");
    sc_trace(mVcdFile, v205_address1, "v205_address1");
    sc_trace(mVcdFile, v205_ce1, "v205_ce1");
    sc_trace(mVcdFile, v205_we1, "v205_we1");
    sc_trace(mVcdFile, v205_q1, "v205_q1");
    sc_trace(mVcdFile, v202_0_reg_191, "v202_0_reg_191");
    sc_trace(mVcdFile, icmp_ln392_fu_347_p2, "icmp_ln392_fu_347_p2");
    sc_trace(mVcdFile, v203_0_reg_202, "v203_0_reg_202");
    sc_trace(mVcdFile, i11_0_reg_213, "i11_0_reg_213");
    sc_trace(mVcdFile, ap_CS_fsm_state34, "ap_CS_fsm_state34");
    sc_trace(mVcdFile, j_init5_0_reg_225, "j_init5_0_reg_225");
    sc_trace(mVcdFile, icmp_ln398_fu_385_p2, "icmp_ln398_fu_385_p2");
    sc_trace(mVcdFile, ap_phi_mux_k5_0_phi_fu_251_p4, "ap_phi_mux_k5_0_phi_fu_251_p4");
    sc_trace(mVcdFile, ap_block_pp1_stage0, "ap_block_pp1_stage0");
    sc_trace(mVcdFile, sext_ln393_fu_368_p1, "sext_ln393_fu_368_p1");
    sc_trace(mVcdFile, zext_ln400_fu_397_p1, "zext_ln400_fu_397_p1");
    sc_trace(mVcdFile, sext_ln406_fu_537_p1, "sext_ln406_fu_537_p1");
    sc_trace(mVcdFile, sext_ln405_fu_550_p1, "sext_ln405_fu_550_p1");
    sc_trace(mVcdFile, zext_ln406_fu_555_p1, "zext_ln406_fu_555_p1");
    sc_trace(mVcdFile, zext_ln415_fu_571_p1, "zext_ln415_fu_571_p1");
    sc_trace(mVcdFile, ap_block_pp2_stage0, "ap_block_pp2_stage0");
    sc_trace(mVcdFile, sext_ln416_fu_585_p1, "sext_ln416_fu_585_p1");
    sc_trace(mVcdFile, sext_ln421_fu_615_p1, "sext_ln421_fu_615_p1");
    sc_trace(mVcdFile, ap_block_pp3_stage0, "ap_block_pp3_stage0");
    sc_trace(mVcdFile, zext_ln420_fu_601_p1, "zext_ln420_fu_601_p1");
    sc_trace(mVcdFile, grp_fu_291_p0, "grp_fu_291_p0");
    sc_trace(mVcdFile, grp_fu_291_p1, "grp_fu_291_p1");
    sc_trace(mVcdFile, tmp_27_fu_317_p3, "tmp_27_fu_317_p3");
    sc_trace(mVcdFile, tmp_28_fu_329_p3, "tmp_28_fu_329_p3");
    sc_trace(mVcdFile, zext_ln393_fu_325_p1, "zext_ln393_fu_325_p1");
    sc_trace(mVcdFile, zext_ln393_1_fu_337_p1, "zext_ln393_1_fu_337_p1");
    sc_trace(mVcdFile, zext_ln393_2_fu_359_p1, "zext_ln393_2_fu_359_p1");
    sc_trace(mVcdFile, add_ln393_fu_363_p2, "add_ln393_fu_363_p2");
    sc_trace(mVcdFile, tmp_29_fu_402_p3, "tmp_29_fu_402_p3");
    sc_trace(mVcdFile, tmp_30_fu_414_p3, "tmp_30_fu_414_p3");
    sc_trace(mVcdFile, zext_ln405_fu_410_p1, "zext_ln405_fu_410_p1");
    sc_trace(mVcdFile, zext_ln405_2_fu_426_p1, "zext_ln405_2_fu_426_p1");
    sc_trace(mVcdFile, tmp_31_fu_436_p3, "tmp_31_fu_436_p3");
    sc_trace(mVcdFile, zext_ln405_1_fu_422_p1, "zext_ln405_1_fu_422_p1");
    sc_trace(mVcdFile, zext_ln416_fu_444_p1, "zext_ln416_fu_444_p1");
    sc_trace(mVcdFile, icmp_ln403_fu_472_p2, "icmp_ln403_fu_472_p2");
    sc_trace(mVcdFile, k5_fu_466_p2, "k5_fu_466_p2");
    sc_trace(mVcdFile, tmp_32_fu_503_p3, "tmp_32_fu_503_p3");
    sc_trace(mVcdFile, tmp_33_fu_514_p3, "tmp_33_fu_514_p3");
    sc_trace(mVcdFile, zext_ln406_1_fu_510_p1, "zext_ln406_1_fu_510_p1");
    sc_trace(mVcdFile, zext_ln406_2_fu_521_p1, "zext_ln406_2_fu_521_p1");
    sc_trace(mVcdFile, sub_ln406_fu_525_p2, "sub_ln406_fu_525_p2");
    sc_trace(mVcdFile, zext_ln405_4_fu_500_p1, "zext_ln405_4_fu_500_p1");
    sc_trace(mVcdFile, add_ln406_fu_531_p2, "add_ln406_fu_531_p2");
    sc_trace(mVcdFile, zext_ln405_3_fu_542_p1, "zext_ln405_3_fu_542_p1");
    sc_trace(mVcdFile, add_ln405_fu_545_p2, "add_ln405_fu_545_p2");
    sc_trace(mVcdFile, zext_ln416_1_fu_576_p1, "zext_ln416_1_fu_576_p1");
    sc_trace(mVcdFile, zext_ln421_fu_606_p1, "zext_ln421_fu_606_p1");
    sc_trace(mVcdFile, add_ln421_fu_610_p2, "add_ln421_fu_610_p2");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp1, "ap_idle_pp1");
    sc_trace(mVcdFile, ap_enable_pp1, "ap_enable_pp1");
    sc_trace(mVcdFile, ap_idle_pp2, "ap_idle_pp2");
    sc_trace(mVcdFile, ap_enable_pp2, "ap_enable_pp2");
    sc_trace(mVcdFile, ap_idle_pp3, "ap_idle_pp3");
    sc_trace(mVcdFile, ap_enable_pp3, "ap_enable_pp3");
#endif

    }
}

Linear_layer_ds2::~Linear_layer_ds2() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete v205_U;
    delete Bert_layer_fadd_3bkb_U139;
    delete Bert_layer_fmul_3cud_U140;
}

void Linear_layer_ds2::thread_ap_var_for_const1() {
    ap_var_for_const1 = ap_const_logic_1;
}

void Linear_layer_ds2::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_lv32_0;
}

void Linear_layer_ds2::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp1_exit_iter0_state7.read()))) {
            ap_enable_reg_pp1_iter0 = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
            ap_enable_reg_pp1_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp1_exit_iter0_state7.read())) {
                ap_enable_reg_pp1_iter1 = (ap_condition_pp1_exit_iter0_state7.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp1_iter1 = ap_enable_reg_pp1_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter10 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter10 = ap_enable_reg_pp1_iter9.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter11 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter11 = ap_enable_reg_pp1_iter10.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter12 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter12 = ap_enable_reg_pp1_iter11.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter13 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter13 = ap_enable_reg_pp1_iter12.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter14 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter14 = ap_enable_reg_pp1_iter13.read();
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
            ap_enable_reg_pp1_iter14 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter2 = ap_enable_reg_pp1_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter3 = ap_enable_reg_pp1_iter2.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter4 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter4 = ap_enable_reg_pp1_iter3.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter5 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter5 = ap_enable_reg_pp1_iter4.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter6 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter6 = ap_enable_reg_pp1_iter5.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter7 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter7 = ap_enable_reg_pp1_iter6.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter8 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter8 = ap_enable_reg_pp1_iter7.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter9 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter9 = ap_enable_reg_pp1_iter8.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp2_exit_iter0_state23.read()))) {
            ap_enable_reg_pp2_iter0 = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state22.read())) {
            ap_enable_reg_pp2_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp2_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp2_exit_iter0_state23.read()))) {
            ap_enable_reg_pp2_iter1 = (ap_condition_pp2_exit_iter0_state23.read() ^ ap_const_logic_1);
        } else if (esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp2_iter1 = ap_enable_reg_pp2_iter0.read();
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state22.read())) {
            ap_enable_reg_pp2_iter1 = ap_const_logic_0;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp3_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp3_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp3_exit_iter0_state26.read()))) {
            ap_enable_reg_pp3_iter0 = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state25.read())) {
            ap_enable_reg_pp3_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp3_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp3_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp3_exit_iter0_state26.read())) {
                ap_enable_reg_pp3_iter1 = (ap_condition_pp3_exit_iter0_state26.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp3_iter1 = ap_enable_reg_pp3_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp3_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp3_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp3_iter2 = ap_enable_reg_pp3_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp3_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp3_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp3_iter3 = ap_enable_reg_pp3_iter2.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp3_iter4 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp3_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp3_iter4 = ap_enable_reg_pp3_iter3.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp3_iter5 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp3_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp3_iter5 = ap_enable_reg_pp3_iter4.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp3_iter6 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp3_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp3_iter6 = ap_enable_reg_pp3_iter5.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp3_iter7 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp3_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp3_iter7 = ap_enable_reg_pp3_iter6.read();
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state25.read())) {
            ap_enable_reg_pp3_iter7 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(icmp_ln391_fu_305_p2.read(), ap_const_lv1_1))) {
        i11_0_reg_213 = ap_const_lv4_0;
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state34.read())) {
        i11_0_reg_213 = i11_reg_645.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln402_fu_454_p2.read()))) {
        indvar_flatten_reg_236 = add_ln402_fu_460_p2.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
        indvar_flatten_reg_236 = ap_const_lv22_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln402_fu_454_p2.read()))) {
        j15_0_reg_258 = j15_fu_494_p2.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
        j15_0_reg_258 = ap_const_lv10_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state25.read())) {
        j16_0_reg_280 = ap_const_lv10_0;
    } else if ((esl_seteq<1,1,1>(ap_block_pp3_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln418_fu_589_p2.read()))) {
        j16_0_reg_280 = j16_fu_595_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state22.read())) {
        j_back5_0_reg_269 = ap_const_lv10_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln413_fu_559_p2.read()))) {
        j_back5_0_reg_269 = j_back5_fu_565_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln398_fu_385_p2.read()))) {
        j_init5_0_reg_225 = j_init5_fu_391_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln396_fu_373_p2.read()))) {
        j_init5_0_reg_225 = ap_const_lv10_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(icmp_ln402_reg_669.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()))) {
        k5_0_reg_247 = select_ln405_1_reg_685.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
        k5_0_reg_247 = ap_const_lv12_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln392_fu_347_p2.read()))) {
        v202_0_reg_191 = v202_reg_623.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        v202_0_reg_191 = ap_const_lv4_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln391_fu_305_p2.read()))) {
        v203_0_reg_202 = ap_const_lv10_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln392_fu_347_p2.read()))) {
        v203_0_reg_202 = v203_fu_353_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln413_fu_559_p2.read()))) {
        add_ln416_reg_742 = add_ln416_fu_580_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        i11_reg_645 = i11_fu_379_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()))) {
        icmp_ln402_reg_669 = icmp_ln402_fu_454_p2.read();
        icmp_ln402_reg_669_pp1_iter1_reg = icmp_ln402_reg_669.read();
        select_ln405_1_reg_685_pp1_iter1_reg = select_ln405_1_reg_685.read();
        select_ln405_reg_678_pp1_iter1_reg = select_ln405_reg_678.read();
    }
    if (esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0)) {
        icmp_ln402_reg_669_pp1_iter10_reg = icmp_ln402_reg_669_pp1_iter9_reg.read();
        icmp_ln402_reg_669_pp1_iter11_reg = icmp_ln402_reg_669_pp1_iter10_reg.read();
        icmp_ln402_reg_669_pp1_iter12_reg = icmp_ln402_reg_669_pp1_iter11_reg.read();
        icmp_ln402_reg_669_pp1_iter13_reg = icmp_ln402_reg_669_pp1_iter12_reg.read();
        icmp_ln402_reg_669_pp1_iter2_reg = icmp_ln402_reg_669_pp1_iter1_reg.read();
        icmp_ln402_reg_669_pp1_iter3_reg = icmp_ln402_reg_669_pp1_iter2_reg.read();
        icmp_ln402_reg_669_pp1_iter4_reg = icmp_ln402_reg_669_pp1_iter3_reg.read();
        icmp_ln402_reg_669_pp1_iter5_reg = icmp_ln402_reg_669_pp1_iter4_reg.read();
        icmp_ln402_reg_669_pp1_iter6_reg = icmp_ln402_reg_669_pp1_iter5_reg.read();
        icmp_ln402_reg_669_pp1_iter7_reg = icmp_ln402_reg_669_pp1_iter6_reg.read();
        icmp_ln402_reg_669_pp1_iter8_reg = icmp_ln402_reg_669_pp1_iter7_reg.read();
        icmp_ln402_reg_669_pp1_iter9_reg = icmp_ln402_reg_669_pp1_iter8_reg.read();
        select_ln405_1_reg_685_pp1_iter2_reg = select_ln405_1_reg_685_pp1_iter1_reg.read();
        select_ln405_reg_678_pp1_iter2_reg = select_ln405_reg_678_pp1_iter1_reg.read();
        select_ln405_reg_678_pp1_iter3_reg = select_ln405_reg_678_pp1_iter2_reg.read();
        select_ln405_reg_678_pp1_iter4_reg = select_ln405_reg_678_pp1_iter3_reg.read();
        select_ln405_reg_678_pp1_iter5_reg = select_ln405_reg_678_pp1_iter4_reg.read();
        select_ln405_reg_678_pp1_iter6_reg = select_ln405_reg_678_pp1_iter5_reg.read();
        v205_addr_2_reg_717_pp1_iter10_reg = v205_addr_2_reg_717_pp1_iter9_reg.read();
        v205_addr_2_reg_717_pp1_iter11_reg = v205_addr_2_reg_717_pp1_iter10_reg.read();
        v205_addr_2_reg_717_pp1_iter12_reg = v205_addr_2_reg_717_pp1_iter11_reg.read();
        v205_addr_2_reg_717_pp1_iter13_reg = v205_addr_2_reg_717_pp1_iter12_reg.read();
        v205_addr_2_reg_717_pp1_iter8_reg = v205_addr_2_reg_717.read();
        v205_addr_2_reg_717_pp1_iter9_reg = v205_addr_2_reg_717_pp1_iter8_reg.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln413_reg_733 = icmp_ln413_fu_559_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp3_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage0.read()))) {
        icmp_ln418_reg_752 = icmp_ln418_fu_589_p2.read();
        icmp_ln418_reg_752_pp3_iter1_reg = icmp_ln418_reg_752.read();
        v201_addr_2_reg_761_pp3_iter1_reg = v201_addr_2_reg_761.read();
    }
    if (esl_seteq<1,1,1>(ap_block_pp3_stage0_11001.read(), ap_const_boolean_0)) {
        icmp_ln418_reg_752_pp3_iter2_reg = icmp_ln418_reg_752_pp3_iter1_reg.read();
        icmp_ln418_reg_752_pp3_iter3_reg = icmp_ln418_reg_752_pp3_iter2_reg.read();
        icmp_ln418_reg_752_pp3_iter4_reg = icmp_ln418_reg_752_pp3_iter3_reg.read();
        icmp_ln418_reg_752_pp3_iter5_reg = icmp_ln418_reg_752_pp3_iter4_reg.read();
        icmp_ln418_reg_752_pp3_iter6_reg = icmp_ln418_reg_752_pp3_iter5_reg.read();
        v201_addr_2_reg_761_pp3_iter2_reg = v201_addr_2_reg_761_pp3_iter1_reg.read();
        v201_addr_2_reg_761_pp3_iter3_reg = v201_addr_2_reg_761_pp3_iter2_reg.read();
        v201_addr_2_reg_761_pp3_iter4_reg = v201_addr_2_reg_761_pp3_iter3_reg.read();
        v201_addr_2_reg_761_pp3_iter5_reg = v201_addr_2_reg_761_pp3_iter4_reg.read();
        v201_addr_2_reg_761_pp3_iter6_reg = v201_addr_2_reg_761_pp3_iter5_reg.read();
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter13.read()) && 
  esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln402_reg_669_pp1_iter12_reg.read(), ap_const_lv1_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter6.read()) && 
  esl_seteq<1,1,1>(ap_block_pp3_stage0_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln418_reg_752_pp3_iter5_reg.read())))) {
        reg_299 = grp_fu_291_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln402_fu_454_p2.read()))) {
        select_ln405_1_reg_685 = select_ln405_1_fu_486_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln402_fu_454_p2.read()))) {
        select_ln405_reg_678 = select_ln405_fu_478_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln391_fu_305_p2.read()))) {
        sub_ln393_reg_628 = sub_ln393_fu_341_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
        sub_ln405_reg_658 = sub_ln405_fu_430_p2.read();
        sub_ln416_reg_663 = sub_ln416_fu_448_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln402_reg_669_pp1_iter3_reg.read()))) {
        v198_load_reg_707 = v198_q0.read();
        v210_reg_712 = v199_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp3_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln418_fu_589_p2.read()))) {
        v201_addr_2_reg_761 =  (sc_lv<14>) (sext_ln421_fu_615_p1.read());
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        v202_reg_623 = v202_fu_311_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln402_reg_669_pp1_iter6_reg.read()))) {
        v205_addr_2_reg_717 =  (sc_lv<10>) (zext_ln406_fu_555_p1.read());
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln402_reg_669_pp1_iter7_reg.read()))) {
        v211_reg_723 = grp_fu_295_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln402_reg_669_pp1_iter7_reg.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter8.read()))) {
        v212_reg_728 = v205_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp3_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln418_reg_752.read()))) {
        v217_reg_772 = v200_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp3_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln418_reg_752.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter1.read()))) {
        v218_reg_777 = v201_q0.read();
    }
}

void Linear_layer_ds2::thread_add_ln393_fu_363_p2() {
    add_ln393_fu_363_p2 = (!sub_ln393_reg_628.read().is_01() || !zext_ln393_2_fu_359_p1.read().is_01())? sc_lv<15>(): (sc_biguint<15>(sub_ln393_reg_628.read()) + sc_biguint<15>(zext_ln393_2_fu_359_p1.read()));
}

void Linear_layer_ds2::thread_add_ln402_fu_460_p2() {
    add_ln402_fu_460_p2 = (!indvar_flatten_reg_236.read().is_01() || !ap_const_lv22_1.is_01())? sc_lv<22>(): (sc_biguint<22>(indvar_flatten_reg_236.read()) + sc_biguint<22>(ap_const_lv22_1));
}

void Linear_layer_ds2::thread_add_ln405_fu_545_p2() {
    add_ln405_fu_545_p2 = (!sub_ln405_reg_658.read().is_01() || !zext_ln405_3_fu_542_p1.read().is_01())? sc_lv<17>(): (sc_biguint<17>(sub_ln405_reg_658.read()) + sc_biguint<17>(zext_ln405_3_fu_542_p1.read()));
}

void Linear_layer_ds2::thread_add_ln406_fu_531_p2() {
    add_ln406_fu_531_p2 = (!sub_ln406_fu_525_p2.read().is_01() || !zext_ln405_4_fu_500_p1.read().is_01())? sc_lv<23>(): (sc_biguint<23>(sub_ln406_fu_525_p2.read()) + sc_biguint<23>(zext_ln405_4_fu_500_p1.read()));
}

void Linear_layer_ds2::thread_add_ln416_fu_580_p2() {
    add_ln416_fu_580_p2 = (!sub_ln416_reg_663.read().is_01() || !zext_ln416_1_fu_576_p1.read().is_01())? sc_lv<15>(): (sc_biguint<15>(sub_ln416_reg_663.read()) + sc_biguint<15>(zext_ln416_1_fu_576_p1.read()));
}

void Linear_layer_ds2::thread_add_ln421_fu_610_p2() {
    add_ln421_fu_610_p2 = (!sub_ln416_reg_663.read().is_01() || !zext_ln421_fu_606_p1.read().is_01())? sc_lv<15>(): (sc_biguint<15>(sub_ln416_reg_663.read()) + sc_biguint<15>(zext_ln421_fu_606_p1.read()));
}

void Linear_layer_ds2::thread_ap_CS_fsm_pp1_stage0() {
    ap_CS_fsm_pp1_stage0 = ap_CS_fsm.read()[6];
}

void Linear_layer_ds2::thread_ap_CS_fsm_pp2_stage0() {
    ap_CS_fsm_pp2_stage0 = ap_CS_fsm.read()[8];
}

void Linear_layer_ds2::thread_ap_CS_fsm_pp3_stage0() {
    ap_CS_fsm_pp3_stage0 = ap_CS_fsm.read()[10];
}

void Linear_layer_ds2::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void Linear_layer_ds2::thread_ap_CS_fsm_state2() {
    ap_CS_fsm_state2 = ap_CS_fsm.read()[1];
}

void Linear_layer_ds2::thread_ap_CS_fsm_state22() {
    ap_CS_fsm_state22 = ap_CS_fsm.read()[7];
}

void Linear_layer_ds2::thread_ap_CS_fsm_state25() {
    ap_CS_fsm_state25 = ap_CS_fsm.read()[9];
}

void Linear_layer_ds2::thread_ap_CS_fsm_state3() {
    ap_CS_fsm_state3 = ap_CS_fsm.read()[2];
}

void Linear_layer_ds2::thread_ap_CS_fsm_state34() {
    ap_CS_fsm_state34 = ap_CS_fsm.read()[11];
}

void Linear_layer_ds2::thread_ap_CS_fsm_state4() {
    ap_CS_fsm_state4 = ap_CS_fsm.read()[3];
}

void Linear_layer_ds2::thread_ap_CS_fsm_state5() {
    ap_CS_fsm_state5 = ap_CS_fsm.read()[4];
}

void Linear_layer_ds2::thread_ap_CS_fsm_state6() {
    ap_CS_fsm_state6 = ap_CS_fsm.read()[5];
}

void Linear_layer_ds2::thread_ap_block_pp1_stage0() {
    ap_block_pp1_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds2::thread_ap_block_pp1_stage0_11001() {
    ap_block_pp1_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds2::thread_ap_block_pp1_stage0_subdone() {
    ap_block_pp1_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds2::thread_ap_block_pp2_stage0() {
    ap_block_pp2_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds2::thread_ap_block_pp2_stage0_11001() {
    ap_block_pp2_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds2::thread_ap_block_pp2_stage0_subdone() {
    ap_block_pp2_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds2::thread_ap_block_pp3_stage0() {
    ap_block_pp3_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds2::thread_ap_block_pp3_stage0_11001() {
    ap_block_pp3_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds2::thread_ap_block_pp3_stage0_subdone() {
    ap_block_pp3_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds2::thread_ap_block_state10_pp1_stage0_iter3() {
    ap_block_state10_pp1_stage0_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds2::thread_ap_block_state11_pp1_stage0_iter4() {
    ap_block_state11_pp1_stage0_iter4 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds2::thread_ap_block_state12_pp1_stage0_iter5() {
    ap_block_state12_pp1_stage0_iter5 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds2::thread_ap_block_state13_pp1_stage0_iter6() {
    ap_block_state13_pp1_stage0_iter6 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds2::thread_ap_block_state14_pp1_stage0_iter7() {
    ap_block_state14_pp1_stage0_iter7 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds2::thread_ap_block_state15_pp1_stage0_iter8() {
    ap_block_state15_pp1_stage0_iter8 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds2::thread_ap_block_state16_pp1_stage0_iter9() {
    ap_block_state16_pp1_stage0_iter9 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds2::thread_ap_block_state17_pp1_stage0_iter10() {
    ap_block_state17_pp1_stage0_iter10 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds2::thread_ap_block_state18_pp1_stage0_iter11() {
    ap_block_state18_pp1_stage0_iter11 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds2::thread_ap_block_state19_pp1_stage0_iter12() {
    ap_block_state19_pp1_stage0_iter12 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds2::thread_ap_block_state20_pp1_stage0_iter13() {
    ap_block_state20_pp1_stage0_iter13 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds2::thread_ap_block_state21_pp1_stage0_iter14() {
    ap_block_state21_pp1_stage0_iter14 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds2::thread_ap_block_state23_pp2_stage0_iter0() {
    ap_block_state23_pp2_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds2::thread_ap_block_state24_pp2_stage0_iter1() {
    ap_block_state24_pp2_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds2::thread_ap_block_state26_pp3_stage0_iter0() {
    ap_block_state26_pp3_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds2::thread_ap_block_state27_pp3_stage0_iter1() {
    ap_block_state27_pp3_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds2::thread_ap_block_state28_pp3_stage0_iter2() {
    ap_block_state28_pp3_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds2::thread_ap_block_state29_pp3_stage0_iter3() {
    ap_block_state29_pp3_stage0_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds2::thread_ap_block_state30_pp3_stage0_iter4() {
    ap_block_state30_pp3_stage0_iter4 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds2::thread_ap_block_state31_pp3_stage0_iter5() {
    ap_block_state31_pp3_stage0_iter5 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds2::thread_ap_block_state32_pp3_stage0_iter6() {
    ap_block_state32_pp3_stage0_iter6 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds2::thread_ap_block_state33_pp3_stage0_iter7() {
    ap_block_state33_pp3_stage0_iter7 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds2::thread_ap_block_state7_pp1_stage0_iter0() {
    ap_block_state7_pp1_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds2::thread_ap_block_state8_pp1_stage0_iter1() {
    ap_block_state8_pp1_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds2::thread_ap_block_state9_pp1_stage0_iter2() {
    ap_block_state9_pp1_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Linear_layer_ds2::thread_ap_condition_pp1_exit_iter0_state7() {
    if (esl_seteq<1,1,1>(icmp_ln402_fu_454_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp1_exit_iter0_state7 = ap_const_logic_1;
    } else {
        ap_condition_pp1_exit_iter0_state7 = ap_const_logic_0;
    }
}

void Linear_layer_ds2::thread_ap_condition_pp2_exit_iter0_state23() {
    if (esl_seteq<1,1,1>(icmp_ln413_fu_559_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp2_exit_iter0_state23 = ap_const_logic_1;
    } else {
        ap_condition_pp2_exit_iter0_state23 = ap_const_logic_0;
    }
}

void Linear_layer_ds2::thread_ap_condition_pp3_exit_iter0_state26() {
    if (esl_seteq<1,1,1>(icmp_ln418_fu_589_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp3_exit_iter0_state26 = ap_const_logic_1;
    } else {
        ap_condition_pp3_exit_iter0_state26 = ap_const_logic_0;
    }
}

void Linear_layer_ds2::thread_ap_done() {
    if (((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && 
          esl_seteq<1,1,1>(icmp_ln396_fu_373_p2.read(), ap_const_lv1_1)))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void Linear_layer_ds2::thread_ap_enable_pp1() {
    ap_enable_pp1 = (ap_idle_pp1.read() ^ ap_const_logic_1);
}

void Linear_layer_ds2::thread_ap_enable_pp2() {
    ap_enable_pp2 = (ap_idle_pp2.read() ^ ap_const_logic_1);
}

void Linear_layer_ds2::thread_ap_enable_pp3() {
    ap_enable_pp3 = (ap_idle_pp3.read() ^ ap_const_logic_1);
}

void Linear_layer_ds2::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void Linear_layer_ds2::thread_ap_idle_pp1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter4.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter5.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter6.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter7.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter8.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter9.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter10.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter11.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter12.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter13.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter14.read()))) {
        ap_idle_pp1 = ap_const_logic_1;
    } else {
        ap_idle_pp1 = ap_const_logic_0;
    }
}

void Linear_layer_ds2::thread_ap_idle_pp2() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp2_iter1.read()))) {
        ap_idle_pp2 = ap_const_logic_1;
    } else {
        ap_idle_pp2 = ap_const_logic_0;
    }
}

void Linear_layer_ds2::thread_ap_idle_pp3() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp3_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp3_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp3_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp3_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp3_iter4.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp3_iter5.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp3_iter6.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp3_iter7.read()))) {
        ap_idle_pp3 = ap_const_logic_1;
    } else {
        ap_idle_pp3 = ap_const_logic_0;
    }
}

void Linear_layer_ds2::thread_ap_phi_mux_k5_0_phi_fu_251_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(icmp_ln402_reg_669.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_k5_0_phi_fu_251_p4 = select_ln405_1_reg_685.read();
    } else {
        ap_phi_mux_k5_0_phi_fu_251_p4 = k5_0_reg_247.read();
    }
}

void Linear_layer_ds2::thread_ap_ready() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && 
         esl_seteq<1,1,1>(icmp_ln396_fu_373_p2.read(), ap_const_lv1_1))) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void Linear_layer_ds2::thread_grp_fu_291_p0() {
    if ((esl_seteq<1,1,1>(ap_block_pp3_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter2.read()))) {
        grp_fu_291_p0 = v218_reg_777.read();
    } else if ((esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter9.read()))) {
        grp_fu_291_p0 = v212_reg_728.read();
    } else {
        grp_fu_291_p0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void Linear_layer_ds2::thread_grp_fu_291_p1() {
    if ((esl_seteq<1,1,1>(ap_block_pp3_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter2.read()))) {
        grp_fu_291_p1 = v217_reg_772.read();
    } else if ((esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter9.read()))) {
        grp_fu_291_p1 = v211_reg_723.read();
    } else {
        grp_fu_291_p1 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void Linear_layer_ds2::thread_i11_fu_379_p2() {
    i11_fu_379_p2 = (!i11_0_reg_213.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(i11_0_reg_213.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void Linear_layer_ds2::thread_icmp_ln391_fu_305_p2() {
    icmp_ln391_fu_305_p2 = (!v202_0_reg_191.read().is_01() || !ap_const_lv4_C.is_01())? sc_lv<1>(): sc_lv<1>(v202_0_reg_191.read() == ap_const_lv4_C);
}

void Linear_layer_ds2::thread_icmp_ln392_fu_347_p2() {
    icmp_ln392_fu_347_p2 = (!v203_0_reg_202.read().is_01() || !ap_const_lv10_300.is_01())? sc_lv<1>(): sc_lv<1>(v203_0_reg_202.read() == ap_const_lv10_300);
}

void Linear_layer_ds2::thread_icmp_ln396_fu_373_p2() {
    icmp_ln396_fu_373_p2 = (!i11_0_reg_213.read().is_01() || !ap_const_lv4_C.is_01())? sc_lv<1>(): sc_lv<1>(i11_0_reg_213.read() == ap_const_lv4_C);
}

void Linear_layer_ds2::thread_icmp_ln398_fu_385_p2() {
    icmp_ln398_fu_385_p2 = (!j_init5_0_reg_225.read().is_01() || !ap_const_lv10_300.is_01())? sc_lv<1>(): sc_lv<1>(j_init5_0_reg_225.read() == ap_const_lv10_300);
}

void Linear_layer_ds2::thread_icmp_ln402_fu_454_p2() {
    icmp_ln402_fu_454_p2 = (!indvar_flatten_reg_236.read().is_01() || !ap_const_lv22_240000.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten_reg_236.read() == ap_const_lv22_240000);
}

void Linear_layer_ds2::thread_icmp_ln403_fu_472_p2() {
    icmp_ln403_fu_472_p2 = (!j15_0_reg_258.read().is_01() || !ap_const_lv10_300.is_01())? sc_lv<1>(): sc_lv<1>(j15_0_reg_258.read() == ap_const_lv10_300);
}

void Linear_layer_ds2::thread_icmp_ln413_fu_559_p2() {
    icmp_ln413_fu_559_p2 = (!j_back5_0_reg_269.read().is_01() || !ap_const_lv10_300.is_01())? sc_lv<1>(): sc_lv<1>(j_back5_0_reg_269.read() == ap_const_lv10_300);
}

void Linear_layer_ds2::thread_icmp_ln418_fu_589_p2() {
    icmp_ln418_fu_589_p2 = (!j16_0_reg_280.read().is_01() || !ap_const_lv10_300.is_01())? sc_lv<1>(): sc_lv<1>(j16_0_reg_280.read() == ap_const_lv10_300);
}

void Linear_layer_ds2::thread_j15_fu_494_p2() {
    j15_fu_494_p2 = (!select_ln405_fu_478_p3.read().is_01() || !ap_const_lv10_1.is_01())? sc_lv<10>(): (sc_biguint<10>(select_ln405_fu_478_p3.read()) + sc_biguint<10>(ap_const_lv10_1));
}

void Linear_layer_ds2::thread_j16_fu_595_p2() {
    j16_fu_595_p2 = (!j16_0_reg_280.read().is_01() || !ap_const_lv10_1.is_01())? sc_lv<10>(): (sc_biguint<10>(j16_0_reg_280.read()) + sc_biguint<10>(ap_const_lv10_1));
}

void Linear_layer_ds2::thread_j_back5_fu_565_p2() {
    j_back5_fu_565_p2 = (!j_back5_0_reg_269.read().is_01() || !ap_const_lv10_1.is_01())? sc_lv<10>(): (sc_biguint<10>(j_back5_0_reg_269.read()) + sc_biguint<10>(ap_const_lv10_1));
}

void Linear_layer_ds2::thread_j_init5_fu_391_p2() {
    j_init5_fu_391_p2 = (!j_init5_0_reg_225.read().is_01() || !ap_const_lv10_1.is_01())? sc_lv<10>(): (sc_biguint<10>(j_init5_0_reg_225.read()) + sc_biguint<10>(ap_const_lv10_1));
}

void Linear_layer_ds2::thread_k5_fu_466_p2() {
    k5_fu_466_p2 = (!ap_phi_mux_k5_0_phi_fu_251_p4.read().is_01() || !ap_const_lv12_1.is_01())? sc_lv<12>(): (sc_biguint<12>(ap_phi_mux_k5_0_phi_fu_251_p4.read()) + sc_biguint<12>(ap_const_lv12_1));
}

void Linear_layer_ds2::thread_select_ln405_1_fu_486_p3() {
    select_ln405_1_fu_486_p3 = (!icmp_ln403_fu_472_p2.read()[0].is_01())? sc_lv<12>(): ((icmp_ln403_fu_472_p2.read()[0].to_bool())? k5_fu_466_p2.read(): ap_phi_mux_k5_0_phi_fu_251_p4.read());
}

void Linear_layer_ds2::thread_select_ln405_fu_478_p3() {
    select_ln405_fu_478_p3 = (!icmp_ln403_fu_472_p2.read()[0].is_01())? sc_lv<10>(): ((icmp_ln403_fu_472_p2.read()[0].to_bool())? ap_const_lv10_0: j15_0_reg_258.read());
}

void Linear_layer_ds2::thread_sext_ln393_fu_368_p1() {
    sext_ln393_fu_368_p1 = esl_sext<64,15>(add_ln393_fu_363_p2.read());
}

void Linear_layer_ds2::thread_sext_ln405_fu_550_p1() {
    sext_ln405_fu_550_p1 = esl_sext<64,17>(add_ln405_fu_545_p2.read());
}

void Linear_layer_ds2::thread_sext_ln406_fu_537_p1() {
    sext_ln406_fu_537_p1 = esl_sext<64,23>(add_ln406_fu_531_p2.read());
}

void Linear_layer_ds2::thread_sext_ln416_fu_585_p1() {
    sext_ln416_fu_585_p1 = esl_sext<64,15>(add_ln416_reg_742.read());
}

void Linear_layer_ds2::thread_sext_ln421_fu_615_p1() {
    sext_ln421_fu_615_p1 = esl_sext<64,15>(add_ln421_fu_610_p2.read());
}

void Linear_layer_ds2::thread_sub_ln393_fu_341_p2() {
    sub_ln393_fu_341_p2 = (!zext_ln393_fu_325_p1.read().is_01() || !zext_ln393_1_fu_337_p1.read().is_01())? sc_lv<15>(): (sc_biguint<15>(zext_ln393_fu_325_p1.read()) - sc_biguint<15>(zext_ln393_1_fu_337_p1.read()));
}

void Linear_layer_ds2::thread_sub_ln405_fu_430_p2() {
    sub_ln405_fu_430_p2 = (!zext_ln405_fu_410_p1.read().is_01() || !zext_ln405_2_fu_426_p1.read().is_01())? sc_lv<17>(): (sc_biguint<17>(zext_ln405_fu_410_p1.read()) - sc_biguint<17>(zext_ln405_2_fu_426_p1.read()));
}

void Linear_layer_ds2::thread_sub_ln406_fu_525_p2() {
    sub_ln406_fu_525_p2 = (!zext_ln406_1_fu_510_p1.read().is_01() || !zext_ln406_2_fu_521_p1.read().is_01())? sc_lv<23>(): (sc_biguint<23>(zext_ln406_1_fu_510_p1.read()) - sc_biguint<23>(zext_ln406_2_fu_521_p1.read()));
}

void Linear_layer_ds2::thread_sub_ln416_fu_448_p2() {
    sub_ln416_fu_448_p2 = (!zext_ln405_1_fu_422_p1.read().is_01() || !zext_ln416_fu_444_p1.read().is_01())? sc_lv<15>(): (sc_biguint<15>(zext_ln405_1_fu_422_p1.read()) - sc_biguint<15>(zext_ln416_fu_444_p1.read()));
}

void Linear_layer_ds2::thread_tmp_27_fu_317_p3() {
    tmp_27_fu_317_p3 = esl_concat<4,10>(v202_0_reg_191.read(), ap_const_lv10_0);
}

void Linear_layer_ds2::thread_tmp_28_fu_329_p3() {
    tmp_28_fu_329_p3 = esl_concat<4,8>(v202_0_reg_191.read(), ap_const_lv8_0);
}

void Linear_layer_ds2::thread_tmp_29_fu_402_p3() {
    tmp_29_fu_402_p3 = esl_concat<4,12>(i11_0_reg_213.read(), ap_const_lv12_0);
}

void Linear_layer_ds2::thread_tmp_30_fu_414_p3() {
    tmp_30_fu_414_p3 = esl_concat<4,10>(i11_0_reg_213.read(), ap_const_lv10_0);
}

void Linear_layer_ds2::thread_tmp_31_fu_436_p3() {
    tmp_31_fu_436_p3 = esl_concat<4,8>(i11_0_reg_213.read(), ap_const_lv8_0);
}

void Linear_layer_ds2::thread_tmp_32_fu_503_p3() {
    tmp_32_fu_503_p3 = esl_concat<10,12>(select_ln405_reg_678.read(), ap_const_lv12_0);
}

void Linear_layer_ds2::thread_tmp_33_fu_514_p3() {
    tmp_33_fu_514_p3 = esl_concat<10,10>(select_ln405_reg_678.read(), ap_const_lv10_0);
}

void Linear_layer_ds2::thread_v198_address0() {
    v198_address0 =  (sc_lv<16>) (sext_ln405_fu_550_p1.read());
}

void Linear_layer_ds2::thread_v198_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter3.read()))) {
        v198_ce0 = ap_const_logic_1;
    } else {
        v198_ce0 = ap_const_logic_0;
    }
}

void Linear_layer_ds2::thread_v199_address0() {
    v199_address0 =  (sc_lv<22>) (sext_ln406_fu_537_p1.read());
}

void Linear_layer_ds2::thread_v199_ce0() {
    if (((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read())) || 
         (esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter2.read())) || 
         (esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter3.read())) || 
         (esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter4.read())))) {
        v199_ce0 = ap_const_logic_1;
    } else {
        v199_ce0 = ap_const_logic_0;
    }
}

void Linear_layer_ds2::thread_v200_address0() {
    v200_address0 =  (sc_lv<10>) (zext_ln420_fu_601_p1.read());
}

void Linear_layer_ds2::thread_v200_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp3_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter0.read()))) {
        v200_ce0 = ap_const_logic_1;
    } else {
        v200_ce0 = ap_const_logic_0;
    }
}

void Linear_layer_ds2::thread_v201_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp3_stage0.read(), ap_const_boolean_0))) {
        v201_address0 =  (sc_lv<14>) (sext_ln421_fu_615_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()))) {
        v201_address0 =  (sc_lv<14>) (sext_ln416_fu_585_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        v201_address0 =  (sc_lv<14>) (sext_ln393_fu_368_p1.read());
    } else {
        v201_address0 =  (sc_lv<14>) ("XXXXXXXXXXXXXX");
    }
}

void Linear_layer_ds2::thread_v201_address1() {
    v201_address1 = v201_addr_2_reg_761_pp3_iter6_reg.read();
}

void Linear_layer_ds2::thread_v201_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) || 
         (esl_seteq<1,1,1>(ap_block_pp3_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp3_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read())))) {
        v201_ce0 = ap_const_logic_1;
    } else {
        v201_ce0 = ap_const_logic_0;
    }
}

void Linear_layer_ds2::thread_v201_ce1() {
    if ((esl_seteq<1,1,1>(ap_block_pp3_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter7.read()))) {
        v201_ce1 = ap_const_logic_1;
    } else {
        v201_ce1 = ap_const_logic_0;
    }
}

void Linear_layer_ds2::thread_v201_d0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()))) {
        v201_d0 = v205_q1.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        v201_d0 = ap_const_lv32_0;
    } else {
        v201_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void Linear_layer_ds2::thread_v201_d1() {
    v201_d1 = reg_299.read();
}

void Linear_layer_ds2::thread_v201_we0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln392_fu_347_p2.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln413_reg_733.read())))) {
        v201_we0 = ap_const_logic_1;
    } else {
        v201_we0 = ap_const_logic_0;
    }
}

void Linear_layer_ds2::thread_v201_we1() {
    if ((esl_seteq<1,1,1>(ap_block_pp3_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter7.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln418_reg_752_pp3_iter6_reg.read()))) {
        v201_we1 = ap_const_logic_1;
    } else {
        v201_we1 = ap_const_logic_0;
    }
}

void Linear_layer_ds2::thread_v202_fu_311_p2() {
    v202_fu_311_p2 = (!v202_0_reg_191.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(v202_0_reg_191.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void Linear_layer_ds2::thread_v203_fu_353_p2() {
    v203_fu_353_p2 = (!v203_0_reg_202.read().is_01() || !ap_const_lv10_1.is_01())? sc_lv<10>(): (sc_biguint<10>(v203_0_reg_202.read()) + sc_biguint<10>(ap_const_lv10_1));
}

void Linear_layer_ds2::thread_v205_address0() {
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter7.read()))) {
        v205_address0 =  (sc_lv<10>) (zext_ln406_fu_555_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
        v205_address0 =  (sc_lv<10>) (zext_ln400_fu_397_p1.read());
    } else {
        v205_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void Linear_layer_ds2::thread_v205_address1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp2_stage0.read(), ap_const_boolean_0))) {
        v205_address1 =  (sc_lv<10>) (zext_ln415_fu_571_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter14.read()))) {
        v205_address1 = v205_addr_2_reg_717_pp1_iter13_reg.read();
    } else {
        v205_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void Linear_layer_ds2::thread_v205_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) || 
         (esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter7.read())))) {
        v205_ce0 = ap_const_logic_1;
    } else {
        v205_ce0 = ap_const_logic_0;
    }
}

void Linear_layer_ds2::thread_v205_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp2_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp2_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter14.read())))) {
        v205_ce1 = ap_const_logic_1;
    } else {
        v205_ce1 = ap_const_logic_0;
    }
}

void Linear_layer_ds2::thread_v205_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln398_fu_385_p2.read()))) {
        v205_we0 = ap_const_logic_1;
    } else {
        v205_we0 = ap_const_logic_0;
    }
}

void Linear_layer_ds2::thread_v205_we1() {
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter14.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln402_reg_669_pp1_iter13_reg.read()))) {
        v205_we1 = ap_const_logic_1;
    } else {
        v205_we1 = ap_const_logic_0;
    }
}

void Linear_layer_ds2::thread_zext_ln393_1_fu_337_p1() {
    zext_ln393_1_fu_337_p1 = esl_zext<15,12>(tmp_28_fu_329_p3.read());
}

void Linear_layer_ds2::thread_zext_ln393_2_fu_359_p1() {
    zext_ln393_2_fu_359_p1 = esl_zext<15,10>(v203_0_reg_202.read());
}

void Linear_layer_ds2::thread_zext_ln393_fu_325_p1() {
    zext_ln393_fu_325_p1 = esl_zext<15,14>(tmp_27_fu_317_p3.read());
}

void Linear_layer_ds2::thread_zext_ln400_fu_397_p1() {
    zext_ln400_fu_397_p1 = esl_zext<64,10>(j_init5_0_reg_225.read());
}

void Linear_layer_ds2::thread_zext_ln405_1_fu_422_p1() {
    zext_ln405_1_fu_422_p1 = esl_zext<15,14>(tmp_30_fu_414_p3.read());
}

void Linear_layer_ds2::thread_zext_ln405_2_fu_426_p1() {
    zext_ln405_2_fu_426_p1 = esl_zext<17,14>(tmp_30_fu_414_p3.read());
}

void Linear_layer_ds2::thread_zext_ln405_3_fu_542_p1() {
    zext_ln405_3_fu_542_p1 = esl_zext<17,12>(select_ln405_1_reg_685_pp1_iter2_reg.read());
}

void Linear_layer_ds2::thread_zext_ln405_4_fu_500_p1() {
    zext_ln405_4_fu_500_p1 = esl_zext<23,12>(select_ln405_1_reg_685.read());
}

void Linear_layer_ds2::thread_zext_ln405_fu_410_p1() {
    zext_ln405_fu_410_p1 = esl_zext<17,16>(tmp_29_fu_402_p3.read());
}

void Linear_layer_ds2::thread_zext_ln406_1_fu_510_p1() {
    zext_ln406_1_fu_510_p1 = esl_zext<23,22>(tmp_32_fu_503_p3.read());
}

void Linear_layer_ds2::thread_zext_ln406_2_fu_521_p1() {
    zext_ln406_2_fu_521_p1 = esl_zext<23,20>(tmp_33_fu_514_p3.read());
}

void Linear_layer_ds2::thread_zext_ln406_fu_555_p1() {
    zext_ln406_fu_555_p1 = esl_zext<64,10>(select_ln405_reg_678_pp1_iter6_reg.read());
}

void Linear_layer_ds2::thread_zext_ln415_fu_571_p1() {
    zext_ln415_fu_571_p1 = esl_zext<64,10>(j_back5_0_reg_269.read());
}

void Linear_layer_ds2::thread_zext_ln416_1_fu_576_p1() {
    zext_ln416_1_fu_576_p1 = esl_zext<15,10>(j_back5_0_reg_269.read());
}

void Linear_layer_ds2::thread_zext_ln416_fu_444_p1() {
    zext_ln416_fu_444_p1 = esl_zext<15,12>(tmp_31_fu_436_p3.read());
}

void Linear_layer_ds2::thread_zext_ln420_fu_601_p1() {
    zext_ln420_fu_601_p1 = esl_zext<64,10>(j16_0_reg_280.read());
}

void Linear_layer_ds2::thread_zext_ln421_fu_606_p1() {
    zext_ln421_fu_606_p1 = esl_zext<15,10>(j16_0_reg_280.read());
}

void Linear_layer_ds2::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(icmp_ln391_fu_305_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state4;
            } else {
                ap_NS_fsm = ap_ST_fsm_state3;
            }
            break;
        case 4 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln392_fu_347_p2.read()))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state3;
            }
            break;
        case 8 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && esl_seteq<1,1,1>(icmp_ln396_fu_373_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state1;
            } else {
                ap_NS_fsm = ap_ST_fsm_state5;
            }
            break;
        case 16 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln398_fu_385_p2.read()))) {
                ap_NS_fsm = ap_ST_fsm_state5;
            } else {
                ap_NS_fsm = ap_ST_fsm_state6;
            }
            break;
        case 32 : 
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            break;
        case 64 : 
            if ((!(esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter14.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp1_iter13.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln402_fu_454_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp1_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            } else if (((esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter14.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp1_iter13.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln402_fu_454_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp1_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state22;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            }
            break;
        case 128 : 
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            break;
        case 256 : 
            if (!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln413_fu_559_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp2_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp2_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln413_fu_559_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state25;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            }
            break;
        case 512 : 
            ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            break;
        case 1024 : 
            if ((!(esl_seteq<1,1,1>(ap_block_pp3_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter7.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp3_iter6.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp3_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln418_fu_589_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp3_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            } else if (((esl_seteq<1,1,1>(ap_block_pp3_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter7.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp3_iter6.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp3_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp3_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln418_fu_589_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp3_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state34;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            }
            break;
        case 2048 : 
            ap_NS_fsm = ap_ST_fsm_state4;
            break;
        default : 
            ap_NS_fsm =  (sc_lv<12>) ("XXXXXXXXXXXX");
            break;
    }
}

}

