// SPDX-License-Identifier: Apache-2.0
// SPDX-FileCopyrightText: 2025 Jianhao Ye <Clo91eaf@qq.com>

package me.jiuyang.rvcover

import me.jiuyang.smtlib.default.{*, given}
import me.jiuyang.smtlib.tpe.*

import org.llvm.mlir.scalalib.capi.ir.{Block, Context, Location, LocationApi, Operation, Type, Value, given}

import java.lang.foreign.Arena
// format: off
// ================= AUTO GENERATED BY GenerateConstraints.scala =======================def isShift()(using Arena, Context, Block, Index, Recipe): Ref[Bool] = (isVnsraWi() | isVnsraWv() | isVnsraWx() | isVnsrlWi() | isVnsrlWv() | isVnsrlWx() | isVsllVi() | isVsllVv() | isVsllVx() | isVsraVi() | isVsraVv() | isVsraVx() | isVsrlVi() | isVsrlVv() | isVsrlVx() | isVssraVi() | isVssraVv() | isVssraVx() | isVssrlVi() | isVssrlVv() | isVssrlVx()) & (!isVaaddVv() | !isVaaddVx() | !isVaadduVv() | !isVaadduVx() | !isVadcVim() | !isVadcVvm() | !isVadcVxm() | !isVaddVi() | !isVaddVv() | !isVaddVx() | !isVandVi() | !isVandVv() | !isVandVx() | !isVasubVv() | !isVasubVx() | !isVasubuVv() | !isVasubuVx() | !isVcompressVm() | !isVcpopM() | !isVdivVv() | !isVdivVx() | !isVdivuVv() | !isVdivuVx() | !isVfaddVf() | !isVfaddVv() | !isVfclassV() | !isVfcvtFXV() | !isVfcvtFXuV() | !isVfcvtRtzXFV() | !isVfcvtRtzXuFV() | !isVfcvtXFV() | !isVfcvtXuFV() | !isVfdivVf() | !isVfdivVv() | !isVfirstM() | !isVfmaccVf() | !isVfmaccVv() | !isVfmaddVf() | !isVfmaddVv() | !isVfmaxVf() | !isVfmaxVv() | !isVfmergeVfm() | !isVfminVf() | !isVfminVv() | !isVfmsacVf() | !isVfmsacVv() | !isVfmsubVf() | !isVfmsubVv() | !isVfmulVf() | !isVfmulVv() | !isVfmvFS() | !isVfmvSF() | !isVfmvVF() | !isVfncvtFFW() | !isVfncvtFXW() | !isVfncvtFXuW() | !isVfncvtRodFFW() | !isVfncvtRtzXFW() | !isVfncvtRtzXuFW() | !isVfncvtXFW() | !isVfncvtXuFW() | !isVfnmaccVf() | !isVfnmaccVv() | !isVfnmaddVf() | !isVfnmaddVv() | !isVfnmsacVf() | !isVfnmsacVv() | !isVfnmsubVf() | !isVfnmsubVv() | !isVfrdivVf() | !isVfrec7V() | !isVfredmaxVs() | !isVfredminVs() | !isVfredosumVs() | !isVfredusumVs() | !isVfrsqrt7V() | !isVfrsubVf() | !isVfsgnjVf() | !isVfsgnjVv() | !isVfsgnjnVf() | !isVfsgnjnVv() | !isVfsgnjxVf() | !isVfsgnjxVv() | !isVfslide1downVf() | !isVfslide1upVf() | !isVfsqrtV() | !isVfsubVf() | !isVfsubVv() | !isVfwaddVf() | !isVfwaddVv() | !isVfwaddWf() | !isVfwaddWv() | !isVfwcvtFFV() | !isVfwcvtFXV() | !isVfwcvtFXuV() | !isVfwcvtRtzXFV() | !isVfwcvtRtzXuFV() | !isVfwcvtXFV() | !isVfwcvtXuFV() | !isVfwmaccVf() | !isVfwmaccVv() | !isVfwmsacVf() | !isVfwmsacVv() | !isVfwmulVf() | !isVfwmulVv() | !isVfwnmaccVf() | !isVfwnmaccVv() | !isVfwnmsacVf() | !isVfwnmsacVv() | !isVfwredosumVs() | !isVfwredusumVs() | !isVfwsubVf() | !isVfwsubVv() | !isVfwsubWf() | !isVfwsubWv() | !isVidV() | !isViotaM() | !isVl1re16V() | !isVl1re32V() | !isVl1re64V() | !isVl1re8V() | !isVl2re16V() | !isVl2re32V() | !isVl2re64V() | !isVl2re8V() | !isVl4re16V() | !isVl4re32V() | !isVl4re64V() | !isVl4re8V() | !isVl8re16V() | !isVl8re32V() | !isVl8re64V() | !isVl8re8V() | !isVle16V() | !isVle16ffV() | !isVle32V() | !isVle32ffV() | !isVle64V() | !isVle64ffV() | !isVle8V() | !isVle8ffV() | !isVlmV() | !isVloxei16V() | !isVloxei32V() | !isVloxei64V() | !isVloxei8V() | !isVlse16V() | !isVlse32V() | !isVlse64V() | !isVlse8V() | !isVluxei16V() | !isVluxei32V() | !isVluxei64V() | !isVluxei8V() | !isVmaccVv() | !isVmaccVx() | !isVmadcVi() | !isVmadcVim() | !isVmadcVv() | !isVmadcVvm() | !isVmadcVx() | !isVmadcVxm() | !isVmaddVv() | !isVmaddVx() | !isVmandMm() | !isVmandnMm() | !isVmaxVv() | !isVmaxVx() | !isVmaxuVv() | !isVmaxuVx() | !isVmergeVim() | !isVmergeVvm() | !isVmergeVxm() | !isVmfeqVf() | !isVmfeqVv() | !isVmfgeVf() | !isVmfgtVf() | !isVmfleVf() | !isVmfleVv() | !isVmfltVf() | !isVmfltVv() | !isVmfneVf() | !isVmfneVv() | !isVminVv() | !isVminVx() | !isVminuVv() | !isVminuVx() | !isVmnandMm() | !isVmnorMm() | !isVmorMm() | !isVmornMm() | !isVmsbcVv() | !isVmsbcVvm() | !isVmsbcVx() | !isVmsbcVxm() | !isVmsbfM() | !isVmseqVi() | !isVmseqVv() | !isVmseqVx() | !isVmsgtVi() | !isVmsgtVx() | !isVmsgtuVi() | !isVmsgtuVx() | !isVmsifM() | !isVmsleVi() | !isVmsleVv() | !isVmsleVx() | !isVmsleuVi() | !isVmsleuVv() | !isVmsleuVx() | !isVmsltVv() | !isVmsltVx() | !isVmsltuVv() | !isVmsltuVx() | !isVmsneVi() | !isVmsneVv() | !isVmsneVx() | !isVmsofM() | !isVmulVv() | !isVmulVx() | !isVmulhVv() | !isVmulhVx() | !isVmulhsuVv() | !isVmulhsuVx() | !isVmulhuVv() | !isVmulhuVx() | !isVmvSX() | !isVmvVI() | !isVmvVV() | !isVmvVX() | !isVmvXS() | !isVmv1rV() | !isVmv2rV() | !isVmv4rV() | !isVmv8rV() | !isVmxnorMm() | !isVmxorMm() | !isVnclipWi() | !isVnclipWv() | !isVnclipWx() | !isVnclipuWi() | !isVnclipuWv() | !isVnclipuWx() | !isVnmsacVv() | !isVnmsacVx() | !isVnmsubVv() | !isVnmsubVx() | !isVorVi() | !isVorVv() | !isVorVx() | !isVredandVs() | !isVredmaxVs() | !isVredmaxuVs() | !isVredminVs() | !isVredminuVs() | !isVredorVs() | !isVredsumVs() | !isVredxorVs() | !isVremVv() | !isVremVx() | !isVremuVv() | !isVremuVx() | !isVrgatherVi() | !isVrgatherVv() | !isVrgatherVx() | !isVrgatherei16Vv() | !isVrsubVi() | !isVrsubVx() | !isVs1rV() | !isVs2rV() | !isVs4rV() | !isVs8rV() | !isVsaddVi() | !isVsaddVv() | !isVsaddVx() | !isVsadduVi() | !isVsadduVv() | !isVsadduVx() | !isVsbcVvm() | !isVsbcVxm() | !isVse16V() | !isVse32V() | !isVse64V() | !isVse8V() | !isVsextVf2() | !isVsextVf4() | !isVsextVf8() | !isVslide1downVx() | !isVslide1upVx() | !isVslidedownVi() | !isVslidedownVx() | !isVslideupVi() | !isVslideupVx() | !isVsmV() | !isVsmulVv() | !isVsmulVx() | !isVsoxei16V() | !isVsoxei32V() | !isVsoxei64V() | !isVsoxei8V() | !isVsse16V() | !isVsse32V() | !isVsse64V() | !isVsse8V() | !isVssubVv() | !isVssubVx() | !isVssubuVv() | !isVssubuVx() | !isVsubVv() | !isVsubVx() | !isVsuxei16V() | !isVsuxei32V() | !isVsuxei64V() | !isVsuxei8V() | !isVwaddVv() | !isVwaddVx() | !isVwaddWv() | !isVwaddWx() | !isVwadduVv() | !isVwadduVx() | !isVwadduWv() | !isVwadduWx() | !isVwmaccVv() | !isVwmaccVx() | !isVwmaccsuVv() | !isVwmaccsuVx() | !isVwmaccuVv() | !isVwmaccuVx() | !isVwmaccusVx() | !isVwmulVv() | !isVwmulVx() | !isVwmulsuVv() | !isVwmulsuVx() | !isVwmuluVv() | !isVwmuluVx() | !isVwredsumVs() | !isVwredsumuVs() | !isVwsubVv() | !isVwsubVx() | !isVwsubWv() | !isVwsubWx() | !isVwsubuVv() | !isVwsubuVx() | !isVwsubuWv() | !isVwsubuWx() | !isVxorVi() | !isVxorVv() | !isVxorVx() | !isVzextVf2() | !isVzextVf4() | !isVzextVf8())
def isOther()(using Arena, Context, Block, Index, Recipe): Ref[Bool] = (isVcpopM() | isVfirstM() | isVfmergeVfm() | isVfmvSF() | isVfmvVF() | isVidV() | isVmergeVim() | isVmergeVvm() | isVmergeVxm() | isVmsbfM() | isVmsifM() | isVmsofM() | isVmvSX() | isVmvVI() | isVmvVV() | isVmvVX() | isVmvXS() | isVnclipWi() | isVnclipWv() | isVnclipWx() | isVnclipuWi() | isVnclipuWv() | isVnclipuWx() | isVrgatherVi() | isVrgatherVv() | isVrgatherVx() | isVrgatherei16Vv()) & (!isVaaddVv() | !isVaaddVx() | !isVaadduVv() | !isVaadduVx() | !isVadcVim() | !isVadcVvm() | !isVadcVxm() | !isVaddVi() | !isVaddVv() | !isVaddVx() | !isVandVi() | !isVandVv() | !isVandVx() | !isVasubVv() | !isVasubVx() | !isVasubuVv() | !isVasubuVx() | !isVcompressVm() | !isVdivVv() | !isVdivVx() | !isVdivuVv() | !isVdivuVx() | !isVfaddVf() | !isVfaddVv() | !isVfclassV() | !isVfcvtFXV() | !isVfcvtFXuV() | !isVfcvtRtzXFV() | !isVfcvtRtzXuFV() | !isVfcvtXFV() | !isVfcvtXuFV() | !isVfdivVf() | !isVfdivVv() | !isVfmaccVf() | !isVfmaccVv() | !isVfmaddVf() | !isVfmaddVv() | !isVfmaxVf() | !isVfmaxVv() | !isVfminVf() | !isVfminVv() | !isVfmsacVf() | !isVfmsacVv() | !isVfmsubVf() | !isVfmsubVv() | !isVfmulVf() | !isVfmulVv() | !isVfmvFS() | !isVfncvtFFW() | !isVfncvtFXW() | !isVfncvtFXuW() | !isVfncvtRodFFW() | !isVfncvtRtzXFW() | !isVfncvtRtzXuFW() | !isVfncvtXFW() | !isVfncvtXuFW() | !isVfnmaccVf() | !isVfnmaccVv() | !isVfnmaddVf() | !isVfnmaddVv() | !isVfnmsacVf() | !isVfnmsacVv() | !isVfnmsubVf() | !isVfnmsubVv() | !isVfrdivVf() | !isVfrec7V() | !isVfredmaxVs() | !isVfredminVs() | !isVfredosumVs() | !isVfredusumVs() | !isVfrsqrt7V() | !isVfrsubVf() | !isVfsgnjVf() | !isVfsgnjVv() | !isVfsgnjnVf() | !isVfsgnjnVv() | !isVfsgnjxVf() | !isVfsgnjxVv() | !isVfslide1downVf() | !isVfslide1upVf() | !isVfsqrtV() | !isVfsubVf() | !isVfsubVv() | !isVfwaddVf() | !isVfwaddVv() | !isVfwaddWf() | !isVfwaddWv() | !isVfwcvtFFV() | !isVfwcvtFXV() | !isVfwcvtFXuV() | !isVfwcvtRtzXFV() | !isVfwcvtRtzXuFV() | !isVfwcvtXFV() | !isVfwcvtXuFV() | !isVfwmaccVf() | !isVfwmaccVv() | !isVfwmsacVf() | !isVfwmsacVv() | !isVfwmulVf() | !isVfwmulVv() | !isVfwnmaccVf() | !isVfwnmaccVv() | !isVfwnmsacVf() | !isVfwnmsacVv() | !isVfwredosumVs() | !isVfwredusumVs() | !isVfwsubVf() | !isVfwsubVv() | !isVfwsubWf() | !isVfwsubWv() | !isViotaM() | !isVl1re16V() | !isVl1re32V() | !isVl1re64V() | !isVl1re8V() | !isVl2re16V() | !isVl2re32V() | !isVl2re64V() | !isVl2re8V() | !isVl4re16V() | !isVl4re32V() | !isVl4re64V() | !isVl4re8V() | !isVl8re16V() | !isVl8re32V() | !isVl8re64V() | !isVl8re8V() | !isVle16V() | !isVle16ffV() | !isVle32V() | !isVle32ffV() | !isVle64V() | !isVle64ffV() | !isVle8V() | !isVle8ffV() | !isVlmV() | !isVloxei16V() | !isVloxei32V() | !isVloxei64V() | !isVloxei8V() | !isVlse16V() | !isVlse32V() | !isVlse64V() | !isVlse8V() | !isVluxei16V() | !isVluxei32V() | !isVluxei64V() | !isVluxei8V() | !isVmaccVv() | !isVmaccVx() | !isVmadcVi() | !isVmadcVim() | !isVmadcVv() | !isVmadcVvm() | !isVmadcVx() | !isVmadcVxm() | !isVmaddVv() | !isVmaddVx() | !isVmandMm() | !isVmandnMm() | !isVmaxVv() | !isVmaxVx() | !isVmaxuVv() | !isVmaxuVx() | !isVmfeqVf() | !isVmfeqVv() | !isVmfgeVf() | !isVmfgtVf() | !isVmfleVf() | !isVmfleVv() | !isVmfltVf() | !isVmfltVv() | !isVmfneVf() | !isVmfneVv() | !isVminVv() | !isVminVx() | !isVminuVv() | !isVminuVx() | !isVmnandMm() | !isVmnorMm() | !isVmorMm() | !isVmornMm() | !isVmsbcVv() | !isVmsbcVvm() | !isVmsbcVx() | !isVmsbcVxm() | !isVmseqVi() | !isVmseqVv() | !isVmseqVx() | !isVmsgtVi() | !isVmsgtVx() | !isVmsgtuVi() | !isVmsgtuVx() | !isVmsleVi() | !isVmsleVv() | !isVmsleVx() | !isVmsleuVi() | !isVmsleuVv() | !isVmsleuVx() | !isVmsltVv() | !isVmsltVx() | !isVmsltuVv() | !isVmsltuVx() | !isVmsneVi() | !isVmsneVv() | !isVmsneVx() | !isVmulVv() | !isVmulVx() | !isVmulhVv() | !isVmulhVx() | !isVmulhsuVv() | !isVmulhsuVx() | !isVmulhuVv() | !isVmulhuVx() | !isVmv1rV() | !isVmv2rV() | !isVmv4rV() | !isVmv8rV() | !isVmxnorMm() | !isVmxorMm() | !isVnmsacVv() | !isVnmsacVx() | !isVnmsubVv() | !isVnmsubVx() | !isVnsraWi() | !isVnsraWv() | !isVnsraWx() | !isVnsrlWi() | !isVnsrlWv() | !isVnsrlWx() | !isVorVi() | !isVorVv() | !isVorVx() | !isVredandVs() | !isVredmaxVs() | !isVredmaxuVs() | !isVredminVs() | !isVredminuVs() | !isVredorVs() | !isVredsumVs() | !isVredxorVs() | !isVremVv() | !isVremVx() | !isVremuVv() | !isVremuVx() | !isVrsubVi() | !isVrsubVx() | !isVs1rV() | !isVs2rV() | !isVs4rV() | !isVs8rV() | !isVsaddVi() | !isVsaddVv() | !isVsaddVx() | !isVsadduVi() | !isVsadduVv() | !isVsadduVx() | !isVsbcVvm() | !isVsbcVxm() | !isVse16V() | !isVse32V() | !isVse64V() | !isVse8V() | !isVsextVf2() | !isVsextVf4() | !isVsextVf8() | !isVslide1downVx() | !isVslide1upVx() | !isVslidedownVi() | !isVslidedownVx() | !isVslideupVi() | !isVslideupVx() | !isVsllVi() | !isVsllVv() | !isVsllVx() | !isVsmV() | !isVsmulVv() | !isVsmulVx() | !isVsoxei16V() | !isVsoxei32V() | !isVsoxei64V() | !isVsoxei8V() | !isVsraVi() | !isVsraVv() | !isVsraVx() | !isVsrlVi() | !isVsrlVv() | !isVsrlVx() | !isVsse16V() | !isVsse32V() | !isVsse64V() | !isVsse8V() | !isVssraVi() | !isVssraVv() | !isVssraVx() | !isVssrlVi() | !isVssrlVv() | !isVssrlVx() | !isVssubVv() | !isVssubVx() | !isVssubuVv() | !isVssubuVx() | !isVsubVv() | !isVsubVx() | !isVsuxei16V() | !isVsuxei32V() | !isVsuxei64V() | !isVsuxei8V() | !isVwaddVv() | !isVwaddVx() | !isVwaddWv() | !isVwaddWx() | !isVwadduVv() | !isVwadduVx() | !isVwadduWv() | !isVwadduWx() | !isVwmaccVv() | !isVwmaccVx() | !isVwmaccsuVv() | !isVwmaccsuVx() | !isVwmaccuVv() | !isVwmaccuVx() | !isVwmaccusVx() | !isVwmulVv() | !isVwmulVx() | !isVwmulsuVv() | !isVwmulsuVx() | !isVwmuluVv() | !isVwmuluVx() | !isVwredsumVs() | !isVwredsumuVs() | !isVwsubVv() | !isVwsubVx() | !isVwsubWv() | !isVwsubWx() | !isVwsubuVv() | !isVwsubuVx() | !isVwsubuWv() | !isVwsubuWx() | !isVxorVi() | !isVxorVv() | !isVxorVx() | !isVzextVf2() | !isVzextVf4() | !isVzextVf8())
def isUnsigned1()(using Arena, Context, Block, Index, Recipe): Ref[Bool] = (isVaadduVv() | isVaadduVx() | isVasubuVv() | isVasubuVx() | isVcpopM() | isVdivuVv() | isVdivuVx() | isVfcvtFXuV() | isVfcvtRtzXuFV() | isVfirstM() | isVidV() | isViotaM() | isVmadcVi() | isVmadcVim() | isVmadcVv() | isVmadcVvm() | isVmadcVx() | isVmadcVxm() | isVmaxuVv() | isVmaxuVx() | isVminuVv() | isVminuVx() | isVmsbcVv() | isVmsbcVvm() | isVmsbcVx() | isVmsbcVxm() | isVmsbfM() | isVmsgtuVi() | isVmsgtuVx() | isVmsifM() | isVmsleuVi() | isVmsleuVv() | isVmsleuVx() | isVmsltuVv() | isVmsltuVx() | isVmsofM() | isVmulhuVv() | isVmulhuVx() | isVmvSX() | isVmvXS() | isVnclipuWi() | isVnclipuWv() | isVnclipuWx() | isVnsrlWi() | isVnsrlWv() | isVnsrlWx() | isVredmaxuVs() | isVredminuVs() | isVremuVv() | isVremuVx() | isVsadduVi() | isVsadduVv() | isVsadduVx() | isVsextVf2() | isVsextVf4() | isVsextVf8() | isVsllVi() | isVsllVv() | isVsllVx() | isVsrlVi() | isVsrlVv() | isVsrlVx() | isVssrlVi() | isVssrlVv() | isVssrlVx() | isVssubuVv() | isVssubuVx() | isVwadduVv() | isVwadduVx() | isVwadduWv() | isVwadduWx() | isVwmaccsuVv() | isVwmaccsuVx() | isVwmaccuVv() | isVwmaccuVx() | isVwmuluVv() | isVwmuluVx() | isVwredsumuVs() | isVwsubuVv() | isVwsubuVx() | isVwsubuWv() | isVwsubuWx() | isVzextVf2() | isVzextVf4() | isVzextVf8()) & (!isVaaddVv() | !isVaaddVx() | !isVadcVim() | !isVadcVvm() | !isVadcVxm() | !isVaddVi() | !isVaddVv() | !isVaddVx() | !isVandVi() | !isVandVv() | !isVandVx() | !isVasubVv() | !isVasubVx() | !isVcompressVm() | !isVdivVv() | !isVdivVx() | !isVfaddVf() | !isVfaddVv() | !isVfclassV() | !isVfcvtFXV() | !isVfcvtRtzXFV() | !isVfcvtXFV() | !isVfcvtXuFV() | !isVfdivVf() | !isVfdivVv() | !isVfmaccVf() | !isVfmaccVv() | !isVfmaddVf() | !isVfmaddVv() | !isVfmaxVf() | !isVfmaxVv() | !isVfmergeVfm() | !isVfminVf() | !isVfminVv() | !isVfmsacVf() | !isVfmsacVv() | !isVfmsubVf() | !isVfmsubVv() | !isVfmulVf() | !isVfmulVv() | !isVfmvFS() | !isVfmvSF() | !isVfmvVF() | !isVfncvtFFW() | !isVfncvtFXW() | !isVfncvtFXuW() | !isVfncvtRodFFW() | !isVfncvtRtzXFW() | !isVfncvtRtzXuFW() | !isVfncvtXFW() | !isVfncvtXuFW() | !isVfnmaccVf() | !isVfnmaccVv() | !isVfnmaddVf() | !isVfnmaddVv() | !isVfnmsacVf() | !isVfnmsacVv() | !isVfnmsubVf() | !isVfnmsubVv() | !isVfrdivVf() | !isVfrec7V() | !isVfredmaxVs() | !isVfredminVs() | !isVfredosumVs() | !isVfredusumVs() | !isVfrsqrt7V() | !isVfrsubVf() | !isVfsgnjVf() | !isVfsgnjVv() | !isVfsgnjnVf() | !isVfsgnjnVv() | !isVfsgnjxVf() | !isVfsgnjxVv() | !isVfslide1downVf() | !isVfslide1upVf() | !isVfsqrtV() | !isVfsubVf() | !isVfsubVv() | !isVfwaddVf() | !isVfwaddVv() | !isVfwaddWf() | !isVfwaddWv() | !isVfwcvtFFV() | !isVfwcvtFXV() | !isVfwcvtFXuV() | !isVfwcvtRtzXFV() | !isVfwcvtRtzXuFV() | !isVfwcvtXFV() | !isVfwcvtXuFV() | !isVfwmaccVf() | !isVfwmaccVv() | !isVfwmsacVf() | !isVfwmsacVv() | !isVfwmulVf() | !isVfwmulVv() | !isVfwnmaccVf() | !isVfwnmaccVv() | !isVfwnmsacVf() | !isVfwnmsacVv() | !isVfwredosumVs() | !isVfwredusumVs() | !isVfwsubVf() | !isVfwsubVv() | !isVfwsubWf() | !isVfwsubWv() | !isVl1re16V() | !isVl1re32V() | !isVl1re64V() | !isVl1re8V() | !isVl2re16V() | !isVl2re32V() | !isVl2re64V() | !isVl2re8V() | !isVl4re16V() | !isVl4re32V() | !isVl4re64V() | !isVl4re8V() | !isVl8re16V() | !isVl8re32V() | !isVl8re64V() | !isVl8re8V() | !isVle16V() | !isVle16ffV() | !isVle32V() | !isVle32ffV() | !isVle64V() | !isVle64ffV() | !isVle8V() | !isVle8ffV() | !isVlmV() | !isVloxei16V() | !isVloxei32V() | !isVloxei64V() | !isVloxei8V() | !isVlse16V() | !isVlse32V() | !isVlse64V() | !isVlse8V() | !isVluxei16V() | !isVluxei32V() | !isVluxei64V() | !isVluxei8V() | !isVmaccVv() | !isVmaccVx() | !isVmaddVv() | !isVmaddVx() | !isVmandMm() | !isVmandnMm() | !isVmaxVv() | !isVmaxVx() | !isVmergeVim() | !isVmergeVvm() | !isVmergeVxm() | !isVmfeqVf() | !isVmfeqVv() | !isVmfgeVf() | !isVmfgtVf() | !isVmfleVf() | !isVmfleVv() | !isVmfltVf() | !isVmfltVv() | !isVmfneVf() | !isVmfneVv() | !isVminVv() | !isVminVx() | !isVmnandMm() | !isVmnorMm() | !isVmorMm() | !isVmornMm() | !isVmseqVi() | !isVmseqVv() | !isVmseqVx() | !isVmsgtVi() | !isVmsgtVx() | !isVmsleVi() | !isVmsleVv() | !isVmsleVx() | !isVmsltVv() | !isVmsltVx() | !isVmsneVi() | !isVmsneVv() | !isVmsneVx() | !isVmulVv() | !isVmulVx() | !isVmulhVv() | !isVmulhVx() | !isVmulhsuVv() | !isVmulhsuVx() | !isVmvVI() | !isVmvVV() | !isVmvVX() | !isVmv1rV() | !isVmv2rV() | !isVmv4rV() | !isVmv8rV() | !isVmxnorMm() | !isVmxorMm() | !isVnclipWi() | !isVnclipWv() | !isVnclipWx() | !isVnmsacVv() | !isVnmsacVx() | !isVnmsubVv() | !isVnmsubVx() | !isVnsraWi() | !isVnsraWv() | !isVnsraWx() | !isVorVi() | !isVorVv() | !isVorVx() | !isVredandVs() | !isVredmaxVs() | !isVredminVs() | !isVredorVs() | !isVredsumVs() | !isVredxorVs() | !isVremVv() | !isVremVx() | !isVrgatherVi() | !isVrgatherVv() | !isVrgatherVx() | !isVrgatherei16Vv() | !isVrsubVi() | !isVrsubVx() | !isVs1rV() | !isVs2rV() | !isVs4rV() | !isVs8rV() | !isVsaddVi() | !isVsaddVv() | !isVsaddVx() | !isVsbcVvm() | !isVsbcVxm() | !isVse16V() | !isVse32V() | !isVse64V() | !isVse8V() | !isVslide1downVx() | !isVslide1upVx() | !isVslidedownVi() | !isVslidedownVx() | !isVslideupVi() | !isVslideupVx() | !isVsmV() | !isVsmulVv() | !isVsmulVx() | !isVsoxei16V() | !isVsoxei32V() | !isVsoxei64V() | !isVsoxei8V() | !isVsraVi() | !isVsraVv() | !isVsraVx() | !isVsse16V() | !isVsse32V() | !isVsse64V() | !isVsse8V() | !isVssraVi() | !isVssraVv() | !isVssraVx() | !isVssubVv() | !isVssubVx() | !isVsubVv() | !isVsubVx() | !isVsuxei16V() | !isVsuxei32V() | !isVsuxei64V() | !isVsuxei8V() | !isVwaddVv() | !isVwaddVx() | !isVwaddWv() | !isVwaddWx() | !isVwmaccVv() | !isVwmaccVx() | !isVwmaccusVx() | !isVwmulVv() | !isVwmulVx() | !isVwmulsuVv() | !isVwmulsuVx() | !isVwredsumVs() | !isVwsubVv() | !isVwsubVx() | !isVwsubWv() | !isVwsubWx() | !isVxorVi() | !isVxorVv() | !isVxorVx())
def isMasklogic()(using Arena, Context, Block, Index, Recipe): Ref[Bool] = (isVcpopM() | isVfirstM() | isViotaM() | isVmandMm() | isVmandnMm() | isVmnandMm() | isVmnorMm() | isVmorMm() | isVmornMm() | isVmsbfM() | isVmsifM() | isVmsofM() | isVmxnorMm() | isVmxorMm()) & (!isVaaddVv() | !isVaaddVx() | !isVaadduVv() | !isVaadduVx() | !isVadcVim() | !isVadcVvm() | !isVadcVxm() | !isVaddVi() | !isVaddVv() | !isVaddVx() | !isVandVi() | !isVandVv() | !isVandVx() | !isVasubVv() | !isVasubVx() | !isVasubuVv() | !isVasubuVx() | !isVcompressVm() | !isVdivVv() | !isVdivVx() | !isVdivuVv() | !isVdivuVx() | !isVfaddVf() | !isVfaddVv() | !isVfclassV() | !isVfcvtFXV() | !isVfcvtFXuV() | !isVfcvtRtzXFV() | !isVfcvtRtzXuFV() | !isVfcvtXFV() | !isVfcvtXuFV() | !isVfdivVf() | !isVfdivVv() | !isVfmaccVf() | !isVfmaccVv() | !isVfmaddVf() | !isVfmaddVv() | !isVfmaxVf() | !isVfmaxVv() | !isVfmergeVfm() | !isVfminVf() | !isVfminVv() | !isVfmsacVf() | !isVfmsacVv() | !isVfmsubVf() | !isVfmsubVv() | !isVfmulVf() | !isVfmulVv() | !isVfmvFS() | !isVfmvSF() | !isVfmvVF() | !isVfncvtFFW() | !isVfncvtFXW() | !isVfncvtFXuW() | !isVfncvtRodFFW() | !isVfncvtRtzXFW() | !isVfncvtRtzXuFW() | !isVfncvtXFW() | !isVfncvtXuFW() | !isVfnmaccVf() | !isVfnmaccVv() | !isVfnmaddVf() | !isVfnmaddVv() | !isVfnmsacVf() | !isVfnmsacVv() | !isVfnmsubVf() | !isVfnmsubVv() | !isVfrdivVf() | !isVfrec7V() | !isVfredmaxVs() | !isVfredminVs() | !isVfredosumVs() | !isVfredusumVs() | !isVfrsqrt7V() | !isVfrsubVf() | !isVfsgnjVf() | !isVfsgnjVv() | !isVfsgnjnVf() | !isVfsgnjnVv() | !isVfsgnjxVf() | !isVfsgnjxVv() | !isVfslide1downVf() | !isVfslide1upVf() | !isVfsqrtV() | !isVfsubVf() | !isVfsubVv() | !isVfwaddVf() | !isVfwaddVv() | !isVfwaddWf() | !isVfwaddWv() | !isVfwcvtFFV() | !isVfwcvtFXV() | !isVfwcvtFXuV() | !isVfwcvtRtzXFV() | !isVfwcvtRtzXuFV() | !isVfwcvtXFV() | !isVfwcvtXuFV() | !isVfwmaccVf() | !isVfwmaccVv() | !isVfwmsacVf() | !isVfwmsacVv() | !isVfwmulVf() | !isVfwmulVv() | !isVfwnmaccVf() | !isVfwnmaccVv() | !isVfwnmsacVf() | !isVfwnmsacVv() | !isVfwredosumVs() | !isVfwredusumVs() | !isVfwsubVf() | !isVfwsubVv() | !isVfwsubWf() | !isVfwsubWv() | !isVidV() | !isVl1re16V() | !isVl1re32V() | !isVl1re64V() | !isVl1re8V() | !isVl2re16V() | !isVl2re32V() | !isVl2re64V() | !isVl2re8V() | !isVl4re16V() | !isVl4re32V() | !isVl4re64V() | !isVl4re8V() | !isVl8re16V() | !isVl8re32V() | !isVl8re64V() | !isVl8re8V() | !isVle16V() | !isVle16ffV() | !isVle32V() | !isVle32ffV() | !isVle64V() | !isVle64ffV() | !isVle8V() | !isVle8ffV() | !isVlmV() | !isVloxei16V() | !isVloxei32V() | !isVloxei64V() | !isVloxei8V() | !isVlse16V() | !isVlse32V() | !isVlse64V() | !isVlse8V() | !isVluxei16V() | !isVluxei32V() | !isVluxei64V() | !isVluxei8V() | !isVmaccVv() | !isVmaccVx() | !isVmadcVi() | !isVmadcVim() | !isVmadcVv() | !isVmadcVvm() | !isVmadcVx() | !isVmadcVxm() | !isVmaddVv() | !isVmaddVx() | !isVmaxVv() | !isVmaxVx() | !isVmaxuVv() | !isVmaxuVx() | !isVmergeVim() | !isVmergeVvm() | !isVmergeVxm() | !isVmfeqVf() | !isVmfeqVv() | !isVmfgeVf() | !isVmfgtVf() | !isVmfleVf() | !isVmfleVv() | !isVmfltVf() | !isVmfltVv() | !isVmfneVf() | !isVmfneVv() | !isVminVv() | !isVminVx() | !isVminuVv() | !isVminuVx() | !isVmsbcVv() | !isVmsbcVvm() | !isVmsbcVx() | !isVmsbcVxm() | !isVmseqVi() | !isVmseqVv() | !isVmseqVx() | !isVmsgtVi() | !isVmsgtVx() | !isVmsgtuVi() | !isVmsgtuVx() | !isVmsleVi() | !isVmsleVv() | !isVmsleVx() | !isVmsleuVi() | !isVmsleuVv() | !isVmsleuVx() | !isVmsltVv() | !isVmsltVx() | !isVmsltuVv() | !isVmsltuVx() | !isVmsneVi() | !isVmsneVv() | !isVmsneVx() | !isVmulVv() | !isVmulVx() | !isVmulhVv() | !isVmulhVx() | !isVmulhsuVv() | !isVmulhsuVx() | !isVmulhuVv() | !isVmulhuVx() | !isVmvSX() | !isVmvVI() | !isVmvVV() | !isVmvVX() | !isVmvXS() | !isVmv1rV() | !isVmv2rV() | !isVmv4rV() | !isVmv8rV() | !isVnclipWi() | !isVnclipWv() | !isVnclipWx() | !isVnclipuWi() | !isVnclipuWv() | !isVnclipuWx() | !isVnmsacVv() | !isVnmsacVx() | !isVnmsubVv() | !isVnmsubVx() | !isVnsraWi() | !isVnsraWv() | !isVnsraWx() | !isVnsrlWi() | !isVnsrlWv() | !isVnsrlWx() | !isVorVi() | !isVorVv() | !isVorVx() | !isVredandVs() | !isVredmaxVs() | !isVredmaxuVs() | !isVredminVs() | !isVredminuVs() | !isVredorVs() | !isVredsumVs() | !isVredxorVs() | !isVremVv() | !isVremVx() | !isVremuVv() | !isVremuVx() | !isVrgatherVi() | !isVrgatherVv() | !isVrgatherVx() | !isVrgatherei16Vv() | !isVrsubVi() | !isVrsubVx() | !isVs1rV() | !isVs2rV() | !isVs4rV() | !isVs8rV() | !isVsaddVi() | !isVsaddVv() | !isVsaddVx() | !isVsadduVi() | !isVsadduVv() | !isVsadduVx() | !isVsbcVvm() | !isVsbcVxm() | !isVse16V() | !isVse32V() | !isVse64V() | !isVse8V() | !isVsextVf2() | !isVsextVf4() | !isVsextVf8() | !isVslide1downVx() | !isVslide1upVx() | !isVslidedownVi() | !isVslidedownVx() | !isVslideupVi() | !isVslideupVx() | !isVsllVi() | !isVsllVv() | !isVsllVx() | !isVsmV() | !isVsmulVv() | !isVsmulVx() | !isVsoxei16V() | !isVsoxei32V() | !isVsoxei64V() | !isVsoxei8V() | !isVsraVi() | !isVsraVv() | !isVsraVx() | !isVsrlVi() | !isVsrlVv() | !isVsrlVx() | !isVsse16V() | !isVsse32V() | !isVsse64V() | !isVsse8V() | !isVssraVi() | !isVssraVv() | !isVssraVx() | !isVssrlVi() | !isVssrlVv() | !isVssrlVx() | !isVssubVv() | !isVssubVx() | !isVssubuVv() | !isVssubuVx() | !isVsubVv() | !isVsubVx() | !isVsuxei16V() | !isVsuxei32V() | !isVsuxei64V() | !isVsuxei8V() | !isVwaddVv() | !isVwaddVx() | !isVwaddWv() | !isVwaddWx() | !isVwadduVv() | !isVwadduVx() | !isVwadduWv() | !isVwadduWx() | !isVwmaccVv() | !isVwmaccVx() | !isVwmaccsuVv() | !isVwmaccsuVx() | !isVwmaccuVv() | !isVwmaccuVx() | !isVwmaccusVx() | !isVwmulVv() | !isVwmulVx() | !isVwmulsuVv() | !isVwmulsuVx() | !isVwmuluVv() | !isVwmuluVx() | !isVwredsumVs() | !isVwredsumuVs() | !isVwsubVv() | !isVwsubVx() | !isVwsubWv() | !isVwsubWx() | !isVwsubuVv() | !isVwsubuVx() | !isVwsubuWv() | !isVwsubuWx() | !isVxorVi() | !isVxorVv() | !isVxorVx() | !isVzextVf2() | !isVzextVf4() | !isVzextVf8())
def isReverse()(using Arena, Context, Block, Index, Recipe): Ref[Bool] = (isVrsubVi() | isVrsubVx()) & (!isVaaddVv() | !isVaaddVx() | !isVaadduVv() | !isVaadduVx() | !isVadcVim() | !isVadcVvm() | !isVadcVxm() | !isVaddVi() | !isVaddVv() | !isVaddVx() | !isVandVi() | !isVandVv() | !isVandVx() | !isVasubVv() | !isVasubVx() | !isVasubuVv() | !isVasubuVx() | !isVcompressVm() | !isVcpopM() | !isVdivVv() | !isVdivVx() | !isVdivuVv() | !isVdivuVx() | !isVfaddVf() | !isVfaddVv() | !isVfclassV() | !isVfcvtFXV() | !isVfcvtFXuV() | !isVfcvtRtzXFV() | !isVfcvtRtzXuFV() | !isVfcvtXFV() | !isVfcvtXuFV() | !isVfdivVf() | !isVfdivVv() | !isVfirstM() | !isVfmaccVf() | !isVfmaccVv() | !isVfmaddVf() | !isVfmaddVv() | !isVfmaxVf() | !isVfmaxVv() | !isVfmergeVfm() | !isVfminVf() | !isVfminVv() | !isVfmsacVf() | !isVfmsacVv() | !isVfmsubVf() | !isVfmsubVv() | !isVfmulVf() | !isVfmulVv() | !isVfmvFS() | !isVfmvSF() | !isVfmvVF() | !isVfncvtFFW() | !isVfncvtFXW() | !isVfncvtFXuW() | !isVfncvtRodFFW() | !isVfncvtRtzXFW() | !isVfncvtRtzXuFW() | !isVfncvtXFW() | !isVfncvtXuFW() | !isVfnmaccVf() | !isVfnmaccVv() | !isVfnmaddVf() | !isVfnmaddVv() | !isVfnmsacVf() | !isVfnmsacVv() | !isVfnmsubVf() | !isVfnmsubVv() | !isVfrdivVf() | !isVfrec7V() | !isVfredmaxVs() | !isVfredminVs() | !isVfredosumVs() | !isVfredusumVs() | !isVfrsqrt7V() | !isVfrsubVf() | !isVfsgnjVf() | !isVfsgnjVv() | !isVfsgnjnVf() | !isVfsgnjnVv() | !isVfsgnjxVf() | !isVfsgnjxVv() | !isVfslide1downVf() | !isVfslide1upVf() | !isVfsqrtV() | !isVfsubVf() | !isVfsubVv() | !isVfwaddVf() | !isVfwaddVv() | !isVfwaddWf() | !isVfwaddWv() | !isVfwcvtFFV() | !isVfwcvtFXV() | !isVfwcvtFXuV() | !isVfwcvtRtzXFV() | !isVfwcvtRtzXuFV() | !isVfwcvtXFV() | !isVfwcvtXuFV() | !isVfwmaccVf() | !isVfwmaccVv() | !isVfwmsacVf() | !isVfwmsacVv() | !isVfwmulVf() | !isVfwmulVv() | !isVfwnmaccVf() | !isVfwnmaccVv() | !isVfwnmsacVf() | !isVfwnmsacVv() | !isVfwredosumVs() | !isVfwredusumVs() | !isVfwsubVf() | !isVfwsubVv() | !isVfwsubWf() | !isVfwsubWv() | !isVidV() | !isViotaM() | !isVl1re16V() | !isVl1re32V() | !isVl1re64V() | !isVl1re8V() | !isVl2re16V() | !isVl2re32V() | !isVl2re64V() | !isVl2re8V() | !isVl4re16V() | !isVl4re32V() | !isVl4re64V() | !isVl4re8V() | !isVl8re16V() | !isVl8re32V() | !isVl8re64V() | !isVl8re8V() | !isVle16V() | !isVle16ffV() | !isVle32V() | !isVle32ffV() | !isVle64V() | !isVle64ffV() | !isVle8V() | !isVle8ffV() | !isVlmV() | !isVloxei16V() | !isVloxei32V() | !isVloxei64V() | !isVloxei8V() | !isVlse16V() | !isVlse32V() | !isVlse64V() | !isVlse8V() | !isVluxei16V() | !isVluxei32V() | !isVluxei64V() | !isVluxei8V() | !isVmaccVv() | !isVmaccVx() | !isVmadcVi() | !isVmadcVim() | !isVmadcVv() | !isVmadcVvm() | !isVmadcVx() | !isVmadcVxm() | !isVmaddVv() | !isVmaddVx() | !isVmandMm() | !isVmandnMm() | !isVmaxVv() | !isVmaxVx() | !isVmaxuVv() | !isVmaxuVx() | !isVmergeVim() | !isVmergeVvm() | !isVmergeVxm() | !isVmfeqVf() | !isVmfeqVv() | !isVmfgeVf() | !isVmfgtVf() | !isVmfleVf() | !isVmfleVv() | !isVmfltVf() | !isVmfltVv() | !isVmfneVf() | !isVmfneVv() | !isVminVv() | !isVminVx() | !isVminuVv() | !isVminuVx() | !isVmnandMm() | !isVmnorMm() | !isVmorMm() | !isVmornMm() | !isVmsbcVv() | !isVmsbcVvm() | !isVmsbcVx() | !isVmsbcVxm() | !isVmsbfM() | !isVmseqVi() | !isVmseqVv() | !isVmseqVx() | !isVmsgtVi() | !isVmsgtVx() | !isVmsgtuVi() | !isVmsgtuVx() | !isVmsifM() | !isVmsleVi() | !isVmsleVv() | !isVmsleVx() | !isVmsleuVi() | !isVmsleuVv() | !isVmsleuVx() | !isVmsltVv() | !isVmsltVx() | !isVmsltuVv() | !isVmsltuVx() | !isVmsneVi() | !isVmsneVv() | !isVmsneVx() | !isVmsofM() | !isVmulVv() | !isVmulVx() | !isVmulhVv() | !isVmulhVx() | !isVmulhsuVv() | !isVmulhsuVx() | !isVmulhuVv() | !isVmulhuVx() | !isVmvSX() | !isVmvVI() | !isVmvVV() | !isVmvVX() | !isVmvXS() | !isVmv1rV() | !isVmv2rV() | !isVmv4rV() | !isVmv8rV() | !isVmxnorMm() | !isVmxorMm() | !isVnclipWi() | !isVnclipWv() | !isVnclipWx() | !isVnclipuWi() | !isVnclipuWv() | !isVnclipuWx() | !isVnmsacVv() | !isVnmsacVx() | !isVnmsubVv() | !isVnmsubVx() | !isVnsraWi() | !isVnsraWv() | !isVnsraWx() | !isVnsrlWi() | !isVnsrlWv() | !isVnsrlWx() | !isVorVi() | !isVorVv() | !isVorVx() | !isVredandVs() | !isVredmaxVs() | !isVredmaxuVs() | !isVredminVs() | !isVredminuVs() | !isVredorVs() | !isVredsumVs() | !isVredxorVs() | !isVremVv() | !isVremVx() | !isVremuVv() | !isVremuVx() | !isVrgatherVi() | !isVrgatherVv() | !isVrgatherVx() | !isVrgatherei16Vv() | !isVs1rV() | !isVs2rV() | !isVs4rV() | !isVs8rV() | !isVsaddVi() | !isVsaddVv() | !isVsaddVx() | !isVsadduVi() | !isVsadduVv() | !isVsadduVx() | !isVsbcVvm() | !isVsbcVxm() | !isVse16V() | !isVse32V() | !isVse64V() | !isVse8V() | !isVsextVf2() | !isVsextVf4() | !isVsextVf8() | !isVslide1downVx() | !isVslide1upVx() | !isVslidedownVi() | !isVslidedownVx() | !isVslideupVi() | !isVslideupVx() | !isVsllVi() | !isVsllVv() | !isVsllVx() | !isVsmV() | !isVsmulVv() | !isVsmulVx() | !isVsoxei16V() | !isVsoxei32V() | !isVsoxei64V() | !isVsoxei8V() | !isVsraVi() | !isVsraVv() | !isVsraVx() | !isVsrlVi() | !isVsrlVv() | !isVsrlVx() | !isVsse16V() | !isVsse32V() | !isVsse64V() | !isVsse8V() | !isVssraVi() | !isVssraVv() | !isVssraVx() | !isVssrlVi() | !isVssrlVv() | !isVssrlVx() | !isVssubVv() | !isVssubVx() | !isVssubuVv() | !isVssubuVx() | !isVsubVv() | !isVsubVx() | !isVsuxei16V() | !isVsuxei32V() | !isVsuxei64V() | !isVsuxei8V() | !isVwaddVv() | !isVwaddVx() | !isVwaddWv() | !isVwaddWx() | !isVwadduVv() | !isVwadduVx() | !isVwadduWv() | !isVwadduWx() | !isVwmaccVv() | !isVwmaccVx() | !isVwmaccsuVv() | !isVwmaccsuVx() | !isVwmaccuVv() | !isVwmaccuVx() | !isVwmaccusVx() | !isVwmulVv() | !isVwmulVx() | !isVwmulsuVv() | !isVwmulsuVx() | !isVwmuluVv() | !isVwmuluVx() | !isVwredsumVs() | !isVwredsumuVs() | !isVwsubVv() | !isVwsubVx() | !isVwsubWv() | !isVwsubWx() | !isVwsubuVv() | !isVwsubuVx() | !isVwsubuWv() | !isVwsubuWx() | !isVxorVi() | !isVxorVv() | !isVxorVx() | !isVzextVf2() | !isVzextVf4() | !isVzextVf8())
def isDivider()(using Arena, Context, Block, Index, Recipe): Ref[Bool] = (isVdivVv() | isVdivVx() | isVdivuVv() | isVdivuVx() | isVfdivVf() | isVfdivVv() | isVfrdivVf() | isVfsqrtV() | isVremVv() | isVremVx() | isVremuVv() | isVremuVx()) & (!isVaaddVv() | !isVaaddVx() | !isVaadduVv() | !isVaadduVx() | !isVadcVim() | !isVadcVvm() | !isVadcVxm() | !isVaddVi() | !isVaddVv() | !isVaddVx() | !isVandVi() | !isVandVv() | !isVandVx() | !isVasubVv() | !isVasubVx() | !isVasubuVv() | !isVasubuVx() | !isVcompressVm() | !isVcpopM() | !isVfaddVf() | !isVfaddVv() | !isVfclassV() | !isVfcvtFXV() | !isVfcvtFXuV() | !isVfcvtRtzXFV() | !isVfcvtRtzXuFV() | !isVfcvtXFV() | !isVfcvtXuFV() | !isVfirstM() | !isVfmaccVf() | !isVfmaccVv() | !isVfmaddVf() | !isVfmaddVv() | !isVfmaxVf() | !isVfmaxVv() | !isVfmergeVfm() | !isVfminVf() | !isVfminVv() | !isVfmsacVf() | !isVfmsacVv() | !isVfmsubVf() | !isVfmsubVv() | !isVfmulVf() | !isVfmulVv() | !isVfmvFS() | !isVfmvSF() | !isVfmvVF() | !isVfncvtFFW() | !isVfncvtFXW() | !isVfncvtFXuW() | !isVfncvtRodFFW() | !isVfncvtRtzXFW() | !isVfncvtRtzXuFW() | !isVfncvtXFW() | !isVfncvtXuFW() | !isVfnmaccVf() | !isVfnmaccVv() | !isVfnmaddVf() | !isVfnmaddVv() | !isVfnmsacVf() | !isVfnmsacVv() | !isVfnmsubVf() | !isVfnmsubVv() | !isVfrec7V() | !isVfredmaxVs() | !isVfredminVs() | !isVfredosumVs() | !isVfredusumVs() | !isVfrsqrt7V() | !isVfrsubVf() | !isVfsgnjVf() | !isVfsgnjVv() | !isVfsgnjnVf() | !isVfsgnjnVv() | !isVfsgnjxVf() | !isVfsgnjxVv() | !isVfslide1downVf() | !isVfslide1upVf() | !isVfsubVf() | !isVfsubVv() | !isVfwaddVf() | !isVfwaddVv() | !isVfwaddWf() | !isVfwaddWv() | !isVfwcvtFFV() | !isVfwcvtFXV() | !isVfwcvtFXuV() | !isVfwcvtRtzXFV() | !isVfwcvtRtzXuFV() | !isVfwcvtXFV() | !isVfwcvtXuFV() | !isVfwmaccVf() | !isVfwmaccVv() | !isVfwmsacVf() | !isVfwmsacVv() | !isVfwmulVf() | !isVfwmulVv() | !isVfwnmaccVf() | !isVfwnmaccVv() | !isVfwnmsacVf() | !isVfwnmsacVv() | !isVfwredosumVs() | !isVfwredusumVs() | !isVfwsubVf() | !isVfwsubVv() | !isVfwsubWf() | !isVfwsubWv() | !isVidV() | !isViotaM() | !isVl1re16V() | !isVl1re32V() | !isVl1re64V() | !isVl1re8V() | !isVl2re16V() | !isVl2re32V() | !isVl2re64V() | !isVl2re8V() | !isVl4re16V() | !isVl4re32V() | !isVl4re64V() | !isVl4re8V() | !isVl8re16V() | !isVl8re32V() | !isVl8re64V() | !isVl8re8V() | !isVle16V() | !isVle16ffV() | !isVle32V() | !isVle32ffV() | !isVle64V() | !isVle64ffV() | !isVle8V() | !isVle8ffV() | !isVlmV() | !isVloxei16V() | !isVloxei32V() | !isVloxei64V() | !isVloxei8V() | !isVlse16V() | !isVlse32V() | !isVlse64V() | !isVlse8V() | !isVluxei16V() | !isVluxei32V() | !isVluxei64V() | !isVluxei8V() | !isVmaccVv() | !isVmaccVx() | !isVmadcVi() | !isVmadcVim() | !isVmadcVv() | !isVmadcVvm() | !isVmadcVx() | !isVmadcVxm() | !isVmaddVv() | !isVmaddVx() | !isVmandMm() | !isVmandnMm() | !isVmaxVv() | !isVmaxVx() | !isVmaxuVv() | !isVmaxuVx() | !isVmergeVim() | !isVmergeVvm() | !isVmergeVxm() | !isVmfeqVf() | !isVmfeqVv() | !isVmfgeVf() | !isVmfgtVf() | !isVmfleVf() | !isVmfleVv() | !isVmfltVf() | !isVmfltVv() | !isVmfneVf() | !isVmfneVv() | !isVminVv() | !isVminVx() | !isVminuVv() | !isVminuVx() | !isVmnandMm() | !isVmnorMm() | !isVmorMm() | !isVmornMm() | !isVmsbcVv() | !isVmsbcVvm() | !isVmsbcVx() | !isVmsbcVxm() | !isVmsbfM() | !isVmseqVi() | !isVmseqVv() | !isVmseqVx() | !isVmsgtVi() | !isVmsgtVx() | !isVmsgtuVi() | !isVmsgtuVx() | !isVmsifM() | !isVmsleVi() | !isVmsleVv() | !isVmsleVx() | !isVmsleuVi() | !isVmsleuVv() | !isVmsleuVx() | !isVmsltVv() | !isVmsltVx() | !isVmsltuVv() | !isVmsltuVx() | !isVmsneVi() | !isVmsneVv() | !isVmsneVx() | !isVmsofM() | !isVmulVv() | !isVmulVx() | !isVmulhVv() | !isVmulhVx() | !isVmulhsuVv() | !isVmulhsuVx() | !isVmulhuVv() | !isVmulhuVx() | !isVmvSX() | !isVmvVI() | !isVmvVV() | !isVmvVX() | !isVmvXS() | !isVmv1rV() | !isVmv2rV() | !isVmv4rV() | !isVmv8rV() | !isVmxnorMm() | !isVmxorMm() | !isVnclipWi() | !isVnclipWv() | !isVnclipWx() | !isVnclipuWi() | !isVnclipuWv() | !isVnclipuWx() | !isVnmsacVv() | !isVnmsacVx() | !isVnmsubVv() | !isVnmsubVx() | !isVnsraWi() | !isVnsraWv() | !isVnsraWx() | !isVnsrlWi() | !isVnsrlWv() | !isVnsrlWx() | !isVorVi() | !isVorVv() | !isVorVx() | !isVredandVs() | !isVredmaxVs() | !isVredmaxuVs() | !isVredminVs() | !isVredminuVs() | !isVredorVs() | !isVredsumVs() | !isVredxorVs() | !isVrgatherVi() | !isVrgatherVv() | !isVrgatherVx() | !isVrgatherei16Vv() | !isVrsubVi() | !isVrsubVx() | !isVs1rV() | !isVs2rV() | !isVs4rV() | !isVs8rV() | !isVsaddVi() | !isVsaddVv() | !isVsaddVx() | !isVsadduVi() | !isVsadduVv() | !isVsadduVx() | !isVsbcVvm() | !isVsbcVxm() | !isVse16V() | !isVse32V() | !isVse64V() | !isVse8V() | !isVsextVf2() | !isVsextVf4() | !isVsextVf8() | !isVslide1downVx() | !isVslide1upVx() | !isVslidedownVi() | !isVslidedownVx() | !isVslideupVi() | !isVslideupVx() | !isVsllVi() | !isVsllVv() | !isVsllVx() | !isVsmV() | !isVsmulVv() | !isVsmulVx() | !isVsoxei16V() | !isVsoxei32V() | !isVsoxei64V() | !isVsoxei8V() | !isVsraVi() | !isVsraVv() | !isVsraVx() | !isVsrlVi() | !isVsrlVv() | !isVsrlVx() | !isVsse16V() | !isVsse32V() | !isVsse64V() | !isVsse8V() | !isVssraVi() | !isVssraVv() | !isVssraVx() | !isVssrlVi() | !isVssrlVv() | !isVssrlVx() | !isVssubVv() | !isVssubVx() | !isVssubuVv() | !isVssubuVx() | !isVsubVv() | !isVsubVx() | !isVsuxei16V() | !isVsuxei32V() | !isVsuxei64V() | !isVsuxei8V() | !isVwaddVv() | !isVwaddVx() | !isVwaddWv() | !isVwaddWx() | !isVwadduVv() | !isVwadduVx() | !isVwadduWv() | !isVwadduWx() | !isVwmaccVv() | !isVwmaccVx() | !isVwmaccsuVv() | !isVwmaccsuVx() | !isVwmaccuVv() | !isVwmaccuVx() | !isVwmaccusVx() | !isVwmulVv() | !isVwmulVx() | !isVwmulsuVv() | !isVwmulsuVx() | !isVwmuluVv() | !isVwmuluVx() | !isVwredsumVs() | !isVwredsumuVs() | !isVwsubVv() | !isVwsubVx() | !isVwsubWv() | !isVwsubWx() | !isVwsubuVv() | !isVwsubuVx() | !isVwsubuWv() | !isVwsubuWx() | !isVxorVi() | !isVxorVv() | !isVxorVx() | !isVzextVf2() | !isVzextVf4() | !isVzextVf8())
def isNarrow()(using Arena, Context, Block, Index, Recipe): Ref[Bool] = (isVnclipWi() | isVnclipWv() | isVnclipWx() | isVnclipuWi() | isVnclipuWv() | isVnclipuWx() | isVnsraWi() | isVnsraWv() | isVnsraWx() | isVnsrlWi() | isVnsrlWv() | isVnsrlWx()) & (!isVaaddVv() | !isVaaddVx() | !isVaadduVv() | !isVaadduVx() | !isVadcVim() | !isVadcVvm() | !isVadcVxm() | !isVaddVi() | !isVaddVv() | !isVaddVx() | !isVandVi() | !isVandVv() | !isVandVx() | !isVasubVv() | !isVasubVx() | !isVasubuVv() | !isVasubuVx() | !isVcompressVm() | !isVcpopM() | !isVdivVv() | !isVdivVx() | !isVdivuVv() | !isVdivuVx() | !isVfaddVf() | !isVfaddVv() | !isVfclassV() | !isVfcvtFXV() | !isVfcvtFXuV() | !isVfcvtRtzXFV() | !isVfcvtRtzXuFV() | !isVfcvtXFV() | !isVfcvtXuFV() | !isVfdivVf() | !isVfdivVv() | !isVfirstM() | !isVfmaccVf() | !isVfmaccVv() | !isVfmaddVf() | !isVfmaddVv() | !isVfmaxVf() | !isVfmaxVv() | !isVfmergeVfm() | !isVfminVf() | !isVfminVv() | !isVfmsacVf() | !isVfmsacVv() | !isVfmsubVf() | !isVfmsubVv() | !isVfmulVf() | !isVfmulVv() | !isVfmvFS() | !isVfmvSF() | !isVfmvVF() | !isVfncvtFFW() | !isVfncvtFXW() | !isVfncvtFXuW() | !isVfncvtRodFFW() | !isVfncvtRtzXFW() | !isVfncvtRtzXuFW() | !isVfncvtXFW() | !isVfncvtXuFW() | !isVfnmaccVf() | !isVfnmaccVv() | !isVfnmaddVf() | !isVfnmaddVv() | !isVfnmsacVf() | !isVfnmsacVv() | !isVfnmsubVf() | !isVfnmsubVv() | !isVfrdivVf() | !isVfrec7V() | !isVfredmaxVs() | !isVfredminVs() | !isVfredosumVs() | !isVfredusumVs() | !isVfrsqrt7V() | !isVfrsubVf() | !isVfsgnjVf() | !isVfsgnjVv() | !isVfsgnjnVf() | !isVfsgnjnVv() | !isVfsgnjxVf() | !isVfsgnjxVv() | !isVfslide1downVf() | !isVfslide1upVf() | !isVfsqrtV() | !isVfsubVf() | !isVfsubVv() | !isVfwaddVf() | !isVfwaddVv() | !isVfwaddWf() | !isVfwaddWv() | !isVfwcvtFFV() | !isVfwcvtFXV() | !isVfwcvtFXuV() | !isVfwcvtRtzXFV() | !isVfwcvtRtzXuFV() | !isVfwcvtXFV() | !isVfwcvtXuFV() | !isVfwmaccVf() | !isVfwmaccVv() | !isVfwmsacVf() | !isVfwmsacVv() | !isVfwmulVf() | !isVfwmulVv() | !isVfwnmaccVf() | !isVfwnmaccVv() | !isVfwnmsacVf() | !isVfwnmsacVv() | !isVfwredosumVs() | !isVfwredusumVs() | !isVfwsubVf() | !isVfwsubVv() | !isVfwsubWf() | !isVfwsubWv() | !isVidV() | !isViotaM() | !isVl1re16V() | !isVl1re32V() | !isVl1re64V() | !isVl1re8V() | !isVl2re16V() | !isVl2re32V() | !isVl2re64V() | !isVl2re8V() | !isVl4re16V() | !isVl4re32V() | !isVl4re64V() | !isVl4re8V() | !isVl8re16V() | !isVl8re32V() | !isVl8re64V() | !isVl8re8V() | !isVle16V() | !isVle16ffV() | !isVle32V() | !isVle32ffV() | !isVle64V() | !isVle64ffV() | !isVle8V() | !isVle8ffV() | !isVlmV() | !isVloxei16V() | !isVloxei32V() | !isVloxei64V() | !isVloxei8V() | !isVlse16V() | !isVlse32V() | !isVlse64V() | !isVlse8V() | !isVluxei16V() | !isVluxei32V() | !isVluxei64V() | !isVluxei8V() | !isVmaccVv() | !isVmaccVx() | !isVmadcVi() | !isVmadcVim() | !isVmadcVv() | !isVmadcVvm() | !isVmadcVx() | !isVmadcVxm() | !isVmaddVv() | !isVmaddVx() | !isVmandMm() | !isVmandnMm() | !isVmaxVv() | !isVmaxVx() | !isVmaxuVv() | !isVmaxuVx() | !isVmergeVim() | !isVmergeVvm() | !isVmergeVxm() | !isVmfeqVf() | !isVmfeqVv() | !isVmfgeVf() | !isVmfgtVf() | !isVmfleVf() | !isVmfleVv() | !isVmfltVf() | !isVmfltVv() | !isVmfneVf() | !isVmfneVv() | !isVminVv() | !isVminVx() | !isVminuVv() | !isVminuVx() | !isVmnandMm() | !isVmnorMm() | !isVmorMm() | !isVmornMm() | !isVmsbcVv() | !isVmsbcVvm() | !isVmsbcVx() | !isVmsbcVxm() | !isVmsbfM() | !isVmseqVi() | !isVmseqVv() | !isVmseqVx() | !isVmsgtVi() | !isVmsgtVx() | !isVmsgtuVi() | !isVmsgtuVx() | !isVmsifM() | !isVmsleVi() | !isVmsleVv() | !isVmsleVx() | !isVmsleuVi() | !isVmsleuVv() | !isVmsleuVx() | !isVmsltVv() | !isVmsltVx() | !isVmsltuVv() | !isVmsltuVx() | !isVmsneVi() | !isVmsneVv() | !isVmsneVx() | !isVmsofM() | !isVmulVv() | !isVmulVx() | !isVmulhVv() | !isVmulhVx() | !isVmulhsuVv() | !isVmulhsuVx() | !isVmulhuVv() | !isVmulhuVx() | !isVmvSX() | !isVmvVI() | !isVmvVV() | !isVmvVX() | !isVmvXS() | !isVmv1rV() | !isVmv2rV() | !isVmv4rV() | !isVmv8rV() | !isVmxnorMm() | !isVmxorMm() | !isVnmsacVv() | !isVnmsacVx() | !isVnmsubVv() | !isVnmsubVx() | !isVorVi() | !isVorVv() | !isVorVx() | !isVredandVs() | !isVredmaxVs() | !isVredmaxuVs() | !isVredminVs() | !isVredminuVs() | !isVredorVs() | !isVredsumVs() | !isVredxorVs() | !isVremVv() | !isVremVx() | !isVremuVv() | !isVremuVx() | !isVrgatherVi() | !isVrgatherVv() | !isVrgatherVx() | !isVrgatherei16Vv() | !isVrsubVi() | !isVrsubVx() | !isVs1rV() | !isVs2rV() | !isVs4rV() | !isVs8rV() | !isVsaddVi() | !isVsaddVv() | !isVsaddVx() | !isVsadduVi() | !isVsadduVv() | !isVsadduVx() | !isVsbcVvm() | !isVsbcVxm() | !isVse16V() | !isVse32V() | !isVse64V() | !isVse8V() | !isVsextVf2() | !isVsextVf4() | !isVsextVf8() | !isVslide1downVx() | !isVslide1upVx() | !isVslidedownVi() | !isVslidedownVx() | !isVslideupVi() | !isVslideupVx() | !isVsllVi() | !isVsllVv() | !isVsllVx() | !isVsmV() | !isVsmulVv() | !isVsmulVx() | !isVsoxei16V() | !isVsoxei32V() | !isVsoxei64V() | !isVsoxei8V() | !isVsraVi() | !isVsraVv() | !isVsraVx() | !isVsrlVi() | !isVsrlVv() | !isVsrlVx() | !isVsse16V() | !isVsse32V() | !isVsse64V() | !isVsse8V() | !isVssraVi() | !isVssraVv() | !isVssraVx() | !isVssrlVi() | !isVssrlVv() | !isVssrlVx() | !isVssubVv() | !isVssubVx() | !isVssubuVv() | !isVssubuVx() | !isVsubVv() | !isVsubVx() | !isVsuxei16V() | !isVsuxei32V() | !isVsuxei64V() | !isVsuxei8V() | !isVwaddVv() | !isVwaddVx() | !isVwaddWv() | !isVwaddWx() | !isVwadduVv() | !isVwadduVx() | !isVwadduWv() | !isVwadduWx() | !isVwmaccVv() | !isVwmaccVx() | !isVwmaccsuVv() | !isVwmaccsuVx() | !isVwmaccuVv() | !isVwmaccuVx() | !isVwmaccusVx() | !isVwmulVv() | !isVwmulVx() | !isVwmulsuVv() | !isVwmulsuVx() | !isVwmuluVv() | !isVwmuluVx() | !isVwredsumVs() | !isVwredsumuVs() | !isVwsubVv() | !isVwsubVx() | !isVwsubWv() | !isVwsubWx() | !isVwsubuVv() | !isVwsubuVx() | !isVwsubuWv() | !isVwsubuWx() | !isVxorVi() | !isVxorVv() | !isVxorVx() | !isVzextVf2() | !isVzextVf4() | !isVzextVf8())
def isGather()(using Arena, Context, Block, Index, Recipe): Ref[Bool] = (isVrgatherVi() | isVrgatherVv() | isVrgatherVx() | isVrgatherei16Vv()) & (!isVaaddVv() | !isVaaddVx() | !isVaadduVv() | !isVaadduVx() | !isVadcVim() | !isVadcVvm() | !isVadcVxm() | !isVaddVi() | !isVaddVv() | !isVaddVx() | !isVandVi() | !isVandVv() | !isVandVx() | !isVasubVv() | !isVasubVx() | !isVasubuVv() | !isVasubuVx() | !isVcompressVm() | !isVcpopM() | !isVdivVv() | !isVdivVx() | !isVdivuVv() | !isVdivuVx() | !isVfaddVf() | !isVfaddVv() | !isVfclassV() | !isVfcvtFXV() | !isVfcvtFXuV() | !isVfcvtRtzXFV() | !isVfcvtRtzXuFV() | !isVfcvtXFV() | !isVfcvtXuFV() | !isVfdivVf() | !isVfdivVv() | !isVfirstM() | !isVfmaccVf() | !isVfmaccVv() | !isVfmaddVf() | !isVfmaddVv() | !isVfmaxVf() | !isVfmaxVv() | !isVfmergeVfm() | !isVfminVf() | !isVfminVv() | !isVfmsacVf() | !isVfmsacVv() | !isVfmsubVf() | !isVfmsubVv() | !isVfmulVf() | !isVfmulVv() | !isVfmvFS() | !isVfmvSF() | !isVfmvVF() | !isVfncvtFFW() | !isVfncvtFXW() | !isVfncvtFXuW() | !isVfncvtRodFFW() | !isVfncvtRtzXFW() | !isVfncvtRtzXuFW() | !isVfncvtXFW() | !isVfncvtXuFW() | !isVfnmaccVf() | !isVfnmaccVv() | !isVfnmaddVf() | !isVfnmaddVv() | !isVfnmsacVf() | !isVfnmsacVv() | !isVfnmsubVf() | !isVfnmsubVv() | !isVfrdivVf() | !isVfrec7V() | !isVfredmaxVs() | !isVfredminVs() | !isVfredosumVs() | !isVfredusumVs() | !isVfrsqrt7V() | !isVfrsubVf() | !isVfsgnjVf() | !isVfsgnjVv() | !isVfsgnjnVf() | !isVfsgnjnVv() | !isVfsgnjxVf() | !isVfsgnjxVv() | !isVfslide1downVf() | !isVfslide1upVf() | !isVfsqrtV() | !isVfsubVf() | !isVfsubVv() | !isVfwaddVf() | !isVfwaddVv() | !isVfwaddWf() | !isVfwaddWv() | !isVfwcvtFFV() | !isVfwcvtFXV() | !isVfwcvtFXuV() | !isVfwcvtRtzXFV() | !isVfwcvtRtzXuFV() | !isVfwcvtXFV() | !isVfwcvtXuFV() | !isVfwmaccVf() | !isVfwmaccVv() | !isVfwmsacVf() | !isVfwmsacVv() | !isVfwmulVf() | !isVfwmulVv() | !isVfwnmaccVf() | !isVfwnmaccVv() | !isVfwnmsacVf() | !isVfwnmsacVv() | !isVfwredosumVs() | !isVfwredusumVs() | !isVfwsubVf() | !isVfwsubVv() | !isVfwsubWf() | !isVfwsubWv() | !isVidV() | !isViotaM() | !isVl1re16V() | !isVl1re32V() | !isVl1re64V() | !isVl1re8V() | !isVl2re16V() | !isVl2re32V() | !isVl2re64V() | !isVl2re8V() | !isVl4re16V() | !isVl4re32V() | !isVl4re64V() | !isVl4re8V() | !isVl8re16V() | !isVl8re32V() | !isVl8re64V() | !isVl8re8V() | !isVle16V() | !isVle16ffV() | !isVle32V() | !isVle32ffV() | !isVle64V() | !isVle64ffV() | !isVle8V() | !isVle8ffV() | !isVlmV() | !isVloxei16V() | !isVloxei32V() | !isVloxei64V() | !isVloxei8V() | !isVlse16V() | !isVlse32V() | !isVlse64V() | !isVlse8V() | !isVluxei16V() | !isVluxei32V() | !isVluxei64V() | !isVluxei8V() | !isVmaccVv() | !isVmaccVx() | !isVmadcVi() | !isVmadcVim() | !isVmadcVv() | !isVmadcVvm() | !isVmadcVx() | !isVmadcVxm() | !isVmaddVv() | !isVmaddVx() | !isVmandMm() | !isVmandnMm() | !isVmaxVv() | !isVmaxVx() | !isVmaxuVv() | !isVmaxuVx() | !isVmergeVim() | !isVmergeVvm() | !isVmergeVxm() | !isVmfeqVf() | !isVmfeqVv() | !isVmfgeVf() | !isVmfgtVf() | !isVmfleVf() | !isVmfleVv() | !isVmfltVf() | !isVmfltVv() | !isVmfneVf() | !isVmfneVv() | !isVminVv() | !isVminVx() | !isVminuVv() | !isVminuVx() | !isVmnandMm() | !isVmnorMm() | !isVmorMm() | !isVmornMm() | !isVmsbcVv() | !isVmsbcVvm() | !isVmsbcVx() | !isVmsbcVxm() | !isVmsbfM() | !isVmseqVi() | !isVmseqVv() | !isVmseqVx() | !isVmsgtVi() | !isVmsgtVx() | !isVmsgtuVi() | !isVmsgtuVx() | !isVmsifM() | !isVmsleVi() | !isVmsleVv() | !isVmsleVx() | !isVmsleuVi() | !isVmsleuVv() | !isVmsleuVx() | !isVmsltVv() | !isVmsltVx() | !isVmsltuVv() | !isVmsltuVx() | !isVmsneVi() | !isVmsneVv() | !isVmsneVx() | !isVmsofM() | !isVmulVv() | !isVmulVx() | !isVmulhVv() | !isVmulhVx() | !isVmulhsuVv() | !isVmulhsuVx() | !isVmulhuVv() | !isVmulhuVx() | !isVmvSX() | !isVmvVI() | !isVmvVV() | !isVmvVX() | !isVmvXS() | !isVmv1rV() | !isVmv2rV() | !isVmv4rV() | !isVmv8rV() | !isVmxnorMm() | !isVmxorMm() | !isVnclipWi() | !isVnclipWv() | !isVnclipWx() | !isVnclipuWi() | !isVnclipuWv() | !isVnclipuWx() | !isVnmsacVv() | !isVnmsacVx() | !isVnmsubVv() | !isVnmsubVx() | !isVnsraWi() | !isVnsraWv() | !isVnsraWx() | !isVnsrlWi() | !isVnsrlWv() | !isVnsrlWx() | !isVorVi() | !isVorVv() | !isVorVx() | !isVredandVs() | !isVredmaxVs() | !isVredmaxuVs() | !isVredminVs() | !isVredminuVs() | !isVredorVs() | !isVredsumVs() | !isVredxorVs() | !isVremVv() | !isVremVx() | !isVremuVv() | !isVremuVx() | !isVrsubVi() | !isVrsubVx() | !isVs1rV() | !isVs2rV() | !isVs4rV() | !isVs8rV() | !isVsaddVi() | !isVsaddVv() | !isVsaddVx() | !isVsadduVi() | !isVsadduVv() | !isVsadduVx() | !isVsbcVvm() | !isVsbcVxm() | !isVse16V() | !isVse32V() | !isVse64V() | !isVse8V() | !isVsextVf2() | !isVsextVf4() | !isVsextVf8() | !isVslide1downVx() | !isVslide1upVx() | !isVslidedownVi() | !isVslidedownVx() | !isVslideupVi() | !isVslideupVx() | !isVsllVi() | !isVsllVv() | !isVsllVx() | !isVsmV() | !isVsmulVv() | !isVsmulVx() | !isVsoxei16V() | !isVsoxei32V() | !isVsoxei64V() | !isVsoxei8V() | !isVsraVi() | !isVsraVv() | !isVsraVx() | !isVsrlVi() | !isVsrlVv() | !isVsrlVx() | !isVsse16V() | !isVsse32V() | !isVsse64V() | !isVsse8V() | !isVssraVi() | !isVssraVv() | !isVssraVx() | !isVssrlVi() | !isVssrlVv() | !isVssrlVx() | !isVssubVv() | !isVssubVx() | !isVssubuVv() | !isVssubuVx() | !isVsubVv() | !isVsubVx() | !isVsuxei16V() | !isVsuxei32V() | !isVsuxei64V() | !isVsuxei8V() | !isVwaddVv() | !isVwaddVx() | !isVwaddWv() | !isVwaddWx() | !isVwadduVv() | !isVwadduVx() | !isVwadduWv() | !isVwadduWx() | !isVwmaccVv() | !isVwmaccVx() | !isVwmaccsuVv() | !isVwmaccsuVx() | !isVwmaccuVv() | !isVwmaccuVx() | !isVwmaccusVx() | !isVwmulVv() | !isVwmulVx() | !isVwmulsuVv() | !isVwmulsuVx() | !isVwmuluVv() | !isVwmuluVx() | !isVwredsumVs() | !isVwredsumuVs() | !isVwsubVv() | !isVwsubVx() | !isVwsubWv() | !isVwsubWx() | !isVwsubuVv() | !isVwsubuVx() | !isVwsubuWv() | !isVwsubuWx() | !isVxorVi() | !isVxorVv() | !isVxorVx() | !isVzextVf2() | !isVzextVf4() | !isVzextVf8())
def isNr()(using Arena, Context, Block, Index, Recipe): Ref[Bool] = (isVmv1rV() | isVmv2rV() | isVmv4rV() | isVmv8rV()) & (!isVaaddVv() | !isVaaddVx() | !isVaadduVv() | !isVaadduVx() | !isVadcVim() | !isVadcVvm() | !isVadcVxm() | !isVaddVi() | !isVaddVv() | !isVaddVx() | !isVandVi() | !isVandVv() | !isVandVx() | !isVasubVv() | !isVasubVx() | !isVasubuVv() | !isVasubuVx() | !isVcompressVm() | !isVcpopM() | !isVdivVv() | !isVdivVx() | !isVdivuVv() | !isVdivuVx() | !isVfaddVf() | !isVfaddVv() | !isVfclassV() | !isVfcvtFXV() | !isVfcvtFXuV() | !isVfcvtRtzXFV() | !isVfcvtRtzXuFV() | !isVfcvtXFV() | !isVfcvtXuFV() | !isVfdivVf() | !isVfdivVv() | !isVfirstM() | !isVfmaccVf() | !isVfmaccVv() | !isVfmaddVf() | !isVfmaddVv() | !isVfmaxVf() | !isVfmaxVv() | !isVfmergeVfm() | !isVfminVf() | !isVfminVv() | !isVfmsacVf() | !isVfmsacVv() | !isVfmsubVf() | !isVfmsubVv() | !isVfmulVf() | !isVfmulVv() | !isVfmvFS() | !isVfmvSF() | !isVfmvVF() | !isVfncvtFFW() | !isVfncvtFXW() | !isVfncvtFXuW() | !isVfncvtRodFFW() | !isVfncvtRtzXFW() | !isVfncvtRtzXuFW() | !isVfncvtXFW() | !isVfncvtXuFW() | !isVfnmaccVf() | !isVfnmaccVv() | !isVfnmaddVf() | !isVfnmaddVv() | !isVfnmsacVf() | !isVfnmsacVv() | !isVfnmsubVf() | !isVfnmsubVv() | !isVfrdivVf() | !isVfrec7V() | !isVfredmaxVs() | !isVfredminVs() | !isVfredosumVs() | !isVfredusumVs() | !isVfrsqrt7V() | !isVfrsubVf() | !isVfsgnjVf() | !isVfsgnjVv() | !isVfsgnjnVf() | !isVfsgnjnVv() | !isVfsgnjxVf() | !isVfsgnjxVv() | !isVfslide1downVf() | !isVfslide1upVf() | !isVfsqrtV() | !isVfsubVf() | !isVfsubVv() | !isVfwaddVf() | !isVfwaddVv() | !isVfwaddWf() | !isVfwaddWv() | !isVfwcvtFFV() | !isVfwcvtFXV() | !isVfwcvtFXuV() | !isVfwcvtRtzXFV() | !isVfwcvtRtzXuFV() | !isVfwcvtXFV() | !isVfwcvtXuFV() | !isVfwmaccVf() | !isVfwmaccVv() | !isVfwmsacVf() | !isVfwmsacVv() | !isVfwmulVf() | !isVfwmulVv() | !isVfwnmaccVf() | !isVfwnmaccVv() | !isVfwnmsacVf() | !isVfwnmsacVv() | !isVfwredosumVs() | !isVfwredusumVs() | !isVfwsubVf() | !isVfwsubVv() | !isVfwsubWf() | !isVfwsubWv() | !isVidV() | !isViotaM() | !isVl1re16V() | !isVl1re32V() | !isVl1re64V() | !isVl1re8V() | !isVl2re16V() | !isVl2re32V() | !isVl2re64V() | !isVl2re8V() | !isVl4re16V() | !isVl4re32V() | !isVl4re64V() | !isVl4re8V() | !isVl8re16V() | !isVl8re32V() | !isVl8re64V() | !isVl8re8V() | !isVle16V() | !isVle16ffV() | !isVle32V() | !isVle32ffV() | !isVle64V() | !isVle64ffV() | !isVle8V() | !isVle8ffV() | !isVlmV() | !isVloxei16V() | !isVloxei32V() | !isVloxei64V() | !isVloxei8V() | !isVlse16V() | !isVlse32V() | !isVlse64V() | !isVlse8V() | !isVluxei16V() | !isVluxei32V() | !isVluxei64V() | !isVluxei8V() | !isVmaccVv() | !isVmaccVx() | !isVmadcVi() | !isVmadcVim() | !isVmadcVv() | !isVmadcVvm() | !isVmadcVx() | !isVmadcVxm() | !isVmaddVv() | !isVmaddVx() | !isVmandMm() | !isVmandnMm() | !isVmaxVv() | !isVmaxVx() | !isVmaxuVv() | !isVmaxuVx() | !isVmergeVim() | !isVmergeVvm() | !isVmergeVxm() | !isVmfeqVf() | !isVmfeqVv() | !isVmfgeVf() | !isVmfgtVf() | !isVmfleVf() | !isVmfleVv() | !isVmfltVf() | !isVmfltVv() | !isVmfneVf() | !isVmfneVv() | !isVminVv() | !isVminVx() | !isVminuVv() | !isVminuVx() | !isVmnandMm() | !isVmnorMm() | !isVmorMm() | !isVmornMm() | !isVmsbcVv() | !isVmsbcVvm() | !isVmsbcVx() | !isVmsbcVxm() | !isVmsbfM() | !isVmseqVi() | !isVmseqVv() | !isVmseqVx() | !isVmsgtVi() | !isVmsgtVx() | !isVmsgtuVi() | !isVmsgtuVx() | !isVmsifM() | !isVmsleVi() | !isVmsleVv() | !isVmsleVx() | !isVmsleuVi() | !isVmsleuVv() | !isVmsleuVx() | !isVmsltVv() | !isVmsltVx() | !isVmsltuVv() | !isVmsltuVx() | !isVmsneVi() | !isVmsneVv() | !isVmsneVx() | !isVmsofM() | !isVmulVv() | !isVmulVx() | !isVmulhVv() | !isVmulhVx() | !isVmulhsuVv() | !isVmulhsuVx() | !isVmulhuVv() | !isVmulhuVx() | !isVmvSX() | !isVmvVI() | !isVmvVV() | !isVmvVX() | !isVmvXS() | !isVmxnorMm() | !isVmxorMm() | !isVnclipWi() | !isVnclipWv() | !isVnclipWx() | !isVnclipuWi() | !isVnclipuWv() | !isVnclipuWx() | !isVnmsacVv() | !isVnmsacVx() | !isVnmsubVv() | !isVnmsubVx() | !isVnsraWi() | !isVnsraWv() | !isVnsraWx() | !isVnsrlWi() | !isVnsrlWv() | !isVnsrlWx() | !isVorVi() | !isVorVv() | !isVorVx() | !isVredandVs() | !isVredmaxVs() | !isVredmaxuVs() | !isVredminVs() | !isVredminuVs() | !isVredorVs() | !isVredsumVs() | !isVredxorVs() | !isVremVv() | !isVremVx() | !isVremuVv() | !isVremuVx() | !isVrgatherVi() | !isVrgatherVv() | !isVrgatherVx() | !isVrgatherei16Vv() | !isVrsubVi() | !isVrsubVx() | !isVs1rV() | !isVs2rV() | !isVs4rV() | !isVs8rV() | !isVsaddVi() | !isVsaddVv() | !isVsaddVx() | !isVsadduVi() | !isVsadduVv() | !isVsadduVx() | !isVsbcVvm() | !isVsbcVxm() | !isVse16V() | !isVse32V() | !isVse64V() | !isVse8V() | !isVsextVf2() | !isVsextVf4() | !isVsextVf8() | !isVslide1downVx() | !isVslide1upVx() | !isVslidedownVi() | !isVslidedownVx() | !isVslideupVi() | !isVslideupVx() | !isVsllVi() | !isVsllVv() | !isVsllVx() | !isVsmV() | !isVsmulVv() | !isVsmulVx() | !isVsoxei16V() | !isVsoxei32V() | !isVsoxei64V() | !isVsoxei8V() | !isVsraVi() | !isVsraVv() | !isVsraVx() | !isVsrlVi() | !isVsrlVv() | !isVsrlVx() | !isVsse16V() | !isVsse32V() | !isVsse64V() | !isVsse8V() | !isVssraVi() | !isVssraVv() | !isVssraVx() | !isVssrlVi() | !isVssrlVv() | !isVssrlVx() | !isVssubVv() | !isVssubVx() | !isVssubuVv() | !isVssubuVx() | !isVsubVv() | !isVsubVx() | !isVsuxei16V() | !isVsuxei32V() | !isVsuxei64V() | !isVsuxei8V() | !isVwaddVv() | !isVwaddVx() | !isVwaddWv() | !isVwaddWx() | !isVwadduVv() | !isVwadduVx() | !isVwadduWv() | !isVwadduWx() | !isVwmaccVv() | !isVwmaccVx() | !isVwmaccsuVv() | !isVwmaccsuVx() | !isVwmaccuVv() | !isVwmaccuVx() | !isVwmaccusVx() | !isVwmulVv() | !isVwmulVx() | !isVwmulsuVv() | !isVwmulsuVx() | !isVwmuluVv() | !isVwmuluVx() | !isVwredsumVs() | !isVwredsumuVs() | !isVwsubVv() | !isVwsubVx() | !isVwsubWv() | !isVwsubWx() | !isVwsubuVv() | !isVwsubuVx() | !isVwsubuWv() | !isVwsubuWx() | !isVxorVi() | !isVxorVv() | !isVxorVx() | !isVzextVf2() | !isVzextVf4() | !isVzextVf8())
def isFma()(using Arena, Context, Block, Index, Recipe): Ref[Bool] = (isVfaddVf() | isVfaddVv() | isVfmaccVf() | isVfmaccVv() | isVfmaddVf() | isVfmaddVv() | isVfmsacVf() | isVfmsacVv() | isVfmsubVf() | isVfmsubVv() | isVfmulVf() | isVfmulVv() | isVfnmaccVf() | isVfnmaccVv() | isVfnmaddVf() | isVfnmaddVv() | isVfnmsacVf() | isVfnmsacVv() | isVfnmsubVf() | isVfnmsubVv() | isVfredosumVs() | isVfredusumVs() | isVfrsubVf() | isVfsubVf() | isVfsubVv()) & (!isVaaddVv() | !isVaaddVx() | !isVaadduVv() | !isVaadduVx() | !isVadcVim() | !isVadcVvm() | !isVadcVxm() | !isVaddVi() | !isVaddVv() | !isVaddVx() | !isVandVi() | !isVandVv() | !isVandVx() | !isVasubVv() | !isVasubVx() | !isVasubuVv() | !isVasubuVx() | !isVcompressVm() | !isVcpopM() | !isVdivVv() | !isVdivVx() | !isVdivuVv() | !isVdivuVx() | !isVfclassV() | !isVfcvtFXV() | !isVfcvtFXuV() | !isVfcvtRtzXFV() | !isVfcvtRtzXuFV() | !isVfcvtXFV() | !isVfcvtXuFV() | !isVfdivVf() | !isVfdivVv() | !isVfirstM() | !isVfmaxVf() | !isVfmaxVv() | !isVfmergeVfm() | !isVfminVf() | !isVfminVv() | !isVfmvFS() | !isVfmvSF() | !isVfmvVF() | !isVfncvtFFW() | !isVfncvtFXW() | !isVfncvtFXuW() | !isVfncvtRodFFW() | !isVfncvtRtzXFW() | !isVfncvtRtzXuFW() | !isVfncvtXFW() | !isVfncvtXuFW() | !isVfrdivVf() | !isVfrec7V() | !isVfredmaxVs() | !isVfredminVs() | !isVfrsqrt7V() | !isVfsgnjVf() | !isVfsgnjVv() | !isVfsgnjnVf() | !isVfsgnjnVv() | !isVfsgnjxVf() | !isVfsgnjxVv() | !isVfslide1downVf() | !isVfslide1upVf() | !isVfsqrtV() | !isVfwaddVf() | !isVfwaddVv() | !isVfwaddWf() | !isVfwaddWv() | !isVfwcvtFFV() | !isVfwcvtFXV() | !isVfwcvtFXuV() | !isVfwcvtRtzXFV() | !isVfwcvtRtzXuFV() | !isVfwcvtXFV() | !isVfwcvtXuFV() | !isVfwmaccVf() | !isVfwmaccVv() | !isVfwmsacVf() | !isVfwmsacVv() | !isVfwmulVf() | !isVfwmulVv() | !isVfwnmaccVf() | !isVfwnmaccVv() | !isVfwnmsacVf() | !isVfwnmsacVv() | !isVfwredosumVs() | !isVfwredusumVs() | !isVfwsubVf() | !isVfwsubVv() | !isVfwsubWf() | !isVfwsubWv() | !isVidV() | !isViotaM() | !isVl1re16V() | !isVl1re32V() | !isVl1re64V() | !isVl1re8V() | !isVl2re16V() | !isVl2re32V() | !isVl2re64V() | !isVl2re8V() | !isVl4re16V() | !isVl4re32V() | !isVl4re64V() | !isVl4re8V() | !isVl8re16V() | !isVl8re32V() | !isVl8re64V() | !isVl8re8V() | !isVle16V() | !isVle16ffV() | !isVle32V() | !isVle32ffV() | !isVle64V() | !isVle64ffV() | !isVle8V() | !isVle8ffV() | !isVlmV() | !isVloxei16V() | !isVloxei32V() | !isVloxei64V() | !isVloxei8V() | !isVlse16V() | !isVlse32V() | !isVlse64V() | !isVlse8V() | !isVluxei16V() | !isVluxei32V() | !isVluxei64V() | !isVluxei8V() | !isVmaccVv() | !isVmaccVx() | !isVmadcVi() | !isVmadcVim() | !isVmadcVv() | !isVmadcVvm() | !isVmadcVx() | !isVmadcVxm() | !isVmaddVv() | !isVmaddVx() | !isVmandMm() | !isVmandnMm() | !isVmaxVv() | !isVmaxVx() | !isVmaxuVv() | !isVmaxuVx() | !isVmergeVim() | !isVmergeVvm() | !isVmergeVxm() | !isVmfeqVf() | !isVmfeqVv() | !isVmfgeVf() | !isVmfgtVf() | !isVmfleVf() | !isVmfleVv() | !isVmfltVf() | !isVmfltVv() | !isVmfneVf() | !isVmfneVv() | !isVminVv() | !isVminVx() | !isVminuVv() | !isVminuVx() | !isVmnandMm() | !isVmnorMm() | !isVmorMm() | !isVmornMm() | !isVmsbcVv() | !isVmsbcVvm() | !isVmsbcVx() | !isVmsbcVxm() | !isVmsbfM() | !isVmseqVi() | !isVmseqVv() | !isVmseqVx() | !isVmsgtVi() | !isVmsgtVx() | !isVmsgtuVi() | !isVmsgtuVx() | !isVmsifM() | !isVmsleVi() | !isVmsleVv() | !isVmsleVx() | !isVmsleuVi() | !isVmsleuVv() | !isVmsleuVx() | !isVmsltVv() | !isVmsltVx() | !isVmsltuVv() | !isVmsltuVx() | !isVmsneVi() | !isVmsneVv() | !isVmsneVx() | !isVmsofM() | !isVmulVv() | !isVmulVx() | !isVmulhVv() | !isVmulhVx() | !isVmulhsuVv() | !isVmulhsuVx() | !isVmulhuVv() | !isVmulhuVx() | !isVmvSX() | !isVmvVI() | !isVmvVV() | !isVmvVX() | !isVmvXS() | !isVmv1rV() | !isVmv2rV() | !isVmv4rV() | !isVmv8rV() | !isVmxnorMm() | !isVmxorMm() | !isVnclipWi() | !isVnclipWv() | !isVnclipWx() | !isVnclipuWi() | !isVnclipuWv() | !isVnclipuWx() | !isVnmsacVv() | !isVnmsacVx() | !isVnmsubVv() | !isVnmsubVx() | !isVnsraWi() | !isVnsraWv() | !isVnsraWx() | !isVnsrlWi() | !isVnsrlWv() | !isVnsrlWx() | !isVorVi() | !isVorVv() | !isVorVx() | !isVredandVs() | !isVredmaxVs() | !isVredmaxuVs() | !isVredminVs() | !isVredminuVs() | !isVredorVs() | !isVredsumVs() | !isVredxorVs() | !isVremVv() | !isVremVx() | !isVremuVv() | !isVremuVx() | !isVrgatherVi() | !isVrgatherVv() | !isVrgatherVx() | !isVrgatherei16Vv() | !isVrsubVi() | !isVrsubVx() | !isVs1rV() | !isVs2rV() | !isVs4rV() | !isVs8rV() | !isVsaddVi() | !isVsaddVv() | !isVsaddVx() | !isVsadduVi() | !isVsadduVv() | !isVsadduVx() | !isVsbcVvm() | !isVsbcVxm() | !isVse16V() | !isVse32V() | !isVse64V() | !isVse8V() | !isVsextVf2() | !isVsextVf4() | !isVsextVf8() | !isVslide1downVx() | !isVslide1upVx() | !isVslidedownVi() | !isVslidedownVx() | !isVslideupVi() | !isVslideupVx() | !isVsllVi() | !isVsllVv() | !isVsllVx() | !isVsmV() | !isVsmulVv() | !isVsmulVx() | !isVsoxei16V() | !isVsoxei32V() | !isVsoxei64V() | !isVsoxei8V() | !isVsraVi() | !isVsraVv() | !isVsraVx() | !isVsrlVi() | !isVsrlVv() | !isVsrlVx() | !isVsse16V() | !isVsse32V() | !isVsse64V() | !isVsse8V() | !isVssraVi() | !isVssraVv() | !isVssraVx() | !isVssrlVi() | !isVssrlVv() | !isVssrlVx() | !isVssubVv() | !isVssubVx() | !isVssubuVv() | !isVssubuVx() | !isVsubVv() | !isVsubVx() | !isVsuxei16V() | !isVsuxei32V() | !isVsuxei64V() | !isVsuxei8V() | !isVwaddVv() | !isVwaddVx() | !isVwaddWv() | !isVwaddWx() | !isVwadduVv() | !isVwadduVx() | !isVwadduWv() | !isVwadduWx() | !isVwmaccVv() | !isVwmaccVx() | !isVwmaccsuVv() | !isVwmaccsuVx() | !isVwmaccuVv() | !isVwmaccuVx() | !isVwmaccusVx() | !isVwmulVv() | !isVwmulVx() | !isVwmulsuVv() | !isVwmulsuVx() | !isVwmuluVv() | !isVwmuluVx() | !isVwredsumVs() | !isVwredsumuVs() | !isVwsubVv() | !isVwsubVx() | !isVwsubWv() | !isVwsubWx() | !isVwsubuVv() | !isVwsubuVx() | !isVwsubuWv() | !isVwsubuWx() | !isVxorVi() | !isVxorVv() | !isVxorVx() | !isVzextVf2() | !isVzextVf4() | !isVzextVf8())
def isSlid()(using Arena, Context, Block, Index, Recipe): Ref[Bool] = (isVfslide1downVf() | isVfslide1upVf() | isVslide1downVx() | isVslide1upVx() | isVslidedownVi() | isVslidedownVx() | isVslideupVi() | isVslideupVx()) & (!isVaaddVv() | !isVaaddVx() | !isVaadduVv() | !isVaadduVx() | !isVadcVim() | !isVadcVvm() | !isVadcVxm() | !isVaddVi() | !isVaddVv() | !isVaddVx() | !isVandVi() | !isVandVv() | !isVandVx() | !isVasubVv() | !isVasubVx() | !isVasubuVv() | !isVasubuVx() | !isVcompressVm() | !isVcpopM() | !isVdivVv() | !isVdivVx() | !isVdivuVv() | !isVdivuVx() | !isVfaddVf() | !isVfaddVv() | !isVfclassV() | !isVfcvtFXV() | !isVfcvtFXuV() | !isVfcvtRtzXFV() | !isVfcvtRtzXuFV() | !isVfcvtXFV() | !isVfcvtXuFV() | !isVfdivVf() | !isVfdivVv() | !isVfirstM() | !isVfmaccVf() | !isVfmaccVv() | !isVfmaddVf() | !isVfmaddVv() | !isVfmaxVf() | !isVfmaxVv() | !isVfmergeVfm() | !isVfminVf() | !isVfminVv() | !isVfmsacVf() | !isVfmsacVv() | !isVfmsubVf() | !isVfmsubVv() | !isVfmulVf() | !isVfmulVv() | !isVfmvFS() | !isVfmvSF() | !isVfmvVF() | !isVfncvtFFW() | !isVfncvtFXW() | !isVfncvtFXuW() | !isVfncvtRodFFW() | !isVfncvtRtzXFW() | !isVfncvtRtzXuFW() | !isVfncvtXFW() | !isVfncvtXuFW() | !isVfnmaccVf() | !isVfnmaccVv() | !isVfnmaddVf() | !isVfnmaddVv() | !isVfnmsacVf() | !isVfnmsacVv() | !isVfnmsubVf() | !isVfnmsubVv() | !isVfrdivVf() | !isVfrec7V() | !isVfredmaxVs() | !isVfredminVs() | !isVfredosumVs() | !isVfredusumVs() | !isVfrsqrt7V() | !isVfrsubVf() | !isVfsgnjVf() | !isVfsgnjVv() | !isVfsgnjnVf() | !isVfsgnjnVv() | !isVfsgnjxVf() | !isVfsgnjxVv() | !isVfsqrtV() | !isVfsubVf() | !isVfsubVv() | !isVfwaddVf() | !isVfwaddVv() | !isVfwaddWf() | !isVfwaddWv() | !isVfwcvtFFV() | !isVfwcvtFXV() | !isVfwcvtFXuV() | !isVfwcvtRtzXFV() | !isVfwcvtRtzXuFV() | !isVfwcvtXFV() | !isVfwcvtXuFV() | !isVfwmaccVf() | !isVfwmaccVv() | !isVfwmsacVf() | !isVfwmsacVv() | !isVfwmulVf() | !isVfwmulVv() | !isVfwnmaccVf() | !isVfwnmaccVv() | !isVfwnmsacVf() | !isVfwnmsacVv() | !isVfwredosumVs() | !isVfwredusumVs() | !isVfwsubVf() | !isVfwsubVv() | !isVfwsubWf() | !isVfwsubWv() | !isVidV() | !isViotaM() | !isVl1re16V() | !isVl1re32V() | !isVl1re64V() | !isVl1re8V() | !isVl2re16V() | !isVl2re32V() | !isVl2re64V() | !isVl2re8V() | !isVl4re16V() | !isVl4re32V() | !isVl4re64V() | !isVl4re8V() | !isVl8re16V() | !isVl8re32V() | !isVl8re64V() | !isVl8re8V() | !isVle16V() | !isVle16ffV() | !isVle32V() | !isVle32ffV() | !isVle64V() | !isVle64ffV() | !isVle8V() | !isVle8ffV() | !isVlmV() | !isVloxei16V() | !isVloxei32V() | !isVloxei64V() | !isVloxei8V() | !isVlse16V() | !isVlse32V() | !isVlse64V() | !isVlse8V() | !isVluxei16V() | !isVluxei32V() | !isVluxei64V() | !isVluxei8V() | !isVmaccVv() | !isVmaccVx() | !isVmadcVi() | !isVmadcVim() | !isVmadcVv() | !isVmadcVvm() | !isVmadcVx() | !isVmadcVxm() | !isVmaddVv() | !isVmaddVx() | !isVmandMm() | !isVmandnMm() | !isVmaxVv() | !isVmaxVx() | !isVmaxuVv() | !isVmaxuVx() | !isVmergeVim() | !isVmergeVvm() | !isVmergeVxm() | !isVmfeqVf() | !isVmfeqVv() | !isVmfgeVf() | !isVmfgtVf() | !isVmfleVf() | !isVmfleVv() | !isVmfltVf() | !isVmfltVv() | !isVmfneVf() | !isVmfneVv() | !isVminVv() | !isVminVx() | !isVminuVv() | !isVminuVx() | !isVmnandMm() | !isVmnorMm() | !isVmorMm() | !isVmornMm() | !isVmsbcVv() | !isVmsbcVvm() | !isVmsbcVx() | !isVmsbcVxm() | !isVmsbfM() | !isVmseqVi() | !isVmseqVv() | !isVmseqVx() | !isVmsgtVi() | !isVmsgtVx() | !isVmsgtuVi() | !isVmsgtuVx() | !isVmsifM() | !isVmsleVi() | !isVmsleVv() | !isVmsleVx() | !isVmsleuVi() | !isVmsleuVv() | !isVmsleuVx() | !isVmsltVv() | !isVmsltVx() | !isVmsltuVv() | !isVmsltuVx() | !isVmsneVi() | !isVmsneVv() | !isVmsneVx() | !isVmsofM() | !isVmulVv() | !isVmulVx() | !isVmulhVv() | !isVmulhVx() | !isVmulhsuVv() | !isVmulhsuVx() | !isVmulhuVv() | !isVmulhuVx() | !isVmvSX() | !isVmvVI() | !isVmvVV() | !isVmvVX() | !isVmvXS() | !isVmv1rV() | !isVmv2rV() | !isVmv4rV() | !isVmv8rV() | !isVmxnorMm() | !isVmxorMm() | !isVnclipWi() | !isVnclipWv() | !isVnclipWx() | !isVnclipuWi() | !isVnclipuWv() | !isVnclipuWx() | !isVnmsacVv() | !isVnmsacVx() | !isVnmsubVv() | !isVnmsubVx() | !isVnsraWi() | !isVnsraWv() | !isVnsraWx() | !isVnsrlWi() | !isVnsrlWv() | !isVnsrlWx() | !isVorVi() | !isVorVv() | !isVorVx() | !isVredandVs() | !isVredmaxVs() | !isVredmaxuVs() | !isVredminVs() | !isVredminuVs() | !isVredorVs() | !isVredsumVs() | !isVredxorVs() | !isVremVv() | !isVremVx() | !isVremuVv() | !isVremuVx() | !isVrgatherVi() | !isVrgatherVv() | !isVrgatherVx() | !isVrgatherei16Vv() | !isVrsubVi() | !isVrsubVx() | !isVs1rV() | !isVs2rV() | !isVs4rV() | !isVs8rV() | !isVsaddVi() | !isVsaddVv() | !isVsaddVx() | !isVsadduVi() | !isVsadduVv() | !isVsadduVx() | !isVsbcVvm() | !isVsbcVxm() | !isVse16V() | !isVse32V() | !isVse64V() | !isVse8V() | !isVsextVf2() | !isVsextVf4() | !isVsextVf8() | !isVsllVi() | !isVsllVv() | !isVsllVx() | !isVsmV() | !isVsmulVv() | !isVsmulVx() | !isVsoxei16V() | !isVsoxei32V() | !isVsoxei64V() | !isVsoxei8V() | !isVsraVi() | !isVsraVv() | !isVsraVx() | !isVsrlVi() | !isVsrlVv() | !isVsrlVx() | !isVsse16V() | !isVsse32V() | !isVsse64V() | !isVsse8V() | !isVssraVi() | !isVssraVv() | !isVssraVx() | !isVssrlVi() | !isVssrlVv() | !isVssrlVx() | !isVssubVv() | !isVssubVx() | !isVssubuVv() | !isVssubuVx() | !isVsubVv() | !isVsubVx() | !isVsuxei16V() | !isVsuxei32V() | !isVsuxei64V() | !isVsuxei8V() | !isVwaddVv() | !isVwaddVx() | !isVwaddWv() | !isVwaddWx() | !isVwadduVv() | !isVwadduVx() | !isVwadduWv() | !isVwadduWx() | !isVwmaccVv() | !isVwmaccVx() | !isVwmaccsuVv() | !isVwmaccsuVx() | !isVwmaccuVv() | !isVwmaccuVx() | !isVwmaccusVx() | !isVwmulVv() | !isVwmulVx() | !isVwmulsuVv() | !isVwmulsuVx() | !isVwmuluVv() | !isVwmuluVx() | !isVwredsumVs() | !isVwredsumuVs() | !isVwsubVv() | !isVwsubVx() | !isVwsubWv() | !isVwsubWx() | !isVwsubuVv() | !isVwsubuVx() | !isVwsubuWv() | !isVwsubuWx() | !isVxorVi() | !isVxorVv() | !isVxorVx() | !isVzextVf2() | !isVzextVf4() | !isVzextVf8())
def isFfo()(using Arena, Context, Block, Index, Recipe): Ref[Bool] = (isVfirstM() | isVmsbfM() | isVmsifM() | isVmsofM()) & (!isVaaddVv() | !isVaaddVx() | !isVaadduVv() | !isVaadduVx() | !isVadcVim() | !isVadcVvm() | !isVadcVxm() | !isVaddVi() | !isVaddVv() | !isVaddVx() | !isVandVi() | !isVandVv() | !isVandVx() | !isVasubVv() | !isVasubVx() | !isVasubuVv() | !isVasubuVx() | !isVcompressVm() | !isVcpopM() | !isVdivVv() | !isVdivVx() | !isVdivuVv() | !isVdivuVx() | !isVfaddVf() | !isVfaddVv() | !isVfclassV() | !isVfcvtFXV() | !isVfcvtFXuV() | !isVfcvtRtzXFV() | !isVfcvtRtzXuFV() | !isVfcvtXFV() | !isVfcvtXuFV() | !isVfdivVf() | !isVfdivVv() | !isVfmaccVf() | !isVfmaccVv() | !isVfmaddVf() | !isVfmaddVv() | !isVfmaxVf() | !isVfmaxVv() | !isVfmergeVfm() | !isVfminVf() | !isVfminVv() | !isVfmsacVf() | !isVfmsacVv() | !isVfmsubVf() | !isVfmsubVv() | !isVfmulVf() | !isVfmulVv() | !isVfmvFS() | !isVfmvSF() | !isVfmvVF() | !isVfncvtFFW() | !isVfncvtFXW() | !isVfncvtFXuW() | !isVfncvtRodFFW() | !isVfncvtRtzXFW() | !isVfncvtRtzXuFW() | !isVfncvtXFW() | !isVfncvtXuFW() | !isVfnmaccVf() | !isVfnmaccVv() | !isVfnmaddVf() | !isVfnmaddVv() | !isVfnmsacVf() | !isVfnmsacVv() | !isVfnmsubVf() | !isVfnmsubVv() | !isVfrdivVf() | !isVfrec7V() | !isVfredmaxVs() | !isVfredminVs() | !isVfredosumVs() | !isVfredusumVs() | !isVfrsqrt7V() | !isVfrsubVf() | !isVfsgnjVf() | !isVfsgnjVv() | !isVfsgnjnVf() | !isVfsgnjnVv() | !isVfsgnjxVf() | !isVfsgnjxVv() | !isVfslide1downVf() | !isVfslide1upVf() | !isVfsqrtV() | !isVfsubVf() | !isVfsubVv() | !isVfwaddVf() | !isVfwaddVv() | !isVfwaddWf() | !isVfwaddWv() | !isVfwcvtFFV() | !isVfwcvtFXV() | !isVfwcvtFXuV() | !isVfwcvtRtzXFV() | !isVfwcvtRtzXuFV() | !isVfwcvtXFV() | !isVfwcvtXuFV() | !isVfwmaccVf() | !isVfwmaccVv() | !isVfwmsacVf() | !isVfwmsacVv() | !isVfwmulVf() | !isVfwmulVv() | !isVfwnmaccVf() | !isVfwnmaccVv() | !isVfwnmsacVf() | !isVfwnmsacVv() | !isVfwredosumVs() | !isVfwredusumVs() | !isVfwsubVf() | !isVfwsubVv() | !isVfwsubWf() | !isVfwsubWv() | !isVidV() | !isViotaM() | !isVl1re16V() | !isVl1re32V() | !isVl1re64V() | !isVl1re8V() | !isVl2re16V() | !isVl2re32V() | !isVl2re64V() | !isVl2re8V() | !isVl4re16V() | !isVl4re32V() | !isVl4re64V() | !isVl4re8V() | !isVl8re16V() | !isVl8re32V() | !isVl8re64V() | !isVl8re8V() | !isVle16V() | !isVle16ffV() | !isVle32V() | !isVle32ffV() | !isVle64V() | !isVle64ffV() | !isVle8V() | !isVle8ffV() | !isVlmV() | !isVloxei16V() | !isVloxei32V() | !isVloxei64V() | !isVloxei8V() | !isVlse16V() | !isVlse32V() | !isVlse64V() | !isVlse8V() | !isVluxei16V() | !isVluxei32V() | !isVluxei64V() | !isVluxei8V() | !isVmaccVv() | !isVmaccVx() | !isVmadcVi() | !isVmadcVim() | !isVmadcVv() | !isVmadcVvm() | !isVmadcVx() | !isVmadcVxm() | !isVmaddVv() | !isVmaddVx() | !isVmandMm() | !isVmandnMm() | !isVmaxVv() | !isVmaxVx() | !isVmaxuVv() | !isVmaxuVx() | !isVmergeVim() | !isVmergeVvm() | !isVmergeVxm() | !isVmfeqVf() | !isVmfeqVv() | !isVmfgeVf() | !isVmfgtVf() | !isVmfleVf() | !isVmfleVv() | !isVmfltVf() | !isVmfltVv() | !isVmfneVf() | !isVmfneVv() | !isVminVv() | !isVminVx() | !isVminuVv() | !isVminuVx() | !isVmnandMm() | !isVmnorMm() | !isVmorMm() | !isVmornMm() | !isVmsbcVv() | !isVmsbcVvm() | !isVmsbcVx() | !isVmsbcVxm() | !isVmseqVi() | !isVmseqVv() | !isVmseqVx() | !isVmsgtVi() | !isVmsgtVx() | !isVmsgtuVi() | !isVmsgtuVx() | !isVmsleVi() | !isVmsleVv() | !isVmsleVx() | !isVmsleuVi() | !isVmsleuVv() | !isVmsleuVx() | !isVmsltVv() | !isVmsltVx() | !isVmsltuVv() | !isVmsltuVx() | !isVmsneVi() | !isVmsneVv() | !isVmsneVx() | !isVmulVv() | !isVmulVx() | !isVmulhVv() | !isVmulhVx() | !isVmulhsuVv() | !isVmulhsuVx() | !isVmulhuVv() | !isVmulhuVx() | !isVmvSX() | !isVmvVI() | !isVmvVV() | !isVmvVX() | !isVmvXS() | !isVmv1rV() | !isVmv2rV() | !isVmv4rV() | !isVmv8rV() | !isVmxnorMm() | !isVmxorMm() | !isVnclipWi() | !isVnclipWv() | !isVnclipWx() | !isVnclipuWi() | !isVnclipuWv() | !isVnclipuWx() | !isVnmsacVv() | !isVnmsacVx() | !isVnmsubVv() | !isVnmsubVx() | !isVnsraWi() | !isVnsraWv() | !isVnsraWx() | !isVnsrlWi() | !isVnsrlWv() | !isVnsrlWx() | !isVorVi() | !isVorVv() | !isVorVx() | !isVredandVs() | !isVredmaxVs() | !isVredmaxuVs() | !isVredminVs() | !isVredminuVs() | !isVredorVs() | !isVredsumVs() | !isVredxorVs() | !isVremVv() | !isVremVx() | !isVremuVv() | !isVremuVx() | !isVrgatherVi() | !isVrgatherVv() | !isVrgatherVx() | !isVrgatherei16Vv() | !isVrsubVi() | !isVrsubVx() | !isVs1rV() | !isVs2rV() | !isVs4rV() | !isVs8rV() | !isVsaddVi() | !isVsaddVv() | !isVsaddVx() | !isVsadduVi() | !isVsadduVv() | !isVsadduVx() | !isVsbcVvm() | !isVsbcVxm() | !isVse16V() | !isVse32V() | !isVse64V() | !isVse8V() | !isVsextVf2() | !isVsextVf4() | !isVsextVf8() | !isVslide1downVx() | !isVslide1upVx() | !isVslidedownVi() | !isVslidedownVx() | !isVslideupVi() | !isVslideupVx() | !isVsllVi() | !isVsllVv() | !isVsllVx() | !isVsmV() | !isVsmulVv() | !isVsmulVx() | !isVsoxei16V() | !isVsoxei32V() | !isVsoxei64V() | !isVsoxei8V() | !isVsraVi() | !isVsraVv() | !isVsraVx() | !isVsrlVi() | !isVsrlVv() | !isVsrlVx() | !isVsse16V() | !isVsse32V() | !isVsse64V() | !isVsse8V() | !isVssraVi() | !isVssraVv() | !isVssraVx() | !isVssrlVi() | !isVssrlVv() | !isVssrlVx() | !isVssubVv() | !isVssubVx() | !isVssubuVv() | !isVssubuVx() | !isVsubVv() | !isVsubVx() | !isVsuxei16V() | !isVsuxei32V() | !isVsuxei64V() | !isVsuxei8V() | !isVwaddVv() | !isVwaddVx() | !isVwaddWv() | !isVwaddWx() | !isVwadduVv() | !isVwadduVx() | !isVwadduWv() | !isVwadduWx() | !isVwmaccVv() | !isVwmaccVx() | !isVwmaccsuVv() | !isVwmaccsuVx() | !isVwmaccuVv() | !isVwmaccuVx() | !isVwmaccusVx() | !isVwmulVv() | !isVwmulVx() | !isVwmulsuVv() | !isVwmulsuVx() | !isVwmuluVv() | !isVwmuluVx() | !isVwredsumVs() | !isVwredsumuVs() | !isVwsubVv() | !isVwsubVx() | !isVwsubWv() | !isVwsubWx() | !isVwsubuVv() | !isVwsubuVx() | !isVwsubuWv() | !isVwsubuWx() | !isVxorVi() | !isVxorVv() | !isVxorVx() | !isVzextVf2() | !isVzextVf4() | !isVzextVf8())
def isUnorderwrite()(using Arena, Context, Block, Index, Recipe): Ref[Bool] = (isVfmvFS() | isVfmvSF() | isVfredosumVs() | isVfslide1downVf() | isVfslide1upVf() | isViotaM() | isVmvSX() | isVmvXS() | isVslide1downVx() | isVslide1upVx() | isVslidedownVi() | isVslidedownVx() | isVslideupVi() | isVslideupVx()) & (!isVaaddVv() | !isVaaddVx() | !isVaadduVv() | !isVaadduVx() | !isVadcVim() | !isVadcVvm() | !isVadcVxm() | !isVaddVi() | !isVaddVv() | !isVaddVx() | !isVandVi() | !isVandVv() | !isVandVx() | !isVasubVv() | !isVasubVx() | !isVasubuVv() | !isVasubuVx() | !isVcompressVm() | !isVcpopM() | !isVdivVv() | !isVdivVx() | !isVdivuVv() | !isVdivuVx() | !isVfaddVf() | !isVfaddVv() | !isVfclassV() | !isVfcvtFXV() | !isVfcvtFXuV() | !isVfcvtRtzXFV() | !isVfcvtRtzXuFV() | !isVfcvtXFV() | !isVfcvtXuFV() | !isVfdivVf() | !isVfdivVv() | !isVfirstM() | !isVfmaccVf() | !isVfmaccVv() | !isVfmaddVf() | !isVfmaddVv() | !isVfmaxVf() | !isVfmaxVv() | !isVfmergeVfm() | !isVfminVf() | !isVfminVv() | !isVfmsacVf() | !isVfmsacVv() | !isVfmsubVf() | !isVfmsubVv() | !isVfmulVf() | !isVfmulVv() | !isVfmvVF() | !isVfncvtFFW() | !isVfncvtFXW() | !isVfncvtFXuW() | !isVfncvtRodFFW() | !isVfncvtRtzXFW() | !isVfncvtRtzXuFW() | !isVfncvtXFW() | !isVfncvtXuFW() | !isVfnmaccVf() | !isVfnmaccVv() | !isVfnmaddVf() | !isVfnmaddVv() | !isVfnmsacVf() | !isVfnmsacVv() | !isVfnmsubVf() | !isVfnmsubVv() | !isVfrdivVf() | !isVfrec7V() | !isVfredmaxVs() | !isVfredminVs() | !isVfredusumVs() | !isVfrsqrt7V() | !isVfrsubVf() | !isVfsgnjVf() | !isVfsgnjVv() | !isVfsgnjnVf() | !isVfsgnjnVv() | !isVfsgnjxVf() | !isVfsgnjxVv() | !isVfsqrtV() | !isVfsubVf() | !isVfsubVv() | !isVfwaddVf() | !isVfwaddVv() | !isVfwaddWf() | !isVfwaddWv() | !isVfwcvtFFV() | !isVfwcvtFXV() | !isVfwcvtFXuV() | !isVfwcvtRtzXFV() | !isVfwcvtRtzXuFV() | !isVfwcvtXFV() | !isVfwcvtXuFV() | !isVfwmaccVf() | !isVfwmaccVv() | !isVfwmsacVf() | !isVfwmsacVv() | !isVfwmulVf() | !isVfwmulVv() | !isVfwnmaccVf() | !isVfwnmaccVv() | !isVfwnmsacVf() | !isVfwnmsacVv() | !isVfwredosumVs() | !isVfwredusumVs() | !isVfwsubVf() | !isVfwsubVv() | !isVfwsubWf() | !isVfwsubWv() | !isVidV() | !isVl1re16V() | !isVl1re32V() | !isVl1re64V() | !isVl1re8V() | !isVl2re16V() | !isVl2re32V() | !isVl2re64V() | !isVl2re8V() | !isVl4re16V() | !isVl4re32V() | !isVl4re64V() | !isVl4re8V() | !isVl8re16V() | !isVl8re32V() | !isVl8re64V() | !isVl8re8V() | !isVle16V() | !isVle16ffV() | !isVle32V() | !isVle32ffV() | !isVle64V() | !isVle64ffV() | !isVle8V() | !isVle8ffV() | !isVlmV() | !isVloxei16V() | !isVloxei32V() | !isVloxei64V() | !isVloxei8V() | !isVlse16V() | !isVlse32V() | !isVlse64V() | !isVlse8V() | !isVluxei16V() | !isVluxei32V() | !isVluxei64V() | !isVluxei8V() | !isVmaccVv() | !isVmaccVx() | !isVmadcVi() | !isVmadcVim() | !isVmadcVv() | !isVmadcVvm() | !isVmadcVx() | !isVmadcVxm() | !isVmaddVv() | !isVmaddVx() | !isVmandMm() | !isVmandnMm() | !isVmaxVv() | !isVmaxVx() | !isVmaxuVv() | !isVmaxuVx() | !isVmergeVim() | !isVmergeVvm() | !isVmergeVxm() | !isVmfeqVf() | !isVmfeqVv() | !isVmfgeVf() | !isVmfgtVf() | !isVmfleVf() | !isVmfleVv() | !isVmfltVf() | !isVmfltVv() | !isVmfneVf() | !isVmfneVv() | !isVminVv() | !isVminVx() | !isVminuVv() | !isVminuVx() | !isVmnandMm() | !isVmnorMm() | !isVmorMm() | !isVmornMm() | !isVmsbcVv() | !isVmsbcVvm() | !isVmsbcVx() | !isVmsbcVxm() | !isVmsbfM() | !isVmseqVi() | !isVmseqVv() | !isVmseqVx() | !isVmsgtVi() | !isVmsgtVx() | !isVmsgtuVi() | !isVmsgtuVx() | !isVmsifM() | !isVmsleVi() | !isVmsleVv() | !isVmsleVx() | !isVmsleuVi() | !isVmsleuVv() | !isVmsleuVx() | !isVmsltVv() | !isVmsltVx() | !isVmsltuVv() | !isVmsltuVx() | !isVmsneVi() | !isVmsneVv() | !isVmsneVx() | !isVmsofM() | !isVmulVv() | !isVmulVx() | !isVmulhVv() | !isVmulhVx() | !isVmulhsuVv() | !isVmulhsuVx() | !isVmulhuVv() | !isVmulhuVx() | !isVmvVI() | !isVmvVV() | !isVmvVX() | !isVmv1rV() | !isVmv2rV() | !isVmv4rV() | !isVmv8rV() | !isVmxnorMm() | !isVmxorMm() | !isVnclipWi() | !isVnclipWv() | !isVnclipWx() | !isVnclipuWi() | !isVnclipuWv() | !isVnclipuWx() | !isVnmsacVv() | !isVnmsacVx() | !isVnmsubVv() | !isVnmsubVx() | !isVnsraWi() | !isVnsraWv() | !isVnsraWx() | !isVnsrlWi() | !isVnsrlWv() | !isVnsrlWx() | !isVorVi() | !isVorVv() | !isVorVx() | !isVredandVs() | !isVredmaxVs() | !isVredmaxuVs() | !isVredminVs() | !isVredminuVs() | !isVredorVs() | !isVredsumVs() | !isVredxorVs() | !isVremVv() | !isVremVx() | !isVremuVv() | !isVremuVx() | !isVrgatherVi() | !isVrgatherVv() | !isVrgatherVx() | !isVrgatherei16Vv() | !isVrsubVi() | !isVrsubVx() | !isVs1rV() | !isVs2rV() | !isVs4rV() | !isVs8rV() | !isVsaddVi() | !isVsaddVv() | !isVsaddVx() | !isVsadduVi() | !isVsadduVv() | !isVsadduVx() | !isVsbcVvm() | !isVsbcVxm() | !isVse16V() | !isVse32V() | !isVse64V() | !isVse8V() | !isVsextVf2() | !isVsextVf4() | !isVsextVf8() | !isVsllVi() | !isVsllVv() | !isVsllVx() | !isVsmV() | !isVsmulVv() | !isVsmulVx() | !isVsoxei16V() | !isVsoxei32V() | !isVsoxei64V() | !isVsoxei8V() | !isVsraVi() | !isVsraVv() | !isVsraVx() | !isVsrlVi() | !isVsrlVv() | !isVsrlVx() | !isVsse16V() | !isVsse32V() | !isVsse64V() | !isVsse8V() | !isVssraVi() | !isVssraVv() | !isVssraVx() | !isVssrlVi() | !isVssrlVv() | !isVssrlVx() | !isVssubVv() | !isVssubVx() | !isVssubuVv() | !isVssubuVx() | !isVsubVv() | !isVsubVx() | !isVsuxei16V() | !isVsuxei32V() | !isVsuxei64V() | !isVsuxei8V() | !isVwaddVv() | !isVwaddVx() | !isVwaddWv() | !isVwaddWx() | !isVwadduVv() | !isVwadduVx() | !isVwadduWv() | !isVwadduWx() | !isVwmaccVv() | !isVwmaccVx() | !isVwmaccsuVv() | !isVwmaccsuVx() | !isVwmaccuVv() | !isVwmaccuVx() | !isVwmaccusVx() | !isVwmulVv() | !isVwmulVx() | !isVwmulsuVv() | !isVwmulsuVx() | !isVwmuluVv() | !isVwmuluVx() | !isVwredsumVs() | !isVwredsumuVs() | !isVwsubVv() | !isVwsubVx() | !isVwsubWv() | !isVwsubWx() | !isVwsubuVv() | !isVwsubuVx() | !isVwsubuWv() | !isVwsubuWx() | !isVxorVi() | !isVxorVv() | !isVxorVx() | !isVzextVf2() | !isVzextVf4() | !isVzextVf8())
def isPopcount()(using Arena, Context, Block, Index, Recipe): Ref[Bool] = (isVcpopM()) & (!isVaaddVv() | !isVaaddVx() | !isVaadduVv() | !isVaadduVx() | !isVadcVim() | !isVadcVvm() | !isVadcVxm() | !isVaddVi() | !isVaddVv() | !isVaddVx() | !isVandVi() | !isVandVv() | !isVandVx() | !isVasubVv() | !isVasubVx() | !isVasubuVv() | !isVasubuVx() | !isVcompressVm() | !isVdivVv() | !isVdivVx() | !isVdivuVv() | !isVdivuVx() | !isVfaddVf() | !isVfaddVv() | !isVfclassV() | !isVfcvtFXV() | !isVfcvtFXuV() | !isVfcvtRtzXFV() | !isVfcvtRtzXuFV() | !isVfcvtXFV() | !isVfcvtXuFV() | !isVfdivVf() | !isVfdivVv() | !isVfirstM() | !isVfmaccVf() | !isVfmaccVv() | !isVfmaddVf() | !isVfmaddVv() | !isVfmaxVf() | !isVfmaxVv() | !isVfmergeVfm() | !isVfminVf() | !isVfminVv() | !isVfmsacVf() | !isVfmsacVv() | !isVfmsubVf() | !isVfmsubVv() | !isVfmulVf() | !isVfmulVv() | !isVfmvFS() | !isVfmvSF() | !isVfmvVF() | !isVfncvtFFW() | !isVfncvtFXW() | !isVfncvtFXuW() | !isVfncvtRodFFW() | !isVfncvtRtzXFW() | !isVfncvtRtzXuFW() | !isVfncvtXFW() | !isVfncvtXuFW() | !isVfnmaccVf() | !isVfnmaccVv() | !isVfnmaddVf() | !isVfnmaddVv() | !isVfnmsacVf() | !isVfnmsacVv() | !isVfnmsubVf() | !isVfnmsubVv() | !isVfrdivVf() | !isVfrec7V() | !isVfredmaxVs() | !isVfredminVs() | !isVfredosumVs() | !isVfredusumVs() | !isVfrsqrt7V() | !isVfrsubVf() | !isVfsgnjVf() | !isVfsgnjVv() | !isVfsgnjnVf() | !isVfsgnjnVv() | !isVfsgnjxVf() | !isVfsgnjxVv() | !isVfslide1downVf() | !isVfslide1upVf() | !isVfsqrtV() | !isVfsubVf() | !isVfsubVv() | !isVfwaddVf() | !isVfwaddVv() | !isVfwaddWf() | !isVfwaddWv() | !isVfwcvtFFV() | !isVfwcvtFXV() | !isVfwcvtFXuV() | !isVfwcvtRtzXFV() | !isVfwcvtRtzXuFV() | !isVfwcvtXFV() | !isVfwcvtXuFV() | !isVfwmaccVf() | !isVfwmaccVv() | !isVfwmsacVf() | !isVfwmsacVv() | !isVfwmulVf() | !isVfwmulVv() | !isVfwnmaccVf() | !isVfwnmaccVv() | !isVfwnmsacVf() | !isVfwnmsacVv() | !isVfwredosumVs() | !isVfwredusumVs() | !isVfwsubVf() | !isVfwsubVv() | !isVfwsubWf() | !isVfwsubWv() | !isVidV() | !isViotaM() | !isVl1re16V() | !isVl1re32V() | !isVl1re64V() | !isVl1re8V() | !isVl2re16V() | !isVl2re32V() | !isVl2re64V() | !isVl2re8V() | !isVl4re16V() | !isVl4re32V() | !isVl4re64V() | !isVl4re8V() | !isVl8re16V() | !isVl8re32V() | !isVl8re64V() | !isVl8re8V() | !isVle16V() | !isVle16ffV() | !isVle32V() | !isVle32ffV() | !isVle64V() | !isVle64ffV() | !isVle8V() | !isVle8ffV() | !isVlmV() | !isVloxei16V() | !isVloxei32V() | !isVloxei64V() | !isVloxei8V() | !isVlse16V() | !isVlse32V() | !isVlse64V() | !isVlse8V() | !isVluxei16V() | !isVluxei32V() | !isVluxei64V() | !isVluxei8V() | !isVmaccVv() | !isVmaccVx() | !isVmadcVi() | !isVmadcVim() | !isVmadcVv() | !isVmadcVvm() | !isVmadcVx() | !isVmadcVxm() | !isVmaddVv() | !isVmaddVx() | !isVmandMm() | !isVmandnMm() | !isVmaxVv() | !isVmaxVx() | !isVmaxuVv() | !isVmaxuVx() | !isVmergeVim() | !isVmergeVvm() | !isVmergeVxm() | !isVmfeqVf() | !isVmfeqVv() | !isVmfgeVf() | !isVmfgtVf() | !isVmfleVf() | !isVmfleVv() | !isVmfltVf() | !isVmfltVv() | !isVmfneVf() | !isVmfneVv() | !isVminVv() | !isVminVx() | !isVminuVv() | !isVminuVx() | !isVmnandMm() | !isVmnorMm() | !isVmorMm() | !isVmornMm() | !isVmsbcVv() | !isVmsbcVvm() | !isVmsbcVx() | !isVmsbcVxm() | !isVmsbfM() | !isVmseqVi() | !isVmseqVv() | !isVmseqVx() | !isVmsgtVi() | !isVmsgtVx() | !isVmsgtuVi() | !isVmsgtuVx() | !isVmsifM() | !isVmsleVi() | !isVmsleVv() | !isVmsleVx() | !isVmsleuVi() | !isVmsleuVv() | !isVmsleuVx() | !isVmsltVv() | !isVmsltVx() | !isVmsltuVv() | !isVmsltuVx() | !isVmsneVi() | !isVmsneVv() | !isVmsneVx() | !isVmsofM() | !isVmulVv() | !isVmulVx() | !isVmulhVv() | !isVmulhVx() | !isVmulhsuVv() | !isVmulhsuVx() | !isVmulhuVv() | !isVmulhuVx() | !isVmvSX() | !isVmvVI() | !isVmvVV() | !isVmvVX() | !isVmvXS() | !isVmv1rV() | !isVmv2rV() | !isVmv4rV() | !isVmv8rV() | !isVmxnorMm() | !isVmxorMm() | !isVnclipWi() | !isVnclipWv() | !isVnclipWx() | !isVnclipuWi() | !isVnclipuWv() | !isVnclipuWx() | !isVnmsacVv() | !isVnmsacVx() | !isVnmsubVv() | !isVnmsubVx() | !isVnsraWi() | !isVnsraWv() | !isVnsraWx() | !isVnsrlWi() | !isVnsrlWv() | !isVnsrlWx() | !isVorVi() | !isVorVv() | !isVorVx() | !isVredandVs() | !isVredmaxVs() | !isVredmaxuVs() | !isVredminVs() | !isVredminuVs() | !isVredorVs() | !isVredsumVs() | !isVredxorVs() | !isVremVv() | !isVremVx() | !isVremuVv() | !isVremuVx() | !isVrgatherVi() | !isVrgatherVv() | !isVrgatherVx() | !isVrgatherei16Vv() | !isVrsubVi() | !isVrsubVx() | !isVs1rV() | !isVs2rV() | !isVs4rV() | !isVs8rV() | !isVsaddVi() | !isVsaddVv() | !isVsaddVx() | !isVsadduVi() | !isVsadduVv() | !isVsadduVx() | !isVsbcVvm() | !isVsbcVxm() | !isVse16V() | !isVse32V() | !isVse64V() | !isVse8V() | !isVsextVf2() | !isVsextVf4() | !isVsextVf8() | !isVslide1downVx() | !isVslide1upVx() | !isVslidedownVi() | !isVslidedownVx() | !isVslideupVi() | !isVslideupVx() | !isVsllVi() | !isVsllVv() | !isVsllVx() | !isVsmV() | !isVsmulVv() | !isVsmulVx() | !isVsoxei16V() | !isVsoxei32V() | !isVsoxei64V() | !isVsoxei8V() | !isVsraVi() | !isVsraVv() | !isVsraVx() | !isVsrlVi() | !isVsrlVv() | !isVsrlVx() | !isVsse16V() | !isVsse32V() | !isVsse64V() | !isVsse8V() | !isVssraVi() | !isVssraVv() | !isVssraVx() | !isVssrlVi() | !isVssrlVv() | !isVssrlVx() | !isVssubVv() | !isVssubVx() | !isVssubuVv() | !isVssubuVx() | !isVsubVv() | !isVsubVx() | !isVsuxei16V() | !isVsuxei32V() | !isVsuxei64V() | !isVsuxei8V() | !isVwaddVv() | !isVwaddVx() | !isVwaddWv() | !isVwaddWx() | !isVwadduVv() | !isVwadduVx() | !isVwadduWv() | !isVwadduWx() | !isVwmaccVv() | !isVwmaccVx() | !isVwmaccsuVv() | !isVwmaccsuVx() | !isVwmaccuVv() | !isVwmaccuVx() | !isVwmaccusVx() | !isVwmulVv() | !isVwmulVx() | !isVwmulsuVv() | !isVwmulsuVx() | !isVwmuluVv() | !isVwmuluVx() | !isVwredsumVs() | !isVwredsumuVs() | !isVwsubVv() | !isVwsubVx() | !isVwsubWv() | !isVwsubWx() | !isVwsubuVv() | !isVwsubuVx() | !isVwsubuWv() | !isVwsubuWx() | !isVxorVi() | !isVxorVv() | !isVxorVx() | !isVzextVf2() | !isVzextVf4() | !isVzextVf8())
def isMultiplier()(using Arena, Context, Block, Index, Recipe): Ref[Bool] = (isVmaccVv() | isVmaccVx() | isVmaddVv() | isVmaddVx() | isVmulVv() | isVmulVx() | isVmulhVv() | isVmulhVx() | isVmulhsuVv() | isVmulhsuVx() | isVmulhuVv() | isVmulhuVx() | isVnmsacVv() | isVnmsacVx() | isVnmsubVv() | isVnmsubVx() | isVsmulVv() | isVsmulVx() | isVwmaccVv() | isVwmaccVx() | isVwmaccsuVv() | isVwmaccsuVx() | isVwmaccuVv() | isVwmaccuVx() | isVwmaccusVx() | isVwmulVv() | isVwmulVx() | isVwmulsuVv() | isVwmulsuVx() | isVwmuluVv() | isVwmuluVx()) & (!isVaaddVv() | !isVaaddVx() | !isVaadduVv() | !isVaadduVx() | !isVadcVim() | !isVadcVvm() | !isVadcVxm() | !isVaddVi() | !isVaddVv() | !isVaddVx() | !isVandVi() | !isVandVv() | !isVandVx() | !isVasubVv() | !isVasubVx() | !isVasubuVv() | !isVasubuVx() | !isVcompressVm() | !isVcpopM() | !isVdivVv() | !isVdivVx() | !isVdivuVv() | !isVdivuVx() | !isVfaddVf() | !isVfaddVv() | !isVfclassV() | !isVfcvtFXV() | !isVfcvtFXuV() | !isVfcvtRtzXFV() | !isVfcvtRtzXuFV() | !isVfcvtXFV() | !isVfcvtXuFV() | !isVfdivVf() | !isVfdivVv() | !isVfirstM() | !isVfmaccVf() | !isVfmaccVv() | !isVfmaddVf() | !isVfmaddVv() | !isVfmaxVf() | !isVfmaxVv() | !isVfmergeVfm() | !isVfminVf() | !isVfminVv() | !isVfmsacVf() | !isVfmsacVv() | !isVfmsubVf() | !isVfmsubVv() | !isVfmulVf() | !isVfmulVv() | !isVfmvFS() | !isVfmvSF() | !isVfmvVF() | !isVfncvtFFW() | !isVfncvtFXW() | !isVfncvtFXuW() | !isVfncvtRodFFW() | !isVfncvtRtzXFW() | !isVfncvtRtzXuFW() | !isVfncvtXFW() | !isVfncvtXuFW() | !isVfnmaccVf() | !isVfnmaccVv() | !isVfnmaddVf() | !isVfnmaddVv() | !isVfnmsacVf() | !isVfnmsacVv() | !isVfnmsubVf() | !isVfnmsubVv() | !isVfrdivVf() | !isVfrec7V() | !isVfredmaxVs() | !isVfredminVs() | !isVfredosumVs() | !isVfredusumVs() | !isVfrsqrt7V() | !isVfrsubVf() | !isVfsgnjVf() | !isVfsgnjVv() | !isVfsgnjnVf() | !isVfsgnjnVv() | !isVfsgnjxVf() | !isVfsgnjxVv() | !isVfslide1downVf() | !isVfslide1upVf() | !isVfsqrtV() | !isVfsubVf() | !isVfsubVv() | !isVfwaddVf() | !isVfwaddVv() | !isVfwaddWf() | !isVfwaddWv() | !isVfwcvtFFV() | !isVfwcvtFXV() | !isVfwcvtFXuV() | !isVfwcvtRtzXFV() | !isVfwcvtRtzXuFV() | !isVfwcvtXFV() | !isVfwcvtXuFV() | !isVfwmaccVf() | !isVfwmaccVv() | !isVfwmsacVf() | !isVfwmsacVv() | !isVfwmulVf() | !isVfwmulVv() | !isVfwnmaccVf() | !isVfwnmaccVv() | !isVfwnmsacVf() | !isVfwnmsacVv() | !isVfwredosumVs() | !isVfwredusumVs() | !isVfwsubVf() | !isVfwsubVv() | !isVfwsubWf() | !isVfwsubWv() | !isVidV() | !isViotaM() | !isVl1re16V() | !isVl1re32V() | !isVl1re64V() | !isVl1re8V() | !isVl2re16V() | !isVl2re32V() | !isVl2re64V() | !isVl2re8V() | !isVl4re16V() | !isVl4re32V() | !isVl4re64V() | !isVl4re8V() | !isVl8re16V() | !isVl8re32V() | !isVl8re64V() | !isVl8re8V() | !isVle16V() | !isVle16ffV() | !isVle32V() | !isVle32ffV() | !isVle64V() | !isVle64ffV() | !isVle8V() | !isVle8ffV() | !isVlmV() | !isVloxei16V() | !isVloxei32V() | !isVloxei64V() | !isVloxei8V() | !isVlse16V() | !isVlse32V() | !isVlse64V() | !isVlse8V() | !isVluxei16V() | !isVluxei32V() | !isVluxei64V() | !isVluxei8V() | !isVmadcVi() | !isVmadcVim() | !isVmadcVv() | !isVmadcVvm() | !isVmadcVx() | !isVmadcVxm() | !isVmandMm() | !isVmandnMm() | !isVmaxVv() | !isVmaxVx() | !isVmaxuVv() | !isVmaxuVx() | !isVmergeVim() | !isVmergeVvm() | !isVmergeVxm() | !isVmfeqVf() | !isVmfeqVv() | !isVmfgeVf() | !isVmfgtVf() | !isVmfleVf() | !isVmfleVv() | !isVmfltVf() | !isVmfltVv() | !isVmfneVf() | !isVmfneVv() | !isVminVv() | !isVminVx() | !isVminuVv() | !isVminuVx() | !isVmnandMm() | !isVmnorMm() | !isVmorMm() | !isVmornMm() | !isVmsbcVv() | !isVmsbcVvm() | !isVmsbcVx() | !isVmsbcVxm() | !isVmsbfM() | !isVmseqVi() | !isVmseqVv() | !isVmseqVx() | !isVmsgtVi() | !isVmsgtVx() | !isVmsgtuVi() | !isVmsgtuVx() | !isVmsifM() | !isVmsleVi() | !isVmsleVv() | !isVmsleVx() | !isVmsleuVi() | !isVmsleuVv() | !isVmsleuVx() | !isVmsltVv() | !isVmsltVx() | !isVmsltuVv() | !isVmsltuVx() | !isVmsneVi() | !isVmsneVv() | !isVmsneVx() | !isVmsofM() | !isVmvSX() | !isVmvVI() | !isVmvVV() | !isVmvVX() | !isVmvXS() | !isVmv1rV() | !isVmv2rV() | !isVmv4rV() | !isVmv8rV() | !isVmxnorMm() | !isVmxorMm() | !isVnclipWi() | !isVnclipWv() | !isVnclipWx() | !isVnclipuWi() | !isVnclipuWv() | !isVnclipuWx() | !isVnsraWi() | !isVnsraWv() | !isVnsraWx() | !isVnsrlWi() | !isVnsrlWv() | !isVnsrlWx() | !isVorVi() | !isVorVv() | !isVorVx() | !isVredandVs() | !isVredmaxVs() | !isVredmaxuVs() | !isVredminVs() | !isVredminuVs() | !isVredorVs() | !isVredsumVs() | !isVredxorVs() | !isVremVv() | !isVremVx() | !isVremuVv() | !isVremuVx() | !isVrgatherVi() | !isVrgatherVv() | !isVrgatherVx() | !isVrgatherei16Vv() | !isVrsubVi() | !isVrsubVx() | !isVs1rV() | !isVs2rV() | !isVs4rV() | !isVs8rV() | !isVsaddVi() | !isVsaddVv() | !isVsaddVx() | !isVsadduVi() | !isVsadduVv() | !isVsadduVx() | !isVsbcVvm() | !isVsbcVxm() | !isVse16V() | !isVse32V() | !isVse64V() | !isVse8V() | !isVsextVf2() | !isVsextVf4() | !isVsextVf8() | !isVslide1downVx() | !isVslide1upVx() | !isVslidedownVi() | !isVslidedownVx() | !isVslideupVi() | !isVslideupVx() | !isVsllVi() | !isVsllVv() | !isVsllVx() | !isVsmV() | !isVsoxei16V() | !isVsoxei32V() | !isVsoxei64V() | !isVsoxei8V() | !isVsraVi() | !isVsraVv() | !isVsraVx() | !isVsrlVi() | !isVsrlVv() | !isVsrlVx() | !isVsse16V() | !isVsse32V() | !isVsse64V() | !isVsse8V() | !isVssraVi() | !isVssraVv() | !isVssraVx() | !isVssrlVi() | !isVssrlVv() | !isVssrlVx() | !isVssubVv() | !isVssubVx() | !isVssubuVv() | !isVssubuVx() | !isVsubVv() | !isVsubVx() | !isVsuxei16V() | !isVsuxei32V() | !isVsuxei64V() | !isVsuxei8V() | !isVwaddVv() | !isVwaddVx() | !isVwaddWv() | !isVwaddWx() | !isVwadduVv() | !isVwadduVx() | !isVwadduWv() | !isVwadduWx() | !isVwredsumVs() | !isVwredsumuVs() | !isVwsubVv() | !isVwsubVx() | !isVwsubWv() | !isVwsubWx() | !isVwsubuVv() | !isVwsubuVx() | !isVwsubuWv() | !isVwsubuWx() | !isVxorVi() | !isVxorVv() | !isVxorVx() | !isVzextVf2() | !isVzextVf4() | !isVzextVf8())
def isFother()(using Arena, Context, Block, Index, Recipe): Ref[Bool] = (isVfclassV() | isVfcvtFXV() | isVfcvtFXuV() | isVfcvtRtzXFV() | isVfcvtRtzXuFV() | isVfcvtXFV() | isVfcvtXuFV() | isVfrec7V() | isVfrsqrt7V() | isVfsgnjVf() | isVfsgnjVv() | isVfsgnjnVf() | isVfsgnjnVv() | isVfsgnjxVf() | isVfsgnjxVv()) & (!isVaaddVv() | !isVaaddVx() | !isVaadduVv() | !isVaadduVx() | !isVadcVim() | !isVadcVvm() | !isVadcVxm() | !isVaddVi() | !isVaddVv() | !isVaddVx() | !isVandVi() | !isVandVv() | !isVandVx() | !isVasubVv() | !isVasubVx() | !isVasubuVv() | !isVasubuVx() | !isVcompressVm() | !isVcpopM() | !isVdivVv() | !isVdivVx() | !isVdivuVv() | !isVdivuVx() | !isVfaddVf() | !isVfaddVv() | !isVfdivVf() | !isVfdivVv() | !isVfirstM() | !isVfmaccVf() | !isVfmaccVv() | !isVfmaddVf() | !isVfmaddVv() | !isVfmaxVf() | !isVfmaxVv() | !isVfmergeVfm() | !isVfminVf() | !isVfminVv() | !isVfmsacVf() | !isVfmsacVv() | !isVfmsubVf() | !isVfmsubVv() | !isVfmulVf() | !isVfmulVv() | !isVfmvFS() | !isVfmvSF() | !isVfmvVF() | !isVfncvtFFW() | !isVfncvtFXW() | !isVfncvtFXuW() | !isVfncvtRodFFW() | !isVfncvtRtzXFW() | !isVfncvtRtzXuFW() | !isVfncvtXFW() | !isVfncvtXuFW() | !isVfnmaccVf() | !isVfnmaccVv() | !isVfnmaddVf() | !isVfnmaddVv() | !isVfnmsacVf() | !isVfnmsacVv() | !isVfnmsubVf() | !isVfnmsubVv() | !isVfrdivVf() | !isVfredmaxVs() | !isVfredminVs() | !isVfredosumVs() | !isVfredusumVs() | !isVfrsubVf() | !isVfslide1downVf() | !isVfslide1upVf() | !isVfsqrtV() | !isVfsubVf() | !isVfsubVv() | !isVfwaddVf() | !isVfwaddVv() | !isVfwaddWf() | !isVfwaddWv() | !isVfwcvtFFV() | !isVfwcvtFXV() | !isVfwcvtFXuV() | !isVfwcvtRtzXFV() | !isVfwcvtRtzXuFV() | !isVfwcvtXFV() | !isVfwcvtXuFV() | !isVfwmaccVf() | !isVfwmaccVv() | !isVfwmsacVf() | !isVfwmsacVv() | !isVfwmulVf() | !isVfwmulVv() | !isVfwnmaccVf() | !isVfwnmaccVv() | !isVfwnmsacVf() | !isVfwnmsacVv() | !isVfwredosumVs() | !isVfwredusumVs() | !isVfwsubVf() | !isVfwsubVv() | !isVfwsubWf() | !isVfwsubWv() | !isVidV() | !isViotaM() | !isVl1re16V() | !isVl1re32V() | !isVl1re64V() | !isVl1re8V() | !isVl2re16V() | !isVl2re32V() | !isVl2re64V() | !isVl2re8V() | !isVl4re16V() | !isVl4re32V() | !isVl4re64V() | !isVl4re8V() | !isVl8re16V() | !isVl8re32V() | !isVl8re64V() | !isVl8re8V() | !isVle16V() | !isVle16ffV() | !isVle32V() | !isVle32ffV() | !isVle64V() | !isVle64ffV() | !isVle8V() | !isVle8ffV() | !isVlmV() | !isVloxei16V() | !isVloxei32V() | !isVloxei64V() | !isVloxei8V() | !isVlse16V() | !isVlse32V() | !isVlse64V() | !isVlse8V() | !isVluxei16V() | !isVluxei32V() | !isVluxei64V() | !isVluxei8V() | !isVmaccVv() | !isVmaccVx() | !isVmadcVi() | !isVmadcVim() | !isVmadcVv() | !isVmadcVvm() | !isVmadcVx() | !isVmadcVxm() | !isVmaddVv() | !isVmaddVx() | !isVmandMm() | !isVmandnMm() | !isVmaxVv() | !isVmaxVx() | !isVmaxuVv() | !isVmaxuVx() | !isVmergeVim() | !isVmergeVvm() | !isVmergeVxm() | !isVmfeqVf() | !isVmfeqVv() | !isVmfgeVf() | !isVmfgtVf() | !isVmfleVf() | !isVmfleVv() | !isVmfltVf() | !isVmfltVv() | !isVmfneVf() | !isVmfneVv() | !isVminVv() | !isVminVx() | !isVminuVv() | !isVminuVx() | !isVmnandMm() | !isVmnorMm() | !isVmorMm() | !isVmornMm() | !isVmsbcVv() | !isVmsbcVvm() | !isVmsbcVx() | !isVmsbcVxm() | !isVmsbfM() | !isVmseqVi() | !isVmseqVv() | !isVmseqVx() | !isVmsgtVi() | !isVmsgtVx() | !isVmsgtuVi() | !isVmsgtuVx() | !isVmsifM() | !isVmsleVi() | !isVmsleVv() | !isVmsleVx() | !isVmsleuVi() | !isVmsleuVv() | !isVmsleuVx() | !isVmsltVv() | !isVmsltVx() | !isVmsltuVv() | !isVmsltuVx() | !isVmsneVi() | !isVmsneVv() | !isVmsneVx() | !isVmsofM() | !isVmulVv() | !isVmulVx() | !isVmulhVv() | !isVmulhVx() | !isVmulhsuVv() | !isVmulhsuVx() | !isVmulhuVv() | !isVmulhuVx() | !isVmvSX() | !isVmvVI() | !isVmvVV() | !isVmvVX() | !isVmvXS() | !isVmv1rV() | !isVmv2rV() | !isVmv4rV() | !isVmv8rV() | !isVmxnorMm() | !isVmxorMm() | !isVnclipWi() | !isVnclipWv() | !isVnclipWx() | !isVnclipuWi() | !isVnclipuWv() | !isVnclipuWx() | !isVnmsacVv() | !isVnmsacVx() | !isVnmsubVv() | !isVnmsubVx() | !isVnsraWi() | !isVnsraWv() | !isVnsraWx() | !isVnsrlWi() | !isVnsrlWv() | !isVnsrlWx() | !isVorVi() | !isVorVv() | !isVorVx() | !isVredandVs() | !isVredmaxVs() | !isVredmaxuVs() | !isVredminVs() | !isVredminuVs() | !isVredorVs() | !isVredsumVs() | !isVredxorVs() | !isVremVv() | !isVremVx() | !isVremuVv() | !isVremuVx() | !isVrgatherVi() | !isVrgatherVv() | !isVrgatherVx() | !isVrgatherei16Vv() | !isVrsubVi() | !isVrsubVx() | !isVs1rV() | !isVs2rV() | !isVs4rV() | !isVs8rV() | !isVsaddVi() | !isVsaddVv() | !isVsaddVx() | !isVsadduVi() | !isVsadduVv() | !isVsadduVx() | !isVsbcVvm() | !isVsbcVxm() | !isVse16V() | !isVse32V() | !isVse64V() | !isVse8V() | !isVsextVf2() | !isVsextVf4() | !isVsextVf8() | !isVslide1downVx() | !isVslide1upVx() | !isVslidedownVi() | !isVslidedownVx() | !isVslideupVi() | !isVslideupVx() | !isVsllVi() | !isVsllVv() | !isVsllVx() | !isVsmV() | !isVsmulVv() | !isVsmulVx() | !isVsoxei16V() | !isVsoxei32V() | !isVsoxei64V() | !isVsoxei8V() | !isVsraVi() | !isVsraVv() | !isVsraVx() | !isVsrlVi() | !isVsrlVv() | !isVsrlVx() | !isVsse16V() | !isVsse32V() | !isVsse64V() | !isVsse8V() | !isVssraVi() | !isVssraVv() | !isVssraVx() | !isVssrlVi() | !isVssrlVv() | !isVssrlVx() | !isVssubVv() | !isVssubVx() | !isVssubuVv() | !isVssubuVx() | !isVsubVv() | !isVsubVx() | !isVsuxei16V() | !isVsuxei32V() | !isVsuxei64V() | !isVsuxei8V() | !isVwaddVv() | !isVwaddVx() | !isVwaddWv() | !isVwaddWx() | !isVwadduVv() | !isVwadduVx() | !isVwadduWv() | !isVwadduWx() | !isVwmaccVv() | !isVwmaccVx() | !isVwmaccsuVv() | !isVwmaccsuVx() | !isVwmaccuVv() | !isVwmaccuVx() | !isVwmaccusVx() | !isVwmulVv() | !isVwmulVx() | !isVwmulsuVv() | !isVwmulsuVx() | !isVwmuluVv() | !isVwmuluVx() | !isVwredsumVs() | !isVwredsumuVs() | !isVwsubVv() | !isVwsubVx() | !isVwsubWv() | !isVwsubWx() | !isVwsubuVv() | !isVwsubuVx() | !isVwsubuWv() | !isVwsubuWx() | !isVxorVi() | !isVxorVv() | !isVxorVx() | !isVzextVf2() | !isVzextVf4() | !isVzextVf8())
def isVtype()(using Arena, Context, Block, Index, Recipe): Ref[Bool] = (isVaaddVv() | isVaadduVv() | isVadcVvm() | isVaddVv() | isVandVv() | isVasubVv() | isVasubuVv() | isVcompressVm() | isVcpopM() | isVdivVv() | isVdivuVv() | isVfaddVv() | isVfclassV() | isVfcvtFXV() | isVfcvtFXuV() | isVfcvtRtzXFV() | isVfcvtRtzXuFV() | isVfcvtXFV() | isVfcvtXuFV() | isVfdivVv() | isVfirstM() | isVfmaccVv() | isVfmaddVv() | isVfmaxVv() | isVfminVv() | isVfmsacVv() | isVfmsubVv() | isVfmulVv() | isVfmvFS() | isVfncvtFFW() | isVfncvtFXW() | isVfncvtFXuW() | isVfncvtRodFFW() | isVfncvtRtzXFW() | isVfncvtRtzXuFW() | isVfncvtXFW() | isVfncvtXuFW() | isVfnmaccVv() | isVfnmaddVv() | isVfnmsacVv() | isVfnmsubVv() | isVfrec7V() | isVfredmaxVs() | isVfredminVs() | isVfredosumVs() | isVfredusumVs() | isVfrsqrt7V() | isVfsgnjVv() | isVfsgnjnVv() | isVfsgnjxVv() | isVfsqrtV() | isVfsubVv() | isVfwaddVv() | isVfwaddWv() | isVfwcvtFFV() | isVfwcvtFXV() | isVfwcvtFXuV() | isVfwcvtRtzXFV() | isVfwcvtRtzXuFV() | isVfwcvtXFV() | isVfwcvtXuFV() | isVfwmaccVv() | isVfwmsacVv() | isVfwmulVv() | isVfwnmaccVv() | isVfwnmsacVv() | isVfwredosumVs() | isVfwredusumVs() | isVfwsubVv() | isVfwsubWv() | isVidV() | isViotaM() | isVmaccVv() | isVmadcVv() | isVmadcVvm() | isVmaddVv() | isVmandMm() | isVmandnMm() | isVmaxVv() | isVmaxuVv() | isVmergeVvm() | isVmfeqVv() | isVmfleVv() | isVmfltVv() | isVmfneVv() | isVminVv() | isVminuVv() | isVmnandMm() | isVmnorMm() | isVmorMm() | isVmornMm() | isVmsbcVv() | isVmsbcVvm() | isVmsbfM() | isVmseqVv() | isVmsifM() | isVmsleVv() | isVmsleuVv() | isVmsltVv() | isVmsltuVv() | isVmsneVv() | isVmsofM() | isVmulVv() | isVmulhVv() | isVmulhsuVv() | isVmulhuVv() | isVmvVV() | isVmvXS() | isVmxnorMm() | isVmxorMm() | isVnclipWv() | isVnclipuWv() | isVnmsacVv() | isVnmsubVv() | isVnsraWv() | isVnsrlWv() | isVorVv() | isVredandVs() | isVredmaxVs() | isVredmaxuVs() | isVredminVs() | isVredminuVs() | isVredorVs() | isVredsumVs() | isVredxorVs() | isVremVv() | isVremuVv() | isVrgatherVv() | isVrgatherei16Vv() | isVsaddVv() | isVsadduVv() | isVsbcVvm() | isVsextVf2() | isVsextVf4() | isVsextVf8() | isVsllVv() | isVsmulVv() | isVsraVv() | isVsrlVv() | isVssraVv() | isVssrlVv() | isVssubVv() | isVssubuVv() | isVsubVv() | isVwaddVv() | isVwaddWv() | isVwadduVv() | isVwadduWv() | isVwmaccVv() | isVwmaccsuVv() | isVwmaccuVv() | isVwmulVv() | isVwmulsuVv() | isVwmuluVv() | isVwredsumVs() | isVwredsumuVs() | isVwsubVv() | isVwsubWv() | isVwsubuVv() | isVwsubuWv() | isVxorVv() | isVzextVf2() | isVzextVf4() | isVzextVf8()) & (!isVaaddVx() | !isVaadduVx() | !isVadcVim() | !isVadcVxm() | !isVaddVi() | !isVaddVx() | !isVandVi() | !isVandVx() | !isVasubVx() | !isVasubuVx() | !isVdivVx() | !isVdivuVx() | !isVfaddVf() | !isVfdivVf() | !isVfmaccVf() | !isVfmaddVf() | !isVfmaxVf() | !isVfmergeVfm() | !isVfminVf() | !isVfmsacVf() | !isVfmsubVf() | !isVfmulVf() | !isVfmvSF() | !isVfmvVF() | !isVfnmaccVf() | !isVfnmaddVf() | !isVfnmsacVf() | !isVfnmsubVf() | !isVfrdivVf() | !isVfrsubVf() | !isVfsgnjVf() | !isVfsgnjnVf() | !isVfsgnjxVf() | !isVfslide1downVf() | !isVfslide1upVf() | !isVfsubVf() | !isVfwaddVf() | !isVfwaddWf() | !isVfwmaccVf() | !isVfwmsacVf() | !isVfwmulVf() | !isVfwnmaccVf() | !isVfwnmsacVf() | !isVfwsubVf() | !isVfwsubWf() | !isVl1re16V() | !isVl1re32V() | !isVl1re64V() | !isVl1re8V() | !isVl2re16V() | !isVl2re32V() | !isVl2re64V() | !isVl2re8V() | !isVl4re16V() | !isVl4re32V() | !isVl4re64V() | !isVl4re8V() | !isVl8re16V() | !isVl8re32V() | !isVl8re64V() | !isVl8re8V() | !isVle16V() | !isVle16ffV() | !isVle32V() | !isVle32ffV() | !isVle64V() | !isVle64ffV() | !isVle8V() | !isVle8ffV() | !isVlmV() | !isVloxei16V() | !isVloxei32V() | !isVloxei64V() | !isVloxei8V() | !isVlse16V() | !isVlse32V() | !isVlse64V() | !isVlse8V() | !isVluxei16V() | !isVluxei32V() | !isVluxei64V() | !isVluxei8V() | !isVmaccVx() | !isVmadcVi() | !isVmadcVim() | !isVmadcVx() | !isVmadcVxm() | !isVmaddVx() | !isVmaxVx() | !isVmaxuVx() | !isVmergeVim() | !isVmergeVxm() | !isVmfeqVf() | !isVmfgeVf() | !isVmfgtVf() | !isVmfleVf() | !isVmfltVf() | !isVmfneVf() | !isVminVx() | !isVminuVx() | !isVmsbcVx() | !isVmsbcVxm() | !isVmseqVi() | !isVmseqVx() | !isVmsgtVi() | !isVmsgtVx() | !isVmsgtuVi() | !isVmsgtuVx() | !isVmsleVi() | !isVmsleVx() | !isVmsleuVi() | !isVmsleuVx() | !isVmsltVx() | !isVmsltuVx() | !isVmsneVi() | !isVmsneVx() | !isVmulVx() | !isVmulhVx() | !isVmulhsuVx() | !isVmulhuVx() | !isVmvSX() | !isVmvVI() | !isVmvVX() | !isVmv1rV() | !isVmv2rV() | !isVmv4rV() | !isVmv8rV() | !isVnclipWi() | !isVnclipWx() | !isVnclipuWi() | !isVnclipuWx() | !isVnmsacVx() | !isVnmsubVx() | !isVnsraWi() | !isVnsraWx() | !isVnsrlWi() | !isVnsrlWx() | !isVorVi() | !isVorVx() | !isVremVx() | !isVremuVx() | !isVrgatherVi() | !isVrgatherVx() | !isVrsubVi() | !isVrsubVx() | !isVs1rV() | !isVs2rV() | !isVs4rV() | !isVs8rV() | !isVsaddVi() | !isVsaddVx() | !isVsadduVi() | !isVsadduVx() | !isVsbcVxm() | !isVse16V() | !isVse32V() | !isVse64V() | !isVse8V() | !isVslide1downVx() | !isVslide1upVx() | !isVslidedownVi() | !isVslidedownVx() | !isVslideupVi() | !isVslideupVx() | !isVsllVi() | !isVsllVx() | !isVsmV() | !isVsmulVx() | !isVsoxei16V() | !isVsoxei32V() | !isVsoxei64V() | !isVsoxei8V() | !isVsraVi() | !isVsraVx() | !isVsrlVi() | !isVsrlVx() | !isVsse16V() | !isVsse32V() | !isVsse64V() | !isVsse8V() | !isVssraVi() | !isVssraVx() | !isVssrlVi() | !isVssrlVx() | !isVssubVx() | !isVssubuVx() | !isVsubVx() | !isVsuxei16V() | !isVsuxei32V() | !isVsuxei64V() | !isVsuxei8V() | !isVwaddVx() | !isVwaddWx() | !isVwadduVx() | !isVwadduWx() | !isVwmaccVx() | !isVwmaccsuVx() | !isVwmaccuVx() | !isVwmaccusVx() | !isVwmulVx() | !isVwmulsuVx() | !isVwmuluVx() | !isVwsubVx() | !isVwsubWx() | !isVwsubuVx() | !isVwsubuWx() | !isVxorVi() | !isVxorVx())
def isFirstwiden()(using Arena, Context, Block, Index, Recipe): Ref[Bool] = (isVfncvtFFW() | isVfncvtFXW() | isVfncvtFXuW() | isVfncvtRodFFW() | isVfncvtRtzXFW() | isVfncvtRtzXuFW() | isVfncvtXFW() | isVfncvtXuFW() | isVfwaddWf() | isVfwaddWv() | isVfwsubWf() | isVfwsubWv() | isVnclipWv() | isVnclipWx() | isVnclipuWv() | isVnclipuWx() | isVnsraWv() | isVnsraWx() | isVnsrlWv() | isVnsrlWx() | isVwaddWv() | isVwaddWx() | isVwadduWv() | isVwadduWx() | isVwmaccVv() | isVwmaccVx() | isVwmaccsuVv() | isVwmaccsuVx() | isVwmaccuVv() | isVwmaccuVx() | isVwmaccusVx() | isVwsubWv() | isVwsubWx() | isVwsubuWv() | isVwsubuWx()) & (!isVaaddVv() | !isVaaddVx() | !isVaadduVv() | !isVaadduVx() | !isVadcVim() | !isVadcVvm() | !isVadcVxm() | !isVaddVi() | !isVaddVv() | !isVaddVx() | !isVandVi() | !isVandVv() | !isVandVx() | !isVasubVv() | !isVasubVx() | !isVasubuVv() | !isVasubuVx() | !isVcompressVm() | !isVcpopM() | !isVdivVv() | !isVdivVx() | !isVdivuVv() | !isVdivuVx() | !isVfaddVf() | !isVfaddVv() | !isVfclassV() | !isVfcvtFXV() | !isVfcvtFXuV() | !isVfcvtRtzXFV() | !isVfcvtRtzXuFV() | !isVfcvtXFV() | !isVfcvtXuFV() | !isVfdivVf() | !isVfdivVv() | !isVfirstM() | !isVfmaccVf() | !isVfmaccVv() | !isVfmaddVf() | !isVfmaddVv() | !isVfmaxVf() | !isVfmaxVv() | !isVfmergeVfm() | !isVfminVf() | !isVfminVv() | !isVfmsacVf() | !isVfmsacVv() | !isVfmsubVf() | !isVfmsubVv() | !isVfmulVf() | !isVfmulVv() | !isVfmvFS() | !isVfmvSF() | !isVfmvVF() | !isVfnmaccVf() | !isVfnmaccVv() | !isVfnmaddVf() | !isVfnmaddVv() | !isVfnmsacVf() | !isVfnmsacVv() | !isVfnmsubVf() | !isVfnmsubVv() | !isVfrdivVf() | !isVfrec7V() | !isVfredmaxVs() | !isVfredminVs() | !isVfredosumVs() | !isVfredusumVs() | !isVfrsqrt7V() | !isVfrsubVf() | !isVfsgnjVf() | !isVfsgnjVv() | !isVfsgnjnVf() | !isVfsgnjnVv() | !isVfsgnjxVf() | !isVfsgnjxVv() | !isVfslide1downVf() | !isVfslide1upVf() | !isVfsqrtV() | !isVfsubVf() | !isVfsubVv() | !isVfwaddVf() | !isVfwaddVv() | !isVfwcvtFFV() | !isVfwcvtFXV() | !isVfwcvtFXuV() | !isVfwcvtRtzXFV() | !isVfwcvtRtzXuFV() | !isVfwcvtXFV() | !isVfwcvtXuFV() | !isVfwmaccVf() | !isVfwmaccVv() | !isVfwmsacVf() | !isVfwmsacVv() | !isVfwmulVf() | !isVfwmulVv() | !isVfwnmaccVf() | !isVfwnmaccVv() | !isVfwnmsacVf() | !isVfwnmsacVv() | !isVfwredosumVs() | !isVfwredusumVs() | !isVfwsubVf() | !isVfwsubVv() | !isVidV() | !isViotaM() | !isVl1re16V() | !isVl1re32V() | !isVl1re64V() | !isVl1re8V() | !isVl2re16V() | !isVl2re32V() | !isVl2re64V() | !isVl2re8V() | !isVl4re16V() | !isVl4re32V() | !isVl4re64V() | !isVl4re8V() | !isVl8re16V() | !isVl8re32V() | !isVl8re64V() | !isVl8re8V() | !isVle16V() | !isVle16ffV() | !isVle32V() | !isVle32ffV() | !isVle64V() | !isVle64ffV() | !isVle8V() | !isVle8ffV() | !isVlmV() | !isVloxei16V() | !isVloxei32V() | !isVloxei64V() | !isVloxei8V() | !isVlse16V() | !isVlse32V() | !isVlse64V() | !isVlse8V() | !isVluxei16V() | !isVluxei32V() | !isVluxei64V() | !isVluxei8V() | !isVmaccVv() | !isVmaccVx() | !isVmadcVi() | !isVmadcVim() | !isVmadcVv() | !isVmadcVvm() | !isVmadcVx() | !isVmadcVxm() | !isVmaddVv() | !isVmaddVx() | !isVmandMm() | !isVmandnMm() | !isVmaxVv() | !isVmaxVx() | !isVmaxuVv() | !isVmaxuVx() | !isVmergeVim() | !isVmergeVvm() | !isVmergeVxm() | !isVmfeqVf() | !isVmfeqVv() | !isVmfgeVf() | !isVmfgtVf() | !isVmfleVf() | !isVmfleVv() | !isVmfltVf() | !isVmfltVv() | !isVmfneVf() | !isVmfneVv() | !isVminVv() | !isVminVx() | !isVminuVv() | !isVminuVx() | !isVmnandMm() | !isVmnorMm() | !isVmorMm() | !isVmornMm() | !isVmsbcVv() | !isVmsbcVvm() | !isVmsbcVx() | !isVmsbcVxm() | !isVmsbfM() | !isVmseqVi() | !isVmseqVv() | !isVmseqVx() | !isVmsgtVi() | !isVmsgtVx() | !isVmsgtuVi() | !isVmsgtuVx() | !isVmsifM() | !isVmsleVi() | !isVmsleVv() | !isVmsleVx() | !isVmsleuVi() | !isVmsleuVv() | !isVmsleuVx() | !isVmsltVv() | !isVmsltVx() | !isVmsltuVv() | !isVmsltuVx() | !isVmsneVi() | !isVmsneVv() | !isVmsneVx() | !isVmsofM() | !isVmulVv() | !isVmulVx() | !isVmulhVv() | !isVmulhVx() | !isVmulhsuVv() | !isVmulhsuVx() | !isVmulhuVv() | !isVmulhuVx() | !isVmvSX() | !isVmvVI() | !isVmvVV() | !isVmvVX() | !isVmvXS() | !isVmv1rV() | !isVmv2rV() | !isVmv4rV() | !isVmv8rV() | !isVmxnorMm() | !isVmxorMm() | !isVnclipWi() | !isVnclipuWi() | !isVnmsacVv() | !isVnmsacVx() | !isVnmsubVv() | !isVnmsubVx() | !isVnsraWi() | !isVnsrlWi() | !isVorVi() | !isVorVv() | !isVorVx() | !isVredandVs() | !isVredmaxVs() | !isVredmaxuVs() | !isVredminVs() | !isVredminuVs() | !isVredorVs() | !isVredsumVs() | !isVredxorVs() | !isVremVv() | !isVremVx() | !isVremuVv() | !isVremuVx() | !isVrgatherVi() | !isVrgatherVv() | !isVrgatherVx() | !isVrgatherei16Vv() | !isVrsubVi() | !isVrsubVx() | !isVs1rV() | !isVs2rV() | !isVs4rV() | !isVs8rV() | !isVsaddVi() | !isVsaddVv() | !isVsaddVx() | !isVsadduVi() | !isVsadduVv() | !isVsadduVx() | !isVsbcVvm() | !isVsbcVxm() | !isVse16V() | !isVse32V() | !isVse64V() | !isVse8V() | !isVsextVf2() | !isVsextVf4() | !isVsextVf8() | !isVslide1downVx() | !isVslide1upVx() | !isVslidedownVi() | !isVslidedownVx() | !isVslideupVi() | !isVslideupVx() | !isVsllVi() | !isVsllVv() | !isVsllVx() | !isVsmV() | !isVsmulVv() | !isVsmulVx() | !isVsoxei16V() | !isVsoxei32V() | !isVsoxei64V() | !isVsoxei8V() | !isVsraVi() | !isVsraVv() | !isVsraVx() | !isVsrlVi() | !isVsrlVv() | !isVsrlVx() | !isVsse16V() | !isVsse32V() | !isVsse64V() | !isVsse8V() | !isVssraVi() | !isVssraVv() | !isVssraVx() | !isVssrlVi() | !isVssrlVv() | !isVssrlVx() | !isVssubVv() | !isVssubVx() | !isVssubuVv() | !isVssubuVx() | !isVsubVv() | !isVsubVx() | !isVsuxei16V() | !isVsuxei32V() | !isVsuxei64V() | !isVsuxei8V() | !isVwaddVv() | !isVwaddVx() | !isVwadduVv() | !isVwadduVx() | !isVwmulVv() | !isVwmulVx() | !isVwmulsuVv() | !isVwmulsuVx() | !isVwmuluVv() | !isVwmuluVx() | !isVwredsumVs() | !isVwredsumuVs() | !isVwsubVv() | !isVwsubVx() | !isVwsubuVv() | !isVwsubuVx() | !isVxorVi() | !isVxorVv() | !isVxorVx() | !isVzextVf2() | !isVzextVf4() | !isVzextVf8())
def isRed()(using Arena, Context, Block, Index, Recipe): Ref[Bool] = (isVcpopM() | isVfredmaxVs() | isVfredminVs() | isVfredosumVs() | isVfredusumVs() | isVfwredosumVs() | isVfwredusumVs() | isVredandVs() | isVredmaxVs() | isVredmaxuVs() | isVredminVs() | isVredminuVs() | isVredorVs() | isVredsumVs() | isVredxorVs() | isVwredsumVs() | isVwredsumuVs()) & (!isVaaddVv() | !isVaaddVx() | !isVaadduVv() | !isVaadduVx() | !isVadcVim() | !isVadcVvm() | !isVadcVxm() | !isVaddVi() | !isVaddVv() | !isVaddVx() | !isVandVi() | !isVandVv() | !isVandVx() | !isVasubVv() | !isVasubVx() | !isVasubuVv() | !isVasubuVx() | !isVcompressVm() | !isVdivVv() | !isVdivVx() | !isVdivuVv() | !isVdivuVx() | !isVfaddVf() | !isVfaddVv() | !isVfclassV() | !isVfcvtFXV() | !isVfcvtFXuV() | !isVfcvtRtzXFV() | !isVfcvtRtzXuFV() | !isVfcvtXFV() | !isVfcvtXuFV() | !isVfdivVf() | !isVfdivVv() | !isVfirstM() | !isVfmaccVf() | !isVfmaccVv() | !isVfmaddVf() | !isVfmaddVv() | !isVfmaxVf() | !isVfmaxVv() | !isVfmergeVfm() | !isVfminVf() | !isVfminVv() | !isVfmsacVf() | !isVfmsacVv() | !isVfmsubVf() | !isVfmsubVv() | !isVfmulVf() | !isVfmulVv() | !isVfmvFS() | !isVfmvSF() | !isVfmvVF() | !isVfncvtFFW() | !isVfncvtFXW() | !isVfncvtFXuW() | !isVfncvtRodFFW() | !isVfncvtRtzXFW() | !isVfncvtRtzXuFW() | !isVfncvtXFW() | !isVfncvtXuFW() | !isVfnmaccVf() | !isVfnmaccVv() | !isVfnmaddVf() | !isVfnmaddVv() | !isVfnmsacVf() | !isVfnmsacVv() | !isVfnmsubVf() | !isVfnmsubVv() | !isVfrdivVf() | !isVfrec7V() | !isVfrsqrt7V() | !isVfrsubVf() | !isVfsgnjVf() | !isVfsgnjVv() | !isVfsgnjnVf() | !isVfsgnjnVv() | !isVfsgnjxVf() | !isVfsgnjxVv() | !isVfslide1downVf() | !isVfslide1upVf() | !isVfsqrtV() | !isVfsubVf() | !isVfsubVv() | !isVfwaddVf() | !isVfwaddVv() | !isVfwaddWf() | !isVfwaddWv() | !isVfwcvtFFV() | !isVfwcvtFXV() | !isVfwcvtFXuV() | !isVfwcvtRtzXFV() | !isVfwcvtRtzXuFV() | !isVfwcvtXFV() | !isVfwcvtXuFV() | !isVfwmaccVf() | !isVfwmaccVv() | !isVfwmsacVf() | !isVfwmsacVv() | !isVfwmulVf() | !isVfwmulVv() | !isVfwnmaccVf() | !isVfwnmaccVv() | !isVfwnmsacVf() | !isVfwnmsacVv() | !isVfwsubVf() | !isVfwsubVv() | !isVfwsubWf() | !isVfwsubWv() | !isVidV() | !isViotaM() | !isVl1re16V() | !isVl1re32V() | !isVl1re64V() | !isVl1re8V() | !isVl2re16V() | !isVl2re32V() | !isVl2re64V() | !isVl2re8V() | !isVl4re16V() | !isVl4re32V() | !isVl4re64V() | !isVl4re8V() | !isVl8re16V() | !isVl8re32V() | !isVl8re64V() | !isVl8re8V() | !isVle16V() | !isVle16ffV() | !isVle32V() | !isVle32ffV() | !isVle64V() | !isVle64ffV() | !isVle8V() | !isVle8ffV() | !isVlmV() | !isVloxei16V() | !isVloxei32V() | !isVloxei64V() | !isVloxei8V() | !isVlse16V() | !isVlse32V() | !isVlse64V() | !isVlse8V() | !isVluxei16V() | !isVluxei32V() | !isVluxei64V() | !isVluxei8V() | !isVmaccVv() | !isVmaccVx() | !isVmadcVi() | !isVmadcVim() | !isVmadcVv() | !isVmadcVvm() | !isVmadcVx() | !isVmadcVxm() | !isVmaddVv() | !isVmaddVx() | !isVmandMm() | !isVmandnMm() | !isVmaxVv() | !isVmaxVx() | !isVmaxuVv() | !isVmaxuVx() | !isVmergeVim() | !isVmergeVvm() | !isVmergeVxm() | !isVmfeqVf() | !isVmfeqVv() | !isVmfgeVf() | !isVmfgtVf() | !isVmfleVf() | !isVmfleVv() | !isVmfltVf() | !isVmfltVv() | !isVmfneVf() | !isVmfneVv() | !isVminVv() | !isVminVx() | !isVminuVv() | !isVminuVx() | !isVmnandMm() | !isVmnorMm() | !isVmorMm() | !isVmornMm() | !isVmsbcVv() | !isVmsbcVvm() | !isVmsbcVx() | !isVmsbcVxm() | !isVmsbfM() | !isVmseqVi() | !isVmseqVv() | !isVmseqVx() | !isVmsgtVi() | !isVmsgtVx() | !isVmsgtuVi() | !isVmsgtuVx() | !isVmsifM() | !isVmsleVi() | !isVmsleVv() | !isVmsleVx() | !isVmsleuVi() | !isVmsleuVv() | !isVmsleuVx() | !isVmsltVv() | !isVmsltVx() | !isVmsltuVv() | !isVmsltuVx() | !isVmsneVi() | !isVmsneVv() | !isVmsneVx() | !isVmsofM() | !isVmulVv() | !isVmulVx() | !isVmulhVv() | !isVmulhVx() | !isVmulhsuVv() | !isVmulhsuVx() | !isVmulhuVv() | !isVmulhuVx() | !isVmvSX() | !isVmvVI() | !isVmvVV() | !isVmvVX() | !isVmvXS() | !isVmv1rV() | !isVmv2rV() | !isVmv4rV() | !isVmv8rV() | !isVmxnorMm() | !isVmxorMm() | !isVnclipWi() | !isVnclipWv() | !isVnclipWx() | !isVnclipuWi() | !isVnclipuWv() | !isVnclipuWx() | !isVnmsacVv() | !isVnmsacVx() | !isVnmsubVv() | !isVnmsubVx() | !isVnsraWi() | !isVnsraWv() | !isVnsraWx() | !isVnsrlWi() | !isVnsrlWv() | !isVnsrlWx() | !isVorVi() | !isVorVv() | !isVorVx() | !isVremVv() | !isVremVx() | !isVremuVv() | !isVremuVx() | !isVrgatherVi() | !isVrgatherVv() | !isVrgatherVx() | !isVrgatherei16Vv() | !isVrsubVi() | !isVrsubVx() | !isVs1rV() | !isVs2rV() | !isVs4rV() | !isVs8rV() | !isVsaddVi() | !isVsaddVv() | !isVsaddVx() | !isVsadduVi() | !isVsadduVv() | !isVsadduVx() | !isVsbcVvm() | !isVsbcVxm() | !isVse16V() | !isVse32V() | !isVse64V() | !isVse8V() | !isVsextVf2() | !isVsextVf4() | !isVsextVf8() | !isVslide1downVx() | !isVslide1upVx() | !isVslidedownVi() | !isVslidedownVx() | !isVslideupVi() | !isVslideupVx() | !isVsllVi() | !isVsllVv() | !isVsllVx() | !isVsmV() | !isVsmulVv() | !isVsmulVx() | !isVsoxei16V() | !isVsoxei32V() | !isVsoxei64V() | !isVsoxei8V() | !isVsraVi() | !isVsraVv() | !isVsraVx() | !isVsrlVi() | !isVsrlVv() | !isVsrlVx() | !isVsse16V() | !isVsse32V() | !isVsse64V() | !isVsse8V() | !isVssraVi() | !isVssraVv() | !isVssraVx() | !isVssrlVi() | !isVssrlVv() | !isVssrlVx() | !isVssubVv() | !isVssubVx() | !isVssubuVv() | !isVssubuVx() | !isVsubVv() | !isVsubVx() | !isVsuxei16V() | !isVsuxei32V() | !isVsuxei64V() | !isVsuxei8V() | !isVwaddVv() | !isVwaddVx() | !isVwaddWv() | !isVwaddWx() | !isVwadduVv() | !isVwadduVx() | !isVwadduWv() | !isVwadduWx() | !isVwmaccVv() | !isVwmaccVx() | !isVwmaccsuVv() | !isVwmaccsuVx() | !isVwmaccuVv() | !isVwmaccuVx() | !isVwmaccusVx() | !isVwmulVv() | !isVwmulVx() | !isVwmulsuVv() | !isVwmulsuVx() | !isVwmuluVv() | !isVwmuluVx() | !isVwsubVv() | !isVwsubVx() | !isVwsubWv() | !isVwsubWx() | !isVwsubuVv() | !isVwsubuVx() | !isVwsubuWv() | !isVwsubuWx() | !isVxorVi() | !isVxorVv() | !isVxorVx() | !isVzextVf2() | !isVzextVf4() | !isVzextVf8())
def isReadonly()(using Arena, Context, Block, Index, Recipe): Ref[Bool] = (isVcompressVm() | isViotaM() | isVrgatherVv() | isVrgatherei16Vv() | isVsextVf2() | isVsextVf4() | isVsextVf8() | isVzextVf2() | isVzextVf4() | isVzextVf8()) & (!isVaaddVv() | !isVaaddVx() | !isVaadduVv() | !isVaadduVx() | !isVadcVim() | !isVadcVvm() | !isVadcVxm() | !isVaddVi() | !isVaddVv() | !isVaddVx() | !isVandVi() | !isVandVv() | !isVandVx() | !isVasubVv() | !isVasubVx() | !isVasubuVv() | !isVasubuVx() | !isVcpopM() | !isVdivVv() | !isVdivVx() | !isVdivuVv() | !isVdivuVx() | !isVfaddVf() | !isVfaddVv() | !isVfclassV() | !isVfcvtFXV() | !isVfcvtFXuV() | !isVfcvtRtzXFV() | !isVfcvtRtzXuFV() | !isVfcvtXFV() | !isVfcvtXuFV() | !isVfdivVf() | !isVfdivVv() | !isVfirstM() | !isVfmaccVf() | !isVfmaccVv() | !isVfmaddVf() | !isVfmaddVv() | !isVfmaxVf() | !isVfmaxVv() | !isVfmergeVfm() | !isVfminVf() | !isVfminVv() | !isVfmsacVf() | !isVfmsacVv() | !isVfmsubVf() | !isVfmsubVv() | !isVfmulVf() | !isVfmulVv() | !isVfmvFS() | !isVfmvSF() | !isVfmvVF() | !isVfncvtFFW() | !isVfncvtFXW() | !isVfncvtFXuW() | !isVfncvtRodFFW() | !isVfncvtRtzXFW() | !isVfncvtRtzXuFW() | !isVfncvtXFW() | !isVfncvtXuFW() | !isVfnmaccVf() | !isVfnmaccVv() | !isVfnmaddVf() | !isVfnmaddVv() | !isVfnmsacVf() | !isVfnmsacVv() | !isVfnmsubVf() | !isVfnmsubVv() | !isVfrdivVf() | !isVfrec7V() | !isVfredmaxVs() | !isVfredminVs() | !isVfredosumVs() | !isVfredusumVs() | !isVfrsqrt7V() | !isVfrsubVf() | !isVfsgnjVf() | !isVfsgnjVv() | !isVfsgnjnVf() | !isVfsgnjnVv() | !isVfsgnjxVf() | !isVfsgnjxVv() | !isVfslide1downVf() | !isVfslide1upVf() | !isVfsqrtV() | !isVfsubVf() | !isVfsubVv() | !isVfwaddVf() | !isVfwaddVv() | !isVfwaddWf() | !isVfwaddWv() | !isVfwcvtFFV() | !isVfwcvtFXV() | !isVfwcvtFXuV() | !isVfwcvtRtzXFV() | !isVfwcvtRtzXuFV() | !isVfwcvtXFV() | !isVfwcvtXuFV() | !isVfwmaccVf() | !isVfwmaccVv() | !isVfwmsacVf() | !isVfwmsacVv() | !isVfwmulVf() | !isVfwmulVv() | !isVfwnmaccVf() | !isVfwnmaccVv() | !isVfwnmsacVf() | !isVfwnmsacVv() | !isVfwredosumVs() | !isVfwredusumVs() | !isVfwsubVf() | !isVfwsubVv() | !isVfwsubWf() | !isVfwsubWv() | !isVidV() | !isVl1re16V() | !isVl1re32V() | !isVl1re64V() | !isVl1re8V() | !isVl2re16V() | !isVl2re32V() | !isVl2re64V() | !isVl2re8V() | !isVl4re16V() | !isVl4re32V() | !isVl4re64V() | !isVl4re8V() | !isVl8re16V() | !isVl8re32V() | !isVl8re64V() | !isVl8re8V() | !isVle16V() | !isVle16ffV() | !isVle32V() | !isVle32ffV() | !isVle64V() | !isVle64ffV() | !isVle8V() | !isVle8ffV() | !isVlmV() | !isVloxei16V() | !isVloxei32V() | !isVloxei64V() | !isVloxei8V() | !isVlse16V() | !isVlse32V() | !isVlse64V() | !isVlse8V() | !isVluxei16V() | !isVluxei32V() | !isVluxei64V() | !isVluxei8V() | !isVmaccVv() | !isVmaccVx() | !isVmadcVi() | !isVmadcVim() | !isVmadcVv() | !isVmadcVvm() | !isVmadcVx() | !isVmadcVxm() | !isVmaddVv() | !isVmaddVx() | !isVmandMm() | !isVmandnMm() | !isVmaxVv() | !isVmaxVx() | !isVmaxuVv() | !isVmaxuVx() | !isVmergeVim() | !isVmergeVvm() | !isVmergeVxm() | !isVmfeqVf() | !isVmfeqVv() | !isVmfgeVf() | !isVmfgtVf() | !isVmfleVf() | !isVmfleVv() | !isVmfltVf() | !isVmfltVv() | !isVmfneVf() | !isVmfneVv() | !isVminVv() | !isVminVx() | !isVminuVv() | !isVminuVx() | !isVmnandMm() | !isVmnorMm() | !isVmorMm() | !isVmornMm() | !isVmsbcVv() | !isVmsbcVvm() | !isVmsbcVx() | !isVmsbcVxm() | !isVmsbfM() | !isVmseqVi() | !isVmseqVv() | !isVmseqVx() | !isVmsgtVi() | !isVmsgtVx() | !isVmsgtuVi() | !isVmsgtuVx() | !isVmsifM() | !isVmsleVi() | !isVmsleVv() | !isVmsleVx() | !isVmsleuVi() | !isVmsleuVv() | !isVmsleuVx() | !isVmsltVv() | !isVmsltVx() | !isVmsltuVv() | !isVmsltuVx() | !isVmsneVi() | !isVmsneVv() | !isVmsneVx() | !isVmsofM() | !isVmulVv() | !isVmulVx() | !isVmulhVv() | !isVmulhVx() | !isVmulhsuVv() | !isVmulhsuVx() | !isVmulhuVv() | !isVmulhuVx() | !isVmvSX() | !isVmvVI() | !isVmvVV() | !isVmvVX() | !isVmvXS() | !isVmv1rV() | !isVmv2rV() | !isVmv4rV() | !isVmv8rV() | !isVmxnorMm() | !isVmxorMm() | !isVnclipWi() | !isVnclipWv() | !isVnclipWx() | !isVnclipuWi() | !isVnclipuWv() | !isVnclipuWx() | !isVnmsacVv() | !isVnmsacVx() | !isVnmsubVv() | !isVnmsubVx() | !isVnsraWi() | !isVnsraWv() | !isVnsraWx() | !isVnsrlWi() | !isVnsrlWv() | !isVnsrlWx() | !isVorVi() | !isVorVv() | !isVorVx() | !isVredandVs() | !isVredmaxVs() | !isVredmaxuVs() | !isVredminVs() | !isVredminuVs() | !isVredorVs() | !isVredsumVs() | !isVredxorVs() | !isVremVv() | !isVremVx() | !isVremuVv() | !isVremuVx() | !isVrgatherVi() | !isVrgatherVx() | !isVrsubVi() | !isVrsubVx() | !isVs1rV() | !isVs2rV() | !isVs4rV() | !isVs8rV() | !isVsaddVi() | !isVsaddVv() | !isVsaddVx() | !isVsadduVi() | !isVsadduVv() | !isVsadduVx() | !isVsbcVvm() | !isVsbcVxm() | !isVse16V() | !isVse32V() | !isVse64V() | !isVse8V() | !isVslide1downVx() | !isVslide1upVx() | !isVslidedownVi() | !isVslidedownVx() | !isVslideupVi() | !isVslideupVx() | !isVsllVi() | !isVsllVv() | !isVsllVx() | !isVsmV() | !isVsmulVv() | !isVsmulVx() | !isVsoxei16V() | !isVsoxei32V() | !isVsoxei64V() | !isVsoxei8V() | !isVsraVi() | !isVsraVv() | !isVsraVx() | !isVsrlVi() | !isVsrlVv() | !isVsrlVx() | !isVsse16V() | !isVsse32V() | !isVsse64V() | !isVsse8V() | !isVssraVi() | !isVssraVv() | !isVssraVx() | !isVssrlVi() | !isVssrlVv() | !isVssrlVx() | !isVssubVv() | !isVssubVx() | !isVssubuVv() | !isVssubuVx() | !isVsubVv() | !isVsubVx() | !isVsuxei16V() | !isVsuxei32V() | !isVsuxei64V() | !isVsuxei8V() | !isVwaddVv() | !isVwaddVx() | !isVwaddWv() | !isVwaddWx() | !isVwadduVv() | !isVwadduVx() | !isVwadduWv() | !isVwadduWx() | !isVwmaccVv() | !isVwmaccVx() | !isVwmaccsuVv() | !isVwmaccsuVx() | !isVwmaccuVv() | !isVwmaccuVx() | !isVwmaccusVx() | !isVwmulVv() | !isVwmulVx() | !isVwmulsuVv() | !isVwmulsuVx() | !isVwmuluVv() | !isVwmuluVx() | !isVwredsumVs() | !isVwredsumuVs() | !isVwsubVv() | !isVwsubVx() | !isVwsubWv() | !isVwsubWx() | !isVwsubuVv() | !isVwsubuVx() | !isVwsubuWv() | !isVwsubuWx() | !isVxorVi() | !isVxorVv() | !isVxorVx())
def isAverage()(using Arena, Context, Block, Index, Recipe): Ref[Bool] = (isVaaddVv() | isVaaddVx() | isVaadduVv() | isVaadduVx() | isVasubVv() | isVasubVx() | isVasubuVv() | isVasubuVx()) & (!isVadcVim() | !isVadcVvm() | !isVadcVxm() | !isVaddVi() | !isVaddVv() | !isVaddVx() | !isVandVi() | !isVandVv() | !isVandVx() | !isVcompressVm() | !isVdivVv() | !isVdivVx() | !isVdivuVv() | !isVdivuVx() | !isVfaddVf() | !isVfaddVv() | !isVfdivVf() | !isVfdivVv() | !isVfmaccVf() | !isVfmaccVv() | !isVfmaddVf() | !isVfmaddVv() | !isVfmaxVf() | !isVfmaxVv() | !isVfmergeVfm() | !isVfminVf() | !isVfminVv() | !isVfmsacVf() | !isVfmsacVv() | !isVfmsubVf() | !isVfmsubVv() | !isVfmulVf() | !isVfmulVv() | !isVfmvVF() | !isVfnmaccVf() | !isVfnmaccVv() | !isVfnmaddVf() | !isVfnmaddVv() | !isVfnmsacVf() | !isVfnmsacVv() | !isVfnmsubVf() | !isVfnmsubVv() | !isVfrdivVf() | !isVfredmaxVs() | !isVfredminVs() | !isVfredosumVs() | !isVfredusumVs() | !isVfrsubVf() | !isVfsgnjVf() | !isVfsgnjVv() | !isVfsgnjnVf() | !isVfsgnjnVv() | !isVfsgnjxVf() | !isVfsgnjxVv() | !isVfslide1downVf() | !isVfslide1upVf() | !isVfsubVf() | !isVfsubVv() | !isVfwaddVf() | !isVfwaddVv() | !isVfwaddWf() | !isVfwaddWv() | !isVfwmaccVf() | !isVfwmaccVv() | !isVfwmsacVf() | !isVfwmsacVv() | !isVfwmulVf() | !isVfwmulVv() | !isVfwnmaccVf() | !isVfwnmaccVv() | !isVfwnmsacVf() | !isVfwnmsacVv() | !isVfwredosumVs() | !isVfwredusumVs() | !isVfwsubVf() | !isVfwsubVv() | !isVfwsubWf() | !isVfwsubWv() | !isVl1re16V() | !isVl1re32V() | !isVl1re64V() | !isVl1re8V() | !isVl2re16V() | !isVl2re32V() | !isVl2re64V() | !isVl2re8V() | !isVl4re16V() | !isVl4re32V() | !isVl4re64V() | !isVl4re8V() | !isVl8re16V() | !isVl8re32V() | !isVl8re64V() | !isVl8re8V() | !isVle16V() | !isVle16ffV() | !isVle32V() | !isVle32ffV() | !isVle64V() | !isVle64ffV() | !isVle8V() | !isVle8ffV() | !isVlmV() | !isVloxei16V() | !isVloxei32V() | !isVloxei64V() | !isVloxei8V() | !isVlse16V() | !isVlse32V() | !isVlse64V() | !isVlse8V() | !isVluxei16V() | !isVluxei32V() | !isVluxei64V() | !isVluxei8V() | !isVmaccVv() | !isVmaccVx() | !isVmadcVi() | !isVmadcVim() | !isVmadcVv() | !isVmadcVvm() | !isVmadcVx() | !isVmadcVxm() | !isVmaddVv() | !isVmaddVx() | !isVmandMm() | !isVmandnMm() | !isVmaxVv() | !isVmaxVx() | !isVmaxuVv() | !isVmaxuVx() | !isVmergeVim() | !isVmergeVvm() | !isVmergeVxm() | !isVmfeqVf() | !isVmfeqVv() | !isVmfgeVf() | !isVmfgtVf() | !isVmfleVf() | !isVmfleVv() | !isVmfltVf() | !isVmfltVv() | !isVmfneVf() | !isVmfneVv() | !isVminVv() | !isVminVx() | !isVminuVv() | !isVminuVx() | !isVmnandMm() | !isVmnorMm() | !isVmorMm() | !isVmornMm() | !isVmsbcVv() | !isVmsbcVvm() | !isVmsbcVx() | !isVmsbcVxm() | !isVmseqVi() | !isVmseqVv() | !isVmseqVx() | !isVmsgtVi() | !isVmsgtVx() | !isVmsgtuVi() | !isVmsgtuVx() | !isVmsleVi() | !isVmsleVv() | !isVmsleVx() | !isVmsleuVi() | !isVmsleuVv() | !isVmsleuVx() | !isVmsltVv() | !isVmsltVx() | !isVmsltuVv() | !isVmsltuVx() | !isVmsneVi() | !isVmsneVv() | !isVmsneVx() | !isVmulVv() | !isVmulVx() | !isVmulhVv() | !isVmulhVx() | !isVmulhsuVv() | !isVmulhsuVx() | !isVmulhuVv() | !isVmulhuVx() | !isVmvVI() | !isVmvVV() | !isVmvVX() | !isVmv1rV() | !isVmv2rV() | !isVmv4rV() | !isVmv8rV() | !isVmxnorMm() | !isVmxorMm() | !isVnclipWi() | !isVnclipWv() | !isVnclipWx() | !isVnclipuWi() | !isVnclipuWv() | !isVnclipuWx() | !isVnmsacVv() | !isVnmsacVx() | !isVnmsubVv() | !isVnmsubVx() | !isVnsraWi() | !isVnsraWv() | !isVnsraWx() | !isVnsrlWi() | !isVnsrlWv() | !isVnsrlWx() | !isVorVi() | !isVorVv() | !isVorVx() | !isVredandVs() | !isVredmaxVs() | !isVredmaxuVs() | !isVredminVs() | !isVredminuVs() | !isVredorVs() | !isVredsumVs() | !isVredxorVs() | !isVremVv() | !isVremVx() | !isVremuVv() | !isVremuVx() | !isVrgatherVi() | !isVrgatherVv() | !isVrgatherVx() | !isVrgatherei16Vv() | !isVrsubVi() | !isVrsubVx() | !isVs1rV() | !isVs2rV() | !isVs4rV() | !isVs8rV() | !isVsaddVi() | !isVsaddVv() | !isVsaddVx() | !isVsadduVi() | !isVsadduVv() | !isVsadduVx() | !isVsbcVvm() | !isVsbcVxm() | !isVse16V() | !isVse32V() | !isVse64V() | !isVse8V() | !isVslide1downVx() | !isVslide1upVx() | !isVslidedownVi() | !isVslidedownVx() | !isVslideupVi() | !isVslideupVx() | !isVsllVi() | !isVsllVv() | !isVsllVx() | !isVsmV() | !isVsmulVv() | !isVsmulVx() | !isVsoxei16V() | !isVsoxei32V() | !isVsoxei64V() | !isVsoxei8V() | !isVsraVi() | !isVsraVv() | !isVsraVx() | !isVsrlVi() | !isVsrlVv() | !isVsrlVx() | !isVsse16V() | !isVsse32V() | !isVsse64V() | !isVsse8V() | !isVssraVi() | !isVssraVv() | !isVssraVx() | !isVssrlVi() | !isVssrlVv() | !isVssrlVx() | !isVssubVv() | !isVssubVx() | !isVssubuVv() | !isVssubuVx() | !isVsubVv() | !isVsubVx() | !isVsuxei16V() | !isVsuxei32V() | !isVsuxei64V() | !isVsuxei8V() | !isVwaddVv() | !isVwaddVx() | !isVwaddWv() | !isVwaddWx() | !isVwadduVv() | !isVwadduVx() | !isVwadduWv() | !isVwadduWx() | !isVwmaccVv() | !isVwmaccVx() | !isVwmaccsuVv() | !isVwmaccsuVx() | !isVwmaccuVv() | !isVwmaccuVx() | !isVwmaccusVx() | !isVwmulVv() | !isVwmulVx() | !isVwmulsuVv() | !isVwmulsuVx() | !isVwmuluVv() | !isVwmuluVx() | !isVwredsumVs() | !isVwredsumuVs() | !isVwsubVv() | !isVwsubVx() | !isVwsubWv() | !isVwsubWx() | !isVwsubuVv() | !isVwsubuVx() | !isVwsubuWv() | !isVwsubuWx() | !isVxorVi() | !isVxorVv() | !isVxorVx())
def isGather16()(using Arena, Context, Block, Index, Recipe): Ref[Bool] = (isVrgatherei16Vv()) & (!isVaaddVv() | !isVaaddVx() | !isVaadduVv() | !isVaadduVx() | !isVadcVim() | !isVadcVvm() | !isVadcVxm() | !isVaddVi() | !isVaddVv() | !isVaddVx() | !isVandVi() | !isVandVv() | !isVandVx() | !isVasubVv() | !isVasubVx() | !isVasubuVv() | !isVasubuVx() | !isVcompressVm() | !isVcpopM() | !isVdivVv() | !isVdivVx() | !isVdivuVv() | !isVdivuVx() | !isVfaddVf() | !isVfaddVv() | !isVfclassV() | !isVfcvtFXV() | !isVfcvtFXuV() | !isVfcvtRtzXFV() | !isVfcvtRtzXuFV() | !isVfcvtXFV() | !isVfcvtXuFV() | !isVfdivVf() | !isVfdivVv() | !isVfirstM() | !isVfmaccVf() | !isVfmaccVv() | !isVfmaddVf() | !isVfmaddVv() | !isVfmaxVf() | !isVfmaxVv() | !isVfmergeVfm() | !isVfminVf() | !isVfminVv() | !isVfmsacVf() | !isVfmsacVv() | !isVfmsubVf() | !isVfmsubVv() | !isVfmulVf() | !isVfmulVv() | !isVfmvFS() | !isVfmvSF() | !isVfmvVF() | !isVfncvtFFW() | !isVfncvtFXW() | !isVfncvtFXuW() | !isVfncvtRodFFW() | !isVfncvtRtzXFW() | !isVfncvtRtzXuFW() | !isVfncvtXFW() | !isVfncvtXuFW() | !isVfnmaccVf() | !isVfnmaccVv() | !isVfnmaddVf() | !isVfnmaddVv() | !isVfnmsacVf() | !isVfnmsacVv() | !isVfnmsubVf() | !isVfnmsubVv() | !isVfrdivVf() | !isVfrec7V() | !isVfredmaxVs() | !isVfredminVs() | !isVfredosumVs() | !isVfredusumVs() | !isVfrsqrt7V() | !isVfrsubVf() | !isVfsgnjVf() | !isVfsgnjVv() | !isVfsgnjnVf() | !isVfsgnjnVv() | !isVfsgnjxVf() | !isVfsgnjxVv() | !isVfslide1downVf() | !isVfslide1upVf() | !isVfsqrtV() | !isVfsubVf() | !isVfsubVv() | !isVfwaddVf() | !isVfwaddVv() | !isVfwaddWf() | !isVfwaddWv() | !isVfwcvtFFV() | !isVfwcvtFXV() | !isVfwcvtFXuV() | !isVfwcvtRtzXFV() | !isVfwcvtRtzXuFV() | !isVfwcvtXFV() | !isVfwcvtXuFV() | !isVfwmaccVf() | !isVfwmaccVv() | !isVfwmsacVf() | !isVfwmsacVv() | !isVfwmulVf() | !isVfwmulVv() | !isVfwnmaccVf() | !isVfwnmaccVv() | !isVfwnmsacVf() | !isVfwnmsacVv() | !isVfwredosumVs() | !isVfwredusumVs() | !isVfwsubVf() | !isVfwsubVv() | !isVfwsubWf() | !isVfwsubWv() | !isVidV() | !isViotaM() | !isVl1re16V() | !isVl1re32V() | !isVl1re64V() | !isVl1re8V() | !isVl2re16V() | !isVl2re32V() | !isVl2re64V() | !isVl2re8V() | !isVl4re16V() | !isVl4re32V() | !isVl4re64V() | !isVl4re8V() | !isVl8re16V() | !isVl8re32V() | !isVl8re64V() | !isVl8re8V() | !isVle16V() | !isVle16ffV() | !isVle32V() | !isVle32ffV() | !isVle64V() | !isVle64ffV() | !isVle8V() | !isVle8ffV() | !isVlmV() | !isVloxei16V() | !isVloxei32V() | !isVloxei64V() | !isVloxei8V() | !isVlse16V() | !isVlse32V() | !isVlse64V() | !isVlse8V() | !isVluxei16V() | !isVluxei32V() | !isVluxei64V() | !isVluxei8V() | !isVmaccVv() | !isVmaccVx() | !isVmadcVi() | !isVmadcVim() | !isVmadcVv() | !isVmadcVvm() | !isVmadcVx() | !isVmadcVxm() | !isVmaddVv() | !isVmaddVx() | !isVmandMm() | !isVmandnMm() | !isVmaxVv() | !isVmaxVx() | !isVmaxuVv() | !isVmaxuVx() | !isVmergeVim() | !isVmergeVvm() | !isVmergeVxm() | !isVmfeqVf() | !isVmfeqVv() | !isVmfgeVf() | !isVmfgtVf() | !isVmfleVf() | !isVmfleVv() | !isVmfltVf() | !isVmfltVv() | !isVmfneVf() | !isVmfneVv() | !isVminVv() | !isVminVx() | !isVminuVv() | !isVminuVx() | !isVmnandMm() | !isVmnorMm() | !isVmorMm() | !isVmornMm() | !isVmsbcVv() | !isVmsbcVvm() | !isVmsbcVx() | !isVmsbcVxm() | !isVmsbfM() | !isVmseqVi() | !isVmseqVv() | !isVmseqVx() | !isVmsgtVi() | !isVmsgtVx() | !isVmsgtuVi() | !isVmsgtuVx() | !isVmsifM() | !isVmsleVi() | !isVmsleVv() | !isVmsleVx() | !isVmsleuVi() | !isVmsleuVv() | !isVmsleuVx() | !isVmsltVv() | !isVmsltVx() | !isVmsltuVv() | !isVmsltuVx() | !isVmsneVi() | !isVmsneVv() | !isVmsneVx() | !isVmsofM() | !isVmulVv() | !isVmulVx() | !isVmulhVv() | !isVmulhVx() | !isVmulhsuVv() | !isVmulhsuVx() | !isVmulhuVv() | !isVmulhuVx() | !isVmvSX() | !isVmvVI() | !isVmvVV() | !isVmvVX() | !isVmvXS() | !isVmv1rV() | !isVmv2rV() | !isVmv4rV() | !isVmv8rV() | !isVmxnorMm() | !isVmxorMm() | !isVnclipWi() | !isVnclipWv() | !isVnclipWx() | !isVnclipuWi() | !isVnclipuWv() | !isVnclipuWx() | !isVnmsacVv() | !isVnmsacVx() | !isVnmsubVv() | !isVnmsubVx() | !isVnsraWi() | !isVnsraWv() | !isVnsraWx() | !isVnsrlWi() | !isVnsrlWv() | !isVnsrlWx() | !isVorVi() | !isVorVv() | !isVorVx() | !isVredandVs() | !isVredmaxVs() | !isVredmaxuVs() | !isVredminVs() | !isVredminuVs() | !isVredorVs() | !isVredsumVs() | !isVredxorVs() | !isVremVv() | !isVremVx() | !isVremuVv() | !isVremuVx() | !isVrgatherVi() | !isVrgatherVv() | !isVrgatherVx() | !isVrsubVi() | !isVrsubVx() | !isVs1rV() | !isVs2rV() | !isVs4rV() | !isVs8rV() | !isVsaddVi() | !isVsaddVv() | !isVsaddVx() | !isVsadduVi() | !isVsadduVv() | !isVsadduVx() | !isVsbcVvm() | !isVsbcVxm() | !isVse16V() | !isVse32V() | !isVse64V() | !isVse8V() | !isVsextVf2() | !isVsextVf4() | !isVsextVf8() | !isVslide1downVx() | !isVslide1upVx() | !isVslidedownVi() | !isVslidedownVx() | !isVslideupVi() | !isVslideupVx() | !isVsllVi() | !isVsllVv() | !isVsllVx() | !isVsmV() | !isVsmulVv() | !isVsmulVx() | !isVsoxei16V() | !isVsoxei32V() | !isVsoxei64V() | !isVsoxei8V() | !isVsraVi() | !isVsraVv() | !isVsraVx() | !isVsrlVi() | !isVsrlVv() | !isVsrlVx() | !isVsse16V() | !isVsse32V() | !isVsse64V() | !isVsse8V() | !isVssraVi() | !isVssraVv() | !isVssraVx() | !isVssrlVi() | !isVssrlVv() | !isVssrlVx() | !isVssubVv() | !isVssubVx() | !isVssubuVv() | !isVssubuVx() | !isVsubVv() | !isVsubVx() | !isVsuxei16V() | !isVsuxei32V() | !isVsuxei64V() | !isVsuxei8V() | !isVwaddVv() | !isVwaddVx() | !isVwaddWv() | !isVwaddWx() | !isVwadduVv() | !isVwadduVx() | !isVwadduWv() | !isVwadduWx() | !isVwmaccVv() | !isVwmaccVx() | !isVwmaccsuVv() | !isVwmaccsuVx() | !isVwmaccuVv() | !isVwmaccuVx() | !isVwmaccusVx() | !isVwmulVv() | !isVwmulVx() | !isVwmulsuVv() | !isVwmulsuVx() | !isVwmuluVv() | !isVwmuluVx() | !isVwredsumVs() | !isVwredsumuVs() | !isVwsubVv() | !isVwsubVx() | !isVwsubWv() | !isVwsubWx() | !isVwsubuVv() | !isVwsubuVx() | !isVwsubuWv() | !isVwsubuWx() | !isVxorVi() | !isVxorVv() | !isVxorVx() | !isVzextVf2() | !isVzextVf4() | !isVzextVf8())
def isVwmacc()(using Arena, Context, Block, Index, Recipe): Ref[Bool] = (isVwmaccVv() | isVwmaccVx() | isVwmaccsuVv() | isVwmaccsuVx() | isVwmaccuVv() | isVwmaccuVx() | isVwmaccusVx()) & (!isVaaddVv() | !isVaaddVx() | !isVaadduVv() | !isVaadduVx() | !isVadcVim() | !isVadcVvm() | !isVadcVxm() | !isVaddVi() | !isVaddVv() | !isVaddVx() | !isVandVi() | !isVandVv() | !isVandVx() | !isVasubVv() | !isVasubVx() | !isVasubuVv() | !isVasubuVx() | !isVcompressVm() | !isVcpopM() | !isVdivVv() | !isVdivVx() | !isVdivuVv() | !isVdivuVx() | !isVfaddVf() | !isVfaddVv() | !isVfclassV() | !isVfcvtFXV() | !isVfcvtFXuV() | !isVfcvtRtzXFV() | !isVfcvtRtzXuFV() | !isVfcvtXFV() | !isVfcvtXuFV() | !isVfdivVf() | !isVfdivVv() | !isVfirstM() | !isVfmaccVf() | !isVfmaccVv() | !isVfmaddVf() | !isVfmaddVv() | !isVfmaxVf() | !isVfmaxVv() | !isVfmergeVfm() | !isVfminVf() | !isVfminVv() | !isVfmsacVf() | !isVfmsacVv() | !isVfmsubVf() | !isVfmsubVv() | !isVfmulVf() | !isVfmulVv() | !isVfmvFS() | !isVfmvSF() | !isVfmvVF() | !isVfncvtFFW() | !isVfncvtFXW() | !isVfncvtFXuW() | !isVfncvtRodFFW() | !isVfncvtRtzXFW() | !isVfncvtRtzXuFW() | !isVfncvtXFW() | !isVfncvtXuFW() | !isVfnmaccVf() | !isVfnmaccVv() | !isVfnmaddVf() | !isVfnmaddVv() | !isVfnmsacVf() | !isVfnmsacVv() | !isVfnmsubVf() | !isVfnmsubVv() | !isVfrdivVf() | !isVfrec7V() | !isVfredmaxVs() | !isVfredminVs() | !isVfredosumVs() | !isVfredusumVs() | !isVfrsqrt7V() | !isVfrsubVf() | !isVfsgnjVf() | !isVfsgnjVv() | !isVfsgnjnVf() | !isVfsgnjnVv() | !isVfsgnjxVf() | !isVfsgnjxVv() | !isVfslide1downVf() | !isVfslide1upVf() | !isVfsqrtV() | !isVfsubVf() | !isVfsubVv() | !isVfwaddVf() | !isVfwaddVv() | !isVfwaddWf() | !isVfwaddWv() | !isVfwcvtFFV() | !isVfwcvtFXV() | !isVfwcvtFXuV() | !isVfwcvtRtzXFV() | !isVfwcvtRtzXuFV() | !isVfwcvtXFV() | !isVfwcvtXuFV() | !isVfwmaccVf() | !isVfwmaccVv() | !isVfwmsacVf() | !isVfwmsacVv() | !isVfwmulVf() | !isVfwmulVv() | !isVfwnmaccVf() | !isVfwnmaccVv() | !isVfwnmsacVf() | !isVfwnmsacVv() | !isVfwredosumVs() | !isVfwredusumVs() | !isVfwsubVf() | !isVfwsubVv() | !isVfwsubWf() | !isVfwsubWv() | !isVidV() | !isViotaM() | !isVl1re16V() | !isVl1re32V() | !isVl1re64V() | !isVl1re8V() | !isVl2re16V() | !isVl2re32V() | !isVl2re64V() | !isVl2re8V() | !isVl4re16V() | !isVl4re32V() | !isVl4re64V() | !isVl4re8V() | !isVl8re16V() | !isVl8re32V() | !isVl8re64V() | !isVl8re8V() | !isVle16V() | !isVle16ffV() | !isVle32V() | !isVle32ffV() | !isVle64V() | !isVle64ffV() | !isVle8V() | !isVle8ffV() | !isVlmV() | !isVloxei16V() | !isVloxei32V() | !isVloxei64V() | !isVloxei8V() | !isVlse16V() | !isVlse32V() | !isVlse64V() | !isVlse8V() | !isVluxei16V() | !isVluxei32V() | !isVluxei64V() | !isVluxei8V() | !isVmaccVv() | !isVmaccVx() | !isVmadcVi() | !isVmadcVim() | !isVmadcVv() | !isVmadcVvm() | !isVmadcVx() | !isVmadcVxm() | !isVmaddVv() | !isVmaddVx() | !isVmandMm() | !isVmandnMm() | !isVmaxVv() | !isVmaxVx() | !isVmaxuVv() | !isVmaxuVx() | !isVmergeVim() | !isVmergeVvm() | !isVmergeVxm() | !isVmfeqVf() | !isVmfeqVv() | !isVmfgeVf() | !isVmfgtVf() | !isVmfleVf() | !isVmfleVv() | !isVmfltVf() | !isVmfltVv() | !isVmfneVf() | !isVmfneVv() | !isVminVv() | !isVminVx() | !isVminuVv() | !isVminuVx() | !isVmnandMm() | !isVmnorMm() | !isVmorMm() | !isVmornMm() | !isVmsbcVv() | !isVmsbcVvm() | !isVmsbcVx() | !isVmsbcVxm() | !isVmsbfM() | !isVmseqVi() | !isVmseqVv() | !isVmseqVx() | !isVmsgtVi() | !isVmsgtVx() | !isVmsgtuVi() | !isVmsgtuVx() | !isVmsifM() | !isVmsleVi() | !isVmsleVv() | !isVmsleVx() | !isVmsleuVi() | !isVmsleuVv() | !isVmsleuVx() | !isVmsltVv() | !isVmsltVx() | !isVmsltuVv() | !isVmsltuVx() | !isVmsneVi() | !isVmsneVv() | !isVmsneVx() | !isVmsofM() | !isVmulVv() | !isVmulVx() | !isVmulhVv() | !isVmulhVx() | !isVmulhsuVv() | !isVmulhsuVx() | !isVmulhuVv() | !isVmulhuVx() | !isVmvSX() | !isVmvVI() | !isVmvVV() | !isVmvVX() | !isVmvXS() | !isVmv1rV() | !isVmv2rV() | !isVmv4rV() | !isVmv8rV() | !isVmxnorMm() | !isVmxorMm() | !isVnclipWi() | !isVnclipWv() | !isVnclipWx() | !isVnclipuWi() | !isVnclipuWv() | !isVnclipuWx() | !isVnmsacVv() | !isVnmsacVx() | !isVnmsubVv() | !isVnmsubVx() | !isVnsraWi() | !isVnsraWv() | !isVnsraWx() | !isVnsrlWi() | !isVnsrlWv() | !isVnsrlWx() | !isVorVi() | !isVorVv() | !isVorVx() | !isVredandVs() | !isVredmaxVs() | !isVredmaxuVs() | !isVredminVs() | !isVredminuVs() | !isVredorVs() | !isVredsumVs() | !isVredxorVs() | !isVremVv() | !isVremVx() | !isVremuVv() | !isVremuVx() | !isVrgatherVi() | !isVrgatherVv() | !isVrgatherVx() | !isVrgatherei16Vv() | !isVrsubVi() | !isVrsubVx() | !isVs1rV() | !isVs2rV() | !isVs4rV() | !isVs8rV() | !isVsaddVi() | !isVsaddVv() | !isVsaddVx() | !isVsadduVi() | !isVsadduVv() | !isVsadduVx() | !isVsbcVvm() | !isVsbcVxm() | !isVse16V() | !isVse32V() | !isVse64V() | !isVse8V() | !isVsextVf2() | !isVsextVf4() | !isVsextVf8() | !isVslide1downVx() | !isVslide1upVx() | !isVslidedownVi() | !isVslidedownVx() | !isVslideupVi() | !isVslideupVx() | !isVsllVi() | !isVsllVv() | !isVsllVx() | !isVsmV() | !isVsmulVv() | !isVsmulVx() | !isVsoxei16V() | !isVsoxei32V() | !isVsoxei64V() | !isVsoxei8V() | !isVsraVi() | !isVsraVv() | !isVsraVx() | !isVsrlVi() | !isVsrlVv() | !isVsrlVx() | !isVsse16V() | !isVsse32V() | !isVsse64V() | !isVsse8V() | !isVssraVi() | !isVssraVv() | !isVssraVx() | !isVssrlVi() | !isVssrlVv() | !isVssrlVx() | !isVssubVv() | !isVssubVx() | !isVssubuVv() | !isVssubuVx() | !isVsubVv() | !isVsubVx() | !isVsuxei16V() | !isVsuxei32V() | !isVsuxei64V() | !isVsuxei8V() | !isVwaddVv() | !isVwaddVx() | !isVwaddWv() | !isVwaddWx() | !isVwadduVv() | !isVwadduVx() | !isVwadduWv() | !isVwadduWx() | !isVwmulVv() | !isVwmulVx() | !isVwmulsuVv() | !isVwmulsuVx() | !isVwmuluVv() | !isVwmuluVx() | !isVwredsumVs() | !isVwredsumuVs() | !isVwsubVv() | !isVwsubVx() | !isVwsubWv() | !isVwsubWx() | !isVwsubuVv() | !isVwsubuVx() | !isVwsubuWv() | !isVwsubuWx() | !isVxorVi() | !isVxorVv() | !isVxorVx() | !isVzextVf2() | !isVzextVf4() | !isVzextVf8())
def isSpecialslot()(using Arena, Context, Block, Index, Recipe): Ref[Bool] = (isVadcVim() | isVadcVvm() | isVadcVxm() | isVcpopM() | isVfirstM() | isVfmergeVfm() | isVfmvVF() | isVfncvtFFW() | isVfncvtFXW() | isVfncvtFXuW() | isVfncvtRodFFW() | isVfncvtRtzXFW() | isVfncvtRtzXuFW() | isVfncvtXFW() | isVfncvtXuFW() | isVfwaddWf() | isVfwaddWv() | isVfwsubWf() | isVfwsubWv() | isViotaM() | isVmadcVi() | isVmadcVim() | isVmadcVv() | isVmadcVvm() | isVmadcVx() | isVmadcVxm() | isVmandMm() | isVmandnMm() | isVmergeVim() | isVmergeVvm() | isVmergeVxm() | isVmfeqVf() | isVmfeqVv() | isVmfgeVf() | isVmfgtVf() | isVmfleVf() | isVmfleVv() | isVmfltVf() | isVmfltVv() | isVmfneVf() | isVmfneVv() | isVmnandMm() | isVmnorMm() | isVmorMm() | isVmornMm() | isVmsbcVv() | isVmsbcVvm() | isVmsbcVx() | isVmsbcVxm() | isVmsbfM() | isVmseqVi() | isVmseqVv() | isVmseqVx() | isVmsgtVi() | isVmsgtVx() | isVmsgtuVi() | isVmsgtuVx() | isVmsifM() | isVmsleVi() | isVmsleVv() | isVmsleVx() | isVmsleuVi() | isVmsleuVv() | isVmsleuVx() | isVmsltVv() | isVmsltVx() | isVmsltuVv() | isVmsltuVx() | isVmsneVi() | isVmsneVv() | isVmsneVx() | isVmsofM() | isVmvVI() | isVmvVV() | isVmvVX() | isVmxnorMm() | isVmxorMm() | isVnclipWi() | isVnclipWv() | isVnclipWx() | isVnclipuWi() | isVnclipuWv() | isVnclipuWx() | isVnsraWi() | isVnsraWv() | isVnsraWx() | isVnsrlWi() | isVnsrlWv() | isVnsrlWx() | isVsbcVvm() | isVsbcVxm() | isVwaddVv() | isVwaddVx() | isVwaddWv() | isVwaddWx() | isVwadduVv() | isVwadduVx() | isVwadduWv() | isVwadduWx() | isVwmaccVv() | isVwmaccVx() | isVwmaccsuVv() | isVwmaccsuVx() | isVwmaccuVv() | isVwmaccuVx() | isVwmaccusVx() | isVwmulVv() | isVwmulVx() | isVwmulsuVv() | isVwmulsuVx() | isVwmuluVv() | isVwmuluVx() | isVwsubVv() | isVwsubVx() | isVwsubWv() | isVwsubWx() | isVwsubuVv() | isVwsubuVx() | isVwsubuWv() | isVwsubuWx()) & (!isVaaddVv() | !isVaaddVx() | !isVaadduVv() | !isVaadduVx() | !isVaddVi() | !isVaddVv() | !isVaddVx() | !isVandVi() | !isVandVv() | !isVandVx() | !isVasubVv() | !isVasubVx() | !isVasubuVv() | !isVasubuVx() | !isVcompressVm() | !isVdivVv() | !isVdivVx() | !isVdivuVv() | !isVdivuVx() | !isVfaddVf() | !isVfaddVv() | !isVfclassV() | !isVfcvtFXV() | !isVfcvtFXuV() | !isVfcvtRtzXFV() | !isVfcvtRtzXuFV() | !isVfcvtXFV() | !isVfcvtXuFV() | !isVfdivVf() | !isVfdivVv() | !isVfmaccVf() | !isVfmaccVv() | !isVfmaddVf() | !isVfmaddVv() | !isVfmaxVf() | !isVfmaxVv() | !isVfminVf() | !isVfminVv() | !isVfmsacVf() | !isVfmsacVv() | !isVfmsubVf() | !isVfmsubVv() | !isVfmulVf() | !isVfmulVv() | !isVfmvFS() | !isVfmvSF() | !isVfnmaccVf() | !isVfnmaccVv() | !isVfnmaddVf() | !isVfnmaddVv() | !isVfnmsacVf() | !isVfnmsacVv() | !isVfnmsubVf() | !isVfnmsubVv() | !isVfrdivVf() | !isVfrec7V() | !isVfredmaxVs() | !isVfredminVs() | !isVfredosumVs() | !isVfredusumVs() | !isVfrsqrt7V() | !isVfrsubVf() | !isVfsgnjVf() | !isVfsgnjVv() | !isVfsgnjnVf() | !isVfsgnjnVv() | !isVfsgnjxVf() | !isVfsgnjxVv() | !isVfslide1downVf() | !isVfslide1upVf() | !isVfsqrtV() | !isVfsubVf() | !isVfsubVv() | !isVfwaddVf() | !isVfwaddVv() | !isVfwcvtFFV() | !isVfwcvtFXV() | !isVfwcvtFXuV() | !isVfwcvtRtzXFV() | !isVfwcvtRtzXuFV() | !isVfwcvtXFV() | !isVfwcvtXuFV() | !isVfwmaccVf() | !isVfwmaccVv() | !isVfwmsacVf() | !isVfwmsacVv() | !isVfwmulVf() | !isVfwmulVv() | !isVfwnmaccVf() | !isVfwnmaccVv() | !isVfwnmsacVf() | !isVfwnmsacVv() | !isVfwredosumVs() | !isVfwredusumVs() | !isVfwsubVf() | !isVfwsubVv() | !isVidV() | !isVl1re16V() | !isVl1re32V() | !isVl1re64V() | !isVl1re8V() | !isVl2re16V() | !isVl2re32V() | !isVl2re64V() | !isVl2re8V() | !isVl4re16V() | !isVl4re32V() | !isVl4re64V() | !isVl4re8V() | !isVl8re16V() | !isVl8re32V() | !isVl8re64V() | !isVl8re8V() | !isVle16V() | !isVle16ffV() | !isVle32V() | !isVle32ffV() | !isVle64V() | !isVle64ffV() | !isVle8V() | !isVle8ffV() | !isVlmV() | !isVloxei16V() | !isVloxei32V() | !isVloxei64V() | !isVloxei8V() | !isVlse16V() | !isVlse32V() | !isVlse64V() | !isVlse8V() | !isVluxei16V() | !isVluxei32V() | !isVluxei64V() | !isVluxei8V() | !isVmaccVv() | !isVmaccVx() | !isVmaddVv() | !isVmaddVx() | !isVmaxVv() | !isVmaxVx() | !isVmaxuVv() | !isVmaxuVx() | !isVminVv() | !isVminVx() | !isVminuVv() | !isVminuVx() | !isVmulVv() | !isVmulVx() | !isVmulhVv() | !isVmulhVx() | !isVmulhsuVv() | !isVmulhsuVx() | !isVmulhuVv() | !isVmulhuVx() | !isVmvSX() | !isVmvXS() | !isVmv1rV() | !isVmv2rV() | !isVmv4rV() | !isVmv8rV() | !isVnmsacVv() | !isVnmsacVx() | !isVnmsubVv() | !isVnmsubVx() | !isVorVi() | !isVorVv() | !isVorVx() | !isVredandVs() | !isVredmaxVs() | !isVredmaxuVs() | !isVredminVs() | !isVredminuVs() | !isVredorVs() | !isVredsumVs() | !isVredxorVs() | !isVremVv() | !isVremVx() | !isVremuVv() | !isVremuVx() | !isVrgatherVi() | !isVrgatherVv() | !isVrgatherVx() | !isVrgatherei16Vv() | !isVrsubVi() | !isVrsubVx() | !isVs1rV() | !isVs2rV() | !isVs4rV() | !isVs8rV() | !isVsaddVi() | !isVsaddVv() | !isVsaddVx() | !isVsadduVi() | !isVsadduVv() | !isVsadduVx() | !isVse16V() | !isVse32V() | !isVse64V() | !isVse8V() | !isVsextVf2() | !isVsextVf4() | !isVsextVf8() | !isVslide1downVx() | !isVslide1upVx() | !isVslidedownVi() | !isVslidedownVx() | !isVslideupVi() | !isVslideupVx() | !isVsllVi() | !isVsllVv() | !isVsllVx() | !isVsmV() | !isVsmulVv() | !isVsmulVx() | !isVsoxei16V() | !isVsoxei32V() | !isVsoxei64V() | !isVsoxei8V() | !isVsraVi() | !isVsraVv() | !isVsraVx() | !isVsrlVi() | !isVsrlVv() | !isVsrlVx() | !isVsse16V() | !isVsse32V() | !isVsse64V() | !isVsse8V() | !isVssraVi() | !isVssraVv() | !isVssraVx() | !isVssrlVi() | !isVssrlVv() | !isVssrlVx() | !isVssubVv() | !isVssubVx() | !isVssubuVv() | !isVssubuVx() | !isVsubVv() | !isVsubVx() | !isVsuxei16V() | !isVsuxei32V() | !isVsuxei64V() | !isVsuxei8V() | !isVwredsumVs() | !isVwredsumuVs() | !isVxorVi() | !isVxorVv() | !isVxorVx() | !isVzextVf2() | !isVzextVf4() | !isVzextVf8())
def isLogic()(using Arena, Context, Block, Index, Recipe): Ref[Bool] = (isVandVi() | isVandVv() | isVandVx() | isVmandMm() | isVmandnMm() | isVmnandMm() | isVmnorMm() | isVmorMm() | isVmornMm() | isVmxnorMm() | isVmxorMm() | isVorVi() | isVorVv() | isVorVx() | isVredandVs() | isVredorVs() | isVredxorVs() | isVxorVi() | isVxorVv() | isVxorVx()) & (!isVaaddVv() | !isVaaddVx() | !isVaadduVv() | !isVaadduVx() | !isVadcVim() | !isVadcVvm() | !isVadcVxm() | !isVaddVi() | !isVaddVv() | !isVaddVx() | !isVasubVv() | !isVasubVx() | !isVasubuVv() | !isVasubuVx() | !isVcompressVm() | !isVcpopM() | !isVdivVv() | !isVdivVx() | !isVdivuVv() | !isVdivuVx() | !isVfaddVf() | !isVfaddVv() | !isVfclassV() | !isVfcvtFXV() | !isVfcvtFXuV() | !isVfcvtRtzXFV() | !isVfcvtRtzXuFV() | !isVfcvtXFV() | !isVfcvtXuFV() | !isVfdivVf() | !isVfdivVv() | !isVfirstM() | !isVfmaccVf() | !isVfmaccVv() | !isVfmaddVf() | !isVfmaddVv() | !isVfmaxVf() | !isVfmaxVv() | !isVfmergeVfm() | !isVfminVf() | !isVfminVv() | !isVfmsacVf() | !isVfmsacVv() | !isVfmsubVf() | !isVfmsubVv() | !isVfmulVf() | !isVfmulVv() | !isVfmvFS() | !isVfmvSF() | !isVfmvVF() | !isVfncvtFFW() | !isVfncvtFXW() | !isVfncvtFXuW() | !isVfncvtRodFFW() | !isVfncvtRtzXFW() | !isVfncvtRtzXuFW() | !isVfncvtXFW() | !isVfncvtXuFW() | !isVfnmaccVf() | !isVfnmaccVv() | !isVfnmaddVf() | !isVfnmaddVv() | !isVfnmsacVf() | !isVfnmsacVv() | !isVfnmsubVf() | !isVfnmsubVv() | !isVfrdivVf() | !isVfrec7V() | !isVfredmaxVs() | !isVfredminVs() | !isVfredosumVs() | !isVfredusumVs() | !isVfrsqrt7V() | !isVfrsubVf() | !isVfsgnjVf() | !isVfsgnjVv() | !isVfsgnjnVf() | !isVfsgnjnVv() | !isVfsgnjxVf() | !isVfsgnjxVv() | !isVfslide1downVf() | !isVfslide1upVf() | !isVfsqrtV() | !isVfsubVf() | !isVfsubVv() | !isVfwaddVf() | !isVfwaddVv() | !isVfwaddWf() | !isVfwaddWv() | !isVfwcvtFFV() | !isVfwcvtFXV() | !isVfwcvtFXuV() | !isVfwcvtRtzXFV() | !isVfwcvtRtzXuFV() | !isVfwcvtXFV() | !isVfwcvtXuFV() | !isVfwmaccVf() | !isVfwmaccVv() | !isVfwmsacVf() | !isVfwmsacVv() | !isVfwmulVf() | !isVfwmulVv() | !isVfwnmaccVf() | !isVfwnmaccVv() | !isVfwnmsacVf() | !isVfwnmsacVv() | !isVfwredosumVs() | !isVfwredusumVs() | !isVfwsubVf() | !isVfwsubVv() | !isVfwsubWf() | !isVfwsubWv() | !isVidV() | !isViotaM() | !isVl1re16V() | !isVl1re32V() | !isVl1re64V() | !isVl1re8V() | !isVl2re16V() | !isVl2re32V() | !isVl2re64V() | !isVl2re8V() | !isVl4re16V() | !isVl4re32V() | !isVl4re64V() | !isVl4re8V() | !isVl8re16V() | !isVl8re32V() | !isVl8re64V() | !isVl8re8V() | !isVle16V() | !isVle16ffV() | !isVle32V() | !isVle32ffV() | !isVle64V() | !isVle64ffV() | !isVle8V() | !isVle8ffV() | !isVlmV() | !isVloxei16V() | !isVloxei32V() | !isVloxei64V() | !isVloxei8V() | !isVlse16V() | !isVlse32V() | !isVlse64V() | !isVlse8V() | !isVluxei16V() | !isVluxei32V() | !isVluxei64V() | !isVluxei8V() | !isVmaccVv() | !isVmaccVx() | !isVmadcVi() | !isVmadcVim() | !isVmadcVv() | !isVmadcVvm() | !isVmadcVx() | !isVmadcVxm() | !isVmaddVv() | !isVmaddVx() | !isVmaxVv() | !isVmaxVx() | !isVmaxuVv() | !isVmaxuVx() | !isVmergeVim() | !isVmergeVvm() | !isVmergeVxm() | !isVmfeqVf() | !isVmfeqVv() | !isVmfgeVf() | !isVmfgtVf() | !isVmfleVf() | !isVmfleVv() | !isVmfltVf() | !isVmfltVv() | !isVmfneVf() | !isVmfneVv() | !isVminVv() | !isVminVx() | !isVminuVv() | !isVminuVx() | !isVmsbcVv() | !isVmsbcVvm() | !isVmsbcVx() | !isVmsbcVxm() | !isVmsbfM() | !isVmseqVi() | !isVmseqVv() | !isVmseqVx() | !isVmsgtVi() | !isVmsgtVx() | !isVmsgtuVi() | !isVmsgtuVx() | !isVmsifM() | !isVmsleVi() | !isVmsleVv() | !isVmsleVx() | !isVmsleuVi() | !isVmsleuVv() | !isVmsleuVx() | !isVmsltVv() | !isVmsltVx() | !isVmsltuVv() | !isVmsltuVx() | !isVmsneVi() | !isVmsneVv() | !isVmsneVx() | !isVmsofM() | !isVmulVv() | !isVmulVx() | !isVmulhVv() | !isVmulhVx() | !isVmulhsuVv() | !isVmulhsuVx() | !isVmulhuVv() | !isVmulhuVx() | !isVmvSX() | !isVmvVI() | !isVmvVV() | !isVmvVX() | !isVmvXS() | !isVmv1rV() | !isVmv2rV() | !isVmv4rV() | !isVmv8rV() | !isVnclipWi() | !isVnclipWv() | !isVnclipWx() | !isVnclipuWi() | !isVnclipuWv() | !isVnclipuWx() | !isVnmsacVv() | !isVnmsacVx() | !isVnmsubVv() | !isVnmsubVx() | !isVnsraWi() | !isVnsraWv() | !isVnsraWx() | !isVnsrlWi() | !isVnsrlWv() | !isVnsrlWx() | !isVredmaxVs() | !isVredmaxuVs() | !isVredminVs() | !isVredminuVs() | !isVredsumVs() | !isVremVv() | !isVremVx() | !isVremuVv() | !isVremuVx() | !isVrgatherVi() | !isVrgatherVv() | !isVrgatherVx() | !isVrgatherei16Vv() | !isVrsubVi() | !isVrsubVx() | !isVs1rV() | !isVs2rV() | !isVs4rV() | !isVs8rV() | !isVsaddVi() | !isVsaddVv() | !isVsaddVx() | !isVsadduVi() | !isVsadduVv() | !isVsadduVx() | !isVsbcVvm() | !isVsbcVxm() | !isVse16V() | !isVse32V() | !isVse64V() | !isVse8V() | !isVsextVf2() | !isVsextVf4() | !isVsextVf8() | !isVslide1downVx() | !isVslide1upVx() | !isVslidedownVi() | !isVslidedownVx() | !isVslideupVi() | !isVslideupVx() | !isVsllVi() | !isVsllVv() | !isVsllVx() | !isVsmV() | !isVsmulVv() | !isVsmulVx() | !isVsoxei16V() | !isVsoxei32V() | !isVsoxei64V() | !isVsoxei8V() | !isVsraVi() | !isVsraVv() | !isVsraVx() | !isVsrlVi() | !isVsrlVv() | !isVsrlVx() | !isVsse16V() | !isVsse32V() | !isVsse64V() | !isVsse8V() | !isVssraVi() | !isVssraVv() | !isVssraVx() | !isVssrlVi() | !isVssrlVv() | !isVssrlVx() | !isVssubVv() | !isVssubVx() | !isVssubuVv() | !isVssubuVx() | !isVsubVv() | !isVsubVx() | !isVsuxei16V() | !isVsuxei32V() | !isVsuxei64V() | !isVsuxei8V() | !isVwaddVv() | !isVwaddVx() | !isVwaddWv() | !isVwaddWx() | !isVwadduVv() | !isVwadduVx() | !isVwadduWv() | !isVwadduWx() | !isVwmaccVv() | !isVwmaccVx() | !isVwmaccsuVv() | !isVwmaccsuVx() | !isVwmaccuVv() | !isVwmaccuVx() | !isVwmaccusVx() | !isVwmulVv() | !isVwmulVx() | !isVwmulsuVv() | !isVwmulsuVx() | !isVwmuluVv() | !isVwmuluVx() | !isVwredsumVs() | !isVwredsumuVs() | !isVwsubVv() | !isVwsubVx() | !isVwsubWv() | !isVwsubWx() | !isVwsubuVv() | !isVwsubuVx() | !isVwsubuWv() | !isVwsubuWx() | !isVzextVf2() | !isVzextVf4() | !isVzextVf8())
def isVector()(using Arena, Context, Block, Index, Recipe): Ref[Bool] = (isVaaddVv() | isVaaddVx() | isVaadduVv() | isVaadduVx() | isVadcVim() | isVadcVvm() | isVadcVxm() | isVaddVi() | isVaddVv() | isVaddVx() | isVandVi() | isVandVv() | isVandVx() | isVasubVv() | isVasubVx() | isVasubuVv() | isVasubuVx() | isVcompressVm() | isVcpopM() | isVdivVv() | isVdivVx() | isVdivuVv() | isVdivuVx() | isVfaddVf() | isVfaddVv() | isVfclassV() | isVfcvtFXV() | isVfcvtFXuV() | isVfcvtRtzXFV() | isVfcvtRtzXuFV() | isVfcvtXFV() | isVfcvtXuFV() | isVfdivVf() | isVfdivVv() | isVfirstM() | isVfmaccVf() | isVfmaccVv() | isVfmaddVf() | isVfmaddVv() | isVfmaxVf() | isVfmaxVv() | isVfmergeVfm() | isVfminVf() | isVfminVv() | isVfmsacVf() | isVfmsacVv() | isVfmsubVf() | isVfmsubVv() | isVfmulVf() | isVfmulVv() | isVfmvFS() | isVfmvSF() | isVfmvVF() | isVfncvtFFW() | isVfncvtFXW() | isVfncvtFXuW() | isVfncvtRodFFW() | isVfncvtRtzXFW() | isVfncvtRtzXuFW() | isVfncvtXFW() | isVfncvtXuFW() | isVfnmaccVf() | isVfnmaccVv() | isVfnmaddVf() | isVfnmaddVv() | isVfnmsacVf() | isVfnmsacVv() | isVfnmsubVf() | isVfnmsubVv() | isVfrdivVf() | isVfrec7V() | isVfredmaxVs() | isVfredminVs() | isVfredosumVs() | isVfredusumVs() | isVfrsqrt7V() | isVfrsubVf() | isVfsgnjVf() | isVfsgnjVv() | isVfsgnjnVf() | isVfsgnjnVv() | isVfsgnjxVf() | isVfsgnjxVv() | isVfslide1downVf() | isVfslide1upVf() | isVfsqrtV() | isVfsubVf() | isVfsubVv() | isVfwaddVf() | isVfwaddVv() | isVfwaddWf() | isVfwaddWv() | isVfwcvtFFV() | isVfwcvtFXV() | isVfwcvtFXuV() | isVfwcvtRtzXFV() | isVfwcvtRtzXuFV() | isVfwcvtXFV() | isVfwcvtXuFV() | isVfwmaccVf() | isVfwmaccVv() | isVfwmsacVf() | isVfwmsacVv() | isVfwmulVf() | isVfwmulVv() | isVfwnmaccVf() | isVfwnmaccVv() | isVfwnmsacVf() | isVfwnmsacVv() | isVfwredosumVs() | isVfwredusumVs() | isVfwsubVf() | isVfwsubVv() | isVfwsubWf() | isVfwsubWv() | isVidV() | isViotaM() | isVl1re16V() | isVl1re32V() | isVl1re64V() | isVl1re8V() | isVl2re16V() | isVl2re32V() | isVl2re64V() | isVl2re8V() | isVl4re16V() | isVl4re32V() | isVl4re64V() | isVl4re8V() | isVl8re16V() | isVl8re32V() | isVl8re64V() | isVl8re8V() | isVle16V() | isVle16ffV() | isVle32V() | isVle32ffV() | isVle64V() | isVle64ffV() | isVle8V() | isVle8ffV() | isVlmV() | isVloxei16V() | isVloxei32V() | isVloxei64V() | isVloxei8V() | isVlse16V() | isVlse32V() | isVlse64V() | isVlse8V() | isVluxei16V() | isVluxei32V() | isVluxei64V() | isVluxei8V() | isVmaccVv() | isVmaccVx() | isVmadcVi() | isVmadcVim() | isVmadcVv() | isVmadcVvm() | isVmadcVx() | isVmadcVxm() | isVmaddVv() | isVmaddVx() | isVmandMm() | isVmandnMm() | isVmaxVv() | isVmaxVx() | isVmaxuVv() | isVmaxuVx() | isVmergeVim() | isVmergeVvm() | isVmergeVxm() | isVmfeqVf() | isVmfeqVv() | isVmfgeVf() | isVmfgtVf() | isVmfleVf() | isVmfleVv() | isVmfltVf() | isVmfltVv() | isVmfneVf() | isVmfneVv() | isVminVv() | isVminVx() | isVminuVv() | isVminuVx() | isVmnandMm() | isVmnorMm() | isVmorMm() | isVmornMm() | isVmsbcVv() | isVmsbcVvm() | isVmsbcVx() | isVmsbcVxm() | isVmsbfM() | isVmseqVi() | isVmseqVv() | isVmseqVx() | isVmsgtVi() | isVmsgtVx() | isVmsgtuVi() | isVmsgtuVx() | isVmsifM() | isVmsleVi() | isVmsleVv() | isVmsleVx() | isVmsleuVi() | isVmsleuVv() | isVmsleuVx() | isVmsltVv() | isVmsltVx() | isVmsltuVv() | isVmsltuVx() | isVmsneVi() | isVmsneVv() | isVmsneVx() | isVmsofM() | isVmulVv() | isVmulVx() | isVmulhVv() | isVmulhVx() | isVmulhsuVv() | isVmulhsuVx() | isVmulhuVv() | isVmulhuVx() | isVmvSX() | isVmvVI() | isVmvVV() | isVmvVX() | isVmvXS() | isVmv1rV() | isVmv2rV() | isVmv4rV() | isVmv8rV() | isVmxnorMm() | isVmxorMm() | isVnclipWi() | isVnclipWv() | isVnclipWx() | isVnclipuWi() | isVnclipuWv() | isVnclipuWx() | isVnmsacVv() | isVnmsacVx() | isVnmsubVv() | isVnmsubVx() | isVnsraWi() | isVnsraWv() | isVnsraWx() | isVnsrlWi() | isVnsrlWv() | isVnsrlWx() | isVorVi() | isVorVv() | isVorVx() | isVredandVs() | isVredmaxVs() | isVredmaxuVs() | isVredminVs() | isVredminuVs() | isVredorVs() | isVredsumVs() | isVredxorVs() | isVremVv() | isVremVx() | isVremuVv() | isVremuVx() | isVrgatherVi() | isVrgatherVv() | isVrgatherVx() | isVrgatherei16Vv() | isVrsubVi() | isVrsubVx() | isVs1rV() | isVs2rV() | isVs4rV() | isVs8rV() | isVsaddVi() | isVsaddVv() | isVsaddVx() | isVsadduVi() | isVsadduVv() | isVsadduVx() | isVsbcVvm() | isVsbcVxm() | isVse16V() | isVse32V() | isVse64V() | isVse8V() | isVsextVf2() | isVsextVf4() | isVsextVf8() | isVslide1downVx() | isVslide1upVx() | isVslidedownVi() | isVslidedownVx() | isVslideupVi() | isVslideupVx() | isVsllVi() | isVsllVv() | isVsllVx() | isVsmV() | isVsmulVv() | isVsmulVx() | isVsoxei16V() | isVsoxei32V() | isVsoxei64V() | isVsoxei8V() | isVsraVi() | isVsraVv() | isVsraVx() | isVsrlVi() | isVsrlVv() | isVsrlVx() | isVsse16V() | isVsse32V() | isVsse64V() | isVsse8V() | isVssraVi() | isVssraVv() | isVssraVx() | isVssrlVi() | isVssrlVv() | isVssrlVx() | isVssubVv() | isVssubVx() | isVssubuVv() | isVssubuVx() | isVsubVv() | isVsubVx() | isVsuxei16V() | isVsuxei32V() | isVsuxei64V() | isVsuxei8V() | isVwaddVv() | isVwaddVx() | isVwaddWv() | isVwaddWx() | isVwadduVv() | isVwadduVx() | isVwadduWv() | isVwadduWx() | isVwmaccVv() | isVwmaccVx() | isVwmaccsuVv() | isVwmaccsuVx() | isVwmaccuVv() | isVwmaccuVx() | isVwmaccusVx() | isVwmulVv() | isVwmulVx() | isVwmulsuVv() | isVwmulsuVx() | isVwmuluVv() | isVwmuluVx() | isVwredsumVs() | isVwredsumuVs() | isVwsubVv() | isVwsubVx() | isVwsubWv() | isVwsubWx() | isVwsubuVv() | isVwsubuVx() | isVwsubuWv() | isVwsubuWx() | isVxorVi() | isVxorVv() | isVxorVx() | isVzextVf2() | isVzextVf4() | isVzextVf8())
def isId()(using Arena, Context, Block, Index, Recipe): Ref[Bool] = (isVdivVv() | isVdivVx() | isVdivuVv() | isVdivuVx() | isVfdivVf() | isVfdivVv() | isVfncvtFFW() | isVfncvtFXW() | isVfncvtFXuW() | isVfncvtRodFFW() | isVfncvtRtzXFW() | isVfncvtRtzXuFW() | isVfncvtXFW() | isVfncvtXuFW() | isVfrdivVf() | isVfslide1downVf() | isVfslide1upVf() | isVfsqrtV() | isVfwaddWf() | isVfwaddWv() | isVfwsubWf() | isVfwsubWv() | isVidV() | isVnclipWv() | isVnclipWx() | isVnclipuWv() | isVnclipuWx() | isVnsraWv() | isVnsraWx() | isVnsrlWv() | isVnsrlWx() | isVremVv() | isVremVx() | isVremuVv() | isVremuVx() | isVslide1downVx() | isVslide1upVx() | isVslidedownVi() | isVslidedownVx() | isVslideupVi() | isVslideupVx() | isVwaddWv() | isVwaddWx() | isVwadduWv() | isVwadduWx() | isVwmaccVv() | isVwmaccVx() | isVwmaccsuVv() | isVwmaccsuVx() | isVwmaccuVv() | isVwmaccuVx() | isVwmaccusVx() | isVwredsumVs() | isVwredsumuVs() | isVwsubWv() | isVwsubWx() | isVwsubuWv() | isVwsubuWx()) & (!isVaaddVv() | !isVaaddVx() | !isVaadduVv() | !isVaadduVx() | !isVadcVim() | !isVadcVvm() | !isVadcVxm() | !isVaddVi() | !isVaddVv() | !isVaddVx() | !isVandVi() | !isVandVv() | !isVandVx() | !isVasubVv() | !isVasubVx() | !isVasubuVv() | !isVasubuVx() | !isVcompressVm() | !isVcpopM() | !isVfaddVf() | !isVfaddVv() | !isVfclassV() | !isVfcvtFXV() | !isVfcvtFXuV() | !isVfcvtRtzXFV() | !isVfcvtRtzXuFV() | !isVfcvtXFV() | !isVfcvtXuFV() | !isVfirstM() | !isVfmaccVf() | !isVfmaccVv() | !isVfmaddVf() | !isVfmaddVv() | !isVfmaxVf() | !isVfmaxVv() | !isVfmergeVfm() | !isVfminVf() | !isVfminVv() | !isVfmsacVf() | !isVfmsacVv() | !isVfmsubVf() | !isVfmsubVv() | !isVfmulVf() | !isVfmulVv() | !isVfmvFS() | !isVfmvSF() | !isVfmvVF() | !isVfnmaccVf() | !isVfnmaccVv() | !isVfnmaddVf() | !isVfnmaddVv() | !isVfnmsacVf() | !isVfnmsacVv() | !isVfnmsubVf() | !isVfnmsubVv() | !isVfrec7V() | !isVfredmaxVs() | !isVfredminVs() | !isVfredosumVs() | !isVfredusumVs() | !isVfrsqrt7V() | !isVfrsubVf() | !isVfsgnjVf() | !isVfsgnjVv() | !isVfsgnjnVf() | !isVfsgnjnVv() | !isVfsgnjxVf() | !isVfsgnjxVv() | !isVfsubVf() | !isVfsubVv() | !isVfwaddVf() | !isVfwaddVv() | !isVfwcvtFFV() | !isVfwcvtFXV() | !isVfwcvtFXuV() | !isVfwcvtRtzXFV() | !isVfwcvtRtzXuFV() | !isVfwcvtXFV() | !isVfwcvtXuFV() | !isVfwmaccVf() | !isVfwmaccVv() | !isVfwmsacVf() | !isVfwmsacVv() | !isVfwmulVf() | !isVfwmulVv() | !isVfwnmaccVf() | !isVfwnmaccVv() | !isVfwnmsacVf() | !isVfwnmsacVv() | !isVfwredosumVs() | !isVfwredusumVs() | !isVfwsubVf() | !isVfwsubVv() | !isViotaM() | !isVl1re16V() | !isVl1re32V() | !isVl1re64V() | !isVl1re8V() | !isVl2re16V() | !isVl2re32V() | !isVl2re64V() | !isVl2re8V() | !isVl4re16V() | !isVl4re32V() | !isVl4re64V() | !isVl4re8V() | !isVl8re16V() | !isVl8re32V() | !isVl8re64V() | !isVl8re8V() | !isVle16V() | !isVle16ffV() | !isVle32V() | !isVle32ffV() | !isVle64V() | !isVle64ffV() | !isVle8V() | !isVle8ffV() | !isVlmV() | !isVloxei16V() | !isVloxei32V() | !isVloxei64V() | !isVloxei8V() | !isVlse16V() | !isVlse32V() | !isVlse64V() | !isVlse8V() | !isVluxei16V() | !isVluxei32V() | !isVluxei64V() | !isVluxei8V() | !isVmaccVv() | !isVmaccVx() | !isVmadcVi() | !isVmadcVim() | !isVmadcVv() | !isVmadcVvm() | !isVmadcVx() | !isVmadcVxm() | !isVmaddVv() | !isVmaddVx() | !isVmandMm() | !isVmandnMm() | !isVmaxVv() | !isVmaxVx() | !isVmaxuVv() | !isVmaxuVx() | !isVmergeVim() | !isVmergeVvm() | !isVmergeVxm() | !isVmfeqVf() | !isVmfeqVv() | !isVmfgeVf() | !isVmfgtVf() | !isVmfleVf() | !isVmfleVv() | !isVmfltVf() | !isVmfltVv() | !isVmfneVf() | !isVmfneVv() | !isVminVv() | !isVminVx() | !isVminuVv() | !isVminuVx() | !isVmnandMm() | !isVmnorMm() | !isVmorMm() | !isVmornMm() | !isVmsbcVv() | !isVmsbcVvm() | !isVmsbcVx() | !isVmsbcVxm() | !isVmsbfM() | !isVmseqVi() | !isVmseqVv() | !isVmseqVx() | !isVmsgtVi() | !isVmsgtVx() | !isVmsgtuVi() | !isVmsgtuVx() | !isVmsifM() | !isVmsleVi() | !isVmsleVv() | !isVmsleVx() | !isVmsleuVi() | !isVmsleuVv() | !isVmsleuVx() | !isVmsltVv() | !isVmsltVx() | !isVmsltuVv() | !isVmsltuVx() | !isVmsneVi() | !isVmsneVv() | !isVmsneVx() | !isVmsofM() | !isVmulVv() | !isVmulVx() | !isVmulhVv() | !isVmulhVx() | !isVmulhsuVv() | !isVmulhsuVx() | !isVmulhuVv() | !isVmulhuVx() | !isVmvSX() | !isVmvVI() | !isVmvVV() | !isVmvVX() | !isVmvXS() | !isVmv1rV() | !isVmv2rV() | !isVmv4rV() | !isVmv8rV() | !isVmxnorMm() | !isVmxorMm() | !isVnclipWi() | !isVnclipuWi() | !isVnmsacVv() | !isVnmsacVx() | !isVnmsubVv() | !isVnmsubVx() | !isVnsraWi() | !isVnsrlWi() | !isVorVi() | !isVorVv() | !isVorVx() | !isVredandVs() | !isVredmaxVs() | !isVredmaxuVs() | !isVredminVs() | !isVredminuVs() | !isVredorVs() | !isVredsumVs() | !isVredxorVs() | !isVrgatherVi() | !isVrgatherVv() | !isVrgatherVx() | !isVrgatherei16Vv() | !isVrsubVi() | !isVrsubVx() | !isVs1rV() | !isVs2rV() | !isVs4rV() | !isVs8rV() | !isVsaddVi() | !isVsaddVv() | !isVsaddVx() | !isVsadduVi() | !isVsadduVv() | !isVsadduVx() | !isVsbcVvm() | !isVsbcVxm() | !isVse16V() | !isVse32V() | !isVse64V() | !isVse8V() | !isVsextVf2() | !isVsextVf4() | !isVsextVf8() | !isVsllVi() | !isVsllVv() | !isVsllVx() | !isVsmV() | !isVsmulVv() | !isVsmulVx() | !isVsoxei16V() | !isVsoxei32V() | !isVsoxei64V() | !isVsoxei8V() | !isVsraVi() | !isVsraVv() | !isVsraVx() | !isVsrlVi() | !isVsrlVv() | !isVsrlVx() | !isVsse16V() | !isVsse32V() | !isVsse64V() | !isVsse8V() | !isVssraVi() | !isVssraVv() | !isVssraVx() | !isVssrlVi() | !isVssrlVv() | !isVssrlVx() | !isVssubVv() | !isVssubVx() | !isVssubuVv() | !isVssubuVx() | !isVsubVv() | !isVsubVx() | !isVsuxei16V() | !isVsuxei32V() | !isVsuxei64V() | !isVsuxei8V() | !isVwaddVv() | !isVwaddVx() | !isVwadduVv() | !isVwadduVx() | !isVwmulVv() | !isVwmulVx() | !isVwmulsuVv() | !isVwmulsuVx() | !isVwmuluVv() | !isVwmuluVx() | !isVwsubVv() | !isVwsubVx() | !isVwsubuVv() | !isVwsubuVx() | !isVxorVi() | !isVxorVv() | !isVxorVx() | !isVzextVf2() | !isVzextVf4() | !isVzextVf8())
def isFloat()(using Arena, Context, Block, Index, Recipe): Ref[Bool] = (isVfaddVf() | isVfaddVv() | isVfclassV() | isVfcvtFXV() | isVfcvtFXuV() | isVfcvtRtzXFV() | isVfcvtRtzXuFV() | isVfcvtXFV() | isVfcvtXuFV() | isVfmaccVf() | isVfmaccVv() | isVfmaddVf() | isVfmaddVv() | isVfmaxVf() | isVfmaxVv() | isVfminVf() | isVfminVv() | isVfmsacVf() | isVfmsacVv() | isVfmsubVf() | isVfmsubVv() | isVfmulVf() | isVfmulVv() | isVfmvFS() | isVfncvtFFW() | isVfncvtFXW() | isVfncvtFXuW() | isVfncvtRodFFW() | isVfncvtRtzXFW() | isVfncvtRtzXuFW() | isVfncvtXFW() | isVfncvtXuFW() | isVfnmaccVf() | isVfnmaccVv() | isVfnmaddVf() | isVfnmaddVv() | isVfnmsacVf() | isVfnmsacVv() | isVfnmsubVf() | isVfnmsubVv() | isVfrec7V() | isVfredmaxVs() | isVfredminVs() | isVfredosumVs() | isVfredusumVs() | isVfrsqrt7V() | isVfrsubVf() | isVfsgnjVf() | isVfsgnjVv() | isVfsgnjnVf() | isVfsgnjnVv() | isVfsgnjxVf() | isVfsgnjxVv() | isVfsubVf() | isVfsubVv() | isVfwaddVf() | isVfwaddVv() | isVfwaddWf() | isVfwaddWv() | isVfwcvtFFV() | isVfwcvtFXV() | isVfwcvtFXuV() | isVfwcvtRtzXFV() | isVfwcvtRtzXuFV() | isVfwcvtXFV() | isVfwcvtXuFV() | isVfwmaccVf() | isVfwmaccVv() | isVfwmsacVf() | isVfwmsacVv() | isVfwmulVf() | isVfwmulVv() | isVfwnmaccVf() | isVfwnmaccVv() | isVfwnmsacVf() | isVfwnmsacVv() | isVfwredosumVs() | isVfwredusumVs() | isVfwsubVf() | isVfwsubVv() | isVfwsubWf() | isVfwsubWv() | isVmfeqVf() | isVmfeqVv() | isVmfgeVf() | isVmfgtVf() | isVmfleVf() | isVmfleVv() | isVmfltVf() | isVmfltVv() | isVmfneVf() | isVmfneVv()) & (!isVaaddVv() | !isVaaddVx() | !isVaadduVv() | !isVaadduVx() | !isVadcVim() | !isVadcVvm() | !isVadcVxm() | !isVaddVi() | !isVaddVv() | !isVaddVx() | !isVandVi() | !isVandVv() | !isVandVx() | !isVasubVv() | !isVasubVx() | !isVasubuVv() | !isVasubuVx() | !isVcompressVm() | !isVcpopM() | !isVdivVv() | !isVdivVx() | !isVdivuVv() | !isVdivuVx() | !isVfdivVf() | !isVfdivVv() | !isVfirstM() | !isVfmergeVfm() | !isVfmvSF() | !isVfmvVF() | !isVfrdivVf() | !isVfslide1downVf() | !isVfslide1upVf() | !isVfsqrtV() | !isVidV() | !isViotaM() | !isVl1re16V() | !isVl1re32V() | !isVl1re64V() | !isVl1re8V() | !isVl2re16V() | !isVl2re32V() | !isVl2re64V() | !isVl2re8V() | !isVl4re16V() | !isVl4re32V() | !isVl4re64V() | !isVl4re8V() | !isVl8re16V() | !isVl8re32V() | !isVl8re64V() | !isVl8re8V() | !isVle16V() | !isVle16ffV() | !isVle32V() | !isVle32ffV() | !isVle64V() | !isVle64ffV() | !isVle8V() | !isVle8ffV() | !isVlmV() | !isVloxei16V() | !isVloxei32V() | !isVloxei64V() | !isVloxei8V() | !isVlse16V() | !isVlse32V() | !isVlse64V() | !isVlse8V() | !isVluxei16V() | !isVluxei32V() | !isVluxei64V() | !isVluxei8V() | !isVmaccVv() | !isVmaccVx() | !isVmadcVi() | !isVmadcVim() | !isVmadcVv() | !isVmadcVvm() | !isVmadcVx() | !isVmadcVxm() | !isVmaddVv() | !isVmaddVx() | !isVmandMm() | !isVmandnMm() | !isVmaxVv() | !isVmaxVx() | !isVmaxuVv() | !isVmaxuVx() | !isVmergeVim() | !isVmergeVvm() | !isVmergeVxm() | !isVminVv() | !isVminVx() | !isVminuVv() | !isVminuVx() | !isVmnandMm() | !isVmnorMm() | !isVmorMm() | !isVmornMm() | !isVmsbcVv() | !isVmsbcVvm() | !isVmsbcVx() | !isVmsbcVxm() | !isVmsbfM() | !isVmseqVi() | !isVmseqVv() | !isVmseqVx() | !isVmsgtVi() | !isVmsgtVx() | !isVmsgtuVi() | !isVmsgtuVx() | !isVmsifM() | !isVmsleVi() | !isVmsleVv() | !isVmsleVx() | !isVmsleuVi() | !isVmsleuVv() | !isVmsleuVx() | !isVmsltVv() | !isVmsltVx() | !isVmsltuVv() | !isVmsltuVx() | !isVmsneVi() | !isVmsneVv() | !isVmsneVx() | !isVmsofM() | !isVmulVv() | !isVmulVx() | !isVmulhVv() | !isVmulhVx() | !isVmulhsuVv() | !isVmulhsuVx() | !isVmulhuVv() | !isVmulhuVx() | !isVmvSX() | !isVmvVI() | !isVmvVV() | !isVmvVX() | !isVmvXS() | !isVmv1rV() | !isVmv2rV() | !isVmv4rV() | !isVmv8rV() | !isVmxnorMm() | !isVmxorMm() | !isVnclipWi() | !isVnclipWv() | !isVnclipWx() | !isVnclipuWi() | !isVnclipuWv() | !isVnclipuWx() | !isVnmsacVv() | !isVnmsacVx() | !isVnmsubVv() | !isVnmsubVx() | !isVnsraWi() | !isVnsraWv() | !isVnsraWx() | !isVnsrlWi() | !isVnsrlWv() | !isVnsrlWx() | !isVorVi() | !isVorVv() | !isVorVx() | !isVredandVs() | !isVredmaxVs() | !isVredmaxuVs() | !isVredminVs() | !isVredminuVs() | !isVredorVs() | !isVredsumVs() | !isVredxorVs() | !isVremVv() | !isVremVx() | !isVremuVv() | !isVremuVx() | !isVrgatherVi() | !isVrgatherVv() | !isVrgatherVx() | !isVrgatherei16Vv() | !isVrsubVi() | !isVrsubVx() | !isVs1rV() | !isVs2rV() | !isVs4rV() | !isVs8rV() | !isVsaddVi() | !isVsaddVv() | !isVsaddVx() | !isVsadduVi() | !isVsadduVv() | !isVsadduVx() | !isVsbcVvm() | !isVsbcVxm() | !isVse16V() | !isVse32V() | !isVse64V() | !isVse8V() | !isVsextVf2() | !isVsextVf4() | !isVsextVf8() | !isVslide1downVx() | !isVslide1upVx() | !isVslidedownVi() | !isVslidedownVx() | !isVslideupVi() | !isVslideupVx() | !isVsllVi() | !isVsllVv() | !isVsllVx() | !isVsmV() | !isVsmulVv() | !isVsmulVx() | !isVsoxei16V() | !isVsoxei32V() | !isVsoxei64V() | !isVsoxei8V() | !isVsraVi() | !isVsraVv() | !isVsraVx() | !isVsrlVi() | !isVsrlVv() | !isVsrlVx() | !isVsse16V() | !isVsse32V() | !isVsse64V() | !isVsse8V() | !isVssraVi() | !isVssraVv() | !isVssraVx() | !isVssrlVi() | !isVssrlVv() | !isVssrlVx() | !isVssubVv() | !isVssubVx() | !isVssubuVv() | !isVssubuVx() | !isVsubVv() | !isVsubVx() | !isVsuxei16V() | !isVsuxei32V() | !isVsuxei64V() | !isVsuxei8V() | !isVwaddVv() | !isVwaddVx() | !isVwaddWv() | !isVwaddWx() | !isVwadduVv() | !isVwadduVx() | !isVwadduWv() | !isVwadduWx() | !isVwmaccVv() | !isVwmaccVx() | !isVwmaccsuVv() | !isVwmaccsuVx() | !isVwmaccuVv() | !isVwmaccuVx() | !isVwmaccusVx() | !isVwmulVv() | !isVwmulVx() | !isVwmulsuVv() | !isVwmulsuVx() | !isVwmuluVv() | !isVwmuluVx() | !isVwredsumVs() | !isVwredsumuVs() | !isVwsubVv() | !isVwsubVx() | !isVwsubWv() | !isVwsubWx() | !isVwsubuVv() | !isVwsubuVx() | !isVwsubuWv() | !isVwsubuWx() | !isVxorVi() | !isVxorVv() | !isVxorVx() | !isVzextVf2() | !isVzextVf4() | !isVzextVf8())
def isMaskunit()(using Arena, Context, Block, Index, Recipe): Ref[Bool] = (isVcompressVm() | isVcpopM() | isVfirstM() | isVfmvFS() | isVfmvSF() | isVfredmaxVs() | isVfredminVs() | isVfredosumVs() | isVfredusumVs() | isVfslide1downVf() | isVfslide1upVf() | isVfwredosumVs() | isVfwredusumVs() | isViotaM() | isVmadcVi() | isVmadcVim() | isVmadcVv() | isVmadcVvm() | isVmadcVx() | isVmadcVxm() | isVmfeqVf() | isVmfeqVv() | isVmfgeVf() | isVmfgtVf() | isVmfleVf() | isVmfleVv() | isVmfltVf() | isVmfltVv() | isVmfneVf() | isVmfneVv() | isVmsbcVv() | isVmsbcVvm() | isVmsbcVx() | isVmsbcVxm() | isVmsbfM() | isVmseqVi() | isVmseqVv() | isVmseqVx() | isVmsgtVi() | isVmsgtVx() | isVmsgtuVi() | isVmsgtuVx() | isVmsifM() | isVmsleVi() | isVmsleVv() | isVmsleVx() | isVmsleuVi() | isVmsleuVv() | isVmsleuVx() | isVmsltVv() | isVmsltVx() | isVmsltuVv() | isVmsltuVx() | isVmsneVi() | isVmsneVv() | isVmsneVx() | isVmsofM() | isVmvSX() | isVmvXS() | isVredandVs() | isVredmaxVs() | isVredmaxuVs() | isVredminVs() | isVredminuVs() | isVredorVs() | isVredsumVs() | isVredxorVs() | isVrgatherVv() | isVrgatherei16Vv() | isVsextVf2() | isVsextVf4() | isVsextVf8() | isVslide1downVx() | isVslide1upVx() | isVslidedownVi() | isVslidedownVx() | isVslideupVi() | isVslideupVx() | isVwredsumVs() | isVwredsumuVs() | isVzextVf2() | isVzextVf4() | isVzextVf8()) & (!isVaaddVv() | !isVaaddVx() | !isVaadduVv() | !isVaadduVx() | !isVadcVim() | !isVadcVvm() | !isVadcVxm() | !isVaddVi() | !isVaddVv() | !isVaddVx() | !isVandVi() | !isVandVv() | !isVandVx() | !isVasubVv() | !isVasubVx() | !isVasubuVv() | !isVasubuVx() | !isVdivVv() | !isVdivVx() | !isVdivuVv() | !isVdivuVx() | !isVfaddVf() | !isVfaddVv() | !isVfclassV() | !isVfcvtFXV() | !isVfcvtFXuV() | !isVfcvtRtzXFV() | !isVfcvtRtzXuFV() | !isVfcvtXFV() | !isVfcvtXuFV() | !isVfdivVf() | !isVfdivVv() | !isVfmaccVf() | !isVfmaccVv() | !isVfmaddVf() | !isVfmaddVv() | !isVfmaxVf() | !isVfmaxVv() | !isVfmergeVfm() | !isVfminVf() | !isVfminVv() | !isVfmsacVf() | !isVfmsacVv() | !isVfmsubVf() | !isVfmsubVv() | !isVfmulVf() | !isVfmulVv() | !isVfmvVF() | !isVfncvtFFW() | !isVfncvtFXW() | !isVfncvtFXuW() | !isVfncvtRodFFW() | !isVfncvtRtzXFW() | !isVfncvtRtzXuFW() | !isVfncvtXFW() | !isVfncvtXuFW() | !isVfnmaccVf() | !isVfnmaccVv() | !isVfnmaddVf() | !isVfnmaddVv() | !isVfnmsacVf() | !isVfnmsacVv() | !isVfnmsubVf() | !isVfnmsubVv() | !isVfrdivVf() | !isVfrec7V() | !isVfrsqrt7V() | !isVfrsubVf() | !isVfsgnjVf() | !isVfsgnjVv() | !isVfsgnjnVf() | !isVfsgnjnVv() | !isVfsgnjxVf() | !isVfsgnjxVv() | !isVfsqrtV() | !isVfsubVf() | !isVfsubVv() | !isVfwaddVf() | !isVfwaddVv() | !isVfwaddWf() | !isVfwaddWv() | !isVfwcvtFFV() | !isVfwcvtFXV() | !isVfwcvtFXuV() | !isVfwcvtRtzXFV() | !isVfwcvtRtzXuFV() | !isVfwcvtXFV() | !isVfwcvtXuFV() | !isVfwmaccVf() | !isVfwmaccVv() | !isVfwmsacVf() | !isVfwmsacVv() | !isVfwmulVf() | !isVfwmulVv() | !isVfwnmaccVf() | !isVfwnmaccVv() | !isVfwnmsacVf() | !isVfwnmsacVv() | !isVfwsubVf() | !isVfwsubVv() | !isVfwsubWf() | !isVfwsubWv() | !isVidV() | !isVl1re16V() | !isVl1re32V() | !isVl1re64V() | !isVl1re8V() | !isVl2re16V() | !isVl2re32V() | !isVl2re64V() | !isVl2re8V() | !isVl4re16V() | !isVl4re32V() | !isVl4re64V() | !isVl4re8V() | !isVl8re16V() | !isVl8re32V() | !isVl8re64V() | !isVl8re8V() | !isVle16V() | !isVle16ffV() | !isVle32V() | !isVle32ffV() | !isVle64V() | !isVle64ffV() | !isVle8V() | !isVle8ffV() | !isVlmV() | !isVloxei16V() | !isVloxei32V() | !isVloxei64V() | !isVloxei8V() | !isVlse16V() | !isVlse32V() | !isVlse64V() | !isVlse8V() | !isVluxei16V() | !isVluxei32V() | !isVluxei64V() | !isVluxei8V() | !isVmaccVv() | !isVmaccVx() | !isVmaddVv() | !isVmaddVx() | !isVmandMm() | !isVmandnMm() | !isVmaxVv() | !isVmaxVx() | !isVmaxuVv() | !isVmaxuVx() | !isVmergeVim() | !isVmergeVvm() | !isVmergeVxm() | !isVminVv() | !isVminVx() | !isVminuVv() | !isVminuVx() | !isVmnandMm() | !isVmnorMm() | !isVmorMm() | !isVmornMm() | !isVmulVv() | !isVmulVx() | !isVmulhVv() | !isVmulhVx() | !isVmulhsuVv() | !isVmulhsuVx() | !isVmulhuVv() | !isVmulhuVx() | !isVmvVI() | !isVmvVV() | !isVmvVX() | !isVmv1rV() | !isVmv2rV() | !isVmv4rV() | !isVmv8rV() | !isVmxnorMm() | !isVmxorMm() | !isVnclipWi() | !isVnclipWv() | !isVnclipWx() | !isVnclipuWi() | !isVnclipuWv() | !isVnclipuWx() | !isVnmsacVv() | !isVnmsacVx() | !isVnmsubVv() | !isVnmsubVx() | !isVnsraWi() | !isVnsraWv() | !isVnsraWx() | !isVnsrlWi() | !isVnsrlWv() | !isVnsrlWx() | !isVorVi() | !isVorVv() | !isVorVx() | !isVremVv() | !isVremVx() | !isVremuVv() | !isVremuVx() | !isVrgatherVi() | !isVrgatherVx() | !isVrsubVi() | !isVrsubVx() | !isVs1rV() | !isVs2rV() | !isVs4rV() | !isVs8rV() | !isVsaddVi() | !isVsaddVv() | !isVsaddVx() | !isVsadduVi() | !isVsadduVv() | !isVsadduVx() | !isVsbcVvm() | !isVsbcVxm() | !isVse16V() | !isVse32V() | !isVse64V() | !isVse8V() | !isVsllVi() | !isVsllVv() | !isVsllVx() | !isVsmV() | !isVsmulVv() | !isVsmulVx() | !isVsoxei16V() | !isVsoxei32V() | !isVsoxei64V() | !isVsoxei8V() | !isVsraVi() | !isVsraVv() | !isVsraVx() | !isVsrlVi() | !isVsrlVv() | !isVsrlVx() | !isVsse16V() | !isVsse32V() | !isVsse64V() | !isVsse8V() | !isVssraVi() | !isVssraVv() | !isVssraVx() | !isVssrlVi() | !isVssrlVv() | !isVssrlVx() | !isVssubVv() | !isVssubVx() | !isVssubuVv() | !isVssubuVx() | !isVsubVv() | !isVsubVx() | !isVsuxei16V() | !isVsuxei32V() | !isVsuxei64V() | !isVsuxei8V() | !isVwaddVv() | !isVwaddVx() | !isVwaddWv() | !isVwaddWx() | !isVwadduVv() | !isVwadduVx() | !isVwadduWv() | !isVwadduWx() | !isVwmaccVv() | !isVwmaccVx() | !isVwmaccsuVv() | !isVwmaccsuVx() | !isVwmaccuVv() | !isVwmaccuVx() | !isVwmaccusVx() | !isVwmulVv() | !isVwmulVx() | !isVwmulsuVv() | !isVwmulsuVx() | !isVwmuluVv() | !isVwmuluVx() | !isVwsubVv() | !isVwsubVx() | !isVwsubWv() | !isVwsubWx() | !isVwsubuVv() | !isVwsubuVx() | !isVwsubuWv() | !isVwsubuWx() | !isVxorVi() | !isVxorVv() | !isVxorVx())
def isCompress()(using Arena, Context, Block, Index, Recipe): Ref[Bool] = (isVcompressVm()) & (!isVaaddVv() | !isVaaddVx() | !isVaadduVv() | !isVaadduVx() | !isVadcVim() | !isVadcVvm() | !isVadcVxm() | !isVaddVi() | !isVaddVv() | !isVaddVx() | !isVandVi() | !isVandVv() | !isVandVx() | !isVasubVv() | !isVasubVx() | !isVasubuVv() | !isVasubuVx() | !isVcpopM() | !isVdivVv() | !isVdivVx() | !isVdivuVv() | !isVdivuVx() | !isVfaddVf() | !isVfaddVv() | !isVfclassV() | !isVfcvtFXV() | !isVfcvtFXuV() | !isVfcvtRtzXFV() | !isVfcvtRtzXuFV() | !isVfcvtXFV() | !isVfcvtXuFV() | !isVfdivVf() | !isVfdivVv() | !isVfirstM() | !isVfmaccVf() | !isVfmaccVv() | !isVfmaddVf() | !isVfmaddVv() | !isVfmaxVf() | !isVfmaxVv() | !isVfmergeVfm() | !isVfminVf() | !isVfminVv() | !isVfmsacVf() | !isVfmsacVv() | !isVfmsubVf() | !isVfmsubVv() | !isVfmulVf() | !isVfmulVv() | !isVfmvFS() | !isVfmvSF() | !isVfmvVF() | !isVfncvtFFW() | !isVfncvtFXW() | !isVfncvtFXuW() | !isVfncvtRodFFW() | !isVfncvtRtzXFW() | !isVfncvtRtzXuFW() | !isVfncvtXFW() | !isVfncvtXuFW() | !isVfnmaccVf() | !isVfnmaccVv() | !isVfnmaddVf() | !isVfnmaddVv() | !isVfnmsacVf() | !isVfnmsacVv() | !isVfnmsubVf() | !isVfnmsubVv() | !isVfrdivVf() | !isVfrec7V() | !isVfredmaxVs() | !isVfredminVs() | !isVfredosumVs() | !isVfredusumVs() | !isVfrsqrt7V() | !isVfrsubVf() | !isVfsgnjVf() | !isVfsgnjVv() | !isVfsgnjnVf() | !isVfsgnjnVv() | !isVfsgnjxVf() | !isVfsgnjxVv() | !isVfslide1downVf() | !isVfslide1upVf() | !isVfsqrtV() | !isVfsubVf() | !isVfsubVv() | !isVfwaddVf() | !isVfwaddVv() | !isVfwaddWf() | !isVfwaddWv() | !isVfwcvtFFV() | !isVfwcvtFXV() | !isVfwcvtFXuV() | !isVfwcvtRtzXFV() | !isVfwcvtRtzXuFV() | !isVfwcvtXFV() | !isVfwcvtXuFV() | !isVfwmaccVf() | !isVfwmaccVv() | !isVfwmsacVf() | !isVfwmsacVv() | !isVfwmulVf() | !isVfwmulVv() | !isVfwnmaccVf() | !isVfwnmaccVv() | !isVfwnmsacVf() | !isVfwnmsacVv() | !isVfwredosumVs() | !isVfwredusumVs() | !isVfwsubVf() | !isVfwsubVv() | !isVfwsubWf() | !isVfwsubWv() | !isVidV() | !isViotaM() | !isVl1re16V() | !isVl1re32V() | !isVl1re64V() | !isVl1re8V() | !isVl2re16V() | !isVl2re32V() | !isVl2re64V() | !isVl2re8V() | !isVl4re16V() | !isVl4re32V() | !isVl4re64V() | !isVl4re8V() | !isVl8re16V() | !isVl8re32V() | !isVl8re64V() | !isVl8re8V() | !isVle16V() | !isVle16ffV() | !isVle32V() | !isVle32ffV() | !isVle64V() | !isVle64ffV() | !isVle8V() | !isVle8ffV() | !isVlmV() | !isVloxei16V() | !isVloxei32V() | !isVloxei64V() | !isVloxei8V() | !isVlse16V() | !isVlse32V() | !isVlse64V() | !isVlse8V() | !isVluxei16V() | !isVluxei32V() | !isVluxei64V() | !isVluxei8V() | !isVmaccVv() | !isVmaccVx() | !isVmadcVi() | !isVmadcVim() | !isVmadcVv() | !isVmadcVvm() | !isVmadcVx() | !isVmadcVxm() | !isVmaddVv() | !isVmaddVx() | !isVmandMm() | !isVmandnMm() | !isVmaxVv() | !isVmaxVx() | !isVmaxuVv() | !isVmaxuVx() | !isVmergeVim() | !isVmergeVvm() | !isVmergeVxm() | !isVmfeqVf() | !isVmfeqVv() | !isVmfgeVf() | !isVmfgtVf() | !isVmfleVf() | !isVmfleVv() | !isVmfltVf() | !isVmfltVv() | !isVmfneVf() | !isVmfneVv() | !isVminVv() | !isVminVx() | !isVminuVv() | !isVminuVx() | !isVmnandMm() | !isVmnorMm() | !isVmorMm() | !isVmornMm() | !isVmsbcVv() | !isVmsbcVvm() | !isVmsbcVx() | !isVmsbcVxm() | !isVmsbfM() | !isVmseqVi() | !isVmseqVv() | !isVmseqVx() | !isVmsgtVi() | !isVmsgtVx() | !isVmsgtuVi() | !isVmsgtuVx() | !isVmsifM() | !isVmsleVi() | !isVmsleVv() | !isVmsleVx() | !isVmsleuVi() | !isVmsleuVv() | !isVmsleuVx() | !isVmsltVv() | !isVmsltVx() | !isVmsltuVv() | !isVmsltuVx() | !isVmsneVi() | !isVmsneVv() | !isVmsneVx() | !isVmsofM() | !isVmulVv() | !isVmulVx() | !isVmulhVv() | !isVmulhVx() | !isVmulhsuVv() | !isVmulhsuVx() | !isVmulhuVv() | !isVmulhuVx() | !isVmvSX() | !isVmvVI() | !isVmvVV() | !isVmvVX() | !isVmvXS() | !isVmv1rV() | !isVmv2rV() | !isVmv4rV() | !isVmv8rV() | !isVmxnorMm() | !isVmxorMm() | !isVnclipWi() | !isVnclipWv() | !isVnclipWx() | !isVnclipuWi() | !isVnclipuWv() | !isVnclipuWx() | !isVnmsacVv() | !isVnmsacVx() | !isVnmsubVv() | !isVnmsubVx() | !isVnsraWi() | !isVnsraWv() | !isVnsraWx() | !isVnsrlWi() | !isVnsrlWv() | !isVnsrlWx() | !isVorVi() | !isVorVv() | !isVorVx() | !isVredandVs() | !isVredmaxVs() | !isVredmaxuVs() | !isVredminVs() | !isVredminuVs() | !isVredorVs() | !isVredsumVs() | !isVredxorVs() | !isVremVv() | !isVremVx() | !isVremuVv() | !isVremuVx() | !isVrgatherVi() | !isVrgatherVv() | !isVrgatherVx() | !isVrgatherei16Vv() | !isVrsubVi() | !isVrsubVx() | !isVs1rV() | !isVs2rV() | !isVs4rV() | !isVs8rV() | !isVsaddVi() | !isVsaddVv() | !isVsaddVx() | !isVsadduVi() | !isVsadduVv() | !isVsadduVx() | !isVsbcVvm() | !isVsbcVxm() | !isVse16V() | !isVse32V() | !isVse64V() | !isVse8V() | !isVsextVf2() | !isVsextVf4() | !isVsextVf8() | !isVslide1downVx() | !isVslide1upVx() | !isVslidedownVi() | !isVslidedownVx() | !isVslideupVi() | !isVslideupVx() | !isVsllVi() | !isVsllVv() | !isVsllVx() | !isVsmV() | !isVsmulVv() | !isVsmulVx() | !isVsoxei16V() | !isVsoxei32V() | !isVsoxei64V() | !isVsoxei8V() | !isVsraVi() | !isVsraVv() | !isVsraVx() | !isVsrlVi() | !isVsrlVv() | !isVsrlVx() | !isVsse16V() | !isVsse32V() | !isVsse64V() | !isVsse8V() | !isVssraVi() | !isVssraVv() | !isVssraVx() | !isVssrlVi() | !isVssrlVv() | !isVssrlVx() | !isVssubVv() | !isVssubVx() | !isVssubuVv() | !isVssubuVx() | !isVsubVv() | !isVsubVx() | !isVsuxei16V() | !isVsuxei32V() | !isVsuxei64V() | !isVsuxei8V() | !isVwaddVv() | !isVwaddVx() | !isVwaddWv() | !isVwaddWx() | !isVwadduVv() | !isVwadduVx() | !isVwadduWv() | !isVwadduWx() | !isVwmaccVv() | !isVwmaccVx() | !isVwmaccsuVv() | !isVwmaccsuVx() | !isVwmaccuVv() | !isVwmaccuVx() | !isVwmaccusVx() | !isVwmulVv() | !isVwmulVx() | !isVwmulsuVv() | !isVwmulsuVx() | !isVwmuluVv() | !isVwmuluVx() | !isVwredsumVs() | !isVwredsumuVs() | !isVwsubVv() | !isVwsubVx() | !isVwsubWv() | !isVwsubWx() | !isVwsubuVv() | !isVwsubuVx() | !isVwsubuWv() | !isVwsubuWx() | !isVxorVi() | !isVxorVv() | !isVxorVx() | !isVzextVf2() | !isVzextVf4() | !isVzextVf8())
def isIndextype()(using Arena, Context, Block, Index, Recipe): Ref[Bool] = (isVloxei16V() | isVloxei32V() | isVloxei64V() | isVloxei8V() | isVluxei16V() | isVluxei32V() | isVluxei64V() | isVluxei8V() | isVsoxei16V() | isVsoxei32V() | isVsoxei64V() | isVsoxei8V() | isVsuxei16V() | isVsuxei32V() | isVsuxei64V() | isVsuxei8V()) & (!isVaaddVv() | !isVaaddVx() | !isVaadduVv() | !isVaadduVx() | !isVadcVim() | !isVadcVvm() | !isVadcVxm() | !isVaddVi() | !isVaddVv() | !isVaddVx() | !isVandVi() | !isVandVv() | !isVandVx() | !isVasubVv() | !isVasubVx() | !isVasubuVv() | !isVasubuVx() | !isVcompressVm() | !isVcpopM() | !isVdivVv() | !isVdivVx() | !isVdivuVv() | !isVdivuVx() | !isVfaddVf() | !isVfaddVv() | !isVfclassV() | !isVfcvtFXV() | !isVfcvtFXuV() | !isVfcvtRtzXFV() | !isVfcvtRtzXuFV() | !isVfcvtXFV() | !isVfcvtXuFV() | !isVfdivVf() | !isVfdivVv() | !isVfirstM() | !isVfmaccVf() | !isVfmaccVv() | !isVfmaddVf() | !isVfmaddVv() | !isVfmaxVf() | !isVfmaxVv() | !isVfmergeVfm() | !isVfminVf() | !isVfminVv() | !isVfmsacVf() | !isVfmsacVv() | !isVfmsubVf() | !isVfmsubVv() | !isVfmulVf() | !isVfmulVv() | !isVfmvFS() | !isVfmvSF() | !isVfmvVF() | !isVfncvtFFW() | !isVfncvtFXW() | !isVfncvtFXuW() | !isVfncvtRodFFW() | !isVfncvtRtzXFW() | !isVfncvtRtzXuFW() | !isVfncvtXFW() | !isVfncvtXuFW() | !isVfnmaccVf() | !isVfnmaccVv() | !isVfnmaddVf() | !isVfnmaddVv() | !isVfnmsacVf() | !isVfnmsacVv() | !isVfnmsubVf() | !isVfnmsubVv() | !isVfrdivVf() | !isVfrec7V() | !isVfredmaxVs() | !isVfredminVs() | !isVfredosumVs() | !isVfredusumVs() | !isVfrsqrt7V() | !isVfrsubVf() | !isVfsgnjVf() | !isVfsgnjVv() | !isVfsgnjnVf() | !isVfsgnjnVv() | !isVfsgnjxVf() | !isVfsgnjxVv() | !isVfslide1downVf() | !isVfslide1upVf() | !isVfsqrtV() | !isVfsubVf() | !isVfsubVv() | !isVfwaddVf() | !isVfwaddVv() | !isVfwaddWf() | !isVfwaddWv() | !isVfwcvtFFV() | !isVfwcvtFXV() | !isVfwcvtFXuV() | !isVfwcvtRtzXFV() | !isVfwcvtRtzXuFV() | !isVfwcvtXFV() | !isVfwcvtXuFV() | !isVfwmaccVf() | !isVfwmaccVv() | !isVfwmsacVf() | !isVfwmsacVv() | !isVfwmulVf() | !isVfwmulVv() | !isVfwnmaccVf() | !isVfwnmaccVv() | !isVfwnmsacVf() | !isVfwnmsacVv() | !isVfwredosumVs() | !isVfwredusumVs() | !isVfwsubVf() | !isVfwsubVv() | !isVfwsubWf() | !isVfwsubWv() | !isVidV() | !isViotaM() | !isVl1re16V() | !isVl1re32V() | !isVl1re64V() | !isVl1re8V() | !isVl2re16V() | !isVl2re32V() | !isVl2re64V() | !isVl2re8V() | !isVl4re16V() | !isVl4re32V() | !isVl4re64V() | !isVl4re8V() | !isVl8re16V() | !isVl8re32V() | !isVl8re64V() | !isVl8re8V() | !isVle16V() | !isVle16ffV() | !isVle32V() | !isVle32ffV() | !isVle64V() | !isVle64ffV() | !isVle8V() | !isVle8ffV() | !isVlmV() | !isVlse16V() | !isVlse32V() | !isVlse64V() | !isVlse8V() | !isVmaccVv() | !isVmaccVx() | !isVmadcVi() | !isVmadcVim() | !isVmadcVv() | !isVmadcVvm() | !isVmadcVx() | !isVmadcVxm() | !isVmaddVv() | !isVmaddVx() | !isVmandMm() | !isVmandnMm() | !isVmaxVv() | !isVmaxVx() | !isVmaxuVv() | !isVmaxuVx() | !isVmergeVim() | !isVmergeVvm() | !isVmergeVxm() | !isVmfeqVf() | !isVmfeqVv() | !isVmfgeVf() | !isVmfgtVf() | !isVmfleVf() | !isVmfleVv() | !isVmfltVf() | !isVmfltVv() | !isVmfneVf() | !isVmfneVv() | !isVminVv() | !isVminVx() | !isVminuVv() | !isVminuVx() | !isVmnandMm() | !isVmnorMm() | !isVmorMm() | !isVmornMm() | !isVmsbcVv() | !isVmsbcVvm() | !isVmsbcVx() | !isVmsbcVxm() | !isVmsbfM() | !isVmseqVi() | !isVmseqVv() | !isVmseqVx() | !isVmsgtVi() | !isVmsgtVx() | !isVmsgtuVi() | !isVmsgtuVx() | !isVmsifM() | !isVmsleVi() | !isVmsleVv() | !isVmsleVx() | !isVmsleuVi() | !isVmsleuVv() | !isVmsleuVx() | !isVmsltVv() | !isVmsltVx() | !isVmsltuVv() | !isVmsltuVx() | !isVmsneVi() | !isVmsneVv() | !isVmsneVx() | !isVmsofM() | !isVmulVv() | !isVmulVx() | !isVmulhVv() | !isVmulhVx() | !isVmulhsuVv() | !isVmulhsuVx() | !isVmulhuVv() | !isVmulhuVx() | !isVmvSX() | !isVmvVI() | !isVmvVV() | !isVmvVX() | !isVmvXS() | !isVmv1rV() | !isVmv2rV() | !isVmv4rV() | !isVmv8rV() | !isVmxnorMm() | !isVmxorMm() | !isVnclipWi() | !isVnclipWv() | !isVnclipWx() | !isVnclipuWi() | !isVnclipuWv() | !isVnclipuWx() | !isVnmsacVv() | !isVnmsacVx() | !isVnmsubVv() | !isVnmsubVx() | !isVnsraWi() | !isVnsraWv() | !isVnsraWx() | !isVnsrlWi() | !isVnsrlWv() | !isVnsrlWx() | !isVorVi() | !isVorVv() | !isVorVx() | !isVredandVs() | !isVredmaxVs() | !isVredmaxuVs() | !isVredminVs() | !isVredminuVs() | !isVredorVs() | !isVredsumVs() | !isVredxorVs() | !isVremVv() | !isVremVx() | !isVremuVv() | !isVremuVx() | !isVrgatherVi() | !isVrgatherVv() | !isVrgatherVx() | !isVrgatherei16Vv() | !isVrsubVi() | !isVrsubVx() | !isVs1rV() | !isVs2rV() | !isVs4rV() | !isVs8rV() | !isVsaddVi() | !isVsaddVv() | !isVsaddVx() | !isVsadduVi() | !isVsadduVv() | !isVsadduVx() | !isVsbcVvm() | !isVsbcVxm() | !isVse16V() | !isVse32V() | !isVse64V() | !isVse8V() | !isVsextVf2() | !isVsextVf4() | !isVsextVf8() | !isVslide1downVx() | !isVslide1upVx() | !isVslidedownVi() | !isVslidedownVx() | !isVslideupVi() | !isVslideupVx() | !isVsllVi() | !isVsllVv() | !isVsllVx() | !isVsmV() | !isVsmulVv() | !isVsmulVx() | !isVsraVi() | !isVsraVv() | !isVsraVx() | !isVsrlVi() | !isVsrlVv() | !isVsrlVx() | !isVsse16V() | !isVsse32V() | !isVsse64V() | !isVsse8V() | !isVssraVi() | !isVssraVv() | !isVssraVx() | !isVssrlVi() | !isVssrlVv() | !isVssrlVx() | !isVssubVv() | !isVssubVx() | !isVssubuVv() | !isVssubuVx() | !isVsubVv() | !isVsubVx() | !isVwaddVv() | !isVwaddVx() | !isVwaddWv() | !isVwaddWx() | !isVwadduVv() | !isVwadduVx() | !isVwadduWv() | !isVwadduWx() | !isVwmaccVv() | !isVwmaccVx() | !isVwmaccsuVv() | !isVwmaccsuVx() | !isVwmaccuVv() | !isVwmaccuVx() | !isVwmaccusVx() | !isVwmulVv() | !isVwmulVx() | !isVwmulsuVv() | !isVwmulsuVx() | !isVwmuluVv() | !isVwmuluVx() | !isVwredsumVs() | !isVwredsumuVs() | !isVwsubVv() | !isVwsubVx() | !isVwsubWv() | !isVwsubWx() | !isVwsubuVv() | !isVwsubuVx() | !isVwsubuWv() | !isVwsubuWx() | !isVxorVi() | !isVxorVv() | !isVxorVx() | !isVzextVf2() | !isVzextVf4() | !isVzextVf8())
def isUnsigned0()(using Arena, Context, Block, Index, Recipe): Ref[Bool] = (isVaadduVv() | isVaadduVx() | isVasubuVv() | isVasubuVx() | isVcpopM() | isVdivuVv() | isVdivuVx() | isVfclassV() | isVfcvtFXV() | isVfcvtFXuV() | isVfcvtRtzXFV() | isVfcvtRtzXuFV() | isVfcvtXFV() | isVfcvtXuFV() | isVfirstM() | isVfmvFS() | isVfmvSF() | isVfncvtFFW() | isVfncvtFXW() | isVfncvtFXuW() | isVfncvtRodFFW() | isVfncvtRtzXFW() | isVfncvtRtzXuFW() | isVfncvtXFW() | isVfncvtXuFW() | isVfrec7V() | isVfrsqrt7V() | isVfsqrtV() | isVfwcvtFFV() | isVfwcvtFXV() | isVfwcvtFXuV() | isVfwcvtRtzXFV() | isVfwcvtRtzXuFV() | isVfwcvtXFV() | isVfwcvtXuFV() | isVidV() | isViotaM() | isVmadcVi() | isVmadcVim() | isVmadcVv() | isVmadcVvm() | isVmadcVx() | isVmadcVxm() | isVmaxuVv() | isVmaxuVx() | isVminuVv() | isVminuVx() | isVmsbcVv() | isVmsbcVvm() | isVmsbcVx() | isVmsbcVxm() | isVmsbfM() | isVmsgtuVi() | isVmsgtuVx() | isVmsifM() | isVmsleuVi() | isVmsleuVv() | isVmsleuVx() | isVmsltuVv() | isVmsltuVx() | isVmsofM() | isVmulhsuVv() | isVmulhsuVx() | isVmulhuVv() | isVmulhuVx() | isVmvSX() | isVmvXS() | isVnclipuWi() | isVnclipuWv() | isVnclipuWx() | isVnsrlWi() | isVnsrlWv() | isVnsrlWx() | isVredmaxuVs() | isVredminuVs() | isVremuVv() | isVremuVx() | isVsadduVi() | isVsadduVv() | isVsadduVx() | isVsextVf2() | isVsextVf4() | isVsextVf8() | isVsllVi() | isVsllVv() | isVsllVx() | isVsrlVi() | isVsrlVv() | isVsrlVx() | isVssrlVi() | isVssrlVv() | isVssrlVx() | isVssubuVv() | isVssubuVx() | isVwadduVv() | isVwadduVx() | isVwadduWv() | isVwadduWx() | isVwmaccuVv() | isVwmaccuVx() | isVwmaccusVx() | isVwmulsuVv() | isVwmulsuVx() | isVwmuluVv() | isVwmuluVx() | isVwredsumuVs() | isVwsubuVv() | isVwsubuVx() | isVwsubuWv() | isVwsubuWx() | isVzextVf2() | isVzextVf4() | isVzextVf8()) & (!isVaaddVv() | !isVaaddVx() | !isVadcVim() | !isVadcVvm() | !isVadcVxm() | !isVaddVi() | !isVaddVv() | !isVaddVx() | !isVandVi() | !isVandVv() | !isVandVx() | !isVasubVv() | !isVasubVx() | !isVcompressVm() | !isVdivVv() | !isVdivVx() | !isVfaddVf() | !isVfaddVv() | !isVfdivVf() | !isVfdivVv() | !isVfmaccVf() | !isVfmaccVv() | !isVfmaddVf() | !isVfmaddVv() | !isVfmaxVf() | !isVfmaxVv() | !isVfmergeVfm() | !isVfminVf() | !isVfminVv() | !isVfmsacVf() | !isVfmsacVv() | !isVfmsubVf() | !isVfmsubVv() | !isVfmulVf() | !isVfmulVv() | !isVfmvVF() | !isVfnmaccVf() | !isVfnmaccVv() | !isVfnmaddVf() | !isVfnmaddVv() | !isVfnmsacVf() | !isVfnmsacVv() | !isVfnmsubVf() | !isVfnmsubVv() | !isVfrdivVf() | !isVfredmaxVs() | !isVfredminVs() | !isVfredosumVs() | !isVfredusumVs() | !isVfrsubVf() | !isVfsgnjVf() | !isVfsgnjVv() | !isVfsgnjnVf() | !isVfsgnjnVv() | !isVfsgnjxVf() | !isVfsgnjxVv() | !isVfslide1downVf() | !isVfslide1upVf() | !isVfsubVf() | !isVfsubVv() | !isVfwaddVf() | !isVfwaddVv() | !isVfwaddWf() | !isVfwaddWv() | !isVfwmaccVf() | !isVfwmaccVv() | !isVfwmsacVf() | !isVfwmsacVv() | !isVfwmulVf() | !isVfwmulVv() | !isVfwnmaccVf() | !isVfwnmaccVv() | !isVfwnmsacVf() | !isVfwnmsacVv() | !isVfwredosumVs() | !isVfwredusumVs() | !isVfwsubVf() | !isVfwsubVv() | !isVfwsubWf() | !isVfwsubWv() | !isVl1re16V() | !isVl1re32V() | !isVl1re64V() | !isVl1re8V() | !isVl2re16V() | !isVl2re32V() | !isVl2re64V() | !isVl2re8V() | !isVl4re16V() | !isVl4re32V() | !isVl4re64V() | !isVl4re8V() | !isVl8re16V() | !isVl8re32V() | !isVl8re64V() | !isVl8re8V() | !isVle16V() | !isVle16ffV() | !isVle32V() | !isVle32ffV() | !isVle64V() | !isVle64ffV() | !isVle8V() | !isVle8ffV() | !isVlmV() | !isVloxei16V() | !isVloxei32V() | !isVloxei64V() | !isVloxei8V() | !isVlse16V() | !isVlse32V() | !isVlse64V() | !isVlse8V() | !isVluxei16V() | !isVluxei32V() | !isVluxei64V() | !isVluxei8V() | !isVmaccVv() | !isVmaccVx() | !isVmaddVv() | !isVmaddVx() | !isVmandMm() | !isVmandnMm() | !isVmaxVv() | !isVmaxVx() | !isVmergeVim() | !isVmergeVvm() | !isVmergeVxm() | !isVmfeqVf() | !isVmfeqVv() | !isVmfgeVf() | !isVmfgtVf() | !isVmfleVf() | !isVmfleVv() | !isVmfltVf() | !isVmfltVv() | !isVmfneVf() | !isVmfneVv() | !isVminVv() | !isVminVx() | !isVmnandMm() | !isVmnorMm() | !isVmorMm() | !isVmornMm() | !isVmseqVi() | !isVmseqVv() | !isVmseqVx() | !isVmsgtVi() | !isVmsgtVx() | !isVmsleVi() | !isVmsleVv() | !isVmsleVx() | !isVmsltVv() | !isVmsltVx() | !isVmsneVi() | !isVmsneVv() | !isVmsneVx() | !isVmulVv() | !isVmulVx() | !isVmulhVv() | !isVmulhVx() | !isVmvVI() | !isVmvVV() | !isVmvVX() | !isVmv1rV() | !isVmv2rV() | !isVmv4rV() | !isVmv8rV() | !isVmxnorMm() | !isVmxorMm() | !isVnclipWi() | !isVnclipWv() | !isVnclipWx() | !isVnmsacVv() | !isVnmsacVx() | !isVnmsubVv() | !isVnmsubVx() | !isVnsraWi() | !isVnsraWv() | !isVnsraWx() | !isVorVi() | !isVorVv() | !isVorVx() | !isVredandVs() | !isVredmaxVs() | !isVredminVs() | !isVredorVs() | !isVredsumVs() | !isVredxorVs() | !isVremVv() | !isVremVx() | !isVrgatherVi() | !isVrgatherVv() | !isVrgatherVx() | !isVrgatherei16Vv() | !isVrsubVi() | !isVrsubVx() | !isVs1rV() | !isVs2rV() | !isVs4rV() | !isVs8rV() | !isVsaddVi() | !isVsaddVv() | !isVsaddVx() | !isVsbcVvm() | !isVsbcVxm() | !isVse16V() | !isVse32V() | !isVse64V() | !isVse8V() | !isVslide1downVx() | !isVslide1upVx() | !isVslidedownVi() | !isVslidedownVx() | !isVslideupVi() | !isVslideupVx() | !isVsmV() | !isVsmulVv() | !isVsmulVx() | !isVsoxei16V() | !isVsoxei32V() | !isVsoxei64V() | !isVsoxei8V() | !isVsraVi() | !isVsraVv() | !isVsraVx() | !isVsse16V() | !isVsse32V() | !isVsse64V() | !isVsse8V() | !isVssraVi() | !isVssraVv() | !isVssraVx() | !isVssubVv() | !isVssubVx() | !isVsubVv() | !isVsubVx() | !isVsuxei16V() | !isVsuxei32V() | !isVsuxei64V() | !isVsuxei8V() | !isVwaddVv() | !isVwaddVx() | !isVwaddWv() | !isVwaddWx() | !isVwmaccVv() | !isVwmaccVx() | !isVwmaccsuVv() | !isVwmaccsuVx() | !isVwmulVv() | !isVwmulVx() | !isVwredsumVs() | !isVwsubVv() | !isVwsubVx() | !isVwsubWv() | !isVwsubWx() | !isVxorVi() | !isVxorVv() | !isVxorVx())
def isIota()(using Arena, Context, Block, Index, Recipe): Ref[Bool] = (isViotaM()) & (!isVaaddVv() | !isVaaddVx() | !isVaadduVv() | !isVaadduVx() | !isVadcVim() | !isVadcVvm() | !isVadcVxm() | !isVaddVi() | !isVaddVv() | !isVaddVx() | !isVandVi() | !isVandVv() | !isVandVx() | !isVasubVv() | !isVasubVx() | !isVasubuVv() | !isVasubuVx() | !isVcompressVm() | !isVcpopM() | !isVdivVv() | !isVdivVx() | !isVdivuVv() | !isVdivuVx() | !isVfaddVf() | !isVfaddVv() | !isVfclassV() | !isVfcvtFXV() | !isVfcvtFXuV() | !isVfcvtRtzXFV() | !isVfcvtRtzXuFV() | !isVfcvtXFV() | !isVfcvtXuFV() | !isVfdivVf() | !isVfdivVv() | !isVfirstM() | !isVfmaccVf() | !isVfmaccVv() | !isVfmaddVf() | !isVfmaddVv() | !isVfmaxVf() | !isVfmaxVv() | !isVfmergeVfm() | !isVfminVf() | !isVfminVv() | !isVfmsacVf() | !isVfmsacVv() | !isVfmsubVf() | !isVfmsubVv() | !isVfmulVf() | !isVfmulVv() | !isVfmvFS() | !isVfmvSF() | !isVfmvVF() | !isVfncvtFFW() | !isVfncvtFXW() | !isVfncvtFXuW() | !isVfncvtRodFFW() | !isVfncvtRtzXFW() | !isVfncvtRtzXuFW() | !isVfncvtXFW() | !isVfncvtXuFW() | !isVfnmaccVf() | !isVfnmaccVv() | !isVfnmaddVf() | !isVfnmaddVv() | !isVfnmsacVf() | !isVfnmsacVv() | !isVfnmsubVf() | !isVfnmsubVv() | !isVfrdivVf() | !isVfrec7V() | !isVfredmaxVs() | !isVfredminVs() | !isVfredosumVs() | !isVfredusumVs() | !isVfrsqrt7V() | !isVfrsubVf() | !isVfsgnjVf() | !isVfsgnjVv() | !isVfsgnjnVf() | !isVfsgnjnVv() | !isVfsgnjxVf() | !isVfsgnjxVv() | !isVfslide1downVf() | !isVfslide1upVf() | !isVfsqrtV() | !isVfsubVf() | !isVfsubVv() | !isVfwaddVf() | !isVfwaddVv() | !isVfwaddWf() | !isVfwaddWv() | !isVfwcvtFFV() | !isVfwcvtFXV() | !isVfwcvtFXuV() | !isVfwcvtRtzXFV() | !isVfwcvtRtzXuFV() | !isVfwcvtXFV() | !isVfwcvtXuFV() | !isVfwmaccVf() | !isVfwmaccVv() | !isVfwmsacVf() | !isVfwmsacVv() | !isVfwmulVf() | !isVfwmulVv() | !isVfwnmaccVf() | !isVfwnmaccVv() | !isVfwnmsacVf() | !isVfwnmsacVv() | !isVfwredosumVs() | !isVfwredusumVs() | !isVfwsubVf() | !isVfwsubVv() | !isVfwsubWf() | !isVfwsubWv() | !isVidV() | !isVl1re16V() | !isVl1re32V() | !isVl1re64V() | !isVl1re8V() | !isVl2re16V() | !isVl2re32V() | !isVl2re64V() | !isVl2re8V() | !isVl4re16V() | !isVl4re32V() | !isVl4re64V() | !isVl4re8V() | !isVl8re16V() | !isVl8re32V() | !isVl8re64V() | !isVl8re8V() | !isVle16V() | !isVle16ffV() | !isVle32V() | !isVle32ffV() | !isVle64V() | !isVle64ffV() | !isVle8V() | !isVle8ffV() | !isVlmV() | !isVloxei16V() | !isVloxei32V() | !isVloxei64V() | !isVloxei8V() | !isVlse16V() | !isVlse32V() | !isVlse64V() | !isVlse8V() | !isVluxei16V() | !isVluxei32V() | !isVluxei64V() | !isVluxei8V() | !isVmaccVv() | !isVmaccVx() | !isVmadcVi() | !isVmadcVim() | !isVmadcVv() | !isVmadcVvm() | !isVmadcVx() | !isVmadcVxm() | !isVmaddVv() | !isVmaddVx() | !isVmandMm() | !isVmandnMm() | !isVmaxVv() | !isVmaxVx() | !isVmaxuVv() | !isVmaxuVx() | !isVmergeVim() | !isVmergeVvm() | !isVmergeVxm() | !isVmfeqVf() | !isVmfeqVv() | !isVmfgeVf() | !isVmfgtVf() | !isVmfleVf() | !isVmfleVv() | !isVmfltVf() | !isVmfltVv() | !isVmfneVf() | !isVmfneVv() | !isVminVv() | !isVminVx() | !isVminuVv() | !isVminuVx() | !isVmnandMm() | !isVmnorMm() | !isVmorMm() | !isVmornMm() | !isVmsbcVv() | !isVmsbcVvm() | !isVmsbcVx() | !isVmsbcVxm() | !isVmsbfM() | !isVmseqVi() | !isVmseqVv() | !isVmseqVx() | !isVmsgtVi() | !isVmsgtVx() | !isVmsgtuVi() | !isVmsgtuVx() | !isVmsifM() | !isVmsleVi() | !isVmsleVv() | !isVmsleVx() | !isVmsleuVi() | !isVmsleuVv() | !isVmsleuVx() | !isVmsltVv() | !isVmsltVx() | !isVmsltuVv() | !isVmsltuVx() | !isVmsneVi() | !isVmsneVv() | !isVmsneVx() | !isVmsofM() | !isVmulVv() | !isVmulVx() | !isVmulhVv() | !isVmulhVx() | !isVmulhsuVv() | !isVmulhsuVx() | !isVmulhuVv() | !isVmulhuVx() | !isVmvSX() | !isVmvVI() | !isVmvVV() | !isVmvVX() | !isVmvXS() | !isVmv1rV() | !isVmv2rV() | !isVmv4rV() | !isVmv8rV() | !isVmxnorMm() | !isVmxorMm() | !isVnclipWi() | !isVnclipWv() | !isVnclipWx() | !isVnclipuWi() | !isVnclipuWv() | !isVnclipuWx() | !isVnmsacVv() | !isVnmsacVx() | !isVnmsubVv() | !isVnmsubVx() | !isVnsraWi() | !isVnsraWv() | !isVnsraWx() | !isVnsrlWi() | !isVnsrlWv() | !isVnsrlWx() | !isVorVi() | !isVorVv() | !isVorVx() | !isVredandVs() | !isVredmaxVs() | !isVredmaxuVs() | !isVredminVs() | !isVredminuVs() | !isVredorVs() | !isVredsumVs() | !isVredxorVs() | !isVremVv() | !isVremVx() | !isVremuVv() | !isVremuVx() | !isVrgatherVi() | !isVrgatherVv() | !isVrgatherVx() | !isVrgatherei16Vv() | !isVrsubVi() | !isVrsubVx() | !isVs1rV() | !isVs2rV() | !isVs4rV() | !isVs8rV() | !isVsaddVi() | !isVsaddVv() | !isVsaddVx() | !isVsadduVi() | !isVsadduVv() | !isVsadduVx() | !isVsbcVvm() | !isVsbcVxm() | !isVse16V() | !isVse32V() | !isVse64V() | !isVse8V() | !isVsextVf2() | !isVsextVf4() | !isVsextVf8() | !isVslide1downVx() | !isVslide1upVx() | !isVslidedownVi() | !isVslidedownVx() | !isVslideupVi() | !isVslideupVx() | !isVsllVi() | !isVsllVv() | !isVsllVx() | !isVsmV() | !isVsmulVv() | !isVsmulVx() | !isVsoxei16V() | !isVsoxei32V() | !isVsoxei64V() | !isVsoxei8V() | !isVsraVi() | !isVsraVv() | !isVsraVx() | !isVsrlVi() | !isVsrlVv() | !isVsrlVx() | !isVsse16V() | !isVsse32V() | !isVsse64V() | !isVsse8V() | !isVssraVi() | !isVssraVv() | !isVssraVx() | !isVssrlVi() | !isVssrlVv() | !isVssrlVx() | !isVssubVv() | !isVssubVx() | !isVssubuVv() | !isVssubuVx() | !isVsubVv() | !isVsubVx() | !isVsuxei16V() | !isVsuxei32V() | !isVsuxei64V() | !isVsuxei8V() | !isVwaddVv() | !isVwaddVx() | !isVwaddWv() | !isVwaddWx() | !isVwadduVv() | !isVwadduVx() | !isVwadduWv() | !isVwadduWx() | !isVwmaccVv() | !isVwmaccVx() | !isVwmaccsuVv() | !isVwmaccsuVx() | !isVwmaccuVv() | !isVwmaccuVx() | !isVwmaccusVx() | !isVwmulVv() | !isVwmulVx() | !isVwmulsuVv() | !isVwmulsuVx() | !isVwmuluVv() | !isVwmuluVx() | !isVwredsumVs() | !isVwredsumuVs() | !isVwsubVv() | !isVwsubVx() | !isVwsubWv() | !isVwsubWx() | !isVwsubuVv() | !isVwsubuVx() | !isVwsubuWv() | !isVwsubuWx() | !isVxorVi() | !isVxorVv() | !isVxorVx() | !isVzextVf2() | !isVzextVf4() | !isVzextVf8())
def isAdder()(using Arena, Context, Block, Index, Recipe): Ref[Bool] = (isVaaddVv() | isVaaddVx() | isVaadduVv() | isVaadduVx() | isVadcVim() | isVadcVvm() | isVadcVxm() | isVaddVi() | isVaddVv() | isVaddVx() | isVasubVv() | isVasubVx() | isVasubuVv() | isVasubuVx() | isVmadcVi() | isVmadcVim() | isVmadcVv() | isVmadcVvm() | isVmadcVx() | isVmadcVxm() | isVmaxVv() | isVmaxVx() | isVmaxuVv() | isVmaxuVx() | isVminVv() | isVminVx() | isVminuVv() | isVminuVx() | isVmsbcVv() | isVmsbcVvm() | isVmsbcVx() | isVmsbcVxm() | isVmseqVi() | isVmseqVv() | isVmseqVx() | isVmsgtVi() | isVmsgtVx() | isVmsgtuVi() | isVmsgtuVx() | isVmsleVi() | isVmsleVv() | isVmsleVx() | isVmsleuVi() | isVmsleuVv() | isVmsleuVx() | isVmsltVv() | isVmsltVx() | isVmsltuVv() | isVmsltuVx() | isVmsneVi() | isVmsneVv() | isVmsneVx() | isVredmaxVs() | isVredmaxuVs() | isVredminVs() | isVredminuVs() | isVredsumVs() | isVrsubVi() | isVrsubVx() | isVsaddVi() | isVsaddVv() | isVsaddVx() | isVsadduVi() | isVsadduVv() | isVsadduVx() | isVsbcVvm() | isVsbcVxm() | isVssubVv() | isVssubVx() | isVssubuVv() | isVssubuVx() | isVsubVv() | isVsubVx() | isVwaddVv() | isVwaddVx() | isVwaddWv() | isVwaddWx() | isVwadduVv() | isVwadduVx() | isVwadduWv() | isVwadduWx() | isVwredsumVs() | isVwredsumuVs() | isVwsubVv() | isVwsubVx() | isVwsubWv() | isVwsubWx() | isVwsubuVv() | isVwsubuVx() | isVwsubuWv() | isVwsubuWx()) & (!isVandVi() | !isVandVv() | !isVandVx() | !isVcompressVm() | !isVcpopM() | !isVdivVv() | !isVdivVx() | !isVdivuVv() | !isVdivuVx() | !isVfaddVf() | !isVfaddVv() | !isVfclassV() | !isVfcvtFXV() | !isVfcvtFXuV() | !isVfcvtRtzXFV() | !isVfcvtRtzXuFV() | !isVfcvtXFV() | !isVfcvtXuFV() | !isVfdivVf() | !isVfdivVv() | !isVfirstM() | !isVfmaccVf() | !isVfmaccVv() | !isVfmaddVf() | !isVfmaddVv() | !isVfmaxVf() | !isVfmaxVv() | !isVfmergeVfm() | !isVfminVf() | !isVfminVv() | !isVfmsacVf() | !isVfmsacVv() | !isVfmsubVf() | !isVfmsubVv() | !isVfmulVf() | !isVfmulVv() | !isVfmvFS() | !isVfmvSF() | !isVfmvVF() | !isVfncvtFFW() | !isVfncvtFXW() | !isVfncvtFXuW() | !isVfncvtRodFFW() | !isVfncvtRtzXFW() | !isVfncvtRtzXuFW() | !isVfncvtXFW() | !isVfncvtXuFW() | !isVfnmaccVf() | !isVfnmaccVv() | !isVfnmaddVf() | !isVfnmaddVv() | !isVfnmsacVf() | !isVfnmsacVv() | !isVfnmsubVf() | !isVfnmsubVv() | !isVfrdivVf() | !isVfrec7V() | !isVfredmaxVs() | !isVfredminVs() | !isVfredosumVs() | !isVfredusumVs() | !isVfrsqrt7V() | !isVfrsubVf() | !isVfsgnjVf() | !isVfsgnjVv() | !isVfsgnjnVf() | !isVfsgnjnVv() | !isVfsgnjxVf() | !isVfsgnjxVv() | !isVfslide1downVf() | !isVfslide1upVf() | !isVfsqrtV() | !isVfsubVf() | !isVfsubVv() | !isVfwaddVf() | !isVfwaddVv() | !isVfwaddWf() | !isVfwaddWv() | !isVfwcvtFFV() | !isVfwcvtFXV() | !isVfwcvtFXuV() | !isVfwcvtRtzXFV() | !isVfwcvtRtzXuFV() | !isVfwcvtXFV() | !isVfwcvtXuFV() | !isVfwmaccVf() | !isVfwmaccVv() | !isVfwmsacVf() | !isVfwmsacVv() | !isVfwmulVf() | !isVfwmulVv() | !isVfwnmaccVf() | !isVfwnmaccVv() | !isVfwnmsacVf() | !isVfwnmsacVv() | !isVfwredosumVs() | !isVfwredusumVs() | !isVfwsubVf() | !isVfwsubVv() | !isVfwsubWf() | !isVfwsubWv() | !isVidV() | !isViotaM() | !isVl1re16V() | !isVl1re32V() | !isVl1re64V() | !isVl1re8V() | !isVl2re16V() | !isVl2re32V() | !isVl2re64V() | !isVl2re8V() | !isVl4re16V() | !isVl4re32V() | !isVl4re64V() | !isVl4re8V() | !isVl8re16V() | !isVl8re32V() | !isVl8re64V() | !isVl8re8V() | !isVle16V() | !isVle16ffV() | !isVle32V() | !isVle32ffV() | !isVle64V() | !isVle64ffV() | !isVle8V() | !isVle8ffV() | !isVlmV() | !isVloxei16V() | !isVloxei32V() | !isVloxei64V() | !isVloxei8V() | !isVlse16V() | !isVlse32V() | !isVlse64V() | !isVlse8V() | !isVluxei16V() | !isVluxei32V() | !isVluxei64V() | !isVluxei8V() | !isVmaccVv() | !isVmaccVx() | !isVmaddVv() | !isVmaddVx() | !isVmandMm() | !isVmandnMm() | !isVmergeVim() | !isVmergeVvm() | !isVmergeVxm() | !isVmfeqVf() | !isVmfeqVv() | !isVmfgeVf() | !isVmfgtVf() | !isVmfleVf() | !isVmfleVv() | !isVmfltVf() | !isVmfltVv() | !isVmfneVf() | !isVmfneVv() | !isVmnandMm() | !isVmnorMm() | !isVmorMm() | !isVmornMm() | !isVmsbfM() | !isVmsifM() | !isVmsofM() | !isVmulVv() | !isVmulVx() | !isVmulhVv() | !isVmulhVx() | !isVmulhsuVv() | !isVmulhsuVx() | !isVmulhuVv() | !isVmulhuVx() | !isVmvSX() | !isVmvVI() | !isVmvVV() | !isVmvVX() | !isVmvXS() | !isVmv1rV() | !isVmv2rV() | !isVmv4rV() | !isVmv8rV() | !isVmxnorMm() | !isVmxorMm() | !isVnclipWi() | !isVnclipWv() | !isVnclipWx() | !isVnclipuWi() | !isVnclipuWv() | !isVnclipuWx() | !isVnmsacVv() | !isVnmsacVx() | !isVnmsubVv() | !isVnmsubVx() | !isVnsraWi() | !isVnsraWv() | !isVnsraWx() | !isVnsrlWi() | !isVnsrlWv() | !isVnsrlWx() | !isVorVi() | !isVorVv() | !isVorVx() | !isVredandVs() | !isVredorVs() | !isVredxorVs() | !isVremVv() | !isVremVx() | !isVremuVv() | !isVremuVx() | !isVrgatherVi() | !isVrgatherVv() | !isVrgatherVx() | !isVrgatherei16Vv() | !isVs1rV() | !isVs2rV() | !isVs4rV() | !isVs8rV() | !isVse16V() | !isVse32V() | !isVse64V() | !isVse8V() | !isVsextVf2() | !isVsextVf4() | !isVsextVf8() | !isVslide1downVx() | !isVslide1upVx() | !isVslidedownVi() | !isVslidedownVx() | !isVslideupVi() | !isVslideupVx() | !isVsllVi() | !isVsllVv() | !isVsllVx() | !isVsmV() | !isVsmulVv() | !isVsmulVx() | !isVsoxei16V() | !isVsoxei32V() | !isVsoxei64V() | !isVsoxei8V() | !isVsraVi() | !isVsraVv() | !isVsraVx() | !isVsrlVi() | !isVsrlVv() | !isVsrlVx() | !isVsse16V() | !isVsse32V() | !isVsse64V() | !isVsse8V() | !isVssraVi() | !isVssraVv() | !isVssraVx() | !isVssrlVi() | !isVssrlVv() | !isVssrlVx() | !isVsuxei16V() | !isVsuxei32V() | !isVsuxei64V() | !isVsuxei8V() | !isVwmaccVv() | !isVwmaccVx() | !isVwmaccsuVv() | !isVwmaccsuVx() | !isVwmaccuVv() | !isVwmaccuVx() | !isVwmaccusVx() | !isVwmulVv() | !isVwmulVx() | !isVwmulsuVv() | !isVwmulsuVx() | !isVwmuluVv() | !isVwmuluVx() | !isVxorVi() | !isVxorVv() | !isVxorVx() | !isVzextVf2() | !isVzextVf4() | !isVzextVf8())
def isItype()(using Arena, Context, Block, Index, Recipe): Ref[Bool] = (isVadcVim() | isVaddVi() | isVandVi() | isVmadcVi() | isVmadcVim() | isVmergeVim() | isVmseqVi() | isVmsgtVi() | isVmsgtuVi() | isVmsleVi() | isVmsleuVi() | isVmsneVi() | isVmvVI() | isVmv1rV() | isVmv2rV() | isVmv4rV() | isVmv8rV() | isVnclipWi() | isVnclipuWi() | isVnsraWi() | isVnsrlWi() | isVorVi() | isVrgatherVi() | isVrsubVi() | isVsaddVi() | isVsadduVi() | isVslidedownVi() | isVslideupVi() | isVsllVi() | isVsraVi() | isVsrlVi() | isVssraVi() | isVssrlVi() | isVxorVi()) & (!isVaaddVv() | !isVaaddVx() | !isVaadduVv() | !isVaadduVx() | !isVadcVvm() | !isVadcVxm() | !isVaddVv() | !isVaddVx() | !isVandVv() | !isVandVx() | !isVasubVv() | !isVasubVx() | !isVasubuVv() | !isVasubuVx() | !isVcompressVm() | !isVcpopM() | !isVdivVv() | !isVdivVx() | !isVdivuVv() | !isVdivuVx() | !isVfaddVf() | !isVfaddVv() | !isVfclassV() | !isVfcvtFXV() | !isVfcvtFXuV() | !isVfcvtRtzXFV() | !isVfcvtRtzXuFV() | !isVfcvtXFV() | !isVfcvtXuFV() | !isVfdivVf() | !isVfdivVv() | !isVfirstM() | !isVfmaccVf() | !isVfmaccVv() | !isVfmaddVf() | !isVfmaddVv() | !isVfmaxVf() | !isVfmaxVv() | !isVfmergeVfm() | !isVfminVf() | !isVfminVv() | !isVfmsacVf() | !isVfmsacVv() | !isVfmsubVf() | !isVfmsubVv() | !isVfmulVf() | !isVfmulVv() | !isVfmvFS() | !isVfmvSF() | !isVfmvVF() | !isVfncvtFFW() | !isVfncvtFXW() | !isVfncvtFXuW() | !isVfncvtRodFFW() | !isVfncvtRtzXFW() | !isVfncvtRtzXuFW() | !isVfncvtXFW() | !isVfncvtXuFW() | !isVfnmaccVf() | !isVfnmaccVv() | !isVfnmaddVf() | !isVfnmaddVv() | !isVfnmsacVf() | !isVfnmsacVv() | !isVfnmsubVf() | !isVfnmsubVv() | !isVfrdivVf() | !isVfrec7V() | !isVfredmaxVs() | !isVfredminVs() | !isVfredosumVs() | !isVfredusumVs() | !isVfrsqrt7V() | !isVfrsubVf() | !isVfsgnjVf() | !isVfsgnjVv() | !isVfsgnjnVf() | !isVfsgnjnVv() | !isVfsgnjxVf() | !isVfsgnjxVv() | !isVfslide1downVf() | !isVfslide1upVf() | !isVfsqrtV() | !isVfsubVf() | !isVfsubVv() | !isVfwaddVf() | !isVfwaddVv() | !isVfwaddWf() | !isVfwaddWv() | !isVfwcvtFFV() | !isVfwcvtFXV() | !isVfwcvtFXuV() | !isVfwcvtRtzXFV() | !isVfwcvtRtzXuFV() | !isVfwcvtXFV() | !isVfwcvtXuFV() | !isVfwmaccVf() | !isVfwmaccVv() | !isVfwmsacVf() | !isVfwmsacVv() | !isVfwmulVf() | !isVfwmulVv() | !isVfwnmaccVf() | !isVfwnmaccVv() | !isVfwnmsacVf() | !isVfwnmsacVv() | !isVfwredosumVs() | !isVfwredusumVs() | !isVfwsubVf() | !isVfwsubVv() | !isVfwsubWf() | !isVfwsubWv() | !isVidV() | !isViotaM() | !isVl1re16V() | !isVl1re32V() | !isVl1re64V() | !isVl1re8V() | !isVl2re16V() | !isVl2re32V() | !isVl2re64V() | !isVl2re8V() | !isVl4re16V() | !isVl4re32V() | !isVl4re64V() | !isVl4re8V() | !isVl8re16V() | !isVl8re32V() | !isVl8re64V() | !isVl8re8V() | !isVle16V() | !isVle16ffV() | !isVle32V() | !isVle32ffV() | !isVle64V() | !isVle64ffV() | !isVle8V() | !isVle8ffV() | !isVlmV() | !isVloxei16V() | !isVloxei32V() | !isVloxei64V() | !isVloxei8V() | !isVlse16V() | !isVlse32V() | !isVlse64V() | !isVlse8V() | !isVluxei16V() | !isVluxei32V() | !isVluxei64V() | !isVluxei8V() | !isVmaccVv() | !isVmaccVx() | !isVmadcVv() | !isVmadcVvm() | !isVmadcVx() | !isVmadcVxm() | !isVmaddVv() | !isVmaddVx() | !isVmandMm() | !isVmandnMm() | !isVmaxVv() | !isVmaxVx() | !isVmaxuVv() | !isVmaxuVx() | !isVmergeVvm() | !isVmergeVxm() | !isVmfeqVf() | !isVmfeqVv() | !isVmfgeVf() | !isVmfgtVf() | !isVmfleVf() | !isVmfleVv() | !isVmfltVf() | !isVmfltVv() | !isVmfneVf() | !isVmfneVv() | !isVminVv() | !isVminVx() | !isVminuVv() | !isVminuVx() | !isVmnandMm() | !isVmnorMm() | !isVmorMm() | !isVmornMm() | !isVmsbcVv() | !isVmsbcVvm() | !isVmsbcVx() | !isVmsbcVxm() | !isVmsbfM() | !isVmseqVv() | !isVmseqVx() | !isVmsgtVx() | !isVmsgtuVx() | !isVmsifM() | !isVmsleVv() | !isVmsleVx() | !isVmsleuVv() | !isVmsleuVx() | !isVmsltVv() | !isVmsltVx() | !isVmsltuVv() | !isVmsltuVx() | !isVmsneVv() | !isVmsneVx() | !isVmsofM() | !isVmulVv() | !isVmulVx() | !isVmulhVv() | !isVmulhVx() | !isVmulhsuVv() | !isVmulhsuVx() | !isVmulhuVv() | !isVmulhuVx() | !isVmvSX() | !isVmvVV() | !isVmvVX() | !isVmvXS() | !isVmxnorMm() | !isVmxorMm() | !isVnclipWv() | !isVnclipWx() | !isVnclipuWv() | !isVnclipuWx() | !isVnmsacVv() | !isVnmsacVx() | !isVnmsubVv() | !isVnmsubVx() | !isVnsraWv() | !isVnsraWx() | !isVnsrlWv() | !isVnsrlWx() | !isVorVv() | !isVorVx() | !isVredandVs() | !isVredmaxVs() | !isVredmaxuVs() | !isVredminVs() | !isVredminuVs() | !isVredorVs() | !isVredsumVs() | !isVredxorVs() | !isVremVv() | !isVremVx() | !isVremuVv() | !isVremuVx() | !isVrgatherVv() | !isVrgatherVx() | !isVrgatherei16Vv() | !isVrsubVx() | !isVs1rV() | !isVs2rV() | !isVs4rV() | !isVs8rV() | !isVsaddVv() | !isVsaddVx() | !isVsadduVv() | !isVsadduVx() | !isVsbcVvm() | !isVsbcVxm() | !isVse16V() | !isVse32V() | !isVse64V() | !isVse8V() | !isVsextVf2() | !isVsextVf4() | !isVsextVf8() | !isVslide1downVx() | !isVslide1upVx() | !isVslidedownVx() | !isVslideupVx() | !isVsllVv() | !isVsllVx() | !isVsmV() | !isVsmulVv() | !isVsmulVx() | !isVsoxei16V() | !isVsoxei32V() | !isVsoxei64V() | !isVsoxei8V() | !isVsraVv() | !isVsraVx() | !isVsrlVv() | !isVsrlVx() | !isVsse16V() | !isVsse32V() | !isVsse64V() | !isVsse8V() | !isVssraVv() | !isVssraVx() | !isVssrlVv() | !isVssrlVx() | !isVssubVv() | !isVssubVx() | !isVssubuVv() | !isVssubuVx() | !isVsubVv() | !isVsubVx() | !isVsuxei16V() | !isVsuxei32V() | !isVsuxei64V() | !isVsuxei8V() | !isVwaddVv() | !isVwaddVx() | !isVwaddWv() | !isVwaddWx() | !isVwadduVv() | !isVwadduVx() | !isVwadduWv() | !isVwadduWx() | !isVwmaccVv() | !isVwmaccVx() | !isVwmaccsuVv() | !isVwmaccsuVx() | !isVwmaccuVv() | !isVwmaccuVx() | !isVwmaccusVx() | !isVwmulVv() | !isVwmulVx() | !isVwmulsuVv() | !isVwmulsuVx() | !isVwmuluVv() | !isVwmuluVx() | !isVwredsumVs() | !isVwredsumuVs() | !isVwsubVv() | !isVwsubVx() | !isVwsubWv() | !isVwsubWx() | !isVwsubuVv() | !isVwsubuVx() | !isVwsubuWv() | !isVwsubuWx() | !isVxorVv() | !isVxorVx() | !isVzextVf2() | !isVzextVf4() | !isVzextVf8())
def isFcompare()(using Arena, Context, Block, Index, Recipe): Ref[Bool] = (isVfmaxVf() | isVfmaxVv() | isVfminVf() | isVfminVv() | isVfredmaxVs() | isVfredminVs() | isVmfeqVf() | isVmfeqVv() | isVmfgeVf() | isVmfgtVf() | isVmfleVf() | isVmfleVv() | isVmfltVf() | isVmfltVv() | isVmfneVf() | isVmfneVv()) & (!isVaaddVv() | !isVaaddVx() | !isVaadduVv() | !isVaadduVx() | !isVadcVim() | !isVadcVvm() | !isVadcVxm() | !isVaddVi() | !isVaddVv() | !isVaddVx() | !isVandVi() | !isVandVv() | !isVandVx() | !isVasubVv() | !isVasubVx() | !isVasubuVv() | !isVasubuVx() | !isVcompressVm() | !isVcpopM() | !isVdivVv() | !isVdivVx() | !isVdivuVv() | !isVdivuVx() | !isVfaddVf() | !isVfaddVv() | !isVfclassV() | !isVfcvtFXV() | !isVfcvtFXuV() | !isVfcvtRtzXFV() | !isVfcvtRtzXuFV() | !isVfcvtXFV() | !isVfcvtXuFV() | !isVfdivVf() | !isVfdivVv() | !isVfirstM() | !isVfmaccVf() | !isVfmaccVv() | !isVfmaddVf() | !isVfmaddVv() | !isVfmergeVfm() | !isVfmsacVf() | !isVfmsacVv() | !isVfmsubVf() | !isVfmsubVv() | !isVfmulVf() | !isVfmulVv() | !isVfmvFS() | !isVfmvSF() | !isVfmvVF() | !isVfncvtFFW() | !isVfncvtFXW() | !isVfncvtFXuW() | !isVfncvtRodFFW() | !isVfncvtRtzXFW() | !isVfncvtRtzXuFW() | !isVfncvtXFW() | !isVfncvtXuFW() | !isVfnmaccVf() | !isVfnmaccVv() | !isVfnmaddVf() | !isVfnmaddVv() | !isVfnmsacVf() | !isVfnmsacVv() | !isVfnmsubVf() | !isVfnmsubVv() | !isVfrdivVf() | !isVfrec7V() | !isVfredosumVs() | !isVfredusumVs() | !isVfrsqrt7V() | !isVfrsubVf() | !isVfsgnjVf() | !isVfsgnjVv() | !isVfsgnjnVf() | !isVfsgnjnVv() | !isVfsgnjxVf() | !isVfsgnjxVv() | !isVfslide1downVf() | !isVfslide1upVf() | !isVfsqrtV() | !isVfsubVf() | !isVfsubVv() | !isVfwaddVf() | !isVfwaddVv() | !isVfwaddWf() | !isVfwaddWv() | !isVfwcvtFFV() | !isVfwcvtFXV() | !isVfwcvtFXuV() | !isVfwcvtRtzXFV() | !isVfwcvtRtzXuFV() | !isVfwcvtXFV() | !isVfwcvtXuFV() | !isVfwmaccVf() | !isVfwmaccVv() | !isVfwmsacVf() | !isVfwmsacVv() | !isVfwmulVf() | !isVfwmulVv() | !isVfwnmaccVf() | !isVfwnmaccVv() | !isVfwnmsacVf() | !isVfwnmsacVv() | !isVfwredosumVs() | !isVfwredusumVs() | !isVfwsubVf() | !isVfwsubVv() | !isVfwsubWf() | !isVfwsubWv() | !isVidV() | !isViotaM() | !isVl1re16V() | !isVl1re32V() | !isVl1re64V() | !isVl1re8V() | !isVl2re16V() | !isVl2re32V() | !isVl2re64V() | !isVl2re8V() | !isVl4re16V() | !isVl4re32V() | !isVl4re64V() | !isVl4re8V() | !isVl8re16V() | !isVl8re32V() | !isVl8re64V() | !isVl8re8V() | !isVle16V() | !isVle16ffV() | !isVle32V() | !isVle32ffV() | !isVle64V() | !isVle64ffV() | !isVle8V() | !isVle8ffV() | !isVlmV() | !isVloxei16V() | !isVloxei32V() | !isVloxei64V() | !isVloxei8V() | !isVlse16V() | !isVlse32V() | !isVlse64V() | !isVlse8V() | !isVluxei16V() | !isVluxei32V() | !isVluxei64V() | !isVluxei8V() | !isVmaccVv() | !isVmaccVx() | !isVmadcVi() | !isVmadcVim() | !isVmadcVv() | !isVmadcVvm() | !isVmadcVx() | !isVmadcVxm() | !isVmaddVv() | !isVmaddVx() | !isVmandMm() | !isVmandnMm() | !isVmaxVv() | !isVmaxVx() | !isVmaxuVv() | !isVmaxuVx() | !isVmergeVim() | !isVmergeVvm() | !isVmergeVxm() | !isVminVv() | !isVminVx() | !isVminuVv() | !isVminuVx() | !isVmnandMm() | !isVmnorMm() | !isVmorMm() | !isVmornMm() | !isVmsbcVv() | !isVmsbcVvm() | !isVmsbcVx() | !isVmsbcVxm() | !isVmsbfM() | !isVmseqVi() | !isVmseqVv() | !isVmseqVx() | !isVmsgtVi() | !isVmsgtVx() | !isVmsgtuVi() | !isVmsgtuVx() | !isVmsifM() | !isVmsleVi() | !isVmsleVv() | !isVmsleVx() | !isVmsleuVi() | !isVmsleuVv() | !isVmsleuVx() | !isVmsltVv() | !isVmsltVx() | !isVmsltuVv() | !isVmsltuVx() | !isVmsneVi() | !isVmsneVv() | !isVmsneVx() | !isVmsofM() | !isVmulVv() | !isVmulVx() | !isVmulhVv() | !isVmulhVx() | !isVmulhsuVv() | !isVmulhsuVx() | !isVmulhuVv() | !isVmulhuVx() | !isVmvSX() | !isVmvVI() | !isVmvVV() | !isVmvVX() | !isVmvXS() | !isVmv1rV() | !isVmv2rV() | !isVmv4rV() | !isVmv8rV() | !isVmxnorMm() | !isVmxorMm() | !isVnclipWi() | !isVnclipWv() | !isVnclipWx() | !isVnclipuWi() | !isVnclipuWv() | !isVnclipuWx() | !isVnmsacVv() | !isVnmsacVx() | !isVnmsubVv() | !isVnmsubVx() | !isVnsraWi() | !isVnsraWv() | !isVnsraWx() | !isVnsrlWi() | !isVnsrlWv() | !isVnsrlWx() | !isVorVi() | !isVorVv() | !isVorVx() | !isVredandVs() | !isVredmaxVs() | !isVredmaxuVs() | !isVredminVs() | !isVredminuVs() | !isVredorVs() | !isVredsumVs() | !isVredxorVs() | !isVremVv() | !isVremVx() | !isVremuVv() | !isVremuVx() | !isVrgatherVi() | !isVrgatherVv() | !isVrgatherVx() | !isVrgatherei16Vv() | !isVrsubVi() | !isVrsubVx() | !isVs1rV() | !isVs2rV() | !isVs4rV() | !isVs8rV() | !isVsaddVi() | !isVsaddVv() | !isVsaddVx() | !isVsadduVi() | !isVsadduVv() | !isVsadduVx() | !isVsbcVvm() | !isVsbcVxm() | !isVse16V() | !isVse32V() | !isVse64V() | !isVse8V() | !isVsextVf2() | !isVsextVf4() | !isVsextVf8() | !isVslide1downVx() | !isVslide1upVx() | !isVslidedownVi() | !isVslidedownVx() | !isVslideupVi() | !isVslideupVx() | !isVsllVi() | !isVsllVv() | !isVsllVx() | !isVsmV() | !isVsmulVv() | !isVsmulVx() | !isVsoxei16V() | !isVsoxei32V() | !isVsoxei64V() | !isVsoxei8V() | !isVsraVi() | !isVsraVv() | !isVsraVx() | !isVsrlVi() | !isVsrlVv() | !isVsrlVx() | !isVsse16V() | !isVsse32V() | !isVsse64V() | !isVsse8V() | !isVssraVi() | !isVssraVv() | !isVssraVx() | !isVssrlVi() | !isVssrlVv() | !isVssrlVx() | !isVssubVv() | !isVssubVx() | !isVssubuVv() | !isVssubuVx() | !isVsubVv() | !isVsubVx() | !isVsuxei16V() | !isVsuxei32V() | !isVsuxei64V() | !isVsuxei8V() | !isVwaddVv() | !isVwaddVx() | !isVwaddWv() | !isVwaddWx() | !isVwadduVv() | !isVwadduVx() | !isVwadduWv() | !isVwadduWx() | !isVwmaccVv() | !isVwmaccVx() | !isVwmaccsuVv() | !isVwmaccsuVx() | !isVwmaccuVv() | !isVwmaccuVx() | !isVwmaccusVx() | !isVwmulVv() | !isVwmulVx() | !isVwmulsuVv() | !isVwmulsuVx() | !isVwmuluVv() | !isVwmuluVx() | !isVwredsumVs() | !isVwredsumuVs() | !isVwsubVv() | !isVwsubVx() | !isVwsubWv() | !isVwsubWx() | !isVwsubuVv() | !isVwsubuVx() | !isVwsubuWv() | !isVwsubuWx() | !isVxorVi() | !isVxorVv() | !isVxorVx() | !isVzextVf2() | !isVzextVf4() | !isVzextVf8())
def isSwrite()(using Arena, Context, Block, Index, Recipe): Ref[Bool] = (isVcpopM() | isVfirstM() | isVfmvFS() | isVl1re16V() | isVl1re32V() | isVl1re64V() | isVl1re8V() | isVl2re16V() | isVl2re32V() | isVl2re64V() | isVl2re8V() | isVl4re16V() | isVl4re32V() | isVl4re64V() | isVl4re8V() | isVl8re16V() | isVl8re32V() | isVl8re64V() | isVl8re8V() | isVle16V() | isVle16ffV() | isVle32V() | isVle32ffV() | isVle64V() | isVle64ffV() | isVle8V() | isVle8ffV() | isVlmV() | isVloxei16V() | isVloxei32V() | isVloxei64V() | isVloxei8V() | isVlse16V() | isVlse32V() | isVlse64V() | isVlse8V() | isVluxei16V() | isVluxei32V() | isVluxei64V() | isVluxei8V() | isVmvXS() | isVs1rV() | isVs2rV() | isVs4rV() | isVs8rV() | isVse16V() | isVse32V() | isVse64V() | isVse8V() | isVsmV() | isVsoxei16V() | isVsoxei32V() | isVsoxei64V() | isVsoxei8V() | isVsse16V() | isVsse32V() | isVsse64V() | isVsse8V() | isVsuxei16V() | isVsuxei32V() | isVsuxei64V() | isVsuxei8V() | isVwaddVv() | isVwaddVx() | isVwaddWv() | isVwaddWx() | isVwadduVv() | isVwadduVx() | isVwadduWv() | isVwadduWx() | isVwmaccVv() | isVwmaccVx() | isVwmaccsuVv() | isVwmaccsuVx() | isVwmaccuVv() | isVwmaccuVx() | isVwmaccusVx() | isVwmulVv() | isVwmulVx() | isVwmulsuVv() | isVwmulsuVx() | isVwmuluVv() | isVwmuluVx() | isVwredsumVs() | isVwredsumuVs() | isVwsubVv() | isVwsubVx() | isVwsubWv() | isVwsubWx() | isVwsubuVv() | isVwsubuVx() | isVwsubuWv() | isVwsubuWx()) & (!isVaaddVv() | !isVaaddVx() | !isVaadduVv() | !isVaadduVx() | !isVadcVim() | !isVadcVvm() | !isVadcVxm() | !isVaddVi() | !isVaddVv() | !isVaddVx() | !isVandVi() | !isVandVv() | !isVandVx() | !isVasubVv() | !isVasubVx() | !isVasubuVv() | !isVasubuVx() | !isVcompressVm() | !isVdivVv() | !isVdivVx() | !isVdivuVv() | !isVdivuVx() | !isVfaddVf() | !isVfaddVv() | !isVfclassV() | !isVfcvtFXV() | !isVfcvtFXuV() | !isVfcvtRtzXFV() | !isVfcvtRtzXuFV() | !isVfcvtXFV() | !isVfcvtXuFV() | !isVfdivVf() | !isVfdivVv() | !isVfmaccVf() | !isVfmaccVv() | !isVfmaddVf() | !isVfmaddVv() | !isVfmaxVf() | !isVfmaxVv() | !isVfmergeVfm() | !isVfminVf() | !isVfminVv() | !isVfmsacVf() | !isVfmsacVv() | !isVfmsubVf() | !isVfmsubVv() | !isVfmulVf() | !isVfmulVv() | !isVfmvSF() | !isVfmvVF() | !isVfncvtFFW() | !isVfncvtFXW() | !isVfncvtFXuW() | !isVfncvtRodFFW() | !isVfncvtRtzXFW() | !isVfncvtRtzXuFW() | !isVfncvtXFW() | !isVfncvtXuFW() | !isVfnmaccVf() | !isVfnmaccVv() | !isVfnmaddVf() | !isVfnmaddVv() | !isVfnmsacVf() | !isVfnmsacVv() | !isVfnmsubVf() | !isVfnmsubVv() | !isVfrdivVf() | !isVfrec7V() | !isVfredmaxVs() | !isVfredminVs() | !isVfredosumVs() | !isVfredusumVs() | !isVfrsqrt7V() | !isVfrsubVf() | !isVfsgnjVf() | !isVfsgnjVv() | !isVfsgnjnVf() | !isVfsgnjnVv() | !isVfsgnjxVf() | !isVfsgnjxVv() | !isVfslide1downVf() | !isVfslide1upVf() | !isVfsqrtV() | !isVfsubVf() | !isVfsubVv() | !isVfwaddVf() | !isVfwaddVv() | !isVfwaddWf() | !isVfwaddWv() | !isVfwcvtFFV() | !isVfwcvtFXV() | !isVfwcvtFXuV() | !isVfwcvtRtzXFV() | !isVfwcvtRtzXuFV() | !isVfwcvtXFV() | !isVfwcvtXuFV() | !isVfwmaccVf() | !isVfwmaccVv() | !isVfwmsacVf() | !isVfwmsacVv() | !isVfwmulVf() | !isVfwmulVv() | !isVfwnmaccVf() | !isVfwnmaccVv() | !isVfwnmsacVf() | !isVfwnmsacVv() | !isVfwredosumVs() | !isVfwredusumVs() | !isVfwsubVf() | !isVfwsubVv() | !isVfwsubWf() | !isVfwsubWv() | !isVidV() | !isViotaM() | !isVmaccVv() | !isVmaccVx() | !isVmadcVi() | !isVmadcVim() | !isVmadcVv() | !isVmadcVvm() | !isVmadcVx() | !isVmadcVxm() | !isVmaddVv() | !isVmaddVx() | !isVmandMm() | !isVmandnMm() | !isVmaxVv() | !isVmaxVx() | !isVmaxuVv() | !isVmaxuVx() | !isVmergeVim() | !isVmergeVvm() | !isVmergeVxm() | !isVmfeqVf() | !isVmfeqVv() | !isVmfgeVf() | !isVmfgtVf() | !isVmfleVf() | !isVmfleVv() | !isVmfltVf() | !isVmfltVv() | !isVmfneVf() | !isVmfneVv() | !isVminVv() | !isVminVx() | !isVminuVv() | !isVminuVx() | !isVmnandMm() | !isVmnorMm() | !isVmorMm() | !isVmornMm() | !isVmsbcVv() | !isVmsbcVvm() | !isVmsbcVx() | !isVmsbcVxm() | !isVmsbfM() | !isVmseqVi() | !isVmseqVv() | !isVmseqVx() | !isVmsgtVi() | !isVmsgtVx() | !isVmsgtuVi() | !isVmsgtuVx() | !isVmsifM() | !isVmsleVi() | !isVmsleVv() | !isVmsleVx() | !isVmsleuVi() | !isVmsleuVv() | !isVmsleuVx() | !isVmsltVv() | !isVmsltVx() | !isVmsltuVv() | !isVmsltuVx() | !isVmsneVi() | !isVmsneVv() | !isVmsneVx() | !isVmsofM() | !isVmulVv() | !isVmulVx() | !isVmulhVv() | !isVmulhVx() | !isVmulhsuVv() | !isVmulhsuVx() | !isVmulhuVv() | !isVmulhuVx() | !isVmvSX() | !isVmvVI() | !isVmvVV() | !isVmvVX() | !isVmv1rV() | !isVmv2rV() | !isVmv4rV() | !isVmv8rV() | !isVmxnorMm() | !isVmxorMm() | !isVnclipWi() | !isVnclipWv() | !isVnclipWx() | !isVnclipuWi() | !isVnclipuWv() | !isVnclipuWx() | !isVnmsacVv() | !isVnmsacVx() | !isVnmsubVv() | !isVnmsubVx() | !isVnsraWi() | !isVnsraWv() | !isVnsraWx() | !isVnsrlWi() | !isVnsrlWv() | !isVnsrlWx() | !isVorVi() | !isVorVv() | !isVorVx() | !isVredandVs() | !isVredmaxVs() | !isVredmaxuVs() | !isVredminVs() | !isVredminuVs() | !isVredorVs() | !isVredsumVs() | !isVredxorVs() | !isVremVv() | !isVremVx() | !isVremuVv() | !isVremuVx() | !isVrgatherVi() | !isVrgatherVv() | !isVrgatherVx() | !isVrgatherei16Vv() | !isVrsubVi() | !isVrsubVx() | !isVsaddVi() | !isVsaddVv() | !isVsaddVx() | !isVsadduVi() | !isVsadduVv() | !isVsadduVx() | !isVsbcVvm() | !isVsbcVxm() | !isVsextVf2() | !isVsextVf4() | !isVsextVf8() | !isVslide1downVx() | !isVslide1upVx() | !isVslidedownVi() | !isVslidedownVx() | !isVslideupVi() | !isVslideupVx() | !isVsllVi() | !isVsllVv() | !isVsllVx() | !isVsmulVv() | !isVsmulVx() | !isVsraVi() | !isVsraVv() | !isVsraVx() | !isVsrlVi() | !isVsrlVv() | !isVsrlVx() | !isVssraVi() | !isVssraVv() | !isVssraVx() | !isVssrlVi() | !isVssrlVv() | !isVssrlVx() | !isVssubVv() | !isVssubVx() | !isVssubuVv() | !isVssubuVx() | !isVsubVv() | !isVsubVx() | !isVxorVi() | !isVxorVv() | !isVxorVx() | !isVzextVf2() | !isVzextVf4() | !isVzextVf8())
def isCrossread()(using Arena, Context, Block, Index, Recipe): Ref[Bool] = (isVfncvtFFW() | isVfncvtFXW() | isVfncvtFXuW() | isVfncvtRodFFW() | isVfncvtRtzXFW() | isVfncvtRtzXuFW() | isVfncvtXFW() | isVfncvtXuFW() | isVfwaddWf() | isVfwaddWv() | isVfwsubWf() | isVfwsubWv() | isVnclipWi() | isVnclipWv() | isVnclipWx() | isVnclipuWi() | isVnclipuWv() | isVnclipuWx() | isVnsraWi() | isVnsraWv() | isVnsraWx() | isVnsrlWi() | isVnsrlWv() | isVnsrlWx() | isVwaddWv() | isVwaddWx() | isVwadduWv() | isVwadduWx() | isVwmaccVv() | isVwmaccVx() | isVwmaccsuVv() | isVwmaccsuVx() | isVwmaccuVv() | isVwmaccuVx() | isVwmaccusVx() | isVwsubWv() | isVwsubWx() | isVwsubuWv() | isVwsubuWx()) & (!isVaaddVv() | !isVaaddVx() | !isVaadduVv() | !isVaadduVx() | !isVadcVim() | !isVadcVvm() | !isVadcVxm() | !isVaddVi() | !isVaddVv() | !isVaddVx() | !isVandVi() | !isVandVv() | !isVandVx() | !isVasubVv() | !isVasubVx() | !isVasubuVv() | !isVasubuVx() | !isVcompressVm() | !isVcpopM() | !isVdivVv() | !isVdivVx() | !isVdivuVv() | !isVdivuVx() | !isVfaddVf() | !isVfaddVv() | !isVfclassV() | !isVfcvtFXV() | !isVfcvtFXuV() | !isVfcvtRtzXFV() | !isVfcvtRtzXuFV() | !isVfcvtXFV() | !isVfcvtXuFV() | !isVfdivVf() | !isVfdivVv() | !isVfirstM() | !isVfmaccVf() | !isVfmaccVv() | !isVfmaddVf() | !isVfmaddVv() | !isVfmaxVf() | !isVfmaxVv() | !isVfmergeVfm() | !isVfminVf() | !isVfminVv() | !isVfmsacVf() | !isVfmsacVv() | !isVfmsubVf() | !isVfmsubVv() | !isVfmulVf() | !isVfmulVv() | !isVfmvFS() | !isVfmvSF() | !isVfmvVF() | !isVfnmaccVf() | !isVfnmaccVv() | !isVfnmaddVf() | !isVfnmaddVv() | !isVfnmsacVf() | !isVfnmsacVv() | !isVfnmsubVf() | !isVfnmsubVv() | !isVfrdivVf() | !isVfrec7V() | !isVfredmaxVs() | !isVfredminVs() | !isVfredosumVs() | !isVfredusumVs() | !isVfrsqrt7V() | !isVfrsubVf() | !isVfsgnjVf() | !isVfsgnjVv() | !isVfsgnjnVf() | !isVfsgnjnVv() | !isVfsgnjxVf() | !isVfsgnjxVv() | !isVfslide1downVf() | !isVfslide1upVf() | !isVfsqrtV() | !isVfsubVf() | !isVfsubVv() | !isVfwaddVf() | !isVfwaddVv() | !isVfwcvtFFV() | !isVfwcvtFXV() | !isVfwcvtFXuV() | !isVfwcvtRtzXFV() | !isVfwcvtRtzXuFV() | !isVfwcvtXFV() | !isVfwcvtXuFV() | !isVfwmaccVf() | !isVfwmaccVv() | !isVfwmsacVf() | !isVfwmsacVv() | !isVfwmulVf() | !isVfwmulVv() | !isVfwnmaccVf() | !isVfwnmaccVv() | !isVfwnmsacVf() | !isVfwnmsacVv() | !isVfwredosumVs() | !isVfwredusumVs() | !isVfwsubVf() | !isVfwsubVv() | !isVidV() | !isViotaM() | !isVl1re16V() | !isVl1re32V() | !isVl1re64V() | !isVl1re8V() | !isVl2re16V() | !isVl2re32V() | !isVl2re64V() | !isVl2re8V() | !isVl4re16V() | !isVl4re32V() | !isVl4re64V() | !isVl4re8V() | !isVl8re16V() | !isVl8re32V() | !isVl8re64V() | !isVl8re8V() | !isVle16V() | !isVle16ffV() | !isVle32V() | !isVle32ffV() | !isVle64V() | !isVle64ffV() | !isVle8V() | !isVle8ffV() | !isVlmV() | !isVloxei16V() | !isVloxei32V() | !isVloxei64V() | !isVloxei8V() | !isVlse16V() | !isVlse32V() | !isVlse64V() | !isVlse8V() | !isVluxei16V() | !isVluxei32V() | !isVluxei64V() | !isVluxei8V() | !isVmaccVv() | !isVmaccVx() | !isVmadcVi() | !isVmadcVim() | !isVmadcVv() | !isVmadcVvm() | !isVmadcVx() | !isVmadcVxm() | !isVmaddVv() | !isVmaddVx() | !isVmandMm() | !isVmandnMm() | !isVmaxVv() | !isVmaxVx() | !isVmaxuVv() | !isVmaxuVx() | !isVmergeVim() | !isVmergeVvm() | !isVmergeVxm() | !isVmfeqVf() | !isVmfeqVv() | !isVmfgeVf() | !isVmfgtVf() | !isVmfleVf() | !isVmfleVv() | !isVmfltVf() | !isVmfltVv() | !isVmfneVf() | !isVmfneVv() | !isVminVv() | !isVminVx() | !isVminuVv() | !isVminuVx() | !isVmnandMm() | !isVmnorMm() | !isVmorMm() | !isVmornMm() | !isVmsbcVv() | !isVmsbcVvm() | !isVmsbcVx() | !isVmsbcVxm() | !isVmsbfM() | !isVmseqVi() | !isVmseqVv() | !isVmseqVx() | !isVmsgtVi() | !isVmsgtVx() | !isVmsgtuVi() | !isVmsgtuVx() | !isVmsifM() | !isVmsleVi() | !isVmsleVv() | !isVmsleVx() | !isVmsleuVi() | !isVmsleuVv() | !isVmsleuVx() | !isVmsltVv() | !isVmsltVx() | !isVmsltuVv() | !isVmsltuVx() | !isVmsneVi() | !isVmsneVv() | !isVmsneVx() | !isVmsofM() | !isVmulVv() | !isVmulVx() | !isVmulhVv() | !isVmulhVx() | !isVmulhsuVv() | !isVmulhsuVx() | !isVmulhuVv() | !isVmulhuVx() | !isVmvSX() | !isVmvVI() | !isVmvVV() | !isVmvVX() | !isVmvXS() | !isVmv1rV() | !isVmv2rV() | !isVmv4rV() | !isVmv8rV() | !isVmxnorMm() | !isVmxorMm() | !isVnmsacVv() | !isVnmsacVx() | !isVnmsubVv() | !isVnmsubVx() | !isVorVi() | !isVorVv() | !isVorVx() | !isVredandVs() | !isVredmaxVs() | !isVredmaxuVs() | !isVredminVs() | !isVredminuVs() | !isVredorVs() | !isVredsumVs() | !isVredxorVs() | !isVremVv() | !isVremVx() | !isVremuVv() | !isVremuVx() | !isVrgatherVi() | !isVrgatherVv() | !isVrgatherVx() | !isVrgatherei16Vv() | !isVrsubVi() | !isVrsubVx() | !isVs1rV() | !isVs2rV() | !isVs4rV() | !isVs8rV() | !isVsaddVi() | !isVsaddVv() | !isVsaddVx() | !isVsadduVi() | !isVsadduVv() | !isVsadduVx() | !isVsbcVvm() | !isVsbcVxm() | !isVse16V() | !isVse32V() | !isVse64V() | !isVse8V() | !isVsextVf2() | !isVsextVf4() | !isVsextVf8() | !isVslide1downVx() | !isVslide1upVx() | !isVslidedownVi() | !isVslidedownVx() | !isVslideupVi() | !isVslideupVx() | !isVsllVi() | !isVsllVv() | !isVsllVx() | !isVsmV() | !isVsmulVv() | !isVsmulVx() | !isVsoxei16V() | !isVsoxei32V() | !isVsoxei64V() | !isVsoxei8V() | !isVsraVi() | !isVsraVv() | !isVsraVx() | !isVsrlVi() | !isVsrlVv() | !isVsrlVx() | !isVsse16V() | !isVsse32V() | !isVsse64V() | !isVsse8V() | !isVssraVi() | !isVssraVv() | !isVssraVx() | !isVssrlVi() | !isVssrlVv() | !isVssrlVx() | !isVssubVv() | !isVssubVx() | !isVssubuVv() | !isVssubuVx() | !isVsubVv() | !isVsubVx() | !isVsuxei16V() | !isVsuxei32V() | !isVsuxei64V() | !isVsuxei8V() | !isVwaddVv() | !isVwaddVx() | !isVwadduVv() | !isVwadduVx() | !isVwmulVv() | !isVwmulVx() | !isVwmulsuVv() | !isVwmulsuVx() | !isVwmuluVv() | !isVwmuluVx() | !isVwredsumVs() | !isVwredsumuVs() | !isVwsubVv() | !isVwsubVx() | !isVwsubuVv() | !isVwsubuVx() | !isVxorVi() | !isVxorVv() | !isVxorVx() | !isVzextVf2() | !isVzextVf4() | !isVzextVf8())
def isScheduler()(using Arena, Context, Block, Index, Recipe): Ref[Bool] = (isVaaddVv() | isVaaddVx() | isVaadduVv() | isVaadduVx() | isVadcVim() | isVadcVvm() | isVadcVxm() | isVaddVi() | isVaddVv() | isVaddVx() | isVandVi() | isVandVv() | isVandVx() | isVasubVv() | isVasubVx() | isVasubuVv() | isVasubuVx() | isVdivVv() | isVdivVx() | isVdivuVv() | isVdivuVx() | isVfaddVf() | isVfaddVv() | isVfclassV() | isVfcvtFXV() | isVfcvtFXuV() | isVfcvtRtzXFV() | isVfcvtRtzXuFV() | isVfcvtXFV() | isVfcvtXuFV() | isVfdivVf() | isVfdivVv() | isVfmaccVf() | isVfmaccVv() | isVfmaddVf() | isVfmaddVv() | isVfmaxVf() | isVfmaxVv() | isVfmergeVfm() | isVfminVf() | isVfminVv() | isVfmsacVf() | isVfmsacVv() | isVfmsubVf() | isVfmsubVv() | isVfmulVf() | isVfmulVv() | isVfmvFS() | isVfmvSF() | isVfmvVF() | isVfncvtFFW() | isVfncvtFXW() | isVfncvtFXuW() | isVfncvtRodFFW() | isVfncvtRtzXFW() | isVfncvtRtzXuFW() | isVfncvtXFW() | isVfncvtXuFW() | isVfnmaccVf() | isVfnmaccVv() | isVfnmaddVf() | isVfnmaddVv() | isVfnmsacVf() | isVfnmsacVv() | isVfnmsubVf() | isVfnmsubVv() | isVfrdivVf() | isVfrec7V() | isVfrsqrt7V() | isVfrsubVf() | isVfsgnjVf() | isVfsgnjVv() | isVfsgnjnVf() | isVfsgnjnVv() | isVfsgnjxVf() | isVfsgnjxVv() | isVfslide1downVf() | isVfslide1upVf() | isVfsqrtV() | isVfsubVf() | isVfsubVv() | isVfwaddVf() | isVfwaddVv() | isVfwaddWf() | isVfwaddWv() | isVfwcvtFFV() | isVfwcvtFXV() | isVfwcvtFXuV() | isVfwcvtRtzXFV() | isVfwcvtRtzXuFV() | isVfwcvtXFV() | isVfwcvtXuFV() | isVfwmaccVf() | isVfwmaccVv() | isVfwmsacVf() | isVfwmsacVv() | isVfwmulVf() | isVfwmulVv() | isVfwnmaccVf() | isVfwnmaccVv() | isVfwnmsacVf() | isVfwnmsacVv() | isVfwsubVf() | isVfwsubVv() | isVfwsubWf() | isVfwsubWv() | isVidV() | isVmaccVv() | isVmaccVx() | isVmaddVv() | isVmaddVx() | isVmandMm() | isVmandnMm() | isVmaxVv() | isVmaxVx() | isVmaxuVv() | isVmaxuVx() | isVmergeVim() | isVmergeVvm() | isVmergeVxm() | isVminVv() | isVminVx() | isVminuVv() | isVminuVx() | isVmnandMm() | isVmnorMm() | isVmorMm() | isVmornMm() | isVmulVv() | isVmulVx() | isVmulhVv() | isVmulhVx() | isVmulhsuVv() | isVmulhsuVx() | isVmulhuVv() | isVmulhuVx() | isVmvSX() | isVmvVI() | isVmvVV() | isVmvVX() | isVmvXS() | isVmv1rV() | isVmv2rV() | isVmv4rV() | isVmv8rV() | isVmxnorMm() | isVmxorMm() | isVnclipWi() | isVnclipWv() | isVnclipWx() | isVnclipuWi() | isVnclipuWv() | isVnclipuWx() | isVnmsacVv() | isVnmsacVx() | isVnmsubVv() | isVnmsubVx() | isVnsraWi() | isVnsraWv() | isVnsraWx() | isVnsrlWi() | isVnsrlWv() | isVnsrlWx() | isVorVi() | isVorVv() | isVorVx() | isVremVv() | isVremVx() | isVremuVv() | isVremuVx() | isVrgatherVi() | isVrgatherVx() | isVrsubVi() | isVrsubVx() | isVsaddVi() | isVsaddVv() | isVsaddVx() | isVsadduVi() | isVsadduVv() | isVsadduVx() | isVsbcVvm() | isVsbcVxm() | isVslide1downVx() | isVslide1upVx() | isVslidedownVi() | isVslidedownVx() | isVslideupVi() | isVslideupVx() | isVsllVi() | isVsllVv() | isVsllVx() | isVsmulVv() | isVsmulVx() | isVsraVi() | isVsraVv() | isVsraVx() | isVsrlVi() | isVsrlVv() | isVsrlVx() | isVssraVi() | isVssraVv() | isVssraVx() | isVssrlVi() | isVssrlVv() | isVssrlVx() | isVssubVv() | isVssubVx() | isVssubuVv() | isVssubuVx() | isVsubVv() | isVsubVx() | isVwaddVv() | isVwaddVx() | isVwaddWv() | isVwaddWx() | isVwadduVv() | isVwadduVx() | isVwadduWv() | isVwadduWx() | isVwmaccVv() | isVwmaccVx() | isVwmaccsuVv() | isVwmaccsuVx() | isVwmaccuVv() | isVwmaccuVx() | isVwmaccusVx() | isVwmulVv() | isVwmulVx() | isVwmulsuVv() | isVwmulsuVx() | isVwmuluVv() | isVwmuluVx() | isVwsubVv() | isVwsubVx() | isVwsubWv() | isVwsubWx() | isVwsubuVv() | isVwsubuVx() | isVwsubuWv() | isVwsubuWx() | isVxorVi() | isVxorVv() | isVxorVx()) & (!isVcompressVm() | !isVcpopM() | !isVfirstM() | !isVfredmaxVs() | !isVfredminVs() | !isVfredosumVs() | !isVfredusumVs() | !isVfwredosumVs() | !isVfwredusumVs() | !isViotaM() | !isVl1re16V() | !isVl1re32V() | !isVl1re64V() | !isVl1re8V() | !isVl2re16V() | !isVl2re32V() | !isVl2re64V() | !isVl2re8V() | !isVl4re16V() | !isVl4re32V() | !isVl4re64V() | !isVl4re8V() | !isVl8re16V() | !isVl8re32V() | !isVl8re64V() | !isVl8re8V() | !isVle16V() | !isVle16ffV() | !isVle32V() | !isVle32ffV() | !isVle64V() | !isVle64ffV() | !isVle8V() | !isVle8ffV() | !isVlmV() | !isVloxei16V() | !isVloxei32V() | !isVloxei64V() | !isVloxei8V() | !isVlse16V() | !isVlse32V() | !isVlse64V() | !isVlse8V() | !isVluxei16V() | !isVluxei32V() | !isVluxei64V() | !isVluxei8V() | !isVmadcVi() | !isVmadcVim() | !isVmadcVv() | !isVmadcVvm() | !isVmadcVx() | !isVmadcVxm() | !isVmfeqVf() | !isVmfeqVv() | !isVmfgeVf() | !isVmfgtVf() | !isVmfleVf() | !isVmfleVv() | !isVmfltVf() | !isVmfltVv() | !isVmfneVf() | !isVmfneVv() | !isVmsbcVv() | !isVmsbcVvm() | !isVmsbcVx() | !isVmsbcVxm() | !isVmsbfM() | !isVmseqVi() | !isVmseqVv() | !isVmseqVx() | !isVmsgtVi() | !isVmsgtVx() | !isVmsgtuVi() | !isVmsgtuVx() | !isVmsifM() | !isVmsleVi() | !isVmsleVv() | !isVmsleVx() | !isVmsleuVi() | !isVmsleuVv() | !isVmsleuVx() | !isVmsltVv() | !isVmsltVx() | !isVmsltuVv() | !isVmsltuVx() | !isVmsneVi() | !isVmsneVv() | !isVmsneVx() | !isVmsofM() | !isVredandVs() | !isVredmaxVs() | !isVredmaxuVs() | !isVredminVs() | !isVredminuVs() | !isVredorVs() | !isVredsumVs() | !isVredxorVs() | !isVrgatherVv() | !isVrgatherei16Vv() | !isVs1rV() | !isVs2rV() | !isVs4rV() | !isVs8rV() | !isVse16V() | !isVse32V() | !isVse64V() | !isVse8V() | !isVsextVf2() | !isVsextVf4() | !isVsextVf8() | !isVsmV() | !isVsoxei16V() | !isVsoxei32V() | !isVsoxei64V() | !isVsoxei8V() | !isVsse16V() | !isVsse32V() | !isVsse64V() | !isVsse8V() | !isVsuxei16V() | !isVsuxei32V() | !isVsuxei64V() | !isVsuxei8V() | !isVwredsumVs() | !isVwredsumuVs() | !isVzextVf2() | !isVzextVf4() | !isVzextVf8())
def isFloattype()(using Arena, Context, Block, Index, Recipe): Ref[Bool] = (isVfaddVf() | isVfaddVv() | isVfclassV() | isVfcvtFXV() | isVfcvtFXuV() | isVfcvtRtzXFV() | isVfcvtRtzXuFV() | isVfcvtXFV() | isVfcvtXuFV() | isVfdivVf() | isVfdivVv() | isVfmaccVf() | isVfmaccVv() | isVfmaddVf() | isVfmaddVv() | isVfmaxVf() | isVfmaxVv() | isVfmergeVfm() | isVfminVf() | isVfminVv() | isVfmsacVf() | isVfmsacVv() | isVfmsubVf() | isVfmsubVv() | isVfmulVf() | isVfmulVv() | isVfmvFS() | isVfmvSF() | isVfmvVF() | isVfncvtFFW() | isVfncvtFXW() | isVfncvtFXuW() | isVfncvtRodFFW() | isVfncvtRtzXFW() | isVfncvtRtzXuFW() | isVfncvtXFW() | isVfncvtXuFW() | isVfnmaccVf() | isVfnmaccVv() | isVfnmaddVf() | isVfnmaddVv() | isVfnmsacVf() | isVfnmsacVv() | isVfnmsubVf() | isVfnmsubVv() | isVfrdivVf() | isVfrec7V() | isVfredmaxVs() | isVfredminVs() | isVfredosumVs() | isVfredusumVs() | isVfrsqrt7V() | isVfrsubVf() | isVfsgnjVf() | isVfsgnjVv() | isVfsgnjnVf() | isVfsgnjnVv() | isVfsgnjxVf() | isVfsgnjxVv() | isVfslide1downVf() | isVfslide1upVf() | isVfsqrtV() | isVfsubVf() | isVfsubVv() | isVfwaddVf() | isVfwaddVv() | isVfwaddWf() | isVfwaddWv() | isVfwcvtFFV() | isVfwcvtFXV() | isVfwcvtFXuV() | isVfwcvtRtzXFV() | isVfwcvtRtzXuFV() | isVfwcvtXFV() | isVfwcvtXuFV() | isVfwmaccVf() | isVfwmaccVv() | isVfwmsacVf() | isVfwmsacVv() | isVfwmulVf() | isVfwmulVv() | isVfwnmaccVf() | isVfwnmaccVv() | isVfwnmsacVf() | isVfwnmsacVv() | isVfwredosumVs() | isVfwredusumVs() | isVfwsubVf() | isVfwsubVv() | isVfwsubWf() | isVfwsubWv() | isVmfeqVf() | isVmfeqVv() | isVmfgeVf() | isVmfgtVf() | isVmfleVf() | isVmfleVv() | isVmfltVf() | isVmfltVv() | isVmfneVf() | isVmfneVv()) & (!isVaaddVv() | !isVaaddVx() | !isVaadduVv() | !isVaadduVx() | !isVadcVim() | !isVadcVvm() | !isVadcVxm() | !isVaddVi() | !isVaddVv() | !isVaddVx() | !isVandVi() | !isVandVv() | !isVandVx() | !isVasubVv() | !isVasubVx() | !isVasubuVv() | !isVasubuVx() | !isVcompressVm() | !isVcpopM() | !isVdivVv() | !isVdivVx() | !isVdivuVv() | !isVdivuVx() | !isVfirstM() | !isVidV() | !isViotaM() | !isVl1re16V() | !isVl1re32V() | !isVl1re64V() | !isVl1re8V() | !isVl2re16V() | !isVl2re32V() | !isVl2re64V() | !isVl2re8V() | !isVl4re16V() | !isVl4re32V() | !isVl4re64V() | !isVl4re8V() | !isVl8re16V() | !isVl8re32V() | !isVl8re64V() | !isVl8re8V() | !isVle16V() | !isVle16ffV() | !isVle32V() | !isVle32ffV() | !isVle64V() | !isVle64ffV() | !isVle8V() | !isVle8ffV() | !isVlmV() | !isVloxei16V() | !isVloxei32V() | !isVloxei64V() | !isVloxei8V() | !isVlse16V() | !isVlse32V() | !isVlse64V() | !isVlse8V() | !isVluxei16V() | !isVluxei32V() | !isVluxei64V() | !isVluxei8V() | !isVmaccVv() | !isVmaccVx() | !isVmadcVi() | !isVmadcVim() | !isVmadcVv() | !isVmadcVvm() | !isVmadcVx() | !isVmadcVxm() | !isVmaddVv() | !isVmaddVx() | !isVmandMm() | !isVmandnMm() | !isVmaxVv() | !isVmaxVx() | !isVmaxuVv() | !isVmaxuVx() | !isVmergeVim() | !isVmergeVvm() | !isVmergeVxm() | !isVminVv() | !isVminVx() | !isVminuVv() | !isVminuVx() | !isVmnandMm() | !isVmnorMm() | !isVmorMm() | !isVmornMm() | !isVmsbcVv() | !isVmsbcVvm() | !isVmsbcVx() | !isVmsbcVxm() | !isVmsbfM() | !isVmseqVi() | !isVmseqVv() | !isVmseqVx() | !isVmsgtVi() | !isVmsgtVx() | !isVmsgtuVi() | !isVmsgtuVx() | !isVmsifM() | !isVmsleVi() | !isVmsleVv() | !isVmsleVx() | !isVmsleuVi() | !isVmsleuVv() | !isVmsleuVx() | !isVmsltVv() | !isVmsltVx() | !isVmsltuVv() | !isVmsltuVx() | !isVmsneVi() | !isVmsneVv() | !isVmsneVx() | !isVmsofM() | !isVmulVv() | !isVmulVx() | !isVmulhVv() | !isVmulhVx() | !isVmulhsuVv() | !isVmulhsuVx() | !isVmulhuVv() | !isVmulhuVx() | !isVmvSX() | !isVmvVI() | !isVmvVV() | !isVmvVX() | !isVmvXS() | !isVmv1rV() | !isVmv2rV() | !isVmv4rV() | !isVmv8rV() | !isVmxnorMm() | !isVmxorMm() | !isVnclipWi() | !isVnclipWv() | !isVnclipWx() | !isVnclipuWi() | !isVnclipuWv() | !isVnclipuWx() | !isVnmsacVv() | !isVnmsacVx() | !isVnmsubVv() | !isVnmsubVx() | !isVnsraWi() | !isVnsraWv() | !isVnsraWx() | !isVnsrlWi() | !isVnsrlWv() | !isVnsrlWx() | !isVorVi() | !isVorVv() | !isVorVx() | !isVredandVs() | !isVredmaxVs() | !isVredmaxuVs() | !isVredminVs() | !isVredminuVs() | !isVredorVs() | !isVredsumVs() | !isVredxorVs() | !isVremVv() | !isVremVx() | !isVremuVv() | !isVremuVx() | !isVrgatherVi() | !isVrgatherVv() | !isVrgatherVx() | !isVrgatherei16Vv() | !isVrsubVi() | !isVrsubVx() | !isVs1rV() | !isVs2rV() | !isVs4rV() | !isVs8rV() | !isVsaddVi() | !isVsaddVv() | !isVsaddVx() | !isVsadduVi() | !isVsadduVv() | !isVsadduVx() | !isVsbcVvm() | !isVsbcVxm() | !isVse16V() | !isVse32V() | !isVse64V() | !isVse8V() | !isVsextVf2() | !isVsextVf4() | !isVsextVf8() | !isVslide1downVx() | !isVslide1upVx() | !isVslidedownVi() | !isVslidedownVx() | !isVslideupVi() | !isVslideupVx() | !isVsllVi() | !isVsllVv() | !isVsllVx() | !isVsmV() | !isVsmulVv() | !isVsmulVx() | !isVsoxei16V() | !isVsoxei32V() | !isVsoxei64V() | !isVsoxei8V() | !isVsraVi() | !isVsraVv() | !isVsraVx() | !isVsrlVi() | !isVsrlVv() | !isVsrlVx() | !isVsse16V() | !isVsse32V() | !isVsse64V() | !isVsse8V() | !isVssraVi() | !isVssraVv() | !isVssraVx() | !isVssrlVi() | !isVssrlVv() | !isVssrlVx() | !isVssubVv() | !isVssubVx() | !isVssubuVv() | !isVssubuVx() | !isVsubVv() | !isVsubVx() | !isVsuxei16V() | !isVsuxei32V() | !isVsuxei64V() | !isVsuxei8V() | !isVwaddVv() | !isVwaddVx() | !isVwaddWv() | !isVwaddWx() | !isVwadduVv() | !isVwadduVx() | !isVwadduWv() | !isVwadduWx() | !isVwmaccVv() | !isVwmaccVx() | !isVwmaccsuVv() | !isVwmaccsuVx() | !isVwmaccuVv() | !isVwmaccuVx() | !isVwmaccusVx() | !isVwmulVv() | !isVwmulVx() | !isVwmulsuVv() | !isVwmulsuVx() | !isVwmuluVv() | !isVwmuluVx() | !isVwredsumVs() | !isVwredsumuVs() | !isVwsubVv() | !isVwsubVx() | !isVwsubWv() | !isVwsubWx() | !isVwsubuVv() | !isVwsubuVx() | !isVwsubuWv() | !isVwsubuWx() | !isVxorVi() | !isVxorVv() | !isVxorVx() | !isVzextVf2() | !isVzextVf4() | !isVzextVf8())
def isMasksource()(using Arena, Context, Block, Index, Recipe): Ref[Bool] = (isVadcVim() | isVadcVvm() | isVadcVxm() | isVfmergeVfm() | isVfmvVF() | isVmadcVi() | isVmadcVim() | isVmadcVv() | isVmadcVvm() | isVmadcVx() | isVmadcVxm() | isVmergeVim() | isVmergeVvm() | isVmergeVxm() | isVmsbcVv() | isVmsbcVvm() | isVmsbcVx() | isVmsbcVxm() | isVmvVI() | isVmvVV() | isVmvVX() | isVsbcVvm() | isVsbcVxm()) & (!isVaaddVv() | !isVaaddVx() | !isVaadduVv() | !isVaadduVx() | !isVaddVi() | !isVaddVv() | !isVaddVx() | !isVandVi() | !isVandVv() | !isVandVx() | !isVasubVv() | !isVasubVx() | !isVasubuVv() | !isVasubuVx() | !isVcompressVm() | !isVcpopM() | !isVdivVv() | !isVdivVx() | !isVdivuVv() | !isVdivuVx() | !isVfaddVf() | !isVfaddVv() | !isVfclassV() | !isVfcvtFXV() | !isVfcvtFXuV() | !isVfcvtRtzXFV() | !isVfcvtRtzXuFV() | !isVfcvtXFV() | !isVfcvtXuFV() | !isVfdivVf() | !isVfdivVv() | !isVfirstM() | !isVfmaccVf() | !isVfmaccVv() | !isVfmaddVf() | !isVfmaddVv() | !isVfmaxVf() | !isVfmaxVv() | !isVfminVf() | !isVfminVv() | !isVfmsacVf() | !isVfmsacVv() | !isVfmsubVf() | !isVfmsubVv() | !isVfmulVf() | !isVfmulVv() | !isVfmvFS() | !isVfmvSF() | !isVfncvtFFW() | !isVfncvtFXW() | !isVfncvtFXuW() | !isVfncvtRodFFW() | !isVfncvtRtzXFW() | !isVfncvtRtzXuFW() | !isVfncvtXFW() | !isVfncvtXuFW() | !isVfnmaccVf() | !isVfnmaccVv() | !isVfnmaddVf() | !isVfnmaddVv() | !isVfnmsacVf() | !isVfnmsacVv() | !isVfnmsubVf() | !isVfnmsubVv() | !isVfrdivVf() | !isVfrec7V() | !isVfredmaxVs() | !isVfredminVs() | !isVfredosumVs() | !isVfredusumVs() | !isVfrsqrt7V() | !isVfrsubVf() | !isVfsgnjVf() | !isVfsgnjVv() | !isVfsgnjnVf() | !isVfsgnjnVv() | !isVfsgnjxVf() | !isVfsgnjxVv() | !isVfslide1downVf() | !isVfslide1upVf() | !isVfsqrtV() | !isVfsubVf() | !isVfsubVv() | !isVfwaddVf() | !isVfwaddVv() | !isVfwaddWf() | !isVfwaddWv() | !isVfwcvtFFV() | !isVfwcvtFXV() | !isVfwcvtFXuV() | !isVfwcvtRtzXFV() | !isVfwcvtRtzXuFV() | !isVfwcvtXFV() | !isVfwcvtXuFV() | !isVfwmaccVf() | !isVfwmaccVv() | !isVfwmsacVf() | !isVfwmsacVv() | !isVfwmulVf() | !isVfwmulVv() | !isVfwnmaccVf() | !isVfwnmaccVv() | !isVfwnmsacVf() | !isVfwnmsacVv() | !isVfwredosumVs() | !isVfwredusumVs() | !isVfwsubVf() | !isVfwsubVv() | !isVfwsubWf() | !isVfwsubWv() | !isVidV() | !isViotaM() | !isVl1re16V() | !isVl1re32V() | !isVl1re64V() | !isVl1re8V() | !isVl2re16V() | !isVl2re32V() | !isVl2re64V() | !isVl2re8V() | !isVl4re16V() | !isVl4re32V() | !isVl4re64V() | !isVl4re8V() | !isVl8re16V() | !isVl8re32V() | !isVl8re64V() | !isVl8re8V() | !isVle16V() | !isVle16ffV() | !isVle32V() | !isVle32ffV() | !isVle64V() | !isVle64ffV() | !isVle8V() | !isVle8ffV() | !isVlmV() | !isVloxei16V() | !isVloxei32V() | !isVloxei64V() | !isVloxei8V() | !isVlse16V() | !isVlse32V() | !isVlse64V() | !isVlse8V() | !isVluxei16V() | !isVluxei32V() | !isVluxei64V() | !isVluxei8V() | !isVmaccVv() | !isVmaccVx() | !isVmaddVv() | !isVmaddVx() | !isVmandMm() | !isVmandnMm() | !isVmaxVv() | !isVmaxVx() | !isVmaxuVv() | !isVmaxuVx() | !isVmfeqVf() | !isVmfeqVv() | !isVmfgeVf() | !isVmfgtVf() | !isVmfleVf() | !isVmfleVv() | !isVmfltVf() | !isVmfltVv() | !isVmfneVf() | !isVmfneVv() | !isVminVv() | !isVminVx() | !isVminuVv() | !isVminuVx() | !isVmnandMm() | !isVmnorMm() | !isVmorMm() | !isVmornMm() | !isVmsbfM() | !isVmseqVi() | !isVmseqVv() | !isVmseqVx() | !isVmsgtVi() | !isVmsgtVx() | !isVmsgtuVi() | !isVmsgtuVx() | !isVmsifM() | !isVmsleVi() | !isVmsleVv() | !isVmsleVx() | !isVmsleuVi() | !isVmsleuVv() | !isVmsleuVx() | !isVmsltVv() | !isVmsltVx() | !isVmsltuVv() | !isVmsltuVx() | !isVmsneVi() | !isVmsneVv() | !isVmsneVx() | !isVmsofM() | !isVmulVv() | !isVmulVx() | !isVmulhVv() | !isVmulhVx() | !isVmulhsuVv() | !isVmulhsuVx() | !isVmulhuVv() | !isVmulhuVx() | !isVmvSX() | !isVmvXS() | !isVmv1rV() | !isVmv2rV() | !isVmv4rV() | !isVmv8rV() | !isVmxnorMm() | !isVmxorMm() | !isVnclipWi() | !isVnclipWv() | !isVnclipWx() | !isVnclipuWi() | !isVnclipuWv() | !isVnclipuWx() | !isVnmsacVv() | !isVnmsacVx() | !isVnmsubVv() | !isVnmsubVx() | !isVnsraWi() | !isVnsraWv() | !isVnsraWx() | !isVnsrlWi() | !isVnsrlWv() | !isVnsrlWx() | !isVorVi() | !isVorVv() | !isVorVx() | !isVredandVs() | !isVredmaxVs() | !isVredmaxuVs() | !isVredminVs() | !isVredminuVs() | !isVredorVs() | !isVredsumVs() | !isVredxorVs() | !isVremVv() | !isVremVx() | !isVremuVv() | !isVremuVx() | !isVrgatherVi() | !isVrgatherVv() | !isVrgatherVx() | !isVrgatherei16Vv() | !isVrsubVi() | !isVrsubVx() | !isVs1rV() | !isVs2rV() | !isVs4rV() | !isVs8rV() | !isVsaddVi() | !isVsaddVv() | !isVsaddVx() | !isVsadduVi() | !isVsadduVv() | !isVsadduVx() | !isVse16V() | !isVse32V() | !isVse64V() | !isVse8V() | !isVsextVf2() | !isVsextVf4() | !isVsextVf8() | !isVslide1downVx() | !isVslide1upVx() | !isVslidedownVi() | !isVslidedownVx() | !isVslideupVi() | !isVslideupVx() | !isVsllVi() | !isVsllVv() | !isVsllVx() | !isVsmV() | !isVsmulVv() | !isVsmulVx() | !isVsoxei16V() | !isVsoxei32V() | !isVsoxei64V() | !isVsoxei8V() | !isVsraVi() | !isVsraVv() | !isVsraVx() | !isVsrlVi() | !isVsrlVv() | !isVsrlVx() | !isVsse16V() | !isVsse32V() | !isVsse64V() | !isVsse8V() | !isVssraVi() | !isVssraVv() | !isVssraVx() | !isVssrlVi() | !isVssrlVv() | !isVssrlVx() | !isVssubVv() | !isVssubVx() | !isVssubuVv() | !isVssubuVx() | !isVsubVv() | !isVsubVx() | !isVsuxei16V() | !isVsuxei32V() | !isVsuxei64V() | !isVsuxei8V() | !isVwaddVv() | !isVwaddVx() | !isVwaddWv() | !isVwaddWx() | !isVwadduVv() | !isVwadduVx() | !isVwadduWv() | !isVwadduWx() | !isVwmaccVv() | !isVwmaccVx() | !isVwmaccsuVv() | !isVwmaccsuVx() | !isVwmaccuVv() | !isVwmaccuVx() | !isVwmaccusVx() | !isVwmulVv() | !isVwmulVx() | !isVwmulsuVv() | !isVwmulsuVx() | !isVwmuluVv() | !isVwmuluVx() | !isVwredsumVs() | !isVwredsumuVs() | !isVwsubVv() | !isVwsubVx() | !isVwsubWv() | !isVwsubWx() | !isVwsubuVv() | !isVwsubuVx() | !isVwsubuWv() | !isVwsubuWx() | !isVxorVi() | !isVxorVv() | !isVxorVx() | !isVzextVf2() | !isVzextVf4() | !isVzextVf8())
def isTargetrd()(using Arena, Context, Block, Index, Recipe): Ref[Bool] = (isVcpopM() | isVfirstM() | isVfmvFS() | isVmvXS()) & (!isVaaddVv() | !isVaaddVx() | !isVaadduVv() | !isVaadduVx() | !isVadcVim() | !isVadcVvm() | !isVadcVxm() | !isVaddVi() | !isVaddVv() | !isVaddVx() | !isVandVi() | !isVandVv() | !isVandVx() | !isVasubVv() | !isVasubVx() | !isVasubuVv() | !isVasubuVx() | !isVcompressVm() | !isVdivVv() | !isVdivVx() | !isVdivuVv() | !isVdivuVx() | !isVfaddVf() | !isVfaddVv() | !isVfclassV() | !isVfcvtFXV() | !isVfcvtFXuV() | !isVfcvtRtzXFV() | !isVfcvtRtzXuFV() | !isVfcvtXFV() | !isVfcvtXuFV() | !isVfdivVf() | !isVfdivVv() | !isVfmaccVf() | !isVfmaccVv() | !isVfmaddVf() | !isVfmaddVv() | !isVfmaxVf() | !isVfmaxVv() | !isVfmergeVfm() | !isVfminVf() | !isVfminVv() | !isVfmsacVf() | !isVfmsacVv() | !isVfmsubVf() | !isVfmsubVv() | !isVfmulVf() | !isVfmulVv() | !isVfmvSF() | !isVfmvVF() | !isVfncvtFFW() | !isVfncvtFXW() | !isVfncvtFXuW() | !isVfncvtRodFFW() | !isVfncvtRtzXFW() | !isVfncvtRtzXuFW() | !isVfncvtXFW() | !isVfncvtXuFW() | !isVfnmaccVf() | !isVfnmaccVv() | !isVfnmaddVf() | !isVfnmaddVv() | !isVfnmsacVf() | !isVfnmsacVv() | !isVfnmsubVf() | !isVfnmsubVv() | !isVfrdivVf() | !isVfrec7V() | !isVfredmaxVs() | !isVfredminVs() | !isVfredosumVs() | !isVfredusumVs() | !isVfrsqrt7V() | !isVfrsubVf() | !isVfsgnjVf() | !isVfsgnjVv() | !isVfsgnjnVf() | !isVfsgnjnVv() | !isVfsgnjxVf() | !isVfsgnjxVv() | !isVfslide1downVf() | !isVfslide1upVf() | !isVfsqrtV() | !isVfsubVf() | !isVfsubVv() | !isVfwaddVf() | !isVfwaddVv() | !isVfwaddWf() | !isVfwaddWv() | !isVfwcvtFFV() | !isVfwcvtFXV() | !isVfwcvtFXuV() | !isVfwcvtRtzXFV() | !isVfwcvtRtzXuFV() | !isVfwcvtXFV() | !isVfwcvtXuFV() | !isVfwmaccVf() | !isVfwmaccVv() | !isVfwmsacVf() | !isVfwmsacVv() | !isVfwmulVf() | !isVfwmulVv() | !isVfwnmaccVf() | !isVfwnmaccVv() | !isVfwnmsacVf() | !isVfwnmsacVv() | !isVfwredosumVs() | !isVfwredusumVs() | !isVfwsubVf() | !isVfwsubVv() | !isVfwsubWf() | !isVfwsubWv() | !isVidV() | !isViotaM() | !isVl1re16V() | !isVl1re32V() | !isVl1re64V() | !isVl1re8V() | !isVl2re16V() | !isVl2re32V() | !isVl2re64V() | !isVl2re8V() | !isVl4re16V() | !isVl4re32V() | !isVl4re64V() | !isVl4re8V() | !isVl8re16V() | !isVl8re32V() | !isVl8re64V() | !isVl8re8V() | !isVle16V() | !isVle16ffV() | !isVle32V() | !isVle32ffV() | !isVle64V() | !isVle64ffV() | !isVle8V() | !isVle8ffV() | !isVlmV() | !isVloxei16V() | !isVloxei32V() | !isVloxei64V() | !isVloxei8V() | !isVlse16V() | !isVlse32V() | !isVlse64V() | !isVlse8V() | !isVluxei16V() | !isVluxei32V() | !isVluxei64V() | !isVluxei8V() | !isVmaccVv() | !isVmaccVx() | !isVmadcVi() | !isVmadcVim() | !isVmadcVv() | !isVmadcVvm() | !isVmadcVx() | !isVmadcVxm() | !isVmaddVv() | !isVmaddVx() | !isVmandMm() | !isVmandnMm() | !isVmaxVv() | !isVmaxVx() | !isVmaxuVv() | !isVmaxuVx() | !isVmergeVim() | !isVmergeVvm() | !isVmergeVxm() | !isVmfeqVf() | !isVmfeqVv() | !isVmfgeVf() | !isVmfgtVf() | !isVmfleVf() | !isVmfleVv() | !isVmfltVf() | !isVmfltVv() | !isVmfneVf() | !isVmfneVv() | !isVminVv() | !isVminVx() | !isVminuVv() | !isVminuVx() | !isVmnandMm() | !isVmnorMm() | !isVmorMm() | !isVmornMm() | !isVmsbcVv() | !isVmsbcVvm() | !isVmsbcVx() | !isVmsbcVxm() | !isVmsbfM() | !isVmseqVi() | !isVmseqVv() | !isVmseqVx() | !isVmsgtVi() | !isVmsgtVx() | !isVmsgtuVi() | !isVmsgtuVx() | !isVmsifM() | !isVmsleVi() | !isVmsleVv() | !isVmsleVx() | !isVmsleuVi() | !isVmsleuVv() | !isVmsleuVx() | !isVmsltVv() | !isVmsltVx() | !isVmsltuVv() | !isVmsltuVx() | !isVmsneVi() | !isVmsneVv() | !isVmsneVx() | !isVmsofM() | !isVmulVv() | !isVmulVx() | !isVmulhVv() | !isVmulhVx() | !isVmulhsuVv() | !isVmulhsuVx() | !isVmulhuVv() | !isVmulhuVx() | !isVmvSX() | !isVmvVI() | !isVmvVV() | !isVmvVX() | !isVmv1rV() | !isVmv2rV() | !isVmv4rV() | !isVmv8rV() | !isVmxnorMm() | !isVmxorMm() | !isVnclipWi() | !isVnclipWv() | !isVnclipWx() | !isVnclipuWi() | !isVnclipuWv() | !isVnclipuWx() | !isVnmsacVv() | !isVnmsacVx() | !isVnmsubVv() | !isVnmsubVx() | !isVnsraWi() | !isVnsraWv() | !isVnsraWx() | !isVnsrlWi() | !isVnsrlWv() | !isVnsrlWx() | !isVorVi() | !isVorVv() | !isVorVx() | !isVredandVs() | !isVredmaxVs() | !isVredmaxuVs() | !isVredminVs() | !isVredminuVs() | !isVredorVs() | !isVredsumVs() | !isVredxorVs() | !isVremVv() | !isVremVx() | !isVremuVv() | !isVremuVx() | !isVrgatherVi() | !isVrgatherVv() | !isVrgatherVx() | !isVrgatherei16Vv() | !isVrsubVi() | !isVrsubVx() | !isVs1rV() | !isVs2rV() | !isVs4rV() | !isVs8rV() | !isVsaddVi() | !isVsaddVv() | !isVsaddVx() | !isVsadduVi() | !isVsadduVv() | !isVsadduVx() | !isVsbcVvm() | !isVsbcVxm() | !isVse16V() | !isVse32V() | !isVse64V() | !isVse8V() | !isVsextVf2() | !isVsextVf4() | !isVsextVf8() | !isVslide1downVx() | !isVslide1upVx() | !isVslidedownVi() | !isVslidedownVx() | !isVslideupVi() | !isVslideupVx() | !isVsllVi() | !isVsllVv() | !isVsllVx() | !isVsmV() | !isVsmulVv() | !isVsmulVx() | !isVsoxei16V() | !isVsoxei32V() | !isVsoxei64V() | !isVsoxei8V() | !isVsraVi() | !isVsraVv() | !isVsraVx() | !isVsrlVi() | !isVsrlVv() | !isVsrlVx() | !isVsse16V() | !isVsse32V() | !isVsse64V() | !isVsse8V() | !isVssraVi() | !isVssraVv() | !isVssraVx() | !isVssrlVi() | !isVssrlVv() | !isVssrlVx() | !isVssubVv() | !isVssubVx() | !isVssubuVv() | !isVssubuVx() | !isVsubVv() | !isVsubVx() | !isVsuxei16V() | !isVsuxei32V() | !isVsuxei64V() | !isVsuxei8V() | !isVwaddVv() | !isVwaddVx() | !isVwaddWv() | !isVwaddWx() | !isVwadduVv() | !isVwadduVx() | !isVwadduWv() | !isVwadduWx() | !isVwmaccVv() | !isVwmaccVx() | !isVwmaccsuVv() | !isVwmaccsuVx() | !isVwmaccuVv() | !isVwmaccuVx() | !isVwmaccusVx() | !isVwmulVv() | !isVwmulVx() | !isVwmulsuVv() | !isVwmulsuVx() | !isVwmuluVv() | !isVwmuluVx() | !isVwredsumVs() | !isVwredsumuVs() | !isVwsubVv() | !isVwsubVx() | !isVwsubWv() | !isVwsubWx() | !isVwsubuVv() | !isVwsubuVx() | !isVwsubuWv() | !isVwsubuWx() | !isVxorVi() | !isVxorVv() | !isVxorVx() | !isVzextVf2() | !isVzextVf4() | !isVzextVf8())
def isDontneedexecuteinlane()(using Arena, Context, Block, Index, Recipe): Ref[Bool] = (isVcompressVm() | isViotaM() | isVl1re16V() | isVl1re32V() | isVl1re64V() | isVl1re8V() | isVl2re16V() | isVl2re32V() | isVl2re64V() | isVl2re8V() | isVl4re16V() | isVl4re32V() | isVl4re64V() | isVl4re8V() | isVl8re16V() | isVl8re32V() | isVl8re64V() | isVl8re8V() | isVle16V() | isVle16ffV() | isVle32V() | isVle32ffV() | isVle64V() | isVle64ffV() | isVle8V() | isVle8ffV() | isVlmV() | isVloxei16V() | isVloxei32V() | isVloxei64V() | isVloxei8V() | isVlse16V() | isVlse32V() | isVlse64V() | isVlse8V() | isVluxei16V() | isVluxei32V() | isVluxei64V() | isVluxei8V() | isVmv1rV() | isVmv2rV() | isVmv4rV() | isVmv8rV() | isVrgatherVv() | isVrgatherei16Vv() | isVs1rV() | isVs2rV() | isVs4rV() | isVs8rV() | isVse16V() | isVse32V() | isVse64V() | isVse8V() | isVsextVf2() | isVsextVf4() | isVsextVf8() | isVsmV() | isVsoxei16V() | isVsoxei32V() | isVsoxei64V() | isVsoxei8V() | isVsse16V() | isVsse32V() | isVsse64V() | isVsse8V() | isVsuxei16V() | isVsuxei32V() | isVsuxei64V() | isVsuxei8V() | isVzextVf2() | isVzextVf4() | isVzextVf8()) & (!isVaaddVv() | !isVaaddVx() | !isVaadduVv() | !isVaadduVx() | !isVadcVim() | !isVadcVvm() | !isVadcVxm() | !isVaddVi() | !isVaddVv() | !isVaddVx() | !isVandVi() | !isVandVv() | !isVandVx() | !isVasubVv() | !isVasubVx() | !isVasubuVv() | !isVasubuVx() | !isVcpopM() | !isVdivVv() | !isVdivVx() | !isVdivuVv() | !isVdivuVx() | !isVfaddVf() | !isVfaddVv() | !isVfclassV() | !isVfcvtFXV() | !isVfcvtFXuV() | !isVfcvtRtzXFV() | !isVfcvtRtzXuFV() | !isVfcvtXFV() | !isVfcvtXuFV() | !isVfdivVf() | !isVfdivVv() | !isVfirstM() | !isVfmaccVf() | !isVfmaccVv() | !isVfmaddVf() | !isVfmaddVv() | !isVfmaxVf() | !isVfmaxVv() | !isVfmergeVfm() | !isVfminVf() | !isVfminVv() | !isVfmsacVf() | !isVfmsacVv() | !isVfmsubVf() | !isVfmsubVv() | !isVfmulVf() | !isVfmulVv() | !isVfmvFS() | !isVfmvSF() | !isVfmvVF() | !isVfncvtFFW() | !isVfncvtFXW() | !isVfncvtFXuW() | !isVfncvtRodFFW() | !isVfncvtRtzXFW() | !isVfncvtRtzXuFW() | !isVfncvtXFW() | !isVfncvtXuFW() | !isVfnmaccVf() | !isVfnmaccVv() | !isVfnmaddVf() | !isVfnmaddVv() | !isVfnmsacVf() | !isVfnmsacVv() | !isVfnmsubVf() | !isVfnmsubVv() | !isVfrdivVf() | !isVfrec7V() | !isVfredmaxVs() | !isVfredminVs() | !isVfredosumVs() | !isVfredusumVs() | !isVfrsqrt7V() | !isVfrsubVf() | !isVfsgnjVf() | !isVfsgnjVv() | !isVfsgnjnVf() | !isVfsgnjnVv() | !isVfsgnjxVf() | !isVfsgnjxVv() | !isVfslide1downVf() | !isVfslide1upVf() | !isVfsqrtV() | !isVfsubVf() | !isVfsubVv() | !isVfwaddVf() | !isVfwaddVv() | !isVfwaddWf() | !isVfwaddWv() | !isVfwcvtFFV() | !isVfwcvtFXV() | !isVfwcvtFXuV() | !isVfwcvtRtzXFV() | !isVfwcvtRtzXuFV() | !isVfwcvtXFV() | !isVfwcvtXuFV() | !isVfwmaccVf() | !isVfwmaccVv() | !isVfwmsacVf() | !isVfwmsacVv() | !isVfwmulVf() | !isVfwmulVv() | !isVfwnmaccVf() | !isVfwnmaccVv() | !isVfwnmsacVf() | !isVfwnmsacVv() | !isVfwredosumVs() | !isVfwredusumVs() | !isVfwsubVf() | !isVfwsubVv() | !isVfwsubWf() | !isVfwsubWv() | !isVidV() | !isVmaccVv() | !isVmaccVx() | !isVmadcVi() | !isVmadcVim() | !isVmadcVv() | !isVmadcVvm() | !isVmadcVx() | !isVmadcVxm() | !isVmaddVv() | !isVmaddVx() | !isVmandMm() | !isVmandnMm() | !isVmaxVv() | !isVmaxVx() | !isVmaxuVv() | !isVmaxuVx() | !isVmergeVim() | !isVmergeVvm() | !isVmergeVxm() | !isVmfeqVf() | !isVmfeqVv() | !isVmfgeVf() | !isVmfgtVf() | !isVmfleVf() | !isVmfleVv() | !isVmfltVf() | !isVmfltVv() | !isVmfneVf() | !isVmfneVv() | !isVminVv() | !isVminVx() | !isVminuVv() | !isVminuVx() | !isVmnandMm() | !isVmnorMm() | !isVmorMm() | !isVmornMm() | !isVmsbcVv() | !isVmsbcVvm() | !isVmsbcVx() | !isVmsbcVxm() | !isVmsbfM() | !isVmseqVi() | !isVmseqVv() | !isVmseqVx() | !isVmsgtVi() | !isVmsgtVx() | !isVmsgtuVi() | !isVmsgtuVx() | !isVmsifM() | !isVmsleVi() | !isVmsleVv() | !isVmsleVx() | !isVmsleuVi() | !isVmsleuVv() | !isVmsleuVx() | !isVmsltVv() | !isVmsltVx() | !isVmsltuVv() | !isVmsltuVx() | !isVmsneVi() | !isVmsneVv() | !isVmsneVx() | !isVmsofM() | !isVmulVv() | !isVmulVx() | !isVmulhVv() | !isVmulhVx() | !isVmulhsuVv() | !isVmulhsuVx() | !isVmulhuVv() | !isVmulhuVx() | !isVmvSX() | !isVmvVI() | !isVmvVV() | !isVmvVX() | !isVmvXS() | !isVmxnorMm() | !isVmxorMm() | !isVnclipWi() | !isVnclipWv() | !isVnclipWx() | !isVnclipuWi() | !isVnclipuWv() | !isVnclipuWx() | !isVnmsacVv() | !isVnmsacVx() | !isVnmsubVv() | !isVnmsubVx() | !isVnsraWi() | !isVnsraWv() | !isVnsraWx() | !isVnsrlWi() | !isVnsrlWv() | !isVnsrlWx() | !isVorVi() | !isVorVv() | !isVorVx() | !isVredandVs() | !isVredmaxVs() | !isVredmaxuVs() | !isVredminVs() | !isVredminuVs() | !isVredorVs() | !isVredsumVs() | !isVredxorVs() | !isVremVv() | !isVremVx() | !isVremuVv() | !isVremuVx() | !isVrgatherVi() | !isVrgatherVx() | !isVrsubVi() | !isVrsubVx() | !isVsaddVi() | !isVsaddVv() | !isVsaddVx() | !isVsadduVi() | !isVsadduVv() | !isVsadduVx() | !isVsbcVvm() | !isVsbcVxm() | !isVslide1downVx() | !isVslide1upVx() | !isVslidedownVi() | !isVslidedownVx() | !isVslideupVi() | !isVslideupVx() | !isVsllVi() | !isVsllVv() | !isVsllVx() | !isVsmulVv() | !isVsmulVx() | !isVsraVi() | !isVsraVv() | !isVsraVx() | !isVsrlVi() | !isVsrlVv() | !isVsrlVx() | !isVssraVi() | !isVssraVv() | !isVssraVx() | !isVssrlVi() | !isVssrlVv() | !isVssrlVx() | !isVssubVv() | !isVssubVx() | !isVssubuVv() | !isVssubuVx() | !isVsubVv() | !isVsubVx() | !isVwaddVv() | !isVwaddVx() | !isVwaddWv() | !isVwaddWx() | !isVwadduVv() | !isVwadduVx() | !isVwadduWv() | !isVwadduWx() | !isVwmaccVv() | !isVwmaccVx() | !isVwmaccsuVv() | !isVwmaccsuVx() | !isVwmaccuVv() | !isVwmaccuVx() | !isVwmaccusVx() | !isVwmulVv() | !isVwmulVx() | !isVwmulsuVv() | !isVwmulsuVx() | !isVwmuluVv() | !isVwmuluVx() | !isVwredsumVs() | !isVwredsumuVs() | !isVwsubVv() | !isVwsubVx() | !isVwsubWv() | !isVwsubWx() | !isVwsubuVv() | !isVwsubuVx() | !isVwsubuWv() | !isVwsubuWx() | !isVxorVi() | !isVxorVv() | !isVxorVx())
def isFloatmul()(using Arena, Context, Block, Index, Recipe): Ref[Bool] = (isVfmulVf() | isVfmulVv()) & (!isVaaddVv() | !isVaaddVx() | !isVaadduVv() | !isVaadduVx() | !isVadcVim() | !isVadcVvm() | !isVadcVxm() | !isVaddVi() | !isVaddVv() | !isVaddVx() | !isVandVi() | !isVandVv() | !isVandVx() | !isVasubVv() | !isVasubVx() | !isVasubuVv() | !isVasubuVx() | !isVcompressVm() | !isVcpopM() | !isVdivVv() | !isVdivVx() | !isVdivuVv() | !isVdivuVx() | !isVfaddVf() | !isVfaddVv() | !isVfclassV() | !isVfcvtFXV() | !isVfcvtFXuV() | !isVfcvtRtzXFV() | !isVfcvtRtzXuFV() | !isVfcvtXFV() | !isVfcvtXuFV() | !isVfdivVf() | !isVfdivVv() | !isVfirstM() | !isVfmaccVf() | !isVfmaccVv() | !isVfmaddVf() | !isVfmaddVv() | !isVfmaxVf() | !isVfmaxVv() | !isVfmergeVfm() | !isVfminVf() | !isVfminVv() | !isVfmsacVf() | !isVfmsacVv() | !isVfmsubVf() | !isVfmsubVv() | !isVfmvFS() | !isVfmvSF() | !isVfmvVF() | !isVfncvtFFW() | !isVfncvtFXW() | !isVfncvtFXuW() | !isVfncvtRodFFW() | !isVfncvtRtzXFW() | !isVfncvtRtzXuFW() | !isVfncvtXFW() | !isVfncvtXuFW() | !isVfnmaccVf() | !isVfnmaccVv() | !isVfnmaddVf() | !isVfnmaddVv() | !isVfnmsacVf() | !isVfnmsacVv() | !isVfnmsubVf() | !isVfnmsubVv() | !isVfrdivVf() | !isVfrec7V() | !isVfredmaxVs() | !isVfredminVs() | !isVfredosumVs() | !isVfredusumVs() | !isVfrsqrt7V() | !isVfrsubVf() | !isVfsgnjVf() | !isVfsgnjVv() | !isVfsgnjnVf() | !isVfsgnjnVv() | !isVfsgnjxVf() | !isVfsgnjxVv() | !isVfslide1downVf() | !isVfslide1upVf() | !isVfsqrtV() | !isVfsubVf() | !isVfsubVv() | !isVfwaddVf() | !isVfwaddVv() | !isVfwaddWf() | !isVfwaddWv() | !isVfwcvtFFV() | !isVfwcvtFXV() | !isVfwcvtFXuV() | !isVfwcvtRtzXFV() | !isVfwcvtRtzXuFV() | !isVfwcvtXFV() | !isVfwcvtXuFV() | !isVfwmaccVf() | !isVfwmaccVv() | !isVfwmsacVf() | !isVfwmsacVv() | !isVfwmulVf() | !isVfwmulVv() | !isVfwnmaccVf() | !isVfwnmaccVv() | !isVfwnmsacVf() | !isVfwnmsacVv() | !isVfwredosumVs() | !isVfwredusumVs() | !isVfwsubVf() | !isVfwsubVv() | !isVfwsubWf() | !isVfwsubWv() | !isVidV() | !isViotaM() | !isVl1re16V() | !isVl1re32V() | !isVl1re64V() | !isVl1re8V() | !isVl2re16V() | !isVl2re32V() | !isVl2re64V() | !isVl2re8V() | !isVl4re16V() | !isVl4re32V() | !isVl4re64V() | !isVl4re8V() | !isVl8re16V() | !isVl8re32V() | !isVl8re64V() | !isVl8re8V() | !isVle16V() | !isVle16ffV() | !isVle32V() | !isVle32ffV() | !isVle64V() | !isVle64ffV() | !isVle8V() | !isVle8ffV() | !isVlmV() | !isVloxei16V() | !isVloxei32V() | !isVloxei64V() | !isVloxei8V() | !isVlse16V() | !isVlse32V() | !isVlse64V() | !isVlse8V() | !isVluxei16V() | !isVluxei32V() | !isVluxei64V() | !isVluxei8V() | !isVmaccVv() | !isVmaccVx() | !isVmadcVi() | !isVmadcVim() | !isVmadcVv() | !isVmadcVvm() | !isVmadcVx() | !isVmadcVxm() | !isVmaddVv() | !isVmaddVx() | !isVmandMm() | !isVmandnMm() | !isVmaxVv() | !isVmaxVx() | !isVmaxuVv() | !isVmaxuVx() | !isVmergeVim() | !isVmergeVvm() | !isVmergeVxm() | !isVmfeqVf() | !isVmfeqVv() | !isVmfgeVf() | !isVmfgtVf() | !isVmfleVf() | !isVmfleVv() | !isVmfltVf() | !isVmfltVv() | !isVmfneVf() | !isVmfneVv() | !isVminVv() | !isVminVx() | !isVminuVv() | !isVminuVx() | !isVmnandMm() | !isVmnorMm() | !isVmorMm() | !isVmornMm() | !isVmsbcVv() | !isVmsbcVvm() | !isVmsbcVx() | !isVmsbcVxm() | !isVmsbfM() | !isVmseqVi() | !isVmseqVv() | !isVmseqVx() | !isVmsgtVi() | !isVmsgtVx() | !isVmsgtuVi() | !isVmsgtuVx() | !isVmsifM() | !isVmsleVi() | !isVmsleVv() | !isVmsleVx() | !isVmsleuVi() | !isVmsleuVv() | !isVmsleuVx() | !isVmsltVv() | !isVmsltVx() | !isVmsltuVv() | !isVmsltuVx() | !isVmsneVi() | !isVmsneVv() | !isVmsneVx() | !isVmsofM() | !isVmulVv() | !isVmulVx() | !isVmulhVv() | !isVmulhVx() | !isVmulhsuVv() | !isVmulhsuVx() | !isVmulhuVv() | !isVmulhuVx() | !isVmvSX() | !isVmvVI() | !isVmvVV() | !isVmvVX() | !isVmvXS() | !isVmv1rV() | !isVmv2rV() | !isVmv4rV() | !isVmv8rV() | !isVmxnorMm() | !isVmxorMm() | !isVnclipWi() | !isVnclipWv() | !isVnclipWx() | !isVnclipuWi() | !isVnclipuWv() | !isVnclipuWx() | !isVnmsacVv() | !isVnmsacVx() | !isVnmsubVv() | !isVnmsubVx() | !isVnsraWi() | !isVnsraWv() | !isVnsraWx() | !isVnsrlWi() | !isVnsrlWv() | !isVnsrlWx() | !isVorVi() | !isVorVv() | !isVorVx() | !isVredandVs() | !isVredmaxVs() | !isVredmaxuVs() | !isVredminVs() | !isVredminuVs() | !isVredorVs() | !isVredsumVs() | !isVredxorVs() | !isVremVv() | !isVremVx() | !isVremuVv() | !isVremuVx() | !isVrgatherVi() | !isVrgatherVv() | !isVrgatherVx() | !isVrgatherei16Vv() | !isVrsubVi() | !isVrsubVx() | !isVs1rV() | !isVs2rV() | !isVs4rV() | !isVs8rV() | !isVsaddVi() | !isVsaddVv() | !isVsaddVx() | !isVsadduVi() | !isVsadduVv() | !isVsadduVx() | !isVsbcVvm() | !isVsbcVxm() | !isVse16V() | !isVse32V() | !isVse64V() | !isVse8V() | !isVsextVf2() | !isVsextVf4() | !isVsextVf8() | !isVslide1downVx() | !isVslide1upVx() | !isVslidedownVi() | !isVslidedownVx() | !isVslideupVi() | !isVslideupVx() | !isVsllVi() | !isVsllVv() | !isVsllVx() | !isVsmV() | !isVsmulVv() | !isVsmulVx() | !isVsoxei16V() | !isVsoxei32V() | !isVsoxei64V() | !isVsoxei8V() | !isVsraVi() | !isVsraVv() | !isVsraVx() | !isVsrlVi() | !isVsrlVv() | !isVsrlVx() | !isVsse16V() | !isVsse32V() | !isVsse64V() | !isVsse8V() | !isVssraVi() | !isVssraVv() | !isVssraVx() | !isVssrlVi() | !isVssrlVv() | !isVssrlVx() | !isVssubVv() | !isVssubVx() | !isVssubuVv() | !isVssubuVx() | !isVsubVv() | !isVsubVx() | !isVsuxei16V() | !isVsuxei32V() | !isVsuxei64V() | !isVsuxei8V() | !isVwaddVv() | !isVwaddVx() | !isVwaddWv() | !isVwaddWx() | !isVwadduVv() | !isVwadduVx() | !isVwadduWv() | !isVwadduWx() | !isVwmaccVv() | !isVwmaccVx() | !isVwmaccsuVv() | !isVwmaccsuVx() | !isVwmaccuVv() | !isVwmaccuVx() | !isVwmaccusVx() | !isVwmulVv() | !isVwmulVx() | !isVwmulsuVv() | !isVwmulsuVx() | !isVwmuluVv() | !isVwmuluVx() | !isVwredsumVs() | !isVwredsumuVs() | !isVwsubVv() | !isVwsubVx() | !isVwsubWv() | !isVwsubWx() | !isVwsubuVv() | !isVwsubuVx() | !isVwsubuWv() | !isVwsubuWx() | !isVxorVi() | !isVxorVv() | !isVxorVx() | !isVzextVf2() | !isVzextVf4() | !isVzextVf8())
def isSaturate()(using Arena, Context, Block, Index, Recipe): Ref[Bool] = (isVsaddVi() | isVsaddVv() | isVsaddVx() | isVsadduVi() | isVsadduVv() | isVsadduVx() | isVsmulVv() | isVsmulVx() | isVssraVi() | isVssraVv() | isVssraVx() | isVssrlVi() | isVssrlVv() | isVssrlVx() | isVssubVv() | isVssubVx() | isVssubuVv() | isVssubuVx()) & (!isVaaddVv() | !isVaaddVx() | !isVaadduVv() | !isVaadduVx() | !isVadcVim() | !isVadcVvm() | !isVadcVxm() | !isVaddVi() | !isVaddVv() | !isVaddVx() | !isVandVi() | !isVandVv() | !isVandVx() | !isVasubVv() | !isVasubVx() | !isVasubuVv() | !isVasubuVx() | !isVcompressVm() | !isVdivVv() | !isVdivVx() | !isVdivuVv() | !isVdivuVx() | !isVfaddVf() | !isVfaddVv() | !isVfdivVf() | !isVfdivVv() | !isVfmaccVf() | !isVfmaccVv() | !isVfmaddVf() | !isVfmaddVv() | !isVfmaxVf() | !isVfmaxVv() | !isVfmergeVfm() | !isVfminVf() | !isVfminVv() | !isVfmsacVf() | !isVfmsacVv() | !isVfmsubVf() | !isVfmsubVv() | !isVfmulVf() | !isVfmulVv() | !isVfmvVF() | !isVfnmaccVf() | !isVfnmaccVv() | !isVfnmaddVf() | !isVfnmaddVv() | !isVfnmsacVf() | !isVfnmsacVv() | !isVfnmsubVf() | !isVfnmsubVv() | !isVfrdivVf() | !isVfredmaxVs() | !isVfredminVs() | !isVfredosumVs() | !isVfredusumVs() | !isVfrsubVf() | !isVfsgnjVf() | !isVfsgnjVv() | !isVfsgnjnVf() | !isVfsgnjnVv() | !isVfsgnjxVf() | !isVfsgnjxVv() | !isVfslide1downVf() | !isVfslide1upVf() | !isVfsubVf() | !isVfsubVv() | !isVfwaddVf() | !isVfwaddVv() | !isVfwaddWf() | !isVfwaddWv() | !isVfwmaccVf() | !isVfwmaccVv() | !isVfwmsacVf() | !isVfwmsacVv() | !isVfwmulVf() | !isVfwmulVv() | !isVfwnmaccVf() | !isVfwnmaccVv() | !isVfwnmsacVf() | !isVfwnmsacVv() | !isVfwredosumVs() | !isVfwredusumVs() | !isVfwsubVf() | !isVfwsubVv() | !isVfwsubWf() | !isVfwsubWv() | !isVl1re16V() | !isVl1re32V() | !isVl1re64V() | !isVl1re8V() | !isVl2re16V() | !isVl2re32V() | !isVl2re64V() | !isVl2re8V() | !isVl4re16V() | !isVl4re32V() | !isVl4re64V() | !isVl4re8V() | !isVl8re16V() | !isVl8re32V() | !isVl8re64V() | !isVl8re8V() | !isVle16V() | !isVle16ffV() | !isVle32V() | !isVle32ffV() | !isVle64V() | !isVle64ffV() | !isVle8V() | !isVle8ffV() | !isVlmV() | !isVloxei16V() | !isVloxei32V() | !isVloxei64V() | !isVloxei8V() | !isVlse16V() | !isVlse32V() | !isVlse64V() | !isVlse8V() | !isVluxei16V() | !isVluxei32V() | !isVluxei64V() | !isVluxei8V() | !isVmaccVv() | !isVmaccVx() | !isVmadcVi() | !isVmadcVim() | !isVmadcVv() | !isVmadcVvm() | !isVmadcVx() | !isVmadcVxm() | !isVmaddVv() | !isVmaddVx() | !isVmandMm() | !isVmandnMm() | !isVmaxVv() | !isVmaxVx() | !isVmaxuVv() | !isVmaxuVx() | !isVmergeVim() | !isVmergeVvm() | !isVmergeVxm() | !isVmfeqVf() | !isVmfeqVv() | !isVmfgeVf() | !isVmfgtVf() | !isVmfleVf() | !isVmfleVv() | !isVmfltVf() | !isVmfltVv() | !isVmfneVf() | !isVmfneVv() | !isVminVv() | !isVminVx() | !isVminuVv() | !isVminuVx() | !isVmnandMm() | !isVmnorMm() | !isVmorMm() | !isVmornMm() | !isVmsbcVv() | !isVmsbcVvm() | !isVmsbcVx() | !isVmsbcVxm() | !isVmseqVi() | !isVmseqVv() | !isVmseqVx() | !isVmsgtVi() | !isVmsgtVx() | !isVmsgtuVi() | !isVmsgtuVx() | !isVmsleVi() | !isVmsleVv() | !isVmsleVx() | !isVmsleuVi() | !isVmsleuVv() | !isVmsleuVx() | !isVmsltVv() | !isVmsltVx() | !isVmsltuVv() | !isVmsltuVx() | !isVmsneVi() | !isVmsneVv() | !isVmsneVx() | !isVmulVv() | !isVmulVx() | !isVmulhVv() | !isVmulhVx() | !isVmulhsuVv() | !isVmulhsuVx() | !isVmulhuVv() | !isVmulhuVx() | !isVmvVI() | !isVmvVV() | !isVmvVX() | !isVmv1rV() | !isVmv2rV() | !isVmv4rV() | !isVmv8rV() | !isVmxnorMm() | !isVmxorMm() | !isVnclipWi() | !isVnclipWv() | !isVnclipWx() | !isVnclipuWi() | !isVnclipuWv() | !isVnclipuWx() | !isVnmsacVv() | !isVnmsacVx() | !isVnmsubVv() | !isVnmsubVx() | !isVnsraWi() | !isVnsraWv() | !isVnsraWx() | !isVnsrlWi() | !isVnsrlWv() | !isVnsrlWx() | !isVorVi() | !isVorVv() | !isVorVx() | !isVredandVs() | !isVredmaxVs() | !isVredmaxuVs() | !isVredminVs() | !isVredminuVs() | !isVredorVs() | !isVredsumVs() | !isVredxorVs() | !isVremVv() | !isVremVx() | !isVremuVv() | !isVremuVx() | !isVrgatherVi() | !isVrgatherVv() | !isVrgatherVx() | !isVrgatherei16Vv() | !isVrsubVi() | !isVrsubVx() | !isVs1rV() | !isVs2rV() | !isVs4rV() | !isVs8rV() | !isVsbcVvm() | !isVsbcVxm() | !isVse16V() | !isVse32V() | !isVse64V() | !isVse8V() | !isVslide1downVx() | !isVslide1upVx() | !isVslidedownVi() | !isVslidedownVx() | !isVslideupVi() | !isVslideupVx() | !isVsllVi() | !isVsllVv() | !isVsllVx() | !isVsmV() | !isVsoxei16V() | !isVsoxei32V() | !isVsoxei64V() | !isVsoxei8V() | !isVsraVi() | !isVsraVv() | !isVsraVx() | !isVsrlVi() | !isVsrlVv() | !isVsrlVx() | !isVsse16V() | !isVsse32V() | !isVsse64V() | !isVsse8V() | !isVsubVv() | !isVsubVx() | !isVsuxei16V() | !isVsuxei32V() | !isVsuxei64V() | !isVsuxei8V() | !isVwaddVv() | !isVwaddVx() | !isVwaddWv() | !isVwaddWx() | !isVwadduVv() | !isVwadduVx() | !isVwadduWv() | !isVwadduWx() | !isVwmaccVv() | !isVwmaccVx() | !isVwmaccsuVv() | !isVwmaccsuVx() | !isVwmaccuVv() | !isVwmaccuVx() | !isVwmaccusVx() | !isVwmulVv() | !isVwmulVx() | !isVwmulsuVv() | !isVwmulsuVx() | !isVwmuluVv() | !isVwmuluVx() | !isVwredsumVs() | !isVwredsumuVs() | !isVwsubVv() | !isVwsubVx() | !isVwsubWv() | !isVwsubWx() | !isVwsubuVv() | !isVwsubuVx() | !isVwsubuWv() | !isVwsubuWx() | !isVxorVi() | !isVxorVv() | !isVxorVx())
def isExtend()(using Arena, Context, Block, Index, Recipe): Ref[Bool] = (isVsextVf2() | isVsextVf4() | isVsextVf8() | isVzextVf2() | isVzextVf4() | isVzextVf8()) & (!isVaaddVv() | !isVaaddVx() | !isVaadduVv() | !isVaadduVx() | !isVadcVim() | !isVadcVvm() | !isVadcVxm() | !isVaddVi() | !isVaddVv() | !isVaddVx() | !isVandVi() | !isVandVv() | !isVandVx() | !isVasubVv() | !isVasubVx() | !isVasubuVv() | !isVasubuVx() | !isVcompressVm() | !isVcpopM() | !isVdivVv() | !isVdivVx() | !isVdivuVv() | !isVdivuVx() | !isVfaddVf() | !isVfaddVv() | !isVfclassV() | !isVfcvtFXV() | !isVfcvtFXuV() | !isVfcvtRtzXFV() | !isVfcvtRtzXuFV() | !isVfcvtXFV() | !isVfcvtXuFV() | !isVfdivVf() | !isVfdivVv() | !isVfirstM() | !isVfmaccVf() | !isVfmaccVv() | !isVfmaddVf() | !isVfmaddVv() | !isVfmaxVf() | !isVfmaxVv() | !isVfmergeVfm() | !isVfminVf() | !isVfminVv() | !isVfmsacVf() | !isVfmsacVv() | !isVfmsubVf() | !isVfmsubVv() | !isVfmulVf() | !isVfmulVv() | !isVfmvFS() | !isVfmvSF() | !isVfmvVF() | !isVfncvtFFW() | !isVfncvtFXW() | !isVfncvtFXuW() | !isVfncvtRodFFW() | !isVfncvtRtzXFW() | !isVfncvtRtzXuFW() | !isVfncvtXFW() | !isVfncvtXuFW() | !isVfnmaccVf() | !isVfnmaccVv() | !isVfnmaddVf() | !isVfnmaddVv() | !isVfnmsacVf() | !isVfnmsacVv() | !isVfnmsubVf() | !isVfnmsubVv() | !isVfrdivVf() | !isVfrec7V() | !isVfredmaxVs() | !isVfredminVs() | !isVfredosumVs() | !isVfredusumVs() | !isVfrsqrt7V() | !isVfrsubVf() | !isVfsgnjVf() | !isVfsgnjVv() | !isVfsgnjnVf() | !isVfsgnjnVv() | !isVfsgnjxVf() | !isVfsgnjxVv() | !isVfslide1downVf() | !isVfslide1upVf() | !isVfsqrtV() | !isVfsubVf() | !isVfsubVv() | !isVfwaddVf() | !isVfwaddVv() | !isVfwaddWf() | !isVfwaddWv() | !isVfwcvtFFV() | !isVfwcvtFXV() | !isVfwcvtFXuV() | !isVfwcvtRtzXFV() | !isVfwcvtRtzXuFV() | !isVfwcvtXFV() | !isVfwcvtXuFV() | !isVfwmaccVf() | !isVfwmaccVv() | !isVfwmsacVf() | !isVfwmsacVv() | !isVfwmulVf() | !isVfwmulVv() | !isVfwnmaccVf() | !isVfwnmaccVv() | !isVfwnmsacVf() | !isVfwnmsacVv() | !isVfwredosumVs() | !isVfwredusumVs() | !isVfwsubVf() | !isVfwsubVv() | !isVfwsubWf() | !isVfwsubWv() | !isVidV() | !isViotaM() | !isVl1re16V() | !isVl1re32V() | !isVl1re64V() | !isVl1re8V() | !isVl2re16V() | !isVl2re32V() | !isVl2re64V() | !isVl2re8V() | !isVl4re16V() | !isVl4re32V() | !isVl4re64V() | !isVl4re8V() | !isVl8re16V() | !isVl8re32V() | !isVl8re64V() | !isVl8re8V() | !isVle16V() | !isVle16ffV() | !isVle32V() | !isVle32ffV() | !isVle64V() | !isVle64ffV() | !isVle8V() | !isVle8ffV() | !isVlmV() | !isVloxei16V() | !isVloxei32V() | !isVloxei64V() | !isVloxei8V() | !isVlse16V() | !isVlse32V() | !isVlse64V() | !isVlse8V() | !isVluxei16V() | !isVluxei32V() | !isVluxei64V() | !isVluxei8V() | !isVmaccVv() | !isVmaccVx() | !isVmadcVi() | !isVmadcVim() | !isVmadcVv() | !isVmadcVvm() | !isVmadcVx() | !isVmadcVxm() | !isVmaddVv() | !isVmaddVx() | !isVmandMm() | !isVmandnMm() | !isVmaxVv() | !isVmaxVx() | !isVmaxuVv() | !isVmaxuVx() | !isVmergeVim() | !isVmergeVvm() | !isVmergeVxm() | !isVmfeqVf() | !isVmfeqVv() | !isVmfgeVf() | !isVmfgtVf() | !isVmfleVf() | !isVmfleVv() | !isVmfltVf() | !isVmfltVv() | !isVmfneVf() | !isVmfneVv() | !isVminVv() | !isVminVx() | !isVminuVv() | !isVminuVx() | !isVmnandMm() | !isVmnorMm() | !isVmorMm() | !isVmornMm() | !isVmsbcVv() | !isVmsbcVvm() | !isVmsbcVx() | !isVmsbcVxm() | !isVmsbfM() | !isVmseqVi() | !isVmseqVv() | !isVmseqVx() | !isVmsgtVi() | !isVmsgtVx() | !isVmsgtuVi() | !isVmsgtuVx() | !isVmsifM() | !isVmsleVi() | !isVmsleVv() | !isVmsleVx() | !isVmsleuVi() | !isVmsleuVv() | !isVmsleuVx() | !isVmsltVv() | !isVmsltVx() | !isVmsltuVv() | !isVmsltuVx() | !isVmsneVi() | !isVmsneVv() | !isVmsneVx() | !isVmsofM() | !isVmulVv() | !isVmulVx() | !isVmulhVv() | !isVmulhVx() | !isVmulhsuVv() | !isVmulhsuVx() | !isVmulhuVv() | !isVmulhuVx() | !isVmvSX() | !isVmvVI() | !isVmvVV() | !isVmvVX() | !isVmvXS() | !isVmv1rV() | !isVmv2rV() | !isVmv4rV() | !isVmv8rV() | !isVmxnorMm() | !isVmxorMm() | !isVnclipWi() | !isVnclipWv() | !isVnclipWx() | !isVnclipuWi() | !isVnclipuWv() | !isVnclipuWx() | !isVnmsacVv() | !isVnmsacVx() | !isVnmsubVv() | !isVnmsubVx() | !isVnsraWi() | !isVnsraWv() | !isVnsraWx() | !isVnsrlWi() | !isVnsrlWv() | !isVnsrlWx() | !isVorVi() | !isVorVv() | !isVorVx() | !isVredandVs() | !isVredmaxVs() | !isVredmaxuVs() | !isVredminVs() | !isVredminuVs() | !isVredorVs() | !isVredsumVs() | !isVredxorVs() | !isVremVv() | !isVremVx() | !isVremuVv() | !isVremuVx() | !isVrgatherVi() | !isVrgatherVv() | !isVrgatherVx() | !isVrgatherei16Vv() | !isVrsubVi() | !isVrsubVx() | !isVs1rV() | !isVs2rV() | !isVs4rV() | !isVs8rV() | !isVsaddVi() | !isVsaddVv() | !isVsaddVx() | !isVsadduVi() | !isVsadduVv() | !isVsadduVx() | !isVsbcVvm() | !isVsbcVxm() | !isVse16V() | !isVse32V() | !isVse64V() | !isVse8V() | !isVslide1downVx() | !isVslide1upVx() | !isVslidedownVi() | !isVslidedownVx() | !isVslideupVi() | !isVslideupVx() | !isVsllVi() | !isVsllVv() | !isVsllVx() | !isVsmV() | !isVsmulVv() | !isVsmulVx() | !isVsoxei16V() | !isVsoxei32V() | !isVsoxei64V() | !isVsoxei8V() | !isVsraVi() | !isVsraVv() | !isVsraVx() | !isVsrlVi() | !isVsrlVv() | !isVsrlVx() | !isVsse16V() | !isVsse32V() | !isVsse64V() | !isVsse8V() | !isVssraVi() | !isVssraVv() | !isVssraVx() | !isVssrlVi() | !isVssrlVv() | !isVssrlVx() | !isVssubVv() | !isVssubVx() | !isVssubuVv() | !isVssubuVx() | !isVsubVv() | !isVsubVx() | !isVsuxei16V() | !isVsuxei32V() | !isVsuxei64V() | !isVsuxei8V() | !isVwaddVv() | !isVwaddVx() | !isVwaddWv() | !isVwaddWx() | !isVwadduVv() | !isVwadduVx() | !isVwadduWv() | !isVwadduWx() | !isVwmaccVv() | !isVwmaccVx() | !isVwmaccsuVv() | !isVwmaccsuVx() | !isVwmaccuVv() | !isVwmaccuVx() | !isVwmaccusVx() | !isVwmulVv() | !isVwmulVx() | !isVwmulsuVv() | !isVwmulsuVx() | !isVwmuluVv() | !isVwmuluVx() | !isVwredsumVs() | !isVwredsumuVs() | !isVwsubVv() | !isVwsubVx() | !isVwsubWv() | !isVwsubWx() | !isVwsubuVv() | !isVwsubuVx() | !isVwsubuWv() | !isVwsubuWx() | !isVxorVi() | !isVxorVv() | !isVxorVx())
def isSpecial()(using Arena, Context, Block, Index, Recipe): Ref[Bool] = (isVcompressVm() | isVcpopM() | isVfirstM() | isVfmvFS() | isVfmvSF() | isVfredmaxVs() | isVfredminVs() | isVfredosumVs() | isVfredusumVs() | isVfslide1downVf() | isVfslide1upVf() | isVfwredosumVs() | isVfwredusumVs() | isViotaM() | isVloxei16V() | isVloxei32V() | isVloxei64V() | isVloxei8V() | isVluxei16V() | isVluxei32V() | isVluxei64V() | isVluxei8V() | isVmadcVi() | isVmadcVim() | isVmadcVv() | isVmadcVvm() | isVmadcVx() | isVmadcVxm() | isVmfeqVf() | isVmfeqVv() | isVmfgeVf() | isVmfgtVf() | isVmfleVf() | isVmfleVv() | isVmfltVf() | isVmfltVv() | isVmfneVf() | isVmfneVv() | isVmsbcVv() | isVmsbcVvm() | isVmsbcVx() | isVmsbcVxm() | isVmsbfM() | isVmseqVi() | isVmseqVv() | isVmseqVx() | isVmsgtVi() | isVmsgtVx() | isVmsgtuVi() | isVmsgtuVx() | isVmsifM() | isVmsleVi() | isVmsleVv() | isVmsleVx() | isVmsleuVi() | isVmsleuVv() | isVmsleuVx() | isVmsltVv() | isVmsltVx() | isVmsltuVv() | isVmsltuVx() | isVmsneVi() | isVmsneVv() | isVmsneVx() | isVmsofM() | isVmvSX() | isVmvXS() | isVredandVs() | isVredmaxVs() | isVredmaxuVs() | isVredminVs() | isVredminuVs() | isVredorVs() | isVredsumVs() | isVredxorVs() | isVrgatherVv() | isVrgatherei16Vv() | isVsextVf2() | isVsextVf4() | isVsextVf8() | isVslide1downVx() | isVslide1upVx() | isVslidedownVi() | isVslidedownVx() | isVslideupVi() | isVslideupVx() | isVsoxei16V() | isVsoxei32V() | isVsoxei64V() | isVsoxei8V() | isVsuxei16V() | isVsuxei32V() | isVsuxei64V() | isVsuxei8V() | isVwredsumVs() | isVwredsumuVs() | isVzextVf2() | isVzextVf4() | isVzextVf8()) & (!isVaaddVv() | !isVaaddVx() | !isVaadduVv() | !isVaadduVx() | !isVadcVim() | !isVadcVvm() | !isVadcVxm() | !isVaddVi() | !isVaddVv() | !isVaddVx() | !isVandVi() | !isVandVv() | !isVandVx() | !isVasubVv() | !isVasubVx() | !isVasubuVv() | !isVasubuVx() | !isVdivVv() | !isVdivVx() | !isVdivuVv() | !isVdivuVx() | !isVfaddVf() | !isVfaddVv() | !isVfclassV() | !isVfcvtFXV() | !isVfcvtFXuV() | !isVfcvtRtzXFV() | !isVfcvtRtzXuFV() | !isVfcvtXFV() | !isVfcvtXuFV() | !isVfdivVf() | !isVfdivVv() | !isVfmaccVf() | !isVfmaccVv() | !isVfmaddVf() | !isVfmaddVv() | !isVfmaxVf() | !isVfmaxVv() | !isVfmergeVfm() | !isVfminVf() | !isVfminVv() | !isVfmsacVf() | !isVfmsacVv() | !isVfmsubVf() | !isVfmsubVv() | !isVfmulVf() | !isVfmulVv() | !isVfmvVF() | !isVfncvtFFW() | !isVfncvtFXW() | !isVfncvtFXuW() | !isVfncvtRodFFW() | !isVfncvtRtzXFW() | !isVfncvtRtzXuFW() | !isVfncvtXFW() | !isVfncvtXuFW() | !isVfnmaccVf() | !isVfnmaccVv() | !isVfnmaddVf() | !isVfnmaddVv() | !isVfnmsacVf() | !isVfnmsacVv() | !isVfnmsubVf() | !isVfnmsubVv() | !isVfrdivVf() | !isVfrec7V() | !isVfrsqrt7V() | !isVfrsubVf() | !isVfsgnjVf() | !isVfsgnjVv() | !isVfsgnjnVf() | !isVfsgnjnVv() | !isVfsgnjxVf() | !isVfsgnjxVv() | !isVfsqrtV() | !isVfsubVf() | !isVfsubVv() | !isVfwaddVf() | !isVfwaddVv() | !isVfwaddWf() | !isVfwaddWv() | !isVfwcvtFFV() | !isVfwcvtFXV() | !isVfwcvtFXuV() | !isVfwcvtRtzXFV() | !isVfwcvtRtzXuFV() | !isVfwcvtXFV() | !isVfwcvtXuFV() | !isVfwmaccVf() | !isVfwmaccVv() | !isVfwmsacVf() | !isVfwmsacVv() | !isVfwmulVf() | !isVfwmulVv() | !isVfwnmaccVf() | !isVfwnmaccVv() | !isVfwnmsacVf() | !isVfwnmsacVv() | !isVfwsubVf() | !isVfwsubVv() | !isVfwsubWf() | !isVfwsubWv() | !isVidV() | !isVl1re16V() | !isVl1re32V() | !isVl1re64V() | !isVl1re8V() | !isVl2re16V() | !isVl2re32V() | !isVl2re64V() | !isVl2re8V() | !isVl4re16V() | !isVl4re32V() | !isVl4re64V() | !isVl4re8V() | !isVl8re16V() | !isVl8re32V() | !isVl8re64V() | !isVl8re8V() | !isVle16V() | !isVle16ffV() | !isVle32V() | !isVle32ffV() | !isVle64V() | !isVle64ffV() | !isVle8V() | !isVle8ffV() | !isVlmV() | !isVlse16V() | !isVlse32V() | !isVlse64V() | !isVlse8V() | !isVmaccVv() | !isVmaccVx() | !isVmaddVv() | !isVmaddVx() | !isVmandMm() | !isVmandnMm() | !isVmaxVv() | !isVmaxVx() | !isVmaxuVv() | !isVmaxuVx() | !isVmergeVim() | !isVmergeVvm() | !isVmergeVxm() | !isVminVv() | !isVminVx() | !isVminuVv() | !isVminuVx() | !isVmnandMm() | !isVmnorMm() | !isVmorMm() | !isVmornMm() | !isVmulVv() | !isVmulVx() | !isVmulhVv() | !isVmulhVx() | !isVmulhsuVv() | !isVmulhsuVx() | !isVmulhuVv() | !isVmulhuVx() | !isVmvVI() | !isVmvVV() | !isVmvVX() | !isVmv1rV() | !isVmv2rV() | !isVmv4rV() | !isVmv8rV() | !isVmxnorMm() | !isVmxorMm() | !isVnclipWi() | !isVnclipWv() | !isVnclipWx() | !isVnclipuWi() | !isVnclipuWv() | !isVnclipuWx() | !isVnmsacVv() | !isVnmsacVx() | !isVnmsubVv() | !isVnmsubVx() | !isVnsraWi() | !isVnsraWv() | !isVnsraWx() | !isVnsrlWi() | !isVnsrlWv() | !isVnsrlWx() | !isVorVi() | !isVorVv() | !isVorVx() | !isVremVv() | !isVremVx() | !isVremuVv() | !isVremuVx() | !isVrgatherVi() | !isVrgatherVx() | !isVrsubVi() | !isVrsubVx() | !isVs1rV() | !isVs2rV() | !isVs4rV() | !isVs8rV() | !isVsaddVi() | !isVsaddVv() | !isVsaddVx() | !isVsadduVi() | !isVsadduVv() | !isVsadduVx() | !isVsbcVvm() | !isVsbcVxm() | !isVse16V() | !isVse32V() | !isVse64V() | !isVse8V() | !isVsllVi() | !isVsllVv() | !isVsllVx() | !isVsmV() | !isVsmulVv() | !isVsmulVx() | !isVsraVi() | !isVsraVv() | !isVsraVx() | !isVsrlVi() | !isVsrlVv() | !isVsrlVx() | !isVsse16V() | !isVsse32V() | !isVsse64V() | !isVsse8V() | !isVssraVi() | !isVssraVv() | !isVssraVx() | !isVssrlVi() | !isVssrlVv() | !isVssrlVx() | !isVssubVv() | !isVssubVx() | !isVssubuVv() | !isVssubuVx() | !isVsubVv() | !isVsubVx() | !isVwaddVv() | !isVwaddVx() | !isVwaddWv() | !isVwaddWx() | !isVwadduVv() | !isVwadduVx() | !isVwadduWv() | !isVwadduWx() | !isVwmaccVv() | !isVwmaccVx() | !isVwmaccsuVv() | !isVwmaccsuVx() | !isVwmaccuVv() | !isVwmaccuVx() | !isVwmaccusVx() | !isVwmulVv() | !isVwmulVx() | !isVwmulsuVv() | !isVwmulsuVx() | !isVwmuluVv() | !isVwmuluVx() | !isVwsubVv() | !isVwsubVx() | !isVwsubWv() | !isVwsubWx() | !isVwsubuVv() | !isVwsubuVx() | !isVwsubuWv() | !isVwsubuWx() | !isVxorVi() | !isVxorVv() | !isVxorVx())
def isWidenreduce()(using Arena, Context, Block, Index, Recipe): Ref[Bool] = (isVwredsumVs() | isVwredsumuVs()) & (!isVaaddVv() | !isVaaddVx() | !isVaadduVv() | !isVaadduVx() | !isVadcVim() | !isVadcVvm() | !isVadcVxm() | !isVaddVi() | !isVaddVv() | !isVaddVx() | !isVandVi() | !isVandVv() | !isVandVx() | !isVasubVv() | !isVasubVx() | !isVasubuVv() | !isVasubuVx() | !isVcompressVm() | !isVdivVv() | !isVdivVx() | !isVdivuVv() | !isVdivuVx() | !isVfaddVf() | !isVfaddVv() | !isVfdivVf() | !isVfdivVv() | !isVfmaccVf() | !isVfmaccVv() | !isVfmaddVf() | !isVfmaddVv() | !isVfmaxVf() | !isVfmaxVv() | !isVfmergeVfm() | !isVfminVf() | !isVfminVv() | !isVfmsacVf() | !isVfmsacVv() | !isVfmsubVf() | !isVfmsubVv() | !isVfmulVf() | !isVfmulVv() | !isVfmvVF() | !isVfnmaccVf() | !isVfnmaccVv() | !isVfnmaddVf() | !isVfnmaddVv() | !isVfnmsacVf() | !isVfnmsacVv() | !isVfnmsubVf() | !isVfnmsubVv() | !isVfrdivVf() | !isVfredmaxVs() | !isVfredminVs() | !isVfredosumVs() | !isVfredusumVs() | !isVfrsubVf() | !isVfsgnjVf() | !isVfsgnjVv() | !isVfsgnjnVf() | !isVfsgnjnVv() | !isVfsgnjxVf() | !isVfsgnjxVv() | !isVfslide1downVf() | !isVfslide1upVf() | !isVfsubVf() | !isVfsubVv() | !isVfwaddVf() | !isVfwaddVv() | !isVfwaddWf() | !isVfwaddWv() | !isVfwmaccVf() | !isVfwmaccVv() | !isVfwmsacVf() | !isVfwmsacVv() | !isVfwmulVf() | !isVfwmulVv() | !isVfwnmaccVf() | !isVfwnmaccVv() | !isVfwnmsacVf() | !isVfwnmsacVv() | !isVfwredosumVs() | !isVfwredusumVs() | !isVfwsubVf() | !isVfwsubVv() | !isVfwsubWf() | !isVfwsubWv() | !isVl1re16V() | !isVl1re32V() | !isVl1re64V() | !isVl1re8V() | !isVl2re16V() | !isVl2re32V() | !isVl2re64V() | !isVl2re8V() | !isVl4re16V() | !isVl4re32V() | !isVl4re64V() | !isVl4re8V() | !isVl8re16V() | !isVl8re32V() | !isVl8re64V() | !isVl8re8V() | !isVle16V() | !isVle16ffV() | !isVle32V() | !isVle32ffV() | !isVle64V() | !isVle64ffV() | !isVle8V() | !isVle8ffV() | !isVlmV() | !isVloxei16V() | !isVloxei32V() | !isVloxei64V() | !isVloxei8V() | !isVlse16V() | !isVlse32V() | !isVlse64V() | !isVlse8V() | !isVluxei16V() | !isVluxei32V() | !isVluxei64V() | !isVluxei8V() | !isVmaccVv() | !isVmaccVx() | !isVmadcVi() | !isVmadcVim() | !isVmadcVv() | !isVmadcVvm() | !isVmadcVx() | !isVmadcVxm() | !isVmaddVv() | !isVmaddVx() | !isVmandMm() | !isVmandnMm() | !isVmaxVv() | !isVmaxVx() | !isVmaxuVv() | !isVmaxuVx() | !isVmergeVim() | !isVmergeVvm() | !isVmergeVxm() | !isVmfeqVf() | !isVmfeqVv() | !isVmfgeVf() | !isVmfgtVf() | !isVmfleVf() | !isVmfleVv() | !isVmfltVf() | !isVmfltVv() | !isVmfneVf() | !isVmfneVv() | !isVminVv() | !isVminVx() | !isVminuVv() | !isVminuVx() | !isVmnandMm() | !isVmnorMm() | !isVmorMm() | !isVmornMm() | !isVmsbcVv() | !isVmsbcVvm() | !isVmsbcVx() | !isVmsbcVxm() | !isVmseqVi() | !isVmseqVv() | !isVmseqVx() | !isVmsgtVi() | !isVmsgtVx() | !isVmsgtuVi() | !isVmsgtuVx() | !isVmsleVi() | !isVmsleVv() | !isVmsleVx() | !isVmsleuVi() | !isVmsleuVv() | !isVmsleuVx() | !isVmsltVv() | !isVmsltVx() | !isVmsltuVv() | !isVmsltuVx() | !isVmsneVi() | !isVmsneVv() | !isVmsneVx() | !isVmulVv() | !isVmulVx() | !isVmulhVv() | !isVmulhVx() | !isVmulhsuVv() | !isVmulhsuVx() | !isVmulhuVv() | !isVmulhuVx() | !isVmvVI() | !isVmvVV() | !isVmvVX() | !isVmv1rV() | !isVmv2rV() | !isVmv4rV() | !isVmv8rV() | !isVmxnorMm() | !isVmxorMm() | !isVnclipWi() | !isVnclipWv() | !isVnclipWx() | !isVnclipuWi() | !isVnclipuWv() | !isVnclipuWx() | !isVnmsacVv() | !isVnmsacVx() | !isVnmsubVv() | !isVnmsubVx() | !isVnsraWi() | !isVnsraWv() | !isVnsraWx() | !isVnsrlWi() | !isVnsrlWv() | !isVnsrlWx() | !isVorVi() | !isVorVv() | !isVorVx() | !isVredandVs() | !isVredmaxVs() | !isVredmaxuVs() | !isVredminVs() | !isVredminuVs() | !isVredorVs() | !isVredsumVs() | !isVredxorVs() | !isVremVv() | !isVremVx() | !isVremuVv() | !isVremuVx() | !isVrgatherVi() | !isVrgatherVv() | !isVrgatherVx() | !isVrgatherei16Vv() | !isVrsubVi() | !isVrsubVx() | !isVs1rV() | !isVs2rV() | !isVs4rV() | !isVs8rV() | !isVsaddVi() | !isVsaddVv() | !isVsaddVx() | !isVsadduVi() | !isVsadduVv() | !isVsadduVx() | !isVsbcVvm() | !isVsbcVxm() | !isVse16V() | !isVse32V() | !isVse64V() | !isVse8V() | !isVslide1downVx() | !isVslide1upVx() | !isVslidedownVi() | !isVslidedownVx() | !isVslideupVi() | !isVslideupVx() | !isVsllVi() | !isVsllVv() | !isVsllVx() | !isVsmV() | !isVsmulVv() | !isVsmulVx() | !isVsoxei16V() | !isVsoxei32V() | !isVsoxei64V() | !isVsoxei8V() | !isVsraVi() | !isVsraVv() | !isVsraVx() | !isVsrlVi() | !isVsrlVv() | !isVsrlVx() | !isVsse16V() | !isVsse32V() | !isVsse64V() | !isVsse8V() | !isVssraVi() | !isVssraVv() | !isVssraVx() | !isVssrlVi() | !isVssrlVv() | !isVssrlVx() | !isVssubVv() | !isVssubVx() | !isVssubuVv() | !isVssubuVx() | !isVsubVv() | !isVsubVx() | !isVsuxei16V() | !isVsuxei32V() | !isVsuxei64V() | !isVsuxei8V() | !isVwaddVv() | !isVwaddVx() | !isVwaddWv() | !isVwaddWx() | !isVwadduVv() | !isVwadduVx() | !isVwadduWv() | !isVwadduWx() | !isVwmaccVv() | !isVwmaccVx() | !isVwmaccsuVv() | !isVwmaccsuVx() | !isVwmaccuVv() | !isVwmaccuVx() | !isVwmaccusVx() | !isVwmulVv() | !isVwmulVx() | !isVwmulsuVv() | !isVwmulsuVx() | !isVwmuluVv() | !isVwmuluVx() | !isVwsubVv() | !isVwsubVx() | !isVwsubWv() | !isVwsubWx() | !isVwsubuVv() | !isVwsubuVx() | !isVwsubuWv() | !isVwsubuWx() | !isVxorVi() | !isVxorVv() | !isVxorVx())
def isSreadvd()(using Arena, Context, Block, Index, Recipe): Ref[Bool] = (isVaaddVv() | isVaaddVx() | isVaadduVv() | isVaadduVx() | isVadcVim() | isVadcVvm() | isVadcVxm() | isVaddVi() | isVaddVv() | isVaddVx() | isVandVi() | isVandVv() | isVandVx() | isVasubVv() | isVasubVx() | isVasubuVv() | isVasubuVx() | isVcompressVm() | isVdivVv() | isVdivVx() | isVdivuVv() | isVdivuVx() | isVfaddVf() | isVfaddVv() | isVfclassV() | isVfcvtFXV() | isVfcvtFXuV() | isVfcvtRtzXFV() | isVfcvtRtzXuFV() | isVfcvtXFV() | isVfcvtXuFV() | isVfdivVf() | isVfdivVv() | isVfmaxVf() | isVfmaxVv() | isVfmergeVfm() | isVfminVf() | isVfminVv() | isVfmulVf() | isVfmulVv() | isVfmvFS() | isVfmvSF() | isVfmvVF() | isVfncvtFFW() | isVfncvtFXW() | isVfncvtFXuW() | isVfncvtRodFFW() | isVfncvtRtzXFW() | isVfncvtRtzXuFW() | isVfncvtXFW() | isVfncvtXuFW() | isVfrdivVf() | isVfrec7V() | isVfredmaxVs() | isVfredminVs() | isVfredosumVs() | isVfredusumVs() | isVfrsqrt7V() | isVfrsubVf() | isVfsgnjVf() | isVfsgnjVv() | isVfsgnjnVf() | isVfsgnjnVv() | isVfsgnjxVf() | isVfsgnjxVv() | isVfslide1downVf() | isVfslide1upVf() | isVfsqrtV() | isVfsubVf() | isVfsubVv() | isVfwaddVf() | isVfwaddVv() | isVfwaddWf() | isVfwaddWv() | isVfwcvtFFV() | isVfwcvtFXV() | isVfwcvtFXuV() | isVfwcvtRtzXFV() | isVfwcvtRtzXuFV() | isVfwcvtXFV() | isVfwcvtXuFV() | isVfwmaccVf() | isVfwmaccVv() | isVfwmsacVf() | isVfwmsacVv() | isVfwmulVf() | isVfwmulVv() | isVfwnmaccVf() | isVfwnmaccVv() | isVfwnmsacVf() | isVfwnmsacVv() | isVfwredosumVs() | isVfwredusumVs() | isVfwsubVf() | isVfwsubVv() | isVfwsubWf() | isVfwsubWv() | isVidV() | isVmadcVi() | isVmadcVim() | isVmadcVv() | isVmadcVvm() | isVmadcVx() | isVmadcVxm() | isVmaxVv() | isVmaxVx() | isVmaxuVv() | isVmaxuVx() | isVmergeVim() | isVmergeVvm() | isVmergeVxm() | isVmfeqVf() | isVmfeqVv() | isVmfgeVf() | isVmfgtVf() | isVmfleVf() | isVmfleVv() | isVmfltVf() | isVmfltVv() | isVmfneVf() | isVmfneVv() | isVminVv() | isVminVx() | isVminuVv() | isVminuVx() | isVmsbcVv() | isVmsbcVvm() | isVmsbcVx() | isVmsbcVxm() | isVmseqVi() | isVmseqVv() | isVmseqVx() | isVmsgtVi() | isVmsgtVx() | isVmsgtuVi() | isVmsgtuVx() | isVmsleVi() | isVmsleVv() | isVmsleVx() | isVmsleuVi() | isVmsleuVv() | isVmsleuVx() | isVmsltVv() | isVmsltVx() | isVmsltuVv() | isVmsltuVx() | isVmsneVi() | isVmsneVv() | isVmsneVx() | isVmulVv() | isVmulVx() | isVmulhVv() | isVmulhVx() | isVmulhsuVv() | isVmulhsuVx() | isVmulhuVv() | isVmulhuVx() | isVmvSX() | isVmvVI() | isVmvVV() | isVmvVX() | isVmvXS() | isVmv1rV() | isVmv2rV() | isVmv4rV() | isVmv8rV() | isVnclipWi() | isVnclipWv() | isVnclipWx() | isVnclipuWi() | isVnclipuWv() | isVnclipuWx() | isVnsraWi() | isVnsraWv() | isVnsraWx() | isVnsrlWi() | isVnsrlWv() | isVnsrlWx() | isVorVi() | isVorVv() | isVorVx() | isVredandVs() | isVredmaxVs() | isVredmaxuVs() | isVredminVs() | isVredminuVs() | isVredorVs() | isVredsumVs() | isVredxorVs() | isVremVv() | isVremVx() | isVremuVv() | isVremuVx() | isVrgatherVi() | isVrgatherVv() | isVrgatherVx() | isVrgatherei16Vv() | isVrsubVi() | isVrsubVx() | isVsaddVi() | isVsaddVv() | isVsaddVx() | isVsadduVi() | isVsadduVv() | isVsadduVx() | isVsbcVvm() | isVsbcVxm() | isVsextVf2() | isVsextVf4() | isVsextVf8() | isVslide1downVx() | isVslide1upVx() | isVslidedownVi() | isVslidedownVx() | isVslideupVi() | isVslideupVx() | isVsllVi() | isVsllVv() | isVsllVx() | isVsmulVv() | isVsmulVx() | isVsraVi() | isVsraVv() | isVsraVx() | isVsrlVi() | isVsrlVv() | isVsrlVx() | isVssraVi() | isVssraVv() | isVssraVx() | isVssrlVi() | isVssrlVv() | isVssrlVx() | isVssubVv() | isVssubVx() | isVssubuVv() | isVssubuVx() | isVsubVv() | isVsubVx() | isVwaddVv() | isVwaddVx() | isVwaddWv() | isVwaddWx() | isVwadduVv() | isVwadduVx() | isVwadduWv() | isVwadduWx() | isVwmaccVv() | isVwmaccVx() | isVwmaccsuVv() | isVwmaccsuVx() | isVwmaccuVv() | isVwmaccuVx() | isVwmaccusVx() | isVwmulVv() | isVwmulVx() | isVwmulsuVv() | isVwmulsuVx() | isVwmuluVv() | isVwmuluVx() | isVwredsumVs() | isVwredsumuVs() | isVwsubVv() | isVwsubVx() | isVwsubWv() | isVwsubWx() | isVwsubuVv() | isVwsubuVx() | isVwsubuWv() | isVwsubuWx() | isVxorVi() | isVxorVv() | isVxorVx() | isVzextVf2() | isVzextVf4() | isVzextVf8()) & (!isVcpopM() | !isVfirstM() | !isVfmaccVf() | !isVfmaccVv() | !isVfmaddVf() | !isVfmaddVv() | !isVfmsacVf() | !isVfmsacVv() | !isVfmsubVf() | !isVfmsubVv() | !isVfnmaccVf() | !isVfnmaccVv() | !isVfnmaddVf() | !isVfnmaddVv() | !isVfnmsacVf() | !isVfnmsacVv() | !isVfnmsubVf() | !isVfnmsubVv() | !isViotaM() | !isVl1re16V() | !isVl1re32V() | !isVl1re64V() | !isVl1re8V() | !isVl2re16V() | !isVl2re32V() | !isVl2re64V() | !isVl2re8V() | !isVl4re16V() | !isVl4re32V() | !isVl4re64V() | !isVl4re8V() | !isVl8re16V() | !isVl8re32V() | !isVl8re64V() | !isVl8re8V() | !isVle16V() | !isVle16ffV() | !isVle32V() | !isVle32ffV() | !isVle64V() | !isVle64ffV() | !isVle8V() | !isVle8ffV() | !isVlmV() | !isVloxei16V() | !isVloxei32V() | !isVloxei64V() | !isVloxei8V() | !isVlse16V() | !isVlse32V() | !isVlse64V() | !isVlse8V() | !isVluxei16V() | !isVluxei32V() | !isVluxei64V() | !isVluxei8V() | !isVmaccVv() | !isVmaccVx() | !isVmaddVv() | !isVmaddVx() | !isVmandMm() | !isVmandnMm() | !isVmnandMm() | !isVmnorMm() | !isVmorMm() | !isVmornMm() | !isVmsbfM() | !isVmsifM() | !isVmsofM() | !isVmxnorMm() | !isVmxorMm() | !isVnmsacVv() | !isVnmsacVx() | !isVnmsubVv() | !isVnmsubVx() | !isVs1rV() | !isVs2rV() | !isVs4rV() | !isVs8rV() | !isVse16V() | !isVse32V() | !isVse64V() | !isVse8V() | !isVsmV() | !isVsoxei16V() | !isVsoxei32V() | !isVsoxei64V() | !isVsoxei8V() | !isVsse16V() | !isVsse32V() | !isVsse64V() | !isVsse8V() | !isVsuxei16V() | !isVsuxei32V() | !isVsuxei64V() | !isVsuxei8V())
def isMulticycle()(using Arena, Context, Block, Index, Recipe): Ref[Bool] = (isVdivVv() | isVdivVx() | isVdivuVv() | isVdivuVx() | isVfaddVf() | isVfaddVv() | isVfclassV() | isVfcvtFXV() | isVfcvtFXuV() | isVfcvtRtzXFV() | isVfcvtRtzXuFV() | isVfcvtXFV() | isVfcvtXuFV() | isVfdivVf() | isVfdivVv() | isVfmaccVf() | isVfmaccVv() | isVfmaddVf() | isVfmaddVv() | isVfmaxVf() | isVfmaxVv() | isVfminVf() | isVfminVv() | isVfmsacVf() | isVfmsacVv() | isVfmsubVf() | isVfmsubVv() | isVfmulVf() | isVfmulVv() | isVfmvFS() | isVfncvtFFW() | isVfncvtFXW() | isVfncvtFXuW() | isVfncvtRodFFW() | isVfncvtRtzXFW() | isVfncvtRtzXuFW() | isVfncvtXFW() | isVfncvtXuFW() | isVfnmaccVf() | isVfnmaccVv() | isVfnmaddVf() | isVfnmaddVv() | isVfnmsacVf() | isVfnmsacVv() | isVfnmsubVf() | isVfnmsubVv() | isVfrdivVf() | isVfrec7V() | isVfredmaxVs() | isVfredminVs() | isVfredosumVs() | isVfredusumVs() | isVfrsqrt7V() | isVfrsubVf() | isVfsgnjVf() | isVfsgnjVv() | isVfsgnjnVf() | isVfsgnjnVv() | isVfsgnjxVf() | isVfsgnjxVv() | isVfsqrtV() | isVfsubVf() | isVfsubVv() | isVfwaddVf() | isVfwaddVv() | isVfwaddWf() | isVfwaddWv() | isVfwcvtFFV() | isVfwcvtFXV() | isVfwcvtFXuV() | isVfwcvtRtzXFV() | isVfwcvtRtzXuFV() | isVfwcvtXFV() | isVfwcvtXuFV() | isVfwmaccVf() | isVfwmaccVv() | isVfwmsacVf() | isVfwmsacVv() | isVfwmulVf() | isVfwmulVv() | isVfwnmaccVf() | isVfwnmaccVv() | isVfwnmsacVf() | isVfwnmsacVv() | isVfwredosumVs() | isVfwredusumVs() | isVfwsubVf() | isVfwsubVv() | isVfwsubWf() | isVfwsubWv() | isVmfeqVf() | isVmfeqVv() | isVmfgeVf() | isVmfgtVf() | isVmfleVf() | isVmfleVv() | isVmfltVf() | isVmfltVv() | isVmfneVf() | isVmfneVv() | isVremVv() | isVremVx() | isVremuVv() | isVremuVx()) & (!isVaaddVv() | !isVaaddVx() | !isVaadduVv() | !isVaadduVx() | !isVadcVim() | !isVadcVvm() | !isVadcVxm() | !isVaddVi() | !isVaddVv() | !isVaddVx() | !isVandVi() | !isVandVv() | !isVandVx() | !isVasubVv() | !isVasubVx() | !isVasubuVv() | !isVasubuVx() | !isVcompressVm() | !isVcpopM() | !isVfirstM() | !isVfmergeVfm() | !isVfmvSF() | !isVfmvVF() | !isVfslide1downVf() | !isVfslide1upVf() | !isVidV() | !isViotaM() | !isVl1re16V() | !isVl1re32V() | !isVl1re64V() | !isVl1re8V() | !isVl2re16V() | !isVl2re32V() | !isVl2re64V() | !isVl2re8V() | !isVl4re16V() | !isVl4re32V() | !isVl4re64V() | !isVl4re8V() | !isVl8re16V() | !isVl8re32V() | !isVl8re64V() | !isVl8re8V() | !isVle16V() | !isVle16ffV() | !isVle32V() | !isVle32ffV() | !isVle64V() | !isVle64ffV() | !isVle8V() | !isVle8ffV() | !isVlmV() | !isVloxei16V() | !isVloxei32V() | !isVloxei64V() | !isVloxei8V() | !isVlse16V() | !isVlse32V() | !isVlse64V() | !isVlse8V() | !isVluxei16V() | !isVluxei32V() | !isVluxei64V() | !isVluxei8V() | !isVmaccVv() | !isVmaccVx() | !isVmadcVi() | !isVmadcVim() | !isVmadcVv() | !isVmadcVvm() | !isVmadcVx() | !isVmadcVxm() | !isVmaddVv() | !isVmaddVx() | !isVmandMm() | !isVmandnMm() | !isVmaxVv() | !isVmaxVx() | !isVmaxuVv() | !isVmaxuVx() | !isVmergeVim() | !isVmergeVvm() | !isVmergeVxm() | !isVminVv() | !isVminVx() | !isVminuVv() | !isVminuVx() | !isVmnandMm() | !isVmnorMm() | !isVmorMm() | !isVmornMm() | !isVmsbcVv() | !isVmsbcVvm() | !isVmsbcVx() | !isVmsbcVxm() | !isVmsbfM() | !isVmseqVi() | !isVmseqVv() | !isVmseqVx() | !isVmsgtVi() | !isVmsgtVx() | !isVmsgtuVi() | !isVmsgtuVx() | !isVmsifM() | !isVmsleVi() | !isVmsleVv() | !isVmsleVx() | !isVmsleuVi() | !isVmsleuVv() | !isVmsleuVx() | !isVmsltVv() | !isVmsltVx() | !isVmsltuVv() | !isVmsltuVx() | !isVmsneVi() | !isVmsneVv() | !isVmsneVx() | !isVmsofM() | !isVmulVv() | !isVmulVx() | !isVmulhVv() | !isVmulhVx() | !isVmulhsuVv() | !isVmulhsuVx() | !isVmulhuVv() | !isVmulhuVx() | !isVmvSX() | !isVmvVI() | !isVmvVV() | !isVmvVX() | !isVmvXS() | !isVmv1rV() | !isVmv2rV() | !isVmv4rV() | !isVmv8rV() | !isVmxnorMm() | !isVmxorMm() | !isVnclipWi() | !isVnclipWv() | !isVnclipWx() | !isVnclipuWi() | !isVnclipuWv() | !isVnclipuWx() | !isVnmsacVv() | !isVnmsacVx() | !isVnmsubVv() | !isVnmsubVx() | !isVnsraWi() | !isVnsraWv() | !isVnsraWx() | !isVnsrlWi() | !isVnsrlWv() | !isVnsrlWx() | !isVorVi() | !isVorVv() | !isVorVx() | !isVredandVs() | !isVredmaxVs() | !isVredmaxuVs() | !isVredminVs() | !isVredminuVs() | !isVredorVs() | !isVredsumVs() | !isVredxorVs() | !isVrgatherVi() | !isVrgatherVv() | !isVrgatherVx() | !isVrgatherei16Vv() | !isVrsubVi() | !isVrsubVx() | !isVs1rV() | !isVs2rV() | !isVs4rV() | !isVs8rV() | !isVsaddVi() | !isVsaddVv() | !isVsaddVx() | !isVsadduVi() | !isVsadduVv() | !isVsadduVx() | !isVsbcVvm() | !isVsbcVxm() | !isVse16V() | !isVse32V() | !isVse64V() | !isVse8V() | !isVsextVf2() | !isVsextVf4() | !isVsextVf8() | !isVslide1downVx() | !isVslide1upVx() | !isVslidedownVi() | !isVslidedownVx() | !isVslideupVi() | !isVslideupVx() | !isVsllVi() | !isVsllVv() | !isVsllVx() | !isVsmV() | !isVsmulVv() | !isVsmulVx() | !isVsoxei16V() | !isVsoxei32V() | !isVsoxei64V() | !isVsoxei8V() | !isVsraVi() | !isVsraVv() | !isVsraVx() | !isVsrlVi() | !isVsrlVv() | !isVsrlVx() | !isVsse16V() | !isVsse32V() | !isVsse64V() | !isVsse8V() | !isVssraVi() | !isVssraVv() | !isVssraVx() | !isVssrlVi() | !isVssrlVv() | !isVssrlVx() | !isVssubVv() | !isVssubVx() | !isVssubuVv() | !isVssubuVx() | !isVsubVv() | !isVsubVx() | !isVsuxei16V() | !isVsuxei32V() | !isVsuxei64V() | !isVsuxei8V() | !isVwaddVv() | !isVwaddVx() | !isVwaddWv() | !isVwaddWx() | !isVwadduVv() | !isVwadduVx() | !isVwadduWv() | !isVwadduWx() | !isVwmaccVv() | !isVwmaccVx() | !isVwmaccsuVv() | !isVwmaccsuVx() | !isVwmaccuVv() | !isVwmaccuVx() | !isVwmaccusVx() | !isVwmulVv() | !isVwmulVx() | !isVwmulsuVv() | !isVwmulsuVx() | !isVwmuluVv() | !isVwmuluVx() | !isVwredsumVs() | !isVwredsumuVs() | !isVwsubVv() | !isVwsubVx() | !isVwsubWv() | !isVwsubWx() | !isVwsubuVv() | !isVwsubuVx() | !isVwsubuWv() | !isVwsubuWx() | !isVxorVi() | !isVxorVv() | !isVxorVx() | !isVzextVf2() | !isVzextVf4() | !isVzextVf8())
def isMaskdestination()(using Arena, Context, Block, Index, Recipe): Ref[Bool] = (isVmadcVi() | isVmadcVim() | isVmadcVv() | isVmadcVvm() | isVmadcVx() | isVmadcVxm() | isVmfeqVf() | isVmfeqVv() | isVmfgeVf() | isVmfgtVf() | isVmfleVf() | isVmfleVv() | isVmfltVf() | isVmfltVv() | isVmfneVf() | isVmfneVv() | isVmsbcVv() | isVmsbcVvm() | isVmsbcVx() | isVmsbcVxm() | isVmseqVi() | isVmseqVv() | isVmseqVx() | isVmsgtVi() | isVmsgtVx() | isVmsgtuVi() | isVmsgtuVx() | isVmsleVi() | isVmsleVv() | isVmsleVx() | isVmsleuVi() | isVmsleuVv() | isVmsleuVx() | isVmsltVv() | isVmsltVx() | isVmsltuVv() | isVmsltuVx() | isVmsneVi() | isVmsneVv() | isVmsneVx()) & (!isVaaddVv() | !isVaaddVx() | !isVaadduVv() | !isVaadduVx() | !isVadcVim() | !isVadcVvm() | !isVadcVxm() | !isVaddVi() | !isVaddVv() | !isVaddVx() | !isVandVi() | !isVandVv() | !isVandVx() | !isVasubVv() | !isVasubVx() | !isVasubuVv() | !isVasubuVx() | !isVcompressVm() | !isVcpopM() | !isVdivVv() | !isVdivVx() | !isVdivuVv() | !isVdivuVx() | !isVfaddVf() | !isVfaddVv() | !isVfclassV() | !isVfcvtFXV() | !isVfcvtFXuV() | !isVfcvtRtzXFV() | !isVfcvtRtzXuFV() | !isVfcvtXFV() | !isVfcvtXuFV() | !isVfdivVf() | !isVfdivVv() | !isVfirstM() | !isVfmaccVf() | !isVfmaccVv() | !isVfmaddVf() | !isVfmaddVv() | !isVfmaxVf() | !isVfmaxVv() | !isVfmergeVfm() | !isVfminVf() | !isVfminVv() | !isVfmsacVf() | !isVfmsacVv() | !isVfmsubVf() | !isVfmsubVv() | !isVfmulVf() | !isVfmulVv() | !isVfmvFS() | !isVfmvSF() | !isVfmvVF() | !isVfncvtFFW() | !isVfncvtFXW() | !isVfncvtFXuW() | !isVfncvtRodFFW() | !isVfncvtRtzXFW() | !isVfncvtRtzXuFW() | !isVfncvtXFW() | !isVfncvtXuFW() | !isVfnmaccVf() | !isVfnmaccVv() | !isVfnmaddVf() | !isVfnmaddVv() | !isVfnmsacVf() | !isVfnmsacVv() | !isVfnmsubVf() | !isVfnmsubVv() | !isVfrdivVf() | !isVfrec7V() | !isVfredmaxVs() | !isVfredminVs() | !isVfredosumVs() | !isVfredusumVs() | !isVfrsqrt7V() | !isVfrsubVf() | !isVfsgnjVf() | !isVfsgnjVv() | !isVfsgnjnVf() | !isVfsgnjnVv() | !isVfsgnjxVf() | !isVfsgnjxVv() | !isVfslide1downVf() | !isVfslide1upVf() | !isVfsqrtV() | !isVfsubVf() | !isVfsubVv() | !isVfwaddVf() | !isVfwaddVv() | !isVfwaddWf() | !isVfwaddWv() | !isVfwcvtFFV() | !isVfwcvtFXV() | !isVfwcvtFXuV() | !isVfwcvtRtzXFV() | !isVfwcvtRtzXuFV() | !isVfwcvtXFV() | !isVfwcvtXuFV() | !isVfwmaccVf() | !isVfwmaccVv() | !isVfwmsacVf() | !isVfwmsacVv() | !isVfwmulVf() | !isVfwmulVv() | !isVfwnmaccVf() | !isVfwnmaccVv() | !isVfwnmsacVf() | !isVfwnmsacVv() | !isVfwredosumVs() | !isVfwredusumVs() | !isVfwsubVf() | !isVfwsubVv() | !isVfwsubWf() | !isVfwsubWv() | !isVidV() | !isViotaM() | !isVl1re16V() | !isVl1re32V() | !isVl1re64V() | !isVl1re8V() | !isVl2re16V() | !isVl2re32V() | !isVl2re64V() | !isVl2re8V() | !isVl4re16V() | !isVl4re32V() | !isVl4re64V() | !isVl4re8V() | !isVl8re16V() | !isVl8re32V() | !isVl8re64V() | !isVl8re8V() | !isVle16V() | !isVle16ffV() | !isVle32V() | !isVle32ffV() | !isVle64V() | !isVle64ffV() | !isVle8V() | !isVle8ffV() | !isVlmV() | !isVloxei16V() | !isVloxei32V() | !isVloxei64V() | !isVloxei8V() | !isVlse16V() | !isVlse32V() | !isVlse64V() | !isVlse8V() | !isVluxei16V() | !isVluxei32V() | !isVluxei64V() | !isVluxei8V() | !isVmaccVv() | !isVmaccVx() | !isVmaddVv() | !isVmaddVx() | !isVmandMm() | !isVmandnMm() | !isVmaxVv() | !isVmaxVx() | !isVmaxuVv() | !isVmaxuVx() | !isVmergeVim() | !isVmergeVvm() | !isVmergeVxm() | !isVminVv() | !isVminVx() | !isVminuVv() | !isVminuVx() | !isVmnandMm() | !isVmnorMm() | !isVmorMm() | !isVmornMm() | !isVmsbfM() | !isVmsifM() | !isVmsofM() | !isVmulVv() | !isVmulVx() | !isVmulhVv() | !isVmulhVx() | !isVmulhsuVv() | !isVmulhsuVx() | !isVmulhuVv() | !isVmulhuVx() | !isVmvSX() | !isVmvVI() | !isVmvVV() | !isVmvVX() | !isVmvXS() | !isVmv1rV() | !isVmv2rV() | !isVmv4rV() | !isVmv8rV() | !isVmxnorMm() | !isVmxorMm() | !isVnclipWi() | !isVnclipWv() | !isVnclipWx() | !isVnclipuWi() | !isVnclipuWv() | !isVnclipuWx() | !isVnmsacVv() | !isVnmsacVx() | !isVnmsubVv() | !isVnmsubVx() | !isVnsraWi() | !isVnsraWv() | !isVnsraWx() | !isVnsrlWi() | !isVnsrlWv() | !isVnsrlWx() | !isVorVi() | !isVorVv() | !isVorVx() | !isVredandVs() | !isVredmaxVs() | !isVredmaxuVs() | !isVredminVs() | !isVredminuVs() | !isVredorVs() | !isVredsumVs() | !isVredxorVs() | !isVremVv() | !isVremVx() | !isVremuVv() | !isVremuVx() | !isVrgatherVi() | !isVrgatherVv() | !isVrgatherVx() | !isVrgatherei16Vv() | !isVrsubVi() | !isVrsubVx() | !isVs1rV() | !isVs2rV() | !isVs4rV() | !isVs8rV() | !isVsaddVi() | !isVsaddVv() | !isVsaddVx() | !isVsadduVi() | !isVsadduVv() | !isVsadduVx() | !isVsbcVvm() | !isVsbcVxm() | !isVse16V() | !isVse32V() | !isVse64V() | !isVse8V() | !isVsextVf2() | !isVsextVf4() | !isVsextVf8() | !isVslide1downVx() | !isVslide1upVx() | !isVslidedownVi() | !isVslidedownVx() | !isVslideupVi() | !isVslideupVx() | !isVsllVi() | !isVsllVv() | !isVsllVx() | !isVsmV() | !isVsmulVv() | !isVsmulVx() | !isVsoxei16V() | !isVsoxei32V() | !isVsoxei64V() | !isVsoxei8V() | !isVsraVi() | !isVsraVv() | !isVsraVx() | !isVsrlVi() | !isVsrlVv() | !isVsrlVx() | !isVsse16V() | !isVsse32V() | !isVsse64V() | !isVsse8V() | !isVssraVi() | !isVssraVv() | !isVssraVx() | !isVssrlVi() | !isVssrlVv() | !isVssrlVx() | !isVssubVv() | !isVssubVx() | !isVssubuVv() | !isVssubuVx() | !isVsubVv() | !isVsubVx() | !isVsuxei16V() | !isVsuxei32V() | !isVsuxei64V() | !isVsuxei8V() | !isVwaddVv() | !isVwaddVx() | !isVwaddWv() | !isVwaddWx() | !isVwadduVv() | !isVwadduVx() | !isVwadduWv() | !isVwadduWx() | !isVwmaccVv() | !isVwmaccVx() | !isVwmaccsuVv() | !isVwmaccsuVx() | !isVwmaccuVv() | !isVwmaccuVx() | !isVwmaccusVx() | !isVwmulVv() | !isVwmulVx() | !isVwmulsuVv() | !isVwmulsuVx() | !isVwmuluVv() | !isVwmuluVx() | !isVwredsumVs() | !isVwredsumuVs() | !isVwsubVv() | !isVwsubVx() | !isVwsubWv() | !isVwsubWx() | !isVwsubuVv() | !isVwsubuVx() | !isVwsubuWv() | !isVwsubuWx() | !isVxorVi() | !isVxorVv() | !isVxorVx() | !isVzextVf2() | !isVzextVf4() | !isVzextVf8())
def isMv()(using Arena, Context, Block, Index, Recipe): Ref[Bool] = (isVfmvFS() | isVfmvSF() | isVmvSX() | isVmvXS()) & (!isVaaddVv() | !isVaaddVx() | !isVaadduVv() | !isVaadduVx() | !isVadcVim() | !isVadcVvm() | !isVadcVxm() | !isVaddVi() | !isVaddVv() | !isVaddVx() | !isVandVi() | !isVandVv() | !isVandVx() | !isVasubVv() | !isVasubVx() | !isVasubuVv() | !isVasubuVx() | !isVcompressVm() | !isVcpopM() | !isVdivVv() | !isVdivVx() | !isVdivuVv() | !isVdivuVx() | !isVfaddVf() | !isVfaddVv() | !isVfclassV() | !isVfcvtFXV() | !isVfcvtFXuV() | !isVfcvtRtzXFV() | !isVfcvtRtzXuFV() | !isVfcvtXFV() | !isVfcvtXuFV() | !isVfdivVf() | !isVfdivVv() | !isVfirstM() | !isVfmaccVf() | !isVfmaccVv() | !isVfmaddVf() | !isVfmaddVv() | !isVfmaxVf() | !isVfmaxVv() | !isVfmergeVfm() | !isVfminVf() | !isVfminVv() | !isVfmsacVf() | !isVfmsacVv() | !isVfmsubVf() | !isVfmsubVv() | !isVfmulVf() | !isVfmulVv() | !isVfmvVF() | !isVfncvtFFW() | !isVfncvtFXW() | !isVfncvtFXuW() | !isVfncvtRodFFW() | !isVfncvtRtzXFW() | !isVfncvtRtzXuFW() | !isVfncvtXFW() | !isVfncvtXuFW() | !isVfnmaccVf() | !isVfnmaccVv() | !isVfnmaddVf() | !isVfnmaddVv() | !isVfnmsacVf() | !isVfnmsacVv() | !isVfnmsubVf() | !isVfnmsubVv() | !isVfrdivVf() | !isVfrec7V() | !isVfredmaxVs() | !isVfredminVs() | !isVfredosumVs() | !isVfredusumVs() | !isVfrsqrt7V() | !isVfrsubVf() | !isVfsgnjVf() | !isVfsgnjVv() | !isVfsgnjnVf() | !isVfsgnjnVv() | !isVfsgnjxVf() | !isVfsgnjxVv() | !isVfslide1downVf() | !isVfslide1upVf() | !isVfsqrtV() | !isVfsubVf() | !isVfsubVv() | !isVfwaddVf() | !isVfwaddVv() | !isVfwaddWf() | !isVfwaddWv() | !isVfwcvtFFV() | !isVfwcvtFXV() | !isVfwcvtFXuV() | !isVfwcvtRtzXFV() | !isVfwcvtRtzXuFV() | !isVfwcvtXFV() | !isVfwcvtXuFV() | !isVfwmaccVf() | !isVfwmaccVv() | !isVfwmsacVf() | !isVfwmsacVv() | !isVfwmulVf() | !isVfwmulVv() | !isVfwnmaccVf() | !isVfwnmaccVv() | !isVfwnmsacVf() | !isVfwnmsacVv() | !isVfwredosumVs() | !isVfwredusumVs() | !isVfwsubVf() | !isVfwsubVv() | !isVfwsubWf() | !isVfwsubWv() | !isVidV() | !isViotaM() | !isVl1re16V() | !isVl1re32V() | !isVl1re64V() | !isVl1re8V() | !isVl2re16V() | !isVl2re32V() | !isVl2re64V() | !isVl2re8V() | !isVl4re16V() | !isVl4re32V() | !isVl4re64V() | !isVl4re8V() | !isVl8re16V() | !isVl8re32V() | !isVl8re64V() | !isVl8re8V() | !isVle16V() | !isVle16ffV() | !isVle32V() | !isVle32ffV() | !isVle64V() | !isVle64ffV() | !isVle8V() | !isVle8ffV() | !isVlmV() | !isVloxei16V() | !isVloxei32V() | !isVloxei64V() | !isVloxei8V() | !isVlse16V() | !isVlse32V() | !isVlse64V() | !isVlse8V() | !isVluxei16V() | !isVluxei32V() | !isVluxei64V() | !isVluxei8V() | !isVmaccVv() | !isVmaccVx() | !isVmadcVi() | !isVmadcVim() | !isVmadcVv() | !isVmadcVvm() | !isVmadcVx() | !isVmadcVxm() | !isVmaddVv() | !isVmaddVx() | !isVmandMm() | !isVmandnMm() | !isVmaxVv() | !isVmaxVx() | !isVmaxuVv() | !isVmaxuVx() | !isVmergeVim() | !isVmergeVvm() | !isVmergeVxm() | !isVmfeqVf() | !isVmfeqVv() | !isVmfgeVf() | !isVmfgtVf() | !isVmfleVf() | !isVmfleVv() | !isVmfltVf() | !isVmfltVv() | !isVmfneVf() | !isVmfneVv() | !isVminVv() | !isVminVx() | !isVminuVv() | !isVminuVx() | !isVmnandMm() | !isVmnorMm() | !isVmorMm() | !isVmornMm() | !isVmsbcVv() | !isVmsbcVvm() | !isVmsbcVx() | !isVmsbcVxm() | !isVmsbfM() | !isVmseqVi() | !isVmseqVv() | !isVmseqVx() | !isVmsgtVi() | !isVmsgtVx() | !isVmsgtuVi() | !isVmsgtuVx() | !isVmsifM() | !isVmsleVi() | !isVmsleVv() | !isVmsleVx() | !isVmsleuVi() | !isVmsleuVv() | !isVmsleuVx() | !isVmsltVv() | !isVmsltVx() | !isVmsltuVv() | !isVmsltuVx() | !isVmsneVi() | !isVmsneVv() | !isVmsneVx() | !isVmsofM() | !isVmulVv() | !isVmulVx() | !isVmulhVv() | !isVmulhVx() | !isVmulhsuVv() | !isVmulhsuVx() | !isVmulhuVv() | !isVmulhuVx() | !isVmvVI() | !isVmvVV() | !isVmvVX() | !isVmv1rV() | !isVmv2rV() | !isVmv4rV() | !isVmv8rV() | !isVmxnorMm() | !isVmxorMm() | !isVnclipWi() | !isVnclipWv() | !isVnclipWx() | !isVnclipuWi() | !isVnclipuWv() | !isVnclipuWx() | !isVnmsacVv() | !isVnmsacVx() | !isVnmsubVv() | !isVnmsubVx() | !isVnsraWi() | !isVnsraWv() | !isVnsraWx() | !isVnsrlWi() | !isVnsrlWv() | !isVnsrlWx() | !isVorVi() | !isVorVv() | !isVorVx() | !isVredandVs() | !isVredmaxVs() | !isVredmaxuVs() | !isVredminVs() | !isVredminuVs() | !isVredorVs() | !isVredsumVs() | !isVredxorVs() | !isVremVv() | !isVremVx() | !isVremuVv() | !isVremuVx() | !isVrgatherVi() | !isVrgatherVv() | !isVrgatherVx() | !isVrgatherei16Vv() | !isVrsubVi() | !isVrsubVx() | !isVs1rV() | !isVs2rV() | !isVs4rV() | !isVs8rV() | !isVsaddVi() | !isVsaddVv() | !isVsaddVx() | !isVsadduVi() | !isVsadduVv() | !isVsadduVx() | !isVsbcVvm() | !isVsbcVxm() | !isVse16V() | !isVse32V() | !isVse64V() | !isVse8V() | !isVsextVf2() | !isVsextVf4() | !isVsextVf8() | !isVslide1downVx() | !isVslide1upVx() | !isVslidedownVi() | !isVslidedownVx() | !isVslideupVi() | !isVslideupVx() | !isVsllVi() | !isVsllVv() | !isVsllVx() | !isVsmV() | !isVsmulVv() | !isVsmulVx() | !isVsoxei16V() | !isVsoxei32V() | !isVsoxei64V() | !isVsoxei8V() | !isVsraVi() | !isVsraVv() | !isVsraVx() | !isVsrlVi() | !isVsrlVv() | !isVsrlVx() | !isVsse16V() | !isVsse32V() | !isVsse64V() | !isVsse8V() | !isVssraVi() | !isVssraVv() | !isVssraVx() | !isVssrlVi() | !isVssrlVv() | !isVssrlVx() | !isVssubVv() | !isVssubVx() | !isVssubuVv() | !isVssubuVx() | !isVsubVv() | !isVsubVx() | !isVsuxei16V() | !isVsuxei32V() | !isVsuxei64V() | !isVsuxei8V() | !isVwaddVv() | !isVwaddVx() | !isVwaddWv() | !isVwaddWx() | !isVwadduVv() | !isVwadduVx() | !isVwadduWv() | !isVwadduWx() | !isVwmaccVv() | !isVwmaccVx() | !isVwmaccsuVv() | !isVwmaccsuVx() | !isVwmaccuVv() | !isVwmaccuVx() | !isVwmaccusVx() | !isVwmulVv() | !isVwmulVx() | !isVwmulsuVv() | !isVwmulsuVx() | !isVwmuluVv() | !isVwmuluVx() | !isVwredsumVs() | !isVwredsumuVs() | !isVwsubVv() | !isVwsubVx() | !isVwsubWv() | !isVwsubWx() | !isVwsubuVv() | !isVwsubuVx() | !isVwsubuWv() | !isVwsubuWx() | !isVxorVi() | !isVxorVv() | !isVxorVx() | !isVzextVf2() | !isVzextVf4() | !isVzextVf8())
def isCrosswrite()(using Arena, Context, Block, Index, Recipe): Ref[Bool] = (isVwaddVv() | isVwaddVx() | isVwaddWv() | isVwaddWx() | isVwadduVv() | isVwadduVx() | isVwadduWv() | isVwadduWx() | isVwmaccVv() | isVwmaccVx() | isVwmaccsuVv() | isVwmaccsuVx() | isVwmaccuVv() | isVwmaccuVx() | isVwmaccusVx() | isVwmulVv() | isVwmulVx() | isVwmulsuVv() | isVwmulsuVx() | isVwmuluVv() | isVwmuluVx() | isVwsubVv() | isVwsubVx() | isVwsubWv() | isVwsubWx() | isVwsubuVv() | isVwsubuVx() | isVwsubuWv() | isVwsubuWx()) & (!isVaaddVv() | !isVaaddVx() | !isVaadduVv() | !isVaadduVx() | !isVadcVim() | !isVadcVvm() | !isVadcVxm() | !isVaddVi() | !isVaddVv() | !isVaddVx() | !isVandVi() | !isVandVv() | !isVandVx() | !isVasubVv() | !isVasubVx() | !isVasubuVv() | !isVasubuVx() | !isVcompressVm() | !isVdivVv() | !isVdivVx() | !isVdivuVv() | !isVdivuVx() | !isVfaddVf() | !isVfaddVv() | !isVfdivVf() | !isVfdivVv() | !isVfmaccVf() | !isVfmaccVv() | !isVfmaddVf() | !isVfmaddVv() | !isVfmaxVf() | !isVfmaxVv() | !isVfmergeVfm() | !isVfminVf() | !isVfminVv() | !isVfmsacVf() | !isVfmsacVv() | !isVfmsubVf() | !isVfmsubVv() | !isVfmulVf() | !isVfmulVv() | !isVfmvVF() | !isVfnmaccVf() | !isVfnmaccVv() | !isVfnmaddVf() | !isVfnmaddVv() | !isVfnmsacVf() | !isVfnmsacVv() | !isVfnmsubVf() | !isVfnmsubVv() | !isVfrdivVf() | !isVfredmaxVs() | !isVfredminVs() | !isVfredosumVs() | !isVfredusumVs() | !isVfrsubVf() | !isVfsgnjVf() | !isVfsgnjVv() | !isVfsgnjnVf() | !isVfsgnjnVv() | !isVfsgnjxVf() | !isVfsgnjxVv() | !isVfslide1downVf() | !isVfslide1upVf() | !isVfsubVf() | !isVfsubVv() | !isVfwaddVf() | !isVfwaddVv() | !isVfwaddWf() | !isVfwaddWv() | !isVfwmaccVf() | !isVfwmaccVv() | !isVfwmsacVf() | !isVfwmsacVv() | !isVfwmulVf() | !isVfwmulVv() | !isVfwnmaccVf() | !isVfwnmaccVv() | !isVfwnmsacVf() | !isVfwnmsacVv() | !isVfwredosumVs() | !isVfwredusumVs() | !isVfwsubVf() | !isVfwsubVv() | !isVfwsubWf() | !isVfwsubWv() | !isVl1re16V() | !isVl1re32V() | !isVl1re64V() | !isVl1re8V() | !isVl2re16V() | !isVl2re32V() | !isVl2re64V() | !isVl2re8V() | !isVl4re16V() | !isVl4re32V() | !isVl4re64V() | !isVl4re8V() | !isVl8re16V() | !isVl8re32V() | !isVl8re64V() | !isVl8re8V() | !isVle16V() | !isVle16ffV() | !isVle32V() | !isVle32ffV() | !isVle64V() | !isVle64ffV() | !isVle8V() | !isVle8ffV() | !isVlmV() | !isVloxei16V() | !isVloxei32V() | !isVloxei64V() | !isVloxei8V() | !isVlse16V() | !isVlse32V() | !isVlse64V() | !isVlse8V() | !isVluxei16V() | !isVluxei32V() | !isVluxei64V() | !isVluxei8V() | !isVmaccVv() | !isVmaccVx() | !isVmadcVi() | !isVmadcVim() | !isVmadcVv() | !isVmadcVvm() | !isVmadcVx() | !isVmadcVxm() | !isVmaddVv() | !isVmaddVx() | !isVmandMm() | !isVmandnMm() | !isVmaxVv() | !isVmaxVx() | !isVmaxuVv() | !isVmaxuVx() | !isVmergeVim() | !isVmergeVvm() | !isVmergeVxm() | !isVmfeqVf() | !isVmfeqVv() | !isVmfgeVf() | !isVmfgtVf() | !isVmfleVf() | !isVmfleVv() | !isVmfltVf() | !isVmfltVv() | !isVmfneVf() | !isVmfneVv() | !isVminVv() | !isVminVx() | !isVminuVv() | !isVminuVx() | !isVmnandMm() | !isVmnorMm() | !isVmorMm() | !isVmornMm() | !isVmsbcVv() | !isVmsbcVvm() | !isVmsbcVx() | !isVmsbcVxm() | !isVmseqVi() | !isVmseqVv() | !isVmseqVx() | !isVmsgtVi() | !isVmsgtVx() | !isVmsgtuVi() | !isVmsgtuVx() | !isVmsleVi() | !isVmsleVv() | !isVmsleVx() | !isVmsleuVi() | !isVmsleuVv() | !isVmsleuVx() | !isVmsltVv() | !isVmsltVx() | !isVmsltuVv() | !isVmsltuVx() | !isVmsneVi() | !isVmsneVv() | !isVmsneVx() | !isVmulVv() | !isVmulVx() | !isVmulhVv() | !isVmulhVx() | !isVmulhsuVv() | !isVmulhsuVx() | !isVmulhuVv() | !isVmulhuVx() | !isVmvVI() | !isVmvVV() | !isVmvVX() | !isVmv1rV() | !isVmv2rV() | !isVmv4rV() | !isVmv8rV() | !isVmxnorMm() | !isVmxorMm() | !isVnclipWi() | !isVnclipWv() | !isVnclipWx() | !isVnclipuWi() | !isVnclipuWv() | !isVnclipuWx() | !isVnmsacVv() | !isVnmsacVx() | !isVnmsubVv() | !isVnmsubVx() | !isVnsraWi() | !isVnsraWv() | !isVnsraWx() | !isVnsrlWi() | !isVnsrlWv() | !isVnsrlWx() | !isVorVi() | !isVorVv() | !isVorVx() | !isVredandVs() | !isVredmaxVs() | !isVredmaxuVs() | !isVredminVs() | !isVredminuVs() | !isVredorVs() | !isVredsumVs() | !isVredxorVs() | !isVremVv() | !isVremVx() | !isVremuVv() | !isVremuVx() | !isVrgatherVi() | !isVrgatherVv() | !isVrgatherVx() | !isVrgatherei16Vv() | !isVrsubVi() | !isVrsubVx() | !isVs1rV() | !isVs2rV() | !isVs4rV() | !isVs8rV() | !isVsaddVi() | !isVsaddVv() | !isVsaddVx() | !isVsadduVi() | !isVsadduVv() | !isVsadduVx() | !isVsbcVvm() | !isVsbcVxm() | !isVse16V() | !isVse32V() | !isVse64V() | !isVse8V() | !isVslide1downVx() | !isVslide1upVx() | !isVslidedownVi() | !isVslidedownVx() | !isVslideupVi() | !isVslideupVx() | !isVsllVi() | !isVsllVv() | !isVsllVx() | !isVsmV() | !isVsmulVv() | !isVsmulVx() | !isVsoxei16V() | !isVsoxei32V() | !isVsoxei64V() | !isVsoxei8V() | !isVsraVi() | !isVsraVv() | !isVsraVx() | !isVsrlVi() | !isVsrlVv() | !isVsrlVx() | !isVsse16V() | !isVsse32V() | !isVsse64V() | !isVsse8V() | !isVssraVi() | !isVssraVv() | !isVssraVx() | !isVssrlVi() | !isVssrlVv() | !isVssrlVx() | !isVssubVv() | !isVssubVx() | !isVssubuVv() | !isVssubuVx() | !isVsubVv() | !isVsubVx() | !isVsuxei16V() | !isVsuxei32V() | !isVsuxei64V() | !isVsuxei8V() | !isVwredsumVs() | !isVwredsumuVs() | !isVxorVi() | !isVxorVv() | !isVxorVx())
def isOrderreduce()(using Arena, Context, Block, Index, Recipe): Ref[Bool] = (isVfredosumVs()) & (!isVaaddVv() | !isVaaddVx() | !isVaadduVv() | !isVaadduVx() | !isVadcVim() | !isVadcVvm() | !isVadcVxm() | !isVaddVi() | !isVaddVv() | !isVaddVx() | !isVandVi() | !isVandVv() | !isVandVx() | !isVasubVv() | !isVasubVx() | !isVasubuVv() | !isVasubuVx() | !isVcompressVm() | !isVcpopM() | !isVdivVv() | !isVdivVx() | !isVdivuVv() | !isVdivuVx() | !isVfaddVf() | !isVfaddVv() | !isVfclassV() | !isVfcvtFXV() | !isVfcvtFXuV() | !isVfcvtRtzXFV() | !isVfcvtRtzXuFV() | !isVfcvtXFV() | !isVfcvtXuFV() | !isVfdivVf() | !isVfdivVv() | !isVfirstM() | !isVfmaccVf() | !isVfmaccVv() | !isVfmaddVf() | !isVfmaddVv() | !isVfmaxVf() | !isVfmaxVv() | !isVfmergeVfm() | !isVfminVf() | !isVfminVv() | !isVfmsacVf() | !isVfmsacVv() | !isVfmsubVf() | !isVfmsubVv() | !isVfmulVf() | !isVfmulVv() | !isVfmvFS() | !isVfmvSF() | !isVfmvVF() | !isVfncvtFFW() | !isVfncvtFXW() | !isVfncvtFXuW() | !isVfncvtRodFFW() | !isVfncvtRtzXFW() | !isVfncvtRtzXuFW() | !isVfncvtXFW() | !isVfncvtXuFW() | !isVfnmaccVf() | !isVfnmaccVv() | !isVfnmaddVf() | !isVfnmaddVv() | !isVfnmsacVf() | !isVfnmsacVv() | !isVfnmsubVf() | !isVfnmsubVv() | !isVfrdivVf() | !isVfrec7V() | !isVfredmaxVs() | !isVfredminVs() | !isVfredusumVs() | !isVfrsqrt7V() | !isVfrsubVf() | !isVfsgnjVf() | !isVfsgnjVv() | !isVfsgnjnVf() | !isVfsgnjnVv() | !isVfsgnjxVf() | !isVfsgnjxVv() | !isVfslide1downVf() | !isVfslide1upVf() | !isVfsqrtV() | !isVfsubVf() | !isVfsubVv() | !isVfwaddVf() | !isVfwaddVv() | !isVfwaddWf() | !isVfwaddWv() | !isVfwcvtFFV() | !isVfwcvtFXV() | !isVfwcvtFXuV() | !isVfwcvtRtzXFV() | !isVfwcvtRtzXuFV() | !isVfwcvtXFV() | !isVfwcvtXuFV() | !isVfwmaccVf() | !isVfwmaccVv() | !isVfwmsacVf() | !isVfwmsacVv() | !isVfwmulVf() | !isVfwmulVv() | !isVfwnmaccVf() | !isVfwnmaccVv() | !isVfwnmsacVf() | !isVfwnmsacVv() | !isVfwredosumVs() | !isVfwredusumVs() | !isVfwsubVf() | !isVfwsubVv() | !isVfwsubWf() | !isVfwsubWv() | !isVidV() | !isViotaM() | !isVl1re16V() | !isVl1re32V() | !isVl1re64V() | !isVl1re8V() | !isVl2re16V() | !isVl2re32V() | !isVl2re64V() | !isVl2re8V() | !isVl4re16V() | !isVl4re32V() | !isVl4re64V() | !isVl4re8V() | !isVl8re16V() | !isVl8re32V() | !isVl8re64V() | !isVl8re8V() | !isVle16V() | !isVle16ffV() | !isVle32V() | !isVle32ffV() | !isVle64V() | !isVle64ffV() | !isVle8V() | !isVle8ffV() | !isVlmV() | !isVloxei16V() | !isVloxei32V() | !isVloxei64V() | !isVloxei8V() | !isVlse16V() | !isVlse32V() | !isVlse64V() | !isVlse8V() | !isVluxei16V() | !isVluxei32V() | !isVluxei64V() | !isVluxei8V() | !isVmaccVv() | !isVmaccVx() | !isVmadcVi() | !isVmadcVim() | !isVmadcVv() | !isVmadcVvm() | !isVmadcVx() | !isVmadcVxm() | !isVmaddVv() | !isVmaddVx() | !isVmandMm() | !isVmandnMm() | !isVmaxVv() | !isVmaxVx() | !isVmaxuVv() | !isVmaxuVx() | !isVmergeVim() | !isVmergeVvm() | !isVmergeVxm() | !isVmfeqVf() | !isVmfeqVv() | !isVmfgeVf() | !isVmfgtVf() | !isVmfleVf() | !isVmfleVv() | !isVmfltVf() | !isVmfltVv() | !isVmfneVf() | !isVmfneVv() | !isVminVv() | !isVminVx() | !isVminuVv() | !isVminuVx() | !isVmnandMm() | !isVmnorMm() | !isVmorMm() | !isVmornMm() | !isVmsbcVv() | !isVmsbcVvm() | !isVmsbcVx() | !isVmsbcVxm() | !isVmsbfM() | !isVmseqVi() | !isVmseqVv() | !isVmseqVx() | !isVmsgtVi() | !isVmsgtVx() | !isVmsgtuVi() | !isVmsgtuVx() | !isVmsifM() | !isVmsleVi() | !isVmsleVv() | !isVmsleVx() | !isVmsleuVi() | !isVmsleuVv() | !isVmsleuVx() | !isVmsltVv() | !isVmsltVx() | !isVmsltuVv() | !isVmsltuVx() | !isVmsneVi() | !isVmsneVv() | !isVmsneVx() | !isVmsofM() | !isVmulVv() | !isVmulVx() | !isVmulhVv() | !isVmulhVx() | !isVmulhsuVv() | !isVmulhsuVx() | !isVmulhuVv() | !isVmulhuVx() | !isVmvSX() | !isVmvVI() | !isVmvVV() | !isVmvVX() | !isVmvXS() | !isVmv1rV() | !isVmv2rV() | !isVmv4rV() | !isVmv8rV() | !isVmxnorMm() | !isVmxorMm() | !isVnclipWi() | !isVnclipWv() | !isVnclipWx() | !isVnclipuWi() | !isVnclipuWv() | !isVnclipuWx() | !isVnmsacVv() | !isVnmsacVx() | !isVnmsubVv() | !isVnmsubVx() | !isVnsraWi() | !isVnsraWv() | !isVnsraWx() | !isVnsrlWi() | !isVnsrlWv() | !isVnsrlWx() | !isVorVi() | !isVorVv() | !isVorVx() | !isVredandVs() | !isVredmaxVs() | !isVredmaxuVs() | !isVredminVs() | !isVredminuVs() | !isVredorVs() | !isVredsumVs() | !isVredxorVs() | !isVremVv() | !isVremVx() | !isVremuVv() | !isVremuVx() | !isVrgatherVi() | !isVrgatherVv() | !isVrgatherVx() | !isVrgatherei16Vv() | !isVrsubVi() | !isVrsubVx() | !isVs1rV() | !isVs2rV() | !isVs4rV() | !isVs8rV() | !isVsaddVi() | !isVsaddVv() | !isVsaddVx() | !isVsadduVi() | !isVsadduVv() | !isVsadduVx() | !isVsbcVvm() | !isVsbcVxm() | !isVse16V() | !isVse32V() | !isVse64V() | !isVse8V() | !isVsextVf2() | !isVsextVf4() | !isVsextVf8() | !isVslide1downVx() | !isVslide1upVx() | !isVslidedownVi() | !isVslidedownVx() | !isVslideupVi() | !isVslideupVx() | !isVsllVi() | !isVsllVv() | !isVsllVx() | !isVsmV() | !isVsmulVv() | !isVsmulVx() | !isVsoxei16V() | !isVsoxei32V() | !isVsoxei64V() | !isVsoxei8V() | !isVsraVi() | !isVsraVv() | !isVsraVx() | !isVsrlVi() | !isVsrlVv() | !isVsrlVx() | !isVsse16V() | !isVsse32V() | !isVsse64V() | !isVsse8V() | !isVssraVi() | !isVssraVv() | !isVssraVx() | !isVssrlVi() | !isVssrlVv() | !isVssrlVx() | !isVssubVv() | !isVssubVx() | !isVssubuVv() | !isVssubuVx() | !isVsubVv() | !isVsubVx() | !isVsuxei16V() | !isVsuxei32V() | !isVsuxei64V() | !isVsuxei8V() | !isVwaddVv() | !isVwaddVx() | !isVwaddWv() | !isVwaddWx() | !isVwadduVv() | !isVwadduVx() | !isVwadduWv() | !isVwadduWx() | !isVwmaccVv() | !isVwmaccVx() | !isVwmaccsuVv() | !isVwmaccsuVx() | !isVwmaccuVv() | !isVwmaccuVx() | !isVwmaccusVx() | !isVwmulVv() | !isVwmulVx() | !isVwmulsuVv() | !isVwmulsuVx() | !isVwmuluVv() | !isVwmuluVx() | !isVwredsumVs() | !isVwredsumuVs() | !isVwsubVv() | !isVwsubVx() | !isVwsubWv() | !isVwsubWx() | !isVwsubuVv() | !isVwsubuVx() | !isVwsubuWv() | !isVwsubuWx() | !isVxorVi() | !isVxorVv() | !isVxorVx() | !isVzextVf2() | !isVzextVf4() | !isVzextVf8())
