# Reading C:/Users/hunte/OneDrive/Desktop/Programs/modelsim_ase/tcl/vsim/pref.tcl
# do lab4real2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/Users/hunte/OneDrive/Desktop/Programs/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/hunte/OneDrive/Documents/Illinois/Spring\ 2023/ECE\ 385/Labs/Lab\ 4.1/Multiplier {C:/Users/hunte/OneDrive/Documents/Illinois/Spring 2023/ECE 385/Labs/Lab 4.1/Multiplier/Synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:49 on Feb 27,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/hunte/OneDrive/Documents/Illinois/Spring 2023/ECE 385/Labs/Lab 4.1/Multiplier" C:/Users/hunte/OneDrive/Documents/Illinois/Spring 2023/ECE 385/Labs/Lab 4.1/Multiplier/Synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 15:03:49 on Feb 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/hunte/OneDrive/Documents/Illinois/Spring\ 2023/ECE\ 385/Labs/Lab\ 4.1/Multiplier {C:/Users/hunte/OneDrive/Documents/Illinois/Spring 2023/ECE 385/Labs/Lab 4.1/Multiplier/ripple_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:49 on Feb 27,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/hunte/OneDrive/Documents/Illinois/Spring 2023/ECE 385/Labs/Lab 4.1/Multiplier" C:/Users/hunte/OneDrive/Documents/Illinois/Spring 2023/ECE 385/Labs/Lab 4.1/Multiplier/ripple_adder.sv 
# -- Compiling module Add_sub_9bit
# -- Compiling module four_bit_RA
# 
# Top level modules:
# 	Add_sub_9bit
# End time: 15:03:49 on Feb 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/hunte/OneDrive/Documents/Illinois/Spring\ 2023/ECE\ 385/Labs/Lab\ 4.1/Multiplier {C:/Users/hunte/OneDrive/Documents/Illinois/Spring 2023/ECE 385/Labs/Lab 4.1/Multiplier/Reg_4.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:49 on Feb 27,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/hunte/OneDrive/Documents/Illinois/Spring 2023/ECE 385/Labs/Lab 4.1/Multiplier" C:/Users/hunte/OneDrive/Documents/Illinois/Spring 2023/ECE 385/Labs/Lab 4.1/Multiplier/Reg_4.sv 
# -- Compiling module reg_8
# -- Compiling module xreg
# 
# Top level modules:
# 	reg_8
# 	xreg
# End time: 15:03:49 on Feb 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/hunte/OneDrive/Documents/Illinois/Spring\ 2023/ECE\ 385/Labs/Lab\ 4.1/Multiplier {C:/Users/hunte/OneDrive/Documents/Illinois/Spring 2023/ECE 385/Labs/Lab 4.1/Multiplier/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:49 on Feb 27,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/hunte/OneDrive/Documents/Illinois/Spring 2023/ECE 385/Labs/Lab 4.1/Multiplier" C:/Users/hunte/OneDrive/Documents/Illinois/Spring 2023/ECE 385/Labs/Lab 4.1/Multiplier/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 15:03:49 on Feb 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/hunte/OneDrive/Documents/Illinois/Spring\ 2023/ECE\ 385/Labs/Lab\ 4.1/Multiplier {C:/Users/hunte/OneDrive/Documents/Illinois/Spring 2023/ECE 385/Labs/Lab 4.1/Multiplier/full_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:49 on Feb 27,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/hunte/OneDrive/Documents/Illinois/Spring 2023/ECE 385/Labs/Lab 4.1/Multiplier" C:/Users/hunte/OneDrive/Documents/Illinois/Spring 2023/ECE 385/Labs/Lab 4.1/Multiplier/full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 15:03:49 on Feb 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/hunte/OneDrive/Documents/Illinois/Spring\ 2023/ECE\ 385/Labs/Lab\ 4.1/Multiplier {C:/Users/hunte/OneDrive/Documents/Illinois/Spring 2023/ECE 385/Labs/Lab 4.1/Multiplier/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:49 on Feb 27,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/hunte/OneDrive/Documents/Illinois/Spring 2023/ECE 385/Labs/Lab 4.1/Multiplier" C:/Users/hunte/OneDrive/Documents/Illinois/Spring 2023/ECE 385/Labs/Lab 4.1/Multiplier/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 15:03:49 on Feb 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/hunte/OneDrive/Documents/Illinois/Spring\ 2023/ECE\ 385/Labs/Lab\ 4.1/Multiplier {C:/Users/hunte/OneDrive/Documents/Illinois/Spring 2023/ECE 385/Labs/Lab 4.1/Multiplier/Processor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:49 on Feb 27,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/hunte/OneDrive/Documents/Illinois/Spring 2023/ECE 385/Labs/Lab 4.1/Multiplier" C:/Users/hunte/OneDrive/Documents/Illinois/Spring 2023/ECE 385/Labs/Lab 4.1/Multiplier/Processor.sv 
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 15:03:49 on Feb 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/hunte/OneDrive/Documents/Illinois/Spring\ 2023/ECE\ 385/Labs/Lab\ 4.1/Multiplier {C:/Users/hunte/OneDrive/Documents/Illinois/Spring 2023/ECE 385/Labs/Lab 4.1/Multiplier/testbench_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:49 on Feb 27,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/hunte/OneDrive/Documents/Illinois/Spring 2023/ECE 385/Labs/Lab 4.1/Multiplier" C:/Users/hunte/OneDrive/Documents/Illinois/Spring 2023/ECE 385/Labs/Lab 4.1/Multiplier/testbench_8.sv 
# -- Compiling module testbench_8
# 
# Top level modules:
# 	testbench_8
# End time: 15:03:49 on Feb 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_8
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_8 
# Start time: 15:03:50 on Feb 27,2023
# Loading sv_std.std
# Loading work.testbench_8
# Loading work.Processor
# Loading work.xreg
# Loading work.reg_8
# Loading work.control
# Loading work.Add_sub_9bit
# Loading work.four_bit_RA
# Loading work.full_adder
# Loading work.HexDriver
# Loading work.sync
# ** Warning: (vsim-3015) C:/Users/hunte/OneDrive/Documents/Illinois/Spring 2023/ECE 385/Labs/Lab 4.1/Multiplier/Processor.sv(104): [PCDPC] - Port size (4) does not match connection size (1) for port 'In0'. The port definition is at: C:/Users/hunte/OneDrive/Documents/Illinois/Spring 2023/ECE 385/Labs/Lab 4.1/Multiplier/HexDriver.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /testbench_8/multiplier/HexX File: C:/Users/hunte/OneDrive/Documents/Illinois/Spring 2023/ECE 385/Labs/Lab 4.1/Multiplier/HexDriver.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 2000 ns
# ** Warning: (vsim-8315) C:/Users/hunte/OneDrive/Documents/Illinois/Spring 2023/ECE 385/Labs/Lab 4.1/Multiplier/control.sv(25): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_8/multiplier/control_unit
# ** Warning: (vsim-8315) C:/Users/hunte/OneDrive/Documents/Illinois/Spring 2023/ECE 385/Labs/Lab 4.1/Multiplier/control.sv(25): No condition is true in the unique/priority if/case statement.
#    Time: 10 ns  Iteration: 2  Instance: /testbench_8/multiplier/control_unit
# End time: 16:08:05 on Feb 27,2023, Elapsed time: 1:04:15
# Errors: 0, Warnings: 3
