
                                IC Compiler (TM)
                              IC Compiler-PC (TM)
                              IC Compiler-XP (TM)
                              IC Compiler-DP (TM)
                              IC Compiler-AG (TM)

                 Version N-2017.09 for linux64 - Aug 17, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
***********************************************************************
                                                                       
                     synopsys_dc_setup.tcl                             
                                                                       
***********************************************************************
***********************************************************************
       NOTE>>> You MUST fix the design which have multiple ports
               Use the following command
               set_fix_multiple_port_nets -all -buffer_constants
************************************************************************
***********************************************************************
       NOTE>>> Use the old compile_fix_multiple_port_nets
               because reoptimize_design does not honor
               the set_fix_multiple_port_nets command
************************************************************************
Initializing gui preferences from file  /home/VLSI_graduated_2020/2015104027/.synopsys_icc_prefs.tcl
#******************************************************************************
#**                            08_chip_finish                                **
#**                       additional decap/filler                            **
#**                            DRC & LVS                                     **
#**            Extract Delay(.sdf) & Parasitic Output(.dspf)                 **
#**                      Extract Netlist(.v) & GDSII                         **
#******************************************************************************
echo "***********************************************************************"
***********************************************************************
echo "                                                                       "
                                                                       
echo "                       08_chip_finish.tcl                              "
                       08_chip_finish.tcl                              
echo "                                                                       "
                                                                       
echo "***********************************************************************"
***********************************************************************
# Set Step
set step "08_chip_finish"
08_chip_finish
# source the user_design_setup & common_lib_setup
source ./icc_scripts/user_scripts/user_design_setup.tcl
***********************************************************************
                                                                       
                      user_design_setup.tcl                            
                                                                       
***********************************************************************
1
source ./icc_scripts/common_lib_setup.tcl
***********************************************************************
                                                                       
                       common_lib_setup.tcl                            
                                                                       
***********************************************************************
# Clear existing mw library and re-make dir
set _mw_lib ./mw_db/${TOP_MODULE}_${step}
./mw_db/khu_sensor_pad_08_chip_finish
if {[file exist $_mw_lib]} {
	sh mv $_mw_lib ./mw_db/old/${TOP_MODULE}_${step}_${back}
}
copy_mw_lib -from ./mw_db/${TOP_MODULE}_07_route_opt -to $_mw_lib
Warning: Top library path '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/khu_sensor_pad_08_chip_finish' in reference library control file is inconsistent with current library path '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_08_chip_finish'. (MW-212)

------------------- Internal Reference Library Settings -----------------

Library    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_08_chip_finish
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_prim_050504
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011


------------------- Control File Reference Library Settings -----------
Warning: Top library path '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/khu_sensor_pad_08_chip_finish' in reference library control file is inconsistent with current library path '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_08_chip_finish'. (MW-212)

Library    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_08_chip_finish
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_prim_050504
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011
-------------------------------------------------------------------------

Successfully updated library ./mw_db/khu_sensor_pad_08_chip_finish ref-control-file
1
# Open Library and Cell
set_mw_technology_file -technology $TECH_FILE $_mw_lib
Warning: Top library path '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/khu_sensor_pad_08_chip_finish' in reference library control file is inconsistent with current library path '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_08_chip_finish'. (MW-212)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_prim_050504 (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
	6 (Main Library) <==> 7 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 10
	Main Library (khu_sensor_pad_08_chip_finish)|	Reference Library (std150e_prim_050504)
	Upper Layer     MET6 (130, 130)   |	MET6 (10, 40)	 (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 11
	Main Library (khu_sensor_pad_08_chip_finish)|	Reference Library (std150e_prim_050504)
	Upper Layer     MET6 (130, 130)   |	MET6 (10, 40)	 (MWLIBP-324)
Technology data dumped to ./mw_db/khu_sensor_pad_08_chip_finish.tf_replaced completely.
Start to load technology file ./TECH/std150e_prim_6m.techgen.tf.
Warning: Layer 'ACT' is missing the attribute 'minSpacing'. (line 173) (TFCHK-014)
Warning: Layer 'ACT' is missing the attribute 'minWidth'. (line 173) (TFCHK-014)
Warning: Layer 'LDIO' is missing the attribute 'minSpacing'. (line 236) (TFCHK-014)
Warning: Layer 'LDIO' is missing the attribute 'minWidth'. (line 236) (TFCHK-014)
Warning: Layer 'CHBD' is missing the attribute 'minSpacing'. (line 246) (TFCHK-014)
Warning: Layer 'CHBD' is missing the attribute 'minWidth'. (line 246) (TFCHK-014)
Warning: Layer 'NPLUS' is missing the attribute 'minSpacing'. (line 287) (TFCHK-014)
Warning: Layer 'NPLUS' is missing the attribute 'minWidth'. (line 287) (TFCHK-014)
Warning: Layer 'PPLUS' is missing the attribute 'minSpacing'. (line 297) (TFCHK-014)
Warning: Layer 'PPLUS' is missing the attribute 'minWidth'. (line 297) (TFCHK-014)
Warning: Layer 'PAD' is missing the attribute 'minSpacing'. (line 687) (TFCHK-014)
Warning: Layer 'PAD' is missing the attribute 'minWidth'. (line 687) (TFCHK-014)
Warning: Layer 'STEXT' is missing the attribute 'minSpacing'. (line 697) (TFCHK-014)
Warning: Layer 'STEXT' is missing the attribute 'minWidth'. (line 697) (TFCHK-014)
Warning: Layer 'PTEXT' is missing the attribute 'minSpacing'. (line 707) (TFCHK-014)
Warning: Layer 'PTEXT' is missing the attribute 'minWidth'. (line 707) (TFCHK-014)
Warning: Layer 'M1TEXT' is missing the attribute 'minSpacing'. (line 717) (TFCHK-014)
Warning: Layer 'M1TEXT' is missing the attribute 'minWidth'. (line 717) (TFCHK-014)
Warning: Layer 'M2TEXT' is missing the attribute 'minSpacing'. (line 727) (TFCHK-014)
Warning: Layer 'M2TEXT' is missing the attribute 'minWidth'. (line 727) (TFCHK-014)
Warning: Layer 'M3TEXT' is missing the attribute 'minSpacing'. (line 737) (TFCHK-014)
Warning: Layer 'M3TEXT' is missing the attribute 'minWidth'. (line 737) (TFCHK-014)
Warning: Layer 'M4TEXT' is missing the attribute 'minSpacing'. (line 747) (TFCHK-014)
Warning: Layer 'M4TEXT' is missing the attribute 'minWidth'. (line 747) (TFCHK-014)
Warning: Layer 'M5TEXT' is missing the attribute 'minSpacing'. (line 757) (TFCHK-014)
Warning: Layer 'M5TEXT' is missing the attribute 'minWidth'. (line 757) (TFCHK-014)
Warning: Layer 'M6TEXT' is missing the attribute 'minSpacing'. (line 767) (TFCHK-014)
Warning: Layer 'M6TEXT' is missing the attribute 'minWidth'. (line 767) (TFCHK-014)
Warning: Layer 'BOUND' is missing the attribute 'minSpacing'. (line 777) (TFCHK-014)
Warning: Layer 'BOUND' is missing the attribute 'minWidth'. (line 777) (TFCHK-014)
Warning: FringeCap 1 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 992) (TFCHK-067)
Warning: FringeCap 3 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1010) (TFCHK-067)
Warning: FringeCap 6 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1037) (TFCHK-067)
Warning: FringeCap 10 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1073) (TFCHK-067)
Warning: FringeCap 15 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1118) (TFCHK-067)
Warning: FringeCap 21 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1171) (TFCHK-067)
Warning: Layer 'MET1' has a pitch 0.4 that does not match the recommended wire-to-via pitch 0.34. (TFCHK-049)
Warning: Layer 'MET2' has a pitch 0.44 that does not match the recommended wire-to-via pitch 0.4. (TFCHK-049)
Warning: Layer 'MET4' has a pitch 0.44 that does not match the recommended wire-to-via pitch 0.4. (TFCHK-049)
Warning: Layer 'MET3' has a pitch 0.4 that does not match the doubled pitch 0.8 or tripled pitch 1.2. (TFCHK-050)
Warning: Layer 'MET4' has a pitch 0.44 that does not match the doubled pitch 0.88 or tripled pitch 1.32. (TFCHK-050)
Warning: Layer 'MET5' has a pitch 0.4 that does not match the doubled pitch 0.8 or tripled pitch 1.2. (TFCHK-050)
Technology file ./TECH/std150e_prim_6m.techgen.tf has been loaded successfully.
1
set_mw_lib_reference $_mw_lib -mw_reference_library $MW_REF_LIB_DIRS

------------------- Internal Reference Library Settings -----------------

Library    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_08_chip_finish
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_prim_050504
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011


------------------- Control File Reference Library Settings -----------

Library    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_08_chip_finish
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_prim_050504
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011
-------------------------------------------------------------------------

1
open_mw_lib $_mw_lib
Warning: Reference Library Inconsistent With Main Library
Reference Library: /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_prim_050504 (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
	6 (Main Library) <==> 7 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 10
	Main Library (khu_sensor_pad_08_chip_finish)|	Reference Library (std150e_prim_050504)
	Upper Layer     MET6 (130, 130)   |	MET6 (10, 40)	 (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 11
	Main Library (khu_sensor_pad_08_chip_finish)|	Reference Library (std150e_prim_050504)
	Upper Layer     MET6 (130, 130)   |	MET6 (10, 40)	 (MWLIBP-324)
{khu_sensor_pad_08_chip_finish}
remove_mw_cel 	[remove_from_collection [get_mw_cel *] [get_mw_cel $TOP_MODULE]] 	-all_versions -all_view -verbose
Information: Removed design 01_before_shield.CEL. (MWUI-068)
1
open_mw_cel $TOP_MODULE
Information: Opened "khu_sensor_pad.CEL;1" from "/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_08_chip_finish" library. (MWUI-068)
{khu_sensor_pad}
link
1
current_design $TOP_MODULE
khu_sensor_pad
# Read scenario file
remove_sdc
Loading db file '/Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db'
Loading db file '/Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_bst_135_n040.db'
Loading db file '/Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/dw_foundation.sldb'
Loading db file '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_wst_105_p125_astro.db'
Loading db file '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_bst_135_n040_astro.db'
Loading db file '/Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/gtech.db'
Loading db file '/Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/standard.sldb'
Information: linking reference library : /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_prim_050504. (PSYN-878)
Information: linking reference library : /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420. (PSYN-878)
Warning: 'VDD15FIN' pin on 'pvpp15hf_p' cell in the 'std150e_wst_105_p125' technology 
	library is missing in the '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420' physical library. (PSYN-200)
Warning: 'VDD15FIN' pin on 'pvpp15hf_p' cell in the 'std150e_bst_135_n040' technology 
	library is missing in the '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420' physical library. (PSYN-200)
Information: linking reference library : /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011. (PSYN-878)
Warning: The 'cgnd1_hd' cell in the 'std150e_wst_105_p125' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'cgnd1_hd' cell in the 'std150e_wst_105_p125' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Warning: The 'cgnd2_hd' cell in the 'std150e_wst_105_p125' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'cgnd2_hd' cell in the 'std150e_wst_105_p125' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Warning: The 'cgnd3_hd' cell in the 'std150e_wst_105_p125' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'cgnd3_hd' cell in the 'std150e_wst_105_p125' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Warning: The 'cgnd4_hd' cell in the 'std150e_wst_105_p125' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'cgnd4_hd' cell in the 'std150e_wst_105_p125' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Warning: The 'cgnd6_hd' cell in the 'std150e_wst_105_p125' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'cgnd6_hd' cell in the 'std150e_wst_105_p125' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Note - message 'PSYN-039' limit (5) exceeded.  Remainder will be suppressed.
Note - message 'PSYN-024' limit (5) exceeded.  Remainder will be suppressed.
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)
Current scenario is func1_wst.
Information: Loading local_link_library attribute {std150e_wst_105_p125.db, std150e_bst_135_n040.db}. (MWDC-290)

  Linking design 'khu_sensor_pad'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (285 designs)             khu_sensor_pad.CEL, etc
  std150e_wst_105_p125 (library) /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db
  std150e_bst_135_n040 (library) /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_bst_135_n040.db
  dw_foundation.sldb (library) /Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/dw_foundation.sldb
  std150e_wst_105_p125 (library) /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_wst_105_p125_astro.db
  std150e_bst_135_n040 (library) /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_bst_135_n040_astro.db

Information: scenario: func1_wst
1
remove_scenario -all
Information: Removed scenario func1_wst from memory. (UID-1024)
Information: Removed scenario funccts_wst from memory. (UID-1024)
1
# After placement, delete max_delay constraints. It is only for placing
# clock gating cell and gated register in proximity.
source $ICC_SDC_SETUP_FILE
source $ICC_MCMM_SCENARIOS_FILE
Warning: Discarding all scenario specific information previously defined in this session. (UID-1008)
Current scenario is: func1_wst
Information: Setting sdc_version outside of an SDC file has no effect (SDC-1)
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
***********************************************************************
                                                                       
    Check consistency between the Milkyway library and the TLUPlus     
                                                                       
***********************************************************************

Sanity check for TLU+ vs MW-Tech files:
 mapping_file: /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G/MAP/L13_CELL_6LM.map
 number of unique tlu+ files in mcmm mode: 1
  /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G/TLUP/L13_CELL_WST_6LM_DUMMY_V8.0_R_vari_Hole_Rev3.0.tlup

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
Using operating conditions 'V105WTP1250' found in library 'std150e_wst_105_p125'.
Using operating conditions 'V105WTP1250' found in library 'std150e_wst_105_p125'.
Warning: You have provided ambiguous libraries:
    /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db:std150e_wst_105_p125
    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_wst_105_p125_astro.db:std150e_wst_105_p125
  Both are characterized for voltage 1.050000V, process 1.000000, temperature 125.000000
  and contain the same lib_cell names (e.g. ivd2_hd).
  The latter library will be ignored. (MV-086)
  Ambiguity is evident at icc_place19 in scenario func1_wst
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Warning: Some objects from '_sel229' were of the incorrect class. (SEL-010)

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Warning: Net 'i_CLK' is connected to a pad cell and other cells. (PSYN-086)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)

TLU+ File = /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G/TLUP/L13_CELL_WST_6LM_DUMMY_V8.0_R_vari_Hole_Rev3.0.tlup

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 7.16 seconds
EKL_MT: elapsed time 7 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

 
****************************************
Report : clocks
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Thu Nov 19 08:10:37 2020
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources   Scenario
--------------------------------------------------------------------------------
clk             10.80   {0 5.4}                       {i_CLK}   func1_wst
clk_half        21.60   {0 10.8}            G         {khu_sensor_top/divider_by_2/o_CLK_DIV_2}
                                                                func1_wst
--------------------------------------------------------------------------------

Generated     Master         Generated      Master         Waveform
Clock         Source         Source         Clock          Modification
                                                                     Scenario
--------------------------------------------------------------------------------
clk_half      i_CLK          {khu_sensor_top/divider_by_2/o_CLK_DIV_2}
                                            clk            divide_by(2)
                                                                     func1_wst
--------------------------------------------------------------------------------
Current scenario is: funccts_wst
Information: Setting sdc_version outside of an SDC file has no effect (SDC-1)
***********************************************************************
                                                                       
    Check consistency between the Milkyway library and the TLUPlus     
                                                                       
***********************************************************************

Sanity check for TLU+ vs MW-Tech files:
 mapping_file: /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G/MAP/L13_CELL_6LM.map
 number of unique tlu+ files in mcmm mode: 1
  /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G/TLUP/L13_CELL_WST_6LM_DUMMY_V8.0_R_vari_Hole_Rev3.0.tlup

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
Using operating conditions 'V105WTP1250' found in library 'std150e_wst_105_p125'.
Using operating conditions 'V105WTP1250' found in library 'std150e_wst_105_p125'.
Warning: Some objects from '_sel466' were of the incorrect class. (SEL-010)
Warning: You have provided ambiguous libraries:
    /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db:std150e_wst_105_p125
    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_wst_105_p125_astro.db:std150e_wst_105_p125
  Both are characterized for voltage 1.050000V, process 1.000000, temperature 125.000000
  and contain the same lib_cell names (e.g. ivd2_hd).
  The latter library will be ignored. (MV-086)
  Ambiguity is evident at icc_place19 in scenario func1_wst
Information: Start timing update for routes parasitic extraction. (RCEX-023)
Information: End timing update for routes parasitic extraction. (RCEX-023)
Information: All the nets in the design are routed. Extraction of all the nets has been performed. (RCEX-201)
 
****************************************
Report : clocks
Design : khu_sensor_pad
Scenario(s): funccts_wst
Version: N-2017.09
Date   : Thu Nov 19 08:10:38 2020
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources   Scenario
--------------------------------------------------------------------------------
clk             10.80   {0 5.4}                       {i_CLK}   funccts_wst
clk_half        21.60   {0 10.8}            G         {khu_sensor_top/divider_by_2/o_CLK_DIV_2}
                                                                funccts_wst
--------------------------------------------------------------------------------

Generated     Master         Generated      Master         Waveform
Clock         Source         Source         Clock          Modification
                                                                     Scenario
--------------------------------------------------------------------------------
clk_half      i_CLK          {khu_sensor_top/divider_by_2/o_CLK_DIV_2}
                                            clk            divide_by(2)
                                                                     funccts_wst
--------------------------------------------------------------------------------
set_active_scenario $CHIP_FINISH_SCN
Information: Scenario funccts_wst is no longer active. (UID-1022)
Warning: Current scenario changed to 'func1_wst'. (UID-1009)
1
# Optimization Common Session Options - set in all sessions
source ./icc_scripts/common_route_opt_env.tcl
***********************************************************************
                                                                       
                      common_route_opt_env.tcl                         
                                                                       
***********************************************************************
Information: Existing back annotation will be deleted.   (UID-1006)
Warning: The design has already been assigned layer constraints and we will overwrite the constraints. (RT-064)
***********************************************************************
                                                                       
                   130nm_ocv_margin.pnr.tcl                            
                                                                       
***********************************************************************
Current scenario is: func1_wst
Current design is 'khu_sensor_pad'.
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Current design is 'khu_sensor_pad'.
#Source antenna rule
source $ANTENNA_RULE
1
report_antenna_rules
## 
## define_antenna_rule mw_lib -mode mode \
##   -diode_mode diode_mode [-metal_ratio metal_ratio]\
##   [-cut_ratio cut_ratio] [-metal_pratio metal_pratio]\
##   [-metal_nratio metal_nratio] [-cut_pratio cut_pratio]\
##   [-cut_nratio cut_nratio] [-protected_metal_scale metal_scale]\
##   [-cut_area_to_gate_diffusion_length_ratio cut_gate_diffusion_length_ratio] [-metal_area_to_pgate_diffusion_length_ratio metal_pgate_diffusion_length_ratio]\
##   [-metal_area_to_ngate_diffusion_length_ratio metal_ngate_diffusion_length_ratio] [-cut_area_to_pgate_diffusion_length_ratio cut_pgate_diffusion_length_ratio]\
##   [-cut_area_to_ngate_diffusion_length_ratio cut_ngate_diffusion_length_ratio] [-metal_area_to_gate_diffusion_length_ratio metal_gate_diffusion_length_ratio]\
##   [-protected_cut_scale cut_scale]\
##   [-name rule_name]
## mode
##  1, 4 : ignore all lower-layer segments
##  2, 5 : include lower-layer segments to the input pins
##  3, 6 : include all lower-layer segments
##  1, 2, 3 : polygon area
##  4, 5, 6 : sidewall area
## diode_mode (output pin)
##  0 : output pin cannot protect antenna.
##  1 : output pin can provide unlimited protection.
##  2 : limited diode protection; the diode ratio is defined
##     by define_antenna_layer_rule & dbDefineDiodeProtection (CLF)
##     If antenna has multiple diode pins, the max antenna ratio
##     is the one with the largest diode ratio.
##  3 : limited diode protection. If antenna has multiple diode pins, 
##     the max antenna ratio is sum of all diode ratios.
##  4 : limited diode protection. The max antenna ratio is calculated
##     from the total diode protection on the antenna, which is the
##     sum of the diode protection of all diodes.
##  5 : limited diode protection. The equivalent gate area is calculated
##      from the maximum diode-protection value of all diodes.
##  6 : limited diode protection. The equivalent gate area is calculated
##      from the sum of the diode protection of all diodes.
##  7 : limited diode protection. The equivalent metal area is calculated
##      from the maximum diode-protection value of all diodes.
##  8 : limited diode protection. The equivalent metal area is calculated
##      from the sum of the diode protection of all diodes.
## 
## define_antenna_layer_rule mw_lib -mode mode \
##   -layer layer_name -ratio ratio \
##   -diode_ratio {v0 v1 v2 v3 [v4]}\
##   -name rule_name
## ratio
##  max. antenna ratio with no diode protection
##      MIN((dp > v0) ? ((dp + v1 ) * v2 + v3), v4) : ratio 
##  max. antenna ratio with (diode protection == dp)
 
 

set lib [current_mw_lib]
remove_antenna_rules $lib
define_antenna_rule $lib -mode 1 -diode_mode 2 -metal_ratio 100 -cut_ratio 20
define_antenna_layer_rule $lib -mode 1 -layer "MET1" -ratio 100 -diode_ratio {0.203 0 400 3700}
define_antenna_layer_rule $lib -mode 1 -layer "MET2" -ratio 100 -diode_ratio {0.203 0 400 3700}
define_antenna_layer_rule $lib -mode 1 -layer "MET3" -ratio 100 -diode_ratio {0.203 0 400 3700}
define_antenna_layer_rule $lib -mode 1 -layer "MET4" -ratio 100 -diode_ratio {0.203 0 8000 50000}
define_antenna_layer_rule $lib -mode 1 -layer "VIA1" -ratio 5 -diode_ratio {0.203 0 83.33 75}
define_antenna_layer_rule $lib -mode 1 -layer "VIA2" -ratio 5 -diode_ratio {0.203 0 83.33 75}
define_antenna_layer_rule $lib -mode 1 -layer "VIA3" -ratio 5 -diode_ratio {0.203 0 83.33 75}

1
set_route_zrt_detail_options -antenna true
1
# Search & Repair
verify_zrt_route
Found antenna rule mode 1, diode mode 2:
	metal ratio 100, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer MET1: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET2: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET3: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET4: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 8000 50000}
	layer VIA1: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA2: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA3: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4


Start checking for open nets ... 

Total number of nets = 32595, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 32595 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   75  Alloctr   76  Proc 2615 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-reshield_modified_nets                                 :	 reshield            
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-diode_libcell_names                                    :	 {{diode_cell_hd} }  
-insert_diodes_during_routing                           :	 true                
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 2
      Metal lay (MET1)0; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA1)1; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET2)1; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA2)2; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET3)2; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA3)3; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET4)3; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 8000.000 50000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MET5)4; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MET6)5; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_CLK. The pin i_CLK on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 7 nets as they don't have enough gate area info.

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked	2/100 Partitions, Violations =	0
Checked	5/100 Partitions, Violations =	0
Checked	8/100 Partitions, Violations =	0
Checked	12/100 Partitions, Violations =	0
Checked	16/100 Partitions, Violations =	0
Checked	22/100 Partitions, Violations =	0
Checked	24/100 Partitions, Violations =	0
Checked	28/100 Partitions, Violations =	0
Checked	32/100 Partitions, Violations =	0
Checked	36/100 Partitions, Violations =	0
Checked	42/100 Partitions, Violations =	0
Checked	44/100 Partitions, Violations =	0
Checked	48/100 Partitions, Violations =	0
Checked	52/100 Partitions, Violations =	0
Checked	56/100 Partitions, Violations =	0
Checked	62/100 Partitions, Violations =	0
Checked	64/100 Partitions, Violations =	0
Checked	68/100 Partitions, Violations =	0
Checked	72/100 Partitions, Violations =	7
Checked	76/100 Partitions, Violations =	7
Checked	82/100 Partitions, Violations =	7
Checked	84/100 Partitions, Violations =	7
Checked	88/100 Partitions, Violations =	7
[DRC CHECK] Elapsed real time: 0:00:12 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   93  Alloctr   95  Proc 2615 
Start net based rule analysis
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1800; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_112_; master port D
		Antenna/diode mode 1/2; wlay MET4; gArea 0.09200000; allowed ratio/ratio 100.00000000/111.00000000
Found 1 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used   94  Alloctr   95  Proc 2615 
Information: Merged away 4 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	3
	Min-max layer : 1
	Short : 2


Total Wire Length =                    1240375 micron
Total Number of Contacts =             262836
Total Number of Wires =                229427
Total Number of PtConns =              2488
Total Number of Routed Wires =       229427
Total Routed Wire Length =           1239244 micron
Total Number of Routed Contacts =       262836
	Layer           MET1 :      58173 micron
	Layer           MET2 :     358342 micron
	Layer           MET3 :     558321 micron
	Layer           MET4 :     265509 micron
	Layer           MET5 :         30 micron
	Layer           MET6 :          0 micron
	Via            VIA45 :        918
	Via        VIA45_1x2 :         58
	Via        VIA45_2x1 :          1
	Via            VIA34 :       4674
	Via       VIA34(rot) :        144
	Via        VIA34_2x1 :      26906
	Via   VIA34(rot)_1x2 :         32
	Via   VIA34(rot)_2x1 :         11
	Via        VIA34_1x2 :       3536
	Via            VIA23 :       3873
	Via       VIA23(rot) :          7
	Via        VIA23_2x1 :      27592
	Via   VIA23(rot)_1x2 :        391
	Via   VIA23(rot)_2x1 :         25
	Via        VIA23_1x2 :      76190
	Via            VIA12 :      77160
	Via       VIA12(rot) :       3063
	Via   VIA12(rot)_1x2 :      11342
	Via        VIA12_2x1 :       5728
	Via        VIA12_1x2 :      19271
	Via   VIA12(rot)_2x1 :       1914

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 65.82% (172997 / 262836 vias)
 
    Layer VIA1       = 32.29% (38255  / 118478  vias)
        Weight 1     = 32.29% (38255   vias)
        Un-optimized = 67.71% (80223   vias)
    Layer VIA2       = 96.41% (104198 / 108078  vias)
        Weight 1     = 96.41% (104198  vias)
        Un-optimized =  3.59% (3880    vias)
    Layer VIA3       = 86.35% (30485  / 35303   vias)
        Weight 1     = 86.35% (30485   vias)
        Un-optimized = 13.65% (4818    vias)
    Layer VIA4       =  6.04% (59     / 977     vias)
        Weight 1     =  6.04% (59      vias)
        Un-optimized = 93.96% (918     vias)
 
  Total double via conversion rate    = 65.82% (172997 / 262836 vias)
 
    Layer VIA1       = 32.29% (38255  / 118478  vias)
    Layer VIA2       = 96.41% (104198 / 108078  vias)
    Layer VIA3       = 86.35% (30485  / 35303   vias)
    Layer VIA4       =  6.04% (59     / 977     vias)
 
  The optimized via conversion rate based on total routed via count = 65.82% (172997 / 262836 vias)
 
    Layer VIA1       = 32.29% (38255  / 118478  vias)
        Weight 1     = 32.29% (38255   vias)
        Un-optimized = 67.71% (80223   vias)
    Layer VIA2       = 96.41% (104198 / 108078  vias)
        Weight 1     = 96.41% (104198  vias)
        Un-optimized =  3.59% (3880    vias)
    Layer VIA3       = 86.35% (30485  / 35303   vias)
        Weight 1     = 86.35% (30485   vias)
        Un-optimized = 13.65% (4818    vias)
    Layer VIA4       =  6.04% (59     / 977     vias)
        Weight 1     =  6.04% (59      vias)
        Un-optimized = 93.96% (918     vias)
 


Verify Summary:

Total number of nets = 32595, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 3
Total number of antenna violations = 1
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

1
route_zrt_detail -inc true -initial_drc_from_input true
Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Thu Nov 19 08:11:08 2020
****************************************

 * Some/all delay information is back-annotated.
	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125

Information: Percent of Arnoldi-based delays = 94.51% on scenario func1_wst

  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg_0_/CK (fd2qd1_hd)
                                                          0.00       0.75 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg_0_/Q (fd2qd1_hd)
                                                          0.60 @     1.35 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/icc_place91/Y (ivd1_hd)
                                                          0.16 @     1.51 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/icc_place90/Y (ivd1_hd)
                                                          0.51 @     2.02 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/icc_place63/Y (clknd2d2_hd)
                                                          0.79 @     2.81 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/icc_place298/Y (ivd1_hd)
                                                          0.63 @     3.44 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/icc_place302/Y (ivd2_hd)
                                                          0.56 @     4.00 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U5/Y (scg16d1_hd)
                                                          0.22 @     4.22 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U1041/Y (ao21d1_hd)
                                                          0.28 @     4.50 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U7/Y (oa21d2_hd)
                                                          0.33 @     4.83 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U8/Y (scg6d2_hd)
                                                          0.71 @     5.53 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/icc_place41/Y (ad2d4_hd)
                                                          0.71 @     6.24 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/icc_place366/Y (ivd4_hd)
                                                          0.45 @     6.69 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U582/Y (oa22d1_hd)
                                                          0.32 @     7.01 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U581/Y (scg6d1_hd)
                                                          0.48 @     7.49 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/EN (SNPS_CLOCK_GATE_HIGH_iir_notch_5)
                                                          0.00       7.49 r    
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/EN (cglpd1_hd)
                                                          0.06 @     7.54 r    1.05
  data arrival time                                                  7.54      

  clock clk (rise edge)                                  10.80      10.80      
  clock network delay (ideal)                             0.75      11.55      
  clock reconvergence pessimism                           0.00      11.55      
  clock uncertainty                                      -0.48      11.07      
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/CK (cglpd1_hd)
                                                          0.00      11.07 r    
  clock gating setup time                                -0.09      10.98      
  data required time                                                10.98      
  ------------------------------------------------------------------------------------
  data required time                                                10.98      
  data arrival time                                                 -7.54      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        3.44      


  Startpoint: ADS1292_DRDY
              (input port clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_pstate_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  input external delay                                    0.35       1.10 f    
  ADS1292_DRDY (in)                                       0.00       1.10 f    
  pad27/Y (phic_p)                                        1.57 @     2.67 f    1.05
  khu_sensor_top/ADS1292_DRDY (khu_sensor_top)            0.00       2.67 f    
  khu_sensor_top/ads1292_controller/i_ADS1292_DRDY (ads1292_controller)
                                                          0.00       2.67 f    
  khu_sensor_top/ads1292_controller/U284/Y (ao21d1_hd)
                                                          0.37 @     3.04 r    1.05
  khu_sensor_top/ads1292_controller/U273/Y (oa22d1_hd)
                                                          0.30 @     3.34 f    1.05
  khu_sensor_top/ads1292_controller/U272/Y (nr4d1_hd)     0.34 @     3.68 r    1.05
  khu_sensor_top/ads1292_controller/U271/Y (scg15d1_hd)
                                                          0.20 @     3.88 f    1.05
  khu_sensor_top/ads1292_controller/r_pstate_reg_0_/D (fd2qd1_hd)
                                                          0.00 @     3.88 f    1.05
  data arrival time                                                  3.88      

  clock clk (rise edge)                                  10.80      10.80      
  clock network delay (ideal)                             0.75      11.55      
  clock reconvergence pessimism                           0.00      11.55      
  clock uncertainty                                      -0.48      11.07      
  khu_sensor_top/ads1292_controller/r_pstate_reg_0_/CK (fd2qd1_hd)
                                                          0.00      11.07 r    
  library setup time                                     -0.01      11.06      
  data required time                                                11.06      
  ------------------------------------------------------------------------------------
  data required time                                                11.06      
  data arrival time                                                 -3.88      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        7.18      


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/scl_o_reg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MPR121_SCL (output port clocked by clk)
  Scenario: func1_wst
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/mpr121_controller/i2c_master/scl_o_reg_reg/CK (fd1qd1_hd)
                                                          0.00       0.75 r    1.05
  khu_sensor_top/mpr121_controller/i2c_master/scl_o_reg_reg/Q (fd1qd1_hd)
                                                          0.68 @     1.43 r    1.05
  khu_sensor_top/mpr121_controller/i2c_master/scl_t (i2c_master)
                                                          0.00       1.43 r    
  khu_sensor_top/mpr121_controller/o_I2C_SCL_EN (mpr121_controller)
                                                          0.00       1.43 r    
  khu_sensor_top/MPR121_SCL_EN (khu_sensor_top)           0.00       1.43 r    
  icc_place11/Y (ivd2_hd)                                 0.29 @     1.72 f    1.05
  icc_place12/Y (ivd2_hd)                                 0.62 @     2.34 r    1.05
  pad43/PAD (phbct12_p)                                   3.31 @     5.66 r    1.05
  MPR121_SCL (inout)                                      0.00       5.66 r    
  data arrival time                                                  5.66      

  clock clk (rise edge)                                  10.80      10.80      
  clock network delay (ideal)                             0.75      11.55      
  clock reconvergence pessimism                           0.00      11.55      
  clock uncertainty                                      -0.48      11.07      
  output external delay                                  -0.50      10.57      
  data required time                                                10.57      
  ------------------------------------------------------------------------------------
  data required time                                                10.57      
  data arrival time                                                 -5.66      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        4.91      


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/a_m_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_filter/iir_hpf/add/a_m_reg_20_/CK (fd3qd1_hd)
                                                          0.00       0.75 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/a_m_reg_20_/Q (fd3qd1_hd)
                                                          0.95 @     1.70 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/A[20] (float_adder_0_DW_cmp_6)
                                                          0.00       1.70 r    
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U33/Y (nd2d1_hd)
                                                          0.32 @     2.03 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U149/Y (oa21d1_hd)
                                                          0.22 @     2.25 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U21/Y (ao21d1_hd)
                                                          0.15 @     2.40 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U19/Y (oa21d1_hd)
                                                          0.14 @     2.54 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U154/Y (ao21d2_hd)
                                                          0.17 @     2.71 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U1/Y (oa21d4_hd)
                                                          0.14 @     2.85 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/GE_LT_GT_LE (float_adder_0_DW_cmp_6)
                                                          0.00       2.85 r    
  khu_sensor_top/ads1292_filter/iir_hpf/add/U485/Y (ivd8_hd)
                                                          0.08 @     2.93 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U126/Y (clknd2d6_hd)
                                                          0.12 @     3.05 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/icc_place78/Y (ivd8_hd)
                                                          0.12 @     3.17 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U683/Y (ao22d1_hd)
                                                          0.22 @     3.39 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/I2[1] (float_adder_0_DP_OP_46_224_9810_0)
                                                          0.00       3.39 r    
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U86/Y (clkxo2d2_hd)
                                                          0.45 @     3.83 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U74/CO (fad4_hd)
                                                          0.41 @     4.25 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U73/CO (fad4_hd)
                                                          0.26 @     4.51 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U72/CO (fad4_hd)
                                                          0.28 @     4.79 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U71/CO (fad4_hd)
                                                          0.27 @     5.06 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U66/CO (fad4_hd)
                                                          0.25 @     5.31 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U70/CO (fad4_hd)
                                                          0.26 @     5.57 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U65/CO (fad4_hd)
                                                          0.26 @     5.83 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U64/CO (fad4_hd)
                                                          0.26 @     6.08 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U109/CO (fad4_hd)
                                                          0.26 @     6.34 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U63/CO (fad4_hd)
                                                          0.25 @     6.59 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U62/CO (fad4_hd)
                                                          0.26 @     6.85 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U61/CO (fad4_hd)
                                                          0.26 @     7.11 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U97/CO (fad4_hd)
                                                          0.26 @     7.37 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U77/CO (fad4_hd)
                                                          0.26 @     7.62 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U75/CO (fad4_hd)
                                                          0.25 @     7.87 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U81/CO (fad4_hd)
                                                          0.25 @     8.13 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U80/CO (fad4_hd)
                                                          0.26 @     8.38 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U83/CO (fad4_hd)
                                                          0.26 @     8.64 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U82/CO (fad4_hd)
                                                          0.27 @     8.91 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U95/CO (fad4_hd)
                                                          0.26 @     9.17 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U60/CO (fad4_hd)
                                                          0.26 @     9.42 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U111/CO (fad4_hd)
                                                          0.26 @     9.68 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U110/CO (fad4_hd)
                                                          0.25 @     9.93 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U76/CO (fad4_hd)
                                                          0.26 @    10.19 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U79/CO (fad4_hd)
                                                          0.26 @    10.45 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U59/CO (fad4_hd)
                                                          0.26 @    10.71 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U92/Y (xo2d4_hd)
                                                          0.29 @    11.00 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/O1[27] (float_adder_0_DP_OP_46_224_9810_0)
                                                          0.00      11.00 f    
  khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D (fd3qd1_hd)
                                                          0.00 @    11.00 f    1.05
  data arrival time                                                 11.00      

  clock clk (rise edge)                                  10.80      10.80      
  clock network delay (ideal)                             0.75      11.55      
  clock reconvergence pessimism                           0.00      11.55      
  clock uncertainty                                      -0.48      11.07      
  khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/CK (fd3qd1_hd)
                                                          0.00      11.07 r    
  library setup time                                     -0.01      11.06      
  data required time                                                11.06      
  ------------------------------------------------------------------------------------
  data required time                                                11.06      
  data arrival time                                                -11.00      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.06      


  Startpoint: khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                  10.80      10.80      
  clock network delay (ideal)                             0.75      11.55      
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/CK (fd2qd1_hd)
                                                          0.00      11.55 r    1.05
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/Q (fd2qd1_hd)
                                                          0.82 @    12.37 r    1.05
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY (mpr121_controller)
                                                          0.00      12.37 r    
  khu_sensor_top/sensor_core/i_MPR121_BUSY (sensor_core)
                                                          0.00      12.37 r    
  khu_sensor_top/sensor_core/U593/Y (nr2d1_hd)            0.25 @    12.62 f    1.05
  khu_sensor_top/sensor_core/U592/Y (ivd1_hd)             0.27 @    12.90 r    1.05
  khu_sensor_top/sensor_core/U81/Y (nd2d1_hd)             0.14 @    13.04 f    1.05
  khu_sensor_top/sensor_core/U80/Y (oa211d1_hd)           0.16 @    13.20 r    1.05
  khu_sensor_top/sensor_core/U78/Y (oa211d1_hd)           0.22 @    13.42 f    1.05
  khu_sensor_top/sensor_core/U77/Y (oa211d1_hd)           0.18 @    13.59 r    1.05
  khu_sensor_top/sensor_core/U76/Y (oa211d1_hd)           0.19 @    13.79 f    1.05
  khu_sensor_top/sensor_core/U75/Y (ivd1_hd)              0.13 @    13.92 r    1.05
  khu_sensor_top/sensor_core/U32/Y (mx2d1_hd)             0.21 @    14.14 r    1.05
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_1_/D (fd2qd1_hd)
                                                          0.00 @    14.14 r    1.05
  data arrival time                                                 14.14      

  clock clk_half (rise edge)                             21.60      21.60      
  clock network delay (ideal)                             0.75      22.35      
  clock reconvergence pessimism                           0.00      22.35      
  clock uncertainty                                      -0.96      21.39      
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_1_/CK (fd2qd1_hd)
                                                          0.00      21.39 r    
  library setup time                                     -0.03      21.36      
  data required time                                                21.36      
  ------------------------------------------------------------------------------------
  data required time                                                21.36      
  data arrival time                                                -14.14      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        7.22      


GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
Found antenna rule mode 1, diode mode 2:
	metal ratio 100, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer MET1: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET2: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET3: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET4: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 8000 50000}
	layer VIA1: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA2: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA3: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-reshield_modified_nets                                 :	 reshield            
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-diode_libcell_names                                    :	 {{diode_cell_hd} }  
-insert_diodes_during_routing                           :	 true                
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

[Dr init] Elapsed real time: 0:00:03 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Dr init] Stage (MB): Used   89  Alloctr   89  Proc    0 
[Dr init] Total (MB): Used   92  Alloctr   93  Proc 2598 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 32595, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Routing in incremental mode, starting from iteration 54

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 2
      Metal lay (MET1)0; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA1)1; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET2)1; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA2)2; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET3)2; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA3)3; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET4)3; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 8000.000 50000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MET5)4; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MET6)5; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Note - message 'ZRT-311' limit (1) exceeded.  Remainder will be suppressed.
Skipping antenna analysis for 7 nets as they don't have enough gate area info.
Start DR iteration 54: non-uniform partition
Routed	1/4 Partitions, Violations =	8
Routed	2/4 Partitions, Violations =	10
Routed	3/4 Partitions, Violations =	7
Routed	4/4 Partitions, Violations =	7

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
	@@@@ Total number of instance ports with antenna violations =	1

	Min-max layer : 2
	Short : 5

[Iter 54] Elapsed real time: 0:00:04 
[Iter 54] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 54] Stage (MB): Used   96  Alloctr   96  Proc    0 
[Iter 54] Total (MB): Used  100  Alloctr  101  Proc 2598 

End DR iteration 54 with 4 parts

Start DR iteration 55: non-uniform partition
Routed	1/3 Partitions, Violations =	10
Routed	2/3 Partitions, Violations =	10
Routed	3/3 Partitions, Violations =	7

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
	@@@@ Total number of instance ports with antenna violations =	1

	Min-max layer : 2
	Short : 5

[Iter 55] Elapsed real time: 0:00:04 
[Iter 55] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 55] Stage (MB): Used   96  Alloctr   96  Proc    0 
[Iter 55] Total (MB): Used  100  Alloctr  101  Proc 2598 

End DR iteration 55 with 3 parts

Start DR iteration 56: non-uniform partition
Routed	1/3 Partitions, Violations =	10
Routed	2/3 Partitions, Violations =	10
Routed	3/3 Partitions, Violations =	10

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	10
	@@@@ Total number of instance ports with antenna violations =	3

	Less than minimum area : 2
	Min-max layer : 2
	Short : 5
	Internal-only types : 1

[Iter 56] Elapsed real time: 0:00:05 
[Iter 56] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:05
[Iter 56] Stage (MB): Used   96  Alloctr   96  Proc    0 
[Iter 56] Total (MB): Used  100  Alloctr  101  Proc 2598 

End DR iteration 56 with 3 parts

Start DR iteration 57: non-uniform partition
Routed	1/5 Partitions, Violations =	22
Routed	2/5 Partitions, Violations =	22
Routed	3/5 Partitions, Violations =	22
Routed	4/5 Partitions, Violations =	14
Routed	5/5 Partitions, Violations =	9

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	9
	@@@@ Total number of instance ports with antenna violations =	1

	Min-max layer : 2
	Short : 5
	Internal-only types : 2

[Iter 57] Elapsed real time: 0:00:05 
[Iter 57] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Iter 57] Stage (MB): Used   96  Alloctr   96  Proc    0 
[Iter 57] Total (MB): Used  100  Alloctr  101  Proc 2598 

End DR iteration 57 with 5 parts

Start DR iteration 58: non-uniform partition
Routed	1/6 Partitions, Violations =	12
Routed	2/6 Partitions, Violations =	10
Routed	3/6 Partitions, Violations =	10
Routed	4/6 Partitions, Violations =	6
Routed	5/6 Partitions, Violations =	6
Routed	6/6 Partitions, Violations =	5

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	5
	@@@@ Total number of instance ports with antenna violations =	1

	Min-max layer : 1
	Short : 4

[Iter 58] Elapsed real time: 0:00:05 
[Iter 58] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Iter 58] Stage (MB): Used   96  Alloctr   96  Proc    0 
[Iter 58] Total (MB): Used  100  Alloctr  101  Proc 2598 

End DR iteration 58 with 6 parts

	@@@@ Total nets not meeting constraints =	1

Stop DR since not converging

[DR] Elapsed real time: 0:00:05 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[DR] Stage (MB): Used   84  Alloctr   85  Proc    0 
[DR] Total (MB): Used   88  Alloctr   89  Proc 2598 
[DR: Done] Elapsed real time: 0:00:05 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[DR: Done] Stage (MB): Used   84  Alloctr   85  Proc    0 
[DR: Done] Total (MB): Used   88  Alloctr   89  Proc 2598 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 2 aligned/redundant DRCs. (ZRT-305)

DR finished with 3 violations and 1 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	3
	Min-max layer : 1
	Short : 2



Total Wire Length =                    1240362 micron
Total Number of Contacts =             262817
Total Number of Wires =                227946
Total Number of PtConns =              2479
Total Number of Routed Wires =       227946
Total Routed Wire Length =           1239234 micron
Total Number of Routed Contacts =       262817
	Layer           MET1 :      58174 micron
	Layer           MET2 :     358237 micron
	Layer           MET3 :     558334 micron
	Layer           MET4 :     265612 micron
	Layer           MET5 :          5 micron
	Layer           MET6 :          0 micron
	Via            VIA45 :        918
	Via        VIA45_1x2 :         58
	Via        VIA45_2x1 :          1
	Via            VIA34 :       4682
	Via       VIA34(rot) :        144
	Via        VIA34_2x1 :      26902
	Via   VIA34(rot)_1x2 :         32
	Via   VIA34(rot)_2x1 :         11
	Via        VIA34_1x2 :       3532
	Via            VIA23 :       3863
	Via       VIA23(rot) :          8
	Via        VIA23_2x1 :      27587
	Via   VIA23(rot)_1x2 :        391
	Via   VIA23(rot)_2x1 :         25
	Via        VIA23_1x2 :      76185
	Via            VIA12 :      77162
	Via       VIA12(rot) :       3063
	Via   VIA12(rot)_1x2 :      11341
	Via        VIA12_2x1 :       5728
	Via        VIA12_1x2 :      19270
	Via   VIA12(rot)_2x1 :       1914

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 65.82% (172977 / 262817 vias)
 
    Layer VIA1       = 32.29% (38253  / 118478  vias)
        Weight 1     = 32.29% (38253   vias)
        Un-optimized = 67.71% (80225   vias)
    Layer VIA2       = 96.42% (104188 / 108059  vias)
        Weight 1     = 96.42% (104188  vias)
        Un-optimized =  3.58% (3871    vias)
    Layer VIA3       = 86.33% (30477  / 35303   vias)
        Weight 1     = 86.33% (30477   vias)
        Un-optimized = 13.67% (4826    vias)
    Layer VIA4       =  6.04% (59     / 977     vias)
        Weight 1     =  6.04% (59      vias)
        Un-optimized = 93.96% (918     vias)
 
  Total double via conversion rate    = 65.82% (172977 / 262817 vias)
 
    Layer VIA1       = 32.29% (38253  / 118478  vias)
    Layer VIA2       = 96.42% (104188 / 108059  vias)
    Layer VIA3       = 86.33% (30477  / 35303   vias)
    Layer VIA4       =  6.04% (59     / 977     vias)
 
  The optimized via conversion rate based on total routed via count = 65.82% (172977 / 262817 vias)
 
    Layer VIA1       = 32.29% (38253  / 118478  vias)
        Weight 1     = 32.29% (38253   vias)
        Un-optimized = 67.71% (80225   vias)
    Layer VIA2       = 96.42% (104188 / 108059  vias)
        Weight 1     = 96.42% (104188  vias)
        Un-optimized =  3.58% (3871    vias)
    Layer VIA3       = 86.33% (30477  / 35303   vias)
        Weight 1     = 86.33% (30477   vias)
        Un-optimized = 13.67% (4826    vias)
    Layer VIA4       =  6.04% (59     / 977     vias)
        Weight 1     =  6.04% (59      vias)
        Un-optimized = 93.96% (918     vias)
 

Total number of nets = 32595
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 3
Total number of antenna violations = 1
Total number of voltage-area violations = no voltage-areas defined
Special ECO iteration 1 ended with 0 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
1
# Error handle
# After P&R, please check an errors by Error Browser.
# In the Error Browser, check "Detail Route", and check errors.
# For antenna violation fixing, set renewed detail route option and routing again.
# Below lines, it is command for it.
# In some case, antenna violation cannot be fixed completely.
# If this is the case, the errors should be fixed manually by hop-up technique(in virtuoso)
#
# For short circuit, check detail one by one, if errors by a pin connection with custom modules or 
# a limitation of the library, the errors can be ignored. 
#
# For diff net spacing, check the pins connection, if errors by a pin connection with custom modules
# or a limitation of the library, the errors can be ignored. If not, the errors should be fixed by
# re-routing or handling manually(in virtuoso)
set_route_zrt_detail_options 	-diode_libcell_names diode_cell_hd 	-antenna_fixing_preference use_diodes
1
# Search & Repair
verify_zrt_route
Found antenna rule mode 1, diode mode 2:
	metal ratio 100, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer MET1: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET2: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET3: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET4: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 8000 50000}
	layer VIA1: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA2: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA3: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4


Start checking for open nets ... 

Total number of nets = 32595, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 32595 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   78  Alloctr   79  Proc 2598 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-reshield_modified_nets                                 :	 reshield            
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-antenna_fixing_preference                              :	 use_diodes          
-default_gate_size                                      :	 0.020000            
-diode_libcell_names                                    :	 {{diode_cell_hd} }  
-insert_diodes_during_routing                           :	 true                
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 2
      Metal lay (MET1)0; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA1)1; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET2)1; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA2)2; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET3)2; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA3)3; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET4)3; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 8000.000 50000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MET5)4; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MET6)5; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Skipping antenna analysis for 7 nets as they don't have enough gate area info.

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked	2/100 Partitions, Violations =	0
Checked	5/100 Partitions, Violations =	0
Checked	8/100 Partitions, Violations =	0
Checked	12/100 Partitions, Violations =	0
Checked	16/100 Partitions, Violations =	0
Checked	22/100 Partitions, Violations =	0
Checked	24/100 Partitions, Violations =	0
Checked	28/100 Partitions, Violations =	0
Checked	32/100 Partitions, Violations =	0
Checked	36/100 Partitions, Violations =	0
Checked	42/100 Partitions, Violations =	0
Checked	44/100 Partitions, Violations =	0
Checked	48/100 Partitions, Violations =	0
Checked	52/100 Partitions, Violations =	0
Checked	56/100 Partitions, Violations =	0
Checked	62/100 Partitions, Violations =	0
Checked	64/100 Partitions, Violations =	0
Checked	68/100 Partitions, Violations =	0
Checked	72/100 Partitions, Violations =	5
Checked	76/100 Partitions, Violations =	5
Checked	82/100 Partitions, Violations =	5
Checked	84/100 Partitions, Violations =	5
Checked	88/100 Partitions, Violations =	5
[DRC CHECK] Elapsed real time: 0:00:12 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   96  Alloctr   97  Proc 2598 
Start net based rule analysis
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1800; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_112_; master port D
		Antenna/diode mode 1/2; wlay MET4; gArea 0.09200000; allowed ratio/ratio 100.00000000/115.34782410
Found 1 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used   96  Alloctr   98  Proc 2598 
Information: Merged away 2 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	3
	Min-max layer : 1
	Short : 2


Total Wire Length =                    1240362 micron
Total Number of Contacts =             262817
Total Number of Wires =                228691
Total Number of PtConns =              2476
Total Number of Routed Wires =       228691
Total Routed Wire Length =           1239234 micron
Total Number of Routed Contacts =       262817
	Layer           MET1 :      58174 micron
	Layer           MET2 :     358237 micron
	Layer           MET3 :     558334 micron
	Layer           MET4 :     265612 micron
	Layer           MET5 :          5 micron
	Layer           MET6 :          0 micron
	Via            VIA45 :        918
	Via        VIA45_1x2 :         58
	Via        VIA45_2x1 :          1
	Via            VIA34 :       4682
	Via       VIA34(rot) :        144
	Via        VIA34_2x1 :      26902
	Via   VIA34(rot)_1x2 :         32
	Via   VIA34(rot)_2x1 :         11
	Via        VIA34_1x2 :       3532
	Via            VIA23 :       3863
	Via       VIA23(rot) :          8
	Via        VIA23_1x2 :      76185
	Via   VIA23(rot)_2x1 :         25
	Via   VIA23(rot)_1x2 :        391
	Via        VIA23_2x1 :      27587
	Via            VIA12 :      77162
	Via       VIA12(rot) :       3063
	Via        VIA12_2x1 :       5728
	Via   VIA12(rot)_1x2 :      11341
	Via   VIA12(rot)_2x1 :       1914
	Via        VIA12_1x2 :      19270

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 65.82% (172977 / 262817 vias)
 
    Layer VIA1       = 32.29% (38253  / 118478  vias)
        Weight 1     = 32.29% (38253   vias)
        Un-optimized = 67.71% (80225   vias)
    Layer VIA2       = 96.42% (104188 / 108059  vias)
        Weight 1     = 96.42% (104188  vias)
        Un-optimized =  3.58% (3871    vias)
    Layer VIA3       = 86.33% (30477  / 35303   vias)
        Weight 1     = 86.33% (30477   vias)
        Un-optimized = 13.67% (4826    vias)
    Layer VIA4       =  6.04% (59     / 977     vias)
        Weight 1     =  6.04% (59      vias)
        Un-optimized = 93.96% (918     vias)
 
  Total double via conversion rate    = 65.82% (172977 / 262817 vias)
 
    Layer VIA1       = 32.29% (38253  / 118478  vias)
    Layer VIA2       = 96.42% (104188 / 108059  vias)
    Layer VIA3       = 86.33% (30477  / 35303   vias)
    Layer VIA4       =  6.04% (59     / 977     vias)
 
  The optimized via conversion rate based on total routed via count = 65.82% (172977 / 262817 vias)
 
    Layer VIA1       = 32.29% (38253  / 118478  vias)
        Weight 1     = 32.29% (38253   vias)
        Un-optimized = 67.71% (80225   vias)
    Layer VIA2       = 96.42% (104188 / 108059  vias)
        Weight 1     = 96.42% (104188  vias)
        Un-optimized =  3.58% (3871    vias)
    Layer VIA3       = 86.33% (30477  / 35303   vias)
        Weight 1     = 86.33% (30477   vias)
        Un-optimized = 13.67% (4826    vias)
    Layer VIA4       =  6.04% (59     / 977     vias)
        Weight 1     =  6.04% (59      vias)
        Un-optimized = 93.96% (918     vias)
 


Verify Summary:

Total number of nets = 32595, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 3
Total number of antenna violations = 1
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

1
route_zrt_detail -inc true -initial_drc_from_input true

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Note - message 'PSYN-086' limit (1) exceeded.  Remainder will be suppressed.
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 7.36 seconds
EKL_MT: elapsed time 7 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Thu Nov 19 08:12:02 2020
****************************************

 * Some/all delay information is back-annotated.
	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125

Information: Percent of Arnoldi-based delays = 94.51% on scenario func1_wst

  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg_0_/CK (fd2qd1_hd)
                                                          0.00       0.75 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg_0_/Q (fd2qd1_hd)
                                                          0.60 @     1.35 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/icc_place91/Y (ivd1_hd)
                                                          0.16 @     1.51 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/icc_place90/Y (ivd1_hd)
                                                          0.51 @     2.02 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/icc_place63/Y (clknd2d2_hd)
                                                          0.79 @     2.81 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/icc_place298/Y (ivd1_hd)
                                                          0.63 @     3.44 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/icc_place302/Y (ivd2_hd)
                                                          0.56 @     4.00 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U5/Y (scg16d1_hd)
                                                          0.22 @     4.22 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U1041/Y (ao21d1_hd)
                                                          0.28 @     4.49 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U7/Y (oa21d2_hd)
                                                          0.33 @     4.82 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U8/Y (scg6d2_hd)
                                                          0.71 @     5.53 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/icc_place41/Y (ad2d4_hd)
                                                          0.71 @     6.24 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/icc_place366/Y (ivd4_hd)
                                                          0.45 @     6.69 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U582/Y (oa22d1_hd)
                                                          0.32 @     7.01 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U581/Y (scg6d1_hd)
                                                          0.48 @     7.48 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/EN (SNPS_CLOCK_GATE_HIGH_iir_notch_5)
                                                          0.00       7.48 r    
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/EN (cglpd1_hd)
                                                          0.06 @     7.54 r    1.05
  data arrival time                                                  7.54      

  clock clk (rise edge)                                  10.80      10.80      
  clock network delay (ideal)                             0.75      11.55      
  clock reconvergence pessimism                           0.00      11.55      
  clock uncertainty                                      -0.48      11.07      
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/CK (cglpd1_hd)
                                                          0.00      11.07 r    
  clock gating setup time                                -0.09      10.98      
  data required time                                                10.98      
  ------------------------------------------------------------------------------------
  data required time                                                10.98      
  data arrival time                                                 -7.54      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        3.44      


  Startpoint: ADS1292_DRDY
              (input port clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_pstate_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  input external delay                                    0.35       1.10 f    
  ADS1292_DRDY (in)                                       0.00       1.10 f    
  pad27/Y (phic_p)                                        1.57 @     2.67 f    1.05
  khu_sensor_top/ADS1292_DRDY (khu_sensor_top)            0.00       2.67 f    
  khu_sensor_top/ads1292_controller/i_ADS1292_DRDY (ads1292_controller)
                                                          0.00       2.67 f    
  khu_sensor_top/ads1292_controller/U284/Y (ao21d1_hd)
                                                          0.37 @     3.04 r    1.05
  khu_sensor_top/ads1292_controller/U273/Y (oa22d1_hd)
                                                          0.30 @     3.34 f    1.05
  khu_sensor_top/ads1292_controller/U272/Y (nr4d1_hd)     0.34 @     3.68 r    1.05
  khu_sensor_top/ads1292_controller/U271/Y (scg15d1_hd)
                                                          0.20 @     3.88 f    1.05
  khu_sensor_top/ads1292_controller/r_pstate_reg_0_/D (fd2qd1_hd)
                                                          0.00 @     3.88 f    1.05
  data arrival time                                                  3.88      

  clock clk (rise edge)                                  10.80      10.80      
  clock network delay (ideal)                             0.75      11.55      
  clock reconvergence pessimism                           0.00      11.55      
  clock uncertainty                                      -0.48      11.07      
  khu_sensor_top/ads1292_controller/r_pstate_reg_0_/CK (fd2qd1_hd)
                                                          0.00      11.07 r    
  library setup time                                     -0.01      11.06      
  data required time                                                11.06      
  ------------------------------------------------------------------------------------
  data required time                                                11.06      
  data arrival time                                                 -3.88      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        7.18      


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/scl_o_reg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MPR121_SCL (output port clocked by clk)
  Scenario: func1_wst
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/mpr121_controller/i2c_master/scl_o_reg_reg/CK (fd1qd1_hd)
                                                          0.00       0.75 r    1.05
  khu_sensor_top/mpr121_controller/i2c_master/scl_o_reg_reg/Q (fd1qd1_hd)
                                                          0.68 @     1.43 r    1.05
  khu_sensor_top/mpr121_controller/i2c_master/scl_t (i2c_master)
                                                          0.00       1.43 r    
  khu_sensor_top/mpr121_controller/o_I2C_SCL_EN (mpr121_controller)
                                                          0.00       1.43 r    
  khu_sensor_top/MPR121_SCL_EN (khu_sensor_top)           0.00       1.43 r    
  icc_place11/Y (ivd2_hd)                                 0.29 @     1.72 f    1.05
  icc_place12/Y (ivd2_hd)                                 0.62 @     2.34 r    1.05
  pad43/PAD (phbct12_p)                                   3.31 @     5.66 r    1.05
  MPR121_SCL (inout)                                      0.00       5.66 r    
  data arrival time                                                  5.66      

  clock clk (rise edge)                                  10.80      10.80      
  clock network delay (ideal)                             0.75      11.55      
  clock reconvergence pessimism                           0.00      11.55      
  clock uncertainty                                      -0.48      11.07      
  output external delay                                  -0.50      10.57      
  data required time                                                10.57      
  ------------------------------------------------------------------------------------
  data required time                                                10.57      
  data arrival time                                                 -5.66      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        4.91      


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/a_m_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_filter/iir_hpf/add/a_m_reg_20_/CK (fd3qd1_hd)
                                                          0.00       0.75 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/a_m_reg_20_/Q (fd3qd1_hd)
                                                          0.95 @     1.70 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/A[20] (float_adder_0_DW_cmp_6)
                                                          0.00       1.70 r    
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U33/Y (nd2d1_hd)
                                                          0.32 @     2.03 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U149/Y (oa21d1_hd)
                                                          0.22 @     2.25 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U21/Y (ao21d1_hd)
                                                          0.15 @     2.40 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U19/Y (oa21d1_hd)
                                                          0.14 @     2.54 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U154/Y (ao21d2_hd)
                                                          0.17 @     2.71 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U1/Y (oa21d4_hd)
                                                          0.14 @     2.85 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/GE_LT_GT_LE (float_adder_0_DW_cmp_6)
                                                          0.00       2.85 r    
  khu_sensor_top/ads1292_filter/iir_hpf/add/U485/Y (ivd8_hd)
                                                          0.08 @     2.93 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U126/Y (clknd2d6_hd)
                                                          0.12 @     3.05 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/icc_place78/Y (ivd8_hd)
                                                          0.12 @     3.17 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U683/Y (ao22d1_hd)
                                                          0.22 @     3.39 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/I2[1] (float_adder_0_DP_OP_46_224_9810_0)
                                                          0.00       3.39 r    
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U86/Y (clkxo2d2_hd)
                                                          0.45 @     3.83 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U74/CO (fad4_hd)
                                                          0.41 @     4.25 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U73/CO (fad4_hd)
                                                          0.26 @     4.51 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U72/CO (fad4_hd)
                                                          0.28 @     4.79 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U71/CO (fad4_hd)
                                                          0.27 @     5.06 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U66/CO (fad4_hd)
                                                          0.25 @     5.31 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U70/CO (fad4_hd)
                                                          0.26 @     5.57 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U65/CO (fad4_hd)
                                                          0.26 @     5.83 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U64/CO (fad4_hd)
                                                          0.26 @     6.08 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U109/CO (fad4_hd)
                                                          0.26 @     6.34 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U63/CO (fad4_hd)
                                                          0.25 @     6.59 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U62/CO (fad4_hd)
                                                          0.26 @     6.85 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U61/CO (fad4_hd)
                                                          0.26 @     7.11 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U97/CO (fad4_hd)
                                                          0.26 @     7.37 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U77/CO (fad4_hd)
                                                          0.26 @     7.62 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U75/CO (fad4_hd)
                                                          0.25 @     7.87 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U81/CO (fad4_hd)
                                                          0.25 @     8.13 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U80/CO (fad4_hd)
                                                          0.26 @     8.38 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U83/CO (fad4_hd)
                                                          0.26 @     8.64 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U82/CO (fad4_hd)
                                                          0.27 @     8.91 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U95/CO (fad4_hd)
                                                          0.26 @     9.17 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U60/CO (fad4_hd)
                                                          0.26 @     9.42 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U111/CO (fad4_hd)
                                                          0.26 @     9.68 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U110/CO (fad4_hd)
                                                          0.25 @     9.93 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U76/CO (fad4_hd)
                                                          0.26 @    10.19 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U79/CO (fad4_hd)
                                                          0.26 @    10.45 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U59/CO (fad4_hd)
                                                          0.26 @    10.71 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U92/Y (xo2d4_hd)
                                                          0.29 @    11.00 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/O1[27] (float_adder_0_DP_OP_46_224_9810_0)
                                                          0.00      11.00 f    
  khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D (fd3qd1_hd)
                                                          0.00 @    11.00 f    1.05
  data arrival time                                                 11.00      

  clock clk (rise edge)                                  10.80      10.80      
  clock network delay (ideal)                             0.75      11.55      
  clock reconvergence pessimism                           0.00      11.55      
  clock uncertainty                                      -0.48      11.07      
  khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/CK (fd3qd1_hd)
                                                          0.00      11.07 r    
  library setup time                                     -0.01      11.06      
  data required time                                                11.06      
  ------------------------------------------------------------------------------------
  data required time                                                11.06      
  data arrival time                                                -11.00      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.06      


  Startpoint: khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                  10.80      10.80      
  clock network delay (ideal)                             0.75      11.55      
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/CK (fd2qd1_hd)
                                                          0.00      11.55 r    1.05
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/Q (fd2qd1_hd)
                                                          0.82 @    12.37 r    1.05
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY (mpr121_controller)
                                                          0.00      12.37 r    
  khu_sensor_top/sensor_core/i_MPR121_BUSY (sensor_core)
                                                          0.00      12.37 r    
  khu_sensor_top/sensor_core/U593/Y (nr2d1_hd)            0.25 @    12.62 f    1.05
  khu_sensor_top/sensor_core/U592/Y (ivd1_hd)             0.27 @    12.90 r    1.05
  khu_sensor_top/sensor_core/U81/Y (nd2d1_hd)             0.14 @    13.04 f    1.05
  khu_sensor_top/sensor_core/U80/Y (oa211d1_hd)           0.16 @    13.20 r    1.05
  khu_sensor_top/sensor_core/U78/Y (oa211d1_hd)           0.22 @    13.42 f    1.05
  khu_sensor_top/sensor_core/U77/Y (oa211d1_hd)           0.18 @    13.59 r    1.05
  khu_sensor_top/sensor_core/U76/Y (oa211d1_hd)           0.19 @    13.79 f    1.05
  khu_sensor_top/sensor_core/U75/Y (ivd1_hd)              0.14 @    13.92 r    1.05
  khu_sensor_top/sensor_core/U32/Y (mx2d1_hd)             0.21 @    14.14 r    1.05
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_1_/D (fd2qd1_hd)
                                                          0.00 @    14.14 r    1.05
  data arrival time                                                 14.14      

  clock clk_half (rise edge)                             21.60      21.60      
  clock network delay (ideal)                             0.75      22.35      
  clock reconvergence pessimism                           0.00      22.35      
  clock uncertainty                                      -0.96      21.39      
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_1_/CK (fd2qd1_hd)
                                                          0.00      21.39 r    
  library setup time                                     -0.03      21.36      
  data required time                                                21.36      
  ------------------------------------------------------------------------------------
  data required time                                                21.36      
  data arrival time                                                -14.14      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        7.22      


GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
Found antenna rule mode 1, diode mode 2:
	metal ratio 100, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer MET1: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET2: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET3: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET4: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 8000 50000}
	layer VIA1: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA2: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA3: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-reshield_modified_nets                                 :	 reshield            
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-antenna_fixing_preference                              :	 use_diodes          
-default_gate_size                                      :	 0.020000            
-diode_libcell_names                                    :	 {{diode_cell_hd} }  
-insert_diodes_during_routing                           :	 true                
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

[Dr init] Elapsed real time: 0:00:03 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Dr init] Stage (MB): Used   89  Alloctr   88  Proc    0 
[Dr init] Total (MB): Used   95  Alloctr   96  Proc 2628 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 32595, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Routing in incremental mode, starting from iteration 59

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 2
      Metal lay (MET1)0; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA1)1; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET2)1; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA2)2; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET3)2; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA3)3; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET4)3; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 8000.000 50000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MET5)4; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MET6)5; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Skipping antenna analysis for 7 nets as they don't have enough gate area info.
Start DR iteration 59: non-uniform partition
Routed	1/4 Partitions, Violations =	7
Routed	2/4 Partitions, Violations =	9
Routed	3/4 Partitions, Violations =	6
Routed	4/4 Partitions, Violations =	6

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	6
	@@@@ Total number of instance ports with antenna violations =	1

	Min-max layer : 1
	Short : 4
	Internal-only types : 1

[Iter 59] Elapsed real time: 0:00:04 
[Iter 59] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 59] Stage (MB): Used   96  Alloctr   96  Proc    0 
[Iter 59] Total (MB): Used  102  Alloctr  104  Proc 2628 

End DR iteration 59 with 4 parts

Start DR iteration 60: non-uniform partition
Routed	1/3 Partitions, Violations =	9
Routed	2/3 Partitions, Violations =	9
Routed	3/3 Partitions, Violations =	5

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	5
	@@@@ Total number of instance ports with antenna violations =	1

	Min-max layer : 1
	Short : 4

[Iter 60] Elapsed real time: 0:00:04 
[Iter 60] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 60] Stage (MB): Used   96  Alloctr   96  Proc    0 
[Iter 60] Total (MB): Used  102  Alloctr  104  Proc 2628 

End DR iteration 60 with 3 parts

Start DR iteration 61: non-uniform partition
Routed	1/5 Partitions, Violations =	8
Routed	2/5 Partitions, Violations =	8
Routed	3/5 Partitions, Violations =	7
Routed	4/5 Partitions, Violations =	6
Routed	5/5 Partitions, Violations =	5

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	5
	@@@@ Total number of instance ports with antenna violations =	1

	Min-max layer : 1
	Short : 4

[Iter 61] Elapsed real time: 0:00:05 
[Iter 61] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:05
[Iter 61] Stage (MB): Used   96  Alloctr   96  Proc    0 
[Iter 61] Total (MB): Used  102  Alloctr  104  Proc 2628 

End DR iteration 61 with 5 parts

Start DR iteration 62: non-uniform partition
Routed	1/3 Partitions, Violations =	9
Routed	2/3 Partitions, Violations =	9
Routed	3/3 Partitions, Violations =	7

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
	@@@@ Total number of instance ports with antenna violations =	3

	Less than minimum area : 1
	Min-max layer : 1
	Short : 4
	Internal-only types : 1

[Iter 62] Elapsed real time: 0:00:05 
[Iter 62] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Iter 62] Stage (MB): Used   96  Alloctr   96  Proc    0 
[Iter 62] Total (MB): Used  102  Alloctr  104  Proc 2628 

End DR iteration 62 with 3 parts

Start DR iteration 63: non-uniform partition
Routed	1/5 Partitions, Violations =	18
Routed	2/5 Partitions, Violations =	18
Routed	3/5 Partitions, Violations =	18
Routed	4/5 Partitions, Violations =	12
Routed	5/5 Partitions, Violations =	6

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	6
	@@@@ Total number of instance ports with antenna violations =	1

	Min-max layer : 1
	Short : 4
	Internal-only types : 1

[Iter 63] Elapsed real time: 0:00:05 
[Iter 63] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Iter 63] Stage (MB): Used   96  Alloctr   96  Proc    0 
[Iter 63] Total (MB): Used  102  Alloctr  104  Proc 2628 

End DR iteration 63 with 5 parts

	@@@@ Total nets not meeting constraints =	1

Stop DR since not converging

Information: Discarded 1 drcs of internal-only type. (ZRT-306)
[DR] Elapsed real time: 0:00:05 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[DR] Stage (MB): Used   84  Alloctr   84  Proc    0 
[DR] Total (MB): Used   91  Alloctr   92  Proc 2628 
[DR: Done] Elapsed real time: 0:00:05 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[DR: Done] Stage (MB): Used   84  Alloctr   84  Proc    0 
[DR: Done] Total (MB): Used   91  Alloctr   92  Proc 2628 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 2 aligned/redundant DRCs. (ZRT-305)

DR finished with 3 violations and 1 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	3
	Min-max layer : 1
	Short : 2



Total Wire Length =                    1240367 micron
Total Number of Contacts =             262809
Total Number of Wires =                227946
Total Number of PtConns =              2475
Total Number of Routed Wires =       227946
Total Routed Wire Length =           1239239 micron
Total Number of Routed Contacts =       262809
	Layer           MET1 :      58164 micron
	Layer           MET2 :     358235 micron
	Layer           MET3 :     558350 micron
	Layer           MET4 :     265613 micron
	Layer           MET5 :          5 micron
	Layer           MET6 :          0 micron
	Via            VIA45 :        918
	Via        VIA45_1x2 :         58
	Via        VIA45_2x1 :          1
	Via            VIA34 :       4677
	Via       VIA34(rot) :        145
	Via        VIA34_2x1 :      26902
	Via   VIA34(rot)_1x2 :         32
	Via   VIA34(rot)_2x1 :         11
	Via        VIA34_1x2 :       3532
	Via            VIA23 :       3862
	Via       VIA23(rot) :          7
	Via        VIA23_1x2 :      76185
	Via   VIA23(rot)_2x1 :         25
	Via   VIA23(rot)_1x2 :        391
	Via        VIA23_2x1 :      27587
	Via            VIA12 :      77160
	Via       VIA12(rot) :       3063
	Via        VIA12_2x1 :       5728
	Via   VIA12(rot)_1x2 :      11341
	Via   VIA12(rot)_2x1 :       1914
	Via        VIA12_1x2 :      19270

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 65.82% (172977 / 262809 vias)
 
    Layer VIA1       = 32.29% (38253  / 118476  vias)
        Weight 1     = 32.29% (38253   vias)
        Un-optimized = 67.71% (80223   vias)
    Layer VIA2       = 96.42% (104188 / 108057  vias)
        Weight 1     = 96.42% (104188  vias)
        Un-optimized =  3.58% (3869    vias)
    Layer VIA3       = 86.34% (30477  / 35299   vias)
        Weight 1     = 86.34% (30477   vias)
        Un-optimized = 13.66% (4822    vias)
    Layer VIA4       =  6.04% (59     / 977     vias)
        Weight 1     =  6.04% (59      vias)
        Un-optimized = 93.96% (918     vias)
 
  Total double via conversion rate    = 65.82% (172977 / 262809 vias)
 
    Layer VIA1       = 32.29% (38253  / 118476  vias)
    Layer VIA2       = 96.42% (104188 / 108057  vias)
    Layer VIA3       = 86.34% (30477  / 35299   vias)
    Layer VIA4       =  6.04% (59     / 977     vias)
 
  The optimized via conversion rate based on total routed via count = 65.82% (172977 / 262809 vias)
 
    Layer VIA1       = 32.29% (38253  / 118476  vias)
        Weight 1     = 32.29% (38253   vias)
        Un-optimized = 67.71% (80223   vias)
    Layer VIA2       = 96.42% (104188 / 108057  vias)
        Weight 1     = 96.42% (104188  vias)
        Un-optimized =  3.58% (3869    vias)
    Layer VIA3       = 86.34% (30477  / 35299   vias)
        Weight 1     = 86.34% (30477   vias)
        Un-optimized = 13.66% (4822    vias)
    Layer VIA4       =  6.04% (59     / 977     vias)
        Weight 1     =  6.04% (59      vias)
        Un-optimized = 93.96% (918     vias)
 

Total number of nets = 32595
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 3
Total number of antenna violations = 1
Total number of voltage-area violations = no voltage-areas defined
Special ECO iteration 1 ended with 0 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
1
# Connect Power & Grounding in extraction and update timing
derive_pg_connection -power_net  $MW_R_POWER_NET    -power_pin  $MW_POWER_PORT
Information: connected 0 power ports and 0 ground ports
1
derive_pg_connection -ground_net $MW_R_GROUND_NET   -ground_pin $MW_GROUND_PORT
Information: connected 0 power ports and 0 ground ports
1
derive_pg_connection -power_net  $MW_R_POWER_NET    -ground_net $MW_R_GROUND_NET -tie
reconnected total 0 tie highs and 0 tie lows
1
# Intermediate Save
# Use timing driven SnR.
set_route_zrt_global_options -timing_driven true
1
set_route_zrt_track_options  -timing_driven true
1
set_route_zrt_detail_options -timing_driven true
1
save_mw_cel
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named khu_sensor_pad. (UIG-5)
1
puts "SEC_INFO: CEL was saved. You can open CEL with read_only !!"
SEC_INFO: CEL was saved. You can open CEL with read_only !!
# Running extraction and updating the timing
extract_rc -coupling_cap

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 7.22 seconds
EKL_MT: elapsed time 8 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
1
update_timing
	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125
Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

1
# Report
set REPORTS_STEP_DIR $REPORTS_DIR/${step}
./reports/08_chip_finish
if {[file exist $REPORTS_STEP_DIR]} {
	sh rm -rf $REPORTS_STEP_DIR
}
sh mkdir $REPORTS_STEP_DIR
set legalize_support_phys_only_cell true
true
create_qor_snapshot -show_all -significant_digits 4 -name $step
Current scenario is: func1_wst
Information: Timer is not in zero interconnect delay mode. (TIM-176)
***********************************************
Report          : create_qor_snapshot (08_chip_finish)
Design          : khu_sensor_pad
Version         : N-2017.09
Date            : Thu Nov 19 08:12:43 2020
Time unit       : 1.0e-09 Second(ns)
Capacitance unit: 1.0e-12 Farad(pF)
Voltage unit    : 1 Volt
Power unit      : 1.0e-03 Watt(mW)
Location        : /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/snapshot
***********************************************
No. of scenario = 1
s1 = func1_wst
--------------------------------------------------
WNS of each timing group:                       s1 
--------------------------------------------------
clk_half                                    7.2205 
**clock_gating_default**                    3.4419 
REGIN                                       7.1846 
REGOUT                                      4.9144 
clk                                         0.0589 
--------------------------------------------------
Setup WNS:                                  0.0589 
Setup TNS:                                     0.0
Number of setup violations:                      0  
Hold WNS:                                   0.0000  
Hold TNS:                                   0.0000  
Number of hold violations:                       0  
Number of max trans violations:                  4  
Number of max cap violations:                    0  
Number of min pulse width violations:            0  
Route drc violations:                            4
--------------------------------------------------
Area:                                        92148
Cell count:                                  30264
Buf/inv cell count:                           7154
Std cell utilization:                       41.79%
CPU/ELAPSE(hr):                          0.04/0.07
Mem(Mb):                                      1037
Host name:                               vlsi-dist.khu.ac.kr
--------------------------------------------------
Histogram:             s1 
--------------------------------------------------
Max violations:         0 
   above ~ -0.7  ---    0 
    -0.6 ~ -0.7  ---    0 
    -0.5 ~ -0.6  ---    0 
    -0.4 ~ -0.5  ---    0 
    -0.3 ~ -0.4  ---    0 
    -0.2 ~ -0.3  ---    0 
    -0.1 ~ -0.2  ---    0 
       0 ~ -0.1  ---    0 
--------------------------------------------------
Min violations:         0 
  -0.06 ~ above  ---    0 
  -0.05 ~ -0.06  ---    0 
  -0.04 ~ -0.05  ---    0 
  -0.03 ~ -0.04  ---    0 
  -0.02 ~ -0.03  ---    0 
  -0.01 ~ -0.02  ---    0 
      0 ~ -0.01  ---    0 
--------------------------------------------------
Current scenario is: func1_wst
Snapshot (08_chip_finish) is created and stored under "/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/snapshot" directory
1
redirect -file $REPORTS_STEP_DIR/snap.rpt 	{ report_qor_snapshot -name $step -save_as snap.rpt }
redirect -file $REPORTS_STEP_DIR/hfn.rpt { report_net_fanout -threshold 100 }
redirect -file $REPORTS_STEP_DIR/qor.rpt -tee 	{ report_qor -scenario [all_scenarios] -significant_digits 4 }
Information: Scenario funccts_wst either not exists or is inactive. report_qor will skip it. (UID-1059)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst funccts_wst
Version: N-2017.09
Date   : Thu Nov 19 08:12:43 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:            13.0000
  Critical Path Length:        6.7913
  Critical Path Slack:         3.4419
  Critical Path Clk Period:   10.8000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             5.0000
  Critical Path Length:        2.7754
  Critical Path Slack:         7.1846
  Critical Path Clk Period:   10.8000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:             3.0000
  Critical Path Length:        4.9056
  Critical Path Slack:         4.9144
  Critical Path Clk Period:   10.8000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:            38.0000
  Critical Path Length:       10.2511
  Critical Path Slack:         0.0589
  Critical Path Clk Period:   10.8000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:             9.0000
  Critical Path Length:        2.5863
  Critical Path Slack:         7.2205
  Critical Path Clk Period:   21.6000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        284
  Hierarchical Port Count:       6592
  Leaf Cell Count:              30264
  Buf/Inv Cell Count:            7154
  Buf Cell Count:                1753
  Inv Cell Count:                5401
  CT Buf/Inv Cell Count:          555
  Combinational Cell Count:     24877
  Sequential Cell Count:         5387
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      54867.6802
  Noncombinational Area:   37280.0009
  Buf/Inv Area:             7622.0064
  Total Buffer Area:        2375.9943
  Total Inverter Area:      5246.0121
  Macro/Black Box Area:        0.0000
  Net Area:                  859.9018
  Net XLength        :    615058.0000
  Net YLength        :    585220.1250
  -----------------------------------
  Cell Area:               92147.6811
  Design Area:             93007.5829
  Net Length        :    1200278.1250


  Design Rules
  -----------------------------------
  Total Number of Nets:         32835
  Nets With Violations:             6
  Max Trans Violations:             4
  Max Cap Violations:               0
  Max Net Length Violations:        2
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:            182.8622
  -----------------------------------------
  Overall Compile Time:            185.4438
  Overall Compile Wall Clock Time: 186.1674

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)

  --------------------------------------------------------------------


1
redirect -file $REPORTS_STEP_DIR/physical.sum -tee { report_design -physical -nosplit }
 
****************************************
Report : design
        -physical
Design : khu_sensor_pad
Version: N-2017.09
Date   : Thu Nov 19 08:12:43 2020
****************************************

	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125
****************************** P&R Summary ********************************
Date : Thu Nov 19 08:12:43 2020
Machine Host Name: vlsi-dist.khu.ac.kr
Working Directory: /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis
Library Name:      khu_sensor_pad_08_chip_finish
Cell Name:         khu_sensor_pad.CEL;1
Design Statistics:
    Number of Module Cells:        30208
    Number of Pins:                168717
    Number of IO Pad Cells:        56
    Number of IO Pins:             13
    Number of Nets:                32595
    Average Pins Per Net (Signal): 3.09109

Chip Utilization:
    Total Std Cell Area:           437885.71
    Total Pad Cell Area:           462403.20
    Core Size:     width 1024.76, height 1022.40; area 1047714.62
    Pad Core Size: width 1124.76, height 1124.76; area 1265085.06
    Chip Size:     width 1400.00, height 1400.00; area 1960000.00
    Std cells utilization:         41.79% 
    Cell/Core Ratio:               41.79%
    Cell/Chip Ratio:               45.93%
    Number of Cell Rows:            284

Master Instantiation:
	MasterName	Type	InstCount
	=================================
	ivd1_hd		STD	3546
	fd3qd1_hd	STD	2434
	oa22d1_hd	STD	2058
	nd2d1_hd	STD	2056
	fd2qd1_hd	STD	2037
	xn2d1_hd	STD	1926
	fad1_hd		STD	1712
	nr2d1_hd	STD	1409
	scg2d2_hd	STD	1131
	nid2_hd		STD	1115
	ao22d1_hd	STD	1077
	ivd2_hd		STD	800
	oa21d1_hd	STD	782
	nid1_hd		STD	611
	had1_hd		STD	552
	oa211d1_hd	STD	497
	ao21d1_hd	STD	481
	ivd12_hd	STD	393
	ivd4_hd		STD	355
	clkxo2d2_hd	STD	333
	nr4d1_hd	STD	303
	ad2d1_hd	STD	278
	nd3d1_hd	STD	262
	nd4d1_hd	STD	209
	nr3d1_hd	STD	205
	fd3qd2_hd	STD	201
	nr2bd1_hd	STD	194
	or2d1_hd	STD	188
	fds2eqd1_hd	STD	179
	cglpd1_hd	STD	174
	nd2bd1_hd	STD	166
	scg4d1_hd	STD	144
	fd1eqd1_hd	STD	132
	scg6d1_hd	STD	131
	fd1qd1_hd	STD	117
	fad4_hd		STD	103
	ivd3_hd		STD	100
	ao211d1_hd	STD	95
	ivd6_hd		STD	93
	ivd8_hd		STD	91
	mx2d1_hd	STD	86
	scg13d1_hd	STD	83
	clknd2d4_hd	STD	75
	scg15d1_hd	STD	70
	nr2ad1_hd	STD	67
	oa22ad1_hd	STD	66
	scg14d1_hd	STD	59
	scg16d1_hd	STD	52
	scg17d1_hd	STD	46
	nd3bd1_hd	STD	42
	or4d1_hd	STD	42
	nr2d4_hd	STD	40
	clkxo2d1_hd	STD	39
	fd2d1_hd	STD	34
	scg20d1_hd	STD	32
	oa22d2_hd	STD	31
	or2d2_hd	STD	29
	ad4d1_hd	STD	28
	scg5d1_hd	STD	27
	scg22d1_hd	STD	25
	nr2d2_hd	STD	24
	xo3d1_hd	STD	23
	scg18d1_hd	STD	23
	oa21d2_hd	STD	23
	scg2d1_hd	STD	21
	fds2d1_hd	STD	20
	clknd2d2_hd	STD	20
	scg9d1_hd	STD	19
	ad3d1_hd	STD	18
	fd2qd2_hd	STD	18
	ad2d2_hd	STD	18
	oa211d2_hd	STD	16
	ivd16_hd	STD	16
	scg12d1_hd	STD	15
	scg10d1_hd	STD	14
	nr2d6_hd	STD	14
	ad2d4_hd	STD	12
	ao21d4_hd	STD	12
	scg20d2_hd	STD	12
	fd2qd4_hd	STD	11
	or3d1_hd	STD	11
	ao21d2_hd	STD	11
	scg21d1_hd	STD	10
	fds2eqd2_hd	STD	9
	mx2id1_hd	STD	9
	nr4d2_hd	STD	9
	nid4_hd		STD	8
	nid6_hd		STD	8
	nd2d2_hd	STD	7
	oa21d4_hd	STD	7
	fd1qd2_hd	STD	6
	ao22d2_hd	STD	6
	fd1eqd2_hd	STD	6
	scg11d1_hd	STD	5
	fad2_hd		STD	5
	scg22d2_hd	STD	5
	ivd20_hd	STD	5
	ao22ad1_hd	STD	4
	fj2d1_hd	STD	4
	xo2d2_hd	STD	4
	xo2d4_hd	STD	4
	ao22d4_hd	STD	4
	xn2d2_hd	STD	4
	nr3d2_hd	STD	3
	nid8_hd		STD	3
	scg8d1_hd	STD	3
	or2d4_hd	STD	3
	nd3d2_hd	STD	3
	nid16_hd	STD	3
	xo2d1_hd	STD	2
	mx4d1_hd	STD	2
	nd2d6_hd	STD	2
	or2d8_hd	STD	2
	or3d2_hd	STD	2
	nr4d4_hd	STD	2
	scg9d2_hd	STD	2
	clknd2d6_hd	STD	2
	fd3qd4_hd	STD	2
	nid3_hd		STD	2
	ivd24_hd	STD	2
	or2bd2_hd	STD	2
	oa31d1_hd	STD	1
	fds2d2_hd	STD	1
	oa32d1_hd	STD	1
	clkmx2d1_hd	STD	1
	nd2d4_hd	STD	1
	fd3d1_hd	STD	1
	ao31d1_hd	STD	1
	scg16d2_hd	STD	1
	scg13d2_hd	STD	1
	clknd2d1_hd	STD	1
	clkad2d1_hd	STD	1
	ad3d2_hd	STD	1
	nid12_hd	STD	1
	nr3ad1_hd	STD	1
	ad2bd4_hd	STD	1
	nid20_hd	STD	1
	nid24_hd	STD	1
	oa21d8_hd	STD	1
	scg2d4_hd	STD	1
	ft2d4_hd	STD	1
	ad2bd2_hd	STD	1
	scg6d2_hd	STD	1
	ad3d4_hd	STD	1
	iofillerh5_p	IO	48
	iofillerh10_p	IO	22
	vssoh_p		IO	12
	vdd33oph_p	IO	10
	vssiph_p	IO	8
	vdd12ih_p	IO	8
	phob12_p	IO	6
	vdd12ih_core_p	IO	5
	iofillerh30_p	IO	4
	phic_p		IO	3
	phbct12_p	IO	2
	phbct24_p	IO	1
	phis_p		IO	1
	=================================

Timing/Optimization Information:

Global Routing Information:
    layer MET1, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.40
    layer MET2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
    layer MET3, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
    layer MET4, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
    layer MET5, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
    layer MET6, dir Ver, min width = 0.44, min space = 0.44 pitch = 0.88
     
    Average gCell capacity  3.34	 on layer (1)	 MET1
    Average gCell capacity  5.61	 on layer (2)	 MET2
    Average gCell capacity  6.34	 on layer (3)	 MET3
    Average gCell capacity  5.95	 on layer (4)	 MET4
    Average gCell capacity  6.32	 on layer (5)	 MET5
    Average gCell capacity  0.00	 on layer (6)	 MET6
     
    Initial. Both Dirs: Overflow =    10 Max = 0 GRCs =    84 (0.03%)
    Initial. H routing: Overflow =     3 Max = 0 (GRCs = 28) GRCs =    28 (0.02%)
    Initial. V routing: Overflow =     7 Max = 0 (GRCs = 56) GRCs =    56 (0.04%)
     
    phase1. Both Dirs: Overflow =    10 Max = 0 GRCs =    84 (0.03%)
    phase1. H routing: Overflow =     3 Max = 0 (GRCs = 28) GRCs =    28 (0.02%)
    phase1. V routing: Overflow =     7 Max = 0 (GRCs = 56) GRCs =    56 (0.04%)
     
    phase2. Both Dirs: Overflow =    81 Max = 1 GRCs =   123 (0.04%)
    phase2. H routing: Overflow =    48 Max = 1 (GRCs = 45) GRCs =    58 (0.04%)
    phase2. V routing: Overflow =    33 Max = 1 (GRCs = 26) GRCs =    65 (0.04%)
     
    Total Wire Length = 319.94
    Layer MET1 wire length = 0.00
    Layer MET2 wire length = 0.00
    Layer MET3 wire length = 0.00
    Layer MET4 wire length = 319.94
    Layer MET5 wire length = 0.00
    Layer MET6 wire length = 0.00
    Total Number of Contacts = 245
    Via VIA12 count = 49
    Via VIA23 count = 49
    Via VIA34 count = 73
    Via VIA45 count = 74
    Via VIA56 count = 0
     
    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 2701

Track Assignment Information:
    Number of wires with overlap after iteration 0 = 264 of 374

    Number of wires with overlap after iteration 1 = 143 of 254

    Total MET1 wire length: 0.0
    Total MET2 wire length: 53.5
    Total MET3 wire length: 42.1
    Total MET4 wire length: 350.4
    Total MET5 wire length: 0.0
    Total MET6 wire length: 0.0
    Total wire length: 446.0

    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 2701

Detailed Routing Information:
    

    ---------- Detail route ----------

     
    Iteration 59: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	6
    	@@@@ Total number of instance ports with antenna violations =	1
     
    Iteration 60: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	5
    	@@@@ Total number of instance ports with antenna violations =	1
     
    Iteration 61: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	5
    	@@@@ Total number of instance ports with antenna violations =	1
     
    Iteration 62: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	7
    	@@@@ Total number of instance ports with antenna violations =	3
     
    Iteration 63: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	6
    	@@@@ Total number of instance ports with antenna violations =	1
     
    Elapsed real time: 0:00:05
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:05 total = 0:00:05
    Total Proc Memory(MB): 2628
     
    Cumulative run time upto current stage: Elapsed = 0:00:05 CPU = 0:00:05
     
    DR finished with 0 open nets, of which 0 are frozen
    DR finished with 3 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	3
    	Min-max layer : 1
    	Short : 2
    Total number of nets = 32595
    0 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 3
    Total number of antenna violations = 1
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:01
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:01 total = 0:00:01
    Total Proc Memory(MB): 2628
     
    Cumulative run time upto current stage: Elapsed = 0:00:06 CPU = 0:00:06
     
    Total Wire Length =                    1240367 micron
    Total Number of Contacts =             262809
    Total Number of Wires =                227946
    Total Number of PtConns =              2475
    Total Number of Routed Wires =       227946
    Total Routed Wire Length =           1239239 micron
    Total Number of Routed Contacts =       262809
    	Layer           MET1 :      58164 micron
    	Layer           MET2 :     358235 micron
    	Layer           MET3 :     558350 micron
    	Layer           MET4 :     265613 micron
    	Layer           MET5 :          5 micron
    	Layer           MET6 :          0 micron
    	Via            VIA45 :        918
    	Via        VIA45_1x2 :         58
    	Via        VIA45_2x1 :          1
    	Via            VIA34 :       4677
    	Via       VIA34(rot) :        145
    	Via        VIA34_2x1 :      26902
    	Via   VIA34(rot)_1x2 :         32
    	Via   VIA34(rot)_2x1 :         11
    	Via        VIA34_1x2 :       3532
    	Via            VIA23 :       3862
    	Via       VIA23(rot) :          7
    	Via        VIA23_1x2 :      76185
    	Via   VIA23(rot)_2x1 :         25
    	Via   VIA23(rot)_1x2 :        391
    	Via        VIA23_2x1 :      27587
    	Via            VIA12 :      77160
    	Via       VIA12(rot) :       3063
    	Via        VIA12_2x1 :       5728
    	Via   VIA12(rot)_1x2 :      11341
    	Via   VIA12(rot)_2x1 :       1914
    	Via        VIA12_1x2 :      19270
     
    Redundant via conversion report:
    --------------------------------

      Total optimized via conversion rate = 65.82% (172977 / 262809 vias)
     
        Layer VIA1       = 32.29% (38253  / 118476  vias)
            Weight 1     = 32.29% (38253   vias)
            Un-optimized = 67.71% (80223   vias)
        Layer VIA2       = 96.42% (104188 / 108057  vias)
            Weight 1     = 96.42% (104188  vias)
            Un-optimized =  3.58% (3869    vias)
        Layer VIA3       = 86.34% (30477  / 35299   vias)
            Weight 1     = 86.34% (30477   vias)
            Un-optimized = 13.66% (4822    vias)
        Layer VIA4       =  6.04% (59     / 977     vias)
            Weight 1     =  6.04% (59      vias)
            Un-optimized = 93.96% (918     vias)
     
      Total double via conversion rate    = 65.82% (172977 / 262809 vias)
     
        Layer VIA1       = 32.29% (38253  / 118476  vias)
        Layer VIA2       = 96.42% (104188 / 108057  vias)
        Layer VIA3       = 86.34% (30477  / 35299   vias)
        Layer VIA4       =  6.04% (59     / 977     vias)
     
      The optimized via conversion rate based on total routed via count = 65.82% (172977 / 262809 vias)
     
        Layer VIA1       = 32.29% (38253  / 118476  vias)
            Weight 1     = 32.29% (38253   vias)
            Un-optimized = 67.71% (80223   vias)
        Layer VIA2       = 96.42% (104188 / 108057  vias)
            Weight 1     = 96.42% (104188  vias)
            Un-optimized =  3.58% (3869    vias)
        Layer VIA3       = 86.34% (30477  / 35299   vias)
            Weight 1     = 86.34% (30477   vias)
            Un-optimized = 13.66% (4822    vias)
        Layer VIA4       =  6.04% (59     / 977     vias)
            Weight 1     =  6.04% (59      vias)
            Un-optimized = 93.96% (918     vias)
     

DRC information: 
      Short: 2 
      Min-max layer: 1 
      Antenna: 1 
      Total error number: 4

Ring Wiring Statistics:
    metal3 Wire Length(count):               4236.64(4)
    metal4 Wire Length(count):               4212.44(4)
    metal5 Wire Length(count):               2215.42(2)
    metal6 Wire Length(count):               2226.56(2)
  ==============================================
    Total Wire Length(count):               12891.06(12)
    Number of via3 Contacts:              8
    Number of via5 Contacts:              4
  ==============================================
    Total Number of Contacts:       12

Stripe Wiring Statistics:
    metal5 Wire Length(count):              50855.04(48)
    metal6 Wire Length(count):              50564.64(48)
  ==============================================
    Total Wire Length(count):              101419.68(96)
    Number of via3 Contacts:             96
    Number of via4 Contacts:            192
    Number of via5 Contacts:           1248
  ==============================================
    Total Number of Contacts:     1536

User Wiring Statistics:

PG follow-pin Wiring Statistics:
    metal1 Wire Length(count):             418208.21(628)
    metal5 Wire Length(count):                 63.68(301)
  ==============================================
    Total Wire Length(count):              418271.89(929)
    Number of via1 Contacts:           7199
    Number of via2 Contacts:           7142
    Number of via3 Contacts:           7142
    Number of via4 Contacts:           6692
    Number of via5 Contacts:           6359
  ==============================================
    Total Number of Contacts:    34534

Signal Wiring Statistics:
    metal1 Wire Length(count):              58140.05(3598)
    metal2 Wire Length(count):             357412.85(116856)
    metal3 Wire Length(count):             528972.72(75246)
    metal4 Wire Length(count):             231725.69(18897)
    metal5 Wire Length(count):                  5.34(1)
  ==============================================
    Total Wire Length(count):             1176256.65(214598)

      Mask Name      Contact Code    Number Of Contacts    Percentage
        via1           VIA12(2)             79752	       67.7
        via1_1x2       VIA12(2)             21150	       17.9
        via1_2x1       VIA12(2)             16981	       14.4
 Default via for layer via1:                   67.7%
 Yield-optmized via for layer via1:            32.3%

        via2           VIA23(4)              3201	       2.98
        via2_2x1       VIA23(4)             27970	       26.1
        via2_1x2       VIA23(4)             76181	         71
 Default via for layer via2:                   2.98%
 Yield-optmized via for layer via2:            97%

        via3           VIA34(6)               709	       2.28
        via3_1x2       VIA34(6)              3535	       11.3
        via3_2x1       VIA34(6)             26918	       86.4
 Default via for layer via3:                   2.28%
 Yield-optmized via for layer via3:            97.7%

        via4           VIA45(8)                 1	         50
        via4_1x2       VIA45(8)                 1	         50
 Default via for layer via4:                   50%
 Yield-optmized via for layer via4:            50%


 Double Via rate for all layers:           67.4%
  ==============================================
    Total Number of Contacts:    256399

  Horizontal/Vertical Wire Distribution:
    Layer      Hor. Wire (% of Hor.)     Ver. Wire (% of Ver.)
    metal1         58050.93 ( 9.61%)            89.12 ( 0.02%)
    metal2         15785.86 ( 2.61%)        341626.99 (59.71%)
    metal3        526711.24 (87.19%)          2261.48 ( 0.40%)
    metal4          3565.81 ( 0.59%)        228159.88 (39.88%)
    metal5             5.34 ( 0.00%)             0.00 ( 0.00%)
  ==============================================================
    Total         604119.18                 572137.47
1
redirect -file $REPORTS_STEP_DIR/vth_use.rpt -tee { report_threshold_voltage_group }
********************************************************************************
                        Threshold Voltage Group Report                         

Vth Group                All                Blackbox           Non-blackbox
Name                    cells                cells                cells
********************************************************************************
undefined           30264 (100.00%)         43 (100.00%)      30221 (100.00%)   
********************************************************************************

Vth Group                All                Blackbox           Non-blackbox
Name                  cell area            cell area            cell area
********************************************************************************
undefined        92147.68 (100.00%)       0.00   (0.00%)   92147.68 (100.00%)   
********************************************************************************
1
redirect -file $REPORTS_STEP_DIR/check_legality { check_legality -verbose }
redirect -file $REPORTS_STEP_DIR/constraints.rpt { report_constraint 	-scenario [all_scenarios] -all_violators -nosplit -significant_digits 4 }
redirect -file $REPORTS_STEP_DIR/max_timing.rpt {
	report_timing -significant_digits 4 	-delay max -transition_time  -capacitance 	-max_paths 20 -nets -input_pins 	-physical -attributes -nosplit -derate -crosstalk_delta -derate -path full_clock_expanded
}
redirect -file $REPORTS_STEP_DIR/min_timing.rpt {
	report_timing -significant_digits 4 	-delay min -transition_time  -capacitance 	-max_paths 20 -nets -input_pins 	-physical -attributes -nosplit -crosstalk_delta -derate -path full_clock_expanded
}
report_zrt_shield -with_ground $MW_R_GROUND_NET -output $REPORTS_STEP_DIR/shield_ratio.rpt
Found antenna rule mode 1, diode mode 2:
	metal ratio 100, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer MET1: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET2: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET3: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET4: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 8000 50000}
	layer VIA1: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA2: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA3: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4
[ReportShielding: Start] Elapsed real time: 0:00:00 
[ReportShielding: Start] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ReportShielding: Start] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ReportShielding: Start] Total (MB): Used   56  Alloctr   58  Proc 2653 
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_a_e_reg/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_e_reg_1/n3)
Shielded 94% side-wall of (khu_sensor_top/w_CLOCK_HALF_G4B7I1)
Shielded 100% side-wall of (khu_sensor_top/w_CLOCK_HALF_G4B4I1)
Shielded 100% side-wall of (khu_sensor_top/w_CLOCK_HALF_G4B4I2)
Shielded 86% side-wall of (khu_sensor_top/w_CLOCK_HALF_G4B3I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_a_e_reg/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_b_reg/n3)
Shielded 94% side-wall of (khu_sensor_top/w_clk_p_G2B11I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_a_e_reg/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_reg/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_s_reg/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_a_e_reg_1/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_R_40/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_a_e_reg/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_R_41/n3)
Shielded 99% side-wall of (khu_sensor_top/w_clk_p_G2B10I1)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B10I2)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_R_42/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_a_e_reg/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_a_e_reg/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_b_reg/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_R_43/n3)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_a_reg_0/n3)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/uart_rx/clk_gate_r_Bit_Index_reg/n3)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/uart_tx/clk_gate_o_Tx_Serial_reg/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_b_reg/n3)
Shielded 64% side-wall of (khu_sensor_top/w_clk_p_G2B9I1)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B8I2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/n26)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B8I3)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B8I5)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B8I6)
Shielded 98% side-wall of (khu_sensor_top/w_clk_p_G2B7I2)
Shielded 99% side-wall of (khu_sensor_top/w_clk_p_G2B7I3)
Shielded 76% side-wall of (khu_sensor_top/w_clk_p_G2B6I1)
Shielded 97% side-wall of (khu_sensor_top/w_clk_p_G2B5I1)
Shielded 79% side-wall of (khu_sensor_top/w_clk_p_G2B4I1)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B1I1)
Shielded 100% side-wall of (khu_sensor_top/CTS_clk_CTO_route_inv2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/ENCLK_G3B1I15)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n26)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/ENCLK_G3B1I13)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/ENCLK_G3B1I12)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/ENCLK_G3B1I14)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/ENCLK_G3B1I13)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/ENCLK_G3B1I12)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n22)
Shielded 98% side-wall of (khu_sensor_top/ads1292_filter/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/w_clk_p_G2B8I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_mult_3_AB_STB_reg/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/clk_gate_o_Y_DATA_reg_0/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_mult_3_A_reg_0/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_r_y_data_reg_0/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/w_clk_p_G2B8I4)
Shielded 100% side-wall of (khu_sensor_top/mpr121_controller/ENCLK_G3B1I12)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/n26)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/n2)
Shielded 91% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/n8)
Shielded 98% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/n20)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/n29)
Shielded 100% side-wall of (khu_sensor_top/mpr121_controller/ENCLK_G3B1I11)
Shielded 95% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I111)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/n21)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I110)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I19)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I18)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I17)
Shielded <1% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I16)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I15)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I14)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I13)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I12)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/n2)
Shielded 57% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/n22)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I11)
Shielded 79% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I1)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/ENCLK_G5B1I13)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/ENCLK_G5B1I12)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/ENCLK_G5B1I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/n22)
Shielded <1% side-wall of (khu_sensor_top/uart_controller/ENCLK_G5B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/n28)
Shielded <1% side-wall of (khu_sensor_top/ads1292_controller/spi_master/ENCLK_G3B1I12)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/spi_master/ENCLK_G3B1I11)
Shielded 45% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/n9)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/n15)
Shielded 84% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/n21)
Shielded <1% side-wall of (khu_sensor_top/ads1292_controller/spi_master/ENCLK_G3B1I1)
Shielded 36% side-wall of (khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/n3_G3B1I1)
Shielded 5% side-wall of (khu_sensor_top/ads1292_controller/clk_gate_r_ads_data_out_reg_0/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/clk_gate_r_ads_second_param_reg_0/n3)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/clk_gate_r_uart_clk_counter_reg/n3)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/clk_gate_r_ads_ch2_data_out_reg_0/n3)
Shielded <1% side-wall of (khu_sensor_top/sensor_core/clk_gate_o_ADS1292_FILTERED_DATA_ACK_reg/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/spi_master/clk_gate_r_SPI_Clk_Count_reg_0/n6)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_o_Z_reg_0/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_mult_A_reg/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_y_data_reg/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_y_data_reg/n1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/clk_gate_o_ADS1292_FILTERED_DATA_reg_0/n3)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/clk_gate_r_converter_i2f_a_reg_0/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/clk_gate_r_iir_notch_x_reg_0/n3)
Shielded 100% side-wall of (khu_sensor_top/mpr121_controller/clk_gate_o_MPR121_INIT_SET_reg/n3)
Shielded 100% side-wall of (khu_sensor_top/mpr121_controller/clk_gate_r_i2c_reg_data_in_reg_0/n3)
Shielded 27% side-wall of (khu_sensor_top/ads1292_filter/converter_f2i/ENCLK_G3B1I12)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_f2i/ENCLK_G3B1I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_f2i/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/n19)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/ENCLK_G5B1I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B2I15)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B1I15)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n24_G4B2I1)
Shielded 87% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n50_G4B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B1I13)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B1I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B2I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B1I1)
Shielded 99% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/w_clk_p_G2B8I7)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n21)
Shielded 87% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/n3_G4B2I1)
Shielded 95% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/n13_G4B2I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/ENCLK_G3B1I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/w_clk_p_G2B8I8)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/ENCLK_G3B1I13)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/ENCLK_G3B1I12)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/ENCLK_G3B1I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n120)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/clk_gate_o_ADS1292_FILTERED_DATA_reg_0/n3_G3B1I1)
Shielded 18% side-wall of (khu_sensor_top/ads1292_filter/clk_gate_r_converter_i2f_a_reg_0/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/clk_gate_r_iir_notch_x_reg_0/n3_G3B1I1)
Shielded 97% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n4)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n24)
Shielded 96% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n54)
Shielded 27% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n57)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n80)
Shielded 83% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n101)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n113)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n1)
Shielded 100% side-wall of (khu_sensor_top/mpr121_controller/clk_gate_o_MPR121_INIT_SET_reg/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/mpr121_controller/clk_gate_r_i2c_reg_data_in_reg_0/n3_G3B1I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/clk_gate_r_ads_data_out_reg_0/n3)
Shielded 100% side-wall of (khu_sensor_top/mpr121_controller/i2c_master/ENCLK_G3B1I12)
Shielded 100% side-wall of (khu_sensor_top/mpr121_controller/i2c_master/ENCLK_G3B1I11)
Shielded 90% side-wall of (khu_sensor_top/mpr121_controller/i2c_master/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/n10)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/clk_gate_r_ads_second_param_reg_0/n3_G5B1I1)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/clk_gate_r_uart_clk_counter_reg/n3_G5B1I1)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/clk_gate_r_ads_ch2_data_out_reg_0/n3_G5B1I1)
Shielded 18% side-wall of (khu_sensor_top/sensor_core/clk_gate_o_ADS1292_FILTERED_DATA_ACK_reg/n3_G5B1I1)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/uart_tx/ENCLK_G5B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/spi_master/clk_gate_r_SPI_Clk_Count_reg_0/n6_G3B1I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_o_Z_reg_0/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_mult_A_reg/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/ENCLK_G3B1I16)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/ENCLK_G3B1I15)
Shielded 98% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/ENCLK_G3B1I14)
Shielded 45% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/ENCLK_G3B1I13)
Shielded 97% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/ENCLK_G3B1I11)
Shielded 13% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/ENCLK_G5B1I1)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/uart_tx/n142)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/ENCLK_G3B1I17)
Shielded <1% side-wall of (khu_sensor_top/uart_controller/n258)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/n260)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/n271)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/n327)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/ENCLK_G3B1I16)
Shielded 96% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/ENCLK_G3B1I15)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/n654)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/n656)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/n658)
Shielded <1% side-wall of (khu_sensor_top/sensor_core/n668)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/n679)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/n690)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/n700)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/n712)
Shielded <1% side-wall of (khu_sensor_top/sensor_core/n723)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/n737)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/n841)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/ENCLK_G3B1I14)
Shielded 99% side-wall of (khu_sensor_top/w_CLOCK_HALF)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/n617)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/ENCLK_G3B1I12)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/ENCLK_G3B1I11)
Shielded 18% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/ENCLK_G3B1I16)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/ENCLK_G3B1I15)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/ENCLK_G3B1I14)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/ENCLK_G3B1I13)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/ENCLK_G3B1I12)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/ENCLK_G3B1I11)
Shielded 100% side-wall of (khu_sensor_top/mpr121_controller/i2c_master/n606)
Shielded <1% side-wall of (khu_sensor_top/mpr121_controller/i2c_master/n621)
Shielded 100% side-wall of (khu_sensor_top/mpr121_controller/i2c_master/n630)
Shielded 100% side-wall of (khu_sensor_top/mpr121_controller/n231)
Shielded 100% side-wall of (khu_sensor_top/mpr121_controller/n241)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/ENCLK_G3B1I16)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/ENCLK_G3B1I15)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/ENCLK_G3B1I14)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/ENCLK_G3B1I13)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/ENCLK_G3B1I12)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/ENCLK_G3B1I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/ENCLK_G3B1I16)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/ENCLK_G3B1I15)
Shielded 99% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/ENCLK_G3B1I14)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/ENCLK_G3B1I13)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/ENCLK_G3B1I12)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/ENCLK_G3B1I11)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/n386)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/n418)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/n419)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/n420)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/ENCLK_G3B1I16)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/ENCLK_G3B1I15)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/ENCLK_G3B1I14)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/ENCLK_G3B1I13)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/ENCLK_G3B1I12)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/ENCLK_G3B1I11)
Shielded 88% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/ENCLK_G3B1I17)
Shielded 98% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/ENCLK_G3B1I16)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/ENCLK_G3B1I15)
Shielded 96% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/ENCLK_G3B1I14)
Shielded 98% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/ENCLK_G3B1I13)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/ENCLK_G3B1I12)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/ENCLK_G3B1I11)
Shielded 94% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_mult_3_AB_STB_reg/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/clk_gate_o_Y_DATA_reg_0/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_mult_3_A_reg_0/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_r_y_data_reg_0/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/ENCLK_G3B1I16)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/ENCLK_G3B1I15)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/ENCLK_G3B1I14)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/ENCLK_G3B1I13)
Shielded 84% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/ENCLK_G3B1I12)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/ENCLK_G3B1I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/ENCLK_G3B1I16)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/ENCLK_G3B1I15)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/ENCLK_G3B1I14)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/ENCLK_G3B1I13)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/ENCLK_G3B1I12)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/ENCLK_G3B1I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/ENCLK_G3B1I1)
Shielded 99% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/ENCLK_G3B1I17)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/ENCLK_G3B1I16)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/ENCLK_G3B1I15)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/ENCLK_G3B1I14)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/ENCLK_G3B1I13)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/ENCLK_G3B1I12)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/ENCLK_G3B1I11)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_a_reg_0/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/uart_rx/clk_gate_r_Bit_Index_reg/n3_G5B1I1)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/uart_tx/clk_gate_o_Tx_Serial_reg/n3_G5B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_b_reg/n3_G3B1I1)
Shielded 12% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_a_e_reg/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_b_reg/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_R_43/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_a_e_reg/n3_G3B1I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_R_42/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_a_e_reg/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_R_41/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_a_e_reg/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_reg/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_s_reg/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_a_e_reg_1/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_R_40/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_a_e_reg/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_b_reg/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_a_e_reg/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_e_reg_1/n3_G3B1I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/n1530)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/n1414)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/n1439)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/n1467)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/n1494)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/n1497)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/n1498)
Shielded 75% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/n1528)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n1002)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n1027)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n1052)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n1054)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n1055)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n1087)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n1089)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n979)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/n1127)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/n1193)
Shielded 80% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/n1198)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/n1292)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n1160)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n1181)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n1206)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n1208)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n1209)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n1219)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/n1408)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/n1433)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/n1461)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/n1488)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/n1491)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/n1492)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/n1522)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/n1524)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/n1371)
Shielded 16% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/n1388)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/n1413)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/n1468)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/n1471)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/n1472)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/n1502)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/n1177)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/n1201)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/n1225)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/n1227)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/n1228)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/n1238)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/n1240)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/n1160)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/n1181)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/n1205)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/n1207)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/n1208)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/n1218)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/n1176)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/n1201)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/n1226)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/n1228)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/n1229)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/n1239)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n2078)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n2147)
Shielded 77% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n2196)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n2211)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n2267)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n2369)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/n98)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/n67)
Shielded 95% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/n199)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/n1496)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/n1526)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/n1395)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/n1412)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/n1437)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/n1465)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/n1492)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/n1495)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/n309)
Shielded 94% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/n364)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/n430)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/n434)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/n1133)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/n1156)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/n1171)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/n1195)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/n1197)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/n1198)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/n1208)
Shielded 25% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/n1210)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_f2i/n429)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_f2i/n430)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/converter_f2i/n455)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/n107)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/n123)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/n125)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/n127)
Shielded <1% side-wall of (khu_sensor_top/ads1292_controller/spi_master/n151)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/spi_master/n139)
Shielded 13% side-wall of (khu_sensor_top/ads1292_controller/spi_master/n143)
Shielded 100% side-wall of (w_clk_p)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/n527)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/n532)
Shielded <1% side-wall of (khu_sensor_top/ads1292_controller/n534)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/n562)
Shielded 383 nets with average ratio as follows.
	1) 86.70%		(total shield ratio/number of shielded nets)
	2) 94.22%		(total shield length/total shielded net length)
[ReportShielding: End] Elapsed real time: 0:00:02 
[ReportShielding: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ReportShielding: End] Stage (MB): Used   25  Alloctr   24  Proc    0 
[ReportShielding: End] Total (MB): Used   81  Alloctr   82  Proc 2653 
1
report_clock_gating -style > $REPORTS_STEP_DIR/clock_gating.rpt
report_clock_gating_check -significant_digits 4 >> $REPORTS_STEP_DIR/clock_gating.rpt
report_clock_gating -structure >> $REPORTS_STEP_DIR/clock_gating.rpt
report_timing -max_paths 10 -to [get_pins -hierarchical "clk_gate*"] 	> $REPORTS_STEP_DIR/clock_gating_max_paths.rpt
Warning: No pin objects matched 'clk_gate*' (SEL-004)
redirect -file $REPORTS_STEP_DIR/power.rpt {
 	report_power -verbose
}
# To verify CRPR
#redirect -file $REPORTS_DIR/${step}/crpr.rpt { report_crpr }
# delete "snapshot" directory called by create_qor_snapshot command
sh rm -rf snapshot/
# Save
change_names -rule verilog -hier
Information: Updating database...
Information: Updating top database 'khu_sensor_pad.CEL;1'. (MWDC-255)
1
set verilogout_no_tri true
true
save_mw_cel -as ${TOP_MODULE}
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named khu_sensor_pad. (UIG-5)
1
# Check LVS
verify_lvs -max_error 500
Create error cell khu_sensor_pad_lvs.err ...

-- LVS START : --
Total area error in layer 0 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 1 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
ERROR : area  [(615.560,137.420), (615.820,137.620)]	0.0520 um sqr.
ERROR : area  [(1047.560,137.420), (1047.820,137.620)]	0.0520 um sqr.
ERROR : area  [(1262.380,751.560), (1262.580,751.820)]	0.0520 um sqr.
ERROR : area  [(137.420,1100.180), (137.620,1100.440)]	0.0520 um sqr.
ERROR : area  [(588.180,1262.380), (588.440,1262.580)]	0.0520 um sqr.
ERROR : area  [(940.180,1262.380), (940.440,1262.580)]	0.0520 um sqr.
ERROR : area  [(1204.180,1262.380), (1204.440,1262.580)]	0.0520 um sqr.
Total area error in layer 2 is 7.  Elapsed =    0:00:01, CPU =    0:00:01
Total area error in layer 3 is 0.  Elapsed =    0:00:02, CPU =    0:00:01
Total area error in layer 4 is 0.  Elapsed =    0:00:02, CPU =    0:00:02
Total area error in layer 5 is 0.  Elapsed =    0:00:02, CPU =    0:00:02
Total area error in layer 6 is 0.  Elapsed =    0:00:02, CPU =    0:00:02
Total area error in layer 7 is 0.  Elapsed =    0:00:02, CPU =    0:00:02
Total area error in layer 8 is 0.  Elapsed =    0:00:02, CPU =    0:00:02
Total area error in layer 9 is 0.  Elapsed =    0:00:02, CPU =    0:00:02
Total area error in layer 10 is 0.  Elapsed =    0:00:02, CPU =    0:00:02
Total area error in layer 11 is 0.  Elapsed =    0:00:02, CPU =    0:00:02
Total area error in layer 12 is 0.  Elapsed =    0:00:02, CPU =    0:00:02
Total area error in layer 13 is 0.  Elapsed =    0:00:02, CPU =    0:00:02
Total area error in layer 14 is 0.  Elapsed =    0:00:02, CPU =    0:00:02
Total area error in layer 15 is 0.  Elapsed =    0:00:02, CPU =    0:00:02
ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_21_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_23_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_20_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_12_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_18_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_4_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_22_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_17_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_15_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_14_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/uart_controller/uart_tx/async_rst_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_16_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_6_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_19_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_7_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_8_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_0_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/uart_controller/r_lstate_reg_1_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_10_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_9_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_1_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_2_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_11_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_13_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_5_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_3_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/spi_master/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_command_reg_4_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/sensor_core/r_uart_data_rx_reg_9_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_filter/converter_i2f/add_x_2/U2 CO doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/sensor_core/r_ads_lstate_reg_2_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_filter/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/uart_controller/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/sensor_core/r_ads_clk_counter_reg_0_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/uart_controller/async_rst_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/divider_by_2/o_CLK_DIV_2_reg QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/sensor_core/r_mpr_lstate_reg_0_ Q doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_filter/iir_hpf/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_filter/iir_notch/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_filter/async_rst_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_filter/iir_lpf/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_filter/iir_notch/async_rst_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_filter/iir_lpf/async_rst_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/sensor_core/r_mpr_lstate_reg_4_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/sensor_core/async_rst_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_filter/iir_hpf/async_rst_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/async_rstn_glitch_synchronizer/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_2_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_4_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_1_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_0_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_5_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_7_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_6_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_3_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_11_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_13_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_12_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_10_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_8_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_16_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_9_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_14_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_15_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst async_rstn_glitch_synchronizer/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst pad21 PO doesn't connect to any net.

ERROR : OUTPUT PortInst pad27 PO doesn't connect to any net.

ERROR : OUTPUT PortInst pad37 PO doesn't connect to any net.

ERROR : OUTPUT PortInst pad2 PO doesn't connect to any net.

ERROR : OUTPUT PortInst pad51 PO doesn't connect to any net.

ERROR : OUTPUT PortInst pad46 PO doesn't connect to any net.

ERROR : OUTPUT PortInst pad43 PO doesn't connect to any net.

ERROR : OUTPUT PortInst pad4 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad9 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad5 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad3 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad13 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad7 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad12 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad6 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad8 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad1 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad35 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad42 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad39 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad34 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad29 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad41 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad31 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad40 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad30 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad38 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad36 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad32 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad25 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad17 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad28 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad23 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad19 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad22 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad18 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad26 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad20 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad15 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad56 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad44 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad55 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad47 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad45 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad54 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad49 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad53 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad48 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad52 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad50 CDL doesn't connect to any net.

** Total Floating ports are 119.
** Total Floating Nets are 0.
** Total SHORT Nets are 0.
ERROR : Logical Net VDD is open.
	Node 32337 is in the region ((132,132),(1267,1267)).
	Node 24302 is in the region ((1201,438),(1211,440)).
	Total seperated nodes are 2.
	Potential connection region ((1200, 437), (1212, 441)).
** Total OPEN Nets are 1.
** Total Electrical Equivalent Error are 0.
** Total Must Joint Error are 0.

-- LVS END : --
Elapsed =    0:00:02, CPU =    0:00:02
Update error cell ...
1
# Add I/O Filler
insert_pad_filler -cell $IO_FILLER
Reading reference libraries ...
Hierarchical pad insertion...
Information: The orientation of Library cell "iofillerh30_p" is "E". (APLUI-043)
Information: The orientation of Library cell "iofillerh10_p" is "E". (APLUI-043)
Information: The orientation of Library cell "iofillerh5_p" is "E". (APLUI-043)
WARNING : Cannot find filler cells for bottom gap (257000 0) (260000 0)
WARNING : Cannot find filler cells for bottom gap (405000 0) (408000 0)
WARNING : Cannot find filler cells for bottom gap (473000 0) (476000 0)
WARNING : Cannot find filler cells for bottom gap (541000 0) (544000 0)
WARNING : Cannot find filler cells for bottom gap (609000 0) (612000 0)
WARNING : Cannot find filler cells for bottom gap (757000 0) (760000 0)
WARNING : Cannot find filler cells for bottom gap (825000 0) (828000 0)
WARNING : Cannot find filler cells for bottom gap (973000 0) (976000 0)
WARNING : Cannot find filler cells for bottom gap (1041000 0) (1044000 0)
WARNING : Cannot find filler cells for bottom gap (1144000 0) (1148000 0)
WARNING : Cannot find filler cells for top gap (257000 1400000) (260000 1400000)
WARNING : Cannot find filler cells for top gap (325000 1400000) (328000 1400000)
WARNING : Cannot find filler cells for top gap (393000 1400000) (396000 1400000)
WARNING : Cannot find filler cells for top gap (461000 1400000) (464000 1400000)
WARNING : Cannot find filler cells for top gap (529000 1400000) (532000 1400000)
WARNING : Cannot find filler cells for top gap (677000 1400000) (680000 1400000)
WARNING : Cannot find filler cells for top gap (745000 1400000) (748000 1400000)
WARNING : Cannot find filler cells for top gap (813000 1400000) (816000 1400000)
WARNING : Cannot find filler cells for top gap (881000 1400000) (884000 1400000)
WARNING : Cannot find filler cells for top gap (1029000 1400000) (1032000 1400000)
WARNING : Cannot find filler cells for top gap (1147000 1400000) (1148000 1400000)
WARNING : Cannot find filler cells for left gap (0 337000) (0 340000)
WARNING : Cannot find filler cells for left gap (0 405000) (0 408000)
WARNING : Cannot find filler cells for left gap (0 633000) (0 636000)
WARNING : Cannot find filler cells for left gap (0 701000) (0 704000)
WARNING : Cannot find filler cells for left gap (0 769000) (0 772000)
WARNING : Cannot find filler cells for left gap (0 837000) (0 840000)
WARNING : Cannot find filler cells for left gap (0 905000) (0 908000)
WARNING : Cannot find filler cells for left gap (0 973000) (0 976000)
WARNING : Cannot find filler cells for left gap (0 1041000) (0 1044000)
WARNING : Cannot find filler cells for left gap (0 1144000) (0 1148000)
WARNING : Cannot find filler cells for right gap (1400000 257000) (1400000 260000)
WARNING : Cannot find filler cells for right gap (1400000 325000) (1400000 328000)
WARNING : Cannot find filler cells for right gap (1400000 393000) (1400000 396000)
WARNING : Cannot find filler cells for right gap (1400000 461000) (1400000 464000)
WARNING : Cannot find filler cells for right gap (1400000 609000) (1400000 612000)
WARNING : Cannot find filler cells for right gap (1400000 677000) (1400000 680000)
WARNING : Cannot find filler cells for right gap (1400000 745000) (1400000 748000)
WARNING : Cannot find filler cells for right gap (1400000 893000) (1400000 896000)
WARNING : Cannot find filler cells for right gap (1400000 961000) (1400000 964000)
WARNING : Cannot find filler cells for right gap (1400000 1029000) (1400000 1032000)
WARNING : Cannot find filler cells for right gap (1400000 1147000) (1400000 1148000)
.... total of 0 pad filler inserted
# Write outputs
write_verilog ./outputs/${TOP_MODULE}.vg 	-no_corner_pad_cells -no_pad_filler_cells -diode_ports 	-no_core_filler_cells -no_flip_chip_bump_cells -wire_declaration
Generating description for top level cell.
Processing module ads1292_controller_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_spi_master_3
Processing module SNPS_CLOCK_GATE_HIGH_spi_master_2
Processing module SNPS_CLOCK_GATE_HIGH_spi_master_1
Processing module SNPS_CLOCK_GATE_HIGH_spi_master_0
Processing module spi_master_DW01_inc_0
Processing module async_rstn_synchronizer_0
Processing module spi_master
Processing module async_rstn_synchronizer_1
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_7
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_6
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_5
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_4
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_3
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_2
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_1
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_0
Processing module ads1292_controller
Processing module ads1292_filter_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_converter_f2i_3
Processing module SNPS_CLOCK_GATE_HIGH_converter_f2i_2
Processing module SNPS_CLOCK_GATE_HIGH_converter_f2i_1
Processing module SNPS_CLOCK_GATE_HIGH_converter_f2i_0
Processing module converter_f2i_DP_OP_17_124_5628_0
Processing module converter_f2i_DP_OP_16_123_4860_0
Processing module converter_f2i_DW01_sub_0
Processing module converter_f2i
Processing module SNPS_CLOCK_GATE_HIGH_iir_hpf_3
Processing module SNPS_CLOCK_GATE_HIGH_iir_hpf_2
Processing module SNPS_CLOCK_GATE_HIGH_iir_hpf_1
Processing module SNPS_CLOCK_GATE_HIGH_iir_hpf_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_0
Processing module float_multiplier_0_DW_mult_uns_1
Processing module float_multiplier_0_DP_OP_119_173_3501_0
Processing module float_multiplier_0_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_9
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_1
Processing module float_multiplier_0
Processing module float_adder_0_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_0
Processing module float_adder_0_DW_cmp_6
Processing module float_adder_0_DP_OP_46_224_9810_0
Processing module float_adder_0_DP_OP_139_212_6578_0
Processing module float_adder_0_DP_OP_125_136_9258_0
Processing module float_adder_0_DP_OP_124_135_3630_0
Processing module float_adder_0_DP_OP_128_133_6503_0
Processing module float_adder_0_DP_OP_127_132_7863_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_11
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_7
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_6
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_5
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_4
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_3
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_2
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_1
Processing module float_adder_0
Processing module async_rst_synchronizer_0
Processing module async_rstn_synchronizer_2
Processing module iir_hpf
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_0
Processing module float_multiplier_1_DW_mult_uns_1
Processing module float_multiplier_1_DP_OP_119_180_3191_0
Processing module float_multiplier_1_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_9
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_1
Processing module float_multiplier_1
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_0
Processing module float_multiplier_2_DW_mult_uns_1
Processing module float_multiplier_2_DP_OP_119_187_9062_0
Processing module float_multiplier_2_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_9
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_1
Processing module float_multiplier_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_0
Processing module float_multiplier_3_DW_mult_uns_1
Processing module float_multiplier_3_DP_OP_119_194_7833_0
Processing module float_multiplier_3_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_9
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_1
Processing module float_multiplier_3
Processing module float_adder_1_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_0
Processing module float_adder_1_DW_cmp_6
Processing module float_adder_1_DP_OP_46_228_9786_0
Processing module float_adder_1_DP_OP_139_215_3862_0
Processing module float_adder_1_DP_OP_125_151_7776_0
Processing module float_adder_1_DP_OP_124_150_2934_0
Processing module float_adder_1_DP_OP_128_148_9478_0
Processing module float_adder_1_DP_OP_127_147_5666_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_11
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_7
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_6
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_5
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_4
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_3
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_2
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_1
Processing module float_adder_1
Processing module float_adder_2_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_0
Processing module float_adder_2_DW_cmp_6
Processing module float_adder_2_DP_OP_46_232_75_0
Processing module float_adder_2_DP_OP_139_218_18_0
Processing module float_adder_2_DP_OP_125_157_130_0
Processing module float_adder_2_DP_OP_124_156_2886_0
Processing module float_adder_2_DP_OP_128_154_1832_0
Processing module float_adder_2_DP_OP_127_153_5618_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_11
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_7
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_6
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_5
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_4
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_3
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_2
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_1
Processing module float_adder_2
Processing module async_rst_synchronizer_1
Processing module async_rstn_synchronizer_3
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_8
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_7
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_6
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_5
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_4
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_3
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_2
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_1
Processing module iir_notch
Processing module async_rst_synchronizer_2
Processing module async_rstn_synchronizer_4
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_4
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_3
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_2
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_1
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_0
Processing module float_multiplier_4_DW_mult_uns_1
Processing module float_multiplier_4_DP_OP_119_201_9179_0
Processing module float_multiplier_4_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_9
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_1
Processing module float_multiplier_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_0
Processing module float_multiplier_5_DW_mult_uns_1
Processing module float_multiplier_5_DP_OP_119_208_9725_0
Processing module float_multiplier_5_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_9
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_1
Processing module float_multiplier_5
Processing module float_adder_3_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_0
Processing module float_adder_3_DW_cmp_6
Processing module float_adder_3_DP_OP_46_236_7011_0
Processing module float_adder_3_DP_OP_139_221_5626_0
Processing module float_adder_3_DP_OP_125_169_7074_0
Processing module float_adder_3_DP_OP_124_168_2670_0
Processing module float_adder_3_DP_OP_128_166_4319_0
Processing module float_adder_3_DP_OP_127_165_6903_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_11
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_7
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_6
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_5
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_4
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_3
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_2
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_1
Processing module float_adder_3
Processing module iir_lpf
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_4
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_3
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_2
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_1
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_0
Processing module converter_i2f_DP_OP_47_125_1108_0
Processing module converter_i2f_DW01_sub_0
Processing module converter_i2f_DW01_inc_0
Processing module converter_i2f
Processing module async_rst_synchronizer_3
Processing module async_rstn_synchronizer_5
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_7
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_6
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_5
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_4
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_3
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_2
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_1
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_0
Processing module ads1292_filter
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_4
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_3
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_2
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_1
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_0
Processing module mpr121_controller_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_i2c_master_3
Processing module SNPS_CLOCK_GATE_HIGH_i2c_master_1
Processing module SNPS_CLOCK_GATE_HIGH_i2c_master_0
Processing module i2c_master_DW01_dec_0
Processing module async_rstn_synchronizer_6
Processing module i2c_master
Processing module async_rstn_synchronizer_7
Processing module mpr121_controller
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_5
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_4
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_3
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_2
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_1
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_0
Processing module async_rst_synchronizer_4
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_13
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_12
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_11
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_10
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_9
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_8
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_7
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_6
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_39
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_23
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_22
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_19
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_17
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_16
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_15
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_14
Processing module sensor_core
Processing module SNPS_CLOCK_GATE_HIGH_uart_controller_3
Processing module SNPS_CLOCK_GATE_HIGH_uart_controller_2
Processing module SNPS_CLOCK_GATE_HIGH_uart_controller_1
Processing module SNPS_CLOCK_GATE_HIGH_uart_controller_0
Processing module SNPS_CLOCK_GATE_HIGH_uart_rx_0
Processing module uart_rx_DW01_inc_0
Processing module async_rst_synchronizer_5
Processing module uart_rx
Processing module SNPS_CLOCK_GATE_HIGH_uart_tx_1
Processing module SNPS_CLOCK_GATE_HIGH_uart_tx_0
Processing module uart_tx_DW01_inc_0
Processing module async_rst_synchronizer_6
Processing module uart_tx
Processing module async_rstn_synchronizer_8
Processing module async_rst_synchronizer
Processing module uart_controller
Processing module divider_by_2
Processing module async_rstn_synchronizer_9
Processing module async_rstn_glitch_synchronizer_0
Processing module khu_sensor_top
Processing module async_rstn_synchronizer
Processing module async_rstn_glitch_synchronizer
Processing module khu_sensor_pad
Elapsed =    0:00:01, CPU =    0:00:00
Write verilog completed successfully.
1
write_verilog ./outputs/${TOP_MODULE}.sim.v 	-no_corner_pad_cells -no_pad_filler_cells -diode_ports 	-no_core_filler_cells -no_flip_chip_bump_cells -wire_declaration 	-no_tap_cells -no_unconnected_cells
Generating description for top level cell.
Processing module ads1292_controller_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_spi_master_3
Processing module SNPS_CLOCK_GATE_HIGH_spi_master_2
Processing module SNPS_CLOCK_GATE_HIGH_spi_master_1
Processing module SNPS_CLOCK_GATE_HIGH_spi_master_0
Processing module spi_master_DW01_inc_0
Processing module async_rstn_synchronizer_0
Processing module spi_master
Processing module async_rstn_synchronizer_1
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_7
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_6
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_5
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_4
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_3
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_2
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_1
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_0
Processing module ads1292_controller
Processing module ads1292_filter_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_converter_f2i_3
Processing module SNPS_CLOCK_GATE_HIGH_converter_f2i_2
Processing module SNPS_CLOCK_GATE_HIGH_converter_f2i_1
Processing module SNPS_CLOCK_GATE_HIGH_converter_f2i_0
Processing module converter_f2i_DP_OP_17_124_5628_0
Processing module converter_f2i_DP_OP_16_123_4860_0
Processing module converter_f2i_DW01_sub_0
Processing module converter_f2i
Processing module SNPS_CLOCK_GATE_HIGH_iir_hpf_3
Processing module SNPS_CLOCK_GATE_HIGH_iir_hpf_2
Processing module SNPS_CLOCK_GATE_HIGH_iir_hpf_1
Processing module SNPS_CLOCK_GATE_HIGH_iir_hpf_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_0
Processing module float_multiplier_0_DW_mult_uns_1
Processing module float_multiplier_0_DP_OP_119_173_3501_0
Processing module float_multiplier_0_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_9
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_1
Processing module float_multiplier_0
Processing module float_adder_0_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_0
Processing module float_adder_0_DW_cmp_6
Processing module float_adder_0_DP_OP_46_224_9810_0
Processing module float_adder_0_DP_OP_139_212_6578_0
Processing module float_adder_0_DP_OP_125_136_9258_0
Processing module float_adder_0_DP_OP_124_135_3630_0
Processing module float_adder_0_DP_OP_128_133_6503_0
Processing module float_adder_0_DP_OP_127_132_7863_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_11
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_7
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_6
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_5
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_4
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_3
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_2
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_1
Processing module float_adder_0
Processing module async_rst_synchronizer_0
Processing module async_rstn_synchronizer_2
Processing module iir_hpf
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_0
Processing module float_multiplier_1_DW_mult_uns_1
Processing module float_multiplier_1_DP_OP_119_180_3191_0
Processing module float_multiplier_1_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_9
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_1
Processing module float_multiplier_1
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_0
Processing module float_multiplier_2_DW_mult_uns_1
Processing module float_multiplier_2_DP_OP_119_187_9062_0
Processing module float_multiplier_2_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_9
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_1
Processing module float_multiplier_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_0
Processing module float_multiplier_3_DW_mult_uns_1
Processing module float_multiplier_3_DP_OP_119_194_7833_0
Processing module float_multiplier_3_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_9
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_1
Processing module float_multiplier_3
Processing module float_adder_1_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_0
Processing module float_adder_1_DW_cmp_6
Processing module float_adder_1_DP_OP_46_228_9786_0
Processing module float_adder_1_DP_OP_139_215_3862_0
Processing module float_adder_1_DP_OP_125_151_7776_0
Processing module float_adder_1_DP_OP_124_150_2934_0
Processing module float_adder_1_DP_OP_128_148_9478_0
Processing module float_adder_1_DP_OP_127_147_5666_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_11
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_7
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_6
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_5
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_4
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_3
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_2
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_1
Processing module float_adder_1
Processing module float_adder_2_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_0
Processing module float_adder_2_DW_cmp_6
Processing module float_adder_2_DP_OP_46_232_75_0
Processing module float_adder_2_DP_OP_139_218_18_0
Processing module float_adder_2_DP_OP_125_157_130_0
Processing module float_adder_2_DP_OP_124_156_2886_0
Processing module float_adder_2_DP_OP_128_154_1832_0
Processing module float_adder_2_DP_OP_127_153_5618_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_11
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_7
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_6
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_5
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_4
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_3
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_2
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_1
Processing module float_adder_2
Processing module async_rst_synchronizer_1
Processing module async_rstn_synchronizer_3
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_8
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_7
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_6
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_5
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_4
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_3
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_2
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_1
Processing module iir_notch
Processing module async_rst_synchronizer_2
Processing module async_rstn_synchronizer_4
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_4
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_3
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_2
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_1
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_0
Processing module float_multiplier_4_DW_mult_uns_1
Processing module float_multiplier_4_DP_OP_119_201_9179_0
Processing module float_multiplier_4_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_9
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_1
Processing module float_multiplier_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_0
Processing module float_multiplier_5_DW_mult_uns_1
Processing module float_multiplier_5_DP_OP_119_208_9725_0
Processing module float_multiplier_5_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_9
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_1
Processing module float_multiplier_5
Processing module float_adder_3_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_0
Processing module float_adder_3_DW_cmp_6
Processing module float_adder_3_DP_OP_46_236_7011_0
Processing module float_adder_3_DP_OP_139_221_5626_0
Processing module float_adder_3_DP_OP_125_169_7074_0
Processing module float_adder_3_DP_OP_124_168_2670_0
Processing module float_adder_3_DP_OP_128_166_4319_0
Processing module float_adder_3_DP_OP_127_165_6903_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_11
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_7
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_6
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_5
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_4
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_3
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_2
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_1
Processing module float_adder_3
Processing module iir_lpf
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_4
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_3
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_2
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_1
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_0
Processing module converter_i2f_DP_OP_47_125_1108_0
Processing module converter_i2f_DW01_sub_0
Processing module converter_i2f_DW01_inc_0
Processing module converter_i2f
Processing module async_rst_synchronizer_3
Processing module async_rstn_synchronizer_5
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_7
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_6
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_5
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_4
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_3
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_2
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_1
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_0
Processing module ads1292_filter
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_4
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_3
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_2
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_1
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_0
Processing module mpr121_controller_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_i2c_master_3
Processing module SNPS_CLOCK_GATE_HIGH_i2c_master_1
Processing module SNPS_CLOCK_GATE_HIGH_i2c_master_0
Processing module i2c_master_DW01_dec_0
Processing module async_rstn_synchronizer_6
Processing module i2c_master
Processing module async_rstn_synchronizer_7
Processing module mpr121_controller
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_5
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_4
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_3
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_2
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_1
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_0
Processing module async_rst_synchronizer_4
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_13
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_12
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_11
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_10
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_9
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_8
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_7
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_6
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_39
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_23
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_22
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_19
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_17
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_16
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_15
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_14
Processing module sensor_core
Processing module SNPS_CLOCK_GATE_HIGH_uart_controller_3
Processing module SNPS_CLOCK_GATE_HIGH_uart_controller_2
Processing module SNPS_CLOCK_GATE_HIGH_uart_controller_1
Processing module SNPS_CLOCK_GATE_HIGH_uart_controller_0
Processing module SNPS_CLOCK_GATE_HIGH_uart_rx_0
Processing module uart_rx_DW01_inc_0
Processing module async_rst_synchronizer_5
Processing module uart_rx
Processing module SNPS_CLOCK_GATE_HIGH_uart_tx_1
Processing module SNPS_CLOCK_GATE_HIGH_uart_tx_0
Processing module uart_tx_DW01_inc_0
Processing module async_rst_synchronizer_6
Processing module uart_tx
Processing module async_rstn_synchronizer_8
Processing module async_rst_synchronizer
Processing module uart_controller
Processing module divider_by_2
Processing module async_rstn_synchronizer_9
Processing module async_rstn_glitch_synchronizer_0
Processing module khu_sensor_top
Processing module async_rstn_synchronizer
Processing module async_rstn_glitch_synchronizer
Processing module khu_sensor_pad
Elapsed =    0:00:00, CPU =    0:00:00
Write verilog completed successfully.
1
# It is impossible because layer.map file is damaged!
set_write_stream_options -child_depth 0 -map_layer $STREAM_OUT_MAP 	-output_pin {geometry text} 	-keep_data_type -max_name_length 128
1
write_stream -lib_name -format gds -cells $TOP_MODULE 	./outputs/${TOP_MODULE}.gds_depth0
Error: extra positional option './outputs/khu_sensor_pad.gds_depth0' (CMD-012)
set_write_stream_options -child_depth 30 -map_layer $STREAM_OUT_MAP 	-output_pin {geometry text} 	-keep_data_type -max_name_length 128
1
write_stream -lib_name -format gds -cells $TOP_MODULE 	./outputs/${TOP_MODULE}.gds_depth30
Error: extra positional option './outputs/khu_sensor_pad.gds_depth30' (CMD-012)
write_def -nondefault_rule -rows_tracks_gcells -vias -all_vias -components -pins -blockages 	-regions_groups -specialnets -nets -diode_pins -output ./outputs/${TOP_MODULE}.def
Output DEF file
Information: Writing ROWS statement (DDEFW-014)
Information: Completed ROWS statement  (DDEFW-016)
Information: Writing TRACKS statement (DDEFW-014)
Information: Completed TRACKS statement  (DDEFW-016)
Information: Writing GCELLGRID statement (DDEFW-014)
Information: Completed GCELLGRID statement  (DDEFW-016)
Information: Writing VIAS section (DDEFW-014)
Information: Completed VIAS section  (DDEFW-016)
Information: Writing NONDEFAULTRULES statement (DDEFW-014)
Information: Completed NONDEFAULTRULES statement  (DDEFW-016)
Information: Writing COMPONENTS section (DDEFW-014)
Information: Completed COMPONENTS 1000/30338 (DDEFW-015)
Information: Completed COMPONENTS 2000/30338 (DDEFW-015)
Information: Completed COMPONENTS 3000/30338 (DDEFW-015)
Information: Completed COMPONENTS 4000/30338 (DDEFW-015)
Information: Completed COMPONENTS 5000/30338 (DDEFW-015)
Information: Completed COMPONENTS 6000/30338 (DDEFW-015)
Information: Completed COMPONENTS 7000/30338 (DDEFW-015)
Information: Completed COMPONENTS 8000/30338 (DDEFW-015)
Information: Completed COMPONENTS 9000/30338 (DDEFW-015)
Information: Completed COMPONENTS 10000/30338 (DDEFW-015)
Information: Completed COMPONENTS 11000/30338 (DDEFW-015)
Information: Completed COMPONENTS 12000/30338 (DDEFW-015)
Information: Completed COMPONENTS 13000/30338 (DDEFW-015)
Information: Completed COMPONENTS 14000/30338 (DDEFW-015)
Information: Completed COMPONENTS 15000/30338 (DDEFW-015)
Information: Completed COMPONENTS 16000/30338 (DDEFW-015)
Information: Completed COMPONENTS 17000/30338 (DDEFW-015)
Information: Completed COMPONENTS 18000/30338 (DDEFW-015)
Information: Completed COMPONENTS 19000/30338 (DDEFW-015)
Information: Completed COMPONENTS 20000/30338 (DDEFW-015)
Information: Completed COMPONENTS 21000/30338 (DDEFW-015)
Information: Completed COMPONENTS 22000/30338 (DDEFW-015)
Information: Completed COMPONENTS 23000/30338 (DDEFW-015)
Information: Completed COMPONENTS 24000/30338 (DDEFW-015)
Information: Completed COMPONENTS 25000/30338 (DDEFW-015)
Information: Completed COMPONENTS 26000/30338 (DDEFW-015)
Information: Completed COMPONENTS 27000/30338 (DDEFW-015)
Information: Completed COMPONENTS 28000/30338 (DDEFW-015)
Information: Completed COMPONENTS 29000/30338 (DDEFW-015)
Information: Completed COMPONENTS 30000/30338 (DDEFW-015)
Information: Completed COMPONENTS section  (DDEFW-016)
Information: Writing PINS section (DDEFW-014)
Information: Completed PINS section  (DDEFW-016)
Information: Writing SPECIALNETS section (DDEFW-014)
Information: Completed SPECIALNETS section  (DDEFW-016)
Information: Writing NETS section (DDEFW-014)
Information: Completed NETS 1000/32594 (DDEFW-015)
Information: Completed NETS 2000/32594 (DDEFW-015)
Information: Completed NETS 3000/32594 (DDEFW-015)
Information: Completed NETS 4000/32594 (DDEFW-015)
Information: Completed NETS 5000/32594 (DDEFW-015)
Information: Completed NETS 6000/32594 (DDEFW-015)
Information: Completed NETS 7000/32594 (DDEFW-015)
Information: Completed NETS 8000/32594 (DDEFW-015)
Information: Completed NETS 9000/32594 (DDEFW-015)
Information: Completed NETS 10000/32594 (DDEFW-015)
Information: Completed NETS 11000/32594 (DDEFW-015)
Information: Completed NETS 12000/32594 (DDEFW-015)
Information: Completed NETS 13000/32594 (DDEFW-015)
Information: Completed NETS 14000/32594 (DDEFW-015)
Information: Completed NETS 15000/32594 (DDEFW-015)
Information: Completed NETS 16000/32594 (DDEFW-015)
Information: Completed NETS 17000/32594 (DDEFW-015)
Information: Completed NETS 18000/32594 (DDEFW-015)
Information: Completed NETS 19000/32594 (DDEFW-015)
Information: Completed NETS 20000/32594 (DDEFW-015)
Information: Completed NETS 21000/32594 (DDEFW-015)
Information: Completed NETS 22000/32594 (DDEFW-015)
Information: Completed NETS 23000/32594 (DDEFW-015)
Information: Completed NETS 24000/32594 (DDEFW-015)
Information: Completed NETS 25000/32594 (DDEFW-015)
Information: Completed NETS 26000/32594 (DDEFW-015)
Information: Completed NETS 27000/32594 (DDEFW-015)
Information: Completed NETS 28000/32594 (DDEFW-015)
Information: Completed NETS 29000/32594 (DDEFW-015)
Information: Completed NETS 30000/32594 (DDEFW-015)
Information: Completed NETS 31000/32594 (DDEFW-015)
Information: Completed NETS 32000/32594 (DDEFW-015)
Information: Completed NETS section  (DDEFW-016)
DEF output completed
1
write_sdf ./outputs/$TOP_MODULE.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/outputs/khu_sensor_pad.sdf'. (WT-3)
1
write_sdc ./outputs/$TOP_MODULE.sdc
1
write_parasitics -format SPEF -output ./outputs/${TOP_MODULE}.spef
Information: design is either fully routed or in placement stage.
Writing SPEF to ./outputs/L13_CELL_WST_6LM_DUMMY_V8.0_R_vari_Hole_Rev3.0.tlup_125.khu_sensor_pad.spef ...
1
remove_power_domain -all
Warning: Nothing implicitly matched '*' (SEL-003)
0
ungroup -all -flatten -force
Please be aware that the group/ungroup commands in ICC only work
on the netlist view of a design and do not handle any physical information.
Information: Updating database...
Information: Updating top database 'khu_sensor_pad.CEL;1'. (MWDC-255)
1
set_app_var verilogout_no_tri true
true
write_verilog -no_corner_pad_cells -no_pad_filler_cells -no_core_filler_cells 	-no_flip_chip_bump_cells -no_cover_cells -diode_ports -output_net_name_for_tie 	-pg_ports -no_tap_cells -no_chip_cells 	-split_bus ./outputs/${TOP_MODULE}.lvs.v
Generating description for top level cell.
Processing module khu_sensor_pad
Elapsed =    0:00:00, CPU =    0:00:00
Write verilog completed successfully.
1
start_gui
Information: Visibility is turned ON for cells and cell contents because the task is set to Block Implementation (GUI-026)
Preparing data for query................... 
#exit
icc_shell> icc_shell> icc_shell> report_pwe[K[Ko
report_port                   report_power_domain           report_power_plan_regions     
report_port_protection_diodes report_power_gating           report_power_plan_strategy    
report_power                  report_power_guide            report_power_ring_strategy    
report_power_calculation      report_power_pin_info         report_power_switch           
icc_shell> report_po-[Kwer
report_power               report_power_guide         report_power_ring_strategy 
report_power_calculation   report_power_pin_info      report_power_switch        
report_power_domain        report_power_plan_regions  
report_power_gating        report_power_plan_strategy 
icc_shell> report_power -analysis_effort [K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[K[Kexit[K[K[K[Kcle[Kose_mw_lib
Removing physical design 'khu_sensor_pad'
Warning: 'set_false_path' constraint made a reference 'from async_rstn_glitch_synchronizer/async_rstn_synchronizer/r_ff_reg/CK' which no longer exists.  (TIM-179)
Warning: This 'set_false_path' constraint is no longer applicable to any path. (TIM-178)
Note - message 'TIM-179' limit (1) exceeded.  Remainder will be suppressed.
Note - message 'TIM-178' limit (1) exceeded.  Remainder will be suppressed.
Information: Removing all scenarios because all designs have been removed. (UID-1040)
Information: Removed scenario func1_wst from memory. (UID-1024)
Information: Removed scenario funccts_wst from memory. (UID-1024)
1
icc_shell> source ./icc_scripts/08_chip_finish.tcl 
***********************************************************************
                                                                       
                       08_chip_finish.tcl                              
                                                                       
***********************************************************************
***********************************************************************
                                                                       
                      user_design_setup.tcl                            
                                                                       
***********************************************************************
***********************************************************************
                                                                       
                       common_lib_setup.tcl                            
                                                                       
***********************************************************************
Warning: Top library path '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/khu_sensor_pad_08_chip_finish' in reference library control file is inconsistent with current library path '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_08_chip_finish'. (MW-212)

------------------- Internal Reference Library Settings -----------------

Library    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_08_chip_finish
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_prim_050504
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011


------------------- Control File Reference Library Settings -----------
Warning: Top library path '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/khu_sensor_pad_08_chip_finish' in reference library control file is inconsistent with current library path '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_08_chip_finish'. (MW-212)

Library    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_08_chip_finish
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_prim_050504
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011
-------------------------------------------------------------------------

Successfully updated library ./mw_db/khu_sensor_pad_08_chip_finish ref-control-file
Warning: Top library path '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/khu_sensor_pad_08_chip_finish' in reference library control file is inconsistent with current library path '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_08_chip_finish'. (MW-212)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_prim_050504 (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
	6 (Main Library) <==> 7 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 10
	Main Library (khu_sensor_pad_08_chip_finish)|	Reference Library (std150e_prim_050504)
	Upper Layer     MET6 (130, 130)   |	MET6 (10, 40)	 (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 11
	Main Library (khu_sensor_pad_08_chip_finish)|	Reference Library (std150e_prim_050504)
	Upper Layer     MET6 (130, 130)   |	MET6 (10, 40)	 (MWLIBP-324)
Technology data dumped to ./mw_db/khu_sensor_pad_08_chip_finish.tf_replaced completely.
Start to load technology file ./TECH/std150e_prim_6m.techgen.tf.
Warning: Layer 'ACT' is missing the attribute 'minSpacing'. (line 173) (TFCHK-014)
Warning: Layer 'ACT' is missing the attribute 'minWidth'. (line 173) (TFCHK-014)
Warning: Layer 'LDIO' is missing the attribute 'minSpacing'. (line 236) (TFCHK-014)
Warning: Layer 'LDIO' is missing the attribute 'minWidth'. (line 236) (TFCHK-014)
Warning: Layer 'CHBD' is missing the attribute 'minSpacing'. (line 246) (TFCHK-014)
Warning: Layer 'CHBD' is missing the attribute 'minWidth'. (line 246) (TFCHK-014)
Warning: Layer 'NPLUS' is missing the attribute 'minSpacing'. (line 287) (TFCHK-014)
Warning: Layer 'NPLUS' is missing the attribute 'minWidth'. (line 287) (TFCHK-014)
Warning: Layer 'PPLUS' is missing the attribute 'minSpacing'. (line 297) (TFCHK-014)
Warning: Layer 'PPLUS' is missing the attribute 'minWidth'. (line 297) (TFCHK-014)
Warning: Layer 'PAD' is missing the attribute 'minSpacing'. (line 687) (TFCHK-014)
Warning: Layer 'PAD' is missing the attribute 'minWidth'. (line 687) (TFCHK-014)
Warning: Layer 'STEXT' is missing the attribute 'minSpacing'. (line 697) (TFCHK-014)
Warning: Layer 'STEXT' is missing the attribute 'minWidth'. (line 697) (TFCHK-014)
Warning: Layer 'PTEXT' is missing the attribute 'minSpacing'. (line 707) (TFCHK-014)
Warning: Layer 'PTEXT' is missing the attribute 'minWidth'. (line 707) (TFCHK-014)
Warning: Layer 'M1TEXT' is missing the attribute 'minSpacing'. (line 717) (TFCHK-014)
Warning: Layer 'M1TEXT' is missing the attribute 'minWidth'. (line 717) (TFCHK-014)
Warning: Layer 'M2TEXT' is missing the attribute 'minSpacing'. (line 727) (TFCHK-014)
Warning: Layer 'M2TEXT' is missing the attribute 'minWidth'. (line 727) (TFCHK-014)
Warning: Layer 'M3TEXT' is missing the attribute 'minSpacing'. (line 737) (TFCHK-014)
Warning: Layer 'M3TEXT' is missing the attribute 'minWidth'. (line 737) (TFCHK-014)
Warning: Layer 'M4TEXT' is missing the attribute 'minSpacing'. (line 747) (TFCHK-014)
Warning: Layer 'M4TEXT' is missing the attribute 'minWidth'. (line 747) (TFCHK-014)
Warning: Layer 'M5TEXT' is missing the attribute 'minSpacing'. (line 757) (TFCHK-014)
Warning: Layer 'M5TEXT' is missing the attribute 'minWidth'. (line 757) (TFCHK-014)
Warning: Layer 'M6TEXT' is missing the attribute 'minSpacing'. (line 767) (TFCHK-014)
Warning: Layer 'M6TEXT' is missing the attribute 'minWidth'. (line 767) (TFCHK-014)
Warning: Layer 'BOUND' is missing the attribute 'minSpacing'. (line 777) (TFCHK-014)
Warning: Layer 'BOUND' is missing the attribute 'minWidth'. (line 777) (TFCHK-014)
Warning: FringeCap 1 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 992) (TFCHK-067)
Warning: FringeCap 3 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1010) (TFCHK-067)
Warning: FringeCap 6 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1037) (TFCHK-067)
Warning: FringeCap 10 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1073) (TFCHK-067)
Warning: FringeCap 15 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1118) (TFCHK-067)
Warning: FringeCap 21 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1171) (TFCHK-067)
Warning: Layer 'MET1' has a pitch 0.4 that does not match the recommended wire-to-via pitch 0.34. (TFCHK-049)
Warning: Layer 'MET2' has a pitch 0.44 that does not match the recommended wire-to-via pitch 0.4. (TFCHK-049)
Warning: Layer 'MET4' has a pitch 0.44 that does not match the recommended wire-to-via pitch 0.4. (TFCHK-049)
Warning: Layer 'MET3' has a pitch 0.4 that does not match the doubled pitch 0.8 or tripled pitch 1.2. (TFCHK-050)
Warning: Layer 'MET4' has a pitch 0.44 that does not match the doubled pitch 0.88 or tripled pitch 1.32. (TFCHK-050)
Warning: Layer 'MET5' has a pitch 0.4 that does not match the doubled pitch 0.8 or tripled pitch 1.2. (TFCHK-050)
Technology file ./TECH/std150e_prim_6m.techgen.tf has been loaded successfully.

------------------- Internal Reference Library Settings -----------------

Library    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_08_chip_finish
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_prim_050504
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011


------------------- Control File Reference Library Settings -----------

Library    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_08_chip_finish
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_prim_050504
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011
-------------------------------------------------------------------------

Warning: Reference Library Inconsistent With Main Library
Reference Library: /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_prim_050504 (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
	6 (Main Library) <==> 7 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 10
	Main Library (khu_sensor_pad_08_chip_finish)|	Reference Library (std150e_prim_050504)
	Upper Layer     MET6 (130, 130)   |	MET6 (10, 40)	 (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 11
	Main Library (khu_sensor_pad_08_chip_finish)|	Reference Library (std150e_prim_050504)
	Upper Layer     MET6 (130, 130)   |	MET6 (10, 40)	 (MWLIBP-324)
Information: Removed design 01_before_shield.CEL. (MWUI-068)
Preparing data for query................... 
Information: Opened "khu_sensor_pad.CEL;1" from "/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_08_chip_finish" library. (MWUI-068)
Information: linking reference library : /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_prim_050504. (PSYN-878)
Information: linking reference library : /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420. (PSYN-878)
Warning: 'VDD15FIN' pin on 'pvpp15hf_p' cell in the 'std150e_wst_105_p125' technology 
	library is missing in the '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420' physical library. (PSYN-200)
Warning: 'VDD15FIN' pin on 'pvpp15hf_p' cell in the 'std150e_bst_135_n040' technology 
	library is missing in the '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420' physical library. (PSYN-200)
Information: linking reference library : /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011. (PSYN-878)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)
Current scenario is func1_wst.
Information: Loading local_link_library attribute {std150e_wst_105_p125.db, std150e_bst_135_n040.db}. (MWDC-290)

  Linking design 'khu_sensor_pad'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (285 designs)             khu_sensor_pad.CEL, etc
  std150e_wst_105_p125 (library)
                              /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db
  std150e_bst_135_n040 (library)
                              /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_bst_135_n040.db
  dw_foundation.sldb (library)
                              /Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/dw_foundation.sldb
  std150e_wst_105_p125 (library)
                              /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_wst_105_p125_astro.db
  std150e_bst_135_n040 (library)
                              /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_bst_135_n040_astro.db

Information: scenario: func1_wst
Information: Removed scenario func1_wst from memory. (UID-1024)
Information: Removed scenario funccts_wst from memory. (UID-1024)
Warning: Discarding all scenario specific information previously defined in this session. (UID-1008)
Current scenario is: func1_wst
Information: Setting sdc_version outside of an SDC file has no effect (SDC-1)
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
***********************************************************************
                                                                       
    Check consistency between the Milkyway library and the TLUPlus     
                                                                       
***********************************************************************

Sanity check for TLU+ vs MW-Tech files:
 mapping_file: /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G/MAP/L13_CELL_6LM.map
 number of unique tlu+ files in mcmm mode: 1
  /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G/TLUP/L13_CELL_WST_6LM_DUMMY_V8.0_R_vari_Hole_Rev3.0.tlup

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
Using operating conditions 'V105WTP1250' found in library 'std150e_wst_105_p125'.
Using operating conditions 'V105WTP1250' found in library 'std150e_wst_105_p125'.
Warning: You have provided ambiguous libraries:
    /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db:std150e_wst_105_p125
    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_wst_105_p125_astro.db:std150e_wst_105_p125
  Both are characterized for voltage 1.050000V, process 1.000000, temperature 125.000000
  and contain the same lib_cell names (e.g. ivd2_hd).
  The latter library will be ignored. (MV-086)
  Ambiguity is evident at icc_place19 in scenario func1_wst
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Warning: Some objects from '_sel6697' were of the incorrect class. (SEL-010)

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 7.18 seconds
EKL_MT: elapsed time 7 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

 
****************************************
Report : clocks
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Thu Nov 19 08:20:15 2020
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources   Scenario
--------------------------------------------------------------------------------
clk            10.800   {0 5.4}                       {i_CLK}   func1_wst
clk_half       21.600   {0 10.8}            G         {khu_sensor_top/divider_by_2/o_CLK_DIV_2}
                                                                func1_wst
--------------------------------------------------------------------------------

Generated     Master         Generated      Master         Waveform
Clock         Source         Source         Clock          Modification
                                                                     Scenario
--------------------------------------------------------------------------------
clk_half      i_CLK          {khu_sensor_top/divider_by_2/o_CLK_DIV_2}
                                            clk            divide_by(2)
                                                                     func1_wst
--------------------------------------------------------------------------------
Current scenario is: funccts_wst
Information: Setting sdc_version outside of an SDC file has no effect (SDC-1)
***********************************************************************
                                                                       
    Check consistency between the Milkyway library and the TLUPlus     
                                                                       
***********************************************************************

Sanity check for TLU+ vs MW-Tech files:
 mapping_file: /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G/MAP/L13_CELL_6LM.map
 number of unique tlu+ files in mcmm mode: 1
  /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G/TLUP/L13_CELL_WST_6LM_DUMMY_V8.0_R_vari_Hole_Rev3.0.tlup

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
Using operating conditions 'V105WTP1250' found in library 'std150e_wst_105_p125'.
Using operating conditions 'V105WTP1250' found in library 'std150e_wst_105_p125'.
Warning: Some objects from '_sel6934' were of the incorrect class. (SEL-010)
Warning: You have provided ambiguous libraries:
    /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db:std150e_wst_105_p125
    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_wst_105_p125_astro.db:std150e_wst_105_p125
  Both are characterized for voltage 1.050000V, process 1.000000, temperature 125.000000
  and contain the same lib_cell names (e.g. ivd2_hd).
  The latter library will be ignored. (MV-086)
  Ambiguity is evident at icc_place19 in scenario func1_wst
Information: Start timing update for routes parasitic extraction. (RCEX-023)
Information: End timing update for routes parasitic extraction. (RCEX-023)
Information: All the nets in the design are routed. Extraction of all the nets has been performed. (RCEX-201)
 
****************************************
Report : clocks
Design : khu_sensor_pad
Scenario(s): funccts_wst
Version: N-2017.09
Date   : Thu Nov 19 08:20:17 2020
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources   Scenario
--------------------------------------------------------------------------------
clk            10.800   {0 5.4}                       {i_CLK}   funccts_wst
clk_half       21.600   {0 10.8}            G         {khu_sensor_top/divider_by_2/o_CLK_DIV_2}
                                                                funccts_wst
--------------------------------------------------------------------------------

Generated     Master         Generated      Master         Waveform
Clock         Source         Source         Clock          Modification
                                                                     Scenario
--------------------------------------------------------------------------------
clk_half      i_CLK          {khu_sensor_top/divider_by_2/o_CLK_DIV_2}
                                            clk            divide_by(2)
                                                                     funccts_wst
--------------------------------------------------------------------------------
Information: Scenario funccts_wst is no longer active. (UID-1022)
Warning: Current scenario changed to 'func1_wst'. (UID-1009)
***********************************************************************
                                                                       
                      common_route_opt_env.tcl                         
                                                                       
***********************************************************************
Information: Existing back annotation will be deleted.   (UID-1006)
Warning: The design has already been assigned layer constraints and we will overwrite the constraints. (RT-064)
***********************************************************************
                                                                       
                   130nm_ocv_margin.pnr.tcl                            
                                                                       
***********************************************************************
Current scenario is: func1_wst
Current design is 'khu_sensor_pad'.
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Current design is 'khu_sensor_pad'.
## 
## define_antenna_rule mw_lib -mode mode \
##   -diode_mode diode_mode [-metal_ratio metal_ratio]\
##   [-cut_ratio cut_ratio] [-metal_pratio metal_pratio]\
##   [-metal_nratio metal_nratio] [-cut_pratio cut_pratio]\
##   [-cut_nratio cut_nratio] [-protected_metal_scale metal_scale]\
##   [-cut_area_to_gate_diffusion_length_ratio cut_gate_diffusion_length_ratio] [-metal_area_to_pgate_diffusion_length_ratio metal_pgate_diffusion_length_ratio]\
##   [-metal_area_to_ngate_diffusion_length_ratio metal_ngate_diffusion_length_ratio] [-cut_area_to_pgate_diffusion_length_ratio cut_pgate_diffusion_length_ratio]\
##   [-cut_area_to_ngate_diffusion_length_ratio cut_ngate_diffusion_length_ratio] [-metal_area_to_gate_diffusion_length_ratio metal_gate_diffusion_length_ratio]\
##   [-protected_cut_scale cut_scale]\
##   [-name rule_name]
## mode
##  1, 4 : ignore all lower-layer segments
##  2, 5 : include lower-layer segments to the input pins
##  3, 6 : include all lower-layer segments
##  1, 2, 3 : polygon area
##  4, 5, 6 : sidewall area
## diode_mode (output pin)
##  0 : output pin cannot protect antenna.
##  1 : output pin can provide unlimited protection.
##  2 : limited diode protection; the diode ratio is defined
##     by define_antenna_layer_rule & dbDefineDiodeProtection (CLF)
##     If antenna has multiple diode pins, the max antenna ratio
##     is the one with the largest diode ratio.
##  3 : limited diode protection. If antenna has multiple diode pins, 
##     the max antenna ratio is sum of all diode ratios.
##  4 : limited diode protection. The max antenna ratio is calculated
##     from the total diode protection on the antenna, which is the
##     sum of the diode protection of all diodes.
##  5 : limited diode protection. The equivalent gate area is calculated
##      from the maximum diode-protection value of all diodes.
##  6 : limited diode protection. The equivalent gate area is calculated
##      from the sum of the diode protection of all diodes.
##  7 : limited diode protection. The equivalent metal area is calculated
##      from the maximum diode-protection value of all diodes.
##  8 : limited diode protection. The equivalent metal area is calculated
##      from the sum of the diode protection of all diodes.
## 
## define_antenna_layer_rule mw_lib -mode mode \
##   -layer layer_name -ratio ratio \
##   -diode_ratio {v0 v1 v2 v3 [v4]}\
##   -name rule_name
## ratio
##  max. antenna ratio with no diode protection
##      MIN((dp > v0) ? ((dp + v1 ) * v2 + v3), v4) : ratio 
##  max. antenna ratio with (diode protection == dp)
 
 

set lib [current_mw_lib]
remove_antenna_rules $lib
define_antenna_rule $lib -mode 1 -diode_mode 2 -metal_ratio 100 -cut_ratio 20
define_antenna_layer_rule $lib -mode 1 -layer "MET1" -ratio 100 -diode_ratio {0.203 0 400 3700}
define_antenna_layer_rule $lib -mode 1 -layer "MET2" -ratio 100 -diode_ratio {0.203 0 400 3700}
define_antenna_layer_rule $lib -mode 1 -layer "MET3" -ratio 100 -diode_ratio {0.203 0 400 3700}
define_antenna_layer_rule $lib -mode 1 -layer "MET4" -ratio 100 -diode_ratio {0.203 0 8000 50000}
define_antenna_layer_rule $lib -mode 1 -layer "VIA1" -ratio 5 -diode_ratio {0.203 0 83.33 75}
define_antenna_layer_rule $lib -mode 1 -layer "VIA2" -ratio 5 -diode_ratio {0.203 0 83.33 75}
define_antenna_layer_rule $lib -mode 1 -layer "VIA3" -ratio 5 -diode_ratio {0.203 0 83.33 75}

Found antenna rule mode 1, diode mode 2:
	metal ratio 100, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer MET1: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET2: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET3: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET4: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 8000 50000}
	layer VIA1: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA2: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA3: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4


Start checking for open nets ... 

Total number of nets = 32595, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 32595 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   82  Alloctr   84  Proc 2753 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-reshield_modified_nets                                 :	 reshield            
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-diode_libcell_names                                    :	 {{diode_cell_hd} }  
-insert_diodes_during_routing                           :	 true                
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 2
      Metal lay (MET1)0; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA1)1; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET2)1; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA2)2; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET3)2; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA3)3; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET4)3; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 8000.000 50000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MET5)4; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MET6)5; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Skipping antenna analysis for 7 nets as they don't have enough gate area info.

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked	2/100 Partitions, Violations =	0
Checked	5/100 Partitions, Violations =	0
Checked	8/100 Partitions, Violations =	0
Checked	12/100 Partitions, Violations =	0
Checked	16/100 Partitions, Violations =	0
Checked	22/100 Partitions, Violations =	0
Checked	24/100 Partitions, Violations =	0
Checked	28/100 Partitions, Violations =	0
Checked	32/100 Partitions, Violations =	0
Checked	36/100 Partitions, Violations =	0
Checked	42/100 Partitions, Violations =	0
Checked	44/100 Partitions, Violations =	0
Checked	48/100 Partitions, Violations =	0
Checked	52/100 Partitions, Violations =	0
Checked	56/100 Partitions, Violations =	0
Checked	62/100 Partitions, Violations =	0
Checked	64/100 Partitions, Violations =	0
Checked	68/100 Partitions, Violations =	0
Checked	72/100 Partitions, Violations =	7
Checked	76/100 Partitions, Violations =	7
Checked	82/100 Partitions, Violations =	7
Checked	84/100 Partitions, Violations =	7
Checked	88/100 Partitions, Violations =	7
[DRC CHECK] Elapsed real time: 0:00:12 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  101  Alloctr  102  Proc 2753 
Start net based rule analysis
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1800; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_112_; master port D
		Antenna/diode mode 1/2; wlay MET4; gArea 0.09200000; allowed ratio/ratio 100.00000000/111.00000000
Found 1 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used  101  Alloctr  102  Proc 2753 
Information: Merged away 4 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	3
	Min-max layer : 1
	Short : 2


Total Wire Length =                    1240375 micron
Total Number of Contacts =             262836
Total Number of Wires =                229427
Total Number of PtConns =              2488
Total Number of Routed Wires =       229427
Total Routed Wire Length =           1239244 micron
Total Number of Routed Contacts =       262836
	Layer           MET1 :      58173 micron
	Layer           MET2 :     358342 micron
	Layer           MET3 :     558321 micron
	Layer           MET4 :     265509 micron
	Layer           MET5 :         30 micron
	Layer           MET6 :          0 micron
	Via            VIA45 :        918
	Via        VIA45_1x2 :         58
	Via        VIA45_2x1 :          1
	Via            VIA34 :       4674
	Via       VIA34(rot) :        144
	Via        VIA34_2x1 :      26906
	Via   VIA34(rot)_1x2 :         32
	Via   VIA34(rot)_2x1 :         11
	Via        VIA34_1x2 :       3536
	Via            VIA23 :       3873
	Via       VIA23(rot) :          7
	Via        VIA23_2x1 :      27592
	Via   VIA23(rot)_1x2 :        391
	Via   VIA23(rot)_2x1 :         25
	Via        VIA23_1x2 :      76190
	Via            VIA12 :      77160
	Via       VIA12(rot) :       3063
	Via   VIA12(rot)_1x2 :      11342
	Via        VIA12_2x1 :       5728
	Via        VIA12_1x2 :      19271
	Via   VIA12(rot)_2x1 :       1914

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 65.82% (172997 / 262836 vias)
 
    Layer VIA1       = 32.29% (38255  / 118478  vias)
        Weight 1     = 32.29% (38255   vias)
        Un-optimized = 67.71% (80223   vias)
    Layer VIA2       = 96.41% (104198 / 108078  vias)
        Weight 1     = 96.41% (104198  vias)
        Un-optimized =  3.59% (3880    vias)
    Layer VIA3       = 86.35% (30485  / 35303   vias)
        Weight 1     = 86.35% (30485   vias)
        Un-optimized = 13.65% (4818    vias)
    Layer VIA4       =  6.04% (59     / 977     vias)
        Weight 1     =  6.04% (59      vias)
        Un-optimized = 93.96% (918     vias)
 
  Total double via conversion rate    = 65.82% (172997 / 262836 vias)
 
    Layer VIA1       = 32.29% (38255  / 118478  vias)
    Layer VIA2       = 96.41% (104198 / 108078  vias)
    Layer VIA3       = 86.35% (30485  / 35303   vias)
    Layer VIA4       =  6.04% (59     / 977     vias)
 
  The optimized via conversion rate based on total routed via count = 65.82% (172997 / 262836 vias)
 
    Layer VIA1       = 32.29% (38255  / 118478  vias)
        Weight 1     = 32.29% (38255   vias)
        Un-optimized = 67.71% (80223   vias)
    Layer VIA2       = 96.41% (104198 / 108078  vias)
        Weight 1     = 96.41% (104198  vias)
        Un-optimized =  3.59% (3880    vias)
    Layer VIA3       = 86.35% (30485  / 35303   vias)
        Weight 1     = 86.35% (30485   vias)
        Un-optimized = 13.65% (4818    vias)
    Layer VIA4       =  6.04% (59     / 977     vias)
        Weight 1     =  6.04% (59      vias)
        Un-optimized = 93.96% (918     vias)
 


Verify Summary:

Total number of nets = 32595, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 3
Total number of antenna violations = 1
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Thu Nov 19 08:20:47 2020
****************************************

 * Some/all delay information is back-annotated.
	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125

Information: Percent of Arnoldi-based delays = 94.51% on scenario func1_wst

  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg_0_/CK (fd2qd1_hd)
                                                          0.00       0.75 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg_0_/Q (fd2qd1_hd)
                                                          0.60 @     1.35 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/icc_place91/Y (ivd1_hd)
                                                          0.16 @     1.51 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/icc_place90/Y (ivd1_hd)
                                                          0.51 @     2.02 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/icc_place63/Y (clknd2d2_hd)
                                                          0.79 @     2.81 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/icc_place298/Y (ivd1_hd)
                                                          0.63 @     3.44 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/icc_place302/Y (ivd2_hd)
                                                          0.56 @     4.00 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U5/Y (scg16d1_hd)
                                                          0.22 @     4.22 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U1041/Y (ao21d1_hd)
                                                          0.28 @     4.50 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U7/Y (oa21d2_hd)
                                                          0.33 @     4.83 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U8/Y (scg6d2_hd)
                                                          0.71 @     5.53 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/icc_place41/Y (ad2d4_hd)
                                                          0.71 @     6.24 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/icc_place366/Y (ivd4_hd)
                                                          0.45 @     6.69 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U582/Y (oa22d1_hd)
                                                          0.32 @     7.01 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U581/Y (scg6d1_hd)
                                                          0.48 @     7.49 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/EN (SNPS_CLOCK_GATE_HIGH_iir_notch_5)
                                                          0.00       7.49 r    
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/EN (cglpd1_hd)
                                                          0.06 @     7.54 r    1.05
  data arrival time                                                  7.54      

  clock clk (rise edge)                                  10.80      10.80      
  clock network delay (ideal)                             0.75      11.55      
  clock reconvergence pessimism                           0.00      11.55      
  clock uncertainty                                      -0.48      11.07      
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/CK (cglpd1_hd)
                                                          0.00      11.07 r    
  clock gating setup time                                -0.09      10.98      
  data required time                                                10.98      
  ------------------------------------------------------------------------------------
  data required time                                                10.98      
  data arrival time                                                 -7.54      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        3.44      


  Startpoint: ADS1292_DRDY
              (input port clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_pstate_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  input external delay                                    0.35       1.10 f    
  ADS1292_DRDY (in)                                       0.00       1.10 f    
  pad27/Y (phic_p)                                        1.57 @     2.67 f    1.05
  khu_sensor_top/ADS1292_DRDY (khu_sensor_top)            0.00       2.67 f    
  khu_sensor_top/ads1292_controller/i_ADS1292_DRDY (ads1292_controller)
                                                          0.00       2.67 f    
  khu_sensor_top/ads1292_controller/U284/Y (ao21d1_hd)
                                                          0.37 @     3.04 r    1.05
  khu_sensor_top/ads1292_controller/U273/Y (oa22d1_hd)
                                                          0.30 @     3.34 f    1.05
  khu_sensor_top/ads1292_controller/U272/Y (nr4d1_hd)     0.34 @     3.68 r    1.05
  khu_sensor_top/ads1292_controller/U271/Y (scg15d1_hd)
                                                          0.20 @     3.88 f    1.05
  khu_sensor_top/ads1292_controller/r_pstate_reg_0_/D (fd2qd1_hd)
                                                          0.00 @     3.88 f    1.05
  data arrival time                                                  3.88      

  clock clk (rise edge)                                  10.80      10.80      
  clock network delay (ideal)                             0.75      11.55      
  clock reconvergence pessimism                           0.00      11.55      
  clock uncertainty                                      -0.48      11.07      
  khu_sensor_top/ads1292_controller/r_pstate_reg_0_/CK (fd2qd1_hd)
                                                          0.00      11.07 r    
  library setup time                                     -0.01      11.06      
  data required time                                                11.06      
  ------------------------------------------------------------------------------------
  data required time                                                11.06      
  data arrival time                                                 -3.88      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        7.18      


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/scl_o_reg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MPR121_SCL (output port clocked by clk)
  Scenario: func1_wst
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/mpr121_controller/i2c_master/scl_o_reg_reg/CK (fd1qd1_hd)
                                                          0.00       0.75 r    1.05
  khu_sensor_top/mpr121_controller/i2c_master/scl_o_reg_reg/Q (fd1qd1_hd)
                                                          0.68 @     1.43 r    1.05
  khu_sensor_top/mpr121_controller/i2c_master/scl_t (i2c_master)
                                                          0.00       1.43 r    
  khu_sensor_top/mpr121_controller/o_I2C_SCL_EN (mpr121_controller)
                                                          0.00       1.43 r    
  khu_sensor_top/MPR121_SCL_EN (khu_sensor_top)           0.00       1.43 r    
  icc_place11/Y (ivd2_hd)                                 0.29 @     1.72 f    1.05
  icc_place12/Y (ivd2_hd)                                 0.62 @     2.34 r    1.05
  pad43/PAD (phbct12_p)                                   3.31 @     5.66 r    1.05
  MPR121_SCL (inout)                                      0.00       5.66 r    
  data arrival time                                                  5.66      

  clock clk (rise edge)                                  10.80      10.80      
  clock network delay (ideal)                             0.75      11.55      
  clock reconvergence pessimism                           0.00      11.55      
  clock uncertainty                                      -0.48      11.07      
  output external delay                                  -0.50      10.57      
  data required time                                                10.57      
  ------------------------------------------------------------------------------------
  data required time                                                10.57      
  data arrival time                                                 -5.66      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        4.91      


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/a_m_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_filter/iir_hpf/add/a_m_reg_20_/CK (fd3qd1_hd)
                                                          0.00       0.75 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/a_m_reg_20_/Q (fd3qd1_hd)
                                                          0.95 @     1.70 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/A[20] (float_adder_0_DW_cmp_6)
                                                          0.00       1.70 r    
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U33/Y (nd2d1_hd)
                                                          0.32 @     2.03 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U149/Y (oa21d1_hd)
                                                          0.22 @     2.25 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U21/Y (ao21d1_hd)
                                                          0.15 @     2.40 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U19/Y (oa21d1_hd)
                                                          0.14 @     2.54 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U154/Y (ao21d2_hd)
                                                          0.17 @     2.71 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U1/Y (oa21d4_hd)
                                                          0.14 @     2.85 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/GE_LT_GT_LE (float_adder_0_DW_cmp_6)
                                                          0.00       2.85 r    
  khu_sensor_top/ads1292_filter/iir_hpf/add/U485/Y (ivd8_hd)
                                                          0.08 @     2.93 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U126/Y (clknd2d6_hd)
                                                          0.12 @     3.05 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/icc_place78/Y (ivd8_hd)
                                                          0.12 @     3.17 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U683/Y (ao22d1_hd)
                                                          0.22 @     3.39 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/I2[1] (float_adder_0_DP_OP_46_224_9810_0)
                                                          0.00       3.39 r    
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U86/Y (clkxo2d2_hd)
                                                          0.45 @     3.83 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U74/CO (fad4_hd)
                                                          0.41 @     4.25 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U73/CO (fad4_hd)
                                                          0.26 @     4.51 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U72/CO (fad4_hd)
                                                          0.28 @     4.79 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U71/CO (fad4_hd)
                                                          0.27 @     5.06 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U66/CO (fad4_hd)
                                                          0.25 @     5.31 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U70/CO (fad4_hd)
                                                          0.26 @     5.57 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U65/CO (fad4_hd)
                                                          0.26 @     5.83 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U64/CO (fad4_hd)
                                                          0.26 @     6.08 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U109/CO (fad4_hd)
                                                          0.26 @     6.34 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U63/CO (fad4_hd)
                                                          0.25 @     6.59 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U62/CO (fad4_hd)
                                                          0.26 @     6.85 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U61/CO (fad4_hd)
                                                          0.26 @     7.11 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U97/CO (fad4_hd)
                                                          0.26 @     7.37 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U77/CO (fad4_hd)
                                                          0.26 @     7.62 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U75/CO (fad4_hd)
                                                          0.25 @     7.87 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U81/CO (fad4_hd)
                                                          0.25 @     8.13 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U80/CO (fad4_hd)
                                                          0.26 @     8.38 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U83/CO (fad4_hd)
                                                          0.26 @     8.64 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U82/CO (fad4_hd)
                                                          0.27 @     8.91 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U95/CO (fad4_hd)
                                                          0.26 @     9.17 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U60/CO (fad4_hd)
                                                          0.26 @     9.42 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U111/CO (fad4_hd)
                                                          0.26 @     9.68 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U110/CO (fad4_hd)
                                                          0.25 @     9.93 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U76/CO (fad4_hd)
                                                          0.26 @    10.19 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U79/CO (fad4_hd)
                                                          0.26 @    10.45 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U59/CO (fad4_hd)
                                                          0.26 @    10.71 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U92/Y (xo2d4_hd)
                                                          0.29 @    11.00 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/O1[27] (float_adder_0_DP_OP_46_224_9810_0)
                                                          0.00      11.00 f    
  khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D (fd3qd1_hd)
                                                          0.00 @    11.00 f    1.05
  data arrival time                                                 11.00      

  clock clk (rise edge)                                  10.80      10.80      
  clock network delay (ideal)                             0.75      11.55      
  clock reconvergence pessimism                           0.00      11.55      
  clock uncertainty                                      -0.48      11.07      
  khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/CK (fd3qd1_hd)
                                                          0.00      11.07 r    
  library setup time                                     -0.01      11.06      
  data required time                                                11.06      
  ------------------------------------------------------------------------------------
  data required time                                                11.06      
  data arrival time                                                -11.00      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.06      


  Startpoint: khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                  10.80      10.80      
  clock network delay (ideal)                             0.75      11.55      
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/CK (fd2qd1_hd)
                                                          0.00      11.55 r    1.05
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/Q (fd2qd1_hd)
                                                          0.82 @    12.37 r    1.05
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY (mpr121_controller)
                                                          0.00      12.37 r    
  khu_sensor_top/sensor_core/i_MPR121_BUSY (sensor_core)
                                                          0.00      12.37 r    
  khu_sensor_top/sensor_core/U593/Y (nr2d1_hd)            0.25 @    12.62 f    1.05
  khu_sensor_top/sensor_core/U592/Y (ivd1_hd)             0.27 @    12.90 r    1.05
  khu_sensor_top/sensor_core/U81/Y (nd2d1_hd)             0.14 @    13.04 f    1.05
  khu_sensor_top/sensor_core/U80/Y (oa211d1_hd)           0.16 @    13.20 r    1.05
  khu_sensor_top/sensor_core/U78/Y (oa211d1_hd)           0.22 @    13.42 f    1.05
  khu_sensor_top/sensor_core/U77/Y (oa211d1_hd)           0.18 @    13.59 r    1.05
  khu_sensor_top/sensor_core/U76/Y (oa211d1_hd)           0.19 @    13.79 f    1.05
  khu_sensor_top/sensor_core/U75/Y (ivd1_hd)              0.13 @    13.92 r    1.05
  khu_sensor_top/sensor_core/U32/Y (mx2d1_hd)             0.21 @    14.14 r    1.05
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_1_/D (fd2qd1_hd)
                                                          0.00 @    14.14 r    1.05
  data arrival time                                                 14.14      

  clock clk_half (rise edge)                             21.60      21.60      
  clock network delay (ideal)                             0.75      22.35      
  clock reconvergence pessimism                           0.00      22.35      
  clock uncertainty                                      -0.96      21.39      
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_1_/CK (fd2qd1_hd)
                                                          0.00      21.39 r    
  library setup time                                     -0.03      21.36      
  data required time                                                21.36      
  ------------------------------------------------------------------------------------
  data required time                                                21.36      
  data arrival time                                                -14.14      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        7.22      


GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
Found antenna rule mode 1, diode mode 2:
	metal ratio 100, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer MET1: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET2: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET3: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET4: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 8000 50000}
	layer VIA1: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA2: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA3: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-reshield_modified_nets                                 :	 reshield            
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-diode_libcell_names                                    :	 {{diode_cell_hd} }  
-insert_diodes_during_routing                           :	 true                
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

[Dr init] Elapsed real time: 0:00:03 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Dr init] Stage (MB): Used   89  Alloctr   88  Proc    0 
[Dr init] Total (MB): Used   99  Alloctr  101  Proc 2736 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 32595, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Routing in incremental mode, starting from iteration 54

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 2
      Metal lay (MET1)0; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA1)1; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET2)1; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA2)2; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET3)2; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA3)3; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET4)3; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 8000.000 50000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MET5)4; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MET6)5; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Skipping antenna analysis for 7 nets as they don't have enough gate area info.
Start DR iteration 54: non-uniform partition
Routed	1/4 Partitions, Violations =	8
Routed	2/4 Partitions, Violations =	10
Routed	3/4 Partitions, Violations =	7
Routed	4/4 Partitions, Violations =	7

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
	@@@@ Total number of instance ports with antenna violations =	1

	Min-max layer : 2
	Short : 5

[Iter 54] Elapsed real time: 0:00:04 
[Iter 54] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 54] Stage (MB): Used   96  Alloctr   96  Proc    0 
[Iter 54] Total (MB): Used  107  Alloctr  108  Proc 2736 

End DR iteration 54 with 4 parts

Start DR iteration 55: non-uniform partition
Routed	1/3 Partitions, Violations =	10
Routed	2/3 Partitions, Violations =	10
Routed	3/3 Partitions, Violations =	7

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
	@@@@ Total number of instance ports with antenna violations =	1

	Min-max layer : 2
	Short : 5

[Iter 55] Elapsed real time: 0:00:04 
[Iter 55] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 55] Stage (MB): Used   96  Alloctr   96  Proc    0 
[Iter 55] Total (MB): Used  107  Alloctr  108  Proc 2736 

End DR iteration 55 with 3 parts

Start DR iteration 56: non-uniform partition
Routed	1/3 Partitions, Violations =	10
Routed	2/3 Partitions, Violations =	10
Routed	3/3 Partitions, Violations =	10

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	10
	@@@@ Total number of instance ports with antenna violations =	3

	Less than minimum area : 2
	Min-max layer : 2
	Short : 5
	Internal-only types : 1

[Iter 56] Elapsed real time: 0:00:05 
[Iter 56] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Iter 56] Stage (MB): Used   96  Alloctr   96  Proc    0 
[Iter 56] Total (MB): Used  107  Alloctr  108  Proc 2736 

End DR iteration 56 with 3 parts

Start DR iteration 57: non-uniform partition
Routed	1/5 Partitions, Violations =	22
Routed	2/5 Partitions, Violations =	22
Routed	3/5 Partitions, Violations =	22
Routed	4/5 Partitions, Violations =	14
Routed	5/5 Partitions, Violations =	9

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	9
	@@@@ Total number of instance ports with antenna violations =	1

	Min-max layer : 2
	Short : 5
	Internal-only types : 2

[Iter 57] Elapsed real time: 0:00:05 
[Iter 57] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Iter 57] Stage (MB): Used   96  Alloctr   96  Proc    0 
[Iter 57] Total (MB): Used  107  Alloctr  108  Proc 2736 

End DR iteration 57 with 5 parts

Start DR iteration 58: non-uniform partition
Routed	1/6 Partitions, Violations =	12
Routed	2/6 Partitions, Violations =	10
Routed	3/6 Partitions, Violations =	10
Routed	4/6 Partitions, Violations =	6
Routed	5/6 Partitions, Violations =	6
Routed	6/6 Partitions, Violations =	5

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	5
	@@@@ Total number of instance ports with antenna violations =	1

	Min-max layer : 1
	Short : 4

[Iter 58] Elapsed real time: 0:00:06 
[Iter 58] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:06
[Iter 58] Stage (MB): Used   96  Alloctr   96  Proc    0 
[Iter 58] Total (MB): Used  107  Alloctr  108  Proc 2736 

End DR iteration 58 with 6 parts

	@@@@ Total nets not meeting constraints =	1

Stop DR since not converging

[DR] Elapsed real time: 0:00:06 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:06
[DR] Stage (MB): Used   84  Alloctr   84  Proc    0 
[DR] Total (MB): Used   95  Alloctr   97  Proc 2736 
[DR: Done] Elapsed real time: 0:00:06 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:06
[DR: Done] Stage (MB): Used   84  Alloctr   84  Proc    0 
[DR: Done] Total (MB): Used   95  Alloctr   97  Proc 2736 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 2 aligned/redundant DRCs. (ZRT-305)

DR finished with 3 violations and 1 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	3
	Min-max layer : 1
	Short : 2



Total Wire Length =                    1240362 micron
Total Number of Contacts =             262817
Total Number of Wires =                227946
Total Number of PtConns =              2479
Total Number of Routed Wires =       227946
Total Routed Wire Length =           1239234 micron
Total Number of Routed Contacts =       262817
	Layer           MET1 :      58174 micron
	Layer           MET2 :     358237 micron
	Layer           MET3 :     558334 micron
	Layer           MET4 :     265612 micron
	Layer           MET5 :          5 micron
	Layer           MET6 :          0 micron
	Via            VIA45 :        918
	Via        VIA45_1x2 :         58
	Via        VIA45_2x1 :          1
	Via            VIA34 :       4682
	Via       VIA34(rot) :        144
	Via        VIA34_2x1 :      26902
	Via   VIA34(rot)_1x2 :         32
	Via   VIA34(rot)_2x1 :         11
	Via        VIA34_1x2 :       3532
	Via            VIA23 :       3863
	Via       VIA23(rot) :          8
	Via        VIA23_2x1 :      27587
	Via   VIA23(rot)_1x2 :        391
	Via   VIA23(rot)_2x1 :         25
	Via        VIA23_1x2 :      76185
	Via            VIA12 :      77162
	Via       VIA12(rot) :       3063
	Via   VIA12(rot)_1x2 :      11341
	Via        VIA12_2x1 :       5728
	Via        VIA12_1x2 :      19270
	Via   VIA12(rot)_2x1 :       1914

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 65.82% (172977 / 262817 vias)
 
    Layer VIA1       = 32.29% (38253  / 118478  vias)
        Weight 1     = 32.29% (38253   vias)
        Un-optimized = 67.71% (80225   vias)
    Layer VIA2       = 96.42% (104188 / 108059  vias)
        Weight 1     = 96.42% (104188  vias)
        Un-optimized =  3.58% (3871    vias)
    Layer VIA3       = 86.33% (30477  / 35303   vias)
        Weight 1     = 86.33% (30477   vias)
        Un-optimized = 13.67% (4826    vias)
    Layer VIA4       =  6.04% (59     / 977     vias)
        Weight 1     =  6.04% (59      vias)
        Un-optimized = 93.96% (918     vias)
 
  Total double via conversion rate    = 65.82% (172977 / 262817 vias)
 
    Layer VIA1       = 32.29% (38253  / 118478  vias)
    Layer VIA2       = 96.42% (104188 / 108059  vias)
    Layer VIA3       = 86.33% (30477  / 35303   vias)
    Layer VIA4       =  6.04% (59     / 977     vias)
 
  The optimized via conversion rate based on total routed via count = 65.82% (172977 / 262817 vias)
 
    Layer VIA1       = 32.29% (38253  / 118478  vias)
        Weight 1     = 32.29% (38253   vias)
        Un-optimized = 67.71% (80225   vias)
    Layer VIA2       = 96.42% (104188 / 108059  vias)
        Weight 1     = 96.42% (104188  vias)
        Un-optimized =  3.58% (3871    vias)
    Layer VIA3       = 86.33% (30477  / 35303   vias)
        Weight 1     = 86.33% (30477   vias)
        Un-optimized = 13.67% (4826    vias)
    Layer VIA4       =  6.04% (59     / 977     vias)
        Weight 1     =  6.04% (59      vias)
        Un-optimized = 93.96% (918     vias)
 

Total number of nets = 32595
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 3
Total number of antenna violations = 1
Total number of voltage-area violations = no voltage-areas defined
Special ECO iteration 1 ended with 0 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
Found antenna rule mode 1, diode mode 2:
	metal ratio 100, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer MET1: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET2: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET3: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET4: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 8000 50000}
	layer VIA1: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA2: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA3: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4


Start checking for open nets ... 

Total number of nets = 32595, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 32595 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   85  Alloctr   86  Proc 2736 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-reshield_modified_nets                                 :	 reshield            
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-antenna_fixing_preference                              :	 use_diodes          
-default_gate_size                                      :	 0.020000            
-diode_libcell_names                                    :	 {{diode_cell_hd} }  
-insert_diodes_during_routing                           :	 true                
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 2
      Metal lay (MET1)0; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA1)1; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET2)1; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA2)2; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET3)2; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA3)3; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET4)3; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 8000.000 50000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MET5)4; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MET6)5; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Skipping antenna analysis for 7 nets as they don't have enough gate area info.

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked	2/100 Partitions, Violations =	0
Checked	5/100 Partitions, Violations =	0
Checked	8/100 Partitions, Violations =	0
Checked	12/100 Partitions, Violations =	0
Checked	16/100 Partitions, Violations =	0
Checked	22/100 Partitions, Violations =	0
Checked	24/100 Partitions, Violations =	0
Checked	28/100 Partitions, Violations =	0
Checked	32/100 Partitions, Violations =	0
Checked	36/100 Partitions, Violations =	0
Checked	42/100 Partitions, Violations =	0
Checked	44/100 Partitions, Violations =	0
Checked	48/100 Partitions, Violations =	0
Checked	52/100 Partitions, Violations =	0
Checked	56/100 Partitions, Violations =	0
Checked	62/100 Partitions, Violations =	0
Checked	64/100 Partitions, Violations =	0
Checked	68/100 Partitions, Violations =	0
Checked	72/100 Partitions, Violations =	5
Checked	76/100 Partitions, Violations =	5
Checked	82/100 Partitions, Violations =	5
Checked	84/100 Partitions, Violations =	5
Checked	88/100 Partitions, Violations =	5
[DRC CHECK] Elapsed real time: 0:00:12 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  103  Alloctr  104  Proc 2736 
Start net based rule analysis
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1800; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_112_; master port D
		Antenna/diode mode 1/2; wlay MET4; gArea 0.09200000; allowed ratio/ratio 100.00000000/115.34782410
Found 1 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used  103  Alloctr  105  Proc 2736 
Information: Merged away 2 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	3
	Min-max layer : 1
	Short : 2


Total Wire Length =                    1240362 micron
Total Number of Contacts =             262817
Total Number of Wires =                228691
Total Number of PtConns =              2476
Total Number of Routed Wires =       228691
Total Routed Wire Length =           1239234 micron
Total Number of Routed Contacts =       262817
	Layer           MET1 :      58174 micron
	Layer           MET2 :     358237 micron
	Layer           MET3 :     558334 micron
	Layer           MET4 :     265612 micron
	Layer           MET5 :          5 micron
	Layer           MET6 :          0 micron
	Via            VIA45 :        918
	Via        VIA45_1x2 :         58
	Via        VIA45_2x1 :          1
	Via            VIA34 :       4682
	Via       VIA34(rot) :        144
	Via        VIA34_2x1 :      26902
	Via   VIA34(rot)_1x2 :         32
	Via   VIA34(rot)_2x1 :         11
	Via        VIA34_1x2 :       3532
	Via            VIA23 :       3863
	Via       VIA23(rot) :          8
	Via        VIA23_1x2 :      76185
	Via   VIA23(rot)_2x1 :         25
	Via   VIA23(rot)_1x2 :        391
	Via        VIA23_2x1 :      27587
	Via            VIA12 :      77162
	Via       VIA12(rot) :       3063
	Via        VIA12_2x1 :       5728
	Via   VIA12(rot)_1x2 :      11341
	Via   VIA12(rot)_2x1 :       1914
	Via        VIA12_1x2 :      19270

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 65.82% (172977 / 262817 vias)
 
    Layer VIA1       = 32.29% (38253  / 118478  vias)
        Weight 1     = 32.29% (38253   vias)
        Un-optimized = 67.71% (80225   vias)
    Layer VIA2       = 96.42% (104188 / 108059  vias)
        Weight 1     = 96.42% (104188  vias)
        Un-optimized =  3.58% (3871    vias)
    Layer VIA3       = 86.33% (30477  / 35303   vias)
        Weight 1     = 86.33% (30477   vias)
        Un-optimized = 13.67% (4826    vias)
    Layer VIA4       =  6.04% (59     / 977     vias)
        Weight 1     =  6.04% (59      vias)
        Un-optimized = 93.96% (918     vias)
 
  Total double via conversion rate    = 65.82% (172977 / 262817 vias)
 
    Layer VIA1       = 32.29% (38253  / 118478  vias)
    Layer VIA2       = 96.42% (104188 / 108059  vias)
    Layer VIA3       = 86.33% (30477  / 35303   vias)
    Layer VIA4       =  6.04% (59     / 977     vias)
 
  The optimized via conversion rate based on total routed via count = 65.82% (172977 / 262817 vias)
 
    Layer VIA1       = 32.29% (38253  / 118478  vias)
        Weight 1     = 32.29% (38253   vias)
        Un-optimized = 67.71% (80225   vias)
    Layer VIA2       = 96.42% (104188 / 108059  vias)
        Weight 1     = 96.42% (104188  vias)
        Un-optimized =  3.58% (3871    vias)
    Layer VIA3       = 86.33% (30477  / 35303   vias)
        Weight 1     = 86.33% (30477   vias)
        Un-optimized = 13.67% (4826    vias)
    Layer VIA4       =  6.04% (59     / 977     vias)
        Weight 1     =  6.04% (59      vias)
        Un-optimized = 93.96% (918     vias)
 


Verify Summary:

Total number of nets = 32595, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 3
Total number of antenna violations = 1
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 7.21 seconds
EKL_MT: elapsed time 7 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Thu Nov 19 08:21:42 2020
****************************************

 * Some/all delay information is back-annotated.
	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125

Information: Percent of Arnoldi-based delays = 94.51% on scenario func1_wst

  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg_0_/CK (fd2qd1_hd)
                                                          0.00       0.75 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg_0_/Q (fd2qd1_hd)
                                                          0.60 @     1.35 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/icc_place91/Y (ivd1_hd)
                                                          0.16 @     1.51 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/icc_place90/Y (ivd1_hd)
                                                          0.51 @     2.02 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/icc_place63/Y (clknd2d2_hd)
                                                          0.79 @     2.81 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/icc_place298/Y (ivd1_hd)
                                                          0.63 @     3.44 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/icc_place302/Y (ivd2_hd)
                                                          0.56 @     4.00 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U5/Y (scg16d1_hd)
                                                          0.22 @     4.22 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U1041/Y (ao21d1_hd)
                                                          0.28 @     4.49 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U7/Y (oa21d2_hd)
                                                          0.33 @     4.82 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U8/Y (scg6d2_hd)
                                                          0.71 @     5.53 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/icc_place41/Y (ad2d4_hd)
                                                          0.71 @     6.24 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/icc_place366/Y (ivd4_hd)
                                                          0.45 @     6.69 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U582/Y (oa22d1_hd)
                                                          0.32 @     7.01 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U581/Y (scg6d1_hd)
                                                          0.48 @     7.48 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/EN (SNPS_CLOCK_GATE_HIGH_iir_notch_5)
                                                          0.00       7.48 r    
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/EN (cglpd1_hd)
                                                          0.06 @     7.54 r    1.05
  data arrival time                                                  7.54      

  clock clk (rise edge)                                  10.80      10.80      
  clock network delay (ideal)                             0.75      11.55      
  clock reconvergence pessimism                           0.00      11.55      
  clock uncertainty                                      -0.48      11.07      
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/CK (cglpd1_hd)
                                                          0.00      11.07 r    
  clock gating setup time                                -0.09      10.98      
  data required time                                                10.98      
  ------------------------------------------------------------------------------------
  data required time                                                10.98      
  data arrival time                                                 -7.54      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        3.44      


  Startpoint: ADS1292_DRDY
              (input port clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_pstate_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  input external delay                                    0.35       1.10 f    
  ADS1292_DRDY (in)                                       0.00       1.10 f    
  pad27/Y (phic_p)                                        1.57 @     2.67 f    1.05
  khu_sensor_top/ADS1292_DRDY (khu_sensor_top)            0.00       2.67 f    
  khu_sensor_top/ads1292_controller/i_ADS1292_DRDY (ads1292_controller)
                                                          0.00       2.67 f    
  khu_sensor_top/ads1292_controller/U284/Y (ao21d1_hd)
                                                          0.37 @     3.04 r    1.05
  khu_sensor_top/ads1292_controller/U273/Y (oa22d1_hd)
                                                          0.30 @     3.34 f    1.05
  khu_sensor_top/ads1292_controller/U272/Y (nr4d1_hd)     0.34 @     3.68 r    1.05
  khu_sensor_top/ads1292_controller/U271/Y (scg15d1_hd)
                                                          0.20 @     3.88 f    1.05
  khu_sensor_top/ads1292_controller/r_pstate_reg_0_/D (fd2qd1_hd)
                                                          0.00 @     3.88 f    1.05
  data arrival time                                                  3.88      

  clock clk (rise edge)                                  10.80      10.80      
  clock network delay (ideal)                             0.75      11.55      
  clock reconvergence pessimism                           0.00      11.55      
  clock uncertainty                                      -0.48      11.07      
  khu_sensor_top/ads1292_controller/r_pstate_reg_0_/CK (fd2qd1_hd)
                                                          0.00      11.07 r    
  library setup time                                     -0.01      11.06      
  data required time                                                11.06      
  ------------------------------------------------------------------------------------
  data required time                                                11.06      
  data arrival time                                                 -3.88      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        7.18      


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/scl_o_reg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MPR121_SCL (output port clocked by clk)
  Scenario: func1_wst
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/mpr121_controller/i2c_master/scl_o_reg_reg/CK (fd1qd1_hd)
                                                          0.00       0.75 r    1.05
  khu_sensor_top/mpr121_controller/i2c_master/scl_o_reg_reg/Q (fd1qd1_hd)
                                                          0.68 @     1.43 r    1.05
  khu_sensor_top/mpr121_controller/i2c_master/scl_t (i2c_master)
                                                          0.00       1.43 r    
  khu_sensor_top/mpr121_controller/o_I2C_SCL_EN (mpr121_controller)
                                                          0.00       1.43 r    
  khu_sensor_top/MPR121_SCL_EN (khu_sensor_top)           0.00       1.43 r    
  icc_place11/Y (ivd2_hd)                                 0.29 @     1.72 f    1.05
  icc_place12/Y (ivd2_hd)                                 0.62 @     2.34 r    1.05
  pad43/PAD (phbct12_p)                                   3.31 @     5.66 r    1.05
  MPR121_SCL (inout)                                      0.00       5.66 r    
  data arrival time                                                  5.66      

  clock clk (rise edge)                                  10.80      10.80      
  clock network delay (ideal)                             0.75      11.55      
  clock reconvergence pessimism                           0.00      11.55      
  clock uncertainty                                      -0.48      11.07      
  output external delay                                  -0.50      10.57      
  data required time                                                10.57      
  ------------------------------------------------------------------------------------
  data required time                                                10.57      
  data arrival time                                                 -5.66      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        4.91      


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/a_m_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_filter/iir_hpf/add/a_m_reg_20_/CK (fd3qd1_hd)
                                                          0.00       0.75 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/a_m_reg_20_/Q (fd3qd1_hd)
                                                          0.95 @     1.70 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/A[20] (float_adder_0_DW_cmp_6)
                                                          0.00       1.70 r    
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U33/Y (nd2d1_hd)
                                                          0.32 @     2.03 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U149/Y (oa21d1_hd)
                                                          0.22 @     2.25 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U21/Y (ao21d1_hd)
                                                          0.15 @     2.40 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U19/Y (oa21d1_hd)
                                                          0.14 @     2.54 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U154/Y (ao21d2_hd)
                                                          0.17 @     2.71 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U1/Y (oa21d4_hd)
                                                          0.14 @     2.85 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/GE_LT_GT_LE (float_adder_0_DW_cmp_6)
                                                          0.00       2.85 r    
  khu_sensor_top/ads1292_filter/iir_hpf/add/U485/Y (ivd8_hd)
                                                          0.08 @     2.93 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U126/Y (clknd2d6_hd)
                                                          0.12 @     3.05 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/icc_place78/Y (ivd8_hd)
                                                          0.12 @     3.17 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U683/Y (ao22d1_hd)
                                                          0.22 @     3.39 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/I2[1] (float_adder_0_DP_OP_46_224_9810_0)
                                                          0.00       3.39 r    
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U86/Y (clkxo2d2_hd)
                                                          0.45 @     3.83 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U74/CO (fad4_hd)
                                                          0.41 @     4.25 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U73/CO (fad4_hd)
                                                          0.26 @     4.51 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U72/CO (fad4_hd)
                                                          0.28 @     4.79 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U71/CO (fad4_hd)
                                                          0.27 @     5.06 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U66/CO (fad4_hd)
                                                          0.25 @     5.31 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U70/CO (fad4_hd)
                                                          0.26 @     5.57 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U65/CO (fad4_hd)
                                                          0.26 @     5.83 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U64/CO (fad4_hd)
                                                          0.26 @     6.08 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U109/CO (fad4_hd)
                                                          0.26 @     6.34 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U63/CO (fad4_hd)
                                                          0.25 @     6.59 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U62/CO (fad4_hd)
                                                          0.26 @     6.85 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U61/CO (fad4_hd)
                                                          0.26 @     7.11 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U97/CO (fad4_hd)
                                                          0.26 @     7.37 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U77/CO (fad4_hd)
                                                          0.26 @     7.62 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U75/CO (fad4_hd)
                                                          0.25 @     7.87 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U81/CO (fad4_hd)
                                                          0.25 @     8.13 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U80/CO (fad4_hd)
                                                          0.26 @     8.38 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U83/CO (fad4_hd)
                                                          0.26 @     8.64 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U82/CO (fad4_hd)
                                                          0.27 @     8.91 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U95/CO (fad4_hd)
                                                          0.26 @     9.17 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U60/CO (fad4_hd)
                                                          0.26 @     9.42 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U111/CO (fad4_hd)
                                                          0.26 @     9.68 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U110/CO (fad4_hd)
                                                          0.25 @     9.93 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U76/CO (fad4_hd)
                                                          0.26 @    10.19 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U79/CO (fad4_hd)
                                                          0.26 @    10.45 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U59/CO (fad4_hd)
                                                          0.26 @    10.71 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U92/Y (xo2d4_hd)
                                                          0.29 @    11.00 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/O1[27] (float_adder_0_DP_OP_46_224_9810_0)
                                                          0.00      11.00 f    
  khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D (fd3qd1_hd)
                                                          0.00 @    11.00 f    1.05
  data arrival time                                                 11.00      

  clock clk (rise edge)                                  10.80      10.80      
  clock network delay (ideal)                             0.75      11.55      
  clock reconvergence pessimism                           0.00      11.55      
  clock uncertainty                                      -0.48      11.07      
  khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/CK (fd3qd1_hd)
                                                          0.00      11.07 r    
  library setup time                                     -0.01      11.06      
  data required time                                                11.06      
  ------------------------------------------------------------------------------------
  data required time                                                11.06      
  data arrival time                                                -11.00      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.06      


  Startpoint: khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                  10.80      10.80      
  clock network delay (ideal)                             0.75      11.55      
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/CK (fd2qd1_hd)
                                                          0.00      11.55 r    1.05
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/Q (fd2qd1_hd)
                                                          0.82 @    12.37 r    1.05
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY (mpr121_controller)
                                                          0.00      12.37 r    
  khu_sensor_top/sensor_core/i_MPR121_BUSY (sensor_core)
                                                          0.00      12.37 r    
  khu_sensor_top/sensor_core/U593/Y (nr2d1_hd)            0.25 @    12.62 f    1.05
  khu_sensor_top/sensor_core/U592/Y (ivd1_hd)             0.27 @    12.90 r    1.05
  khu_sensor_top/sensor_core/U81/Y (nd2d1_hd)             0.14 @    13.04 f    1.05
  khu_sensor_top/sensor_core/U80/Y (oa211d1_hd)           0.16 @    13.20 r    1.05
  khu_sensor_top/sensor_core/U78/Y (oa211d1_hd)           0.22 @    13.42 f    1.05
  khu_sensor_top/sensor_core/U77/Y (oa211d1_hd)           0.18 @    13.59 r    1.05
  khu_sensor_top/sensor_core/U76/Y (oa211d1_hd)           0.19 @    13.79 f    1.05
  khu_sensor_top/sensor_core/U75/Y (ivd1_hd)              0.14 @    13.92 r    1.05
  khu_sensor_top/sensor_core/U32/Y (mx2d1_hd)             0.21 @    14.14 r    1.05
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_1_/D (fd2qd1_hd)
                                                          0.00 @    14.14 r    1.05
  data arrival time                                                 14.14      

  clock clk_half (rise edge)                             21.60      21.60      
  clock network delay (ideal)                             0.75      22.35      
  clock reconvergence pessimism                           0.00      22.35      
  clock uncertainty                                      -0.96      21.39      
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_1_/CK (fd2qd1_hd)
                                                          0.00      21.39 r    
  library setup time                                     -0.03      21.36      
  data required time                                                21.36      
  ------------------------------------------------------------------------------------
  data required time                                                21.36      
  data arrival time                                                -14.14      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        7.22      


GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
Found antenna rule mode 1, diode mode 2:
	metal ratio 100, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer MET1: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET2: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET3: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET4: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 8000 50000}
	layer VIA1: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA2: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA3: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-reshield_modified_nets                                 :	 reshield            
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-antenna_fixing_preference                              :	 use_diodes          
-default_gate_size                                      :	 0.020000            
-diode_libcell_names                                    :	 {{diode_cell_hd} }  
-insert_diodes_during_routing                           :	 true                
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

[Dr init] Elapsed real time: 0:00:03 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Dr init] Stage (MB): Used   89  Alloctr   88  Proc    0 
[Dr init] Total (MB): Used  102  Alloctr  103  Proc 2763 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 32595, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Routing in incremental mode, starting from iteration 59

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 2
      Metal lay (MET1)0; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA1)1; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET2)1; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA2)2; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET3)2; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA3)3; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET4)3; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 8000.000 50000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MET5)4; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MET6)5; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Skipping antenna analysis for 7 nets as they don't have enough gate area info.
Start DR iteration 59: non-uniform partition
Routed	1/4 Partitions, Violations =	7
Routed	2/4 Partitions, Violations =	9
Routed	3/4 Partitions, Violations =	6
Routed	4/4 Partitions, Violations =	6

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	6
	@@@@ Total number of instance ports with antenna violations =	1

	Min-max layer : 1
	Short : 4
	Internal-only types : 1

[Iter 59] Elapsed real time: 0:00:04 
[Iter 59] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 59] Stage (MB): Used   96  Alloctr   95  Proc    0 
[Iter 59] Total (MB): Used  109  Alloctr  111  Proc 2763 

End DR iteration 59 with 4 parts

Start DR iteration 60: non-uniform partition
Routed	1/3 Partitions, Violations =	9
Routed	2/3 Partitions, Violations =	9
Routed	3/3 Partitions, Violations =	5

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	5
	@@@@ Total number of instance ports with antenna violations =	1

	Min-max layer : 1
	Short : 4

[Iter 60] Elapsed real time: 0:00:04 
[Iter 60] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 60] Stage (MB): Used   96  Alloctr   95  Proc    0 
[Iter 60] Total (MB): Used  109  Alloctr  111  Proc 2763 

End DR iteration 60 with 3 parts

Start DR iteration 61: non-uniform partition
Routed	1/5 Partitions, Violations =	8
Routed	2/5 Partitions, Violations =	8
Routed	3/5 Partitions, Violations =	7
Routed	4/5 Partitions, Violations =	6
Routed	5/5 Partitions, Violations =	5

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	5
	@@@@ Total number of instance ports with antenna violations =	1

	Min-max layer : 1
	Short : 4

[Iter 61] Elapsed real time: 0:00:05 
[Iter 61] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Iter 61] Stage (MB): Used   96  Alloctr   95  Proc    0 
[Iter 61] Total (MB): Used  109  Alloctr  111  Proc 2763 

End DR iteration 61 with 5 parts

Start DR iteration 62: non-uniform partition
Routed	1/3 Partitions, Violations =	9
Routed	2/3 Partitions, Violations =	9
Routed	3/3 Partitions, Violations =	7

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
	@@@@ Total number of instance ports with antenna violations =	3

	Less than minimum area : 1
	Min-max layer : 1
	Short : 4
	Internal-only types : 1

[Iter 62] Elapsed real time: 0:00:05 
[Iter 62] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Iter 62] Stage (MB): Used   96  Alloctr   95  Proc    0 
[Iter 62] Total (MB): Used  109  Alloctr  111  Proc 2763 

End DR iteration 62 with 3 parts

Start DR iteration 63: non-uniform partition
Routed	1/5 Partitions, Violations =	18
Routed	2/5 Partitions, Violations =	18
Routed	3/5 Partitions, Violations =	18
Routed	4/5 Partitions, Violations =	12
Routed	5/5 Partitions, Violations =	6

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	6
	@@@@ Total number of instance ports with antenna violations =	1

	Min-max layer : 1
	Short : 4
	Internal-only types : 1

[Iter 63] Elapsed real time: 0:00:05 
[Iter 63] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Iter 63] Stage (MB): Used   96  Alloctr   96  Proc    0 
[Iter 63] Total (MB): Used  109  Alloctr  111  Proc 2763 

End DR iteration 63 with 5 parts

	@@@@ Total nets not meeting constraints =	1

Stop DR since not converging

Information: Discarded 1 drcs of internal-only type. (ZRT-306)
[DR] Elapsed real time: 0:00:05 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[DR] Stage (MB): Used   84  Alloctr   84  Proc    0 
[DR] Total (MB): Used   98  Alloctr   99  Proc 2763 
[DR: Done] Elapsed real time: 0:00:05 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[DR: Done] Stage (MB): Used   84  Alloctr   84  Proc    0 
[DR: Done] Total (MB): Used   98  Alloctr   99  Proc 2763 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 2 aligned/redundant DRCs. (ZRT-305)

DR finished with 3 violations and 1 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	3
	Min-max layer : 1
	Short : 2



Total Wire Length =                    1240367 micron
Total Number of Contacts =             262809
Total Number of Wires =                227946
Total Number of PtConns =              2475
Total Number of Routed Wires =       227946
Total Routed Wire Length =           1239239 micron
Total Number of Routed Contacts =       262809
	Layer           MET1 :      58164 micron
	Layer           MET2 :     358235 micron
	Layer           MET3 :     558350 micron
	Layer           MET4 :     265613 micron
	Layer           MET5 :          5 micron
	Layer           MET6 :          0 micron
	Via            VIA45 :        918
	Via        VIA45_1x2 :         58
	Via        VIA45_2x1 :          1
	Via            VIA34 :       4677
	Via       VIA34(rot) :        145
	Via        VIA34_2x1 :      26902
	Via   VIA34(rot)_1x2 :         32
	Via   VIA34(rot)_2x1 :         11
	Via        VIA34_1x2 :       3532
	Via            VIA23 :       3862
	Via       VIA23(rot) :          7
	Via        VIA23_1x2 :      76185
	Via   VIA23(rot)_2x1 :         25
	Via   VIA23(rot)_1x2 :        391
	Via        VIA23_2x1 :      27587
	Via            VIA12 :      77160
	Via       VIA12(rot) :       3063
	Via        VIA12_2x1 :       5728
	Via   VIA12(rot)_1x2 :      11341
	Via   VIA12(rot)_2x1 :       1914
	Via        VIA12_1x2 :      19270

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 65.82% (172977 / 262809 vias)
 
    Layer VIA1       = 32.29% (38253  / 118476  vias)
        Weight 1     = 32.29% (38253   vias)
        Un-optimized = 67.71% (80223   vias)
    Layer VIA2       = 96.42% (104188 / 108057  vias)
        Weight 1     = 96.42% (104188  vias)
        Un-optimized =  3.58% (3869    vias)
    Layer VIA3       = 86.34% (30477  / 35299   vias)
        Weight 1     = 86.34% (30477   vias)
        Un-optimized = 13.66% (4822    vias)
    Layer VIA4       =  6.04% (59     / 977     vias)
        Weight 1     =  6.04% (59      vias)
        Un-optimized = 93.96% (918     vias)
 
  Total double via conversion rate    = 65.82% (172977 / 262809 vias)
 
    Layer VIA1       = 32.29% (38253  / 118476  vias)
    Layer VIA2       = 96.42% (104188 / 108057  vias)
    Layer VIA3       = 86.34% (30477  / 35299   vias)
    Layer VIA4       =  6.04% (59     / 977     vias)
 
  The optimized via conversion rate based on total routed via count = 65.82% (172977 / 262809 vias)
 
    Layer VIA1       = 32.29% (38253  / 118476  vias)
        Weight 1     = 32.29% (38253   vias)
        Un-optimized = 67.71% (80223   vias)
    Layer VIA2       = 96.42% (104188 / 108057  vias)
        Weight 1     = 96.42% (104188  vias)
        Un-optimized =  3.58% (3869    vias)
    Layer VIA3       = 86.34% (30477  / 35299   vias)
        Weight 1     = 86.34% (30477   vias)
        Un-optimized = 13.66% (4822    vias)
    Layer VIA4       =  6.04% (59     / 977     vias)
        Weight 1     =  6.04% (59      vias)
        Un-optimized = 93.96% (918     vias)
 

Total number of nets = 32595
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 3
Total number of antenna violations = 1
Total number of voltage-area violations = no voltage-areas defined
Special ECO iteration 1 ended with 0 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
Information: connected 0 power ports and 0 ground ports
Information: connected 0 power ports and 0 ground ports
reconnected total 0 tie highs and 0 tie lows
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named khu_sensor_pad. (UIG-5)
SEC_INFO: CEL was saved. You can open CEL with read_only !!

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 7.17 seconds
EKL_MT: elapsed time 8 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125
Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Current scenario is: func1_wst
Information: Timer is not in zero interconnect delay mode. (TIM-176)
***********************************************
Report          : create_qor_snapshot (08_chip_finish)
Design          : khu_sensor_pad
Version         : N-2017.09
Date            : Thu Nov 19 08:22:23 2020
Time unit       : 1.0e-09 Second(ns)
Capacitance unit: 1.0e-12 Farad(pF)
Voltage unit    : 1 Volt
Power unit      : 1.0e-03 Watt(mW)
Location        : /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/snapshot
***********************************************
No. of scenario = 1
s1 = func1_wst
--------------------------------------------------
WNS of each timing group:                       s1 
--------------------------------------------------
clk_half                                    7.2205 
**clock_gating_default**                    3.4419 
REGIN                                       7.1846 
REGOUT                                      4.9144 
clk                                         0.0589 
--------------------------------------------------
Setup WNS:                                  0.0589 
Setup TNS:                                     0.0
Number of setup violations:                      0  
Hold WNS:                                   0.0000  
Hold TNS:                                   0.0000  
Number of hold violations:                       0  
Number of max trans violations:                  4  
Number of max cap violations:                    0  
Number of min pulse width violations:            0  
Route drc violations:                            4
--------------------------------------------------
Area:                                        92148
Cell count:                                  30264
Buf/inv cell count:                           7154
Std cell utilization:                       41.79%
CPU/ELAPSE(hr):                          0.10/0.23
Mem(Mb):                                      1160
Host name:                               vlsi-dist.khu.ac.kr
--------------------------------------------------
Histogram:             s1 
--------------------------------------------------
Max violations:         0 
   above ~ -0.7  ---    0 
    -0.6 ~ -0.7  ---    0 
    -0.5 ~ -0.6  ---    0 
    -0.4 ~ -0.5  ---    0 
    -0.3 ~ -0.4  ---    0 
    -0.2 ~ -0.3  ---    0 
    -0.1 ~ -0.2  ---    0 
       0 ~ -0.1  ---    0 
--------------------------------------------------
Min violations:         0 
  -0.06 ~ above  ---    0 
  -0.05 ~ -0.06  ---    0 
  -0.04 ~ -0.05  ---    0 
  -0.03 ~ -0.04  ---    0 
  -0.02 ~ -0.03  ---    0 
  -0.01 ~ -0.02  ---    0 
      0 ~ -0.01  ---    0 
--------------------------------------------------
Current scenario is: func1_wst
Snapshot (08_chip_finish) is created and stored under "/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/snapshot" directory
Information: Scenario funccts_wst either not exists or is inactive. report_qor will skip it. (UID-1059)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst funccts_wst
Version: N-2017.09
Date   : Thu Nov 19 08:22:23 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:            13.0000
  Critical Path Length:        6.7913
  Critical Path Slack:         3.4419
  Critical Path Clk Period:   10.8000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             5.0000
  Critical Path Length:        2.7754
  Critical Path Slack:         7.1846
  Critical Path Clk Period:   10.8000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:             3.0000
  Critical Path Length:        4.9056
  Critical Path Slack:         4.9144
  Critical Path Clk Period:   10.8000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:            38.0000
  Critical Path Length:       10.2511
  Critical Path Slack:         0.0589
  Critical Path Clk Period:   10.8000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:             9.0000
  Critical Path Length:        2.5863
  Critical Path Slack:         7.2205
  Critical Path Clk Period:   21.6000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        284
  Hierarchical Port Count:       6592
  Leaf Cell Count:              30264
  Buf/Inv Cell Count:            7154
  Buf Cell Count:                1753
  Inv Cell Count:                5401
  CT Buf/Inv Cell Count:          555
  Combinational Cell Count:     24877
  Sequential Cell Count:         5387
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      54867.6802
  Noncombinational Area:   37280.0009
  Buf/Inv Area:             7622.0064
  Total Buffer Area:        2375.9943
  Total Inverter Area:      5246.0121
  Macro/Black Box Area:        0.0000
  Net Area:                  859.9018
  Net XLength        :    615058.0000
  Net YLength        :    585220.1250
  -----------------------------------
  Cell Area:               92147.6811
  Design Area:             93007.5829
  Net Length        :    1200278.1250


  Design Rules
  -----------------------------------
  Total Number of Nets:         32835
  Nets With Violations:             6
  Max Trans Violations:             4
  Max Cap Violations:               0
  Max Net Length Violations:        2
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:            182.8622
  -----------------------------------------
  Overall Compile Time:            185.4438
  Overall Compile Wall Clock Time: 186.1674

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)

  --------------------------------------------------------------------


1
 
****************************************
Report : design
        -physical
Design : khu_sensor_pad
Version: N-2017.09
Date   : Thu Nov 19 08:22:23 2020
****************************************

	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125
****************************** P&R Summary ********************************
Date : Thu Nov 19 08:22:23 2020
Machine Host Name: vlsi-dist.khu.ac.kr
Working Directory: /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis
Library Name:      khu_sensor_pad_08_chip_finish
Cell Name:         khu_sensor_pad.CEL;1
Design Statistics:
    Number of Module Cells:        30208
    Number of Pins:                168717
    Number of IO Pad Cells:        56
    Number of IO Pins:             13
    Number of Nets:                32595
    Average Pins Per Net (Signal): 3.09109

Chip Utilization:
    Total Std Cell Area:           437885.71
    Total Pad Cell Area:           462403.20
    Core Size:     width 1024.76, height 1022.40; area 1047714.62
    Pad Core Size: width 1124.76, height 1124.76; area 1265085.06
    Chip Size:     width 1400.00, height 1400.00; area 1960000.00
    Std cells utilization:         41.79% 
    Cell/Core Ratio:               41.79%
    Cell/Chip Ratio:               45.93%
    Number of Cell Rows:            284

Master Instantiation:
	MasterName	Type	InstCount
	=================================
	ivd1_hd		STD	3546
	fd3qd1_hd	STD	2434
	oa22d1_hd	STD	2058
	nd2d1_hd	STD	2056
	fd2qd1_hd	STD	2037
	xn2d1_hd	STD	1926
	fad1_hd		STD	1712
	nr2d1_hd	STD	1409
	scg2d2_hd	STD	1131
	nid2_hd		STD	1115
	ao22d1_hd	STD	1077
	ivd2_hd		STD	800
	oa21d1_hd	STD	782
	nid1_hd		STD	611
	had1_hd		STD	552
	oa211d1_hd	STD	497
	ao21d1_hd	STD	481
	ivd12_hd	STD	393
	ivd4_hd		STD	355
	clkxo2d2_hd	STD	333
	nr4d1_hd	STD	303
	ad2d1_hd	STD	278
	nd3d1_hd	STD	262
	nd4d1_hd	STD	209
	nr3d1_hd	STD	205
	fd3qd2_hd	STD	201
	nr2bd1_hd	STD	194
	or2d1_hd	STD	188
	fds2eqd1_hd	STD	179
	cglpd1_hd	STD	174
	nd2bd1_hd	STD	166
	scg4d1_hd	STD	144
	fd1eqd1_hd	STD	132
	scg6d1_hd	STD	131
	fd1qd1_hd	STD	117
	fad4_hd		STD	103
	ivd3_hd		STD	100
	ao211d1_hd	STD	95
	ivd6_hd		STD	93
	ivd8_hd		STD	91
	mx2d1_hd	STD	86
	scg13d1_hd	STD	83
	clknd2d4_hd	STD	75
	scg15d1_hd	STD	70
	nr2ad1_hd	STD	67
	oa22ad1_hd	STD	66
	scg14d1_hd	STD	59
	scg16d1_hd	STD	52
	scg17d1_hd	STD	46
	nd3bd1_hd	STD	42
	or4d1_hd	STD	42
	nr2d4_hd	STD	40
	clkxo2d1_hd	STD	39
	fd2d1_hd	STD	34
	scg20d1_hd	STD	32
	oa22d2_hd	STD	31
	or2d2_hd	STD	29
	ad4d1_hd	STD	28
	scg5d1_hd	STD	27
	scg22d1_hd	STD	25
	nr2d2_hd	STD	24
	xo3d1_hd	STD	23
	scg18d1_hd	STD	23
	oa21d2_hd	STD	23
	scg2d1_hd	STD	21
	fds2d1_hd	STD	20
	clknd2d2_hd	STD	20
	scg9d1_hd	STD	19
	ad3d1_hd	STD	18
	fd2qd2_hd	STD	18
	ad2d2_hd	STD	18
	oa211d2_hd	STD	16
	ivd16_hd	STD	16
	scg12d1_hd	STD	15
	scg10d1_hd	STD	14
	nr2d6_hd	STD	14
	ad2d4_hd	STD	12
	ao21d4_hd	STD	12
	scg20d2_hd	STD	12
	fd2qd4_hd	STD	11
	or3d1_hd	STD	11
	ao21d2_hd	STD	11
	scg21d1_hd	STD	10
	fds2eqd2_hd	STD	9
	mx2id1_hd	STD	9
	nr4d2_hd	STD	9
	nid4_hd		STD	8
	nid6_hd		STD	8
	nd2d2_hd	STD	7
	oa21d4_hd	STD	7
	fd1qd2_hd	STD	6
	ao22d2_hd	STD	6
	fd1eqd2_hd	STD	6
	scg11d1_hd	STD	5
	fad2_hd		STD	5
	scg22d2_hd	STD	5
	ivd20_hd	STD	5
	ao22ad1_hd	STD	4
	fj2d1_hd	STD	4
	xo2d2_hd	STD	4
	xo2d4_hd	STD	4
	ao22d4_hd	STD	4
	xn2d2_hd	STD	4
	nr3d2_hd	STD	3
	nid8_hd		STD	3
	scg8d1_hd	STD	3
	or2d4_hd	STD	3
	nd3d2_hd	STD	3
	nid16_hd	STD	3
	xo2d1_hd	STD	2
	mx4d1_hd	STD	2
	nd2d6_hd	STD	2
	or2d8_hd	STD	2
	or3d2_hd	STD	2
	nr4d4_hd	STD	2
	scg9d2_hd	STD	2
	clknd2d6_hd	STD	2
	fd3qd4_hd	STD	2
	nid3_hd		STD	2
	ivd24_hd	STD	2
	or2bd2_hd	STD	2
	oa31d1_hd	STD	1
	fds2d2_hd	STD	1
	oa32d1_hd	STD	1
	clkmx2d1_hd	STD	1
	nd2d4_hd	STD	1
	fd3d1_hd	STD	1
	ao31d1_hd	STD	1
	scg16d2_hd	STD	1
	scg13d2_hd	STD	1
	clknd2d1_hd	STD	1
	clkad2d1_hd	STD	1
	ad3d2_hd	STD	1
	nid12_hd	STD	1
	nr3ad1_hd	STD	1
	ad2bd4_hd	STD	1
	nid20_hd	STD	1
	nid24_hd	STD	1
	oa21d8_hd	STD	1
	scg2d4_hd	STD	1
	ft2d4_hd	STD	1
	ad2bd2_hd	STD	1
	scg6d2_hd	STD	1
	ad3d4_hd	STD	1
	iofillerh5_p	IO	48
	iofillerh10_p	IO	22
	vssoh_p		IO	12
	vdd33oph_p	IO	10
	vssiph_p	IO	8
	vdd12ih_p	IO	8
	phob12_p	IO	6
	vdd12ih_core_p	IO	5
	iofillerh30_p	IO	4
	phic_p		IO	3
	phbct12_p	IO	2
	phbct24_p	IO	1
	phis_p		IO	1
	=================================

Timing/Optimization Information:

Global Routing Information:
    layer MET1, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.40
    layer MET2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
    layer MET3, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
    layer MET4, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
    layer MET5, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
    layer MET6, dir Ver, min width = 0.44, min space = 0.44 pitch = 0.88
     
    Average gCell capacity  3.34	 on layer (1)	 MET1
    Average gCell capacity  5.61	 on layer (2)	 MET2
    Average gCell capacity  6.34	 on layer (3)	 MET3
    Average gCell capacity  5.95	 on layer (4)	 MET4
    Average gCell capacity  6.32	 on layer (5)	 MET5
    Average gCell capacity  0.00	 on layer (6)	 MET6
     
    Initial. Both Dirs: Overflow =    10 Max = 0 GRCs =    84 (0.03%)
    Initial. H routing: Overflow =     3 Max = 0 (GRCs = 28) GRCs =    28 (0.02%)
    Initial. V routing: Overflow =     7 Max = 0 (GRCs = 56) GRCs =    56 (0.04%)
     
    phase1. Both Dirs: Overflow =    10 Max = 0 GRCs =    84 (0.03%)
    phase1. H routing: Overflow =     3 Max = 0 (GRCs = 28) GRCs =    28 (0.02%)
    phase1. V routing: Overflow =     7 Max = 0 (GRCs = 56) GRCs =    56 (0.04%)
     
    phase2. Both Dirs: Overflow =    81 Max = 1 GRCs =   123 (0.04%)
    phase2. H routing: Overflow =    48 Max = 1 (GRCs = 45) GRCs =    58 (0.04%)
    phase2. V routing: Overflow =    33 Max = 1 (GRCs = 26) GRCs =    65 (0.04%)
     
    Total Wire Length = 319.94
    Layer MET1 wire length = 0.00
    Layer MET2 wire length = 0.00
    Layer MET3 wire length = 0.00
    Layer MET4 wire length = 319.94
    Layer MET5 wire length = 0.00
    Layer MET6 wire length = 0.00
    Total Number of Contacts = 245
    Via VIA12 count = 49
    Via VIA23 count = 49
    Via VIA34 count = 73
    Via VIA45 count = 74
    Via VIA56 count = 0
     
    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 2701

Track Assignment Information:
    Number of wires with overlap after iteration 0 = 264 of 374

    Number of wires with overlap after iteration 1 = 143 of 254

    Total MET1 wire length: 0.0
    Total MET2 wire length: 53.5
    Total MET3 wire length: 42.1
    Total MET4 wire length: 350.4
    Total MET5 wire length: 0.0
    Total MET6 wire length: 0.0
    Total wire length: 446.0

    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 2701

Detailed Routing Information:
    

    ---------- Detail route ----------

     
    Iteration 59: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	6
    	@@@@ Total number of instance ports with antenna violations =	1
     
    Iteration 60: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	5
    	@@@@ Total number of instance ports with antenna violations =	1
     
    Iteration 61: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	5
    	@@@@ Total number of instance ports with antenna violations =	1
     
    Iteration 62: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	7
    	@@@@ Total number of instance ports with antenna violations =	3
     
    Iteration 63: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	6
    	@@@@ Total number of instance ports with antenna violations =	1
     
    Elapsed real time: 0:00:05
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:05 total = 0:00:05
    Total Proc Memory(MB): 2763
     
    Cumulative run time upto current stage: Elapsed = 0:00:05 CPU = 0:00:05
     
    DR finished with 0 open nets, of which 0 are frozen
    DR finished with 3 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	3
    	Min-max layer : 1
    	Short : 2
    Total number of nets = 32595
    0 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 3
    Total number of antenna violations = 1
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:01
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:01 total = 0:00:01
    Total Proc Memory(MB): 2763
     
    Cumulative run time upto current stage: Elapsed = 0:00:06 CPU = 0:00:06
     
    Total Wire Length =                    1240367 micron
    Total Number of Contacts =             262809
    Total Number of Wires =                227946
    Total Number of PtConns =              2475
    Total Number of Routed Wires =       227946
    Total Routed Wire Length =           1239239 micron
    Total Number of Routed Contacts =       262809
    	Layer           MET1 :      58164 micron
    	Layer           MET2 :     358235 micron
    	Layer           MET3 :     558350 micron
    	Layer           MET4 :     265613 micron
    	Layer           MET5 :          5 micron
    	Layer           MET6 :          0 micron
    	Via            VIA45 :        918
    	Via        VIA45_1x2 :         58
    	Via        VIA45_2x1 :          1
    	Via            VIA34 :       4677
    	Via       VIA34(rot) :        145
    	Via        VIA34_2x1 :      26902
    	Via   VIA34(rot)_1x2 :         32
    	Via   VIA34(rot)_2x1 :         11
    	Via        VIA34_1x2 :       3532
    	Via            VIA23 :       3862
    	Via       VIA23(rot) :          7
    	Via        VIA23_1x2 :      76185
    	Via   VIA23(rot)_2x1 :         25
    	Via   VIA23(rot)_1x2 :        391
    	Via        VIA23_2x1 :      27587
    	Via            VIA12 :      77160
    	Via       VIA12(rot) :       3063
    	Via        VIA12_2x1 :       5728
    	Via   VIA12(rot)_1x2 :      11341
    	Via   VIA12(rot)_2x1 :       1914
    	Via        VIA12_1x2 :      19270
     
    Redundant via conversion report:
    --------------------------------

      Total optimized via conversion rate = 65.82% (172977 / 262809 vias)
     
        Layer VIA1       = 32.29% (38253  / 118476  vias)
            Weight 1     = 32.29% (38253   vias)
            Un-optimized = 67.71% (80223   vias)
        Layer VIA2       = 96.42% (104188 / 108057  vias)
            Weight 1     = 96.42% (104188  vias)
            Un-optimized =  3.58% (3869    vias)
        Layer VIA3       = 86.34% (30477  / 35299   vias)
            Weight 1     = 86.34% (30477   vias)
            Un-optimized = 13.66% (4822    vias)
        Layer VIA4       =  6.04% (59     / 977     vias)
            Weight 1     =  6.04% (59      vias)
            Un-optimized = 93.96% (918     vias)
     
      Total double via conversion rate    = 65.82% (172977 / 262809 vias)
     
        Layer VIA1       = 32.29% (38253  / 118476  vias)
        Layer VIA2       = 96.42% (104188 / 108057  vias)
        Layer VIA3       = 86.34% (30477  / 35299   vias)
        Layer VIA4       =  6.04% (59     / 977     vias)
     
      The optimized via conversion rate based on total routed via count = 65.82% (172977 / 262809 vias)
     
        Layer VIA1       = 32.29% (38253  / 118476  vias)
            Weight 1     = 32.29% (38253   vias)
            Un-optimized = 67.71% (80223   vias)
        Layer VIA2       = 96.42% (104188 / 108057  vias)
            Weight 1     = 96.42% (104188  vias)
            Un-optimized =  3.58% (3869    vias)
        Layer VIA3       = 86.34% (30477  / 35299   vias)
            Weight 1     = 86.34% (30477   vias)
            Un-optimized = 13.66% (4822    vias)
        Layer VIA4       =  6.04% (59     / 977     vias)
            Weight 1     =  6.04% (59      vias)
            Un-optimized = 93.96% (918     vias)
     

DRC information: 
      Short: 2 
      Min-max layer: 1 
      Antenna: 1 
      Total error number: 4

Ring Wiring Statistics:
    metal3 Wire Length(count):               4236.64(4)
    metal4 Wire Length(count):               4212.44(4)
    metal5 Wire Length(count):               2215.42(2)
    metal6 Wire Length(count):               2226.56(2)
  ==============================================
    Total Wire Length(count):               12891.06(12)
    Number of via3 Contacts:              8
    Number of via5 Contacts:              4
  ==============================================
    Total Number of Contacts:       12

Stripe Wiring Statistics:
    metal5 Wire Length(count):              50855.04(48)
    metal6 Wire Length(count):              50564.64(48)
  ==============================================
    Total Wire Length(count):              101419.68(96)
    Number of via3 Contacts:             96
    Number of via4 Contacts:            192
    Number of via5 Contacts:           1248
  ==============================================
    Total Number of Contacts:     1536

User Wiring Statistics:

PG follow-pin Wiring Statistics:
    metal1 Wire Length(count):             418208.21(628)
    metal5 Wire Length(count):                 63.68(301)
  ==============================================
    Total Wire Length(count):              418271.89(929)
    Number of via1 Contacts:           7199
    Number of via2 Contacts:           7142
    Number of via3 Contacts:           7142
    Number of via4 Contacts:           6692
    Number of via5 Contacts:           6359
  ==============================================
    Total Number of Contacts:    34534

Signal Wiring Statistics:
    metal1 Wire Length(count):              58140.05(3598)
    metal2 Wire Length(count):             357412.85(116856)
    metal3 Wire Length(count):             528972.72(75246)
    metal4 Wire Length(count):             231725.69(18897)
    metal5 Wire Length(count):                  5.34(1)
  ==============================================
    Total Wire Length(count):             1176256.65(214598)

      Mask Name      Contact Code    Number Of Contacts    Percentage
        via1           VIA12(2)             79752	       67.7
        via1_1x2       VIA12(2)             21150	       17.9
        via1_2x1       VIA12(2)             16981	       14.4
 Default via for layer via1:                   67.7%
 Yield-optmized via for layer via1:            32.3%

        via2           VIA23(4)              3201	       2.98
        via2_2x1       VIA23(4)             27970	       26.1
        via2_1x2       VIA23(4)             76181	         71
 Default via for layer via2:                   2.98%
 Yield-optmized via for layer via2:            97%

        via3           VIA34(6)               709	       2.28
        via3_1x2       VIA34(6)              3535	       11.3
        via3_2x1       VIA34(6)             26918	       86.4
 Default via for layer via3:                   2.28%
 Yield-optmized via for layer via3:            97.7%

        via4           VIA45(8)                 1	         50
        via4_1x2       VIA45(8)                 1	         50
 Default via for layer via4:                   50%
 Yield-optmized via for layer via4:            50%


 Double Via rate for all layers:           67.4%
  ==============================================
    Total Number of Contacts:    256399

  Horizontal/Vertical Wire Distribution:
    Layer      Hor. Wire (% of Hor.)     Ver. Wire (% of Ver.)
    metal1         58050.93 ( 9.61%)            89.12 ( 0.02%)
    metal2         15785.86 ( 2.61%)        341626.99 (59.71%)
    metal3        526711.24 (87.19%)          2261.48 ( 0.40%)
    metal4          3565.81 ( 0.59%)        228159.88 (39.88%)
    metal5             5.34 ( 0.00%)             0.00 ( 0.00%)
  ==============================================================
    Total         604119.18                 572137.47
1
********************************************************************************
                        Threshold Voltage Group Report                         

Vth Group                All                Blackbox           Non-blackbox
Name                    cells                cells                cells
********************************************************************************
undefined           30264 (100.00%)         43 (100.00%)      30221 (100.00%)   
********************************************************************************

Vth Group                All                Blackbox           Non-blackbox
Name                  cell area            cell area            cell area
********************************************************************************
undefined        92147.68 (100.00%)       0.00   (0.00%)   92147.68 (100.00%)   
********************************************************************************
1
Found antenna rule mode 1, diode mode 2:
	metal ratio 100, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer MET1: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET2: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET3: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET4: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 8000 50000}
	layer VIA1: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA2: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA3: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4
[ReportShielding: Start] Elapsed real time: 0:00:00 
[ReportShielding: Start] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ReportShielding: Start] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ReportShielding: Start] Total (MB): Used   63  Alloctr   65  Proc 2784 
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_a_e_reg/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_e_reg_1/n3)
Shielded 94% side-wall of (khu_sensor_top/w_CLOCK_HALF_G4B7I1)
Shielded 100% side-wall of (khu_sensor_top/w_CLOCK_HALF_G4B4I1)
Shielded 100% side-wall of (khu_sensor_top/w_CLOCK_HALF_G4B4I2)
Shielded 86% side-wall of (khu_sensor_top/w_CLOCK_HALF_G4B3I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_a_e_reg/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_b_reg/n3)
Shielded 94% side-wall of (khu_sensor_top/w_clk_p_G2B11I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_a_e_reg/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_reg/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_s_reg/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_a_e_reg_1/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_R_40/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_a_e_reg/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_R_41/n3)
Shielded 99% side-wall of (khu_sensor_top/w_clk_p_G2B10I1)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B10I2)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_R_42/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_a_e_reg/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_a_e_reg/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_b_reg/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_R_43/n3)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_a_reg_0/n3)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/uart_rx/clk_gate_r_Bit_Index_reg/n3)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/uart_tx/clk_gate_o_Tx_Serial_reg/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_b_reg/n3)
Shielded 64% side-wall of (khu_sensor_top/w_clk_p_G2B9I1)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B8I2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/n26)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B8I3)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B8I5)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B8I6)
Shielded 98% side-wall of (khu_sensor_top/w_clk_p_G2B7I2)
Shielded 99% side-wall of (khu_sensor_top/w_clk_p_G2B7I3)
Shielded 76% side-wall of (khu_sensor_top/w_clk_p_G2B6I1)
Shielded 97% side-wall of (khu_sensor_top/w_clk_p_G2B5I1)
Shielded 79% side-wall of (khu_sensor_top/w_clk_p_G2B4I1)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B1I1)
Shielded 100% side-wall of (khu_sensor_top/CTS_clk_CTO_route_inv2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/ENCLK_G3B1I15)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n26)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/ENCLK_G3B1I13)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/ENCLK_G3B1I12)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/ENCLK_G3B1I14)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/ENCLK_G3B1I13)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/ENCLK_G3B1I12)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n22)
Shielded 98% side-wall of (khu_sensor_top/ads1292_filter/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/w_clk_p_G2B8I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_mult_3_AB_STB_reg/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/clk_gate_o_Y_DATA_reg_0/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_mult_3_A_reg_0/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_r_y_data_reg_0/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/w_clk_p_G2B8I4)
Shielded 100% side-wall of (khu_sensor_top/mpr121_controller/ENCLK_G3B1I12)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/n26)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/n2)
Shielded 91% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/n8)
Shielded 98% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/n20)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/n29)
Shielded 100% side-wall of (khu_sensor_top/mpr121_controller/ENCLK_G3B1I11)
Shielded 95% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I111)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/n21)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I110)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I19)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I18)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I17)
Shielded <1% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I16)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I15)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I14)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I13)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I12)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/n2)
Shielded 57% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/n22)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I11)
Shielded 79% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I1)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/ENCLK_G5B1I13)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/ENCLK_G5B1I12)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/ENCLK_G5B1I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/n22)
Shielded <1% side-wall of (khu_sensor_top/uart_controller/ENCLK_G5B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/n28)
Shielded <1% side-wall of (khu_sensor_top/ads1292_controller/spi_master/ENCLK_G3B1I12)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/spi_master/ENCLK_G3B1I11)
Shielded 45% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/n9)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/n15)
Shielded 84% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/n21)
Shielded <1% side-wall of (khu_sensor_top/ads1292_controller/spi_master/ENCLK_G3B1I1)
Shielded 36% side-wall of (khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/n3_G3B1I1)
Shielded 5% side-wall of (khu_sensor_top/ads1292_controller/clk_gate_r_ads_data_out_reg_0/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/clk_gate_r_ads_second_param_reg_0/n3)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/clk_gate_r_uart_clk_counter_reg/n3)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/clk_gate_r_ads_ch2_data_out_reg_0/n3)
Shielded <1% side-wall of (khu_sensor_top/sensor_core/clk_gate_o_ADS1292_FILTERED_DATA_ACK_reg/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/spi_master/clk_gate_r_SPI_Clk_Count_reg_0/n6)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_o_Z_reg_0/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_mult_A_reg/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_y_data_reg/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_y_data_reg/n1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/clk_gate_o_ADS1292_FILTERED_DATA_reg_0/n3)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/clk_gate_r_converter_i2f_a_reg_0/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/clk_gate_r_iir_notch_x_reg_0/n3)
Shielded 100% side-wall of (khu_sensor_top/mpr121_controller/clk_gate_o_MPR121_INIT_SET_reg/n3)
Shielded 100% side-wall of (khu_sensor_top/mpr121_controller/clk_gate_r_i2c_reg_data_in_reg_0/n3)
Shielded 27% side-wall of (khu_sensor_top/ads1292_filter/converter_f2i/ENCLK_G3B1I12)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_f2i/ENCLK_G3B1I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_f2i/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/n19)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/ENCLK_G5B1I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B2I15)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B1I15)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n24_G4B2I1)
Shielded 87% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n50_G4B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B1I13)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B1I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B2I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B1I1)
Shielded 99% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/w_clk_p_G2B8I7)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n21)
Shielded 87% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/n3_G4B2I1)
Shielded 95% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/n13_G4B2I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/ENCLK_G3B1I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/w_clk_p_G2B8I8)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/ENCLK_G3B1I13)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/ENCLK_G3B1I12)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/ENCLK_G3B1I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n120)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/clk_gate_o_ADS1292_FILTERED_DATA_reg_0/n3_G3B1I1)
Shielded 18% side-wall of (khu_sensor_top/ads1292_filter/clk_gate_r_converter_i2f_a_reg_0/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/clk_gate_r_iir_notch_x_reg_0/n3_G3B1I1)
Shielded 97% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n4)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n24)
Shielded 96% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n54)
Shielded 27% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n57)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n80)
Shielded 83% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n101)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n113)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n1)
Shielded 100% side-wall of (khu_sensor_top/mpr121_controller/clk_gate_o_MPR121_INIT_SET_reg/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/mpr121_controller/clk_gate_r_i2c_reg_data_in_reg_0/n3_G3B1I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/clk_gate_r_ads_data_out_reg_0/n3)
Shielded 100% side-wall of (khu_sensor_top/mpr121_controller/i2c_master/ENCLK_G3B1I12)
Shielded 100% side-wall of (khu_sensor_top/mpr121_controller/i2c_master/ENCLK_G3B1I11)
Shielded 90% side-wall of (khu_sensor_top/mpr121_controller/i2c_master/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/n10)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/clk_gate_r_ads_second_param_reg_0/n3_G5B1I1)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/clk_gate_r_uart_clk_counter_reg/n3_G5B1I1)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/clk_gate_r_ads_ch2_data_out_reg_0/n3_G5B1I1)
Shielded 18% side-wall of (khu_sensor_top/sensor_core/clk_gate_o_ADS1292_FILTERED_DATA_ACK_reg/n3_G5B1I1)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/uart_tx/ENCLK_G5B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/spi_master/clk_gate_r_SPI_Clk_Count_reg_0/n6_G3B1I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_o_Z_reg_0/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_mult_A_reg/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/ENCLK_G3B1I16)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/ENCLK_G3B1I15)
Shielded 98% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/ENCLK_G3B1I14)
Shielded 45% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/ENCLK_G3B1I13)
Shielded 97% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/ENCLK_G3B1I11)
Shielded 13% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/ENCLK_G5B1I1)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/uart_tx/n142)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/ENCLK_G3B1I17)
Shielded <1% side-wall of (khu_sensor_top/uart_controller/n258)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/n260)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/n271)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/n327)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/ENCLK_G3B1I16)
Shielded 96% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/ENCLK_G3B1I15)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/n654)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/n656)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/n658)
Shielded <1% side-wall of (khu_sensor_top/sensor_core/n668)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/n679)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/n690)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/n700)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/n712)
Shielded <1% side-wall of (khu_sensor_top/sensor_core/n723)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/n737)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/n841)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/ENCLK_G3B1I14)
Shielded 99% side-wall of (khu_sensor_top/w_CLOCK_HALF)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/n617)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/ENCLK_G3B1I12)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/ENCLK_G3B1I11)
Shielded 18% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/ENCLK_G3B1I16)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/ENCLK_G3B1I15)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/ENCLK_G3B1I14)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/ENCLK_G3B1I13)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/ENCLK_G3B1I12)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/ENCLK_G3B1I11)
Shielded 100% side-wall of (khu_sensor_top/mpr121_controller/i2c_master/n606)
Shielded <1% side-wall of (khu_sensor_top/mpr121_controller/i2c_master/n621)
Shielded 100% side-wall of (khu_sensor_top/mpr121_controller/i2c_master/n630)
Shielded 100% side-wall of (khu_sensor_top/mpr121_controller/n231)
Shielded 100% side-wall of (khu_sensor_top/mpr121_controller/n241)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/ENCLK_G3B1I16)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/ENCLK_G3B1I15)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/ENCLK_G3B1I14)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/ENCLK_G3B1I13)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/ENCLK_G3B1I12)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/ENCLK_G3B1I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/ENCLK_G3B1I16)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/ENCLK_G3B1I15)
Shielded 99% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/ENCLK_G3B1I14)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/ENCLK_G3B1I13)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/ENCLK_G3B1I12)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/ENCLK_G3B1I11)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/n386)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/n418)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/n419)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/n420)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/ENCLK_G3B1I16)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/ENCLK_G3B1I15)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/ENCLK_G3B1I14)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/ENCLK_G3B1I13)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/ENCLK_G3B1I12)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/ENCLK_G3B1I11)
Shielded 88% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/ENCLK_G3B1I17)
Shielded 98% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/ENCLK_G3B1I16)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/ENCLK_G3B1I15)
Shielded 96% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/ENCLK_G3B1I14)
Shielded 98% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/ENCLK_G3B1I13)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/ENCLK_G3B1I12)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/ENCLK_G3B1I11)
Shielded 94% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_mult_3_AB_STB_reg/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/clk_gate_o_Y_DATA_reg_0/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_mult_3_A_reg_0/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_r_y_data_reg_0/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/ENCLK_G3B1I16)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/ENCLK_G3B1I15)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/ENCLK_G3B1I14)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/ENCLK_G3B1I13)
Shielded 84% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/ENCLK_G3B1I12)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/ENCLK_G3B1I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/ENCLK_G3B1I16)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/ENCLK_G3B1I15)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/ENCLK_G3B1I14)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/ENCLK_G3B1I13)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/ENCLK_G3B1I12)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/ENCLK_G3B1I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/ENCLK_G3B1I1)
Shielded 99% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/ENCLK_G3B1I17)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/ENCLK_G3B1I16)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/ENCLK_G3B1I15)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/ENCLK_G3B1I14)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/ENCLK_G3B1I13)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/ENCLK_G3B1I12)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/ENCLK_G3B1I11)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_a_reg_0/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/uart_rx/clk_gate_r_Bit_Index_reg/n3_G5B1I1)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/uart_tx/clk_gate_o_Tx_Serial_reg/n3_G5B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_b_reg/n3_G3B1I1)
Shielded 12% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_a_e_reg/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_b_reg/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_R_43/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_a_e_reg/n3_G3B1I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_R_42/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_a_e_reg/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_R_41/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_a_e_reg/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_reg/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_s_reg/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_a_e_reg_1/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_R_40/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_a_e_reg/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_b_reg/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_a_e_reg/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_e_reg_1/n3_G3B1I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/n1530)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/n1414)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/n1439)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/n1467)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/n1494)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/n1497)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/n1498)
Shielded 75% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/n1528)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n1002)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n1027)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n1052)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n1054)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n1055)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n1087)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n1089)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n979)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/n1127)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/n1193)
Shielded 80% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/n1198)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/n1292)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n1160)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n1181)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n1206)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n1208)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n1209)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n1219)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/n1408)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/n1433)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/n1461)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/n1488)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/n1491)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/n1492)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/n1522)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/n1524)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/n1371)
Shielded 16% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/n1388)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/n1413)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/n1468)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/n1471)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/n1472)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/n1502)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/n1177)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/n1201)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/n1225)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/n1227)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/n1228)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/n1238)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/n1240)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/n1160)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/n1181)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/n1205)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/n1207)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/n1208)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/n1218)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/n1176)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/n1201)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/n1226)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/n1228)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/n1229)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/n1239)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n2078)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n2147)
Shielded 77% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n2196)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n2211)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n2267)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n2369)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/n98)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/n67)
Shielded 95% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/n199)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/n1496)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/n1526)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/n1395)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/n1412)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/n1437)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/n1465)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/n1492)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/n1495)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/n309)
Shielded 94% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/n364)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/n430)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/n434)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/n1133)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/n1156)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/n1171)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/n1195)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/n1197)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/n1198)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/n1208)
Shielded 25% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/n1210)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_f2i/n429)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_f2i/n430)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/converter_f2i/n455)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/n107)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/n123)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/n125)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/n127)
Shielded <1% side-wall of (khu_sensor_top/ads1292_controller/spi_master/n151)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/spi_master/n139)
Shielded 13% side-wall of (khu_sensor_top/ads1292_controller/spi_master/n143)
Shielded 100% side-wall of (w_clk_p)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/n527)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/n532)
Shielded <1% side-wall of (khu_sensor_top/ads1292_controller/n534)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/n562)
Shielded 383 nets with average ratio as follows.
	1) 86.70%		(total shield ratio/number of shielded nets)
	2) 94.22%		(total shield length/total shielded net length)
[ReportShielding: End] Elapsed real time: 0:00:02 
[ReportShielding: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ReportShielding: End] Stage (MB): Used   25  Alloctr   24  Proc    0 
[ReportShielding: End] Total (MB): Used   88  Alloctr   89  Proc 2784 
Warning: No pin objects matched 'clk_gate*' (SEL-004)
Information: Updating database...
Information: Updating top database 'khu_sensor_pad.CEL;1'. (MWDC-255)
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named khu_sensor_pad. (UIG-5)
Create error cell khu_sensor_pad_lvs.err ...

-- LVS START : --
Total area error in layer 0 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 1 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
ERROR : area  [(615.560,137.420), (615.820,137.620)]	0.0520 um sqr.
ERROR : area  [(1047.560,137.420), (1047.820,137.620)]	0.0520 um sqr.
ERROR : area  [(1262.380,751.560), (1262.580,751.820)]	0.0520 um sqr.
ERROR : area  [(137.420,1100.180), (137.620,1100.440)]	0.0520 um sqr.
ERROR : area  [(588.180,1262.380), (588.440,1262.580)]	0.0520 um sqr.
ERROR : area  [(940.180,1262.380), (940.440,1262.580)]	0.0520 um sqr.
ERROR : area  [(1204.180,1262.380), (1204.440,1262.580)]	0.0520 um sqr.
Total area error in layer 2 is 7.  Elapsed =    0:00:02, CPU =    0:00:01
Total area error in layer 3 is 0.  Elapsed =    0:00:02, CPU =    0:00:01
Total area error in layer 4 is 0.  Elapsed =    0:00:02, CPU =    0:00:02
Total area error in layer 5 is 0.  Elapsed =    0:00:02, CPU =    0:00:02
Total area error in layer 6 is 0.  Elapsed =    0:00:02, CPU =    0:00:02
Total area error in layer 7 is 0.  Elapsed =    0:00:02, CPU =    0:00:02
Total area error in layer 8 is 0.  Elapsed =    0:00:02, CPU =    0:00:02
Total area error in layer 9 is 0.  Elapsed =    0:00:02, CPU =    0:00:02
Total area error in layer 10 is 0.  Elapsed =    0:00:02, CPU =    0:00:02
Total area error in layer 11 is 0.  Elapsed =    0:00:02, CPU =    0:00:02
Total area error in layer 12 is 0.  Elapsed =    0:00:02, CPU =    0:00:02
Total area error in layer 13 is 0.  Elapsed =    0:00:02, CPU =    0:00:02
Total area error in layer 14 is 0.  Elapsed =    0:00:02, CPU =    0:00:02
Total area error in layer 15 is 0.  Elapsed =    0:00:02, CPU =    0:00:02
ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_21_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_23_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_20_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_12_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_18_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_4_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_22_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_17_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_15_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_14_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/uart_controller/uart_tx/async_rst_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_16_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_6_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_19_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_7_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_8_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_0_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/uart_controller/r_lstate_reg_1_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_10_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_9_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_1_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_2_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_11_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_13_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_5_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_3_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/spi_master/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_command_reg_4_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/sensor_core/r_uart_data_rx_reg_9_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_filter/converter_i2f/add_x_2/U2 CO doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/sensor_core/r_ads_lstate_reg_2_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_filter/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/uart_controller/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/sensor_core/r_ads_clk_counter_reg_0_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/uart_controller/async_rst_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/divider_by_2/o_CLK_DIV_2_reg QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/sensor_core/r_mpr_lstate_reg_0_ Q doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_filter/iir_hpf/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_filter/iir_notch/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_filter/async_rst_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_filter/iir_lpf/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_filter/iir_notch/async_rst_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_filter/iir_lpf/async_rst_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/sensor_core/r_mpr_lstate_reg_4_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/sensor_core/async_rst_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_filter/iir_hpf/async_rst_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/async_rstn_glitch_synchronizer/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_2_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_4_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_1_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_0_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_5_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_7_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_6_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_3_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_11_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_13_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_12_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_10_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_8_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_16_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_9_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_14_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_15_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst async_rstn_glitch_synchronizer/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst pad21 PO doesn't connect to any net.

ERROR : OUTPUT PortInst pad27 PO doesn't connect to any net.

ERROR : OUTPUT PortInst pad37 PO doesn't connect to any net.

ERROR : OUTPUT PortInst pad2 PO doesn't connect to any net.

ERROR : OUTPUT PortInst pad51 PO doesn't connect to any net.

ERROR : OUTPUT PortInst pad46 PO doesn't connect to any net.

ERROR : OUTPUT PortInst pad43 PO doesn't connect to any net.

ERROR : OUTPUT PortInst pad4 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad9 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad5 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad3 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad13 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad7 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad12 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad6 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad8 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad1 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad35 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad42 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad39 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad34 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad29 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad41 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad31 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad40 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad30 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad38 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad36 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad32 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad25 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad17 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad28 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad23 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad19 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad22 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad18 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad26 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad20 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad15 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad56 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad44 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad55 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad47 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad45 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad54 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad49 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad53 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad48 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad52 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad50 CDL doesn't connect to any net.

** Total Floating ports are 119.
** Total Floating Nets are 0.
** Total SHORT Nets are 0.
ERROR : Logical Net VDD is open.
	Node 28227 is in the region ((132,132),(1267,1267)).
	Node 24610 is in the region ((1201,438),(1211,440)).
	Total seperated nodes are 2.
	Potential connection region ((1200, 437), (1212, 441)).
** Total OPEN Nets are 1.
** Total Electrical Equivalent Error are 0.
** Total Must Joint Error are 0.

-- LVS END : --
Elapsed =    0:00:02, CPU =    0:00:02
Update error cell ...
Hierarchical pad insertion...
Information: The orientation of Library cell "iofillerh30_p" is "E". (APLUI-043)
Information: The orientation of Library cell "iofillerh10_p" is "E". (APLUI-043)
Information: The orientation of Library cell "iofillerh5_p" is "E". (APLUI-043)
WARNING : Cannot find filler cells for bottom gap (257000 0) (260000 0)
WARNING : Cannot find filler cells for bottom gap (405000 0) (408000 0)
WARNING : Cannot find filler cells for bottom gap (473000 0) (476000 0)
WARNING : Cannot find filler cells for bottom gap (541000 0) (544000 0)
WARNING : Cannot find filler cells for bottom gap (609000 0) (612000 0)
WARNING : Cannot find filler cells for bottom gap (757000 0) (760000 0)
WARNING : Cannot find filler cells for bottom gap (825000 0) (828000 0)
WARNING : Cannot find filler cells for bottom gap (973000 0) (976000 0)
WARNING : Cannot find filler cells for bottom gap (1041000 0) (1044000 0)
WARNING : Cannot find filler cells for bottom gap (1144000 0) (1148000 0)
WARNING : Cannot find filler cells for top gap (257000 1400000) (260000 1400000)
WARNING : Cannot find filler cells for top gap (325000 1400000) (328000 1400000)
WARNING : Cannot find filler cells for top gap (393000 1400000) (396000 1400000)
WARNING : Cannot find filler cells for top gap (461000 1400000) (464000 1400000)
WARNING : Cannot find filler cells for top gap (529000 1400000) (532000 1400000)
WARNING : Cannot find filler cells for top gap (677000 1400000) (680000 1400000)
WARNING : Cannot find filler cells for top gap (745000 1400000) (748000 1400000)
WARNING : Cannot find filler cells for top gap (813000 1400000) (816000 1400000)
WARNING : Cannot find filler cells for top gap (881000 1400000) (884000 1400000)
WARNING : Cannot find filler cells for top gap (1029000 1400000) (1032000 1400000)
WARNING : Cannot find filler cells for top gap (1147000 1400000) (1148000 1400000)
WARNING : Cannot find filler cells for left gap (0 337000) (0 340000)
WARNING : Cannot find filler cells for left gap (0 405000) (0 408000)
WARNING : Cannot find filler cells for left gap (0 633000) (0 636000)
WARNING : Cannot find filler cells for left gap (0 701000) (0 704000)
WARNING : Cannot find filler cells for left gap (0 769000) (0 772000)
WARNING : Cannot find filler cells for left gap (0 837000) (0 840000)
WARNING : Cannot find filler cells for left gap (0 905000) (0 908000)
WARNING : Cannot find filler cells for left gap (0 973000) (0 976000)
WARNING : Cannot find filler cells for left gap (0 1041000) (0 1044000)
WARNING : Cannot find filler cells for left gap (0 1144000) (0 1148000)
WARNING : Cannot find filler cells for right gap (1400000 257000) (1400000 260000)
WARNING : Cannot find filler cells for right gap (1400000 325000) (1400000 328000)
WARNING : Cannot find filler cells for right gap (1400000 393000) (1400000 396000)
WARNING : Cannot find filler cells for right gap (1400000 461000) (1400000 464000)
WARNING : Cannot find filler cells for right gap (1400000 609000) (1400000 612000)
WARNING : Cannot find filler cells for right gap (1400000 677000) (1400000 680000)
WARNING : Cannot find filler cells for right gap (1400000 745000) (1400000 748000)
WARNING : Cannot find filler cells for right gap (1400000 893000) (1400000 896000)
WARNING : Cannot find filler cells for right gap (1400000 961000) (1400000 964000)
WARNING : Cannot find filler cells for right gap (1400000 1029000) (1400000 1032000)
WARNING : Cannot find filler cells for right gap (1400000 1147000) (1400000 1148000)
.... total of 0 pad filler inserted
Generating description for top level cell.
Processing module ads1292_controller_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_spi_master_3
Processing module SNPS_CLOCK_GATE_HIGH_spi_master_2
Processing module SNPS_CLOCK_GATE_HIGH_spi_master_1
Processing module SNPS_CLOCK_GATE_HIGH_spi_master_0
Processing module spi_master_DW01_inc_0
Processing module async_rstn_synchronizer_0
Processing module spi_master
Processing module async_rstn_synchronizer_1
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_7
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_6
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_5
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_4
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_3
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_2
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_1
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_0
Processing module ads1292_controller
Processing module ads1292_filter_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_converter_f2i_3
Processing module SNPS_CLOCK_GATE_HIGH_converter_f2i_2
Processing module SNPS_CLOCK_GATE_HIGH_converter_f2i_1
Processing module SNPS_CLOCK_GATE_HIGH_converter_f2i_0
Processing module converter_f2i_DP_OP_17_124_5628_0
Processing module converter_f2i_DP_OP_16_123_4860_0
Processing module converter_f2i_DW01_sub_0
Processing module converter_f2i
Processing module SNPS_CLOCK_GATE_HIGH_iir_hpf_3
Processing module SNPS_CLOCK_GATE_HIGH_iir_hpf_2
Processing module SNPS_CLOCK_GATE_HIGH_iir_hpf_1
Processing module SNPS_CLOCK_GATE_HIGH_iir_hpf_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_0
Processing module float_multiplier_0_DW_mult_uns_1
Processing module float_multiplier_0_DP_OP_119_173_3501_0
Processing module float_multiplier_0_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_9
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_1
Processing module float_multiplier_0
Processing module float_adder_0_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_0
Processing module float_adder_0_DW_cmp_6
Processing module float_adder_0_DP_OP_46_224_9810_0
Processing module float_adder_0_DP_OP_139_212_6578_0
Processing module float_adder_0_DP_OP_125_136_9258_0
Processing module float_adder_0_DP_OP_124_135_3630_0
Processing module float_adder_0_DP_OP_128_133_6503_0
Processing module float_adder_0_DP_OP_127_132_7863_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_11
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_7
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_6
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_5
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_4
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_3
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_2
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_1
Processing module float_adder_0
Processing module async_rst_synchronizer_0
Processing module async_rstn_synchronizer_2
Processing module iir_hpf
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_0
Processing module float_multiplier_1_DW_mult_uns_1
Processing module float_multiplier_1_DP_OP_119_180_3191_0
Processing module float_multiplier_1_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_9
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_1
Processing module float_multiplier_1
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_0
Processing module float_multiplier_2_DW_mult_uns_1
Processing module float_multiplier_2_DP_OP_119_187_9062_0
Processing module float_multiplier_2_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_9
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_1
Processing module float_multiplier_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_0
Processing module float_multiplier_3_DW_mult_uns_1
Processing module float_multiplier_3_DP_OP_119_194_7833_0
Processing module float_multiplier_3_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_9
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_1
Processing module float_multiplier_3
Processing module float_adder_1_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_0
Processing module float_adder_1_DW_cmp_6
Processing module float_adder_1_DP_OP_46_228_9786_0
Processing module float_adder_1_DP_OP_139_215_3862_0
Processing module float_adder_1_DP_OP_125_151_7776_0
Processing module float_adder_1_DP_OP_124_150_2934_0
Processing module float_adder_1_DP_OP_128_148_9478_0
Processing module float_adder_1_DP_OP_127_147_5666_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_11
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_7
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_6
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_5
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_4
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_3
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_2
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_1
Processing module float_adder_1
Processing module float_adder_2_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_0
Processing module float_adder_2_DW_cmp_6
Processing module float_adder_2_DP_OP_46_232_75_0
Processing module float_adder_2_DP_OP_139_218_18_0
Processing module float_adder_2_DP_OP_125_157_130_0
Processing module float_adder_2_DP_OP_124_156_2886_0
Processing module float_adder_2_DP_OP_128_154_1832_0
Processing module float_adder_2_DP_OP_127_153_5618_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_11
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_7
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_6
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_5
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_4
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_3
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_2
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_1
Processing module float_adder_2
Processing module async_rst_synchronizer_1
Processing module async_rstn_synchronizer_3
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_8
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_7
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_6
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_5
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_4
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_3
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_2
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_1
Processing module iir_notch
Processing module async_rst_synchronizer_2
Processing module async_rstn_synchronizer_4
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_4
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_3
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_2
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_1
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_0
Processing module float_multiplier_4_DW_mult_uns_1
Processing module float_multiplier_4_DP_OP_119_201_9179_0
Processing module float_multiplier_4_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_9
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_1
Processing module float_multiplier_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_0
Processing module float_multiplier_5_DW_mult_uns_1
Processing module float_multiplier_5_DP_OP_119_208_9725_0
Processing module float_multiplier_5_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_9
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_1
Processing module float_multiplier_5
Processing module float_adder_3_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_0
Processing module float_adder_3_DW_cmp_6
Processing module float_adder_3_DP_OP_46_236_7011_0
Processing module float_adder_3_DP_OP_139_221_5626_0
Processing module float_adder_3_DP_OP_125_169_7074_0
Processing module float_adder_3_DP_OP_124_168_2670_0
Processing module float_adder_3_DP_OP_128_166_4319_0
Processing module float_adder_3_DP_OP_127_165_6903_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_11
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_7
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_6
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_5
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_4
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_3
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_2
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_1
Processing module float_adder_3
Processing module iir_lpf
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_4
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_3
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_2
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_1
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_0
Processing module converter_i2f_DP_OP_47_125_1108_0
Processing module converter_i2f_DW01_sub_0
Processing module converter_i2f_DW01_inc_0
Processing module converter_i2f
Processing module async_rst_synchronizer_3
Processing module async_rstn_synchronizer_5
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_7
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_6
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_5
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_4
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_3
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_2
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_1
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_0
Processing module ads1292_filter
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_4
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_3
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_2
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_1
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_0
Processing module mpr121_controller_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_i2c_master_3
Processing module SNPS_CLOCK_GATE_HIGH_i2c_master_1
Processing module SNPS_CLOCK_GATE_HIGH_i2c_master_0
Processing module i2c_master_DW01_dec_0
Processing module async_rstn_synchronizer_6
Processing module i2c_master
Processing module async_rstn_synchronizer_7
Processing module mpr121_controller
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_5
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_4
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_3
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_2
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_1
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_0
Processing module async_rst_synchronizer_4
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_13
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_12
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_11
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_10
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_9
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_8
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_7
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_6
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_39
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_23
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_22
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_19
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_17
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_16
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_15
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_14
Processing module sensor_core
Processing module SNPS_CLOCK_GATE_HIGH_uart_controller_3
Processing module SNPS_CLOCK_GATE_HIGH_uart_controller_2
Processing module SNPS_CLOCK_GATE_HIGH_uart_controller_1
Processing module SNPS_CLOCK_GATE_HIGH_uart_controller_0
Processing module SNPS_CLOCK_GATE_HIGH_uart_rx_0
Processing module uart_rx_DW01_inc_0
Processing module async_rst_synchronizer_5
Processing module uart_rx
Processing module SNPS_CLOCK_GATE_HIGH_uart_tx_1
Processing module SNPS_CLOCK_GATE_HIGH_uart_tx_0
Processing module uart_tx_DW01_inc_0
Processing module async_rst_synchronizer_6
Processing module uart_tx
Processing module async_rstn_synchronizer_8
Processing module async_rst_synchronizer
Processing module uart_controller
Processing module divider_by_2
Processing module async_rstn_synchronizer_9
Processing module async_rstn_glitch_synchronizer_0
Processing module khu_sensor_top
Processing module async_rstn_synchronizer
Processing module async_rstn_glitch_synchronizer
Processing module khu_sensor_pad
Elapsed =    0:00:01, CPU =    0:00:00
Write verilog completed successfully.
Generating description for top level cell.
Processing module ads1292_controller_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_spi_master_3
Processing module SNPS_CLOCK_GATE_HIGH_spi_master_2
Processing module SNPS_CLOCK_GATE_HIGH_spi_master_1
Processing module SNPS_CLOCK_GATE_HIGH_spi_master_0
Processing module spi_master_DW01_inc_0
Processing module async_rstn_synchronizer_0
Processing module spi_master
Processing module async_rstn_synchronizer_1
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_7
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_6
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_5
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_4
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_3
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_2
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_1
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_0
Processing module ads1292_controller
Processing module ads1292_filter_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_converter_f2i_3
Processing module SNPS_CLOCK_GATE_HIGH_converter_f2i_2
Processing module SNPS_CLOCK_GATE_HIGH_converter_f2i_1
Processing module SNPS_CLOCK_GATE_HIGH_converter_f2i_0
Processing module converter_f2i_DP_OP_17_124_5628_0
Processing module converter_f2i_DP_OP_16_123_4860_0
Processing module converter_f2i_DW01_sub_0
Processing module converter_f2i
Processing module SNPS_CLOCK_GATE_HIGH_iir_hpf_3
Processing module SNPS_CLOCK_GATE_HIGH_iir_hpf_2
Processing module SNPS_CLOCK_GATE_HIGH_iir_hpf_1
Processing module SNPS_CLOCK_GATE_HIGH_iir_hpf_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_0
Processing module float_multiplier_0_DW_mult_uns_1
Processing module float_multiplier_0_DP_OP_119_173_3501_0
Processing module float_multiplier_0_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_9
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_1
Processing module float_multiplier_0
Processing module float_adder_0_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_0
Processing module float_adder_0_DW_cmp_6
Processing module float_adder_0_DP_OP_46_224_9810_0
Processing module float_adder_0_DP_OP_139_212_6578_0
Processing module float_adder_0_DP_OP_125_136_9258_0
Processing module float_adder_0_DP_OP_124_135_3630_0
Processing module float_adder_0_DP_OP_128_133_6503_0
Processing module float_adder_0_DP_OP_127_132_7863_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_11
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_7
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_6
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_5
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_4
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_3
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_2
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_1
Processing module float_adder_0
Processing module async_rst_synchronizer_0
Processing module async_rstn_synchronizer_2
Processing module iir_hpf
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_0
Processing module float_multiplier_1_DW_mult_uns_1
Processing module float_multiplier_1_DP_OP_119_180_3191_0
Processing module float_multiplier_1_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_9
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_1
Processing module float_multiplier_1
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_0
Processing module float_multiplier_2_DW_mult_uns_1
Processing module float_multiplier_2_DP_OP_119_187_9062_0
Processing module float_multiplier_2_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_9
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_1
Processing module float_multiplier_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_0
Processing module float_multiplier_3_DW_mult_uns_1
Processing module float_multiplier_3_DP_OP_119_194_7833_0
Processing module float_multiplier_3_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_9
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_1
Processing module float_multiplier_3
Processing module float_adder_1_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_0
Processing module float_adder_1_DW_cmp_6
Processing module float_adder_1_DP_OP_46_228_9786_0
Processing module float_adder_1_DP_OP_139_215_3862_0
Processing module float_adder_1_DP_OP_125_151_7776_0
Processing module float_adder_1_DP_OP_124_150_2934_0
Processing module float_adder_1_DP_OP_128_148_9478_0
Processing module float_adder_1_DP_OP_127_147_5666_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_11
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_7
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_6
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_5
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_4
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_3
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_2
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_1
Processing module float_adder_1
Processing module float_adder_2_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_0
Processing module float_adder_2_DW_cmp_6
Processing module float_adder_2_DP_OP_46_232_75_0
Processing module float_adder_2_DP_OP_139_218_18_0
Processing module float_adder_2_DP_OP_125_157_130_0
Processing module float_adder_2_DP_OP_124_156_2886_0
Processing module float_adder_2_DP_OP_128_154_1832_0
Processing module float_adder_2_DP_OP_127_153_5618_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_11
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_7
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_6
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_5
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_4
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_3
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_2
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_1
Processing module float_adder_2
Processing module async_rst_synchronizer_1
Processing module async_rstn_synchronizer_3
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_8
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_7
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_6
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_5
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_4
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_3
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_2
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_1
Processing module iir_notch
Processing module async_rst_synchronizer_2
Processing module async_rstn_synchronizer_4
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_4
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_3
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_2
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_1
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_0
Processing module float_multiplier_4_DW_mult_uns_1
Processing module float_multiplier_4_DP_OP_119_201_9179_0
Processing module float_multiplier_4_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_9
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_1
Processing module float_multiplier_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_0
Processing module float_multiplier_5_DW_mult_uns_1
Processing module float_multiplier_5_DP_OP_119_208_9725_0
Processing module float_multiplier_5_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_9
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_1
Processing module float_multiplier_5
Processing module float_adder_3_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_0
Processing module float_adder_3_DW_cmp_6
Processing module float_adder_3_DP_OP_46_236_7011_0
Processing module float_adder_3_DP_OP_139_221_5626_0
Processing module float_adder_3_DP_OP_125_169_7074_0
Processing module float_adder_3_DP_OP_124_168_2670_0
Processing module float_adder_3_DP_OP_128_166_4319_0
Processing module float_adder_3_DP_OP_127_165_6903_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_11
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_7
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_6
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_5
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_4
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_3
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_2
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_1
Processing module float_adder_3
Processing module iir_lpf
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_4
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_3
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_2
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_1
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_0
Processing module converter_i2f_DP_OP_47_125_1108_0
Processing module converter_i2f_DW01_sub_0
Processing module converter_i2f_DW01_inc_0
Processing module converter_i2f
Processing module async_rst_synchronizer_3
Processing module async_rstn_synchronizer_5
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_7
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_6
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_5
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_4
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_3
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_2
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_1
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_0
Processing module ads1292_filter
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_4
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_3
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_2
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_1
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_0
Processing module mpr121_controller_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_i2c_master_3
Processing module SNPS_CLOCK_GATE_HIGH_i2c_master_1
Processing module SNPS_CLOCK_GATE_HIGH_i2c_master_0
Processing module i2c_master_DW01_dec_0
Processing module async_rstn_synchronizer_6
Processing module i2c_master
Processing module async_rstn_synchronizer_7
Processing module mpr121_controller
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_5
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_4
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_3
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_2
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_1
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_0
Processing module async_rst_synchronizer_4
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_13
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_12
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_11
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_10
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_9
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_8
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_7
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_6
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_39
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_23
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_22
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_19
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_17
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_16
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_15
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_14
Processing module sensor_core
Processing module SNPS_CLOCK_GATE_HIGH_uart_controller_3
Processing module SNPS_CLOCK_GATE_HIGH_uart_controller_2
Processing module SNPS_CLOCK_GATE_HIGH_uart_controller_1
Processing module SNPS_CLOCK_GATE_HIGH_uart_controller_0
Processing module SNPS_CLOCK_GATE_HIGH_uart_rx_0
Processing module uart_rx_DW01_inc_0
Processing module async_rst_synchronizer_5
Processing module uart_rx
Processing module SNPS_CLOCK_GATE_HIGH_uart_tx_1
Processing module SNPS_CLOCK_GATE_HIGH_uart_tx_0
Processing module uart_tx_DW01_inc_0
Processing module async_rst_synchronizer_6
Processing module uart_tx
Processing module async_rstn_synchronizer_8
Processing module async_rst_synchronizer
Processing module uart_controller
Processing module divider_by_2
Processing module async_rstn_synchronizer_9
Processing module async_rstn_glitch_synchronizer_0
Processing module khu_sensor_top
Processing module async_rstn_synchronizer
Processing module async_rstn_glitch_synchronizer
Processing module khu_sensor_pad
Elapsed =    0:00:00, CPU =    0:00:00
Write verilog completed successfully.
Error: extra positional option './outputs/khu_sensor_pad.gds_depth0' (CMD-012)
Error: extra positional option './outputs/khu_sensor_pad.gds_depth30' (CMD-012)
Output DEF file
Information: Writing ROWS statement (DDEFW-014)
Information: Completed ROWS statement  (DDEFW-016)
Information: Writing TRACKS statement (DDEFW-014)
Information: Completed TRACKS statement  (DDEFW-016)
Information: Writing GCELLGRID statement (DDEFW-014)
Information: Completed GCELLGRID statement  (DDEFW-016)
Information: Writing VIAS section (DDEFW-014)
Information: Completed VIAS section  (DDEFW-016)
Information: Writing NONDEFAULTRULES statement (DDEFW-014)
Information: Completed NONDEFAULTRULES statement  (DDEFW-016)
Information: Writing COMPONENTS section (DDEFW-014)
Information: Completed COMPONENTS 1000/30338 (DDEFW-015)
Information: Completed COMPONENTS 2000/30338 (DDEFW-015)
Information: Completed COMPONENTS 3000/30338 (DDEFW-015)
Information: Completed COMPONENTS 4000/30338 (DDEFW-015)
Information: Completed COMPONENTS 5000/30338 (DDEFW-015)
Information: Completed COMPONENTS 6000/30338 (DDEFW-015)
Information: Completed COMPONENTS 7000/30338 (DDEFW-015)
Information: Completed COMPONENTS 8000/30338 (DDEFW-015)
Information: Completed COMPONENTS 9000/30338 (DDEFW-015)
Information: Completed COMPONENTS 10000/30338 (DDEFW-015)
Information: Completed COMPONENTS 11000/30338 (DDEFW-015)
Information: Completed COMPONENTS 12000/30338 (DDEFW-015)
Information: Completed COMPONENTS 13000/30338 (DDEFW-015)
Information: Completed COMPONENTS 14000/30338 (DDEFW-015)
Information: Completed COMPONENTS 15000/30338 (DDEFW-015)
Information: Completed COMPONENTS 16000/30338 (DDEFW-015)
Information: Completed COMPONENTS 17000/30338 (DDEFW-015)
Information: Completed COMPONENTS 18000/30338 (DDEFW-015)
Information: Completed COMPONENTS 19000/30338 (DDEFW-015)
Information: Completed COMPONENTS 20000/30338 (DDEFW-015)
Information: Completed COMPONENTS 21000/30338 (DDEFW-015)
Information: Completed COMPONENTS 22000/30338 (DDEFW-015)
Information: Completed COMPONENTS 23000/30338 (DDEFW-015)
Information: Completed COMPONENTS 24000/30338 (DDEFW-015)
Information: Completed COMPONENTS 25000/30338 (DDEFW-015)
Information: Completed COMPONENTS 26000/30338 (DDEFW-015)
Information: Completed COMPONENTS 27000/30338 (DDEFW-015)
Information: Completed COMPONENTS 28000/30338 (DDEFW-015)
Information: Completed COMPONENTS 29000/30338 (DDEFW-015)
Information: Completed COMPONENTS 30000/30338 (DDEFW-015)
Information: Completed COMPONENTS section  (DDEFW-016)
Information: Writing PINS section (DDEFW-014)
Information: Completed PINS section  (DDEFW-016)
Information: Writing SPECIALNETS section (DDEFW-014)
Information: Completed SPECIALNETS section  (DDEFW-016)
Information: Writing NETS section (DDEFW-014)
Information: Completed NETS 1000/32594 (DDEFW-015)
Information: Completed NETS 2000/32594 (DDEFW-015)
Information: Completed NETS 3000/32594 (DDEFW-015)
Information: Completed NETS 4000/32594 (DDEFW-015)
Information: Completed NETS 5000/32594 (DDEFW-015)
Information: Completed NETS 6000/32594 (DDEFW-015)
Information: Completed NETS 7000/32594 (DDEFW-015)
Information: Completed NETS 8000/32594 (DDEFW-015)
Information: Completed NETS 9000/32594 (DDEFW-015)
Information: Completed NETS 10000/32594 (DDEFW-015)
Information: Completed NETS 11000/32594 (DDEFW-015)
Information: Completed NETS 12000/32594 (DDEFW-015)
Information: Completed NETS 13000/32594 (DDEFW-015)
Information: Completed NETS 14000/32594 (DDEFW-015)
Information: Completed NETS 15000/32594 (DDEFW-015)
Information: Completed NETS 16000/32594 (DDEFW-015)
Information: Completed NETS 17000/32594 (DDEFW-015)
Information: Completed NETS 18000/32594 (DDEFW-015)
Information: Completed NETS 19000/32594 (DDEFW-015)
Information: Completed NETS 20000/32594 (DDEFW-015)
Information: Completed NETS 21000/32594 (DDEFW-015)
Information: Completed NETS 22000/32594 (DDEFW-015)
Information: Completed NETS 23000/32594 (DDEFW-015)
Information: Completed NETS 24000/32594 (DDEFW-015)
Information: Completed NETS 25000/32594 (DDEFW-015)
Information: Completed NETS 26000/32594 (DDEFW-015)
Information: Completed NETS 27000/32594 (DDEFW-015)
Information: Completed NETS 28000/32594 (DDEFW-015)
Information: Completed NETS 29000/32594 (DDEFW-015)
Information: Completed NETS 30000/32594 (DDEFW-015)
Information: Completed NETS 31000/32594 (DDEFW-015)
Information: Completed NETS 32000/32594 (DDEFW-015)
Information: Completed NETS section  (DDEFW-016)
DEF output completed
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/outputs/khu_sensor_pad.sdf'. (WT-3)
Information: design is either fully routed or in placement stage.
Writing SPEF to ./outputs/L13_CELL_WST_6LM_DUMMY_V8.0_R_vari_Hole_Rev3.0.tlup_125.khu_sensor_pad.spef ...
Warning: Nothing implicitly matched '*' (SEL-003)
Please be aware that the group/ungroup commands in ICC only work
on the netlist view of a design and do not handle any physical information.
Information: Updating database...
Information: Updating top database 'khu_sensor_pad.CEL;1'. (MWDC-255)
Generating description for top level cell.
Processing module khu_sensor_pad
Elapsed =    0:00:01, CPU =    0:00:00
Write verilog completed successfully.
icc_shell> extra[K[K[K[K[Kstart_gui
icc_shell> source ./icc
icc_gui.output icc_output.txt icc_scripts/   
icc_shell> source ./icc_scripts/08_chip_finish.tcl 
***********************************************************************
                                                                       
                       08_chip_finish.tcl                              
                                                                       
***********************************************************************
***********************************************************************
                                                                       
                      user_design_setup.tcl                            
                                                                       
***********************************************************************
***********************************************************************
                                                                       
                       common_lib_setup.tcl                            
                                                                       
***********************************************************************
Warning: Top library path '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_07_route_opt' in reference library control file is inconsistent with current library path '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_08_chip_finish'. (MW-212)
Warning: Failed to update library ./mw_db/khu_sensor_pad_08_chip_finish ref-control-file in copy library. (MWLIBP-050)
ERROR : Fail to open library './mw_db/khu_sensor_pad_08_chip_finish' for write
Error: Failed to open library: './mw_db/khu_sensor_pad_08_chip_finish'. (MWUI-011)
ERROR : Current milkyway library (id:1) is invalid, cleared.
Warning: Top library path '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_07_route_opt' in reference library control file is inconsistent with current library path '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_08_chip_finish'. (MW-212)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_prim_050504 (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
	6 (Main Library) <==> 7 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 10
	Main Library (khu_sensor_pad_08_chip_finish)|	Reference Library (std150e_prim_050504)
	Upper Layer     MET6 (130, 130)   |	MET6 (10, 40)	 (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 11
	Main Library (khu_sensor_pad_08_chip_finish)|	Reference Library (std150e_prim_050504)
	Upper Layer     MET6 (130, 130)   |	MET6 (10, 40)	 (MWLIBP-324)
Information: Removed design 01_before_shield.CEL. (MWUI-068)

Information: Interrupting current command. (INT-2)
Error: Tcl Callback 'toplevel_layout_window_postcreate_proc LayoutWindow LayoutWindow.3' failed


    while executing
"gui_get_palette_names -type DFA"
    (procedure "NDFA::createPalette" line 18)
    invoked from within
"::NDFA::createPalette .layoutWindow3_DFA LayoutWindow.3"


    while executing
"gui_execute_events"
    (procedure "iccGUI::create_layout_window" line 23)
    invoked from within
"iccGUI::create_layout_window"
    (procedure "iccGUI::on_current_design_changed_cb" line 51)
    invoked from within
"iccGUI::on_current_design_changed_cb physical {{}} {khu_sensor_pad.CEL;2} hange ame"
Information: Opened "khu_sensor_pad.CEL;2" from "/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_08_chip_finish" library. (MWUI-068)
icc_shell> icc_shell> icc_shell> close_mw_lib
Removing physical design 'khu_sensor_pad'
Information: Removing all scenarios because all designs have been removed. (UID-1040)
Information: Removed scenario func1_wst from memory. (UID-1024)
Information: Removed scenario funccts_wst from memory. (UID-1024)
1
icc_shell> close_mw_lib[12Gsource ./icc_scripts/08_chip_finish.tcl
***********************************************************************
                                                                       
                       08_chip_finish.tcl                              
                                                                       
***********************************************************************
***********************************************************************
                                                                       
                      user_design_setup.tcl                            
                                                                       
***********************************************************************
***********************************************************************
                                                                       
                       common_lib_setup.tcl                            
                                                                       
***********************************************************************
Warning: Top library path '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/khu_sensor_pad_08_chip_finish' in reference library control file is inconsistent with current library path '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_08_chip_finish'. (MW-212)

------------------- Internal Reference Library Settings -----------------

Library    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_08_chip_finish
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_prim_050504
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011


------------------- Control File Reference Library Settings -----------
Warning: Top library path '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/khu_sensor_pad_08_chip_finish' in reference library control file is inconsistent with current library path '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_08_chip_finish'. (MW-212)

Library    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_08_chip_finish
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_prim_050504
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011
-------------------------------------------------------------------------

Successfully updated library ./mw_db/khu_sensor_pad_08_chip_finish ref-control-file
Warning: Top library path '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/khu_sensor_pad_08_chip_finish' in reference library control file is inconsistent with current library path '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_08_chip_finish'. (MW-212)
Note - message 'MWLIBP-300' limit (5) exceeded.  Remainder will be suppressed.
Warning: Inconsistent Number Of Metal Layers:
	6 (Main Library) <==> 7 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 10
	Main Library (khu_sensor_pad_08_chip_finish)|	Reference Library (std150e_prim_050504)
	Upper Layer     MET6 (130, 130)   |	MET6 (10, 40)	 (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 11
	Main Library (khu_sensor_pad_08_chip_finish)|	Reference Library (std150e_prim_050504)
	Upper Layer     MET6 (130, 130)   |	MET6 (10, 40)	 (MWLIBP-324)
Technology data dumped to ./mw_db/khu_sensor_pad_08_chip_finish.tf_replaced completely.
Start to load technology file ./TECH/std150e_prim_6m.techgen.tf.
Warning: Layer 'ACT' is missing the attribute 'minSpacing'. (line 173) (TFCHK-014)
Warning: Layer 'ACT' is missing the attribute 'minWidth'. (line 173) (TFCHK-014)
Warning: Layer 'LDIO' is missing the attribute 'minSpacing'. (line 236) (TFCHK-014)
Warning: Layer 'LDIO' is missing the attribute 'minWidth'. (line 236) (TFCHK-014)
Warning: Layer 'CHBD' is missing the attribute 'minSpacing'. (line 246) (TFCHK-014)
Warning: Layer 'CHBD' is missing the attribute 'minWidth'. (line 246) (TFCHK-014)
Warning: Layer 'NPLUS' is missing the attribute 'minSpacing'. (line 287) (TFCHK-014)
Warning: Layer 'NPLUS' is missing the attribute 'minWidth'. (line 287) (TFCHK-014)
Warning: Layer 'PPLUS' is missing the attribute 'minSpacing'. (line 297) (TFCHK-014)
Warning: Layer 'PPLUS' is missing the attribute 'minWidth'. (line 297) (TFCHK-014)
Warning: Layer 'PAD' is missing the attribute 'minSpacing'. (line 687) (TFCHK-014)
Warning: Layer 'PAD' is missing the attribute 'minWidth'. (line 687) (TFCHK-014)
Warning: Layer 'STEXT' is missing the attribute 'minSpacing'. (line 697) (TFCHK-014)
Warning: Layer 'STEXT' is missing the attribute 'minWidth'. (line 697) (TFCHK-014)
Warning: Layer 'PTEXT' is missing the attribute 'minSpacing'. (line 707) (TFCHK-014)
Warning: Layer 'PTEXT' is missing the attribute 'minWidth'. (line 707) (TFCHK-014)
Warning: Layer 'M1TEXT' is missing the attribute 'minSpacing'. (line 717) (TFCHK-014)
Warning: Layer 'M1TEXT' is missing the attribute 'minWidth'. (line 717) (TFCHK-014)
Warning: Layer 'M2TEXT' is missing the attribute 'minSpacing'. (line 727) (TFCHK-014)
Warning: Layer 'M2TEXT' is missing the attribute 'minWidth'. (line 727) (TFCHK-014)
Warning: Layer 'M3TEXT' is missing the attribute 'minSpacing'. (line 737) (TFCHK-014)
Warning: Layer 'M3TEXT' is missing the attribute 'minWidth'. (line 737) (TFCHK-014)
Warning: Layer 'M4TEXT' is missing the attribute 'minSpacing'. (line 747) (TFCHK-014)
Warning: Layer 'M4TEXT' is missing the attribute 'minWidth'. (line 747) (TFCHK-014)
Warning: Layer 'M5TEXT' is missing the attribute 'minSpacing'. (line 757) (TFCHK-014)
Warning: Layer 'M5TEXT' is missing the attribute 'minWidth'. (line 757) (TFCHK-014)
Warning: Layer 'M6TEXT' is missing the attribute 'minSpacing'. (line 767) (TFCHK-014)
Warning: Layer 'M6TEXT' is missing the attribute 'minWidth'. (line 767) (TFCHK-014)
Warning: Layer 'BOUND' is missing the attribute 'minSpacing'. (line 777) (TFCHK-014)
Warning: Layer 'BOUND' is missing the attribute 'minWidth'. (line 777) (TFCHK-014)
Warning: FringeCap 1 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 992) (TFCHK-067)
Warning: FringeCap 3 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1010) (TFCHK-067)
Warning: FringeCap 6 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1037) (TFCHK-067)
Warning: FringeCap 10 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1073) (TFCHK-067)
Warning: FringeCap 15 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1118) (TFCHK-067)
Warning: FringeCap 21 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1171) (TFCHK-067)
Warning: Layer 'MET1' has a pitch 0.4 that does not match the recommended wire-to-via pitch 0.34. (TFCHK-049)
Warning: Layer 'MET2' has a pitch 0.44 that does not match the recommended wire-to-via pitch 0.4. (TFCHK-049)
Warning: Layer 'MET4' has a pitch 0.44 that does not match the recommended wire-to-via pitch 0.4. (TFCHK-049)
Warning: Layer 'MET3' has a pitch 0.4 that does not match the doubled pitch 0.8 or tripled pitch 1.2. (TFCHK-050)
Warning: Layer 'MET4' has a pitch 0.44 that does not match the doubled pitch 0.88 or tripled pitch 1.32. (TFCHK-050)
Warning: Layer 'MET5' has a pitch 0.4 that does not match the doubled pitch 0.8 or tripled pitch 1.2. (TFCHK-050)
Technology file ./TECH/std150e_prim_6m.techgen.tf has been loaded successfully.

------------------- Internal Reference Library Settings -----------------

Library    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_08_chip_finish
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_prim_050504
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011


------------------- Control File Reference Library Settings -----------

Library    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_08_chip_finish
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_prim_050504
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011
-------------------------------------------------------------------------

Warning: Inconsistent Number Of Metal Layers:
	6 (Main Library) <==> 7 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 10
	Main Library (khu_sensor_pad_08_chip_finish)|	Reference Library (std150e_prim_050504)
	Upper Layer     MET6 (130, 130)   |	MET6 (10, 40)	 (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 11
	Main Library (khu_sensor_pad_08_chip_finish)|	Reference Library (std150e_prim_050504)
	Upper Layer     MET6 (130, 130)   |	MET6 (10, 40)	 (MWLIBP-324)
Information: Removed design 01_before_shield.CEL. (MWUI-068)
Preparing data for query................... 
Information: Opened "khu_sensor_pad.CEL;1" from "/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_08_chip_finish" library. (MWUI-068)
Information: linking reference library : /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_prim_050504. (PSYN-878)
Information: linking reference library : /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420. (PSYN-878)
Warning: 'VDD15FIN' pin on 'pvpp15hf_p' cell in the 'std150e_wst_105_p125' technology 
	library is missing in the '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420' physical library. (PSYN-200)
Warning: 'VDD15FIN' pin on 'pvpp15hf_p' cell in the 'std150e_bst_135_n040' technology 
	library is missing in the '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420' physical library. (PSYN-200)
Information: linking reference library : /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011. (PSYN-878)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)
Current scenario is func1_wst.
Information: Loading local_link_library attribute {std150e_wst_105_p125.db, std150e_bst_135_n040.db}. (MWDC-290)

  Linking design 'khu_sensor_pad'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (285 designs)             khu_sensor_pad.CEL, etc
  std150e_wst_105_p125 (library)
                              /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db
  std150e_bst_135_n040 (library)
                              /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_bst_135_n040.db
  dw_foundation.sldb (library)
                              /Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/dw_foundation.sldb
  std150e_wst_105_p125 (library)
                              /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_wst_105_p125_astro.db
  std150e_bst_135_n040 (library)
                              /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_bst_135_n040_astro.db

Information: scenario: func1_wst
Information: Removed scenario func1_wst from memory. (UID-1024)
Information: Removed scenario funccts_wst from memory. (UID-1024)
Warning: Discarding all scenario specific information previously defined in this session. (UID-1008)
Current scenario is: func1_wst
Information: Setting sdc_version outside of an SDC file has no effect (SDC-1)
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
***********************************************************************
                                                                       
    Check consistency between the Milkyway library and the TLUPlus     
                                                                       
***********************************************************************

Sanity check for TLU+ vs MW-Tech files:
 mapping_file: /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G/MAP/L13_CELL_6LM.map
 number of unique tlu+ files in mcmm mode: 1
  /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G/TLUP/L13_CELL_WST_6LM_DUMMY_V8.0_R_vari_Hole_Rev3.0.tlup

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
Using operating conditions 'V105WTP1250' found in library 'std150e_wst_105_p125'.
Using operating conditions 'V105WTP1250' found in library 'std150e_wst_105_p125'.
Warning: You have provided ambiguous libraries:
    /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db:std150e_wst_105_p125
    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_wst_105_p125_astro.db:std150e_wst_105_p125
  Both are characterized for voltage 1.050000V, process 1.000000, temperature 125.000000
  and contain the same lib_cell names (e.g. ivd2_hd).
  The latter library will be ignored. (MV-086)
  Ambiguity is evident at icc_place19 in scenario func1_wst
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Warning: Some objects from '_sel13772' were of the incorrect class. (SEL-010)

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 7.22 seconds
EKL_MT: elapsed time 7 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

 
****************************************
Report : clocks
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Thu Nov 19 08:30:14 2020
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources   Scenario
--------------------------------------------------------------------------------
clk            10.800   {0 5.4}                       {i_CLK}   func1_wst
clk_half       21.600   {0 10.8}            G         {khu_sensor_top/divider_by_2/o_CLK_DIV_2}
                                                                func1_wst
--------------------------------------------------------------------------------

Generated     Master         Generated      Master         Waveform
Clock         Source         Source         Clock          Modification
                                                                     Scenario
--------------------------------------------------------------------------------
clk_half      i_CLK          {khu_sensor_top/divider_by_2/o_CLK_DIV_2}
                                            clk            divide_by(2)
                                                                     func1_wst
--------------------------------------------------------------------------------
Current scenario is: funccts_wst
Information: Setting sdc_version outside of an SDC file has no effect (SDC-1)
***********************************************************************
                                                                       
    Check consistency between the Milkyway library and the TLUPlus     
                                                                       
***********************************************************************

Sanity check for TLU+ vs MW-Tech files:
 mapping_file: /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G/MAP/L13_CELL_6LM.map
 number of unique tlu+ files in mcmm mode: 1
  /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G/TLUP/L13_CELL_WST_6LM_DUMMY_V8.0_R_vari_Hole_Rev3.0.tlup

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
Using operating conditions 'V105WTP1250' found in library 'std150e_wst_105_p125'.
Using operating conditions 'V105WTP1250' found in library 'std150e_wst_105_p125'.
Warning: Some objects from '_sel14009' were of the incorrect class. (SEL-010)
Warning: You have provided ambiguous libraries:
    /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db:std150e_wst_105_p125
    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_wst_105_p125_astro.db:std150e_wst_105_p125
  Both are characterized for voltage 1.050000V, process 1.000000, temperature 125.000000
  and contain the same lib_cell names (e.g. ivd2_hd).
  The latter library will be ignored. (MV-086)
  Ambiguity is evident at icc_place19 in scenario func1_wst
Information: Start timing update for routes parasitic extraction. (RCEX-023)
Information: End timing update for routes parasitic extraction. (RCEX-023)
Information: All the nets in the design are routed. Extraction of all the nets has been performed. (RCEX-201)
 
****************************************
Report : clocks
Design : khu_sensor_pad
Scenario(s): funccts_wst
Version: N-2017.09
Date   : Thu Nov 19 08:30:16 2020
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources   Scenario
--------------------------------------------------------------------------------
clk            10.800   {0 5.4}                       {i_CLK}   funccts_wst
clk_half       21.600   {0 10.8}            G         {khu_sensor_top/divider_by_2/o_CLK_DIV_2}
                                                                funccts_wst
--------------------------------------------------------------------------------

Generated     Master         Generated      Master         Waveform
Clock         Source         Source         Clock          Modification
                                                                     Scenario
--------------------------------------------------------------------------------
clk_half      i_CLK          {khu_sensor_top/divider_by_2/o_CLK_DIV_2}
                                            clk            divide_by(2)
                                                                     funccts_wst
--------------------------------------------------------------------------------
Information: Scenario funccts_wst is no longer active. (UID-1022)
Warning: Current scenario changed to 'func1_wst'. (UID-1009)
***********************************************************************
                                                                       
                      common_route_opt_env.tcl                         
                                                                       
***********************************************************************
Information: Existing back annotation will be deleted.   (UID-1006)
Warning: The design has already been assigned layer constraints and we will overwrite the constraints. (RT-064)
***********************************************************************
                                                                       
                   130nm_ocv_margin.pnr.tcl                            
                                                                       
***********************************************************************
Current scenario is: func1_wst
Current design is 'khu_sensor_pad'.
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Current design is 'khu_sensor_pad'.
## 
## define_antenna_rule mw_lib -mode mode \
##   -diode_mode diode_mode [-metal_ratio metal_ratio]\
##   [-cut_ratio cut_ratio] [-metal_pratio metal_pratio]\
##   [-metal_nratio metal_nratio] [-cut_pratio cut_pratio]\
##   [-cut_nratio cut_nratio] [-protected_metal_scale metal_scale]\
##   [-cut_area_to_gate_diffusion_length_ratio cut_gate_diffusion_length_ratio] [-metal_area_to_pgate_diffusion_length_ratio metal_pgate_diffusion_length_ratio]\
##   [-metal_area_to_ngate_diffusion_length_ratio metal_ngate_diffusion_length_ratio] [-cut_area_to_pgate_diffusion_length_ratio cut_pgate_diffusion_length_ratio]\
##   [-cut_area_to_ngate_diffusion_length_ratio cut_ngate_diffusion_length_ratio] [-metal_area_to_gate_diffusion_length_ratio metal_gate_diffusion_length_ratio]\
##   [-protected_cut_scale cut_scale]\
##   [-name rule_name]
## mode
##  1, 4 : ignore all lower-layer segments
##  2, 5 : include lower-layer segments to the input pins
##  3, 6 : include all lower-layer segments
##  1, 2, 3 : polygon area
##  4, 5, 6 : sidewall area
## diode_mode (output pin)
##  0 : output pin cannot protect antenna.
##  1 : output pin can provide unlimited protection.
##  2 : limited diode protection; the diode ratio is defined
##     by define_antenna_layer_rule & dbDefineDiodeProtection (CLF)
##     If antenna has multiple diode pins, the max antenna ratio
##     is the one with the largest diode ratio.
##  3 : limited diode protection. If antenna has multiple diode pins, 
##     the max antenna ratio is sum of all diode ratios.
##  4 : limited diode protection. The max antenna ratio is calculated
##     from the total diode protection on the antenna, which is the
##     sum of the diode protection of all diodes.
##  5 : limited diode protection. The equivalent gate area is calculated
##      from the maximum diode-protection value of all diodes.
##  6 : limited diode protection. The equivalent gate area is calculated
##      from the sum of the diode protection of all diodes.
##  7 : limited diode protection. The equivalent metal area is calculated
##      from the maximum diode-protection value of all diodes.
##  8 : limited diode protection. The equivalent metal area is calculated
##      from the sum of the diode protection of all diodes.
## 
## define_antenna_layer_rule mw_lib -mode mode \
##   -layer layer_name -ratio ratio \
##   -diode_ratio {v0 v1 v2 v3 [v4]}\
##   -name rule_name
## ratio
##  max. antenna ratio with no diode protection
##      MIN((dp > v0) ? ((dp + v1 ) * v2 + v3), v4) : ratio 
##  max. antenna ratio with (diode protection == dp)
 
 

set lib [current_mw_lib]
remove_antenna_rules $lib
define_antenna_rule $lib -mode 1 -diode_mode 2 -metal_ratio 100 -cut_ratio 20
define_antenna_layer_rule $lib -mode 1 -layer "MET1" -ratio 100 -diode_ratio {0.203 0 400 3700}
define_antenna_layer_rule $lib -mode 1 -layer "MET2" -ratio 100 -diode_ratio {0.203 0 400 3700}
define_antenna_layer_rule $lib -mode 1 -layer "MET3" -ratio 100 -diode_ratio {0.203 0 400 3700}
define_antenna_layer_rule $lib -mode 1 -layer "MET4" -ratio 100 -diode_ratio {0.203 0 8000 50000}
define_antenna_layer_rule $lib -mode 1 -layer "VIA1" -ratio 5 -diode_ratio {0.203 0 83.33 75}
define_antenna_layer_rule $lib -mode 1 -layer "VIA2" -ratio 5 -diode_ratio {0.203 0 83.33 75}
define_antenna_layer_rule $lib -mode 1 -layer "VIA3" -ratio 5 -diode_ratio {0.203 0 83.33 75}

Found antenna rule mode 1, diode mode 2:
	metal ratio 100, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer MET1: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET2: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET3: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET4: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 8000 50000}
	layer VIA1: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA2: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA3: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4


Start checking for open nets ... 

Total number of nets = 32595, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 32595 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   89  Alloctr   91  Proc 2784 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-reshield_modified_nets                                 :	 reshield            
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-antenna_fixing_preference                              :	 use_diodes          
-default_gate_size                                      :	 0.020000            
-diode_libcell_names                                    :	 {{diode_cell_hd} }  
-insert_diodes_during_routing                           :	 true                
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 2
      Metal lay (MET1)0; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA1)1; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET2)1; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA2)2; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET3)2; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA3)3; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET4)3; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 8000.000 50000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MET5)4; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MET6)5; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Skipping antenna analysis for 7 nets as they don't have enough gate area info.

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked	2/100 Partitions, Violations =	0
Checked	5/100 Partitions, Violations =	0
Checked	8/100 Partitions, Violations =	0
Checked	12/100 Partitions, Violations =	0
Checked	16/100 Partitions, Violations =	0
Checked	22/100 Partitions, Violations =	0
Checked	24/100 Partitions, Violations =	0
Checked	28/100 Partitions, Violations =	0
Checked	32/100 Partitions, Violations =	0
Checked	36/100 Partitions, Violations =	0
Checked	42/100 Partitions, Violations =	0
Checked	44/100 Partitions, Violations =	0
Checked	48/100 Partitions, Violations =	0
Checked	52/100 Partitions, Violations =	0
Checked	56/100 Partitions, Violations =	0
Checked	62/100 Partitions, Violations =	0
Checked	64/100 Partitions, Violations =	0
Checked	68/100 Partitions, Violations =	0
Checked	72/100 Partitions, Violations =	7
Checked	76/100 Partitions, Violations =	7
Checked	82/100 Partitions, Violations =	7
Checked	84/100 Partitions, Violations =	7
Checked	88/100 Partitions, Violations =	7
[DRC CHECK] Elapsed real time: 0:00:12 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  108  Alloctr  109  Proc 2784 
Start net based rule analysis
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1800; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_112_; master port D
		Antenna/diode mode 1/2; wlay MET4; gArea 0.09200000; allowed ratio/ratio 100.00000000/111.00000000
Found 1 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used  108  Alloctr  109  Proc 2784 
Information: Merged away 4 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	3
	Min-max layer : 1
	Short : 2


Total Wire Length =                    1240375 micron
Total Number of Contacts =             262836
Total Number of Wires =                229427
Total Number of PtConns =              2488
Total Number of Routed Wires =       229427
Total Routed Wire Length =           1239244 micron
Total Number of Routed Contacts =       262836
	Layer           MET1 :      58173 micron
	Layer           MET2 :     358342 micron
	Layer           MET3 :     558321 micron
	Layer           MET4 :     265509 micron
	Layer           MET5 :         30 micron
	Layer           MET6 :          0 micron
	Via            VIA45 :        918
	Via        VIA45_1x2 :         58
	Via        VIA45_2x1 :          1
	Via            VIA34 :       4674
	Via       VIA34(rot) :        144
	Via        VIA34_2x1 :      26906
	Via   VIA34(rot)_1x2 :         32
	Via   VIA34(rot)_2x1 :         11
	Via        VIA34_1x2 :       3536
	Via            VIA23 :       3873
	Via       VIA23(rot) :          7
	Via        VIA23_2x1 :      27592
	Via   VIA23(rot)_1x2 :        391
	Via   VIA23(rot)_2x1 :         25
	Via        VIA23_1x2 :      76190
	Via            VIA12 :      77160
	Via       VIA12(rot) :       3063
	Via   VIA12(rot)_1x2 :      11342
	Via        VIA12_2x1 :       5728
	Via        VIA12_1x2 :      19271
	Via   VIA12(rot)_2x1 :       1914

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 65.82% (172997 / 262836 vias)
 
    Layer VIA1       = 32.29% (38255  / 118478  vias)
        Weight 1     = 32.29% (38255   vias)
        Un-optimized = 67.71% (80223   vias)
    Layer VIA2       = 96.41% (104198 / 108078  vias)
        Weight 1     = 96.41% (104198  vias)
        Un-optimized =  3.59% (3880    vias)
    Layer VIA3       = 86.35% (30485  / 35303   vias)
        Weight 1     = 86.35% (30485   vias)
        Un-optimized = 13.65% (4818    vias)
    Layer VIA4       =  6.04% (59     / 977     vias)
        Weight 1     =  6.04% (59      vias)
        Un-optimized = 93.96% (918     vias)
 
  Total double via conversion rate    = 65.82% (172997 / 262836 vias)
 
    Layer VIA1       = 32.29% (38255  / 118478  vias)
    Layer VIA2       = 96.41% (104198 / 108078  vias)
    Layer VIA3       = 86.35% (30485  / 35303   vias)
    Layer VIA4       =  6.04% (59     / 977     vias)
 
  The optimized via conversion rate based on total routed via count = 65.82% (172997 / 262836 vias)
 
    Layer VIA1       = 32.29% (38255  / 118478  vias)
        Weight 1     = 32.29% (38255   vias)
        Un-optimized = 67.71% (80223   vias)
    Layer VIA2       = 96.41% (104198 / 108078  vias)
        Weight 1     = 96.41% (104198  vias)
        Un-optimized =  3.59% (3880    vias)
    Layer VIA3       = 86.35% (30485  / 35303   vias)
        Weight 1     = 86.35% (30485   vias)
        Un-optimized = 13.65% (4818    vias)
    Layer VIA4       =  6.04% (59     / 977     vias)
        Weight 1     =  6.04% (59      vias)
        Un-optimized = 93.96% (918     vias)
 


Verify Summary:

Total number of nets = 32595, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 3
Total number of antenna violations = 1
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Thu Nov 19 08:30:45 2020
****************************************

 * Some/all delay information is back-annotated.
	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125

Information: Percent of Arnoldi-based delays = 94.51% on scenario func1_wst

  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg_0_/CK (fd2qd1_hd)
                                                          0.00       0.75 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg_0_/Q (fd2qd1_hd)
                                                          0.60 @     1.35 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/icc_place91/Y (ivd1_hd)
                                                          0.16 @     1.51 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/icc_place90/Y (ivd1_hd)
                                                          0.51 @     2.02 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/icc_place63/Y (clknd2d2_hd)
                                                          0.79 @     2.81 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/icc_place298/Y (ivd1_hd)
                                                          0.63 @     3.44 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/icc_place302/Y (ivd2_hd)
                                                          0.56 @     4.00 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U5/Y (scg16d1_hd)
                                                          0.22 @     4.22 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U1041/Y (ao21d1_hd)
                                                          0.28 @     4.50 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U7/Y (oa21d2_hd)
                                                          0.33 @     4.83 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U8/Y (scg6d2_hd)
                                                          0.71 @     5.53 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/icc_place41/Y (ad2d4_hd)
                                                          0.71 @     6.24 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/icc_place366/Y (ivd4_hd)
                                                          0.45 @     6.69 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U582/Y (oa22d1_hd)
                                                          0.32 @     7.01 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U581/Y (scg6d1_hd)
                                                          0.48 @     7.49 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/EN (SNPS_CLOCK_GATE_HIGH_iir_notch_5)
                                                          0.00       7.49 r    
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/EN (cglpd1_hd)
                                                          0.06 @     7.54 r    1.05
  data arrival time                                                  7.54      

  clock clk (rise edge)                                  10.80      10.80      
  clock network delay (ideal)                             0.75      11.55      
  clock reconvergence pessimism                           0.00      11.55      
  clock uncertainty                                      -0.48      11.07      
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/CK (cglpd1_hd)
                                                          0.00      11.07 r    
  clock gating setup time                                -0.09      10.98      
  data required time                                                10.98      
  ------------------------------------------------------------------------------------
  data required time                                                10.98      
  data arrival time                                                 -7.54      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        3.44      


  Startpoint: ADS1292_DRDY
              (input port clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_pstate_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  input external delay                                    0.35       1.10 f    
  ADS1292_DRDY (in)                                       0.00       1.10 f    
  pad27/Y (phic_p)                                        1.57 @     2.67 f    1.05
  khu_sensor_top/ADS1292_DRDY (khu_sensor_top)            0.00       2.67 f    
  khu_sensor_top/ads1292_controller/i_ADS1292_DRDY (ads1292_controller)
                                                          0.00       2.67 f    
  khu_sensor_top/ads1292_controller/U284/Y (ao21d1_hd)
                                                          0.37 @     3.04 r    1.05
  khu_sensor_top/ads1292_controller/U273/Y (oa22d1_hd)
                                                          0.30 @     3.34 f    1.05
  khu_sensor_top/ads1292_controller/U272/Y (nr4d1_hd)     0.34 @     3.68 r    1.05
  khu_sensor_top/ads1292_controller/U271/Y (scg15d1_hd)
                                                          0.20 @     3.88 f    1.05
  khu_sensor_top/ads1292_controller/r_pstate_reg_0_/D (fd2qd1_hd)
                                                          0.00 @     3.88 f    1.05
  data arrival time                                                  3.88      

  clock clk (rise edge)                                  10.80      10.80      
  clock network delay (ideal)                             0.75      11.55      
  clock reconvergence pessimism                           0.00      11.55      
  clock uncertainty                                      -0.48      11.07      
  khu_sensor_top/ads1292_controller/r_pstate_reg_0_/CK (fd2qd1_hd)
                                                          0.00      11.07 r    
  library setup time                                     -0.01      11.06      
  data required time                                                11.06      
  ------------------------------------------------------------------------------------
  data required time                                                11.06      
  data arrival time                                                 -3.88      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        7.18      


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/scl_o_reg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MPR121_SCL (output port clocked by clk)
  Scenario: func1_wst
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/mpr121_controller/i2c_master/scl_o_reg_reg/CK (fd1qd1_hd)
                                                          0.00       0.75 r    1.05
  khu_sensor_top/mpr121_controller/i2c_master/scl_o_reg_reg/Q (fd1qd1_hd)
                                                          0.68 @     1.43 r    1.05
  khu_sensor_top/mpr121_controller/i2c_master/scl_t (i2c_master)
                                                          0.00       1.43 r    
  khu_sensor_top/mpr121_controller/o_I2C_SCL_EN (mpr121_controller)
                                                          0.00       1.43 r    
  khu_sensor_top/MPR121_SCL_EN (khu_sensor_top)           0.00       1.43 r    
  icc_place11/Y (ivd2_hd)                                 0.29 @     1.72 f    1.05
  icc_place12/Y (ivd2_hd)                                 0.62 @     2.34 r    1.05
  pad43/PAD (phbct12_p)                                   3.31 @     5.66 r    1.05
  MPR121_SCL (inout)                                      0.00       5.66 r    
  data arrival time                                                  5.66      

  clock clk (rise edge)                                  10.80      10.80      
  clock network delay (ideal)                             0.75      11.55      
  clock reconvergence pessimism                           0.00      11.55      
  clock uncertainty                                      -0.48      11.07      
  output external delay                                  -0.50      10.57      
  data required time                                                10.57      
  ------------------------------------------------------------------------------------
  data required time                                                10.57      
  data arrival time                                                 -5.66      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        4.91      


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/a_m_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_filter/iir_hpf/add/a_m_reg_20_/CK (fd3qd1_hd)
                                                          0.00       0.75 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/a_m_reg_20_/Q (fd3qd1_hd)
                                                          0.95 @     1.70 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/A[20] (float_adder_0_DW_cmp_6)
                                                          0.00       1.70 r    
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U33/Y (nd2d1_hd)
                                                          0.32 @     2.03 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U149/Y (oa21d1_hd)
                                                          0.22 @     2.25 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U21/Y (ao21d1_hd)
                                                          0.15 @     2.40 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U19/Y (oa21d1_hd)
                                                          0.14 @     2.54 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U154/Y (ao21d2_hd)
                                                          0.17 @     2.71 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U1/Y (oa21d4_hd)
                                                          0.14 @     2.85 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/GE_LT_GT_LE (float_adder_0_DW_cmp_6)
                                                          0.00       2.85 r    
  khu_sensor_top/ads1292_filter/iir_hpf/add/U485/Y (ivd8_hd)
                                                          0.08 @     2.93 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U126/Y (clknd2d6_hd)
                                                          0.12 @     3.05 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/icc_place78/Y (ivd8_hd)
                                                          0.12 @     3.17 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U683/Y (ao22d1_hd)
                                                          0.22 @     3.39 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/I2[1] (float_adder_0_DP_OP_46_224_9810_0)
                                                          0.00       3.39 r    
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U86/Y (clkxo2d2_hd)
                                                          0.45 @     3.83 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U74/CO (fad4_hd)
                                                          0.41 @     4.25 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U73/CO (fad4_hd)
                                                          0.26 @     4.51 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U72/CO (fad4_hd)
                                                          0.28 @     4.79 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U71/CO (fad4_hd)
                                                          0.27 @     5.06 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U66/CO (fad4_hd)
                                                          0.25 @     5.31 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U70/CO (fad4_hd)
                                                          0.26 @     5.57 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U65/CO (fad4_hd)
                                                          0.26 @     5.83 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U64/CO (fad4_hd)
                                                          0.26 @     6.08 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U109/CO (fad4_hd)
                                                          0.26 @     6.34 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U63/CO (fad4_hd)
                                                          0.25 @     6.59 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U62/CO (fad4_hd)
                                                          0.26 @     6.85 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U61/CO (fad4_hd)
                                                          0.26 @     7.11 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U97/CO (fad4_hd)
                                                          0.26 @     7.37 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U77/CO (fad4_hd)
                                                          0.26 @     7.62 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U75/CO (fad4_hd)
                                                          0.25 @     7.87 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U81/CO (fad4_hd)
                                                          0.25 @     8.13 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U80/CO (fad4_hd)
                                                          0.26 @     8.38 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U83/CO (fad4_hd)
                                                          0.26 @     8.64 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U82/CO (fad4_hd)
                                                          0.27 @     8.91 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U95/CO (fad4_hd)
                                                          0.26 @     9.17 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U60/CO (fad4_hd)
                                                          0.26 @     9.42 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U111/CO (fad4_hd)
                                                          0.26 @     9.68 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U110/CO (fad4_hd)
                                                          0.25 @     9.93 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U76/CO (fad4_hd)
                                                          0.26 @    10.19 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U79/CO (fad4_hd)
                                                          0.26 @    10.45 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U59/CO (fad4_hd)
                                                          0.26 @    10.71 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U92/Y (xo2d4_hd)
                                                          0.29 @    11.00 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/O1[27] (float_adder_0_DP_OP_46_224_9810_0)
                                                          0.00      11.00 f    
  khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D (fd3qd1_hd)
                                                          0.00 @    11.00 f    1.05
  data arrival time                                                 11.00      

  clock clk (rise edge)                                  10.80      10.80      
  clock network delay (ideal)                             0.75      11.55      
  clock reconvergence pessimism                           0.00      11.55      
  clock uncertainty                                      -0.48      11.07      
  khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/CK (fd3qd1_hd)
                                                          0.00      11.07 r    
  library setup time                                     -0.01      11.06      
  data required time                                                11.06      
  ------------------------------------------------------------------------------------
  data required time                                                11.06      
  data arrival time                                                -11.00      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.06      


  Startpoint: khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                  10.80      10.80      
  clock network delay (ideal)                             0.75      11.55      
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/CK (fd2qd1_hd)
                                                          0.00      11.55 r    1.05
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/Q (fd2qd1_hd)
                                                          0.82 @    12.37 r    1.05
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY (mpr121_controller)
                                                          0.00      12.37 r    
  khu_sensor_top/sensor_core/i_MPR121_BUSY (sensor_core)
                                                          0.00      12.37 r    
  khu_sensor_top/sensor_core/U593/Y (nr2d1_hd)            0.25 @    12.62 f    1.05
  khu_sensor_top/sensor_core/U592/Y (ivd1_hd)             0.27 @    12.90 r    1.05
  khu_sensor_top/sensor_core/U81/Y (nd2d1_hd)             0.14 @    13.04 f    1.05
  khu_sensor_top/sensor_core/U80/Y (oa211d1_hd)           0.16 @    13.20 r    1.05
  khu_sensor_top/sensor_core/U78/Y (oa211d1_hd)           0.22 @    13.42 f    1.05
  khu_sensor_top/sensor_core/U77/Y (oa211d1_hd)           0.18 @    13.59 r    1.05
  khu_sensor_top/sensor_core/U76/Y (oa211d1_hd)           0.19 @    13.79 f    1.05
  khu_sensor_top/sensor_core/U75/Y (ivd1_hd)              0.13 @    13.92 r    1.05
  khu_sensor_top/sensor_core/U32/Y (mx2d1_hd)             0.21 @    14.14 r    1.05
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_1_/D (fd2qd1_hd)
                                                          0.00 @    14.14 r    1.05
  data arrival time                                                 14.14      

  clock clk_half (rise edge)                             21.60      21.60      
  clock network delay (ideal)                             0.75      22.35      
  clock reconvergence pessimism                           0.00      22.35      
  clock uncertainty                                      -0.96      21.39      
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_1_/CK (fd2qd1_hd)
                                                          0.00      21.39 r    
  library setup time                                     -0.03      21.36      
  data required time                                                21.36      
  ------------------------------------------------------------------------------------
  data required time                                                21.36      
  data arrival time                                                -14.14      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        7.22      


GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
Found antenna rule mode 1, diode mode 2:
	metal ratio 100, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer MET1: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET2: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET3: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET4: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 8000 50000}
	layer VIA1: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA2: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA3: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-reshield_modified_nets                                 :	 reshield            
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-antenna_fixing_preference                              :	 use_diodes          
-default_gate_size                                      :	 0.020000            
-diode_libcell_names                                    :	 {{diode_cell_hd} }  
-insert_diodes_during_routing                           :	 true                
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

[Dr init] Elapsed real time: 0:00:03 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Dr init] Stage (MB): Used   89  Alloctr   88  Proc    0 
[Dr init] Total (MB): Used  107  Alloctr  108  Proc 2767 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 32595, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Routing in incremental mode, starting from iteration 54

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 2
      Metal lay (MET1)0; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA1)1; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET2)1; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA2)2; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET3)2; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA3)3; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET4)3; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 8000.000 50000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MET5)4; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MET6)5; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Skipping antenna analysis for 7 nets as they don't have enough gate area info.
Start DR iteration 54: non-uniform partition
Routed	1/4 Partitions, Violations =	8
Routed	2/4 Partitions, Violations =	10
Routed	3/4 Partitions, Violations =	7
Routed	4/4 Partitions, Violations =	7

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
	@@@@ Total number of instance ports with antenna violations =	1

	Min-max layer : 2
	Short : 5

[Iter 54] Elapsed real time: 0:00:04 
[Iter 54] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 54] Stage (MB): Used   96  Alloctr   95  Proc    0 
[Iter 54] Total (MB): Used  114  Alloctr  115  Proc 2767 

End DR iteration 54 with 4 parts

Start DR iteration 55: non-uniform partition
Routed	1/3 Partitions, Violations =	10
Routed	2/3 Partitions, Violations =	10
Routed	3/3 Partitions, Violations =	7

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
	@@@@ Total number of instance ports with antenna violations =	1

	Min-max layer : 2
	Short : 5

[Iter 55] Elapsed real time: 0:00:04 
[Iter 55] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 55] Stage (MB): Used   96  Alloctr   95  Proc    0 
[Iter 55] Total (MB): Used  114  Alloctr  115  Proc 2767 

End DR iteration 55 with 3 parts

Start DR iteration 56: non-uniform partition
Routed	1/3 Partitions, Violations =	10
Routed	2/3 Partitions, Violations =	10
Routed	3/3 Partitions, Violations =	10

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	10
	@@@@ Total number of instance ports with antenna violations =	3

	Less than minimum area : 2
	Min-max layer : 2
	Short : 5
	Internal-only types : 1

[Iter 56] Elapsed real time: 0:00:05 
[Iter 56] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Iter 56] Stage (MB): Used   96  Alloctr   95  Proc    0 
[Iter 56] Total (MB): Used  114  Alloctr  115  Proc 2767 

End DR iteration 56 with 3 parts

Start DR iteration 57: non-uniform partition
Routed	1/5 Partitions, Violations =	22
Routed	2/5 Partitions, Violations =	22
Routed	3/5 Partitions, Violations =	22
Routed	4/5 Partitions, Violations =	14
Routed	5/5 Partitions, Violations =	9

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	9
	@@@@ Total number of instance ports with antenna violations =	1

	Min-max layer : 2
	Short : 5
	Internal-only types : 2

[Iter 57] Elapsed real time: 0:00:05 
[Iter 57] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Iter 57] Stage (MB): Used   96  Alloctr   95  Proc    0 
[Iter 57] Total (MB): Used  114  Alloctr  115  Proc 2767 

End DR iteration 57 with 5 parts

Start DR iteration 58: non-uniform partition
Routed	1/6 Partitions, Violations =	12
Routed	2/6 Partitions, Violations =	10
Routed	3/6 Partitions, Violations =	10
Routed	4/6 Partitions, Violations =	6
Routed	5/6 Partitions, Violations =	6
Routed	6/6 Partitions, Violations =	5

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	5
	@@@@ Total number of instance ports with antenna violations =	1

	Min-max layer : 1
	Short : 4

[Iter 58] Elapsed real time: 0:00:05 
[Iter 58] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Iter 58] Stage (MB): Used   96  Alloctr   95  Proc    0 
[Iter 58] Total (MB): Used  114  Alloctr  115  Proc 2767 

End DR iteration 58 with 6 parts

	@@@@ Total nets not meeting constraints =	1

Stop DR since not converging

[DR] Elapsed real time: 0:00:05 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[DR] Stage (MB): Used   84  Alloctr   84  Proc    0 
[DR] Total (MB): Used  102  Alloctr  104  Proc 2767 
[DR: Done] Elapsed real time: 0:00:05 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[DR: Done] Stage (MB): Used   84  Alloctr   84  Proc    0 
[DR: Done] Total (MB): Used  102  Alloctr  104  Proc 2767 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 2 aligned/redundant DRCs. (ZRT-305)

DR finished with 3 violations and 1 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	3
	Min-max layer : 1
	Short : 2



Total Wire Length =                    1240362 micron
Total Number of Contacts =             262817
Total Number of Wires =                227946
Total Number of PtConns =              2479
Total Number of Routed Wires =       227946
Total Routed Wire Length =           1239234 micron
Total Number of Routed Contacts =       262817
	Layer           MET1 :      58174 micron
	Layer           MET2 :     358237 micron
	Layer           MET3 :     558334 micron
	Layer           MET4 :     265612 micron
	Layer           MET5 :          5 micron
	Layer           MET6 :          0 micron
	Via            VIA45 :        918
	Via        VIA45_1x2 :         58
	Via        VIA45_2x1 :          1
	Via            VIA34 :       4682
	Via       VIA34(rot) :        144
	Via        VIA34_2x1 :      26902
	Via   VIA34(rot)_1x2 :         32
	Via   VIA34(rot)_2x1 :         11
	Via        VIA34_1x2 :       3532
	Via            VIA23 :       3863
	Via       VIA23(rot) :          8
	Via        VIA23_2x1 :      27587
	Via   VIA23(rot)_1x2 :        391
	Via   VIA23(rot)_2x1 :         25
	Via        VIA23_1x2 :      76185
	Via            VIA12 :      77162
	Via       VIA12(rot) :       3063
	Via   VIA12(rot)_1x2 :      11341
	Via        VIA12_2x1 :       5728
	Via        VIA12_1x2 :      19270
	Via   VIA12(rot)_2x1 :       1914

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 65.82% (172977 / 262817 vias)
 
    Layer VIA1       = 32.29% (38253  / 118478  vias)
        Weight 1     = 32.29% (38253   vias)
        Un-optimized = 67.71% (80225   vias)
    Layer VIA2       = 96.42% (104188 / 108059  vias)
        Weight 1     = 96.42% (104188  vias)
        Un-optimized =  3.58% (3871    vias)
    Layer VIA3       = 86.33% (30477  / 35303   vias)
        Weight 1     = 86.33% (30477   vias)
        Un-optimized = 13.67% (4826    vias)
    Layer VIA4       =  6.04% (59     / 977     vias)
        Weight 1     =  6.04% (59      vias)
        Un-optimized = 93.96% (918     vias)
 
  Total double via conversion rate    = 65.82% (172977 / 262817 vias)
 
    Layer VIA1       = 32.29% (38253  / 118478  vias)
    Layer VIA2       = 96.42% (104188 / 108059  vias)
    Layer VIA3       = 86.33% (30477  / 35303   vias)
    Layer VIA4       =  6.04% (59     / 977     vias)
 
  The optimized via conversion rate based on total routed via count = 65.82% (172977 / 262817 vias)
 
    Layer VIA1       = 32.29% (38253  / 118478  vias)
        Weight 1     = 32.29% (38253   vias)
        Un-optimized = 67.71% (80225   vias)
    Layer VIA2       = 96.42% (104188 / 108059  vias)
        Weight 1     = 96.42% (104188  vias)
        Un-optimized =  3.58% (3871    vias)
    Layer VIA3       = 86.33% (30477  / 35303   vias)
        Weight 1     = 86.33% (30477   vias)
        Un-optimized = 13.67% (4826    vias)
    Layer VIA4       =  6.04% (59     / 977     vias)
        Weight 1     =  6.04% (59      vias)
        Un-optimized = 93.96% (918     vias)
 

Total number of nets = 32595
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 3
Total number of antenna violations = 1
Total number of voltage-area violations = no voltage-areas defined
Special ECO iteration 1 ended with 0 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
Found antenna rule mode 1, diode mode 2:
	metal ratio 100, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer MET1: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET2: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET3: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET4: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 8000 50000}
	layer VIA1: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA2: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA3: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4


Start checking for open nets ... 

Total number of nets = 32595, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 32595 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   92  Alloctr   93  Proc 2767 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-reshield_modified_nets                                 :	 reshield            
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-antenna_fixing_preference                              :	 use_diodes          
-default_gate_size                                      :	 0.020000            
-diode_libcell_names                                    :	 {{diode_cell_hd} }  
-insert_diodes_during_routing                           :	 true                
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 2
      Metal lay (MET1)0; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA1)1; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET2)1; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA2)2; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET3)2; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA3)3; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET4)3; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 8000.000 50000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MET5)4; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MET6)5; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Skipping antenna analysis for 7 nets as they don't have enough gate area info.

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked	2/100 Partitions, Violations =	0
Checked	5/100 Partitions, Violations =	0
Checked	8/100 Partitions, Violations =	0
Checked	12/100 Partitions, Violations =	0
Checked	16/100 Partitions, Violations =	0
Checked	22/100 Partitions, Violations =	0
Checked	24/100 Partitions, Violations =	0
Checked	28/100 Partitions, Violations =	0
Checked	32/100 Partitions, Violations =	0
Checked	36/100 Partitions, Violations =	0
Checked	42/100 Partitions, Violations =	0
Checked	44/100 Partitions, Violations =	0
Checked	48/100 Partitions, Violations =	0
Checked	52/100 Partitions, Violations =	0
Checked	56/100 Partitions, Violations =	0
Checked	62/100 Partitions, Violations =	0
Checked	64/100 Partitions, Violations =	0
Checked	68/100 Partitions, Violations =	0
Checked	72/100 Partitions, Violations =	5
Checked	76/100 Partitions, Violations =	5
Checked	82/100 Partitions, Violations =	5
Checked	84/100 Partitions, Violations =	5
Checked	88/100 Partitions, Violations =	5
[DRC CHECK] Elapsed real time: 0:00:12 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  110  Alloctr  111  Proc 2767 
Start net based rule analysis
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/n1800; Net top lay MET4
	ICell khu_sensor_top/ads1292_filter/iir_notch/r_x_data_reg_112_; master port D
		Antenna/diode mode 1/2; wlay MET4; gArea 0.09200000; allowed ratio/ratio 100.00000000/115.34782410
Found 1 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used  110  Alloctr  112  Proc 2767 
Information: Merged away 2 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	3
	Min-max layer : 1
	Short : 2


Total Wire Length =                    1240362 micron
Total Number of Contacts =             262817
Total Number of Wires =                228691
Total Number of PtConns =              2476
Total Number of Routed Wires =       228691
Total Routed Wire Length =           1239234 micron
Total Number of Routed Contacts =       262817
	Layer           MET1 :      58174 micron
	Layer           MET2 :     358237 micron
	Layer           MET3 :     558334 micron
	Layer           MET4 :     265612 micron
	Layer           MET5 :          5 micron
	Layer           MET6 :          0 micron
	Via            VIA45 :        918
	Via        VIA45_1x2 :         58
	Via        VIA45_2x1 :          1
	Via            VIA34 :       4682
	Via       VIA34(rot) :        144
	Via        VIA34_2x1 :      26902
	Via   VIA34(rot)_1x2 :         32
	Via   VIA34(rot)_2x1 :         11
	Via        VIA34_1x2 :       3532
	Via            VIA23 :       3863
	Via       VIA23(rot) :          8
	Via        VIA23_1x2 :      76185
	Via   VIA23(rot)_2x1 :         25
	Via   VIA23(rot)_1x2 :        391
	Via        VIA23_2x1 :      27587
	Via            VIA12 :      77162
	Via       VIA12(rot) :       3063
	Via        VIA12_2x1 :       5728
	Via   VIA12(rot)_1x2 :      11341
	Via   VIA12(rot)_2x1 :       1914
	Via        VIA12_1x2 :      19270

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 65.82% (172977 / 262817 vias)
 
    Layer VIA1       = 32.29% (38253  / 118478  vias)
        Weight 1     = 32.29% (38253   vias)
        Un-optimized = 67.71% (80225   vias)
    Layer VIA2       = 96.42% (104188 / 108059  vias)
        Weight 1     = 96.42% (104188  vias)
        Un-optimized =  3.58% (3871    vias)
    Layer VIA3       = 86.33% (30477  / 35303   vias)
        Weight 1     = 86.33% (30477   vias)
        Un-optimized = 13.67% (4826    vias)
    Layer VIA4       =  6.04% (59     / 977     vias)
        Weight 1     =  6.04% (59      vias)
        Un-optimized = 93.96% (918     vias)
 
  Total double via conversion rate    = 65.82% (172977 / 262817 vias)
 
    Layer VIA1       = 32.29% (38253  / 118478  vias)
    Layer VIA2       = 96.42% (104188 / 108059  vias)
    Layer VIA3       = 86.33% (30477  / 35303   vias)
    Layer VIA4       =  6.04% (59     / 977     vias)
 
  The optimized via conversion rate based on total routed via count = 65.82% (172977 / 262817 vias)
 
    Layer VIA1       = 32.29% (38253  / 118478  vias)
        Weight 1     = 32.29% (38253   vias)
        Un-optimized = 67.71% (80225   vias)
    Layer VIA2       = 96.42% (104188 / 108059  vias)
        Weight 1     = 96.42% (104188  vias)
        Un-optimized =  3.58% (3871    vias)
    Layer VIA3       = 86.33% (30477  / 35303   vias)
        Weight 1     = 86.33% (30477   vias)
        Un-optimized = 13.67% (4826    vias)
    Layer VIA4       =  6.04% (59     / 977     vias)
        Weight 1     =  6.04% (59      vias)
        Un-optimized = 93.96% (918     vias)
 


Verify Summary:

Total number of nets = 32595, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 3
Total number of antenna violations = 1
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 7.21 seconds
EKL_MT: elapsed time 7 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Thu Nov 19 08:31:40 2020
****************************************

 * Some/all delay information is back-annotated.
	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125

Information: Percent of Arnoldi-based delays = 94.51% on scenario func1_wst

  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg_0_/CK (fd2qd1_hd)
                                                          0.00       0.75 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg_0_/Q (fd2qd1_hd)
                                                          0.60 @     1.35 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/icc_place91/Y (ivd1_hd)
                                                          0.16 @     1.51 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/icc_place90/Y (ivd1_hd)
                                                          0.51 @     2.02 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/icc_place63/Y (clknd2d2_hd)
                                                          0.79 @     2.81 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/icc_place298/Y (ivd1_hd)
                                                          0.63 @     3.44 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/icc_place302/Y (ivd2_hd)
                                                          0.56 @     4.00 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U5/Y (scg16d1_hd)
                                                          0.22 @     4.22 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U1041/Y (ao21d1_hd)
                                                          0.28 @     4.49 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U7/Y (oa21d2_hd)
                                                          0.33 @     4.82 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U8/Y (scg6d2_hd)
                                                          0.71 @     5.53 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/icc_place41/Y (ad2d4_hd)
                                                          0.71 @     6.24 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/icc_place366/Y (ivd4_hd)
                                                          0.45 @     6.69 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U582/Y (oa22d1_hd)
                                                          0.32 @     7.01 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U581/Y (scg6d1_hd)
                                                          0.48 @     7.48 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/EN (SNPS_CLOCK_GATE_HIGH_iir_notch_5)
                                                          0.00       7.48 r    
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/EN (cglpd1_hd)
                                                          0.06 @     7.54 r    1.05
  data arrival time                                                  7.54      

  clock clk (rise edge)                                  10.80      10.80      
  clock network delay (ideal)                             0.75      11.55      
  clock reconvergence pessimism                           0.00      11.55      
  clock uncertainty                                      -0.48      11.07      
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/CK (cglpd1_hd)
                                                          0.00      11.07 r    
  clock gating setup time                                -0.09      10.98      
  data required time                                                10.98      
  ------------------------------------------------------------------------------------
  data required time                                                10.98      
  data arrival time                                                 -7.54      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        3.44      


  Startpoint: ADS1292_DRDY
              (input port clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_pstate_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  input external delay                                    0.35       1.10 f    
  ADS1292_DRDY (in)                                       0.00       1.10 f    
  pad27/Y (phic_p)                                        1.57 @     2.67 f    1.05
  khu_sensor_top/ADS1292_DRDY (khu_sensor_top)            0.00       2.67 f    
  khu_sensor_top/ads1292_controller/i_ADS1292_DRDY (ads1292_controller)
                                                          0.00       2.67 f    
  khu_sensor_top/ads1292_controller/U284/Y (ao21d1_hd)
                                                          0.37 @     3.04 r    1.05
  khu_sensor_top/ads1292_controller/U273/Y (oa22d1_hd)
                                                          0.30 @     3.34 f    1.05
  khu_sensor_top/ads1292_controller/U272/Y (nr4d1_hd)     0.34 @     3.68 r    1.05
  khu_sensor_top/ads1292_controller/U271/Y (scg15d1_hd)
                                                          0.20 @     3.88 f    1.05
  khu_sensor_top/ads1292_controller/r_pstate_reg_0_/D (fd2qd1_hd)
                                                          0.00 @     3.88 f    1.05
  data arrival time                                                  3.88      

  clock clk (rise edge)                                  10.80      10.80      
  clock network delay (ideal)                             0.75      11.55      
  clock reconvergence pessimism                           0.00      11.55      
  clock uncertainty                                      -0.48      11.07      
  khu_sensor_top/ads1292_controller/r_pstate_reg_0_/CK (fd2qd1_hd)
                                                          0.00      11.07 r    
  library setup time                                     -0.01      11.06      
  data required time                                                11.06      
  ------------------------------------------------------------------------------------
  data required time                                                11.06      
  data arrival time                                                 -3.88      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        7.18      


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/scl_o_reg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MPR121_SCL (output port clocked by clk)
  Scenario: func1_wst
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/mpr121_controller/i2c_master/scl_o_reg_reg/CK (fd1qd1_hd)
                                                          0.00       0.75 r    1.05
  khu_sensor_top/mpr121_controller/i2c_master/scl_o_reg_reg/Q (fd1qd1_hd)
                                                          0.68 @     1.43 r    1.05
  khu_sensor_top/mpr121_controller/i2c_master/scl_t (i2c_master)
                                                          0.00       1.43 r    
  khu_sensor_top/mpr121_controller/o_I2C_SCL_EN (mpr121_controller)
                                                          0.00       1.43 r    
  khu_sensor_top/MPR121_SCL_EN (khu_sensor_top)           0.00       1.43 r    
  icc_place11/Y (ivd2_hd)                                 0.29 @     1.72 f    1.05
  icc_place12/Y (ivd2_hd)                                 0.62 @     2.34 r    1.05
  pad43/PAD (phbct12_p)                                   3.31 @     5.66 r    1.05
  MPR121_SCL (inout)                                      0.00       5.66 r    
  data arrival time                                                  5.66      

  clock clk (rise edge)                                  10.80      10.80      
  clock network delay (ideal)                             0.75      11.55      
  clock reconvergence pessimism                           0.00      11.55      
  clock uncertainty                                      -0.48      11.07      
  output external delay                                  -0.50      10.57      
  data required time                                                10.57      
  ------------------------------------------------------------------------------------
  data required time                                                10.57      
  data arrival time                                                 -5.66      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        4.91      


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/a_m_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_filter/iir_hpf/add/a_m_reg_20_/CK (fd3qd1_hd)
                                                          0.00       0.75 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/a_m_reg_20_/Q (fd3qd1_hd)
                                                          0.95 @     1.70 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/A[20] (float_adder_0_DW_cmp_6)
                                                          0.00       1.70 r    
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U33/Y (nd2d1_hd)
                                                          0.32 @     2.03 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U149/Y (oa21d1_hd)
                                                          0.22 @     2.25 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U21/Y (ao21d1_hd)
                                                          0.15 @     2.40 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U19/Y (oa21d1_hd)
                                                          0.14 @     2.54 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U154/Y (ao21d2_hd)
                                                          0.17 @     2.71 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U1/Y (oa21d4_hd)
                                                          0.14 @     2.85 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/GE_LT_GT_LE (float_adder_0_DW_cmp_6)
                                                          0.00       2.85 r    
  khu_sensor_top/ads1292_filter/iir_hpf/add/U485/Y (ivd8_hd)
                                                          0.08 @     2.93 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U126/Y (clknd2d6_hd)
                                                          0.12 @     3.05 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/icc_place78/Y (ivd8_hd)
                                                          0.12 @     3.17 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U683/Y (ao22d1_hd)
                                                          0.22 @     3.39 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/I2[1] (float_adder_0_DP_OP_46_224_9810_0)
                                                          0.00       3.39 r    
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U86/Y (clkxo2d2_hd)
                                                          0.45 @     3.83 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U74/CO (fad4_hd)
                                                          0.41 @     4.25 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U73/CO (fad4_hd)
                                                          0.26 @     4.51 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U72/CO (fad4_hd)
                                                          0.28 @     4.79 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U71/CO (fad4_hd)
                                                          0.27 @     5.06 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U66/CO (fad4_hd)
                                                          0.25 @     5.31 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U70/CO (fad4_hd)
                                                          0.26 @     5.57 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U65/CO (fad4_hd)
                                                          0.26 @     5.83 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U64/CO (fad4_hd)
                                                          0.26 @     6.08 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U109/CO (fad4_hd)
                                                          0.26 @     6.34 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U63/CO (fad4_hd)
                                                          0.25 @     6.59 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U62/CO (fad4_hd)
                                                          0.26 @     6.85 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U61/CO (fad4_hd)
                                                          0.26 @     7.11 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U97/CO (fad4_hd)
                                                          0.26 @     7.37 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U77/CO (fad4_hd)
                                                          0.26 @     7.62 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U75/CO (fad4_hd)
                                                          0.25 @     7.87 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U81/CO (fad4_hd)
                                                          0.25 @     8.13 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U80/CO (fad4_hd)
                                                          0.26 @     8.38 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U83/CO (fad4_hd)
                                                          0.26 @     8.64 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U82/CO (fad4_hd)
                                                          0.27 @     8.91 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U95/CO (fad4_hd)
                                                          0.26 @     9.17 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U60/CO (fad4_hd)
                                                          0.26 @     9.42 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U111/CO (fad4_hd)
                                                          0.26 @     9.68 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U110/CO (fad4_hd)
                                                          0.25 @     9.93 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U76/CO (fad4_hd)
                                                          0.26 @    10.19 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U79/CO (fad4_hd)
                                                          0.26 @    10.45 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U59/CO (fad4_hd)
                                                          0.26 @    10.71 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U92/Y (xo2d4_hd)
                                                          0.29 @    11.00 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/O1[27] (float_adder_0_DP_OP_46_224_9810_0)
                                                          0.00      11.00 f    
  khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D (fd3qd1_hd)
                                                          0.00 @    11.00 f    1.05
  data arrival time                                                 11.00      

  clock clk (rise edge)                                  10.80      10.80      
  clock network delay (ideal)                             0.75      11.55      
  clock reconvergence pessimism                           0.00      11.55      
  clock uncertainty                                      -0.48      11.07      
  khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/CK (fd3qd1_hd)
                                                          0.00      11.07 r    
  library setup time                                     -0.01      11.06      
  data required time                                                11.06      
  ------------------------------------------------------------------------------------
  data required time                                                11.06      
  data arrival time                                                -11.00      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.06      


  Startpoint: khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                  10.80      10.80      
  clock network delay (ideal)                             0.75      11.55      
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/CK (fd2qd1_hd)
                                                          0.00      11.55 r    1.05
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/Q (fd2qd1_hd)
                                                          0.82 @    12.37 r    1.05
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY (mpr121_controller)
                                                          0.00      12.37 r    
  khu_sensor_top/sensor_core/i_MPR121_BUSY (sensor_core)
                                                          0.00      12.37 r    
  khu_sensor_top/sensor_core/U593/Y (nr2d1_hd)            0.25 @    12.62 f    1.05
  khu_sensor_top/sensor_core/U592/Y (ivd1_hd)             0.27 @    12.90 r    1.05
  khu_sensor_top/sensor_core/U81/Y (nd2d1_hd)             0.14 @    13.04 f    1.05
  khu_sensor_top/sensor_core/U80/Y (oa211d1_hd)           0.16 @    13.20 r    1.05
  khu_sensor_top/sensor_core/U78/Y (oa211d1_hd)           0.22 @    13.42 f    1.05
  khu_sensor_top/sensor_core/U77/Y (oa211d1_hd)           0.18 @    13.59 r    1.05
  khu_sensor_top/sensor_core/U76/Y (oa211d1_hd)           0.19 @    13.79 f    1.05
  khu_sensor_top/sensor_core/U75/Y (ivd1_hd)              0.14 @    13.92 r    1.05
  khu_sensor_top/sensor_core/U32/Y (mx2d1_hd)             0.21 @    14.14 r    1.05
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_1_/D (fd2qd1_hd)
                                                          0.00 @    14.14 r    1.05
  data arrival time                                                 14.14      

  clock clk_half (rise edge)                             21.60      21.60      
  clock network delay (ideal)                             0.75      22.35      
  clock reconvergence pessimism                           0.00      22.35      
  clock uncertainty                                      -0.96      21.39      
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_1_/CK (fd2qd1_hd)
                                                          0.00      21.39 r    
  library setup time                                     -0.03      21.36      
  data required time                                                21.36      
  ------------------------------------------------------------------------------------
  data required time                                                21.36      
  data arrival time                                                -14.14      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        7.22      


GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
Found antenna rule mode 1, diode mode 2:
	metal ratio 100, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer MET1: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET2: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET3: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET4: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 8000 50000}
	layer VIA1: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA2: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA3: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-reshield_modified_nets                                 :	 reshield            
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-antenna_fixing_preference                              :	 use_diodes          
-default_gate_size                                      :	 0.020000            
-diode_libcell_names                                    :	 {{diode_cell_hd} }  
-insert_diodes_during_routing                           :	 true                
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

[Dr init] Elapsed real time: 0:00:04 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Dr init] Stage (MB): Used   89  Alloctr   87  Proc    0 
[Dr init] Total (MB): Used  109  Alloctr  110  Proc 2774 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 32595, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Routing in incremental mode, starting from iteration 59

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 2
      Metal lay (MET1)0; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA1)1; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET2)1; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA2)2; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET3)2; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA3)3; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET4)3; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 8000.000 50000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MET5)4; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MET6)5; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Skipping antenna analysis for 7 nets as they don't have enough gate area info.
Start DR iteration 59: non-uniform partition
Routed	1/4 Partitions, Violations =	7
Routed	2/4 Partitions, Violations =	9
Routed	3/4 Partitions, Violations =	6
Routed	4/4 Partitions, Violations =	6

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	6
	@@@@ Total number of instance ports with antenna violations =	1

	Min-max layer : 1
	Short : 4
	Internal-only types : 1

[Iter 59] Elapsed real time: 0:00:04 
[Iter 59] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 59] Stage (MB): Used   96  Alloctr   95  Proc    0 
[Iter 59] Total (MB): Used  116  Alloctr  118  Proc 2774 

End DR iteration 59 with 4 parts

Start DR iteration 60: non-uniform partition
Routed	1/3 Partitions, Violations =	9
Routed	2/3 Partitions, Violations =	9
Routed	3/3 Partitions, Violations =	5

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	5
	@@@@ Total number of instance ports with antenna violations =	1

	Min-max layer : 1
	Short : 4

[Iter 60] Elapsed real time: 0:00:05 
[Iter 60] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 60] Stage (MB): Used   96  Alloctr   95  Proc    0 
[Iter 60] Total (MB): Used  116  Alloctr  118  Proc 2774 

End DR iteration 60 with 3 parts

Start DR iteration 61: non-uniform partition
Routed	1/5 Partitions, Violations =	8
Routed	2/5 Partitions, Violations =	8
Routed	3/5 Partitions, Violations =	7
Routed	4/5 Partitions, Violations =	6
Routed	5/5 Partitions, Violations =	5

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	5
	@@@@ Total number of instance ports with antenna violations =	1

	Min-max layer : 1
	Short : 4

[Iter 61] Elapsed real time: 0:00:05 
[Iter 61] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Iter 61] Stage (MB): Used   96  Alloctr   95  Proc    0 
[Iter 61] Total (MB): Used  116  Alloctr  118  Proc 2774 

End DR iteration 61 with 5 parts

Start DR iteration 62: non-uniform partition
Routed	1/3 Partitions, Violations =	9
Routed	2/3 Partitions, Violations =	9
Routed	3/3 Partitions, Violations =	7

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
	@@@@ Total number of instance ports with antenna violations =	3

	Less than minimum area : 1
	Min-max layer : 1
	Short : 4
	Internal-only types : 1

[Iter 62] Elapsed real time: 0:00:06 
[Iter 62] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Iter 62] Stage (MB): Used   96  Alloctr   95  Proc    0 
[Iter 62] Total (MB): Used  116  Alloctr  118  Proc 2774 

End DR iteration 62 with 3 parts

Start DR iteration 63: non-uniform partition
Routed	1/5 Partitions, Violations =	18
Routed	2/5 Partitions, Violations =	18
Routed	3/5 Partitions, Violations =	18
Routed	4/5 Partitions, Violations =	12
Routed	5/5 Partitions, Violations =	6

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	6
	@@@@ Total number of instance ports with antenna violations =	1

	Min-max layer : 1
	Short : 4
	Internal-only types : 1

[Iter 63] Elapsed real time: 0:00:06 
[Iter 63] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Iter 63] Stage (MB): Used   96  Alloctr   95  Proc    0 
[Iter 63] Total (MB): Used  116  Alloctr  118  Proc 2774 

End DR iteration 63 with 5 parts

	@@@@ Total nets not meeting constraints =	1

Stop DR since not converging

Information: Discarded 1 drcs of internal-only type. (ZRT-306)
[DR] Elapsed real time: 0:00:06 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[DR] Stage (MB): Used   84  Alloctr   83  Proc    0 
[DR] Total (MB): Used  105  Alloctr  106  Proc 2774 
[DR: Done] Elapsed real time: 0:00:06 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[DR: Done] Stage (MB): Used   84  Alloctr   83  Proc    0 
[DR: Done] Total (MB): Used  105  Alloctr  106  Proc 2774 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 2 aligned/redundant DRCs. (ZRT-305)

DR finished with 3 violations and 1 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	3
	Min-max layer : 1
	Short : 2



Total Wire Length =                    1240367 micron
Total Number of Contacts =             262809
Total Number of Wires =                227946
Total Number of PtConns =              2475
Total Number of Routed Wires =       227946
Total Routed Wire Length =           1239239 micron
Total Number of Routed Contacts =       262809
	Layer           MET1 :      58164 micron
	Layer           MET2 :     358235 micron
	Layer           MET3 :     558350 micron
	Layer           MET4 :     265613 micron
	Layer           MET5 :          5 micron
	Layer           MET6 :          0 micron
	Via            VIA45 :        918
	Via        VIA45_1x2 :         58
	Via        VIA45_2x1 :          1
	Via            VIA34 :       4677
	Via       VIA34(rot) :        145
	Via        VIA34_2x1 :      26902
	Via   VIA34(rot)_1x2 :         32
	Via   VIA34(rot)_2x1 :         11
	Via        VIA34_1x2 :       3532
	Via            VIA23 :       3862
	Via       VIA23(rot) :          7
	Via        VIA23_1x2 :      76185
	Via   VIA23(rot)_2x1 :         25
	Via   VIA23(rot)_1x2 :        391
	Via        VIA23_2x1 :      27587
	Via            VIA12 :      77160
	Via       VIA12(rot) :       3063
	Via        VIA12_2x1 :       5728
	Via   VIA12(rot)_1x2 :      11341
	Via   VIA12(rot)_2x1 :       1914
	Via        VIA12_1x2 :      19270

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 65.82% (172977 / 262809 vias)
 
    Layer VIA1       = 32.29% (38253  / 118476  vias)
        Weight 1     = 32.29% (38253   vias)
        Un-optimized = 67.71% (80223   vias)
    Layer VIA2       = 96.42% (104188 / 108057  vias)
        Weight 1     = 96.42% (104188  vias)
        Un-optimized =  3.58% (3869    vias)
    Layer VIA3       = 86.34% (30477  / 35299   vias)
        Weight 1     = 86.34% (30477   vias)
        Un-optimized = 13.66% (4822    vias)
    Layer VIA4       =  6.04% (59     / 977     vias)
        Weight 1     =  6.04% (59      vias)
        Un-optimized = 93.96% (918     vias)
 
  Total double via conversion rate    = 65.82% (172977 / 262809 vias)
 
    Layer VIA1       = 32.29% (38253  / 118476  vias)
    Layer VIA2       = 96.42% (104188 / 108057  vias)
    Layer VIA3       = 86.34% (30477  / 35299   vias)
    Layer VIA4       =  6.04% (59     / 977     vias)
 
  The optimized via conversion rate based on total routed via count = 65.82% (172977 / 262809 vias)
 
    Layer VIA1       = 32.29% (38253  / 118476  vias)
        Weight 1     = 32.29% (38253   vias)
        Un-optimized = 67.71% (80223   vias)
    Layer VIA2       = 96.42% (104188 / 108057  vias)
        Weight 1     = 96.42% (104188  vias)
        Un-optimized =  3.58% (3869    vias)
    Layer VIA3       = 86.34% (30477  / 35299   vias)
        Weight 1     = 86.34% (30477   vias)
        Un-optimized = 13.66% (4822    vias)
    Layer VIA4       =  6.04% (59     / 977     vias)
        Weight 1     =  6.04% (59      vias)
        Un-optimized = 93.96% (918     vias)
 

Total number of nets = 32595
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 3
Total number of antenna violations = 1
Total number of voltage-area violations = no voltage-areas defined
Special ECO iteration 1 ended with 0 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
Information: connected 0 power ports and 0 ground ports
Information: connected 0 power ports and 0 ground ports
reconnected total 0 tie highs and 0 tie lows
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named khu_sensor_pad. (UIG-5)
SEC_INFO: CEL was saved. You can open CEL with read_only !!

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 7.21 seconds
EKL_MT: elapsed time 7 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125
Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Current scenario is: func1_wst
Information: Timer is not in zero interconnect delay mode. (TIM-176)
***********************************************
Report          : create_qor_snapshot (08_chip_finish)
Design          : khu_sensor_pad
Version         : N-2017.09
Date            : Thu Nov 19 08:32:22 2020
Time unit       : 1.0e-09 Second(ns)
Capacitance unit: 1.0e-12 Farad(pF)
Voltage unit    : 1 Volt
Power unit      : 1.0e-03 Watt(mW)
Location        : /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/snapshot
***********************************************
No. of scenario = 1
s1 = func1_wst
--------------------------------------------------
WNS of each timing group:                       s1 
--------------------------------------------------
clk_half                                    7.2205 
**clock_gating_default**                    3.4419 
REGIN                                       7.1846 
REGOUT                                      4.9144 
clk                                         0.0589 
--------------------------------------------------
Setup WNS:                                  0.0589 
Setup TNS:                                     0.0
Number of setup violations:                      0  
Hold WNS:                                   0.0000  
Hold TNS:                                   0.0000  
Number of hold violations:                       0  
Number of max trans violations:                  4  
Number of max cap violations:                    0  
Number of min pulse width violations:            0  
Route drc violations:                            4
--------------------------------------------------
Area:                                        92148
Cell count:                                  30264
Buf/inv cell count:                           7154
Std cell utilization:                       41.79%
CPU/ELAPSE(hr):                          0.16/0.40
Mem(Mb):                                      1171
Host name:                               vlsi-dist.khu.ac.kr
--------------------------------------------------
Histogram:             s1 
--------------------------------------------------
Max violations:         0 
   above ~ -0.7  ---    0 
    -0.6 ~ -0.7  ---    0 
    -0.5 ~ -0.6  ---    0 
    -0.4 ~ -0.5  ---    0 
    -0.3 ~ -0.4  ---    0 
    -0.2 ~ -0.3  ---    0 
    -0.1 ~ -0.2  ---    0 
       0 ~ -0.1  ---    0 
--------------------------------------------------
Min violations:         0 
  -0.06 ~ above  ---    0 
  -0.05 ~ -0.06  ---    0 
  -0.04 ~ -0.05  ---    0 
  -0.03 ~ -0.04  ---    0 
  -0.02 ~ -0.03  ---    0 
  -0.01 ~ -0.02  ---    0 
      0 ~ -0.01  ---    0 
--------------------------------------------------
Current scenario is: func1_wst
Snapshot (08_chip_finish) is created and stored under "/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/snapshot" directory
Information: Scenario funccts_wst either not exists or is inactive. report_qor will skip it. (UID-1059)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst funccts_wst
Version: N-2017.09
Date   : Thu Nov 19 08:32:22 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:            13.0000
  Critical Path Length:        6.7913
  Critical Path Slack:         3.4419
  Critical Path Clk Period:   10.8000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             5.0000
  Critical Path Length:        2.7754
  Critical Path Slack:         7.1846
  Critical Path Clk Period:   10.8000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:             3.0000
  Critical Path Length:        4.9056
  Critical Path Slack:         4.9144
  Critical Path Clk Period:   10.8000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:            38.0000
  Critical Path Length:       10.2511
  Critical Path Slack:         0.0589
  Critical Path Clk Period:   10.8000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:             9.0000
  Critical Path Length:        2.5863
  Critical Path Slack:         7.2205
  Critical Path Clk Period:   21.6000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        284
  Hierarchical Port Count:       6592
  Leaf Cell Count:              30264
  Buf/Inv Cell Count:            7154
  Buf Cell Count:                1753
  Inv Cell Count:                5401
  CT Buf/Inv Cell Count:          555
  Combinational Cell Count:     24877
  Sequential Cell Count:         5387
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      54867.6802
  Noncombinational Area:   37280.0009
  Buf/Inv Area:             7622.0064
  Total Buffer Area:        2375.9943
  Total Inverter Area:      5246.0121
  Macro/Black Box Area:        0.0000
  Net Area:                  859.9018
  Net XLength        :    615058.0000
  Net YLength        :    585220.1250
  -----------------------------------
  Cell Area:               92147.6811
  Design Area:             93007.5829
  Net Length        :    1200278.1250


  Design Rules
  -----------------------------------
  Total Number of Nets:         32835
  Nets With Violations:             6
  Max Trans Violations:             4
  Max Cap Violations:               0
  Max Net Length Violations:        2
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:            182.8622
  -----------------------------------------
  Overall Compile Time:            185.4438
  Overall Compile Wall Clock Time: 186.1674

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)

  --------------------------------------------------------------------


1
 
****************************************
Report : design
        -physical
Design : khu_sensor_pad
Version: N-2017.09
Date   : Thu Nov 19 08:32:22 2020
****************************************

	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125
****************************** P&R Summary ********************************
Date : Thu Nov 19 08:32:22 2020
Machine Host Name: vlsi-dist.khu.ac.kr
Working Directory: /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis
Library Name:      khu_sensor_pad_08_chip_finish
Cell Name:         khu_sensor_pad.CEL;1
Design Statistics:
    Number of Module Cells:        30208
    Number of Pins:                168717
    Number of IO Pad Cells:        56
    Number of IO Pins:             13
    Number of Nets:                32595
    Average Pins Per Net (Signal): 3.09109

Chip Utilization:
    Total Std Cell Area:           437885.71
    Total Pad Cell Area:           462403.20
    Core Size:     width 1024.76, height 1022.40; area 1047714.62
    Pad Core Size: width 1124.76, height 1124.76; area 1265085.06
    Chip Size:     width 1400.00, height 1400.00; area 1960000.00
    Std cells utilization:         41.79% 
    Cell/Core Ratio:               41.79%
    Cell/Chip Ratio:               45.93%
    Number of Cell Rows:            284

Master Instantiation:
	MasterName	Type	InstCount
	=================================
	ivd1_hd		STD	3546
	fd3qd1_hd	STD	2434
	oa22d1_hd	STD	2058
	nd2d1_hd	STD	2056
	fd2qd1_hd	STD	2037
	xn2d1_hd	STD	1926
	fad1_hd		STD	1712
	nr2d1_hd	STD	1409
	scg2d2_hd	STD	1131
	nid2_hd		STD	1115
	ao22d1_hd	STD	1077
	ivd2_hd		STD	800
	oa21d1_hd	STD	782
	nid1_hd		STD	611
	had1_hd		STD	552
	oa211d1_hd	STD	497
	ao21d1_hd	STD	481
	ivd12_hd	STD	393
	ivd4_hd		STD	355
	clkxo2d2_hd	STD	333
	nr4d1_hd	STD	303
	ad2d1_hd	STD	278
	nd3d1_hd	STD	262
	nd4d1_hd	STD	209
	nr3d1_hd	STD	205
	fd3qd2_hd	STD	201
	nr2bd1_hd	STD	194
	or2d1_hd	STD	188
	fds2eqd1_hd	STD	179
	cglpd1_hd	STD	174
	nd2bd1_hd	STD	166
	scg4d1_hd	STD	144
	fd1eqd1_hd	STD	132
	scg6d1_hd	STD	131
	fd1qd1_hd	STD	117
	fad4_hd		STD	103
	ivd3_hd		STD	100
	ao211d1_hd	STD	95
	ivd6_hd		STD	93
	ivd8_hd		STD	91
	mx2d1_hd	STD	86
	scg13d1_hd	STD	83
	clknd2d4_hd	STD	75
	scg15d1_hd	STD	70
	nr2ad1_hd	STD	67
	oa22ad1_hd	STD	66
	scg14d1_hd	STD	59
	scg16d1_hd	STD	52
	scg17d1_hd	STD	46
	nd3bd1_hd	STD	42
	or4d1_hd	STD	42
	nr2d4_hd	STD	40
	clkxo2d1_hd	STD	39
	fd2d1_hd	STD	34
	scg20d1_hd	STD	32
	oa22d2_hd	STD	31
	or2d2_hd	STD	29
	ad4d1_hd	STD	28
	scg5d1_hd	STD	27
	scg22d1_hd	STD	25
	nr2d2_hd	STD	24
	xo3d1_hd	STD	23
	scg18d1_hd	STD	23
	oa21d2_hd	STD	23
	scg2d1_hd	STD	21
	fds2d1_hd	STD	20
	clknd2d2_hd	STD	20
	scg9d1_hd	STD	19
	ad3d1_hd	STD	18
	fd2qd2_hd	STD	18
	ad2d2_hd	STD	18
	oa211d2_hd	STD	16
	ivd16_hd	STD	16
	scg12d1_hd	STD	15
	scg10d1_hd	STD	14
	nr2d6_hd	STD	14
	ad2d4_hd	STD	12
	ao21d4_hd	STD	12
	scg20d2_hd	STD	12
	fd2qd4_hd	STD	11
	or3d1_hd	STD	11
	ao21d2_hd	STD	11
	scg21d1_hd	STD	10
	fds2eqd2_hd	STD	9
	mx2id1_hd	STD	9
	nr4d2_hd	STD	9
	nid4_hd		STD	8
	nid6_hd		STD	8
	nd2d2_hd	STD	7
	oa21d4_hd	STD	7
	fd1qd2_hd	STD	6
	ao22d2_hd	STD	6
	fd1eqd2_hd	STD	6
	scg11d1_hd	STD	5
	fad2_hd		STD	5
	scg22d2_hd	STD	5
	ivd20_hd	STD	5
	ao22ad1_hd	STD	4
	fj2d1_hd	STD	4
	xo2d2_hd	STD	4
	xo2d4_hd	STD	4
	ao22d4_hd	STD	4
	xn2d2_hd	STD	4
	nr3d2_hd	STD	3
	nid8_hd		STD	3
	scg8d1_hd	STD	3
	or2d4_hd	STD	3
	nd3d2_hd	STD	3
	nid16_hd	STD	3
	xo2d1_hd	STD	2
	mx4d1_hd	STD	2
	nd2d6_hd	STD	2
	or2d8_hd	STD	2
	or3d2_hd	STD	2
	nr4d4_hd	STD	2
	scg9d2_hd	STD	2
	clknd2d6_hd	STD	2
	fd3qd4_hd	STD	2
	nid3_hd		STD	2
	ivd24_hd	STD	2
	or2bd2_hd	STD	2
	oa31d1_hd	STD	1
	fds2d2_hd	STD	1
	oa32d1_hd	STD	1
	clkmx2d1_hd	STD	1
	nd2d4_hd	STD	1
	fd3d1_hd	STD	1
	ao31d1_hd	STD	1
	scg16d2_hd	STD	1
	scg13d2_hd	STD	1
	clknd2d1_hd	STD	1
	clkad2d1_hd	STD	1
	ad3d2_hd	STD	1
	nid12_hd	STD	1
	nr3ad1_hd	STD	1
	ad2bd4_hd	STD	1
	nid20_hd	STD	1
	nid24_hd	STD	1
	oa21d8_hd	STD	1
	scg2d4_hd	STD	1
	ft2d4_hd	STD	1
	ad2bd2_hd	STD	1
	scg6d2_hd	STD	1
	ad3d4_hd	STD	1
	iofillerh5_p	IO	48
	iofillerh10_p	IO	22
	vssoh_p		IO	12
	vdd33oph_p	IO	10
	vssiph_p	IO	8
	vdd12ih_p	IO	8
	phob12_p	IO	6
	vdd12ih_core_p	IO	5
	iofillerh30_p	IO	4
	phic_p		IO	3
	phbct12_p	IO	2
	phbct24_p	IO	1
	phis_p		IO	1
	=================================

Timing/Optimization Information:

Global Routing Information:
    layer MET1, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.40
    layer MET2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
    layer MET3, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
    layer MET4, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
    layer MET5, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
    layer MET6, dir Ver, min width = 0.44, min space = 0.44 pitch = 0.88
     
    Average gCell capacity  3.34	 on layer (1)	 MET1
    Average gCell capacity  5.61	 on layer (2)	 MET2
    Average gCell capacity  6.34	 on layer (3)	 MET3
    Average gCell capacity  5.95	 on layer (4)	 MET4
    Average gCell capacity  6.32	 on layer (5)	 MET5
    Average gCell capacity  0.00	 on layer (6)	 MET6
     
    Initial. Both Dirs: Overflow =    10 Max = 0 GRCs =    84 (0.03%)
    Initial. H routing: Overflow =     3 Max = 0 (GRCs = 28) GRCs =    28 (0.02%)
    Initial. V routing: Overflow =     7 Max = 0 (GRCs = 56) GRCs =    56 (0.04%)
     
    phase1. Both Dirs: Overflow =    10 Max = 0 GRCs =    84 (0.03%)
    phase1. H routing: Overflow =     3 Max = 0 (GRCs = 28) GRCs =    28 (0.02%)
    phase1. V routing: Overflow =     7 Max = 0 (GRCs = 56) GRCs =    56 (0.04%)
     
    phase2. Both Dirs: Overflow =    81 Max = 1 GRCs =   123 (0.04%)
    phase2. H routing: Overflow =    48 Max = 1 (GRCs = 45) GRCs =    58 (0.04%)
    phase2. V routing: Overflow =    33 Max = 1 (GRCs = 26) GRCs =    65 (0.04%)
     
    Total Wire Length = 319.94
    Layer MET1 wire length = 0.00
    Layer MET2 wire length = 0.00
    Layer MET3 wire length = 0.00
    Layer MET4 wire length = 319.94
    Layer MET5 wire length = 0.00
    Layer MET6 wire length = 0.00
    Total Number of Contacts = 245
    Via VIA12 count = 49
    Via VIA23 count = 49
    Via VIA34 count = 73
    Via VIA45 count = 74
    Via VIA56 count = 0
     
    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 2701

Track Assignment Information:
    Number of wires with overlap after iteration 0 = 264 of 374

    Number of wires with overlap after iteration 1 = 143 of 254

    Total MET1 wire length: 0.0
    Total MET2 wire length: 53.5
    Total MET3 wire length: 42.1
    Total MET4 wire length: 350.4
    Total MET5 wire length: 0.0
    Total MET6 wire length: 0.0
    Total wire length: 446.0

    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 2701

Detailed Routing Information:
    

    ---------- Detail route ----------

     
    Iteration 59: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	6
    	@@@@ Total number of instance ports with antenna violations =	1
     
    Iteration 60: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	5
    	@@@@ Total number of instance ports with antenna violations =	1
     
    Iteration 61: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	5
    	@@@@ Total number of instance ports with antenna violations =	1
     
    Iteration 62: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	7
    	@@@@ Total number of instance ports with antenna violations =	3
     
    Iteration 63: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	6
    	@@@@ Total number of instance ports with antenna violations =	1
     
    Elapsed real time: 0:00:06
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:05 total = 0:00:05
    Total Proc Memory(MB): 2774
     
    Cumulative run time upto current stage: Elapsed = 0:00:06 CPU = 0:00:05
     
    DR finished with 0 open nets, of which 0 are frozen
    DR finished with 3 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	3
    	Min-max layer : 1
    	Short : 2
    Total number of nets = 32595
    0 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 3
    Total number of antenna violations = 1
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:01
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:01 total = 0:00:01
    Total Proc Memory(MB): 2774
     
    Cumulative run time upto current stage: Elapsed = 0:00:07 CPU = 0:00:06
     
    Total Wire Length =                    1240367 micron
    Total Number of Contacts =             262809
    Total Number of Wires =                227946
    Total Number of PtConns =              2475
    Total Number of Routed Wires =       227946
    Total Routed Wire Length =           1239239 micron
    Total Number of Routed Contacts =       262809
    	Layer           MET1 :      58164 micron
    	Layer           MET2 :     358235 micron
    	Layer           MET3 :     558350 micron
    	Layer           MET4 :     265613 micron
    	Layer           MET5 :          5 micron
    	Layer           MET6 :          0 micron
    	Via            VIA45 :        918
    	Via        VIA45_1x2 :         58
    	Via        VIA45_2x1 :          1
    	Via            VIA34 :       4677
    	Via       VIA34(rot) :        145
    	Via        VIA34_2x1 :      26902
    	Via   VIA34(rot)_1x2 :         32
    	Via   VIA34(rot)_2x1 :         11
    	Via        VIA34_1x2 :       3532
    	Via            VIA23 :       3862
    	Via       VIA23(rot) :          7
    	Via        VIA23_1x2 :      76185
    	Via   VIA23(rot)_2x1 :         25
    	Via   VIA23(rot)_1x2 :        391
    	Via        VIA23_2x1 :      27587
    	Via            VIA12 :      77160
    	Via       VIA12(rot) :       3063
    	Via        VIA12_2x1 :       5728
    	Via   VIA12(rot)_1x2 :      11341
    	Via   VIA12(rot)_2x1 :       1914
    	Via        VIA12_1x2 :      19270
     
    Redundant via conversion report:
    --------------------------------

      Total optimized via conversion rate = 65.82% (172977 / 262809 vias)
     
        Layer VIA1       = 32.29% (38253  / 118476  vias)
            Weight 1     = 32.29% (38253   vias)
            Un-optimized = 67.71% (80223   vias)
        Layer VIA2       = 96.42% (104188 / 108057  vias)
            Weight 1     = 96.42% (104188  vias)
            Un-optimized =  3.58% (3869    vias)
        Layer VIA3       = 86.34% (30477  / 35299   vias)
            Weight 1     = 86.34% (30477   vias)
            Un-optimized = 13.66% (4822    vias)
        Layer VIA4       =  6.04% (59     / 977     vias)
            Weight 1     =  6.04% (59      vias)
            Un-optimized = 93.96% (918     vias)
     
      Total double via conversion rate    = 65.82% (172977 / 262809 vias)
     
        Layer VIA1       = 32.29% (38253  / 118476  vias)
        Layer VIA2       = 96.42% (104188 / 108057  vias)
        Layer VIA3       = 86.34% (30477  / 35299   vias)
        Layer VIA4       =  6.04% (59     / 977     vias)
     
      The optimized via conversion rate based on total routed via count = 65.82% (172977 / 262809 vias)
     
        Layer VIA1       = 32.29% (38253  / 118476  vias)
            Weight 1     = 32.29% (38253   vias)
            Un-optimized = 67.71% (80223   vias)
        Layer VIA2       = 96.42% (104188 / 108057  vias)
            Weight 1     = 96.42% (104188  vias)
            Un-optimized =  3.58% (3869    vias)
        Layer VIA3       = 86.34% (30477  / 35299   vias)
            Weight 1     = 86.34% (30477   vias)
            Un-optimized = 13.66% (4822    vias)
        Layer VIA4       =  6.04% (59     / 977     vias)
            Weight 1     =  6.04% (59      vias)
            Un-optimized = 93.96% (918     vias)
     

DRC information: 
      Short: 2 
      Min-max layer: 1 
      Antenna: 1 
      Total error number: 4

Ring Wiring Statistics:
    metal3 Wire Length(count):               4236.64(4)
    metal4 Wire Length(count):               4212.44(4)
    metal5 Wire Length(count):               2215.42(2)
    metal6 Wire Length(count):               2226.56(2)
  ==============================================
    Total Wire Length(count):               12891.06(12)
    Number of via3 Contacts:              8
    Number of via5 Contacts:              4
  ==============================================
    Total Number of Contacts:       12

Stripe Wiring Statistics:
    metal5 Wire Length(count):              50855.04(48)
    metal6 Wire Length(count):              50564.64(48)
  ==============================================
    Total Wire Length(count):              101419.68(96)
    Number of via3 Contacts:             96
    Number of via4 Contacts:            192
    Number of via5 Contacts:           1248
  ==============================================
    Total Number of Contacts:     1536

User Wiring Statistics:

PG follow-pin Wiring Statistics:
    metal1 Wire Length(count):             418208.21(628)
    metal5 Wire Length(count):                 63.68(301)
  ==============================================
    Total Wire Length(count):              418271.89(929)
    Number of via1 Contacts:           7199
    Number of via2 Contacts:           7142
    Number of via3 Contacts:           7142
    Number of via4 Contacts:           6692
    Number of via5 Contacts:           6359
  ==============================================
    Total Number of Contacts:    34534

Signal Wiring Statistics:
    metal1 Wire Length(count):              58140.05(3598)
    metal2 Wire Length(count):             357412.85(116856)
    metal3 Wire Length(count):             528972.72(75246)
    metal4 Wire Length(count):             231725.69(18897)
    metal5 Wire Length(count):                  5.34(1)
  ==============================================
    Total Wire Length(count):             1176256.65(214598)

      Mask Name      Contact Code    Number Of Contacts    Percentage
        via1           VIA12(2)             79752	       67.7
        via1_1x2       VIA12(2)             21150	       17.9
        via1_2x1       VIA12(2)             16981	       14.4
 Default via for layer via1:                   67.7%
 Yield-optmized via for layer via1:            32.3%

        via2           VIA23(4)              3201	       2.98
        via2_2x1       VIA23(4)             27970	       26.1
        via2_1x2       VIA23(4)             76181	         71
 Default via for layer via2:                   2.98%
 Yield-optmized via for layer via2:            97%

        via3           VIA34(6)               709	       2.28
        via3_1x2       VIA34(6)              3535	       11.3
        via3_2x1       VIA34(6)             26918	       86.4
 Default via for layer via3:                   2.28%
 Yield-optmized via for layer via3:            97.7%

        via4           VIA45(8)                 1	         50
        via4_1x2       VIA45(8)                 1	         50
 Default via for layer via4:                   50%
 Yield-optmized via for layer via4:            50%


 Double Via rate for all layers:           67.4%
  ==============================================
    Total Number of Contacts:    256399

  Horizontal/Vertical Wire Distribution:
    Layer      Hor. Wire (% of Hor.)     Ver. Wire (% of Ver.)
    metal1         58050.93 ( 9.61%)            89.12 ( 0.02%)
    metal2         15785.86 ( 2.61%)        341626.99 (59.71%)
    metal3        526711.24 (87.19%)          2261.48 ( 0.40%)
    metal4          3565.81 ( 0.59%)        228159.88 (39.88%)
    metal5             5.34 ( 0.00%)             0.00 ( 0.00%)
  ==============================================================
    Total         604119.18                 572137.47
1
********************************************************************************
                        Threshold Voltage Group Report                         

Vth Group                All                Blackbox           Non-blackbox
Name                    cells                cells                cells
********************************************************************************
undefined           30264 (100.00%)         43 (100.00%)      30221 (100.00%)   
********************************************************************************

Vth Group                All                Blackbox           Non-blackbox
Name                  cell area            cell area            cell area
********************************************************************************
undefined        92147.68 (100.00%)       0.00   (0.00%)   92147.68 (100.00%)   
********************************************************************************
1
Found antenna rule mode 1, diode mode 2:
	metal ratio 100, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer MET1: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET2: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET3: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET4: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 8000 50000}
	layer VIA1: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA2: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA3: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4
[ReportShielding: Start] Elapsed real time: 0:00:00 
[ReportShielding: Start] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ReportShielding: Start] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ReportShielding: Start] Total (MB): Used   70  Alloctr   72  Proc 2795 
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_a_e_reg/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_e_reg_1/n3)
Shielded 94% side-wall of (khu_sensor_top/w_CLOCK_HALF_G4B7I1)
Shielded 100% side-wall of (khu_sensor_top/w_CLOCK_HALF_G4B4I1)
Shielded 100% side-wall of (khu_sensor_top/w_CLOCK_HALF_G4B4I2)
Shielded 86% side-wall of (khu_sensor_top/w_CLOCK_HALF_G4B3I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_a_e_reg/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_b_reg/n3)
Shielded 94% side-wall of (khu_sensor_top/w_clk_p_G2B11I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_a_e_reg/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_reg/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_s_reg/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_a_e_reg_1/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_R_40/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_a_e_reg/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_R_41/n3)
Shielded 99% side-wall of (khu_sensor_top/w_clk_p_G2B10I1)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B10I2)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_R_42/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_a_e_reg/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_a_e_reg/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_b_reg/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_R_43/n3)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_a_reg_0/n3)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/uart_rx/clk_gate_r_Bit_Index_reg/n3)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/uart_tx/clk_gate_o_Tx_Serial_reg/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_b_reg/n3)
Shielded 64% side-wall of (khu_sensor_top/w_clk_p_G2B9I1)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B8I2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/n26)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B8I3)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B8I5)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B8I6)
Shielded 98% side-wall of (khu_sensor_top/w_clk_p_G2B7I2)
Shielded 99% side-wall of (khu_sensor_top/w_clk_p_G2B7I3)
Shielded 76% side-wall of (khu_sensor_top/w_clk_p_G2B6I1)
Shielded 97% side-wall of (khu_sensor_top/w_clk_p_G2B5I1)
Shielded 79% side-wall of (khu_sensor_top/w_clk_p_G2B4I1)
Shielded 100% side-wall of (khu_sensor_top/w_clk_p_G2B1I1)
Shielded 100% side-wall of (khu_sensor_top/CTS_clk_CTO_route_inv2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/ENCLK_G3B1I15)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n26)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/ENCLK_G3B1I13)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/ENCLK_G3B1I12)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/ENCLK_G3B1I14)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/ENCLK_G3B1I13)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/ENCLK_G3B1I12)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n22)
Shielded 98% side-wall of (khu_sensor_top/ads1292_filter/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/w_clk_p_G2B8I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_mult_3_AB_STB_reg/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/clk_gate_o_Y_DATA_reg_0/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_mult_3_A_reg_0/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_r_y_data_reg_0/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/w_clk_p_G2B8I4)
Shielded 100% side-wall of (khu_sensor_top/mpr121_controller/ENCLK_G3B1I12)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/n26)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/n2)
Shielded 91% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/n8)
Shielded 98% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/n20)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/n29)
Shielded 100% side-wall of (khu_sensor_top/mpr121_controller/ENCLK_G3B1I11)
Shielded 95% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I111)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/n21)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I110)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I19)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I18)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I17)
Shielded <1% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I16)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I15)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I14)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I13)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I12)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/n2)
Shielded 57% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/n22)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I11)
Shielded 79% side-wall of (khu_sensor_top/sensor_core/ENCLK_G5B1I1)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/ENCLK_G5B1I13)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/ENCLK_G5B1I12)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/ENCLK_G5B1I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/n22)
Shielded <1% side-wall of (khu_sensor_top/uart_controller/ENCLK_G5B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/n28)
Shielded <1% side-wall of (khu_sensor_top/ads1292_controller/spi_master/ENCLK_G3B1I12)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/spi_master/ENCLK_G3B1I11)
Shielded 45% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/n9)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/n15)
Shielded 84% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/n21)
Shielded <1% side-wall of (khu_sensor_top/ads1292_controller/spi_master/ENCLK_G3B1I1)
Shielded 36% side-wall of (khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/n3_G3B1I1)
Shielded 5% side-wall of (khu_sensor_top/ads1292_controller/clk_gate_r_ads_data_out_reg_0/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/clk_gate_r_ads_second_param_reg_0/n3)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/clk_gate_r_uart_clk_counter_reg/n3)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/clk_gate_r_ads_ch2_data_out_reg_0/n3)
Shielded <1% side-wall of (khu_sensor_top/sensor_core/clk_gate_o_ADS1292_FILTERED_DATA_ACK_reg/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/spi_master/clk_gate_r_SPI_Clk_Count_reg_0/n6)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_o_Z_reg_0/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_mult_A_reg/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_y_data_reg/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_y_data_reg/n1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/clk_gate_o_ADS1292_FILTERED_DATA_reg_0/n3)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/clk_gate_r_converter_i2f_a_reg_0/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/clk_gate_r_iir_notch_x_reg_0/n3)
Shielded 100% side-wall of (khu_sensor_top/mpr121_controller/clk_gate_o_MPR121_INIT_SET_reg/n3)
Shielded 100% side-wall of (khu_sensor_top/mpr121_controller/clk_gate_r_i2c_reg_data_in_reg_0/n3)
Shielded 27% side-wall of (khu_sensor_top/ads1292_filter/converter_f2i/ENCLK_G3B1I12)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_f2i/ENCLK_G3B1I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_f2i/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/n19)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/ENCLK_G5B1I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B2I15)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B1I15)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n24_G4B2I1)
Shielded 87% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n50_G4B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B1I13)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B1I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B2I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/ENCLK_G3B1I1)
Shielded 99% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/w_clk_p_G2B8I7)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n21)
Shielded 87% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/n3_G4B2I1)
Shielded 95% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/n13_G4B2I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/ENCLK_G3B1I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/w_clk_p_G2B8I8)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/ENCLK_G3B1I13)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/ENCLK_G3B1I12)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/ENCLK_G3B1I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n120)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/clk_gate_o_ADS1292_FILTERED_DATA_reg_0/n3_G3B1I1)
Shielded 18% side-wall of (khu_sensor_top/ads1292_filter/clk_gate_r_converter_i2f_a_reg_0/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/clk_gate_r_iir_notch_x_reg_0/n3_G3B1I1)
Shielded 97% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n4)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n24)
Shielded 96% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n54)
Shielded 27% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n57)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n80)
Shielded 83% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n101)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n113)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n1)
Shielded 100% side-wall of (khu_sensor_top/mpr121_controller/clk_gate_o_MPR121_INIT_SET_reg/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/mpr121_controller/clk_gate_r_i2c_reg_data_in_reg_0/n3_G3B1I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/n3)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/clk_gate_r_ads_data_out_reg_0/n3)
Shielded 100% side-wall of (khu_sensor_top/mpr121_controller/i2c_master/ENCLK_G3B1I12)
Shielded 100% side-wall of (khu_sensor_top/mpr121_controller/i2c_master/ENCLK_G3B1I11)
Shielded 90% side-wall of (khu_sensor_top/mpr121_controller/i2c_master/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/n10)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/clk_gate_r_ads_second_param_reg_0/n3_G5B1I1)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/clk_gate_r_uart_clk_counter_reg/n3_G5B1I1)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/clk_gate_r_ads_ch2_data_out_reg_0/n3_G5B1I1)
Shielded 18% side-wall of (khu_sensor_top/sensor_core/clk_gate_o_ADS1292_FILTERED_DATA_ACK_reg/n3_G5B1I1)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/uart_tx/ENCLK_G5B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/spi_master/clk_gate_r_SPI_Clk_Count_reg_0/n6_G3B1I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/converter_f2i/clk_gate_o_Z_reg_0/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/clk_gate_r_mult_A_reg/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/ENCLK_G3B1I16)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/ENCLK_G3B1I15)
Shielded 98% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/ENCLK_G3B1I14)
Shielded 45% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/ENCLK_G3B1I13)
Shielded 97% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/ENCLK_G3B1I11)
Shielded 13% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/ENCLK_G5B1I1)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/uart_tx/n142)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/ENCLK_G3B1I17)
Shielded <1% side-wall of (khu_sensor_top/uart_controller/n258)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/n260)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/n271)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/n327)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/ENCLK_G3B1I16)
Shielded 96% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/ENCLK_G3B1I15)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/n654)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/n656)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/n658)
Shielded <1% side-wall of (khu_sensor_top/sensor_core/n668)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/n679)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/n690)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/n700)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/n712)
Shielded <1% side-wall of (khu_sensor_top/sensor_core/n723)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/n737)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/n841)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/ENCLK_G3B1I14)
Shielded 99% side-wall of (khu_sensor_top/w_CLOCK_HALF)
Shielded 100% side-wall of (khu_sensor_top/sensor_core/n617)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/ENCLK_G3B1I12)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/ENCLK_G3B1I11)
Shielded 18% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/n2)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/ENCLK_G3B1I16)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/ENCLK_G3B1I15)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/ENCLK_G3B1I14)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/ENCLK_G3B1I13)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/ENCLK_G3B1I12)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/ENCLK_G3B1I11)
Shielded 100% side-wall of (khu_sensor_top/mpr121_controller/i2c_master/n606)
Shielded <1% side-wall of (khu_sensor_top/mpr121_controller/i2c_master/n621)
Shielded 100% side-wall of (khu_sensor_top/mpr121_controller/i2c_master/n630)
Shielded 100% side-wall of (khu_sensor_top/mpr121_controller/n231)
Shielded 100% side-wall of (khu_sensor_top/mpr121_controller/n241)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/ENCLK_G3B1I16)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/ENCLK_G3B1I15)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/ENCLK_G3B1I14)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/ENCLK_G3B1I13)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/ENCLK_G3B1I12)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/ENCLK_G3B1I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/ENCLK_G3B1I16)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/ENCLK_G3B1I15)
Shielded 99% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/ENCLK_G3B1I14)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/ENCLK_G3B1I13)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/ENCLK_G3B1I12)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/ENCLK_G3B1I11)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/n386)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/n418)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/n419)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/n420)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/ENCLK_G3B1I16)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/ENCLK_G3B1I15)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/ENCLK_G3B1I14)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/ENCLK_G3B1I13)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/ENCLK_G3B1I12)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/ENCLK_G3B1I11)
Shielded 88% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/ENCLK_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/ENCLK_G3B1I17)
Shielded 98% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/ENCLK_G3B1I16)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/ENCLK_G3B1I15)
Shielded 96% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/ENCLK_G3B1I14)
Shielded 98% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/ENCLK_G3B1I13)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/ENCLK_G3B1I12)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/ENCLK_G3B1I11)
Shielded 94% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_mult_3_AB_STB_reg/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/clk_gate_o_Y_DATA_reg_0/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_mult_3_A_reg_0/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_r_y_data_reg_0/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/ENCLK_G3B1I16)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/ENCLK_G3B1I15)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/ENCLK_G3B1I14)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/ENCLK_G3B1I13)
Shielded 84% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/ENCLK_G3B1I12)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/ENCLK_G3B1I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/ENCLK_G3B1I16)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/ENCLK_G3B1I15)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/ENCLK_G3B1I14)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/ENCLK_G3B1I13)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/ENCLK_G3B1I12)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/ENCLK_G3B1I11)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/ENCLK_G3B1I1)
Shielded 99% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/ENCLK_G3B1I17)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/ENCLK_G3B1I16)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/ENCLK_G3B1I15)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/ENCLK_G3B1I14)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/ENCLK_G3B1I13)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/ENCLK_G3B1I12)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/ENCLK_G3B1I11)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_a_reg_0/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/uart_rx/clk_gate_r_Bit_Index_reg/n3_G5B1I1)
Shielded 100% side-wall of (khu_sensor_top/uart_controller/uart_tx/clk_gate_o_Tx_Serial_reg/n3_G5B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_b_reg/n3_G3B1I1)
Shielded 12% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_a_e_reg/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_b_reg/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_R_43/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_a_e_reg/n3_G3B1I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_R_42/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_a_e_reg/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_R_41/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_a_e_reg/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_reg/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_a_s_reg/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_a_e_reg_1/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_R_40/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_a_e_reg/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_b_reg/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_a_e_reg/n3_G3B1I1)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_a_e_reg_1/n3_G3B1I1)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/n1530)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/n1414)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/n1439)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/n1467)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/n1494)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/n1497)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/n1498)
Shielded 75% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/add/n1528)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n1002)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n1027)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n1052)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n1054)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n1055)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n1087)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n1089)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n979)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/n1127)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/n1193)
Shielded 80% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/n1198)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/n1292)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n1160)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n1181)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n1206)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n1208)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n1209)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n1219)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/n1408)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/n1433)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/n1461)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/n1488)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/n1491)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/n1492)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/n1522)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_1/n1524)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/n1371)
Shielded 16% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/n1388)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/n1413)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/n1468)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/n1471)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/n1472)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/add_2/n1502)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/n1177)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/n1201)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/n1225)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/n1227)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/n1228)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/n1238)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_1/n1240)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/n1160)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/n1181)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/n1205)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/n1207)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/n1208)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_2/n1218)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/n1176)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/n1201)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/n1226)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/n1228)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/n1229)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/mult_3/n1239)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n2078)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n2147)
Shielded 77% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n2196)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n2211)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n2267)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_notch/n2369)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/n98)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/n67)
Shielded 95% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/n199)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/n1496)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/n1526)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/n1395)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/n1412)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/n1437)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/n1465)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/n1492)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/add/n1495)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/n309)
Shielded 94% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/n364)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/n430)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/n434)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/n1133)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/n1156)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/n1171)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/n1195)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/n1197)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/n1198)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/n1208)
Shielded 25% side-wall of (khu_sensor_top/ads1292_filter/iir_hpf/mult/n1210)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_f2i/n429)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/converter_f2i/n430)
Shielded <1% side-wall of (khu_sensor_top/ads1292_filter/converter_f2i/n455)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/n107)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/n123)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/n125)
Shielded 100% side-wall of (khu_sensor_top/ads1292_filter/n127)
Shielded <1% side-wall of (khu_sensor_top/ads1292_controller/spi_master/n151)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/spi_master/n139)
Shielded 13% side-wall of (khu_sensor_top/ads1292_controller/spi_master/n143)
Shielded 100% side-wall of (w_clk_p)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/n527)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/n532)
Shielded <1% side-wall of (khu_sensor_top/ads1292_controller/n534)
Shielded 100% side-wall of (khu_sensor_top/ads1292_controller/n562)
Shielded 383 nets with average ratio as follows.
	1) 86.70%		(total shield ratio/number of shielded nets)
	2) 94.22%		(total shield length/total shielded net length)
[ReportShielding: End] Elapsed real time: 0:00:02 
[ReportShielding: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ReportShielding: End] Stage (MB): Used   25  Alloctr   24  Proc    0 
[ReportShielding: End] Total (MB): Used   96  Alloctr   97  Proc 2795 
Warning: No pin objects matched 'clk_gate*' (SEL-004)
Information: Updating database...
Information: Updating top database 'khu_sensor_pad.CEL;1'. (MWDC-255)
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named khu_sensor_pad. (UIG-5)
Create error cell khu_sensor_pad_lvs.err ...

-- LVS START : --
Total area error in layer 0 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 1 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
ERROR : area  [(615.560,137.420), (615.820,137.620)]	0.0520 um sqr.
ERROR : area  [(1047.560,137.420), (1047.820,137.620)]	0.0520 um sqr.
ERROR : area  [(1262.380,751.560), (1262.580,751.820)]	0.0520 um sqr.
ERROR : area  [(137.420,1100.180), (137.620,1100.440)]	0.0520 um sqr.
ERROR : area  [(588.180,1262.380), (588.440,1262.580)]	0.0520 um sqr.
ERROR : area  [(940.180,1262.380), (940.440,1262.580)]	0.0520 um sqr.
ERROR : area  [(1204.180,1262.380), (1204.440,1262.580)]	0.0520 um sqr.
Total area error in layer 2 is 7.  Elapsed =    0:00:02, CPU =    0:00:01
Total area error in layer 3 is 0.  Elapsed =    0:00:02, CPU =    0:00:01
Total area error in layer 4 is 0.  Elapsed =    0:00:02, CPU =    0:00:02
Total area error in layer 5 is 0.  Elapsed =    0:00:02, CPU =    0:00:02
Total area error in layer 6 is 0.  Elapsed =    0:00:02, CPU =    0:00:02
Total area error in layer 7 is 0.  Elapsed =    0:00:02, CPU =    0:00:02
Total area error in layer 8 is 0.  Elapsed =    0:00:02, CPU =    0:00:02
Total area error in layer 9 is 0.  Elapsed =    0:00:02, CPU =    0:00:02
Total area error in layer 10 is 0.  Elapsed =    0:00:02, CPU =    0:00:02
Total area error in layer 11 is 0.  Elapsed =    0:00:02, CPU =    0:00:02
Total area error in layer 12 is 0.  Elapsed =    0:00:02, CPU =    0:00:02
Total area error in layer 13 is 0.  Elapsed =    0:00:02, CPU =    0:00:02
Total area error in layer 14 is 0.  Elapsed =    0:00:02, CPU =    0:00:02
Total area error in layer 15 is 0.  Elapsed =    0:00:02, CPU =    0:00:02
ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_21_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_23_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_20_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_12_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_18_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_4_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_22_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_17_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_15_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_14_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/uart_controller/uart_tx/async_rst_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_16_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_6_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_19_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_7_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_8_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_0_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/uart_controller/r_lstate_reg_1_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_10_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_9_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_1_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_2_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_11_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_13_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_5_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_3_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/spi_master/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_command_reg_4_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/sensor_core/r_uart_data_rx_reg_9_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_filter/converter_i2f/add_x_2/U2 CO doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/sensor_core/r_ads_lstate_reg_2_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_filter/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/uart_controller/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/sensor_core/r_ads_clk_counter_reg_0_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/uart_controller/async_rst_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/divider_by_2/o_CLK_DIV_2_reg QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/sensor_core/r_mpr_lstate_reg_0_ Q doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_filter/iir_hpf/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_filter/iir_notch/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_filter/async_rst_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_filter/iir_lpf/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_filter/iir_notch/async_rst_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_filter/iir_lpf/async_rst_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/sensor_core/r_mpr_lstate_reg_4_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/sensor_core/async_rst_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_filter/iir_hpf/async_rst_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/async_rstn_glitch_synchronizer/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_2_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_4_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_1_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_0_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_5_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_7_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_6_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_3_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_11_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_13_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_12_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_10_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_8_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_16_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_9_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_14_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_15_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst async_rstn_glitch_synchronizer/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst pad21 PO doesn't connect to any net.

ERROR : OUTPUT PortInst pad27 PO doesn't connect to any net.

ERROR : OUTPUT PortInst pad37 PO doesn't connect to any net.

ERROR : OUTPUT PortInst pad2 PO doesn't connect to any net.

ERROR : OUTPUT PortInst pad51 PO doesn't connect to any net.

ERROR : OUTPUT PortInst pad46 PO doesn't connect to any net.

ERROR : OUTPUT PortInst pad43 PO doesn't connect to any net.

ERROR : OUTPUT PortInst pad4 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad9 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad5 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad3 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad13 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad7 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad12 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad6 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad8 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad1 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad35 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad42 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad39 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad34 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad29 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad41 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad31 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad40 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad30 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad38 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad36 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad32 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad25 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad17 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad28 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad23 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad19 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad22 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad18 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad26 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad20 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad15 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad56 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad44 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad55 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad47 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad45 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad54 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad49 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad53 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad48 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad52 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad50 CDL doesn't connect to any net.

** Total Floating ports are 119.
** Total Floating Nets are 0.
** Total SHORT Nets are 0.
ERROR : Logical Net VDD is open.
	Node 32461 is in the region ((132,132),(1267,1267)).
	Node 24339 is in the region ((1201,438),(1211,440)).
	Total seperated nodes are 2.
	Potential connection region ((1200, 437), (1212, 441)).
** Total OPEN Nets are 1.
** Total Electrical Equivalent Error are 0.
** Total Must Joint Error are 0.

-- LVS END : --
Elapsed =    0:00:02, CPU =    0:00:02
Update error cell ...
Hierarchical pad insertion...
Information: The orientation of Library cell "iofillerh30_p" is "E". (APLUI-043)
Information: The orientation of Library cell "iofillerh10_p" is "E". (APLUI-043)
Information: The orientation of Library cell "iofillerh5_p" is "E". (APLUI-043)
WARNING : Cannot find filler cells for bottom gap (257000 0) (260000 0)
WARNING : Cannot find filler cells for bottom gap (405000 0) (408000 0)
WARNING : Cannot find filler cells for bottom gap (473000 0) (476000 0)
WARNING : Cannot find filler cells for bottom gap (541000 0) (544000 0)
WARNING : Cannot find filler cells for bottom gap (609000 0) (612000 0)
WARNING : Cannot find filler cells for bottom gap (757000 0) (760000 0)
WARNING : Cannot find filler cells for bottom gap (825000 0) (828000 0)
WARNING : Cannot find filler cells for bottom gap (973000 0) (976000 0)
WARNING : Cannot find filler cells for bottom gap (1041000 0) (1044000 0)
WARNING : Cannot find filler cells for bottom gap (1144000 0) (1148000 0)
WARNING : Cannot find filler cells for top gap (257000 1400000) (260000 1400000)
WARNING : Cannot find filler cells for top gap (325000 1400000) (328000 1400000)
WARNING : Cannot find filler cells for top gap (393000 1400000) (396000 1400000)
WARNING : Cannot find filler cells for top gap (461000 1400000) (464000 1400000)
WARNING : Cannot find filler cells for top gap (529000 1400000) (532000 1400000)
WARNING : Cannot find filler cells for top gap (677000 1400000) (680000 1400000)
WARNING : Cannot find filler cells for top gap (745000 1400000) (748000 1400000)
WARNING : Cannot find filler cells for top gap (813000 1400000) (816000 1400000)
WARNING : Cannot find filler cells for top gap (881000 1400000) (884000 1400000)
WARNING : Cannot find filler cells for top gap (1029000 1400000) (1032000 1400000)
WARNING : Cannot find filler cells for top gap (1147000 1400000) (1148000 1400000)
WARNING : Cannot find filler cells for left gap (0 337000) (0 340000)
WARNING : Cannot find filler cells for left gap (0 405000) (0 408000)
WARNING : Cannot find filler cells for left gap (0 633000) (0 636000)
WARNING : Cannot find filler cells for left gap (0 701000) (0 704000)
WARNING : Cannot find filler cells for left gap (0 769000) (0 772000)
WARNING : Cannot find filler cells for left gap (0 837000) (0 840000)
WARNING : Cannot find filler cells for left gap (0 905000) (0 908000)
WARNING : Cannot find filler cells for left gap (0 973000) (0 976000)
WARNING : Cannot find filler cells for left gap (0 1041000) (0 1044000)
WARNING : Cannot find filler cells for left gap (0 1144000) (0 1148000)
WARNING : Cannot find filler cells for right gap (1400000 257000) (1400000 260000)
WARNING : Cannot find filler cells for right gap (1400000 325000) (1400000 328000)
WARNING : Cannot find filler cells for right gap (1400000 393000) (1400000 396000)
WARNING : Cannot find filler cells for right gap (1400000 461000) (1400000 464000)
WARNING : Cannot find filler cells for right gap (1400000 609000) (1400000 612000)
WARNING : Cannot find filler cells for right gap (1400000 677000) (1400000 680000)
WARNING : Cannot find filler cells for right gap (1400000 745000) (1400000 748000)
WARNING : Cannot find filler cells for right gap (1400000 893000) (1400000 896000)
WARNING : Cannot find filler cells for right gap (1400000 961000) (1400000 964000)
WARNING : Cannot find filler cells for right gap (1400000 1029000) (1400000 1032000)
WARNING : Cannot find filler cells for right gap (1400000 1147000) (1400000 1148000)
.... total of 0 pad filler inserted
Generating description for top level cell.
Processing module ads1292_controller_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_spi_master_3
Processing module SNPS_CLOCK_GATE_HIGH_spi_master_2
Processing module SNPS_CLOCK_GATE_HIGH_spi_master_1
Processing module SNPS_CLOCK_GATE_HIGH_spi_master_0
Processing module spi_master_DW01_inc_0
Processing module async_rstn_synchronizer_0
Processing module spi_master
Processing module async_rstn_synchronizer_1
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_7
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_6
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_5
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_4
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_3
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_2
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_1
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_0
Processing module ads1292_controller
Processing module ads1292_filter_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_converter_f2i_3
Processing module SNPS_CLOCK_GATE_HIGH_converter_f2i_2
Processing module SNPS_CLOCK_GATE_HIGH_converter_f2i_1
Processing module SNPS_CLOCK_GATE_HIGH_converter_f2i_0
Processing module converter_f2i_DP_OP_17_124_5628_0
Processing module converter_f2i_DP_OP_16_123_4860_0
Processing module converter_f2i_DW01_sub_0
Processing module converter_f2i
Processing module SNPS_CLOCK_GATE_HIGH_iir_hpf_3
Processing module SNPS_CLOCK_GATE_HIGH_iir_hpf_2
Processing module SNPS_CLOCK_GATE_HIGH_iir_hpf_1
Processing module SNPS_CLOCK_GATE_HIGH_iir_hpf_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_0
Processing module float_multiplier_0_DW_mult_uns_1
Processing module float_multiplier_0_DP_OP_119_173_3501_0
Processing module float_multiplier_0_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_9
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_1
Processing module float_multiplier_0
Processing module float_adder_0_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_0
Processing module float_adder_0_DW_cmp_6
Processing module float_adder_0_DP_OP_46_224_9810_0
Processing module float_adder_0_DP_OP_139_212_6578_0
Processing module float_adder_0_DP_OP_125_136_9258_0
Processing module float_adder_0_DP_OP_124_135_3630_0
Processing module float_adder_0_DP_OP_128_133_6503_0
Processing module float_adder_0_DP_OP_127_132_7863_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_11
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_7
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_6
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_5
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_4
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_3
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_2
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_1
Processing module float_adder_0
Processing module async_rst_synchronizer_0
Processing module async_rstn_synchronizer_2
Processing module iir_hpf
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_0
Processing module float_multiplier_1_DW_mult_uns_1
Processing module float_multiplier_1_DP_OP_119_180_3191_0
Processing module float_multiplier_1_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_9
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_1
Processing module float_multiplier_1
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_0
Processing module float_multiplier_2_DW_mult_uns_1
Processing module float_multiplier_2_DP_OP_119_187_9062_0
Processing module float_multiplier_2_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_9
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_1
Processing module float_multiplier_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_0
Processing module float_multiplier_3_DW_mult_uns_1
Processing module float_multiplier_3_DP_OP_119_194_7833_0
Processing module float_multiplier_3_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_9
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_1
Processing module float_multiplier_3
Processing module float_adder_1_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_0
Processing module float_adder_1_DW_cmp_6
Processing module float_adder_1_DP_OP_46_228_9786_0
Processing module float_adder_1_DP_OP_139_215_3862_0
Processing module float_adder_1_DP_OP_125_151_7776_0
Processing module float_adder_1_DP_OP_124_150_2934_0
Processing module float_adder_1_DP_OP_128_148_9478_0
Processing module float_adder_1_DP_OP_127_147_5666_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_11
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_7
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_6
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_5
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_4
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_3
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_2
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_1
Processing module float_adder_1
Processing module float_adder_2_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_0
Processing module float_adder_2_DW_cmp_6
Processing module float_adder_2_DP_OP_46_232_75_0
Processing module float_adder_2_DP_OP_139_218_18_0
Processing module float_adder_2_DP_OP_125_157_130_0
Processing module float_adder_2_DP_OP_124_156_2886_0
Processing module float_adder_2_DP_OP_128_154_1832_0
Processing module float_adder_2_DP_OP_127_153_5618_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_11
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_7
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_6
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_5
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_4
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_3
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_2
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_1
Processing module float_adder_2
Processing module async_rst_synchronizer_1
Processing module async_rstn_synchronizer_3
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_8
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_7
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_6
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_5
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_4
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_3
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_2
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_1
Processing module iir_notch
Processing module async_rst_synchronizer_2
Processing module async_rstn_synchronizer_4
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_4
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_3
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_2
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_1
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_0
Processing module float_multiplier_4_DW_mult_uns_1
Processing module float_multiplier_4_DP_OP_119_201_9179_0
Processing module float_multiplier_4_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_9
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_1
Processing module float_multiplier_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_0
Processing module float_multiplier_5_DW_mult_uns_1
Processing module float_multiplier_5_DP_OP_119_208_9725_0
Processing module float_multiplier_5_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_9
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_1
Processing module float_multiplier_5
Processing module float_adder_3_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_0
Processing module float_adder_3_DW_cmp_6
Processing module float_adder_3_DP_OP_46_236_7011_0
Processing module float_adder_3_DP_OP_139_221_5626_0
Processing module float_adder_3_DP_OP_125_169_7074_0
Processing module float_adder_3_DP_OP_124_168_2670_0
Processing module float_adder_3_DP_OP_128_166_4319_0
Processing module float_adder_3_DP_OP_127_165_6903_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_11
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_7
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_6
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_5
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_4
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_3
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_2
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_1
Processing module float_adder_3
Processing module iir_lpf
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_4
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_3
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_2
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_1
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_0
Processing module converter_i2f_DP_OP_47_125_1108_0
Processing module converter_i2f_DW01_sub_0
Processing module converter_i2f_DW01_inc_0
Processing module converter_i2f
Processing module async_rst_synchronizer_3
Processing module async_rstn_synchronizer_5
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_7
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_6
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_5
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_4
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_3
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_2
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_1
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_0
Processing module ads1292_filter
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_4
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_3
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_2
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_1
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_0
Processing module mpr121_controller_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_i2c_master_3
Processing module SNPS_CLOCK_GATE_HIGH_i2c_master_1
Processing module SNPS_CLOCK_GATE_HIGH_i2c_master_0
Processing module i2c_master_DW01_dec_0
Processing module async_rstn_synchronizer_6
Processing module i2c_master
Processing module async_rstn_synchronizer_7
Processing module mpr121_controller
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_5
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_4
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_3
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_2
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_1
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_0
Processing module async_rst_synchronizer_4
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_13
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_12
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_11
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_10
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_9
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_8
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_7
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_6
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_39
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_23
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_22
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_19
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_17
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_16
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_15
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_14
Processing module sensor_core
Processing module SNPS_CLOCK_GATE_HIGH_uart_controller_3
Processing module SNPS_CLOCK_GATE_HIGH_uart_controller_2
Processing module SNPS_CLOCK_GATE_HIGH_uart_controller_1
Processing module SNPS_CLOCK_GATE_HIGH_uart_controller_0
Processing module SNPS_CLOCK_GATE_HIGH_uart_rx_0
Processing module uart_rx_DW01_inc_0
Processing module async_rst_synchronizer_5
Processing module uart_rx
Processing module SNPS_CLOCK_GATE_HIGH_uart_tx_1
Processing module SNPS_CLOCK_GATE_HIGH_uart_tx_0
Processing module uart_tx_DW01_inc_0
Processing module async_rst_synchronizer_6
Processing module uart_tx
Processing module async_rstn_synchronizer_8
Processing module async_rst_synchronizer
Processing module uart_controller
Processing module divider_by_2
Processing module async_rstn_synchronizer_9
Processing module async_rstn_glitch_synchronizer_0
Processing module khu_sensor_top
Processing module async_rstn_synchronizer
Processing module async_rstn_glitch_synchronizer
Processing module khu_sensor_pad
Elapsed =    0:00:01, CPU =    0:00:00
Write verilog completed successfully.
Generating description for top level cell.
Processing module ads1292_controller_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_spi_master_3
Processing module SNPS_CLOCK_GATE_HIGH_spi_master_2
Processing module SNPS_CLOCK_GATE_HIGH_spi_master_1
Processing module SNPS_CLOCK_GATE_HIGH_spi_master_0
Processing module spi_master_DW01_inc_0
Processing module async_rstn_synchronizer_0
Processing module spi_master
Processing module async_rstn_synchronizer_1
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_7
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_6
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_5
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_4
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_3
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_2
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_1
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_0
Processing module ads1292_controller
Processing module ads1292_filter_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_converter_f2i_3
Processing module SNPS_CLOCK_GATE_HIGH_converter_f2i_2
Processing module SNPS_CLOCK_GATE_HIGH_converter_f2i_1
Processing module SNPS_CLOCK_GATE_HIGH_converter_f2i_0
Processing module converter_f2i_DP_OP_17_124_5628_0
Processing module converter_f2i_DP_OP_16_123_4860_0
Processing module converter_f2i_DW01_sub_0
Processing module converter_f2i
Processing module SNPS_CLOCK_GATE_HIGH_iir_hpf_3
Processing module SNPS_CLOCK_GATE_HIGH_iir_hpf_2
Processing module SNPS_CLOCK_GATE_HIGH_iir_hpf_1
Processing module SNPS_CLOCK_GATE_HIGH_iir_hpf_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_0
Processing module float_multiplier_0_DW_mult_uns_1
Processing module float_multiplier_0_DP_OP_119_173_3501_0
Processing module float_multiplier_0_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_9
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_1
Processing module float_multiplier_0
Processing module float_adder_0_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_0
Processing module float_adder_0_DW_cmp_6
Processing module float_adder_0_DP_OP_46_224_9810_0
Processing module float_adder_0_DP_OP_139_212_6578_0
Processing module float_adder_0_DP_OP_125_136_9258_0
Processing module float_adder_0_DP_OP_124_135_3630_0
Processing module float_adder_0_DP_OP_128_133_6503_0
Processing module float_adder_0_DP_OP_127_132_7863_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_11
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_7
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_6
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_5
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_4
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_3
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_2
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_1
Processing module float_adder_0
Processing module async_rst_synchronizer_0
Processing module async_rstn_synchronizer_2
Processing module iir_hpf
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_0
Processing module float_multiplier_1_DW_mult_uns_1
Processing module float_multiplier_1_DP_OP_119_180_3191_0
Processing module float_multiplier_1_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_9
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_1
Processing module float_multiplier_1
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_0
Processing module float_multiplier_2_DW_mult_uns_1
Processing module float_multiplier_2_DP_OP_119_187_9062_0
Processing module float_multiplier_2_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_9
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_1
Processing module float_multiplier_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_0
Processing module float_multiplier_3_DW_mult_uns_1
Processing module float_multiplier_3_DP_OP_119_194_7833_0
Processing module float_multiplier_3_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_9
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_1
Processing module float_multiplier_3
Processing module float_adder_1_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_0
Processing module float_adder_1_DW_cmp_6
Processing module float_adder_1_DP_OP_46_228_9786_0
Processing module float_adder_1_DP_OP_139_215_3862_0
Processing module float_adder_1_DP_OP_125_151_7776_0
Processing module float_adder_1_DP_OP_124_150_2934_0
Processing module float_adder_1_DP_OP_128_148_9478_0
Processing module float_adder_1_DP_OP_127_147_5666_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_11
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_7
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_6
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_5
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_4
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_3
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_2
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_1
Processing module float_adder_1
Processing module float_adder_2_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_0
Processing module float_adder_2_DW_cmp_6
Processing module float_adder_2_DP_OP_46_232_75_0
Processing module float_adder_2_DP_OP_139_218_18_0
Processing module float_adder_2_DP_OP_125_157_130_0
Processing module float_adder_2_DP_OP_124_156_2886_0
Processing module float_adder_2_DP_OP_128_154_1832_0
Processing module float_adder_2_DP_OP_127_153_5618_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_11
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_7
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_6
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_5
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_4
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_3
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_2
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_1
Processing module float_adder_2
Processing module async_rst_synchronizer_1
Processing module async_rstn_synchronizer_3
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_8
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_7
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_6
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_5
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_4
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_3
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_2
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_1
Processing module iir_notch
Processing module async_rst_synchronizer_2
Processing module async_rstn_synchronizer_4
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_4
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_3
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_2
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_1
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_0
Processing module float_multiplier_4_DW_mult_uns_1
Processing module float_multiplier_4_DP_OP_119_201_9179_0
Processing module float_multiplier_4_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_9
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_1
Processing module float_multiplier_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_0
Processing module float_multiplier_5_DW_mult_uns_1
Processing module float_multiplier_5_DP_OP_119_208_9725_0
Processing module float_multiplier_5_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_9
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_1
Processing module float_multiplier_5
Processing module float_adder_3_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_0
Processing module float_adder_3_DW_cmp_6
Processing module float_adder_3_DP_OP_46_236_7011_0
Processing module float_adder_3_DP_OP_139_221_5626_0
Processing module float_adder_3_DP_OP_125_169_7074_0
Processing module float_adder_3_DP_OP_124_168_2670_0
Processing module float_adder_3_DP_OP_128_166_4319_0
Processing module float_adder_3_DP_OP_127_165_6903_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_11
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_7
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_6
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_5
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_4
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_3
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_2
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_1
Processing module float_adder_3
Processing module iir_lpf
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_4
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_3
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_2
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_1
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_0
Processing module converter_i2f_DP_OP_47_125_1108_0
Processing module converter_i2f_DW01_sub_0
Processing module converter_i2f_DW01_inc_0
Processing module converter_i2f
Processing module async_rst_synchronizer_3
Processing module async_rstn_synchronizer_5
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_7
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_6
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_5
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_4
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_3
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_2
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_1
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_0
Processing module ads1292_filter
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_4
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_3
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_2
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_1
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_0
Processing module mpr121_controller_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_i2c_master_3
Processing module SNPS_CLOCK_GATE_HIGH_i2c_master_1
Processing module SNPS_CLOCK_GATE_HIGH_i2c_master_0
Processing module i2c_master_DW01_dec_0
Processing module async_rstn_synchronizer_6
Processing module i2c_master
Processing module async_rstn_synchronizer_7
Processing module mpr121_controller
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_5
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_4
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_3
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_2
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_1
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_0
Processing module async_rst_synchronizer_4
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_13
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_12
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_11
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_10
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_9
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_8
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_7
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_6
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_39
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_23
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_22
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_19
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_17
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_16
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_15
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_14
Processing module sensor_core
Processing module SNPS_CLOCK_GATE_HIGH_uart_controller_3
Processing module SNPS_CLOCK_GATE_HIGH_uart_controller_2
Processing module SNPS_CLOCK_GATE_HIGH_uart_controller_1
Processing module SNPS_CLOCK_GATE_HIGH_uart_controller_0
Processing module SNPS_CLOCK_GATE_HIGH_uart_rx_0
Processing module uart_rx_DW01_inc_0
Processing module async_rst_synchronizer_5
Processing module uart_rx
Processing module SNPS_CLOCK_GATE_HIGH_uart_tx_1
Processing module SNPS_CLOCK_GATE_HIGH_uart_tx_0
Processing module uart_tx_DW01_inc_0
Processing module async_rst_synchronizer_6
Processing module uart_tx
Processing module async_rstn_synchronizer_8
Processing module async_rst_synchronizer
Processing module uart_controller
Processing module divider_by_2
Processing module async_rstn_synchronizer_9
Processing module async_rstn_glitch_synchronizer_0
Processing module khu_sensor_top
Processing module async_rstn_synchronizer
Processing module async_rstn_glitch_synchronizer
Processing module khu_sensor_pad
Elapsed =    0:00:01, CPU =    0:00:00
Write verilog completed successfully.
Warning: No Fill/Notch/Gap cell would be output! (MWSTRM-082)
The layer map file <./TECH/layer.map> specified through -map_layer is used during stream out!
Outputting Cell khu_sensor_pad.CEL
Warning: Please close or open the cell (khu_sensor_pad) in read-only mode. (MWSTRM-023)
====> TOTAL CELLS OUTPUT: 1 <====
Outputting Contact $$VIA12
Outputting Contact $$VIA23
Outputting Contact $$VIA34
Outputting Contact $$VIA45
Outputting Contact $$VIA56_400_400_2_3
Outputting Contact $$VIA45_400_400_3_2
Outputting Contact $$VIA45_400_400_2_3
Outputting Contact $$VIA56_400_400_39_2
Outputting Contact $$VIA56_400_400_44_2
Outputting Contact $$VIA34_400_400_3_3
Outputting Contact $$VIA34_400_400_2_3
Outputting Contact $$VIA34_400_400_40_2
Outputting Contact $$VIA34_400_400_45_2
Outputting Contact $$VIA34_400_400_2_40
Outputting Contact $$VIA34_400_400_2_45
Outputting Contact $$VIA34_400_400_3_40
Outputting Contact $$VIA34_400_400_3_45
Outputting Contact $$VIA45_400_400_40_2
Outputting Contact $$VIA45_400_400_2_40
Outputting Contact $$VIA45_400_400_2_45
Outputting Contact $$VIA45_400_400_45_2
Outputting Contact $$FVIA23_480_480_2_33
Outputting Contact $$FVIA23_480_480_2_37
Outputting Contact $$FVIA23_480_480_33_2
Outputting Contact $$FVIA23_480_480_37_2
Outputting Contact $$VIA56_400_400_2_2
Outputting Contact $$VIA56_400_400_2_1
Outputting Contact $$VIA45_400_400_3_1
Outputting Contact $$VIA45_400_400_2_1
Outputting Contact $$VIA34_400_400_3_1
Outputting Contact $$VIA23_400_400_3_1
Outputting Contact $$FVIA23_480_480_33_3
Outputting Contact $$FVIA23_480_480_37_3
Outputting Contact $$FVIA23_480_480_3_33
Outputting Contact $$FVIA34_480_480_33_3
Outputting Contact $$FVIA34_480_480_37_3
Outputting Contact $$FVIA12_480_480_3_1
Outputting Contact $$VIA12_400_400_3_1
Outputting Contact $$FVIA23_480_480_3_37
Outputting Contact $$VIA45_400_400_1_2
Outputting Contact $$VIA34_400_400_1_2
Outputting Contact $$VIA12_400_400_1_2
Outputting Contact $$VIA23_400_400_2_1
Outputting Contact $$VIA12_400_400_2_1
Outputting Contact $$VIA34_400_400_2_1
Outputting Contact $$VIA23_400_400_1_2
write_gds completed successfully!
Warning: No Fill/Notch/Gap cell would be output! (MWSTRM-082)
The layer map file <./TECH/layer.map> specified through -map_layer is used during stream out!
Outputting Cell phic_p.CEL
Outputting Cell ivd1_hd.CEL
Outputting Cell ivd2_hd.CEL
Outputting Cell ivd3_hd.CEL
Outputting Cell ivd4_hd.CEL
Outputting Cell ivd6_hd.CEL
Outputting Cell ivd8_hd.CEL
Outputting Cell fd2d1_hd.CEL
Outputting Cell fd3d1_hd.CEL
Outputting Cell phis_p.CEL
Outputting Cell fj2d1_hd.CEL
Outputting Cell nid1_hd.CEL
Outputting Cell nid2_hd.CEL
Outputting Cell nid3_hd.CEL
Outputting Cell nid4_hd.CEL
Outputting Cell nid6_hd.CEL
Outputting Cell nid8_hd.CEL
Outputting Cell ft2d4_hd.CEL
Outputting Cell ao21d1_hd.CEL
Outputting Cell ao22d1_hd.CEL
Outputting Cell ao31d1_hd.CEL
Outputting Cell ao21d2_hd.CEL
Outputting Cell ao22d2_hd.CEL
Outputting Cell ao21d4_hd.CEL
Outputting Cell ao22d4_hd.CEL
Outputting Cell iofillerh5_p.CEL
Outputting Cell ivd20_hd.CEL
Outputting Cell ivd12_hd.CEL
Outputting Cell ivd24_hd.CEL
Outputting Cell ivd16_hd.CEL
Outputting Cell nd2d1_hd.CEL
Outputting Cell nd3d1_hd.CEL
Outputting Cell nd2d2_hd.CEL
Outputting Cell nd4d1_hd.CEL
Outputting Cell nd3d2_hd.CEL
Outputting Cell nd2d4_hd.CEL
Outputting Cell nid20_hd.CEL
Outputting Cell nd2d6_hd.CEL
Outputting Cell nid12_hd.CEL
Outputting Cell nid24_hd.CEL
Outputting Cell ad2bd2_hd.CEL
Outputting Cell nid16_hd.CEL
Outputting Cell ad2bd4_hd.CEL
Outputting Cell mx2d1_hd.CEL
Outputting Cell nr2d1_hd.CEL
Outputting Cell nr3d1_hd.CEL
Outputting Cell mx4d1_hd.CEL
Outputting Cell nr2d2_hd.CEL
Outputting Cell nr4d1_hd.CEL
Outputting Cell nr3d2_hd.CEL
Outputting Cell nr4d2_hd.CEL
Outputting Cell nr2d4_hd.CEL
Outputting Cell ao211d1_hd.CEL
Outputting Cell nr2d6_hd.CEL
Outputting Cell nr4d4_hd.CEL
Outputting Cell or2d1_hd.CEL
Outputting Cell or3d1_hd.CEL
Outputting Cell or2d2_hd.CEL
Outputting Cell or4d1_hd.CEL
Outputting Cell or3d2_hd.CEL
Outputting Cell iofillerh10_p.CEL
Outputting Cell or2d4_hd.CEL
Outputting Cell iofillerh30_p.CEL
Outputting Cell or2d8_hd.CEL
Outputting Cell phob12_p.CEL
Outputting Cell oa21d1_hd.CEL
Outputting Cell oa22d1_hd.CEL
Outputting Cell oa31d1_hd.CEL
Outputting Cell oa21d2_hd.CEL
Outputting Cell oa32d1_hd.CEL
Outputting Cell oa22d2_hd.CEL
Outputting Cell fd1qd1_hd.CEL
Outputting Cell oa21d4_hd.CEL
Outputting Cell fd2qd1_hd.CEL
Outputting Cell fd1qd2_hd.CEL
Outputting Cell fd3qd1_hd.CEL
Outputting Cell fd2qd2_hd.CEL
Outputting Cell fds2d1_hd.CEL
Outputting Cell fd3qd2_hd.CEL
Outputting Cell fd2qd4_hd.CEL
Outputting Cell fds2d2_hd.CEL
Outputting Cell oa21d8_hd.CEL
Outputting Cell fd3qd4_hd.CEL
Outputting Cell ao22ad1_hd.CEL
Outputting Cell xn2d1_hd.CEL
Outputting Cell xo2d1_hd.CEL
Outputting Cell xn2d2_hd.CEL
Outputting Cell xo3d1_hd.CEL
Outputting Cell xo2d2_hd.CEL
Outputting Cell xo2d4_hd.CEL
Outputting Cell cglpd1_hd.CEL
Outputting Cell nd2bd1_hd.CEL
Outputting Cell nd3bd1_hd.CEL
Outputting Cell oa211d1_hd.CEL
Outputting Cell oa211d2_hd.CEL
Outputting Cell vssoh_p.CEL
Outputting Cell nr2ad1_hd.CEL
Outputting Cell nr2bd1_hd.CEL
Outputting Cell nr3ad1_hd.CEL
Outputting Cell mx2id1_hd.CEL
Outputting Cell or2bd2_hd.CEL
Outputting Cell scg2d1_hd.CEL
Outputting Cell scg2d2_hd.CEL
Outputting Cell scg4d1_hd.CEL
Outputting Cell phbct12_p.CEL
Outputting Cell scg5d1_hd.CEL
Outputting Cell scg2d4_hd.CEL
Outputting Cell scg6d1_hd.CEL
Outputting Cell phbct24_p.CEL
Outputting Cell scg6d2_hd.CEL
Outputting Cell scg8d1_hd.CEL
Outputting Cell scg9d1_hd.CEL
Outputting Cell scg9d2_hd.CEL
Outputting Cell oa22ad1_hd.CEL
Outputting Cell fd1eqd1_hd.CEL
Outputting Cell fd1eqd2_hd.CEL
Outputting Cell vdd12ih_p.CEL
Outputting Cell scg10d1_hd.CEL
Outputting Cell scg20d1_hd.CEL
Outputting Cell scg11d1_hd.CEL
Outputting Cell scg12d1_hd.CEL
Outputting Cell scg21d1_hd.CEL
Outputting Cell scg20d2_hd.CEL
Outputting Cell scg13d1_hd.CEL
Outputting Cell scg22d1_hd.CEL
Outputting Cell scg14d1_hd.CEL
Outputting Cell scg13d2_hd.CEL
Outputting Cell scg22d2_hd.CEL
Outputting Cell scg15d1_hd.CEL
Outputting Cell scg16d1_hd.CEL
Outputting Cell scg17d1_hd.CEL
Outputting Cell scg16d2_hd.CEL
Outputting Cell scg18d1_hd.CEL
Outputting Cell vdd12ih_core_p.CEL
Outputting Cell vssiph_p.CEL
Outputting Cell clkad2d1_hd.CEL
Outputting Cell clknd2d1_hd.CEL
Outputting Cell clknd2d2_hd.CEL
Outputting Cell clknd2d4_hd.CEL
Outputting Cell clknd2d6_hd.CEL
Outputting Cell clkmx2d1_hd.CEL
Outputting Cell khu_sensor_pad.CEL
Warning: Please close or open the cell (khu_sensor_pad) in read-only mode. (MWSTRM-023)
Outputting Cell clkxo2d1_hd.CEL
Outputting Cell clkxo2d2_hd.CEL
Outputting Cell fds2eqd1_hd.CEL
Outputting Cell fds2eqd2_hd.CEL
Outputting Cell vdd33oph_p.CEL
Outputting Cell fad1_hd.CEL
Outputting Cell fad2_hd.CEL
Outputting Cell fad4_hd.CEL
Outputting Cell had1_hd.CEL
Outputting Cell ad2d1_hd.CEL
Outputting Cell ad3d1_hd.CEL
Outputting Cell ad2d2_hd.CEL
Outputting Cell ad4d1_hd.CEL
Outputting Cell ad3d2_hd.CEL
Outputting Cell ad2d4_hd.CEL
Outputting Cell ad3d4_hd.CEL
====> TOTAL CELLS OUTPUT: 158 <====
Outputting Contact $$VIA12
Outputting Contact $$VIA23
Outputting Contact $$VIA34
Outputting Contact $$VIA45
Outputting Contact $$VIA56_400_400_2_3
Outputting Contact $$VIA45_400_400_3_2
Outputting Contact $$VIA45_400_400_2_3
Outputting Contact $$VIA56_400_400_39_2
Outputting Contact $$VIA56_400_400_44_2
Outputting Contact $$VIA34_400_400_3_3
Outputting Contact $$VIA34_400_400_2_3
Outputting Contact $$VIA34_400_400_40_2
Outputting Contact $$VIA34_400_400_45_2
Outputting Contact $$VIA34_400_400_2_40
Outputting Contact $$VIA34_400_400_2_45
Outputting Contact $$VIA34_400_400_3_40
Outputting Contact $$VIA34_400_400_3_45
Outputting Contact $$VIA45_400_400_40_2
Outputting Contact $$VIA45_400_400_2_40
Outputting Contact $$VIA45_400_400_2_45
Outputting Contact $$VIA45_400_400_45_2
Outputting Contact $$FVIA23_480_480_2_33
Outputting Contact $$FVIA23_480_480_2_37
Outputting Contact $$FVIA23_480_480_33_2
Outputting Contact $$FVIA23_480_480_37_2
Outputting Contact $$VIA56_400_400_2_2
Outputting Contact $$VIA56_400_400_2_1
Outputting Contact $$VIA45_400_400_3_1
Outputting Contact $$VIA45_400_400_2_1
Outputting Contact $$VIA34_400_400_3_1
Outputting Contact $$VIA23_400_400_3_1
Outputting Contact $$FVIA23_480_480_33_3
Outputting Contact $$FVIA23_480_480_37_3
Outputting Contact $$FVIA23_480_480_3_33
Outputting Contact $$FVIA34_480_480_33_3
Outputting Contact $$FVIA34_480_480_37_3
Outputting Contact $$FVIA12_480_480_3_1
Outputting Contact $$VIA12_400_400_3_1
Outputting Contact $$FVIA23_480_480_3_37
Outputting Contact $$VIA45_400_400_1_2
Outputting Contact $$VIA34_400_400_1_2
Outputting Contact $$VIA12_400_400_1_2
Outputting Contact $$VIA23_400_400_2_1
Outputting Contact $$VIA12_400_400_2_1
Outputting Contact $$VIA34_400_400_2_1
Outputting Contact $$VIA23_400_400_1_2
write_gds completed successfully!
Output DEF file
Information: Writing ROWS statement (DDEFW-014)
Information: Completed ROWS statement  (DDEFW-016)
Information: Writing TRACKS statement (DDEFW-014)
Information: Completed TRACKS statement  (DDEFW-016)
Information: Writing GCELLGRID statement (DDEFW-014)
Information: Completed GCELLGRID statement  (DDEFW-016)
Information: Writing VIAS section (DDEFW-014)
Information: Completed VIAS section  (DDEFW-016)
Information: Writing NONDEFAULTRULES statement (DDEFW-014)
Information: Completed NONDEFAULTRULES statement  (DDEFW-016)
Information: Writing COMPONENTS section (DDEFW-014)
Information: Completed COMPONENTS 1000/30338 (DDEFW-015)
Information: Completed COMPONENTS 2000/30338 (DDEFW-015)
Information: Completed COMPONENTS 3000/30338 (DDEFW-015)
Information: Completed COMPONENTS 4000/30338 (DDEFW-015)
Information: Completed COMPONENTS 5000/30338 (DDEFW-015)
Information: Completed COMPONENTS 6000/30338 (DDEFW-015)
Information: Completed COMPONENTS 7000/30338 (DDEFW-015)
Information: Completed COMPONENTS 8000/30338 (DDEFW-015)
Information: Completed COMPONENTS 9000/30338 (DDEFW-015)
Information: Completed COMPONENTS 10000/30338 (DDEFW-015)
Information: Completed COMPONENTS 11000/30338 (DDEFW-015)
Information: Completed COMPONENTS 12000/30338 (DDEFW-015)
Information: Completed COMPONENTS 13000/30338 (DDEFW-015)
Information: Completed COMPONENTS 14000/30338 (DDEFW-015)
Information: Completed COMPONENTS 15000/30338 (DDEFW-015)
Information: Completed COMPONENTS 16000/30338 (DDEFW-015)
Information: Completed COMPONENTS 17000/30338 (DDEFW-015)
Information: Completed COMPONENTS 18000/30338 (DDEFW-015)
Information: Completed COMPONENTS 19000/30338 (DDEFW-015)
Information: Completed COMPONENTS 20000/30338 (DDEFW-015)
Information: Completed COMPONENTS 21000/30338 (DDEFW-015)
Information: Completed COMPONENTS 22000/30338 (DDEFW-015)
Information: Completed COMPONENTS 23000/30338 (DDEFW-015)
Information: Completed COMPONENTS 24000/30338 (DDEFW-015)
Information: Completed COMPONENTS 25000/30338 (DDEFW-015)
Information: Completed COMPONENTS 26000/30338 (DDEFW-015)
Information: Completed COMPONENTS 27000/30338 (DDEFW-015)
Information: Completed COMPONENTS 28000/30338 (DDEFW-015)
Information: Completed COMPONENTS 29000/30338 (DDEFW-015)
Information: Completed COMPONENTS 30000/30338 (DDEFW-015)
Information: Completed COMPONENTS section  (DDEFW-016)
Information: Writing PINS section (DDEFW-014)
Information: Completed PINS section  (DDEFW-016)
Information: Writing SPECIALNETS section (DDEFW-014)
Information: Completed SPECIALNETS section  (DDEFW-016)
Information: Writing NETS section (DDEFW-014)
Information: Completed NETS 1000/32594 (DDEFW-015)
Information: Completed NETS 2000/32594 (DDEFW-015)
Information: Completed NETS 3000/32594 (DDEFW-015)
Information: Completed NETS 4000/32594 (DDEFW-015)
Information: Completed NETS 5000/32594 (DDEFW-015)
Information: Completed NETS 6000/32594 (DDEFW-015)
Information: Completed NETS 7000/32594 (DDEFW-015)
Information: Completed NETS 8000/32594 (DDEFW-015)
Information: Completed NETS 9000/32594 (DDEFW-015)
Information: Completed NETS 10000/32594 (DDEFW-015)
Information: Completed NETS 11000/32594 (DDEFW-015)
Information: Completed NETS 12000/32594 (DDEFW-015)
Information: Completed NETS 13000/32594 (DDEFW-015)
Information: Completed NETS 14000/32594 (DDEFW-015)
Information: Completed NETS 15000/32594 (DDEFW-015)
Information: Completed NETS 16000/32594 (DDEFW-015)
Information: Completed NETS 17000/32594 (DDEFW-015)
Information: Completed NETS 18000/32594 (DDEFW-015)
Information: Completed NETS 19000/32594 (DDEFW-015)
Information: Completed NETS 20000/32594 (DDEFW-015)
Information: Completed NETS 21000/32594 (DDEFW-015)
Information: Completed NETS 22000/32594 (DDEFW-015)
Information: Completed NETS 23000/32594 (DDEFW-015)
Information: Completed NETS 24000/32594 (DDEFW-015)
Information: Completed NETS 25000/32594 (DDEFW-015)
Information: Completed NETS 26000/32594 (DDEFW-015)
Information: Completed NETS 27000/32594 (DDEFW-015)
Information: Completed NETS 28000/32594 (DDEFW-015)
Information: Completed NETS 29000/32594 (DDEFW-015)
Information: Completed NETS 30000/32594 (DDEFW-015)
Information: Completed NETS 31000/32594 (DDEFW-015)
Information: Completed NETS 32000/32594 (DDEFW-015)
Information: Completed NETS section  (DDEFW-016)
DEF output completed
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/outputs/khu_sensor_pad.sdf'. (WT-3)
Information: design is either fully routed or in placement stage.
Writing SPEF to ./outputs/L13_CELL_WST_6LM_DUMMY_V8.0_R_vari_Hole_Rev3.0.tlup_125.khu_sensor_pad.spef ...
Warning: Nothing implicitly matched '*' (SEL-003)
Please be aware that the group/ungroup commands in ICC only work
on the netlist view of a design and do not handle any physical information.
Information: Updating database...
Information: Updating top database 'khu_sensor_pad.CEL;1'. (MWDC-255)
Generating description for top level cell.
Processing module khu_sensor_pad
Elapsed =    0:00:01, CPU =    0:00:00
Write verilog completed successfully.
icc_shell> icc_shell> exit

Thank you...
Exit IC Compiler!
