
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.150441                       # Number of seconds simulated
sim_ticks                                150441477500                       # Number of ticks simulated
final_tick                               150441477500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 290913                       # Simulator instruction rate (inst/s)
host_op_rate                                   309271                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1001914562                       # Simulator tick rate (ticks/s)
host_mem_usage                                 669856                       # Number of bytes of host memory used
host_seconds                                   150.15                       # Real time elapsed on the host
sim_insts                                    43681711                       # Number of instructions simulated
sim_ops                                      46438296                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 150441477500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         115840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        5258432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5374272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       115840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        115840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       357040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          357040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            7240                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          328652                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              335892                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        22315                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              22315                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            770000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          34953339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              35723340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       770000                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           770000                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2373282                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              2373282                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2373282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           770000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         34953339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             38096621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     15737.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      7240.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    325649.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008497524500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          888                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          888                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              718153                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              15021                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      335892                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      22315                       # Number of write requests accepted
system.mem_ctrls.readBursts                    335892                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    22315                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               21304896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  192192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1006016                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5374272                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               357040                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   3003                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6578                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             61750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             63720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             22657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             19179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            59238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            61262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             10153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              275                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  150441399500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                335892                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                22315                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  332815                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        48941                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    455.838336                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   272.404104                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   389.385355                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        13203     26.98%     26.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8878     18.14%     45.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3874      7.92%     53.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2774      5.67%     58.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3020      6.17%     64.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2471      5.05%     69.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1595      3.26%     73.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1268      2.59%     75.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11858     24.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        48941                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          888                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     374.820946                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    215.145523                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    410.126508                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           423     47.64%     47.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          224     25.23%     72.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          147     16.55%     89.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           52      5.86%     95.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           17      1.91%     97.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            6      0.68%     97.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            7      0.79%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            6      0.68%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.11%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.11%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.11%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            2      0.23%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           888                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          888                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.701577                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.686140                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.720076                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              133     14.98%     14.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.34%     15.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              748     84.23%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      0.45%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           888                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst       115840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      5210384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       251504                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 770000.414280695957                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 34633959.241725742817                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1671772.998905836837                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         7240                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       328652                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        22315                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    232627750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  12338946750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3596166098500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32130.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37544.11                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 161154653.75                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   6329905750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             12571574500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1664445000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19015.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37765.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       141.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         6.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     35.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      2.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.81                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   285475                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   14186                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.14                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     419984.53                       # Average gap between requests
system.mem_ctrls.pageHitRate                    85.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                223988940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                119037765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              1284178980                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               77266440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         10877898720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           5105743080                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            455232000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     38533691190                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     15939685440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       4121398620                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            76749620865                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            510.162637                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         138032919500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    719669500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    4601480000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  12020209250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  41509677750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    7087190500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  84503250500                       # Time in different power states
system.mem_ctrls_1.actEnergy                125492640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 66693330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1092648480                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                4786740                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         7764747120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           3414162060                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            414816480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     26642838540                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     12279657600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      13612093740                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            65427438900                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            434.902927                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         141852481500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    718971000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    3284580000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  51447348250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  31978177500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    4585403250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  58426997500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 150441477500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 150441477500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 150441477500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 150441477500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 150441477500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   239                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    150441477500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        300882955                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    43681711                       # Number of instructions committed
system.cpu.committedOps                      46438296                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              36551152                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      479840                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      9756863                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     36551152                       # number of integer instructions
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads            62405820                       # number of times the integer registers were read
system.cpu.num_int_register_writes           21331323                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                   16                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            167328399                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            30215580                       # number of times the CC registers were written
system.cpu.num_mem_refs                      14199997                       # number of memory refs
system.cpu.num_load_insts                     9180679                       # Number of load instructions
system.cpu.num_store_insts                    5019318                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  300882955                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          10612420                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  32367985     69.48%     69.48% # Class of executed instruction
system.cpu.op_class::IntMult                    19468      0.04%     69.52% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::MemRead                  9180679     19.71%     89.23% # Class of executed instruction
system.cpu.op_class::MemWrite                 5019302     10.77%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                 16      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   46587450                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 150441477500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.997584                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            14162918                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3558838                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.979647                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            258500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    63.997584                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999962                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999962                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         116862182                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        116862182                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 150441477500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      5745152                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5745152                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      4668468                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4668468                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        95230                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        95230                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data        95230                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        95230                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data     10413620                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10413620                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     10413620                       # number of overall hits
system.cpu.dcache.overall_hits::total        10413620                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3364907                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3364907                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data       193931                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       193931                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data      3558838                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3558838                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3558838                       # number of overall misses
system.cpu.dcache.overall_misses::total       3558838                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  68476838000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  68476838000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3335052500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3335052500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  71811890500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  71811890500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  71811890500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  71811890500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      9110059                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9110059                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      4862399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4862399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     13972458                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13972458                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     13972458                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13972458                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.369362                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.369362                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.039884                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.039884                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.254704                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.254704                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.254704                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.254704                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20350.291405                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20350.291405                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 17197.108765                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17197.108765                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 20178.465696                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 20178.465696                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 20178.465696                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 20178.465696                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2646577                       # number of writebacks
system.cpu.dcache.writebacks::total           2646577                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      3364907                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3364907                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       193931                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       193931                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data      3558838                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3558838                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      3558838                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3558838                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  65111931000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  65111931000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3141121500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3141121500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  68253052500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  68253052500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  68253052500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  68253052500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.369362                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.369362                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.039884                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.039884                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.254704                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.254704                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.254704                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.254704                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 19350.291405                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19350.291405                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 16197.108765                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16197.108765                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 19178.465696                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19178.465696                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 19178.465696                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19178.465696                       # average overall mshr miss latency
system.cpu.dcache.replacements                3558774                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 150441477500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.981727                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            43814015                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1978267                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             22.147675                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   127.981727                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999857                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999857                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          45792282                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         45792282                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 150441477500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     41835748                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        41835748                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     41835748                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         41835748                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     41835748                       # number of overall hits
system.cpu.icache.overall_hits::total        41835748                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1978267                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1978267                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst      1978267                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1978267                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1978267                       # number of overall misses
system.cpu.icache.overall_misses::total       1978267                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  26252386000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  26252386000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst  26252386000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  26252386000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  26252386000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  26252386000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     43814015                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     43814015                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     43814015                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     43814015                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     43814015                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     43814015                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.045151                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.045151                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.045151                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.045151                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.045151                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.045151                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13270.395755                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13270.395755                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13270.395755                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13270.395755                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13270.395755                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13270.395755                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1978139                       # number of writebacks
system.cpu.icache.writebacks::total           1978139                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1978267                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1978267                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst      1978267                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1978267                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1978267                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1978267                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  24274119000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  24274119000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  24274119000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  24274119000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  24274119000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  24274119000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.045151                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.045151                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.045151                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.045151                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.045151                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.045151                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12270.395755                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12270.395755                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12270.395755                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12270.395755                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12270.395755                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12270.395755                       # average overall mshr miss latency
system.cpu.icache.replacements                1978139                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 150441477500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.614338                       # Cycle average of tags in use
system.l2.tags.total_refs                    11063435                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    338459                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     32.687667                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.608251                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        91.614387                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       902.391699                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.028914                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.089467                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.881242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999623                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          598                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          180                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           55                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           82                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 177353803                       # Number of tag accesses
system.l2.tags.data_accesses                177353803                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 150441477500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks      2646577                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2646577                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks      1967720                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1967720                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data            187925                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                187925                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst        1971027                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1971027                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data       3042261                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3042261                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst              1971027                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              3230186                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5201213                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             1971027                       # number of overall hits
system.l2.overall_hits::.cpu.data             3230186                       # number of overall hits
system.l2.overall_hits::total                 5201213                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data            6006                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6006                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst         7240                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7240                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data       322646                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          322646                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst               7240                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             328652                       # number of demand (read+write) misses
system.l2.demand_misses::total                 335892                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              7240                       # number of overall misses
system.l2.overall_misses::.cpu.data            328652                       # number of overall misses
system.l2.overall_misses::total                335892                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data    877012500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     877012500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst    600492000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    600492000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data  28120656000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  28120656000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst    600492000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  28997668500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      29598160500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    600492000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  28997668500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     29598160500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks      2646577                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2646577                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks      1967720                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1967720                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data        193931                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            193931                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst      1978267                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1978267                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data      3364907                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3364907                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst          1978267                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          3558838                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5537105                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         1978267                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         3558838                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5537105                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.030970                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.030970                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.003660                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003660                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.095886                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.095886                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.003660                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.092348                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.060662                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.003660                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.092348                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.060662                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 146022.727273                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 146022.727273                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 82940.883978                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82940.883978                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87156.375718                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87156.375718                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 82940.883978                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 88232.137641                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88118.087064                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 82940.883978                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 88232.137641                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88118.087064                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               22315                       # number of writebacks
system.l2.writebacks::total                     22315                       # number of writebacks
system.l2.CleanEvict_mshr_misses::.writebacks           24                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            24                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.data         6006                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6006                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         7240                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7240                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data       322646                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       322646                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst          7240                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        328652                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            335892                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         7240                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       328652                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           335892                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    816952500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    816952500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    528092000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    528092000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  24894196000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  24894196000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst    528092000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  25711148500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  26239240500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    528092000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  25711148500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  26239240500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.030970                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.030970                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.003660                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003660                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.095886                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.095886                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.003660                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.092348                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.060662                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.003660                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.092348                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.060662                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 136022.727273                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 136022.727273                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 72940.883978                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72940.883978                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77156.375718                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77156.375718                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 72940.883978                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 78232.137641                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78118.087064                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 72940.883978                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 78232.137641                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78118.087064                       # average overall mshr miss latency
system.l2.replacements                         337435                       # number of replacements
system.membus.snoop_filter.tot_requests        670748                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       334856                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 150441477500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             329886                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        22315                       # Transaction distribution
system.membus.trans_dist::CleanEvict           312541                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6006                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6006                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        329886                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1006640                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1006640                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5731312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5731312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            335892                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  335892    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              335892                       # Request fanout histogram
system.membus.reqLayer0.occupancy           694151500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          764712500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     11074018                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      5536914                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        10559                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2603                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         2603                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 150441477500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5343174                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2668892                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1978139                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1227317                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           193931                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          193931                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1978267                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3364907                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      5934673                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     10676450                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              16611123                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     63302496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     99286640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              162589136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          337435                       # Total snoops (count)
system.tol2bus.snoopTraffic                    357040                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5874540                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002241                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.047283                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5861377     99.78%     99.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  13163      0.22%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5874540                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7849367000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1978267000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3558838000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
