// SPDX-FileCopyrightText: Copyright 2026 Eden Emulator Project
// SPDX-License-Identifier: GPL-3.0-or-later

// SPDX-FileCopyrightText: 2021 yuzu Emulator Project
// SPDX-FileCopyrightText: 2021 Skyline Team and Contributors
// SPDX-License-Identifier: GPL-3.0-or-later

#include <cstdlib>
#include <cstring>
#include <utility>
#include <vector>

#include "common/alignment.h"
#include "common/assert.h"
#include "common/common_types.h"
#include "common/logging.h"
#include "core/core.h"
#include "core/hle/service/nvdrv/core/container.h"
#include "core/hle/service/nvdrv/core/heap_mapper.h"
#include "core/hle/service/nvdrv/core/nvmap.h"
#include "core/hle/service/nvdrv/devices/ioctl_serialization.h"
#include "core/hle/service/nvdrv/devices/nvhost_as_gpu.h"
#include "core/hle/service/nvdrv/devices/nvhost_gpu.h"
#include "core/hle/service/nvdrv/devices/nx2_stub_device.h"
#include "core/hle/service/nvdrv/nvdrv.h"
#include "video_core/control/channel_state.h"
#include "video_core/gpu.h"
#include "video_core/host1x/host1x.h"
#include "video_core/memory_manager.h"
#include "video_core/rasterizer_interface.h"

namespace Service::Nvidia::Devices {

nvhost_as_gpu::nvhost_as_gpu(Core::System& system_, Module& module_, NvCore::Container& core)
    : nvdevice{system_}, module{module_}, container{core}, nvmap{core.GetNvMapFile()}, vm{},
      gmmu{} {}

nvhost_as_gpu::~nvhost_as_gpu() {
    Nx2GpuMemoryRegistry::Get().RemoveListener(this);
    // Leave shared ranges to the process's other address spaces; like this address space's own
    // ranges, one nobody else maps stays allocated.
    for (const auto& [key, range] : nx2_device_ranges) {
        if (range.shared) {
            Nx2GpuMemoryRegistry::Get().ReleaseDeviceRange(range.asid, key.first, key.second);
        }
    }
    // Ranges whose memory is gone but that a GMMU mapping here still reached: not freed either.
    for (const auto& [id, pending] : nx2_pending_frees) {
        if (pending.range.heap) {
            Nx2GpuMemoryRegistry::Get().DropHeapHold(pending.range.asid, pending.cpu_address,
                                                     pending.size);
        } else if (pending.range.shared) {
            Nx2GpuMemoryRegistry::Get().ReleaseRetiredRange(pending.range.address);
        }
    }
    if (!nx2_pending_frees.empty()) {
        LOG_WARNING(Service_NVDRV,
                    "Switch 2 address space closed with {} unmapped SMMU ranges still reached by a "
                    "GPU mapping (their address ranges stay allocated)",
                    nx2_pending_frees.size());
    }
}

NvResult nvhost_as_gpu::Ioctl1(DeviceFD fd, Ioctl command, std::span<const u8> input,
                               std::span<u8> output) {
    switch (command.group) {
    case 'A':
        switch (command.cmd) {
        case 0x1:
            return WrapFixed(this, &nvhost_as_gpu::BindChannel, input, output);
        case 0x2:
            return WrapFixed(this, &nvhost_as_gpu::AllocateSpace, input, output);
        case 0x3:
            return WrapFixed(this, &nvhost_as_gpu::FreeSpace, input, output);
        case 0x5:
            return WrapFixed(this, &nvhost_as_gpu::UnmapBuffer, input, output);
        case 0x6:
            return WrapFixed(this, &nvhost_as_gpu::MapBufferEx, input, output);
        case 0x8:
            return WrapFixed(this, &nvhost_as_gpu::GetVARegions1, input, output);
        case 0x9: {
            const auto result = WrapFixed(this, &nvhost_as_gpu::AllocAsEx, input, output);
            if (result == NvResult::Success && g_nx2_driver) {
                Nx2GpuMemoryRegistry::Get().AddListener(
                    this,
                    [this](u64 gpu_address, u64 cpu_address, u64 size) {
                        Nx2Map(gpu_address, cpu_address, size);
                    },
                    [this](u64 gpu_address, u64 size) { Nx2Unmap(gpu_address, size); },
                    [this](u64 cpu_address, u64 size) {
                        // The memory is gone. Every SMMU range of this address space inside it
                        // (its own mapping, 211/216 maps of parts of it, each under its own key)
                        // stops translating now; its address range goes with its last GMMU map.
                        std::scoped_lock lock(mutex);
                        const u64 end = cpu_address + size;
                        std::vector<std::pair<u64, u64>> ranges;
                        for (auto it = nx2_device_ranges.lower_bound({cpu_address, 0});
                             it != nx2_device_ranges.end() && it->first.first < end; ++it) {
                            if (it->first.first + it->first.second <= end) {
                                ranges.push_back(it->first);
                            }
                        }
                        for (const auto& [range_address, range_size] : ranges) {
                            Nx2ReleaseLocked(range_address, range_size);
                        }
                        // Sparse-region tiles (216) showing the memory stop translating to its
                        // pages too, behind the GPU work before (the region's GMMU mapping stays;
                        // the tiles read as unmapped until a 216 maps them again).
                        auto& smmu = system.Host1x().MemoryManager();
                        for (auto it = nx2_tiles.begin(); it != nx2_tiles.end();) {
                            const auto& [tile_device, tile] = *it;
                            if (tile.cpu_address < cpu_address ||
                                tile.cpu_address + tile.size > end) {
                                ++it;
                                continue;
                            }
                            system.GPU().RunInOrder(
                                [&smmu, tile_device = tile_device, tile_size = tile.size] {
                                    smmu.Unmap(tile_device, tile_size);
                                });
                            it = nx2_tiles.erase(it);
                        }
                    },
                    [this](u64 gpu_address, u64 size, bool create) {
                        Nx2Sparse(gpu_address, size, create);
                    },
                    [this](u64 gpu_address, u64 cpu_address, u64 size) {
                        Nx2BackSparse(gpu_address, cpu_address, size);
                    },
                    [this](u64 gpu_address, u64 cpu_address, u64 size) {
                        Nx2SparseTile(gpu_address, cpu_address, size);
                    });
            }
            return result;
        }
        case 0xb:
            if (g_nx2_driver) {
                return WrapFixed(this, &nvhost_as_gpu::Nx2GetSyncpointShimInfo, input, output);
            }
            break;
        case 0x14:
            return WrapVariable(this, &nvhost_as_gpu::Remap, input, output);
        default:
            break;
        }
        break;
    default:
        break;
    }

    UNIMPLEMENTED_MSG("Unimplemented ioctl={:08X}", command.raw);
    return NvResult::NotImplemented;
}

NvResult nvhost_as_gpu::Ioctl2(DeviceFD fd, Ioctl command, std::span<const u8> input,
                               std::span<const u8> inline_input, std::span<u8> output) {
    UNIMPLEMENTED_MSG("Unimplemented ioctl={:08X}", command.raw);
    return NvResult::NotImplemented;
}

NvResult nvhost_as_gpu::Ioctl3(DeviceFD fd, Ioctl command, std::span<const u8> input,
                               std::span<u8> output, std::span<u8> inline_output) {
    switch (command.group) {
    case 'A':
        switch (command.cmd) {
        case 0x8:
            return WrapFixedInlOut(this, &nvhost_as_gpu::GetVARegions3, input, output,
                                   inline_output);
        default:
            break;
        }
        break;
    default:
        break;
    }
    UNIMPLEMENTED_MSG("Unimplemented ioctl={:08X}", command.raw);
    return NvResult::NotImplemented;
}

void nvhost_as_gpu::OnOpen(NvCore::SessionId session_id, DeviceFD fd) {
    nx2_session = session_id;
}

void nvhost_as_gpu::Nx2Map(u64 gpu_address, u64 cpu_address, u64 size) {
    std::scoped_lock lock(mutex);
    auto* session = container.GetSession(nx2_session);
    if (!gmmu || session == nullptr) {
        LOG_ERROR(Service_NVDRV, "Switch 2 GPU mapping {:#x}+{:#x}: no address space or session",
                  gpu_address, size);
        return;
    }
    // The same CPU range is often mapped twice (at its own address and in a sparse region), so
    // reuse its SMMU mapping.
    Nx2DeviceRange range{};
    bool reused = false;
    std::vector<std::pair<VAddr, size_t>> heap_mapped_before; ///< Parts the heap mapper had mapped
    if (const auto it = nx2_device_ranges.find({cpu_address, size}); it != nx2_device_ranges.end()) {
        range = it->second;
        reused = true;
    } else if (session->has_preallocated_area && session->mapper->IsInBounds(cpu_address, size) &&
               !Nx2GpuMemoryRegistry::Get().IsHeapHeld(session->asid.id, cpu_address, size)) {
        range = {session->mapper->Map(cpu_address, size, &heap_mapped_before), true, false,
                 session->asid.id};
    } else {
        const auto allocate = [&]() -> u64 {
            auto& smmu = system.Host1x().MemoryManager();
            const DAddr address = smmu.Allocate(Common::AlignUp(size, 0x20000));
            if (address != 0) {
                smmu.Map(address, cpu_address, size, session->asid, true);
            }
            return address;
        };
        // EDEN_NX2_PRIVATE_DEVICE_RANGES=1 (A/B aid): a range per address space.
        static const bool private_ranges = std::getenv("EDEN_NX2_PRIVATE_DEVICE_RANGES") != nullptr;
        if (private_ranges) {
            range = {allocate(), false};
        } else {
            range = {Nx2GpuMemoryRegistry::Get().AcquireDeviceRange(session->asid.id, cpu_address,
                                                                    size, allocate),
                     false, true, session->asid.id};
        }
        if (range.address == 0) {
            LOG_CRITICAL(Service_NVDRV, "Switch 2 GPU memory {:#x}+{:#x}: out of SMMU space",
                         cpu_address, size);
            return;
        }
    }
    if (!reused) {
        range.id = ++nx2_next_range_id;
    }
    const DAddr device_address = range.address;
    // A reused range, and the parts of a heap range the heap mapper had mapped already, keep the
    // physical pages their VA had when first mapped. If the game freed and re-backed the VA since
    // (memory made again at a heap address before the old memory's queued release ran), GPU
    // writes would land in pages the kernel gave to other memory: re-point the pages that changed,
    // and drop the cached copies of the old contents in GPU order (the texture cache lock can't be
    // taken here, see below). One page-table lookup per 4 KiB page under the SMMU lock, for a
    // reused range and for the already-mapped parts of a heap range only; freshly mapped pages
    // are skipped.
    auto& smmu = system.Host1x().MemoryManager();
    bool repointed = false;
    if (reused) {
        repointed = smmu.Retranslate(device_address, cpu_address, size, session->asid);
    }
    for (const auto& [part, part_size] : heap_mapped_before) {
        repointed |= smmu.Retranslate(device_address + (part - cpu_address), part, part_size,
                                      session->asid);
    }
    if (repointed) {
        system.GPU().RunInOrder([&gpu = system.GPU(), device_address, size] {
            gpu.InvalidateRegion(device_address, size);
        });
    }
    nx2_device_ranges[{cpu_address, size}] = range;
    Nx2GpuMemoryRegistry::Get().RecordDeviceRange(cpu_address, size, device_address);
    // On the GPU thread, like unmaps: a GMMU map takes the texture cache lock, and the callers hold
    // nx2:gpu locks that the GPU thread takes under that lock (sparse blocks backed on write).
    system.GPU().MapInOrder(
        gpu_address, size, [gmmu = gmmu.get(), gpu_address, device_address, size] {
            gmmu->Map(gpu_address, device_address, size, Tegra::PTEKind::PITCH, false);
        });
    // The GMMU mappings this one replaces no longer reach their ranges: only now, after the remap
    // is queued, may a range that leaves unreached be freed (and its address handed out again).
    Nx2CutGpuMaps(gpu_address, size);
    nx2_gpu_maps.emplace(gpu_address, Nx2GpuMap{size, range.id});
    ++nx2_range_pieces[range.id];
    LOG_DEBUG(Service_NVDRV, "Switch 2 GPU mapping {:#x}+{:#x} -> CPU {:#x}", gpu_address, size,
              cpu_address);
}

void nvhost_as_gpu::Nx2Unmap(u64 gpu_address, u64 size) {
    std::scoped_lock lock(mutex);
    if (!gmmu) {
        return;
    }
    // The GPU thread may still be running command lists that use the range.
    system.GPU().RunInOrder([gmmu = gmmu.get(), gpu_address, size] { gmmu->Unmap(gpu_address, size); });
    // After the GMMU unmap, so a range this leaves unreached is freed behind it.
    Nx2CutGpuMaps(gpu_address, size);
    LOG_DEBUG(Service_NVDRV, "Switch 2 GPU unmapping {:#x}+{:#x}", gpu_address, size);
}

void nvhost_as_gpu::Nx2CutGpuMaps(u64 gpu_address, u64 size) {
    if (size == 0) {
        return;
    }
    const u64 end = gpu_address + size;
    auto it = nx2_gpu_maps.upper_bound(gpu_address);
    if (it != nx2_gpu_maps.begin()) {
        if (const auto previous = std::prev(it); previous->first + previous->second.size > gpu_address) {
            it = previous;
        }
    }
    std::vector<u64> unreached;
    while (it != nx2_gpu_maps.end() && it->first < end) {
        const u64 piece_start = it->first;
        const u64 piece_end = piece_start + it->second.size;
        const u64 id = it->second.id;
        it = nx2_gpu_maps.erase(it);
        // What is left of the piece on either side keeps reaching its range.
        u32 left = 0;
        if (piece_start < gpu_address) {
            nx2_gpu_maps.emplace(piece_start, Nx2GpuMap{gpu_address - piece_start, id});
            ++left;
        }
        if (piece_end > end) {
            it = nx2_gpu_maps.emplace(end, Nx2GpuMap{piece_end - end, id}).first;
            ++left;
        }
        const auto pieces = nx2_range_pieces.find(id);
        if (pieces == nx2_range_pieces.end()) {
            continue;
        }
        pieces->second = pieces->second - 1 + left;
        if (pieces->second == 0) {
            nx2_range_pieces.erase(pieces);
            unreached.push_back(id);
        }
    }
    for (const u64 id : unreached) {
        const auto pending = nx2_pending_frees.find(id);
        if (pending == nx2_pending_frees.end()) {
            continue; // live memory
        }
        const Nx2PendingFree free_range = pending->second;
        nx2_pending_frees.erase(pending);
        if (free_range.range.heap) {
            // Its count went with its memory: the heap area at its VA can be mapped again, in GPU
            // order behind the unmaps that ended its last piece, once the caches hold nothing
            // that piece filled while the range was held.
            system.GPU().RunInOrder([&gpu = system.GPU(), free_range] {
                gpu.InvalidateRegion(free_range.range.address, free_range.size);
                Nx2GpuMemoryRegistry::Get().DropHeapHold(free_range.range.asid,
                                                         free_range.cpu_address, free_range.size);
            });
        } else {
            Nx2FreeRange(free_range.cpu_address, free_range.size, free_range.range);
        }
    }
}

void nvhost_as_gpu::Nx2ReleaseLocked(u64 cpu_address, u64 size) {
    const auto it = nx2_device_ranges.find({cpu_address, size});
    if (it == nx2_device_ranges.end()) {
        return;
    }
    const Nx2DeviceRange range = it->second;
    // Memory made again under the same key gets a range of its own (never this one).
    nx2_device_ranges.erase(it);
    // Its record for presentation and decoder lookups goes now: the memory is gone.
    Nx2GpuMemoryRegistry::Get().ForgetDeviceRange(cpu_address, size, range.address);
    if (range.heap) {
        // The heap mapper's device pages belong to the VA: drop the cached copies of the old
        // contents and release the count (the pages unmap when it reaches zero), behind the GPU
        // unmaps of the range. While a GMMU mapping here still reaches the range, memory made
        // again over it maps outside the heap area (IsHeapHeld), so that mapping reaches unmapped
        // device pages and never the new memory.
        auto* session = container.GetSession(nx2_session);
        auto* const mapper = session != nullptr ? session->mapper.get() : nullptr;
        system.GPU().RunInOrder(
            [&gpu = system.GPU(), mapper, device_address = range.address, cpu_address, size] {
                gpu.InvalidateRegion(device_address, size);
                if (mapper != nullptr) {
                    mapper->Unmap(cpu_address, size);
                }
            });
        if (nx2_range_pieces.contains(range.id)) {
            Nx2GpuMemoryRegistry::Get().HoldHeapRange(range.asid, cpu_address, size);
            nx2_pending_frees[range.id] = {cpu_address, size, range};
        }
        LOG_DEBUG(Service_NVDRV, "Switch 2 released backing {:#x}+{:#x}", cpu_address, size);
        return;
    }
    // Stop translating to the memory's pages now, behind the GPU unmaps of the range (Unmap drops
    // the caches of the range first). A GPU access through a GMMU mapping that still reaches the
    // range then hits unmapped device pages, not the memory the kernel gives the pages to next.
    auto& smmu = system.Host1x().MemoryManager();
    system.GPU().RunInOrder(
        [&smmu, device_address = range.address, size] { smmu.Unmap(device_address, size); });
    if (nx2_range_pieces.contains(range.id)) {
        // Its address range goes with the last GMMU mapping that still reaches it.
        nx2_pending_frees[range.id] = {cpu_address, size, range};
    } else {
        Nx2FreeRange(cpu_address, size, range);
    }
    LOG_DEBUG(Service_NVDRV, "Switch 2 released backing {:#x}+{:#x}", cpu_address, size);
}

void nvhost_as_gpu::Nx2FreeRange(u64 cpu_address, u64 size, const Nx2DeviceRange& range) {
    if (range.shared && !Nx2GpuMemoryRegistry::Get().ReleaseRetiredRange(range.address)) {
        return; // another address space of the process still holds it
    }
    // Nothing a stale piece filled into the caches while the range was pending may reach whoever
    // gets the address range next.
    auto& smmu = system.Host1x().MemoryManager();
    system.GPU().RunInOrder([&gpu = system.GPU(), &smmu, device_address = range.address, size] {
        gpu.InvalidateRegion(device_address, size);
        smmu.Free(device_address, Common::AlignUp(size, 0x20000));
    });
}

void nvhost_as_gpu::Nx2CutTiles(DAddr device_address, u64 size) {
    if (size == 0) {
        return;
    }
    const u64 end = device_address + size;
    auto it = nx2_tiles.upper_bound(device_address);
    if (it != nx2_tiles.begin()) {
        if (const auto previous = std::prev(it); previous->first + previous->second.size > device_address) {
            it = previous;
        }
    }
    while (it != nx2_tiles.end() && it->first < end) {
        const u64 tile_start = it->first;
        const u64 tile_end = tile_start + it->second.size;
        const u64 cpu_address = it->second.cpu_address;
        it = nx2_tiles.erase(it);
        if (tile_start < device_address) {
            nx2_tiles.emplace(tile_start, Nx2Tile{device_address - tile_start, cpu_address});
        }
        if (tile_end > end) {
            it = nx2_tiles.emplace(end, Nx2Tile{tile_end - end, cpu_address + (end - tile_start)})
                     .first;
        }
    }
}

void nvhost_as_gpu::Nx2Sparse(u64 gpu_address, u64 size, bool create) {
    std::scoped_lock lock(mutex);
    if (!gmmu) {
        return;
    }
    auto& smmu = system.Host1x().MemoryManager();
    const u64 device_size = Common::AlignUp(size, 0x20000);
    if (!create) {
        const auto it = nx2_sparse_ranges.find(gpu_address);
        if (it == nx2_sparse_ranges.end()) {
            return;
        }
        const DAddr device_address = it->second.second;
        nx2_sparse_ranges.erase(it);
        // After the command lists that may still use it.
        system.GPU().RunInOrder([gmmu = gmmu.get(), &smmu, gpu_address, size, device_address,
                                 device_size] {
            gmmu->Unmap(gpu_address, size);
            smmu.Unmap(device_address, size);
            smmu.Free(device_address, device_size);
        });
        // The GMMU unmap also ends the 211/216 mappings Nx2Map made inside the region, and the
        // device unmap its tiles.
        Nx2CutGpuMaps(gpu_address, size);
        Nx2CutTiles(device_address, size);
        return;
    }
    const DAddr device_address = smmu.Allocate(device_size);
    if (device_address == 0) {
        LOG_CRITICAL(Service_NVDRV, "Switch 2 sparse region {:#x}+{:#x}: out of SMMU space",
                     gpu_address, size);
        return;
    }
    nx2_sparse_ranges[gpu_address] = {size, device_address};
    // On the GPU thread, as in Nx2Map.
    system.GPU().MapInOrder(
        gpu_address, size, [gmmu = gmmu.get(), gpu_address, device_address, size] {
            gmmu->Map(gpu_address, device_address, size, Tegra::PTEKind::PITCH, false);
        });
    // The region's GMMU mapping replaces any mapping Nx2Map made there.
    Nx2CutGpuMaps(gpu_address, size);
    LOG_DEBUG(Service_NVDRV, "Switch 2 sparse region {:#x}+{:#x} -> device {:#x}", gpu_address,
              size, device_address);
}

void nvhost_as_gpu::Nx2BackSparse(u64 gpu_address, u64 cpu_address, u64 size) {
    std::scoped_lock lock(mutex);
    auto it = nx2_sparse_ranges.upper_bound(gpu_address);
    auto* session = container.GetSession(nx2_session);
    if (it == nx2_sparse_ranges.begin() || session == nullptr) {
        return;
    }
    --it;
    const auto& [start, range] = *it;
    const auto& [region_size, device_address] = range;
    if (size > region_size || gpu_address - start > region_size - size) {
        return;
    }
    system.Host1x().MemoryManager().Map(device_address + (gpu_address - start), cpu_address, size,
                                        session->asid, true);
}

void nvhost_as_gpu::Nx2SparseTile(u64 gpu_address, u64 cpu_address, u64 size) {
    std::scoped_lock lock(mutex);
    auto it = nx2_sparse_ranges.upper_bound(gpu_address);
    auto* session = container.GetSession(nx2_session);
    if (it == nx2_sparse_ranges.begin() || session == nullptr) {
        return;
    }
    --it;
    const auto& [start, range] = *it;
    const auto& [region_size, device_address] = range;
    if (size > region_size || gpu_address - start > region_size - size) {
        return;
    }
    // In GPU-thread order: command lists submitted before the request still see the old tile.
    // Unmapping first keeps the SMMU's reverse map right and invalidates the caches over the tile,
    // whose contents are now what the game's memory holds there.
    const DAddr device = device_address + (gpu_address - start);
    Nx2CutTiles(device, size);
    if (cpu_address != 0) {
        nx2_tiles.emplace(device, Nx2Tile{size, cpu_address});
    }
    auto& smmu = system.Host1x().MemoryManager();
    system.GPU().MapInOrder(
        gpu_address, size, [&smmu, device, cpu_address, size, asid = session->asid] {
            smmu.Unmap(device, size);
            if (cpu_address != 0) {
                smmu.Map(device, cpu_address, size, asid, true);
            }
        });
}

void nvhost_as_gpu::OnClose(DeviceFD fd) {}

// Switch 2 NvRm (with characteristics flag 26) asks for the read-only syncpoint shim: a GPU page
// whose u32 at id * stride reads as that syncpoint's value; NVN waits on syncpoints through it and
// asserts without one. Same scheme as changes.patch, placed on the last page of the VA range.
NvResult nvhost_as_gpu::Nx2GetSyncpointShimInfo(IoctlNx2SyncpointShimInfo& params) {
    std::scoped_lock lock(mutex);
    if (!vm.initialised || !gmmu) {
        return NvResult::NotSupported;
    }
    const u64 address = vm.va_range_end - VM::YUZU_PAGESIZE;
    if (!nx2_syncpoint_shim) {
        nx2_syncpoint_shim = true;
        gmmu->SetNativeSyncpointShim(address);
    }
    params.address = address;
    params.stride = sizeof(u32);
    params.count = Tegra::MemoryManager::NumShimSyncpoints;
    LOG_INFO(Service_NVDRV, "Switch 2 syncpoint shim at {:#x} ({} syncpoints)", address,
             params.count);
    return NvResult::Success;
}

NvResult nvhost_as_gpu::AllocAsEx(IoctlAllocAsEx& params) {
    LOG_DEBUG(Service_NVDRV, "called, flags={:#x} big_page_size={:#x} va_range_start={:#x} va_range_end={:#x} va_range_split={:#x}", params.flags, params.big_page_size, params.va_range_start, params.va_range_end, params.va_range_split);

    std::scoped_lock lock(mutex);

    if (vm.initialised) {
        ASSERT_MSG(false, "Cannot initialise an address space twice!");
        return NvResult::InvalidState;
    }

    if (params.big_page_size) {
        if (!std::has_single_bit(params.big_page_size)) {
            LOG_ERROR(Service_NVDRV, "Non power-of-2 big page size: {:#x}!", params.big_page_size);
            return NvResult::BadValue;
        }

        if ((params.big_page_size & VM::SUPPORTED_BIG_PAGE_SIZES) == 0) {
            LOG_ERROR(Service_NVDRV, "Unsupported big page size: {:#x}!", params.big_page_size);
            return NvResult::BadValue;
        }

        vm.big_page_size = params.big_page_size;
        vm.big_page_size_bits = static_cast<u32>(std::countr_zero(params.big_page_size));

        vm.va_range_start = params.big_page_size << VM::VA_START_SHIFT;
    }

    // If this is unspecified then default values should be used
    if (params.va_range_start) {
        vm.va_range_start = params.va_range_start;
        vm.va_range_split = params.va_range_split;
        vm.va_range_end = params.va_range_end;
        if (vm.va_range_split == 0) {
            // Switch 2 NvRm (flags 5, no big page size) asks for small pages over the whole range
            // and then reserves 4 KiB VA up to 512 GiB. Keep a small big-page region past the end
            // so both allocators stay valid.
            vm.va_range_split = vm.va_range_end;
            vm.va_range_end += 4ULL << 30;
            vm.absolute_big_page_limit = true;
            LOG_WARNING(Service_NVDRV, "No VA split given; small pages up to {:#x}", vm.va_range_split);
        }
    }

    const u64 max_big_page_bits = Common::Log2Ceil(vm.va_range_end);

    const auto start_pages{static_cast<u32>(vm.va_range_start >> VM::PAGE_SIZE_BITS)};
    const auto end_pages{static_cast<u32>(vm.va_range_split >> VM::PAGE_SIZE_BITS)};
    vm.small_page_allocator.emplace(start_pages, end_pages);

    const auto start_big_pages{static_cast<u32>(vm.va_range_split >> vm.big_page_size_bits)};
    // The Switch 1 layout passes the big-page region length as the limit (so the limit stays above
    // the start there); a split past the region length needs the absolute end instead.
    const auto end_big_pages{static_cast<u32>(
        (vm.absolute_big_page_limit ? vm.va_range_end : vm.va_range_end - vm.va_range_split) >>
        vm.big_page_size_bits)};
    vm.big_page_allocator.emplace(start_big_pages, end_big_pages);

    gmmu = std::make_unique<Tegra::MemoryManager>(system, max_big_page_bits, vm.va_range_split, vm.big_page_size_bits, VM::PAGE_SIZE_BITS);
    system.GPU().InitAddressSpace(*gmmu);
    vm.initialised = true;

    return NvResult::Success;
}

NvResult nvhost_as_gpu::AllocateSpace(IoctlAllocSpace& params) {
    LOG_DEBUG(Service_NVDRV, "called, pages={:X}, page_size={:X}, flags={:X}", params.pages,
              params.page_size, params.flags);

    std::scoped_lock lock(mutex);

    if (!vm.initialised) {
        return NvResult::BadValue;
    }

    if (params.page_size != VM::YUZU_PAGESIZE && params.page_size != vm.big_page_size) {
        return NvResult::BadValue;
    }

    if (params.page_size != vm.big_page_size &&
        ((params.flags & MappingFlags::Sparse) != MappingFlags::None)) {
        UNIMPLEMENTED_MSG("Sparse small pages are not implemented!");
        return NvResult::NotImplemented;
    }

    const u32 page_size_bits{params.page_size == VM::YUZU_PAGESIZE ? VM::PAGE_SIZE_BITS
                                                                   : vm.big_page_size_bits};

    auto& allocator{params.page_size == VM::YUZU_PAGESIZE ? *vm.small_page_allocator
                                                          : *vm.big_page_allocator};

    if ((params.flags & MappingFlags::Fixed) != MappingFlags::None) {
        allocator.AllocateFixed(static_cast<u32>(params.offset >> page_size_bits), params.pages);
    } else {
        params.offset = static_cast<u64>(allocator.Allocate(params.pages)) << page_size_bits;
        if (!params.offset) {
            ASSERT_MSG(false, "Failed to allocate free space in the GPU AS!");
            return NvResult::InsufficientMemory;
        }
    }

    u64 size{static_cast<u64>(params.pages) * params.page_size};

    if ((params.flags & MappingFlags::Sparse) != MappingFlags::None) {
        gmmu->MapSparse(params.offset, size);
    }

    allocation_map[params.offset] = {
        .mappings{},
        .size = size,
        .page_size = params.page_size,
        .sparse = (params.flags & MappingFlags::Sparse) != MappingFlags::None,
        .big_pages = params.page_size != VM::YUZU_PAGESIZE,
    };

    return NvResult::Success;
}

bool nvhost_as_gpu::FreeMappingLocked(u64 offset) noexcept {
    if (auto const it = mapping_map.find(offset); it != mapping_map.end()) {
        auto const mapping = it->second;
        if (!mapping.fixed) {
            auto& allocator{mapping.big_page ? *vm.big_page_allocator : *vm.small_page_allocator};
            u32 page_size_bits{mapping.big_page ? vm.big_page_size_bits : VM::PAGE_SIZE_BITS};
            u32 page_size{mapping.big_page ? vm.big_page_size : VM::YUZU_PAGESIZE};
            u64 aligned_size{Common::AlignUp(mapping.size, page_size)};
            allocator.Free(u32(mapping.offset >> page_size_bits), u32(aligned_size >> page_size_bits));
        }
        nvmap.UnpinHandle(mapping.handle);
        // Sparse mappings shouldn't be fully unmapped, just returned to their sparse state
        // Only FreeSpace can unmap them fully
        if (mapping.sparse_alloc) {
            gmmu->MapSparse(offset, mapping.size, mapping.big_page);
        } else {
            gmmu->Unmap(offset, mapping.size);
        }
        mapping_map.erase(offset);
        return true;
    }
    return false;
}

NvResult nvhost_as_gpu::FreeSpace(IoctlFreeSpace& params) {
    LOG_DEBUG(Service_NVDRV, "called, offset={:X}, pages={:X}, page_size={:X}", params.offset, params.pages, params.page_size);
    std::scoped_lock lock(mutex);
    if (!vm.initialised) {
        return NvResult::BadValue;
    }
    if (auto const it = allocation_map.find(params.offset); it != allocation_map.end()) {
        auto const allocation = it->second;
        if (allocation.page_size != params.page_size || allocation.size != (u64(params.pages) * params.page_size))
            return NvResult::BadValue;

        for (const auto mapping_offset : allocation.mappings)
            if (!FreeMappingLocked(mapping_offset))
                return NvResult::BadValue;

        // Unset sparse flag if required
        if (allocation.sparse)
            gmmu->Unmap(params.offset, allocation.size);

        auto& allocator{params.page_size == VM::YUZU_PAGESIZE ? *vm.small_page_allocator : *vm.big_page_allocator};
        u32 page_size_bits{params.page_size == VM::YUZU_PAGESIZE ? VM::PAGE_SIZE_BITS : vm.big_page_size_bits};

        allocator.Free(u32(params.offset >> page_size_bits), u32(allocation.size >> page_size_bits));
        allocation_map.erase(params.offset);
        return NvResult::Success;
    }
    return NvResult::BadValue;
}

NvResult nvhost_as_gpu::Remap(std::span<IoctlRemapEntry> entries) {
    LOG_DEBUG(Service_NVDRV, "called, num_entries={:#x}", entries.size());

    if (!vm.initialised) {
        return NvResult::BadValue;
    }

    for (const auto& entry : entries) {
        GPUVAddr virtual_address{static_cast<u64>(entry.as_offset_big_pages)
                                 << vm.big_page_size_bits};
        u64 size{static_cast<u64>(entry.big_pages) << vm.big_page_size_bits};

        auto alloc{allocation_map.upper_bound(virtual_address)};

        if (alloc-- == allocation_map.begin() ||
            (virtual_address - alloc->first) + size > alloc->second.size) {
            LOG_WARNING(Service_NVDRV, "Cannot remap into an unallocated region!");
            return NvResult::BadValue;
        }

        if (!alloc->second.sparse) {
            LOG_WARNING(Service_NVDRV, "Cannot remap a non-sparse mapping!");
            return NvResult::BadValue;
        }

        const bool use_big_pages = alloc->second.big_pages;
        if (!entry.handle) {
            gmmu->MapSparse(virtual_address, size, use_big_pages);
        } else {
            auto handle{nvmap.GetHandle(entry.handle)};
            if (!handle) {
                return NvResult::BadValue;
            }

            DAddr base = nvmap.PinHandle(entry.handle, false);
            DAddr device_address{static_cast<DAddr>(
                base + (static_cast<u64>(entry.handle_offset_big_pages) << vm.big_page_size_bits))};

            gmmu->Map(virtual_address, device_address, size,
                      static_cast<Tegra::PTEKind>(entry.kind), use_big_pages);
        }
    }

    return NvResult::Success;
}

NvResult nvhost_as_gpu::MapBufferEx(IoctlMapBufferEx& params) {
    LOG_DEBUG(Service_NVDRV,
              "called, flags={:X}, nvmap_handle={:X}, buffer_offset={}, mapping_size={}"
              ", offset={:#x}",
              params.flags, params.handle, params.buffer_offset, params.mapping_size,
              params.offset);

    std::scoped_lock lock(mutex);

    if (!vm.initialised) {
        return NvResult::BadValue;
    }

    // Remaps a subregion of an existing mapping to a different PA
    if ((params.flags & MappingFlags::Remap) != MappingFlags::None) {
        if (auto const it = mapping_map.find(params.offset); it != mapping_map.end()) {
            auto const mapping = it->second;
            if (mapping.size < params.mapping_size) {
                LOG_WARNING(Service_NVDRV, "Cannot remap a partially mapped GPU address space region: {:#x}", params.offset);
                return NvResult::BadValue;
            }
            u64 gpu_address = u64(params.offset + params.buffer_offset);
            VAddr device_address{mapping.ptr + params.buffer_offset};
            gmmu->Map(gpu_address, device_address, params.mapping_size, Tegra::PTEKind(params.kind), mapping.big_page);
            return NvResult::Success;
        } else {
            LOG_WARNING(Service_NVDRV, "Cannot remap an unmapped GPU address space region: {:#x}", params.offset);
            return NvResult::BadValue;
        }
    }

    auto handle{nvmap.GetHandle(params.handle)};
    if (!handle) {
        return NvResult::BadValue;
    }

    DAddr device_address = DAddr(nvmap.PinHandle(params.handle, false) + params.buffer_offset);
    u64 size{params.mapping_size ? params.mapping_size : handle->orig_size};

    bool big_page{[&]() {
        if (Common::IsAligned(handle->align, vm.big_page_size)) {
            return true;
        } else if (Common::IsAligned(handle->align, VM::YUZU_PAGESIZE)) {
            return false;
        } else {
            ASSERT(false);
            return false;
        }
    }()};

    if ((params.flags & MappingFlags::Fixed) != MappingFlags::None) {
        auto alloc{allocation_map.upper_bound(params.offset)};

        if (alloc-- == allocation_map.begin() ||
            (params.offset - alloc->first) + size > alloc->second.size) {
            ASSERT_MSG(false, "Cannot perform a fixed mapping into an unallocated region!");
            return NvResult::BadValue;
        }

        const bool use_big_pages = alloc->second.big_pages && big_page;
        gmmu->Map(params.offset, device_address, size, static_cast<Tegra::PTEKind>(params.kind), use_big_pages);

        alloc->second.mappings.push_back(params.offset);
        mapping_map.insert_or_assign(params.offset, Mapping(params.handle, device_address, params.offset, size, true, use_big_pages, alloc->second.sparse));
    } else {
        auto& allocator{big_page ? *vm.big_page_allocator : *vm.small_page_allocator};
        u32 page_size{big_page ? vm.big_page_size : VM::YUZU_PAGESIZE};
        u32 page_size_bits{big_page ? vm.big_page_size_bits : VM::PAGE_SIZE_BITS};

        params.offset = u64(allocator.Allocate(u32(Common::AlignUp(size, page_size) >> page_size_bits))) << page_size_bits;
        if (!params.offset) {
            ASSERT_MSG(false, "Failed to allocate free space in the GPU AS!");
            return NvResult::InsufficientMemory;
        }
        gmmu->Map(params.offset, device_address, Common::AlignUp(size, page_size), Tegra::PTEKind(params.kind), big_page);
        mapping_map.insert_or_assign(params.offset, Mapping(params.handle, device_address, params.offset, size, false, big_page, false));
    }

    map_buffer_offsets.insert(params.offset);

    return NvResult::Success;
}

NvResult nvhost_as_gpu::UnmapBuffer(IoctlUnmapBuffer& params) {
    std::scoped_lock lock(mutex);
    if (auto const offset_it = map_buffer_offsets.find(params.offset); offset_it != map_buffer_offsets.end()) {
        LOG_DEBUG(Service_NVDRV, "called, offset={:#x}", params.offset);
        if (!vm.initialised) {
            return NvResult::BadValue;
        }

        auto const it = mapping_map.find(params.offset);
        auto const mapping = it->second;
        if (!mapping.fixed) {
            auto& allocator{mapping.big_page ? *vm.big_page_allocator : *vm.small_page_allocator};
            u32 page_size_bits{mapping.big_page ? vm.big_page_size_bits : VM::PAGE_SIZE_BITS};
            allocator.Free(u32(mapping.offset >> page_size_bits), u32(mapping.size >> page_size_bits));
        }

        // Sparse mappings shouldn't be fully unmapped, just returned to their sparse state
        // Only FreeSpace can unmap them fully
        if (mapping.sparse_alloc) {
            gmmu->MapSparse(params.offset, mapping.size, mapping.big_page);
        } else {
            gmmu->Unmap(params.offset, mapping.size);
        }

        nvmap.UnpinHandle(mapping.handle);
        mapping_map.erase(params.offset);
        map_buffer_offsets.erase(params.offset);
    }
    return NvResult::Success;
}

NvResult nvhost_as_gpu::BindChannel(IoctlBindChannel& params) {
    LOG_DEBUG(Service_NVDRV, "called, fd={:X}", params.fd);

    auto gpu_channel_device = module.GetDevice<nvhost_gpu>(params.fd);
    gpu_channel_device->channel_state->memory_manager = gmmu.get();
    return NvResult::Success;
}

void nvhost_as_gpu::GetVARegionsImpl(IoctlGetVaRegions& params) {
    params.buf_size = 2 * sizeof(VaRegion);

    params.regions = std::array<VaRegion, 2>{
        VaRegion{
            .offset = vm.small_page_allocator->GetVAStart() << VM::PAGE_SIZE_BITS,
            .page_size = VM::YUZU_PAGESIZE,
            ._pad0_{},
            .pages = vm.small_page_allocator->GetVALimit() - vm.small_page_allocator->GetVAStart(),
        },
        VaRegion{
            .offset = vm.big_page_allocator->GetVAStart() << vm.big_page_size_bits,
            .page_size = vm.big_page_size,
            ._pad0_{},
            .pages = vm.big_page_allocator->GetVALimit() - vm.big_page_allocator->GetVAStart(),
        },
    };
}

NvResult nvhost_as_gpu::GetVARegions1(IoctlGetVaRegions& params) {
    LOG_DEBUG(Service_NVDRV, "called, buf_addr={:X}, buf_size={:X}", params.buf_addr, params.buf_size);

    std::scoped_lock lock(mutex);

    if (!vm.initialised) {
        return NvResult::BadValue;
    }

    GetVARegionsImpl(params);

    return NvResult::Success;
}

NvResult nvhost_as_gpu::GetVARegions3(IoctlGetVaRegions& params, std::span<VaRegion> regions) {
    LOG_DEBUG(Service_NVDRV, "called, buf_addr={:X}, buf_size={:X}", params.buf_addr,
              params.buf_size);

    std::scoped_lock lock(mutex);

    if (!vm.initialised) {
        return NvResult::BadValue;
    }

    GetVARegionsImpl(params);

    const size_t num_regions = (std::min)(params.regions.size(), regions.size());
    for (size_t i = 0; i < num_regions; i++) {
        regions[i] = params.regions[i];
    }

    return NvResult::Success;
}

Kernel::KEvent* nvhost_as_gpu::QueryEvent(u32 event_id) {
    LOG_CRITICAL(Service_NVDRV, "Unknown AS GPU Event {}", event_id);
    return nullptr;
}

} // namespace Service::Nvidia::Devices
