|sdram_ov5640_sobel_vga
CLOCK => CLOCK.IN1
S_CLK <= sdram_vga_top:u_sdram_vga_top.sdram_clk
S_CKE <= sdram_vga_top:u_sdram_vga_top.sdram_cke
S_NCS <= sdram_vga_top:u_sdram_vga_top.sdram_cs_n
S_NWE <= sdram_vga_top:u_sdram_vga_top.sdram_we_n
S_NCAS <= sdram_vga_top:u_sdram_vga_top.sdram_cas_n
S_NRAS <= sdram_vga_top:u_sdram_vga_top.sdram_ras_n
S_DQM[0] <= sdram_vga_top:u_sdram_vga_top.sdram_ldqm
S_DQM[1] <= sdram_vga_top:u_sdram_vga_top.sdram_udqm
S_BA[0] <= sdram_vga_top:u_sdram_vga_top.sdram_ba
S_BA[1] <= sdram_vga_top:u_sdram_vga_top.sdram_ba
S_A[0] <= sdram_vga_top:u_sdram_vga_top.sdram_addr
S_A[1] <= sdram_vga_top:u_sdram_vga_top.sdram_addr
S_A[2] <= sdram_vga_top:u_sdram_vga_top.sdram_addr
S_A[3] <= sdram_vga_top:u_sdram_vga_top.sdram_addr
S_A[4] <= sdram_vga_top:u_sdram_vga_top.sdram_addr
S_A[5] <= sdram_vga_top:u_sdram_vga_top.sdram_addr
S_A[6] <= sdram_vga_top:u_sdram_vga_top.sdram_addr
S_A[7] <= sdram_vga_top:u_sdram_vga_top.sdram_addr
S_A[8] <= sdram_vga_top:u_sdram_vga_top.sdram_addr
S_A[9] <= sdram_vga_top:u_sdram_vga_top.sdram_addr
S_A[10] <= sdram_vga_top:u_sdram_vga_top.sdram_addr
S_A[11] <= sdram_vga_top:u_sdram_vga_top.sdram_addr
S_A[12] <= sdram_vga_top:u_sdram_vga_top.sdram_addr
S_DB[0] <> sdram_vga_top:u_sdram_vga_top.sdram_data
S_DB[1] <> sdram_vga_top:u_sdram_vga_top.sdram_data
S_DB[2] <> sdram_vga_top:u_sdram_vga_top.sdram_data
S_DB[3] <> sdram_vga_top:u_sdram_vga_top.sdram_data
S_DB[4] <> sdram_vga_top:u_sdram_vga_top.sdram_data
S_DB[5] <> sdram_vga_top:u_sdram_vga_top.sdram_data
S_DB[6] <> sdram_vga_top:u_sdram_vga_top.sdram_data
S_DB[7] <> sdram_vga_top:u_sdram_vga_top.sdram_data
S_DB[8] <> sdram_vga_top:u_sdram_vga_top.sdram_data
S_DB[9] <> sdram_vga_top:u_sdram_vga_top.sdram_data
S_DB[10] <> sdram_vga_top:u_sdram_vga_top.sdram_data
S_DB[11] <> sdram_vga_top:u_sdram_vga_top.sdram_data
S_DB[12] <> sdram_vga_top:u_sdram_vga_top.sdram_data
S_DB[13] <> sdram_vga_top:u_sdram_vga_top.sdram_data
S_DB[14] <> sdram_vga_top:u_sdram_vga_top.sdram_data
S_DB[15] <> sdram_vga_top:u_sdram_vga_top.sdram_data
VGA_HSYNC <= sdram_vga_top:u_sdram_vga_top.lcd_hs
VGA_VSYNC <= sdram_vga_top:u_sdram_vga_top.lcd_vs
lcd_rgb[0] <= sdram_vga_top:u_sdram_vga_top.lcd_rgb
lcd_rgb[1] <= sdram_vga_top:u_sdram_vga_top.lcd_rgb
lcd_rgb[2] <= sdram_vga_top:u_sdram_vga_top.lcd_rgb
lcd_rgb[3] <= sdram_vga_top:u_sdram_vga_top.lcd_rgb
lcd_rgb[4] <= sdram_vga_top:u_sdram_vga_top.lcd_rgb
lcd_rgb[5] <= sdram_vga_top:u_sdram_vga_top.lcd_rgb
lcd_rgb[6] <= sdram_vga_top:u_sdram_vga_top.lcd_rgb
lcd_rgb[7] <= sdram_vga_top:u_sdram_vga_top.lcd_rgb
lcd_rgb[8] <= sdram_vga_top:u_sdram_vga_top.lcd_rgb
lcd_rgb[9] <= sdram_vga_top:u_sdram_vga_top.lcd_rgb
lcd_rgb[10] <= sdram_vga_top:u_sdram_vga_top.lcd_rgb
lcd_rgb[11] <= sdram_vga_top:u_sdram_vga_top.lcd_rgb
lcd_rgb[12] <= sdram_vga_top:u_sdram_vga_top.lcd_rgb
lcd_rgb[13] <= sdram_vga_top:u_sdram_vga_top.lcd_rgb
lcd_rgb[14] <= sdram_vga_top:u_sdram_vga_top.lcd_rgb
lcd_rgb[15] <= sdram_vga_top:u_sdram_vga_top.lcd_rgb
CMOS_SCLK <= reg_config:reg_config_inst.i2c_sclk
CMOS_SDAT <> reg_config:reg_config_inst.i2c_sdat
CMOS_VSYNC => CMOS_VSYNC.IN1
CMOS_HREF => CMOS_HREF.IN1
CMOS_PCLK => CMOS_PCLK.IN2
CMOS_XCLK <= CMOS_Capture:u_CMOS_Capture.CMOS_XCLK
CMOS_DB[0] => CMOS_DB[0].IN1
CMOS_DB[1] => CMOS_DB[1].IN1
CMOS_DB[2] => CMOS_DB[2].IN1
CMOS_DB[3] => CMOS_DB[3].IN1
CMOS_DB[4] => CMOS_DB[4].IN1
CMOS_DB[5] => CMOS_DB[5].IN1
CMOS_DB[6] => CMOS_DB[6].IN1
CMOS_DB[7] => CMOS_DB[7].IN1
cmos_rst_n <= cmos_rst_n.DB_MAX_OUTPUT_PORT_TYPE
cmos_pwdn <= power_on_delay:power_on_delay_inst.camera_pwnd
KEY1 => ~NO_FANOUT~
LED[0] <= <GND>
LED[1] <= <GND>
LED[2] <= <GND>
LED[3] <= <GND>


|sdram_ov5640_sobel_vga|system_ctrl:u_system_ctrl
clk => clk.IN2
rst_n => rst_nr2.ACLR
rst_n => rst_nr1.ACLR
sys_rst_n <= sysrst_nr2.DB_MAX_OUTPUT_PORT_TYPE
clk_c0 <= sdram_pll:u_sdram_pll.c0
clk_c1 <= clk_c1.DB_MAX_OUTPUT_PORT_TYPE
clk_c2 <= sdram_pll:u_sdram_pll.c2
clk_c3 <= sdram_pll:u_sdram_pll.c3
clk_c4 <= pll_64:u_pll_64.c0


|sdram_ov5640_sobel_vga|system_ctrl:u_system_ctrl|system_delay:u_system_delay
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
clk => cnt[14].CLK
clk => cnt[15].CLK
clk => cnt[16].CLK
clk => cnt[17].CLK
clk => cnt[18].CLK
clk => cnt[19].CLK
clk => cnt[20].CLK
clk => cnt[21].CLK
clk => cnt[22].CLK
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => cnt[5].ACLR
rst_n => cnt[6].ACLR
rst_n => cnt[7].ACLR
rst_n => cnt[8].ACLR
rst_n => cnt[9].ACLR
rst_n => cnt[10].ACLR
rst_n => cnt[11].ACLR
rst_n => cnt[12].ACLR
rst_n => cnt[13].ACLR
rst_n => cnt[14].ACLR
rst_n => cnt[15].ACLR
rst_n => cnt[16].ACLR
rst_n => cnt[17].ACLR
rst_n => cnt[18].ACLR
rst_n => cnt[19].ACLR
rst_n => cnt[20].ACLR
rst_n => cnt[21].ACLR
rst_n => cnt[22].ACLR
delay_done <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll
areset => areset.IN1
inclk0 => sub_wire7[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|sdram_ov5640_sobel_vga|system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component
inclk[0] => sdram_pll_altpll:auto_generated.inclk[0]
inclk[1] => sdram_pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => sdram_pll_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= sdram_pll_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|sdram_ov5640_sobel_vga|system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|system_ctrl:u_system_ctrl|pll_64:u_pll_64
areset => altpll:altpll_component.areset
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
locked <= altpll:altpll_component.locked


|sdram_ov5640_sobel_vga|system_ctrl:u_system_ctrl|pll_64:u_pll_64|altpll:altpll_component
inclk[0] => pll_64_altpll:auto_generated.inclk[0]
inclk[1] => pll_64_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll_64_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_64_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|sdram_ov5640_sobel_vga|system_ctrl:u_system_ctrl|pll_64:u_pll_64|altpll:altpll_component|pll_64_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|power_on_delay:power_on_delay_inst
clk_50M => initial_en~reg0.CLK
clk_50M => cnt3[0].CLK
clk_50M => cnt3[1].CLK
clk_50M => cnt3[2].CLK
clk_50M => cnt3[3].CLK
clk_50M => cnt3[4].CLK
clk_50M => cnt3[5].CLK
clk_50M => cnt3[6].CLK
clk_50M => cnt3[7].CLK
clk_50M => cnt3[8].CLK
clk_50M => cnt3[9].CLK
clk_50M => cnt3[10].CLK
clk_50M => cnt3[11].CLK
clk_50M => cnt3[12].CLK
clk_50M => cnt3[13].CLK
clk_50M => cnt3[14].CLK
clk_50M => cnt3[15].CLK
clk_50M => cnt3[16].CLK
clk_50M => cnt3[17].CLK
clk_50M => cnt3[18].CLK
clk_50M => cnt3[19].CLK
clk_50M => camera_rstn_reg.CLK
clk_50M => cnt2[0].CLK
clk_50M => cnt2[1].CLK
clk_50M => cnt2[2].CLK
clk_50M => cnt2[3].CLK
clk_50M => cnt2[4].CLK
clk_50M => cnt2[5].CLK
clk_50M => cnt2[6].CLK
clk_50M => cnt2[7].CLK
clk_50M => cnt2[8].CLK
clk_50M => cnt2[9].CLK
clk_50M => cnt2[10].CLK
clk_50M => cnt2[11].CLK
clk_50M => cnt2[12].CLK
clk_50M => cnt2[13].CLK
clk_50M => cnt2[14].CLK
clk_50M => cnt2[15].CLK
clk_50M => camera_pwnd_reg.CLK
clk_50M => cnt1[0].CLK
clk_50M => cnt1[1].CLK
clk_50M => cnt1[2].CLK
clk_50M => cnt1[3].CLK
clk_50M => cnt1[4].CLK
clk_50M => cnt1[5].CLK
clk_50M => cnt1[6].CLK
clk_50M => cnt1[7].CLK
clk_50M => cnt1[8].CLK
clk_50M => cnt1[9].CLK
clk_50M => cnt1[10].CLK
clk_50M => cnt1[11].CLK
clk_50M => cnt1[12].CLK
clk_50M => cnt1[13].CLK
clk_50M => cnt1[14].CLK
clk_50M => cnt1[15].CLK
clk_50M => cnt1[16].CLK
clk_50M => cnt1[17].CLK
clk_50M => cnt1[18].CLK
reset_n => cnt1.OUTPUTSELECT
reset_n => cnt1.OUTPUTSELECT
reset_n => cnt1.OUTPUTSELECT
reset_n => cnt1.OUTPUTSELECT
reset_n => cnt1.OUTPUTSELECT
reset_n => cnt1.OUTPUTSELECT
reset_n => cnt1.OUTPUTSELECT
reset_n => cnt1.OUTPUTSELECT
reset_n => cnt1.OUTPUTSELECT
reset_n => cnt1.OUTPUTSELECT
reset_n => cnt1.OUTPUTSELECT
reset_n => cnt1.OUTPUTSELECT
reset_n => cnt1.OUTPUTSELECT
reset_n => cnt1.OUTPUTSELECT
reset_n => cnt1.OUTPUTSELECT
reset_n => cnt1.OUTPUTSELECT
reset_n => cnt1.OUTPUTSELECT
reset_n => cnt1.OUTPUTSELECT
reset_n => cnt1.OUTPUTSELECT
reset_n => camera_pwnd_reg.OUTPUTSELECT
camera_rstn <= camera_rstn_reg.DB_MAX_OUTPUT_PORT_TYPE
camera_pwnd <= camera_pwnd_reg.DB_MAX_OUTPUT_PORT_TYPE
initial_en <= initial_en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|reg_config:reg_config_inst
clk_25M => clock_20k_cnt[0].CLK
clk_25M => clock_20k_cnt[1].CLK
clk_25M => clock_20k_cnt[2].CLK
clk_25M => clock_20k_cnt[3].CLK
clk_25M => clock_20k_cnt[4].CLK
clk_25M => clock_20k_cnt[5].CLK
clk_25M => clock_20k_cnt[6].CLK
clk_25M => clock_20k_cnt[7].CLK
clk_25M => clock_20k_cnt[8].CLK
clk_25M => clock_20k_cnt[9].CLK
clk_25M => clock_20k_cnt[10].CLK
clk_25M => clock_20k_cnt[11].CLK
clk_25M => clock_20k_cnt[12].CLK
clk_25M => clock_20k_cnt[13].CLK
clk_25M => clock_20k_cnt[14].CLK
clk_25M => clock_20k_cnt[15].CLK
clk_25M => clock_20k~reg0.CLK
camera_rstn => camera_rstn.IN1
initial_en => ~NO_FANOUT~
reg_conf_done <= reg_conf_done_reg.DB_MAX_OUTPUT_PORT_TYPE
i2c_sclk <= i2c_com:u1.i2c_sclk
i2c_sdat <> i2c_com:u1.i2c_sdat
clock_20k <= clock_20k.DB_MAX_OUTPUT_PORT_TYPE
reg_index[0] <= reg_index[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_index[1] <= reg_index[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_index[2] <= reg_index[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_index[3] <= reg_index[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_index[4] <= reg_index[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_index[5] <= reg_index[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_index[6] <= reg_index[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_index[7] <= reg_index[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_index[8] <= reg_index[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|reg_config:reg_config_inst|i2c_com:u1
clock_i2c => reg_sdat.CLK
clock_i2c => sclk.CLK
clock_i2c => ack3.CLK
clock_i2c => ack2.CLK
clock_i2c => ack1.CLK
clock_i2c => tr_end~reg0.CLK
clock_i2c => cyc_count[0].CLK
clock_i2c => cyc_count[1].CLK
clock_i2c => cyc_count[2].CLK
clock_i2c => cyc_count[3].CLK
clock_i2c => cyc_count[4].CLK
clock_i2c => cyc_count[5].CLK
clock_i2c => i2c_sclk.DATAB
camera_rstn => reg_sdat.PRESET
camera_rstn => sclk.PRESET
camera_rstn => ack3.PRESET
camera_rstn => ack2.PRESET
camera_rstn => ack1.PRESET
camera_rstn => tr_end~reg0.ACLR
camera_rstn => cyc_count[0].PRESET
camera_rstn => cyc_count[1].PRESET
camera_rstn => cyc_count[2].PRESET
camera_rstn => cyc_count[3].PRESET
camera_rstn => cyc_count[4].PRESET
camera_rstn => cyc_count[5].PRESET
ack <= ack.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[0] => Mux0.IN39
i2c_data[1] => Mux0.IN38
i2c_data[2] => Mux0.IN37
i2c_data[3] => Mux0.IN36
i2c_data[4] => Mux0.IN35
i2c_data[5] => Mux0.IN34
i2c_data[6] => Mux0.IN33
i2c_data[7] => Mux0.IN32
i2c_data[8] => Mux0.IN31
i2c_data[9] => Mux0.IN30
i2c_data[10] => Mux0.IN29
i2c_data[11] => Mux0.IN28
i2c_data[12] => Mux0.IN27
i2c_data[13] => Mux0.IN26
i2c_data[14] => Mux0.IN25
i2c_data[15] => Mux0.IN24
i2c_data[16] => Mux0.IN23
i2c_data[17] => Mux0.IN22
i2c_data[18] => Mux0.IN21
i2c_data[19] => Mux0.IN20
i2c_data[20] => Mux0.IN19
i2c_data[21] => Mux0.IN18
i2c_data[22] => Mux0.IN17
i2c_data[23] => Mux0.IN16
i2c_data[24] => Mux0.IN15
i2c_data[25] => Mux0.IN14
i2c_data[26] => Mux0.IN13
i2c_data[27] => Mux0.IN12
i2c_data[28] => Mux0.IN11
i2c_data[29] => Mux0.IN10
i2c_data[30] => Mux0.IN9
i2c_data[31] => Mux0.IN8
start => cyc_count.OUTPUTSELECT
start => cyc_count.OUTPUTSELECT
start => cyc_count.OUTPUTSELECT
start => cyc_count.OUTPUTSELECT
start => cyc_count.OUTPUTSELECT
start => cyc_count.OUTPUTSELECT
tr_end <= tr_end~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_sclk <= i2c_sclk.DB_MAX_OUTPUT_PORT_TYPE
i2c_sdat <> i2c_sdat


|sdram_ov5640_sobel_vga|CMOS_Capture:u_CMOS_Capture
iCLK => CMOS_FPS_DATA[0]~reg0.CLK
iCLK => CMOS_FPS_DATA[1]~reg0.CLK
iCLK => CMOS_FPS_DATA[2]~reg0.CLK
iCLK => CMOS_FPS_DATA[3]~reg0.CLK
iCLK => CMOS_FPS_DATA[4]~reg0.CLK
iCLK => CMOS_FPS_DATA[5]~reg0.CLK
iCLK => CMOS_FPS_DATA[6]~reg0.CLK
iCLK => CMOS_FPS_DATA[7]~reg0.CLK
iCLK => fps_state.CLK
iCLK => fps_data[0].CLK
iCLK => fps_data[1].CLK
iCLK => fps_data[2].CLK
iCLK => fps_data[3].CLK
iCLK => fps_data[4].CLK
iCLK => fps_data[5].CLK
iCLK => fps_data[6].CLK
iCLK => fps_data[7].CLK
iCLK => delay_cnt[0].CLK
iCLK => delay_cnt[1].CLK
iCLK => delay_cnt[2].CLK
iCLK => delay_cnt[3].CLK
iCLK => delay_cnt[4].CLK
iCLK => delay_cnt[5].CLK
iCLK => delay_cnt[6].CLK
iCLK => delay_cnt[7].CLK
iCLK => delay_cnt[8].CLK
iCLK => delay_cnt[9].CLK
iCLK => delay_cnt[10].CLK
iCLK => delay_cnt[11].CLK
iCLK => delay_cnt[12].CLK
iCLK => delay_cnt[13].CLK
iCLK => delay_cnt[14].CLK
iCLK => delay_cnt[15].CLK
iCLK => delay_cnt[16].CLK
iCLK => delay_cnt[17].CLK
iCLK => delay_cnt[18].CLK
iCLK => delay_cnt[19].CLK
iCLK => delay_cnt[20].CLK
iCLK => delay_cnt[21].CLK
iCLK => delay_cnt[22].CLK
iCLK => delay_cnt[23].CLK
iCLK => delay_cnt[24].CLK
iCLK => delay_cnt[25].CLK
iCLK => CMOS_XCLK.DATAIN
iRST_N => CMOS_oDATA[0]~reg0.ACLR
iRST_N => CMOS_oDATA[1]~reg0.ACLR
iRST_N => CMOS_oDATA[2]~reg0.ACLR
iRST_N => CMOS_oDATA[3]~reg0.ACLR
iRST_N => CMOS_oDATA[4]~reg0.ACLR
iRST_N => CMOS_oDATA[5]~reg0.ACLR
iRST_N => CMOS_oDATA[6]~reg0.ACLR
iRST_N => CMOS_oDATA[7]~reg0.ACLR
iRST_N => CMOS_oDATA[8]~reg0.ACLR
iRST_N => CMOS_oDATA[9]~reg0.ACLR
iRST_N => CMOS_oDATA[10]~reg0.ACLR
iRST_N => CMOS_oDATA[11]~reg0.ACLR
iRST_N => CMOS_oDATA[12]~reg0.ACLR
iRST_N => CMOS_oDATA[13]~reg0.ACLR
iRST_N => CMOS_oDATA[14]~reg0.ACLR
iRST_N => CMOS_oDATA[15]~reg0.ACLR
iRST_N => Pre_CMOS_iDATA[0].ACLR
iRST_N => Pre_CMOS_iDATA[1].ACLR
iRST_N => Pre_CMOS_iDATA[2].ACLR
iRST_N => Pre_CMOS_iDATA[3].ACLR
iRST_N => Pre_CMOS_iDATA[4].ACLR
iRST_N => Pre_CMOS_iDATA[5].ACLR
iRST_N => Pre_CMOS_iDATA[6].ACLR
iRST_N => Pre_CMOS_iDATA[7].ACLR
iRST_N => byte_state.ACLR
iRST_N => CMOS_oCLK~reg0.ACLR
iRST_N => CMOS_VALID~reg0.ACLR
iRST_N => CMOS_FPS_DATA[0]~reg0.ACLR
iRST_N => CMOS_FPS_DATA[1]~reg0.ACLR
iRST_N => CMOS_FPS_DATA[2]~reg0.ACLR
iRST_N => CMOS_FPS_DATA[3]~reg0.ACLR
iRST_N => CMOS_FPS_DATA[4]~reg0.ACLR
iRST_N => CMOS_FPS_DATA[5]~reg0.ACLR
iRST_N => CMOS_FPS_DATA[6]~reg0.ACLR
iRST_N => CMOS_FPS_DATA[7]~reg0.ACLR
iRST_N => fps_state.ACLR
iRST_N => fps_data[0].ACLR
iRST_N => fps_data[1].ACLR
iRST_N => fps_data[2].ACLR
iRST_N => fps_data[3].ACLR
iRST_N => fps_data[4].ACLR
iRST_N => fps_data[5].ACLR
iRST_N => fps_data[6].ACLR
iRST_N => fps_data[7].ACLR
iRST_N => mCMOS_VSYNC.PRESET
iRST_N => Frame_valid.ACLR
iRST_N => Frame_Cont[0].ACLR
iRST_N => Frame_Cont[1].ACLR
iRST_N => Frame_Cont[2].ACLR
iRST_N => Frame_Cont[3].ACLR
iRST_N => delay_cnt[0].ACLR
iRST_N => delay_cnt[1].ACLR
iRST_N => delay_cnt[2].ACLR
iRST_N => delay_cnt[3].ACLR
iRST_N => delay_cnt[4].ACLR
iRST_N => delay_cnt[5].ACLR
iRST_N => delay_cnt[6].ACLR
iRST_N => delay_cnt[7].ACLR
iRST_N => delay_cnt[8].ACLR
iRST_N => delay_cnt[9].ACLR
iRST_N => delay_cnt[10].ACLR
iRST_N => delay_cnt[11].ACLR
iRST_N => delay_cnt[12].ACLR
iRST_N => delay_cnt[13].ACLR
iRST_N => delay_cnt[14].ACLR
iRST_N => delay_cnt[15].ACLR
iRST_N => delay_cnt[16].ACLR
iRST_N => delay_cnt[17].ACLR
iRST_N => delay_cnt[18].ACLR
iRST_N => delay_cnt[19].ACLR
iRST_N => delay_cnt[20].ACLR
iRST_N => delay_cnt[21].ACLR
iRST_N => delay_cnt[22].ACLR
iRST_N => delay_cnt[23].ACLR
iRST_N => delay_cnt[24].ACLR
iRST_N => delay_cnt[25].ACLR
Init_Done => Frame_Cont[3].ENA
Init_Done => Frame_Cont[2].ENA
Init_Done => Frame_Cont[1].ENA
Init_Done => Frame_Cont[0].ENA
Init_Done => Frame_valid.ENA
CMOS_XCLK <= iCLK.DB_MAX_OUTPUT_PORT_TYPE
CMOS_PCLK => CMOS_VALID~reg0.CLK
CMOS_PCLK => CMOS_oCLK~reg0.CLK
CMOS_PCLK => Frame_valid.CLK
CMOS_PCLK => Frame_Cont[0].CLK
CMOS_PCLK => Frame_Cont[1].CLK
CMOS_PCLK => Frame_Cont[2].CLK
CMOS_PCLK => Frame_Cont[3].CLK
CMOS_PCLK => CMOS_oDATA[0]~reg0.CLK
CMOS_PCLK => CMOS_oDATA[1]~reg0.CLK
CMOS_PCLK => CMOS_oDATA[2]~reg0.CLK
CMOS_PCLK => CMOS_oDATA[3]~reg0.CLK
CMOS_PCLK => CMOS_oDATA[4]~reg0.CLK
CMOS_PCLK => CMOS_oDATA[5]~reg0.CLK
CMOS_PCLK => CMOS_oDATA[6]~reg0.CLK
CMOS_PCLK => CMOS_oDATA[7]~reg0.CLK
CMOS_PCLK => CMOS_oDATA[8]~reg0.CLK
CMOS_PCLK => CMOS_oDATA[9]~reg0.CLK
CMOS_PCLK => CMOS_oDATA[10]~reg0.CLK
CMOS_PCLK => CMOS_oDATA[11]~reg0.CLK
CMOS_PCLK => CMOS_oDATA[12]~reg0.CLK
CMOS_PCLK => CMOS_oDATA[13]~reg0.CLK
CMOS_PCLK => CMOS_oDATA[14]~reg0.CLK
CMOS_PCLK => CMOS_oDATA[15]~reg0.CLK
CMOS_PCLK => Pre_CMOS_iDATA[0].CLK
CMOS_PCLK => Pre_CMOS_iDATA[1].CLK
CMOS_PCLK => Pre_CMOS_iDATA[2].CLK
CMOS_PCLK => Pre_CMOS_iDATA[3].CLK
CMOS_PCLK => Pre_CMOS_iDATA[4].CLK
CMOS_PCLK => Pre_CMOS_iDATA[5].CLK
CMOS_PCLK => Pre_CMOS_iDATA[6].CLK
CMOS_PCLK => Pre_CMOS_iDATA[7].CLK
CMOS_PCLK => byte_state.CLK
CMOS_PCLK => mCMOS_VSYNC.CLK
CMOS_iDATA[0] => CMOS_oDATA.DATAB
CMOS_iDATA[0] => Pre_CMOS_iDATA.DATAA
CMOS_iDATA[1] => CMOS_oDATA.DATAB
CMOS_iDATA[1] => Pre_CMOS_iDATA.DATAA
CMOS_iDATA[2] => CMOS_oDATA.DATAB
CMOS_iDATA[2] => Pre_CMOS_iDATA.DATAA
CMOS_iDATA[3] => CMOS_oDATA.DATAB
CMOS_iDATA[3] => Pre_CMOS_iDATA.DATAA
CMOS_iDATA[4] => CMOS_oDATA.DATAB
CMOS_iDATA[4] => Pre_CMOS_iDATA.DATAA
CMOS_iDATA[5] => CMOS_oDATA.DATAB
CMOS_iDATA[5] => Pre_CMOS_iDATA.DATAA
CMOS_iDATA[6] => CMOS_oDATA.DATAB
CMOS_iDATA[6] => Pre_CMOS_iDATA.DATAA
CMOS_iDATA[7] => CMOS_oDATA.DATAB
CMOS_iDATA[7] => Pre_CMOS_iDATA.DATAA
CMOS_VSYNC => mCMOS_VSYNC.DATAIN
CMOS_VSYNC => Equal0.IN0
CMOS_VSYNC => always1.IN0
CMOS_VSYNC => CMOS_VALID.DATAB
CMOS_HREF => always1.IN1
CMOS_oCLK <= CMOS_oCLK~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMOS_oDATA[0] <= CMOS_oDATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMOS_oDATA[1] <= CMOS_oDATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMOS_oDATA[2] <= CMOS_oDATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMOS_oDATA[3] <= CMOS_oDATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMOS_oDATA[4] <= CMOS_oDATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMOS_oDATA[5] <= CMOS_oDATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMOS_oDATA[6] <= CMOS_oDATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMOS_oDATA[7] <= CMOS_oDATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMOS_oDATA[8] <= CMOS_oDATA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMOS_oDATA[9] <= CMOS_oDATA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMOS_oDATA[10] <= CMOS_oDATA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMOS_oDATA[11] <= CMOS_oDATA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMOS_oDATA[12] <= CMOS_oDATA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMOS_oDATA[13] <= CMOS_oDATA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMOS_oDATA[14] <= CMOS_oDATA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMOS_oDATA[15] <= CMOS_oDATA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMOS_VALID <= CMOS_VALID~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMOS_FPS_DATA[0] <= CMOS_FPS_DATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMOS_FPS_DATA[1] <= CMOS_FPS_DATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMOS_FPS_DATA[2] <= CMOS_FPS_DATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMOS_FPS_DATA[3] <= CMOS_FPS_DATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMOS_FPS_DATA[4] <= CMOS_FPS_DATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMOS_FPS_DATA[5] <= CMOS_FPS_DATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMOS_FPS_DATA[6] <= CMOS_FPS_DATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMOS_FPS_DATA[7] <= CMOS_FPS_DATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top
clk_vga => clk_vga.IN2
clk_ref => clk_ref.IN2
clk_refout => clk_refout.IN1
rst_n => rst_n.IN4
sdram_clk <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_clk
sdram_cke <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_cke
sdram_cs_n <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_cs_n
sdram_we_n <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_we_n
sdram_cas_n <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_cas_n
sdram_ras_n <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_ras_n
sdram_udqm <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_udqm
sdram_ldqm <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_ldqm
sdram_ba[0] <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_ba
sdram_ba[1] <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_ba
sdram_addr[0] <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_addr
sdram_addr[1] <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_addr
sdram_addr[2] <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_addr
sdram_addr[3] <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_addr
sdram_addr[4] <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_addr
sdram_addr[5] <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_addr
sdram_addr[6] <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_addr
sdram_addr[7] <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_addr
sdram_addr[8] <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_addr
sdram_addr[9] <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_addr
sdram_addr[10] <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_addr
sdram_addr[11] <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_addr
sdram_data[0] <> sdram_2fifo_top:u_sdram_2fifo_top.sdram_data
sdram_data[1] <> sdram_2fifo_top:u_sdram_2fifo_top.sdram_data
sdram_data[2] <> sdram_2fifo_top:u_sdram_2fifo_top.sdram_data
sdram_data[3] <> sdram_2fifo_top:u_sdram_2fifo_top.sdram_data
sdram_data[4] <> sdram_2fifo_top:u_sdram_2fifo_top.sdram_data
sdram_data[5] <> sdram_2fifo_top:u_sdram_2fifo_top.sdram_data
sdram_data[6] <> sdram_2fifo_top:u_sdram_2fifo_top.sdram_data
sdram_data[7] <> sdram_2fifo_top:u_sdram_2fifo_top.sdram_data
sdram_data[8] <> sdram_2fifo_top:u_sdram_2fifo_top.sdram_data
sdram_data[9] <> sdram_2fifo_top:u_sdram_2fifo_top.sdram_data
sdram_data[10] <> sdram_2fifo_top:u_sdram_2fifo_top.sdram_data
sdram_data[11] <> sdram_2fifo_top:u_sdram_2fifo_top.sdram_data
sdram_data[12] <> sdram_2fifo_top:u_sdram_2fifo_top.sdram_data
sdram_data[13] <> sdram_2fifo_top:u_sdram_2fifo_top.sdram_data
sdram_data[14] <> sdram_2fifo_top:u_sdram_2fifo_top.sdram_data
sdram_data[15] <> sdram_2fifo_top:u_sdram_2fifo_top.sdram_data
lcd_dclk <= lcd_top:u_lcd_top.lcd_dclk
lcd_hs <= lcd_top:u_lcd_top.lcd_hs
lcd_vs <= lcd_top:u_lcd_top.lcd_vs
lcd_sync <= lcd_top:u_lcd_top.lcd_sync
lcd_blank <= lcd_top:u_lcd_top.lcd_blank
lcd_rgb[0] <= lcd_top:u_lcd_top.lcd_rgb
lcd_rgb[1] <= lcd_top:u_lcd_top.lcd_rgb
lcd_rgb[2] <= lcd_top:u_lcd_top.lcd_rgb
lcd_rgb[3] <= lcd_top:u_lcd_top.lcd_rgb
lcd_rgb[4] <= lcd_top:u_lcd_top.lcd_rgb
lcd_rgb[5] <= lcd_top:u_lcd_top.lcd_rgb
lcd_rgb[6] <= lcd_top:u_lcd_top.lcd_rgb
lcd_rgb[7] <= lcd_top:u_lcd_top.lcd_rgb
lcd_rgb[8] <= lcd_top:u_lcd_top.lcd_rgb
lcd_rgb[9] <= lcd_top:u_lcd_top.lcd_rgb
lcd_rgb[10] <= lcd_top:u_lcd_top.lcd_rgb
lcd_rgb[11] <= lcd_top:u_lcd_top.lcd_rgb
lcd_rgb[12] <= lcd_top:u_lcd_top.lcd_rgb
lcd_rgb[13] <= lcd_top:u_lcd_top.lcd_rgb
lcd_rgb[14] <= lcd_top:u_lcd_top.lcd_rgb
lcd_rgb[15] <= lcd_top:u_lcd_top.lcd_rgb
clk_write => clk_write.IN1
sys_we => sys_we.IN1
sys_data_in[0] => sys_data_in[0].IN1
sys_data_in[1] => sys_data_in[1].IN1
sys_data_in[2] => sys_data_in[2].IN1
sys_data_in[3] => sys_data_in[3].IN1
sys_data_in[4] => sys_data_in[4].IN1
sys_data_in[5] => sys_data_in[5].IN1
sys_data_in[6] => sys_data_in[6].IN1
sys_data_in[7] => sys_data_in[7].IN1
sys_data_in[8] => sys_data_in[8].IN1
sys_data_in[9] => sys_data_in[9].IN1
sys_data_in[10] => sys_data_in[10].IN1
sys_data_in[11] => sys_data_in[11].IN1
sys_data_in[12] => sys_data_in[12].IN1
sys_data_in[13] => sys_data_in[13].IN1
sys_data_in[14] => sys_data_in[14].IN1
sys_data_in[15] => sys_data_in[15].IN1
sdram_init_done <= sdram_2fifo_top:u_sdram_2fifo_top.sdram_init_done
frame_valid => frame_valid.IN1


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top
clk_ref => clk_ref.IN2
clk_refout => sdram_clk.DATAIN
clk_write => clk_write.IN1
clk_read => clk_read.IN1
rst_n => rst_n.IN2
sdram_clk <= clk_refout.DB_MAX_OUTPUT_PORT_TYPE
sdram_cke <= sdram_top:u_sdramtop.sdram_cke
sdram_cs_n <= sdram_top:u_sdramtop.sdram_cs_n
sdram_we_n <= sdram_top:u_sdramtop.sdram_we_n
sdram_cas_n <= sdram_top:u_sdramtop.sdram_cas_n
sdram_ras_n <= sdram_top:u_sdramtop.sdram_ras_n
sdram_udqm <= <GND>
sdram_ldqm <= <GND>
sdram_ba[0] <= sdram_top:u_sdramtop.sdram_ba
sdram_ba[1] <= sdram_top:u_sdramtop.sdram_ba
sdram_addr[0] <= sdram_top:u_sdramtop.sdram_addr
sdram_addr[1] <= sdram_top:u_sdramtop.sdram_addr
sdram_addr[2] <= sdram_top:u_sdramtop.sdram_addr
sdram_addr[3] <= sdram_top:u_sdramtop.sdram_addr
sdram_addr[4] <= sdram_top:u_sdramtop.sdram_addr
sdram_addr[5] <= sdram_top:u_sdramtop.sdram_addr
sdram_addr[6] <= sdram_top:u_sdramtop.sdram_addr
sdram_addr[7] <= sdram_top:u_sdramtop.sdram_addr
sdram_addr[8] <= sdram_top:u_sdramtop.sdram_addr
sdram_addr[9] <= sdram_top:u_sdramtop.sdram_addr
sdram_addr[10] <= sdram_top:u_sdramtop.sdram_addr
sdram_addr[11] <= sdram_top:u_sdramtop.sdram_addr
sdram_data[0] <> sdram_top:u_sdramtop.sdram_data
sdram_data[1] <> sdram_top:u_sdramtop.sdram_data
sdram_data[2] <> sdram_top:u_sdramtop.sdram_data
sdram_data[3] <> sdram_top:u_sdramtop.sdram_data
sdram_data[4] <> sdram_top:u_sdramtop.sdram_data
sdram_data[5] <> sdram_top:u_sdramtop.sdram_data
sdram_data[6] <> sdram_top:u_sdramtop.sdram_data
sdram_data[7] <> sdram_top:u_sdramtop.sdram_data
sdram_data[8] <> sdram_top:u_sdramtop.sdram_data
sdram_data[9] <> sdram_top:u_sdramtop.sdram_data
sdram_data[10] <> sdram_top:u_sdramtop.sdram_data
sdram_data[11] <> sdram_top:u_sdramtop.sdram_data
sdram_data[12] <> sdram_top:u_sdramtop.sdram_data
sdram_data[13] <> sdram_top:u_sdramtop.sdram_data
sdram_data[14] <> sdram_top:u_sdramtop.sdram_data
sdram_data[15] <> sdram_top:u_sdramtop.sdram_data
wr_length[0] => wr_length[0].IN2
wr_length[1] => wr_length[1].IN2
wr_length[2] => wr_length[2].IN2
wr_length[3] => wr_length[3].IN2
wr_length[4] => wr_length[4].IN2
wr_length[5] => wr_length[5].IN2
wr_length[6] => wr_length[6].IN2
wr_length[7] => wr_length[7].IN2
wr_length[8] => wr_length[8].IN2
rd_length[0] => rd_length[0].IN2
rd_length[1] => rd_length[1].IN2
rd_length[2] => rd_length[2].IN2
rd_length[3] => rd_length[3].IN2
rd_length[4] => rd_length[4].IN2
rd_length[5] => rd_length[5].IN2
rd_length[6] => rd_length[6].IN2
rd_length[7] => rd_length[7].IN2
rd_length[8] => rd_length[8].IN2
wr_load => wr_load.IN1
wr_addr[0] => wr_addr[0].IN1
wr_addr[1] => wr_addr[1].IN1
wr_addr[2] => wr_addr[2].IN1
wr_addr[3] => wr_addr[3].IN1
wr_addr[4] => wr_addr[4].IN1
wr_addr[5] => wr_addr[5].IN1
wr_addr[6] => wr_addr[6].IN1
wr_addr[7] => wr_addr[7].IN1
wr_addr[8] => wr_addr[8].IN1
wr_addr[9] => wr_addr[9].IN1
wr_addr[10] => wr_addr[10].IN1
wr_addr[11] => wr_addr[11].IN1
wr_addr[12] => wr_addr[12].IN1
wr_addr[13] => wr_addr[13].IN1
wr_addr[14] => wr_addr[14].IN1
wr_addr[15] => wr_addr[15].IN1
wr_addr[16] => wr_addr[16].IN1
wr_addr[17] => wr_addr[17].IN1
wr_addr[18] => wr_addr[18].IN1
wr_addr[19] => wr_addr[19].IN1
wr_addr[20] => wr_addr[20].IN1
wr_addr[21] => wr_addr[21].IN1
wr_max_addr[0] => wr_max_addr[0].IN1
wr_max_addr[1] => wr_max_addr[1].IN1
wr_max_addr[2] => wr_max_addr[2].IN1
wr_max_addr[3] => wr_max_addr[3].IN1
wr_max_addr[4] => wr_max_addr[4].IN1
wr_max_addr[5] => wr_max_addr[5].IN1
wr_max_addr[6] => wr_max_addr[6].IN1
wr_max_addr[7] => wr_max_addr[7].IN1
wr_max_addr[8] => wr_max_addr[8].IN1
wr_max_addr[9] => wr_max_addr[9].IN1
wr_max_addr[10] => wr_max_addr[10].IN1
wr_max_addr[11] => wr_max_addr[11].IN1
wr_max_addr[12] => wr_max_addr[12].IN1
wr_max_addr[13] => wr_max_addr[13].IN1
wr_max_addr[14] => wr_max_addr[14].IN1
wr_max_addr[15] => wr_max_addr[15].IN1
wr_max_addr[16] => wr_max_addr[16].IN1
wr_max_addr[17] => wr_max_addr[17].IN1
wr_max_addr[18] => wr_max_addr[18].IN1
wr_max_addr[19] => wr_max_addr[19].IN1
wr_max_addr[20] => wr_max_addr[20].IN1
wr_max_addr[21] => wr_max_addr[21].IN1
rd_load => rd_load.IN1
rd_addr[0] => rd_addr[0].IN1
rd_addr[1] => rd_addr[1].IN1
rd_addr[2] => rd_addr[2].IN1
rd_addr[3] => rd_addr[3].IN1
rd_addr[4] => rd_addr[4].IN1
rd_addr[5] => rd_addr[5].IN1
rd_addr[6] => rd_addr[6].IN1
rd_addr[7] => rd_addr[7].IN1
rd_addr[8] => rd_addr[8].IN1
rd_addr[9] => rd_addr[9].IN1
rd_addr[10] => rd_addr[10].IN1
rd_addr[11] => rd_addr[11].IN1
rd_addr[12] => rd_addr[12].IN1
rd_addr[13] => rd_addr[13].IN1
rd_addr[14] => rd_addr[14].IN1
rd_addr[15] => rd_addr[15].IN1
rd_addr[16] => rd_addr[16].IN1
rd_addr[17] => rd_addr[17].IN1
rd_addr[18] => rd_addr[18].IN1
rd_addr[19] => rd_addr[19].IN1
rd_addr[20] => rd_addr[20].IN1
rd_addr[21] => rd_addr[21].IN1
rd_max_addr[0] => rd_max_addr[0].IN1
rd_max_addr[1] => rd_max_addr[1].IN1
rd_max_addr[2] => rd_max_addr[2].IN1
rd_max_addr[3] => rd_max_addr[3].IN1
rd_max_addr[4] => rd_max_addr[4].IN1
rd_max_addr[5] => rd_max_addr[5].IN1
rd_max_addr[6] => rd_max_addr[6].IN1
rd_max_addr[7] => rd_max_addr[7].IN1
rd_max_addr[8] => rd_max_addr[8].IN1
rd_max_addr[9] => rd_max_addr[9].IN1
rd_max_addr[10] => rd_max_addr[10].IN1
rd_max_addr[11] => rd_max_addr[11].IN1
rd_max_addr[12] => rd_max_addr[12].IN1
rd_max_addr[13] => rd_max_addr[13].IN1
rd_max_addr[14] => rd_max_addr[14].IN1
rd_max_addr[15] => rd_max_addr[15].IN1
rd_max_addr[16] => rd_max_addr[16].IN1
rd_max_addr[17] => rd_max_addr[17].IN1
rd_max_addr[18] => rd_max_addr[18].IN1
rd_max_addr[19] => rd_max_addr[19].IN1
rd_max_addr[20] => rd_max_addr[20].IN1
rd_max_addr[21] => rd_max_addr[21].IN1
sdram_init_done <= sdram_init_done.DB_MAX_OUTPUT_PORT_TYPE
frame_write_done <= dcfifo_ctrl:u_dcfifo_ctrl.frame_write_done
frame_read_done <= dcfifo_ctrl:u_dcfifo_ctrl.frame_read_done
sys_we => sys_we.IN1
sys_data_in[0] => sys_data_in[0].IN1
sys_data_in[1] => sys_data_in[1].IN1
sys_data_in[2] => sys_data_in[2].IN1
sys_data_in[3] => sys_data_in[3].IN1
sys_data_in[4] => sys_data_in[4].IN1
sys_data_in[5] => sys_data_in[5].IN1
sys_data_in[6] => sys_data_in[6].IN1
sys_data_in[7] => sys_data_in[7].IN1
sys_data_in[8] => sys_data_in[8].IN1
sys_data_in[9] => sys_data_in[9].IN1
sys_data_in[10] => sys_data_in[10].IN1
sys_data_in[11] => sys_data_in[11].IN1
sys_data_in[12] => sys_data_in[12].IN1
sys_data_in[13] => sys_data_in[13].IN1
sys_data_in[14] => sys_data_in[14].IN1
sys_data_in[15] => sys_data_in[15].IN1
sys_rd => sys_rd.IN1
sys_data_out[0] <= dcfifo_ctrl:u_dcfifo_ctrl.rdf_dout
sys_data_out[1] <= dcfifo_ctrl:u_dcfifo_ctrl.rdf_dout
sys_data_out[2] <= dcfifo_ctrl:u_dcfifo_ctrl.rdf_dout
sys_data_out[3] <= dcfifo_ctrl:u_dcfifo_ctrl.rdf_dout
sys_data_out[4] <= dcfifo_ctrl:u_dcfifo_ctrl.rdf_dout
sys_data_out[5] <= dcfifo_ctrl:u_dcfifo_ctrl.rdf_dout
sys_data_out[6] <= dcfifo_ctrl:u_dcfifo_ctrl.rdf_dout
sys_data_out[7] <= dcfifo_ctrl:u_dcfifo_ctrl.rdf_dout
sys_data_out[8] <= dcfifo_ctrl:u_dcfifo_ctrl.rdf_dout
sys_data_out[9] <= dcfifo_ctrl:u_dcfifo_ctrl.rdf_dout
sys_data_out[10] <= dcfifo_ctrl:u_dcfifo_ctrl.rdf_dout
sys_data_out[11] <= dcfifo_ctrl:u_dcfifo_ctrl.rdf_dout
sys_data_out[12] <= dcfifo_ctrl:u_dcfifo_ctrl.rdf_dout
sys_data_out[13] <= dcfifo_ctrl:u_dcfifo_ctrl.rdf_dout
sys_data_out[14] <= dcfifo_ctrl:u_dcfifo_ctrl.rdf_dout
sys_data_out[15] <= dcfifo_ctrl:u_dcfifo_ctrl.rdf_dout
data_valid => data_valid.IN1


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop
clk => clk.IN3
rst_n => rst_n.IN3
sdram_wr_req => sdram_wr_req.IN1
sdram_rd_req => sdram_rd_req.IN1
sdram_wr_ack <= sdram_ctrl:module_001.sdram_wr_ack
sdram_rd_ack <= sdram_ctrl:module_001.sdram_rd_ack
sys_wraddr[0] => sys_wraddr[0].IN1
sys_wraddr[1] => sys_wraddr[1].IN1
sys_wraddr[2] => sys_wraddr[2].IN1
sys_wraddr[3] => sys_wraddr[3].IN1
sys_wraddr[4] => sys_wraddr[4].IN1
sys_wraddr[5] => sys_wraddr[5].IN1
sys_wraddr[6] => sys_wraddr[6].IN1
sys_wraddr[7] => sys_wraddr[7].IN1
sys_wraddr[8] => sys_wraddr[8].IN1
sys_wraddr[9] => sys_wraddr[9].IN1
sys_wraddr[10] => sys_wraddr[10].IN1
sys_wraddr[11] => sys_wraddr[11].IN1
sys_wraddr[12] => sys_wraddr[12].IN1
sys_wraddr[13] => sys_wraddr[13].IN1
sys_wraddr[14] => sys_wraddr[14].IN1
sys_wraddr[15] => sys_wraddr[15].IN1
sys_wraddr[16] => sys_wraddr[16].IN1
sys_wraddr[17] => sys_wraddr[17].IN1
sys_wraddr[18] => sys_wraddr[18].IN1
sys_wraddr[19] => sys_wraddr[19].IN1
sys_wraddr[20] => sys_wraddr[20].IN1
sys_wraddr[21] => sys_wraddr[21].IN1
sys_rdaddr[0] => sys_rdaddr[0].IN1
sys_rdaddr[1] => sys_rdaddr[1].IN1
sys_rdaddr[2] => sys_rdaddr[2].IN1
sys_rdaddr[3] => sys_rdaddr[3].IN1
sys_rdaddr[4] => sys_rdaddr[4].IN1
sys_rdaddr[5] => sys_rdaddr[5].IN1
sys_rdaddr[6] => sys_rdaddr[6].IN1
sys_rdaddr[7] => sys_rdaddr[7].IN1
sys_rdaddr[8] => sys_rdaddr[8].IN1
sys_rdaddr[9] => sys_rdaddr[9].IN1
sys_rdaddr[10] => sys_rdaddr[10].IN1
sys_rdaddr[11] => sys_rdaddr[11].IN1
sys_rdaddr[12] => sys_rdaddr[12].IN1
sys_rdaddr[13] => sys_rdaddr[13].IN1
sys_rdaddr[14] => sys_rdaddr[14].IN1
sys_rdaddr[15] => sys_rdaddr[15].IN1
sys_rdaddr[16] => sys_rdaddr[16].IN1
sys_rdaddr[17] => sys_rdaddr[17].IN1
sys_rdaddr[18] => sys_rdaddr[18].IN1
sys_rdaddr[19] => sys_rdaddr[19].IN1
sys_rdaddr[20] => sys_rdaddr[20].IN1
sys_rdaddr[21] => sys_rdaddr[21].IN1
sys_data_in[0] => sys_data_in[0].IN1
sys_data_in[1] => sys_data_in[1].IN1
sys_data_in[2] => sys_data_in[2].IN1
sys_data_in[3] => sys_data_in[3].IN1
sys_data_in[4] => sys_data_in[4].IN1
sys_data_in[5] => sys_data_in[5].IN1
sys_data_in[6] => sys_data_in[6].IN1
sys_data_in[7] => sys_data_in[7].IN1
sys_data_in[8] => sys_data_in[8].IN1
sys_data_in[9] => sys_data_in[9].IN1
sys_data_in[10] => sys_data_in[10].IN1
sys_data_in[11] => sys_data_in[11].IN1
sys_data_in[12] => sys_data_in[12].IN1
sys_data_in[13] => sys_data_in[13].IN1
sys_data_in[14] => sys_data_in[14].IN1
sys_data_in[15] => sys_data_in[15].IN1
sys_data_out[0] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[1] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[2] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[3] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[4] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[5] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[6] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[7] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[8] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[9] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[10] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[11] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[12] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[13] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[14] <= sdram_wr_data:module_003.sys_data_out
sys_data_out[15] <= sdram_wr_data:module_003.sys_data_out
sdwr_byte[0] => sdwr_byte[0].IN2
sdwr_byte[1] => sdwr_byte[1].IN2
sdwr_byte[2] => sdwr_byte[2].IN2
sdwr_byte[3] => sdwr_byte[3].IN2
sdwr_byte[4] => sdwr_byte[4].IN2
sdwr_byte[5] => sdwr_byte[5].IN2
sdwr_byte[6] => sdwr_byte[6].IN2
sdwr_byte[7] => sdwr_byte[7].IN2
sdwr_byte[8] => sdwr_byte[8].IN2
sdrd_byte[0] => sdrd_byte[0].IN2
sdrd_byte[1] => sdrd_byte[1].IN2
sdrd_byte[2] => sdrd_byte[2].IN2
sdrd_byte[3] => sdrd_byte[3].IN2
sdrd_byte[4] => sdrd_byte[4].IN2
sdrd_byte[5] => sdrd_byte[5].IN2
sdrd_byte[6] => sdrd_byte[6].IN2
sdrd_byte[7] => sdrd_byte[7].IN2
sdrd_byte[8] => sdrd_byte[8].IN2
sdram_cke <= sdram_cmd:module_002.sdram_cke
sdram_cs_n <= sdram_cmd:module_002.sdram_cs_n
sdram_ras_n <= sdram_cmd:module_002.sdram_ras_n
sdram_cas_n <= sdram_cmd:module_002.sdram_cas_n
sdram_we_n <= sdram_cmd:module_002.sdram_we_n
sdram_ba[0] <= sdram_cmd:module_002.sdram_ba
sdram_ba[1] <= sdram_cmd:module_002.sdram_ba
sdram_addr[0] <= sdram_cmd:module_002.sdram_addr
sdram_addr[1] <= sdram_cmd:module_002.sdram_addr
sdram_addr[2] <= sdram_cmd:module_002.sdram_addr
sdram_addr[3] <= sdram_cmd:module_002.sdram_addr
sdram_addr[4] <= sdram_cmd:module_002.sdram_addr
sdram_addr[5] <= sdram_cmd:module_002.sdram_addr
sdram_addr[6] <= sdram_cmd:module_002.sdram_addr
sdram_addr[7] <= sdram_cmd:module_002.sdram_addr
sdram_addr[8] <= sdram_cmd:module_002.sdram_addr
sdram_addr[9] <= sdram_cmd:module_002.sdram_addr
sdram_addr[10] <= sdram_cmd:module_002.sdram_addr
sdram_addr[11] <= sdram_cmd:module_002.sdram_addr
sdram_data[0] <> sdram_wr_data:module_003.sdram_data
sdram_data[1] <> sdram_wr_data:module_003.sdram_data
sdram_data[2] <> sdram_wr_data:module_003.sdram_data
sdram_data[3] <> sdram_wr_data:module_003.sdram_data
sdram_data[4] <> sdram_wr_data:module_003.sdram_data
sdram_data[5] <> sdram_wr_data:module_003.sdram_data
sdram_data[6] <> sdram_wr_data:module_003.sdram_data
sdram_data[7] <> sdram_wr_data:module_003.sdram_data
sdram_data[8] <> sdram_wr_data:module_003.sdram_data
sdram_data[9] <> sdram_wr_data:module_003.sdram_data
sdram_data[10] <> sdram_wr_data:module_003.sdram_data
sdram_data[11] <> sdram_wr_data:module_003.sdram_data
sdram_data[12] <> sdram_wr_data:module_003.sdram_data
sdram_data[13] <> sdram_wr_data:module_003.sdram_data
sdram_data[14] <> sdram_wr_data:module_003.sdram_data
sdram_data[15] <> sdram_wr_data:module_003.sdram_data
sdram_init_done <= sdram_ctrl:module_001.sdram_init_done


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001
clk => cnt_clk_r[0].CLK
clk => cnt_clk_r[1].CLK
clk => cnt_clk_r[2].CLK
clk => cnt_clk_r[3].CLK
clk => cnt_clk_r[4].CLK
clk => cnt_clk_r[5].CLK
clk => cnt_clk_r[6].CLK
clk => cnt_clk_r[7].CLK
clk => cnt_clk_r[8].CLK
clk => sys_r_wn~reg0.CLK
clk => sdram_ref_req.CLK
clk => cnt_15us[0].CLK
clk => cnt_15us[1].CLK
clk => cnt_15us[2].CLK
clk => cnt_15us[3].CLK
clk => cnt_15us[4].CLK
clk => cnt_15us[5].CLK
clk => cnt_15us[6].CLK
clk => cnt_15us[7].CLK
clk => cnt_15us[8].CLK
clk => cnt_15us[9].CLK
clk => cnt_15us[10].CLK
clk => cnt_200us[0].CLK
clk => cnt_200us[1].CLK
clk => cnt_200us[2].CLK
clk => cnt_200us[3].CLK
clk => cnt_200us[4].CLK
clk => cnt_200us[5].CLK
clk => cnt_200us[6].CLK
clk => cnt_200us[7].CLK
clk => cnt_200us[8].CLK
clk => cnt_200us[9].CLK
clk => cnt_200us[10].CLK
clk => cnt_200us[11].CLK
clk => cnt_200us[12].CLK
clk => cnt_200us[13].CLK
clk => cnt_200us[14].CLK
clk => work_state_r~1.DATAIN
clk => init_state_r~2.DATAIN
rst_n => cnt_clk_r[0].ACLR
rst_n => cnt_clk_r[1].ACLR
rst_n => cnt_clk_r[2].ACLR
rst_n => cnt_clk_r[3].ACLR
rst_n => cnt_clk_r[4].ACLR
rst_n => cnt_clk_r[5].ACLR
rst_n => cnt_clk_r[6].ACLR
rst_n => cnt_clk_r[7].ACLR
rst_n => cnt_clk_r[8].ACLR
rst_n => cnt_200us[0].ACLR
rst_n => cnt_200us[1].ACLR
rst_n => cnt_200us[2].ACLR
rst_n => cnt_200us[3].ACLR
rst_n => cnt_200us[4].ACLR
rst_n => cnt_200us[5].ACLR
rst_n => cnt_200us[6].ACLR
rst_n => cnt_200us[7].ACLR
rst_n => cnt_200us[8].ACLR
rst_n => cnt_200us[9].ACLR
rst_n => cnt_200us[10].ACLR
rst_n => cnt_200us[11].ACLR
rst_n => cnt_200us[12].ACLR
rst_n => cnt_200us[13].ACLR
rst_n => cnt_200us[14].ACLR
rst_n => cnt_15us[0].ACLR
rst_n => cnt_15us[1].ACLR
rst_n => cnt_15us[2].ACLR
rst_n => cnt_15us[3].ACLR
rst_n => cnt_15us[4].ACLR
rst_n => cnt_15us[5].ACLR
rst_n => cnt_15us[6].ACLR
rst_n => cnt_15us[7].ACLR
rst_n => cnt_15us[8].ACLR
rst_n => cnt_15us[9].ACLR
rst_n => cnt_15us[10].ACLR
rst_n => sdram_ref_req.ACLR
rst_n => work_state_r~3.DATAIN
rst_n => init_state_r~4.DATAIN
rst_n => sys_r_wn~reg0.ENA
sdram_wr_req => always4.IN1
sdram_rd_req => always4.IN1
sdwr_byte[0] => LessThan2.IN9
sdwr_byte[0] => Add6.IN18
sdwr_byte[1] => Add2.IN16
sdwr_byte[1] => Add6.IN17
sdwr_byte[2] => Add2.IN15
sdwr_byte[2] => Add6.IN16
sdwr_byte[3] => Add2.IN14
sdwr_byte[3] => Add6.IN15
sdwr_byte[4] => Add2.IN13
sdwr_byte[4] => Add6.IN14
sdwr_byte[5] => Add2.IN12
sdwr_byte[5] => Add6.IN13
sdwr_byte[6] => Add2.IN11
sdwr_byte[6] => Add6.IN12
sdwr_byte[7] => Add2.IN10
sdwr_byte[7] => Add6.IN11
sdwr_byte[8] => Add2.IN9
sdwr_byte[8] => Add6.IN10
sdrd_byte[0] => Add3.IN18
sdrd_byte[0] => Equal10.IN54
sdrd_byte[1] => Add3.IN17
sdrd_byte[1] => Add5.IN16
sdrd_byte[2] => Add3.IN16
sdrd_byte[2] => Add5.IN15
sdrd_byte[3] => Add3.IN15
sdrd_byte[3] => Add5.IN14
sdrd_byte[4] => Add3.IN14
sdrd_byte[4] => Add5.IN13
sdrd_byte[5] => Add3.IN13
sdrd_byte[5] => Add5.IN12
sdrd_byte[6] => Add3.IN12
sdrd_byte[6] => Add5.IN11
sdrd_byte[7] => Add3.IN11
sdrd_byte[7] => Add5.IN10
sdrd_byte[8] => Add3.IN10
sdrd_byte[8] => Add5.IN9
sdram_wr_ack <= sdram_wr_ack.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_ack <= sdram_rd_ack.DB_MAX_OUTPUT_PORT_TYPE
sdram_init_done <= sdram_init_done.DB_MAX_OUTPUT_PORT_TYPE
init_state[0] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
init_state[1] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
init_state[2] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
init_state[3] <= init_state.DB_MAX_OUTPUT_PORT_TYPE
work_state[0] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
work_state[1] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
work_state[2] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
work_state[3] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[0] <= cnt_clk_r[0].DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[1] <= cnt_clk_r[1].DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[2] <= cnt_clk_r[2].DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[3] <= cnt_clk_r[3].DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[4] <= cnt_clk_r[4].DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[5] <= cnt_clk_r[5].DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[6] <= cnt_clk_r[6].DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[7] <= cnt_clk_r[7].DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[8] <= cnt_clk_r[8].DB_MAX_OUTPUT_PORT_TYPE
sys_r_wn <= sys_r_wn~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002
clk => sdram_addr_r[0].CLK
clk => sdram_addr_r[1].CLK
clk => sdram_addr_r[2].CLK
clk => sdram_addr_r[3].CLK
clk => sdram_addr_r[4].CLK
clk => sdram_addr_r[5].CLK
clk => sdram_addr_r[6].CLK
clk => sdram_addr_r[7].CLK
clk => sdram_addr_r[8].CLK
clk => sdram_addr_r[9].CLK
clk => sdram_addr_r[10].CLK
clk => sdram_addr_r[11].CLK
clk => sdram_ba_r[0].CLK
clk => sdram_ba_r[1].CLK
clk => sdram_cmd_r[0].CLK
clk => sdram_cmd_r[1].CLK
clk => sdram_cmd_r[2].CLK
clk => sdram_cmd_r[3].CLK
clk => sdram_cmd_r[4].CLK
rst_n => sdram_addr_r[0].PRESET
rst_n => sdram_addr_r[1].PRESET
rst_n => sdram_addr_r[2].PRESET
rst_n => sdram_addr_r[3].PRESET
rst_n => sdram_addr_r[4].PRESET
rst_n => sdram_addr_r[5].PRESET
rst_n => sdram_addr_r[6].PRESET
rst_n => sdram_addr_r[7].PRESET
rst_n => sdram_addr_r[8].PRESET
rst_n => sdram_addr_r[9].PRESET
rst_n => sdram_addr_r[10].PRESET
rst_n => sdram_addr_r[11].PRESET
rst_n => sdram_ba_r[0].PRESET
rst_n => sdram_ba_r[1].PRESET
rst_n => sdram_cmd_r[0].PRESET
rst_n => sdram_cmd_r[1].PRESET
rst_n => sdram_cmd_r[2].PRESET
rst_n => sdram_cmd_r[3].PRESET
rst_n => sdram_cmd_r[4].ACLR
sdram_cke <= sdram_cmd_r[4].DB_MAX_OUTPUT_PORT_TYPE
sdram_cs_n <= sdram_cmd_r[3].DB_MAX_OUTPUT_PORT_TYPE
sdram_ras_n <= sdram_cmd_r[2].DB_MAX_OUTPUT_PORT_TYPE
sdram_cas_n <= sdram_cmd_r[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_we_n <= sdram_cmd_r[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_ba[0] <= sdram_ba_r[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_ba[1] <= sdram_ba_r[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[0] <= sdram_addr_r[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[1] <= sdram_addr_r[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[2] <= sdram_addr_r[2].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[3] <= sdram_addr_r[3].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[4] <= sdram_addr_r[4].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[5] <= sdram_addr_r[5].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[6] <= sdram_addr_r[6].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[7] <= sdram_addr_r[7].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[8] <= sdram_addr_r[8].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[9] <= sdram_addr_r[9].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[10] <= sdram_addr_r[10].DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[11] <= sdram_addr_r[11].DB_MAX_OUTPUT_PORT_TYPE
sys_wraddr[0] => sys_addr[0].DATAA
sys_wraddr[1] => sys_addr[1].DATAA
sys_wraddr[2] => sys_addr[2].DATAA
sys_wraddr[3] => sys_addr[3].DATAA
sys_wraddr[4] => sys_addr[4].DATAA
sys_wraddr[5] => sys_addr[5].DATAA
sys_wraddr[6] => sys_addr[6].DATAA
sys_wraddr[7] => sys_addr[7].DATAA
sys_wraddr[8] => sys_addr[8].DATAA
sys_wraddr[9] => sys_addr[9].DATAA
sys_wraddr[10] => sys_addr[10].DATAA
sys_wraddr[11] => sys_addr[11].DATAA
sys_wraddr[12] => sys_addr[12].DATAA
sys_wraddr[13] => sys_addr[13].DATAA
sys_wraddr[14] => sys_addr[14].DATAA
sys_wraddr[15] => sys_addr[15].DATAA
sys_wraddr[16] => sys_addr[16].DATAA
sys_wraddr[17] => sys_addr[17].DATAA
sys_wraddr[18] => sys_addr[18].DATAA
sys_wraddr[19] => sys_addr[19].DATAA
sys_wraddr[20] => sys_addr[20].DATAA
sys_wraddr[21] => sys_addr[21].DATAA
sys_rdaddr[0] => sys_addr[0].DATAB
sys_rdaddr[1] => sys_addr[1].DATAB
sys_rdaddr[2] => sys_addr[2].DATAB
sys_rdaddr[3] => sys_addr[3].DATAB
sys_rdaddr[4] => sys_addr[4].DATAB
sys_rdaddr[5] => sys_addr[5].DATAB
sys_rdaddr[6] => sys_addr[6].DATAB
sys_rdaddr[7] => sys_addr[7].DATAB
sys_rdaddr[8] => sys_addr[8].DATAB
sys_rdaddr[9] => sys_addr[9].DATAB
sys_rdaddr[10] => sys_addr[10].DATAB
sys_rdaddr[11] => sys_addr[11].DATAB
sys_rdaddr[12] => sys_addr[12].DATAB
sys_rdaddr[13] => sys_addr[13].DATAB
sys_rdaddr[14] => sys_addr[14].DATAB
sys_rdaddr[15] => sys_addr[15].DATAB
sys_rdaddr[16] => sys_addr[16].DATAB
sys_rdaddr[17] => sys_addr[17].DATAB
sys_rdaddr[18] => sys_addr[18].DATAB
sys_rdaddr[19] => sys_addr[19].DATAB
sys_rdaddr[20] => sys_addr[20].DATAB
sys_rdaddr[21] => sys_addr[21].DATAB
sdwr_byte[0] => Add1.IN18
sdwr_byte[1] => Add1.IN17
sdwr_byte[2] => Add1.IN16
sdwr_byte[3] => Add1.IN15
sdwr_byte[4] => Add1.IN14
sdwr_byte[5] => Add1.IN13
sdwr_byte[6] => Add1.IN12
sdwr_byte[7] => Add1.IN11
sdwr_byte[8] => Add1.IN10
sdrd_byte[0] => Equal0.IN54
sdrd_byte[1] => Equal0.IN53
sdrd_byte[2] => Add0.IN14
sdrd_byte[3] => Add0.IN13
sdrd_byte[4] => Add0.IN12
sdrd_byte[5] => Add0.IN11
sdrd_byte[6] => Add0.IN10
sdrd_byte[7] => Add0.IN9
sdrd_byte[8] => Add0.IN8
init_state[0] => Mux15.IN19
init_state[0] => Mux16.IN19
init_state[0] => Mux17.IN19
init_state[0] => Decoder1.IN3
init_state[1] => Mux15.IN18
init_state[1] => Mux16.IN18
init_state[1] => Mux17.IN18
init_state[1] => Decoder1.IN2
init_state[2] => Mux15.IN17
init_state[2] => Mux16.IN17
init_state[2] => Mux17.IN17
init_state[2] => Decoder1.IN1
init_state[3] => Mux15.IN16
init_state[3] => Mux16.IN16
init_state[3] => Mux17.IN16
init_state[3] => Decoder1.IN0
work_state[0] => Decoder0.IN3
work_state[0] => Mux0.IN19
work_state[0] => Mux1.IN16
work_state[0] => Mux2.IN16
work_state[0] => Mux3.IN18
work_state[0] => Mux4.IN18
work_state[0] => Mux5.IN18
work_state[0] => Mux6.IN18
work_state[0] => Mux7.IN16
work_state[0] => Mux8.IN16
work_state[0] => Mux9.IN16
work_state[0] => Mux10.IN16
work_state[0] => Mux11.IN16
work_state[0] => Mux12.IN16
work_state[0] => Mux13.IN16
work_state[0] => Mux14.IN16
work_state[1] => Decoder0.IN2
work_state[1] => Mux0.IN18
work_state[1] => Mux1.IN15
work_state[1] => Mux2.IN15
work_state[1] => Mux3.IN17
work_state[1] => Mux4.IN17
work_state[1] => Mux5.IN17
work_state[1] => Mux6.IN17
work_state[1] => Mux7.IN15
work_state[1] => Mux8.IN15
work_state[1] => Mux9.IN15
work_state[1] => Mux10.IN15
work_state[1] => Mux11.IN15
work_state[1] => Mux12.IN15
work_state[1] => Mux13.IN15
work_state[1] => Mux14.IN15
work_state[2] => Decoder0.IN1
work_state[2] => Mux0.IN17
work_state[2] => Mux1.IN14
work_state[2] => Mux2.IN14
work_state[2] => Mux3.IN16
work_state[2] => Mux4.IN16
work_state[2] => Mux5.IN16
work_state[2] => Mux6.IN16
work_state[2] => Mux7.IN14
work_state[2] => Mux8.IN14
work_state[2] => Mux9.IN14
work_state[2] => Mux10.IN14
work_state[2] => Mux11.IN14
work_state[2] => Mux12.IN14
work_state[2] => Mux13.IN14
work_state[2] => Mux14.IN14
work_state[3] => Decoder0.IN0
work_state[3] => Mux0.IN16
work_state[3] => Mux1.IN13
work_state[3] => Mux2.IN13
work_state[3] => Mux3.IN15
work_state[3] => Mux4.IN15
work_state[3] => Mux5.IN15
work_state[3] => Mux6.IN15
work_state[3] => Mux7.IN13
work_state[3] => Mux8.IN13
work_state[3] => Mux9.IN13
work_state[3] => Mux10.IN13
work_state[3] => Mux11.IN13
work_state[3] => Mux12.IN13
work_state[3] => Mux13.IN13
work_state[3] => Mux14.IN13
sys_r_wn => sys_addr[21].OUTPUTSELECT
sys_r_wn => sys_addr[20].OUTPUTSELECT
sys_r_wn => sys_addr[19].OUTPUTSELECT
sys_r_wn => sys_addr[18].OUTPUTSELECT
sys_r_wn => sys_addr[17].OUTPUTSELECT
sys_r_wn => sys_addr[16].OUTPUTSELECT
sys_r_wn => sys_addr[15].OUTPUTSELECT
sys_r_wn => sys_addr[14].OUTPUTSELECT
sys_r_wn => sys_addr[13].OUTPUTSELECT
sys_r_wn => sys_addr[12].OUTPUTSELECT
sys_r_wn => sys_addr[11].OUTPUTSELECT
sys_r_wn => sys_addr[10].OUTPUTSELECT
sys_r_wn => sys_addr[9].OUTPUTSELECT
sys_r_wn => sys_addr[8].OUTPUTSELECT
sys_r_wn => sys_addr[7].OUTPUTSELECT
sys_r_wn => sys_addr[6].OUTPUTSELECT
sys_r_wn => sys_addr[5].OUTPUTSELECT
sys_r_wn => sys_addr[4].OUTPUTSELECT
sys_r_wn => sys_addr[3].OUTPUTSELECT
sys_r_wn => sys_addr[2].OUTPUTSELECT
sys_r_wn => sys_addr[1].OUTPUTSELECT
sys_r_wn => sys_addr[0].OUTPUTSELECT
cnt_clk[0] => Equal0.IN63
cnt_clk[0] => Equal1.IN63
cnt_clk[1] => Equal0.IN62
cnt_clk[1] => Equal1.IN62
cnt_clk[2] => Equal0.IN61
cnt_clk[2] => Equal1.IN61
cnt_clk[3] => Equal0.IN60
cnt_clk[3] => Equal1.IN60
cnt_clk[4] => Equal0.IN59
cnt_clk[4] => Equal1.IN59
cnt_clk[5] => Equal0.IN58
cnt_clk[5] => Equal1.IN58
cnt_clk[6] => Equal0.IN57
cnt_clk[6] => Equal1.IN57
cnt_clk[7] => Equal0.IN56
cnt_clk[7] => Equal1.IN56
cnt_clk[8] => Equal0.IN55
cnt_clk[8] => Equal1.IN55


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003
clk => sdr_dout[0].CLK
clk => sdr_dout[1].CLK
clk => sdr_dout[2].CLK
clk => sdr_dout[3].CLK
clk => sdr_dout[4].CLK
clk => sdr_dout[5].CLK
clk => sdr_dout[6].CLK
clk => sdr_dout[7].CLK
clk => sdr_dout[8].CLK
clk => sdr_dout[9].CLK
clk => sdr_dout[10].CLK
clk => sdr_dout[11].CLK
clk => sdr_dout[12].CLK
clk => sdr_dout[13].CLK
clk => sdr_dout[14].CLK
clk => sdr_dout[15].CLK
clk => sdr_dlink.CLK
clk => sdr_din[0].CLK
clk => sdr_din[1].CLK
clk => sdr_din[2].CLK
clk => sdr_din[3].CLK
clk => sdr_din[4].CLK
clk => sdr_din[5].CLK
clk => sdr_din[6].CLK
clk => sdr_din[7].CLK
clk => sdr_din[8].CLK
clk => sdr_din[9].CLK
clk => sdr_din[10].CLK
clk => sdr_din[11].CLK
clk => sdr_din[12].CLK
clk => sdr_din[13].CLK
clk => sdr_din[14].CLK
clk => sdr_din[15].CLK
rst_n => sdr_dout[0].ACLR
rst_n => sdr_dout[1].ACLR
rst_n => sdr_dout[2].ACLR
rst_n => sdr_dout[3].ACLR
rst_n => sdr_dout[4].ACLR
rst_n => sdr_dout[5].ACLR
rst_n => sdr_dout[6].ACLR
rst_n => sdr_dout[7].ACLR
rst_n => sdr_dout[8].ACLR
rst_n => sdr_dout[9].ACLR
rst_n => sdr_dout[10].ACLR
rst_n => sdr_dout[11].ACLR
rst_n => sdr_dout[12].ACLR
rst_n => sdr_dout[13].ACLR
rst_n => sdr_dout[14].ACLR
rst_n => sdr_dout[15].ACLR
rst_n => sdr_din[0].ACLR
rst_n => sdr_din[1].ACLR
rst_n => sdr_din[2].ACLR
rst_n => sdr_din[3].ACLR
rst_n => sdr_din[4].ACLR
rst_n => sdr_din[5].ACLR
rst_n => sdr_din[6].ACLR
rst_n => sdr_din[7].ACLR
rst_n => sdr_din[8].ACLR
rst_n => sdr_din[9].ACLR
rst_n => sdr_din[10].ACLR
rst_n => sdr_din[11].ACLR
rst_n => sdr_din[12].ACLR
rst_n => sdr_din[13].ACLR
rst_n => sdr_din[14].ACLR
rst_n => sdr_din[15].ACLR
rst_n => sdr_dlink.ACLR
sdram_data[0] <> sdram_data[0]
sdram_data[1] <> sdram_data[1]
sdram_data[2] <> sdram_data[2]
sdram_data[3] <> sdram_data[3]
sdram_data[4] <> sdram_data[4]
sdram_data[5] <> sdram_data[5]
sdram_data[6] <> sdram_data[6]
sdram_data[7] <> sdram_data[7]
sdram_data[8] <> sdram_data[8]
sdram_data[9] <> sdram_data[9]
sdram_data[10] <> sdram_data[10]
sdram_data[11] <> sdram_data[11]
sdram_data[12] <> sdram_data[12]
sdram_data[13] <> sdram_data[13]
sdram_data[14] <> sdram_data[14]
sdram_data[15] <> sdram_data[15]
sys_data_in[0] => sdr_din[0].DATAIN
sys_data_in[1] => sdr_din[1].DATAIN
sys_data_in[2] => sdr_din[2].DATAIN
sys_data_in[3] => sdr_din[3].DATAIN
sys_data_in[4] => sdr_din[4].DATAIN
sys_data_in[5] => sdr_din[5].DATAIN
sys_data_in[6] => sdr_din[6].DATAIN
sys_data_in[7] => sdr_din[7].DATAIN
sys_data_in[8] => sdr_din[8].DATAIN
sys_data_in[9] => sdr_din[9].DATAIN
sys_data_in[10] => sdr_din[10].DATAIN
sys_data_in[11] => sdr_din[11].DATAIN
sys_data_in[12] => sdr_din[12].DATAIN
sys_data_in[13] => sdr_din[13].DATAIN
sys_data_in[14] => sdr_din[14].DATAIN
sys_data_in[15] => sdr_din[15].DATAIN
sys_data_out[0] <= sdr_dout[0].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[1] <= sdr_dout[1].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[2] <= sdr_dout[2].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[3] <= sdr_dout[3].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[4] <= sdr_dout[4].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[5] <= sdr_dout[5].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[6] <= sdr_dout[6].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[7] <= sdr_dout[7].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[8] <= sdr_dout[8].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[9] <= sdr_dout[9].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[10] <= sdr_dout[10].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[11] <= sdr_dout[11].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[12] <= sdr_dout[12].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[13] <= sdr_dout[13].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[14] <= sdr_dout[14].DB_MAX_OUTPUT_PORT_TYPE
sys_data_out[15] <= sdr_dout[15].DB_MAX_OUTPUT_PORT_TYPE
work_state[0] => Equal0.IN2
work_state[0] => Equal1.IN3
work_state[0] => Equal2.IN1
work_state[1] => Equal0.IN1
work_state[1] => Equal1.IN2
work_state[1] => Equal2.IN3
work_state[2] => Equal0.IN0
work_state[2] => Equal1.IN1
work_state[2] => Equal2.IN0
work_state[3] => Equal0.IN3
work_state[3] => Equal1.IN0
work_state[3] => Equal2.IN2
cnt_clk[0] => ~NO_FANOUT~
cnt_clk[1] => ~NO_FANOUT~
cnt_clk[2] => ~NO_FANOUT~
cnt_clk[3] => ~NO_FANOUT~
cnt_clk[4] => ~NO_FANOUT~
cnt_clk[5] => ~NO_FANOUT~
cnt_clk[6] => ~NO_FANOUT~
cnt_clk[7] => ~NO_FANOUT~
cnt_clk[8] => ~NO_FANOUT~


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl
clk_ref => clk_ref.IN2
clk_write => clk_write.IN1
clk_read => clk_read.IN1
rst_n => frame_write_done~reg0.ACLR
rst_n => sdram_wraddr[0]~reg0.ACLR
rst_n => sdram_wraddr[1]~reg0.ACLR
rst_n => sdram_wraddr[2]~reg0.ACLR
rst_n => sdram_wraddr[3]~reg0.ACLR
rst_n => sdram_wraddr[4]~reg0.ACLR
rst_n => sdram_wraddr[5]~reg0.ACLR
rst_n => sdram_wraddr[6]~reg0.ACLR
rst_n => sdram_wraddr[7]~reg0.ACLR
rst_n => sdram_wraddr[8]~reg0.ACLR
rst_n => sdram_wraddr[9]~reg0.ACLR
rst_n => sdram_wraddr[10]~reg0.ACLR
rst_n => sdram_wraddr[11]~reg0.ACLR
rst_n => sdram_wraddr[12]~reg0.ACLR
rst_n => sdram_wraddr[13]~reg0.ACLR
rst_n => sdram_wraddr[14]~reg0.ACLR
rst_n => sdram_wraddr[15]~reg0.ACLR
rst_n => sdram_wraddr[16]~reg0.ACLR
rst_n => sdram_wraddr[17]~reg0.ACLR
rst_n => sdram_wraddr[18]~reg0.ACLR
rst_n => sdram_wraddr[19]~reg0.ACLR
rst_n => sdram_wraddr[20]~reg0.ACLR
rst_n => sdram_wraddr[21]~reg0.ACLR
rst_n => sdram_rd_req~reg0.ACLR
rst_n => sdram_wr_req~reg0.ACLR
rst_n => frame_read_done~reg0.ACLR
rst_n => sdram_rdaddr[0]~reg0.ACLR
rst_n => sdram_rdaddr[1]~reg0.ACLR
rst_n => sdram_rdaddr[2]~reg0.ACLR
rst_n => sdram_rdaddr[3]~reg0.ACLR
rst_n => sdram_rdaddr[4]~reg0.ACLR
rst_n => sdram_rdaddr[5]~reg0.ACLR
rst_n => sdram_rdaddr[6]~reg0.ACLR
rst_n => sdram_rdaddr[7]~reg0.ACLR
rst_n => sdram_rdaddr[8]~reg0.ACLR
rst_n => sdram_rdaddr[9]~reg0.ACLR
rst_n => sdram_rdaddr[10]~reg0.ACLR
rst_n => sdram_rdaddr[11]~reg0.ACLR
rst_n => sdram_rdaddr[12]~reg0.ACLR
rst_n => sdram_rdaddr[13]~reg0.ACLR
rst_n => sdram_rdaddr[14]~reg0.ACLR
rst_n => sdram_rdaddr[15]~reg0.ACLR
rst_n => sdram_rdaddr[16]~reg0.ACLR
rst_n => sdram_rdaddr[17]~reg0.ACLR
rst_n => sdram_rdaddr[18]~reg0.ACLR
rst_n => sdram_rdaddr[19]~reg0.ACLR
rst_n => sdram_rdaddr[20]~reg0.ACLR
rst_n => sdram_rdaddr[21]~reg0.ACLR
rst_n => sdram_rd_ackr2.ACLR
rst_n => sdram_rd_ackr1.ACLR
rst_n => sdram_wr_ackr2.ACLR
rst_n => sdram_wr_ackr1.ACLR
rst_n => rd_load_r2.ACLR
rst_n => rd_load_r1.ACLR
rst_n => wr_load_r2.ACLR
rst_n => wr_load_r1.ACLR
rst_n => data_valid_r.ACLR
rst_n => _.IN1
rst_n => comb.IN1
wr_length[0] => Add1.IN22
wr_length[0] => LessThan2.IN9
wr_length[0] => Add0.IN22
wr_length[1] => Add1.IN21
wr_length[1] => LessThan2.IN8
wr_length[1] => Add0.IN21
wr_length[2] => Add1.IN20
wr_length[2] => LessThan2.IN7
wr_length[2] => Add0.IN20
wr_length[3] => Add1.IN19
wr_length[3] => LessThan2.IN6
wr_length[3] => Add0.IN19
wr_length[4] => Add1.IN18
wr_length[4] => LessThan2.IN5
wr_length[4] => Add0.IN18
wr_length[5] => Add1.IN17
wr_length[5] => LessThan2.IN4
wr_length[5] => Add0.IN17
wr_length[6] => Add1.IN16
wr_length[6] => LessThan2.IN3
wr_length[6] => Add0.IN16
wr_length[7] => Add1.IN15
wr_length[7] => LessThan2.IN2
wr_length[7] => Add0.IN15
wr_length[8] => Add1.IN14
wr_length[8] => LessThan2.IN1
wr_length[8] => Add0.IN14
rd_length[0] => Add3.IN22
rd_length[0] => LessThan3.IN9
rd_length[0] => Add2.IN22
rd_length[1] => Add3.IN21
rd_length[1] => LessThan3.IN8
rd_length[1] => Add2.IN21
rd_length[2] => Add3.IN20
rd_length[2] => LessThan3.IN7
rd_length[2] => Add2.IN20
rd_length[3] => Add3.IN19
rd_length[3] => LessThan3.IN6
rd_length[3] => Add2.IN19
rd_length[4] => Add3.IN18
rd_length[4] => LessThan3.IN5
rd_length[4] => Add2.IN18
rd_length[5] => Add3.IN17
rd_length[5] => LessThan3.IN4
rd_length[5] => Add2.IN17
rd_length[6] => Add3.IN16
rd_length[6] => LessThan3.IN3
rd_length[6] => Add2.IN16
rd_length[7] => Add3.IN15
rd_length[7] => LessThan3.IN2
rd_length[7] => Add2.IN15
rd_length[8] => Add3.IN14
rd_length[8] => LessThan3.IN1
rd_length[8] => Add2.IN14
wr_load => wr_load_r1.DATAIN
wr_addr[0] => sdram_wraddr.DATAB
wr_addr[1] => sdram_wraddr.DATAB
wr_addr[2] => sdram_wraddr.DATAB
wr_addr[3] => sdram_wraddr.DATAB
wr_addr[4] => sdram_wraddr.DATAB
wr_addr[5] => sdram_wraddr.DATAB
wr_addr[6] => sdram_wraddr.DATAB
wr_addr[7] => sdram_wraddr.DATAB
wr_addr[8] => sdram_wraddr.DATAB
wr_addr[9] => sdram_wraddr.DATAB
wr_addr[10] => sdram_wraddr.DATAB
wr_addr[11] => sdram_wraddr.DATAB
wr_addr[12] => sdram_wraddr.DATAB
wr_addr[13] => sdram_wraddr.DATAB
wr_addr[14] => sdram_wraddr.DATAB
wr_addr[15] => sdram_wraddr.DATAB
wr_addr[16] => sdram_wraddr.DATAB
wr_addr[17] => sdram_wraddr.DATAB
wr_addr[18] => sdram_wraddr.DATAB
wr_addr[19] => sdram_wraddr.DATAB
wr_addr[20] => sdram_wraddr.DATAB
wr_addr[21] => sdram_wraddr.DATAB
wr_max_addr[0] => Add0.IN44
wr_max_addr[1] => Add0.IN43
wr_max_addr[2] => Add0.IN42
wr_max_addr[3] => Add0.IN41
wr_max_addr[4] => Add0.IN40
wr_max_addr[5] => Add0.IN39
wr_max_addr[6] => Add0.IN38
wr_max_addr[7] => Add0.IN37
wr_max_addr[8] => Add0.IN36
wr_max_addr[9] => Add0.IN35
wr_max_addr[10] => Add0.IN34
wr_max_addr[11] => Add0.IN33
wr_max_addr[12] => Add0.IN32
wr_max_addr[13] => Add0.IN31
wr_max_addr[14] => Add0.IN30
wr_max_addr[15] => Add0.IN29
wr_max_addr[16] => Add0.IN28
wr_max_addr[17] => Add0.IN27
wr_max_addr[18] => Add0.IN26
wr_max_addr[19] => Add0.IN25
wr_max_addr[20] => Add0.IN24
wr_max_addr[21] => Add0.IN23
rd_load => rd_load_r1.DATAIN
rd_addr[0] => sdram_rdaddr.DATAB
rd_addr[0] => sdram_rdaddr.DATAB
rd_addr[1] => sdram_rdaddr.DATAB
rd_addr[1] => sdram_rdaddr.DATAB
rd_addr[2] => sdram_rdaddr.DATAB
rd_addr[2] => sdram_rdaddr.DATAB
rd_addr[3] => sdram_rdaddr.DATAB
rd_addr[3] => sdram_rdaddr.DATAB
rd_addr[4] => sdram_rdaddr.DATAB
rd_addr[4] => sdram_rdaddr.DATAB
rd_addr[5] => sdram_rdaddr.DATAB
rd_addr[5] => sdram_rdaddr.DATAB
rd_addr[6] => sdram_rdaddr.DATAB
rd_addr[6] => sdram_rdaddr.DATAB
rd_addr[7] => sdram_rdaddr.DATAB
rd_addr[7] => sdram_rdaddr.DATAB
rd_addr[8] => sdram_rdaddr.DATAB
rd_addr[8] => sdram_rdaddr.DATAB
rd_addr[9] => sdram_rdaddr.DATAB
rd_addr[9] => sdram_rdaddr.DATAB
rd_addr[10] => sdram_rdaddr.DATAB
rd_addr[10] => sdram_rdaddr.DATAB
rd_addr[11] => sdram_rdaddr.DATAB
rd_addr[11] => sdram_rdaddr.DATAB
rd_addr[12] => sdram_rdaddr.DATAB
rd_addr[12] => sdram_rdaddr.DATAB
rd_addr[13] => sdram_rdaddr.DATAB
rd_addr[13] => sdram_rdaddr.DATAB
rd_addr[14] => sdram_rdaddr.DATAB
rd_addr[14] => sdram_rdaddr.DATAB
rd_addr[15] => sdram_rdaddr.DATAB
rd_addr[15] => sdram_rdaddr.DATAB
rd_addr[16] => sdram_rdaddr.DATAB
rd_addr[16] => sdram_rdaddr.DATAB
rd_addr[17] => sdram_rdaddr.DATAB
rd_addr[17] => sdram_rdaddr.DATAB
rd_addr[18] => sdram_rdaddr.DATAB
rd_addr[18] => sdram_rdaddr.DATAB
rd_addr[19] => sdram_rdaddr.DATAB
rd_addr[19] => sdram_rdaddr.DATAB
rd_addr[20] => sdram_rdaddr.DATAB
rd_addr[20] => sdram_rdaddr.DATAB
rd_addr[21] => sdram_rdaddr.DATAB
rd_addr[21] => sdram_rdaddr.DATAB
rd_max_addr[0] => Add2.IN44
rd_max_addr[1] => Add2.IN43
rd_max_addr[2] => Add2.IN42
rd_max_addr[3] => Add2.IN41
rd_max_addr[4] => Add2.IN40
rd_max_addr[5] => Add2.IN39
rd_max_addr[6] => Add2.IN38
rd_max_addr[7] => Add2.IN37
rd_max_addr[8] => Add2.IN36
rd_max_addr[9] => Add2.IN35
rd_max_addr[10] => Add2.IN34
rd_max_addr[11] => Add2.IN33
rd_max_addr[12] => Add2.IN32
rd_max_addr[13] => Add2.IN31
rd_max_addr[14] => Add2.IN30
rd_max_addr[15] => Add2.IN29
rd_max_addr[16] => Add2.IN28
rd_max_addr[17] => Add2.IN27
rd_max_addr[18] => Add2.IN26
rd_max_addr[19] => Add2.IN25
rd_max_addr[20] => Add2.IN24
rd_max_addr[21] => Add2.IN23
wrf_wrreq => wrf_wrreq.IN1
wrf_din[0] => wrf_din[0].IN1
wrf_din[1] => wrf_din[1].IN1
wrf_din[2] => wrf_din[2].IN1
wrf_din[3] => wrf_din[3].IN1
wrf_din[4] => wrf_din[4].IN1
wrf_din[5] => wrf_din[5].IN1
wrf_din[6] => wrf_din[6].IN1
wrf_din[7] => wrf_din[7].IN1
wrf_din[8] => wrf_din[8].IN1
wrf_din[9] => wrf_din[9].IN1
wrf_din[10] => wrf_din[10].IN1
wrf_din[11] => wrf_din[11].IN1
wrf_din[12] => wrf_din[12].IN1
wrf_din[13] => wrf_din[13].IN1
wrf_din[14] => wrf_din[14].IN1
wrf_din[15] => wrf_din[15].IN1
sdram_wr_req <= sdram_wr_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_ack => sdram_wr_ack.IN1
sdram_din[0] <= wrfifo:u_wrfifo.q
sdram_din[1] <= wrfifo:u_wrfifo.q
sdram_din[2] <= wrfifo:u_wrfifo.q
sdram_din[3] <= wrfifo:u_wrfifo.q
sdram_din[4] <= wrfifo:u_wrfifo.q
sdram_din[5] <= wrfifo:u_wrfifo.q
sdram_din[6] <= wrfifo:u_wrfifo.q
sdram_din[7] <= wrfifo:u_wrfifo.q
sdram_din[8] <= wrfifo:u_wrfifo.q
sdram_din[9] <= wrfifo:u_wrfifo.q
sdram_din[10] <= wrfifo:u_wrfifo.q
sdram_din[11] <= wrfifo:u_wrfifo.q
sdram_din[12] <= wrfifo:u_wrfifo.q
sdram_din[13] <= wrfifo:u_wrfifo.q
sdram_din[14] <= wrfifo:u_wrfifo.q
sdram_din[15] <= wrfifo:u_wrfifo.q
sdram_wraddr[0] <= sdram_wraddr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[1] <= sdram_wraddr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[2] <= sdram_wraddr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[3] <= sdram_wraddr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[4] <= sdram_wraddr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[5] <= sdram_wraddr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[6] <= sdram_wraddr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[7] <= sdram_wraddr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[8] <= sdram_wraddr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[9] <= sdram_wraddr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[10] <= sdram_wraddr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[11] <= sdram_wraddr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[12] <= sdram_wraddr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[13] <= sdram_wraddr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[14] <= sdram_wraddr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[15] <= sdram_wraddr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[16] <= sdram_wraddr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[17] <= sdram_wraddr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[18] <= sdram_wraddr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[19] <= sdram_wraddr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[20] <= sdram_wraddr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wraddr[21] <= sdram_wraddr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdf_rdreq => rdf_rdreq.IN1
rdf_dout[0] <= rdfifo:u_rdfifo.q
rdf_dout[1] <= rdfifo:u_rdfifo.q
rdf_dout[2] <= rdfifo:u_rdfifo.q
rdf_dout[3] <= rdfifo:u_rdfifo.q
rdf_dout[4] <= rdfifo:u_rdfifo.q
rdf_dout[5] <= rdfifo:u_rdfifo.q
rdf_dout[6] <= rdfifo:u_rdfifo.q
rdf_dout[7] <= rdfifo:u_rdfifo.q
rdf_dout[8] <= rdfifo:u_rdfifo.q
rdf_dout[9] <= rdfifo:u_rdfifo.q
rdf_dout[10] <= rdfifo:u_rdfifo.q
rdf_dout[11] <= rdfifo:u_rdfifo.q
rdf_dout[12] <= rdfifo:u_rdfifo.q
rdf_dout[13] <= rdfifo:u_rdfifo.q
rdf_dout[14] <= rdfifo:u_rdfifo.q
rdf_dout[15] <= rdfifo:u_rdfifo.q
sdram_rd_req <= sdram_rd_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_ack => sdram_rd_ack.IN1
sdram_dout[0] => sdram_dout[0].IN1
sdram_dout[1] => sdram_dout[1].IN1
sdram_dout[2] => sdram_dout[2].IN1
sdram_dout[3] => sdram_dout[3].IN1
sdram_dout[4] => sdram_dout[4].IN1
sdram_dout[5] => sdram_dout[5].IN1
sdram_dout[6] => sdram_dout[6].IN1
sdram_dout[7] => sdram_dout[7].IN1
sdram_dout[8] => sdram_dout[8].IN1
sdram_dout[9] => sdram_dout[9].IN1
sdram_dout[10] => sdram_dout[10].IN1
sdram_dout[11] => sdram_dout[11].IN1
sdram_dout[12] => sdram_dout[12].IN1
sdram_dout[13] => sdram_dout[13].IN1
sdram_dout[14] => sdram_dout[14].IN1
sdram_dout[15] => sdram_dout[15].IN1
sdram_rdaddr[0] <= sdram_rdaddr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[1] <= sdram_rdaddr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[2] <= sdram_rdaddr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[3] <= sdram_rdaddr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[4] <= sdram_rdaddr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[5] <= sdram_rdaddr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[6] <= sdram_rdaddr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[7] <= sdram_rdaddr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[8] <= sdram_rdaddr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[9] <= sdram_rdaddr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[10] <= sdram_rdaddr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[11] <= sdram_rdaddr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[12] <= sdram_rdaddr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[13] <= sdram_rdaddr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[14] <= sdram_rdaddr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[15] <= sdram_rdaddr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[16] <= sdram_rdaddr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[17] <= sdram_rdaddr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[18] <= sdram_rdaddr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[19] <= sdram_rdaddr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[20] <= sdram_rdaddr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rdaddr[21] <= sdram_rdaddr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_init_done => sdram_wr_req.OUTPUTSELECT
sdram_init_done => sdram_rd_req.OUTPUTSELECT
frame_write_done <= frame_write_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_read_done <= frame_read_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_valid => data_valid_r.DATAIN


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component
data[0] => dcfifo_4en1:auto_generated.data[0]
data[1] => dcfifo_4en1:auto_generated.data[1]
data[2] => dcfifo_4en1:auto_generated.data[2]
data[3] => dcfifo_4en1:auto_generated.data[3]
data[4] => dcfifo_4en1:auto_generated.data[4]
data[5] => dcfifo_4en1:auto_generated.data[5]
data[6] => dcfifo_4en1:auto_generated.data[6]
data[7] => dcfifo_4en1:auto_generated.data[7]
data[8] => dcfifo_4en1:auto_generated.data[8]
data[9] => dcfifo_4en1:auto_generated.data[9]
data[10] => dcfifo_4en1:auto_generated.data[10]
data[11] => dcfifo_4en1:auto_generated.data[11]
data[12] => dcfifo_4en1:auto_generated.data[12]
data[13] => dcfifo_4en1:auto_generated.data[13]
data[14] => dcfifo_4en1:auto_generated.data[14]
data[15] => dcfifo_4en1:auto_generated.data[15]
q[0] <= dcfifo_4en1:auto_generated.q[0]
q[1] <= dcfifo_4en1:auto_generated.q[1]
q[2] <= dcfifo_4en1:auto_generated.q[2]
q[3] <= dcfifo_4en1:auto_generated.q[3]
q[4] <= dcfifo_4en1:auto_generated.q[4]
q[5] <= dcfifo_4en1:auto_generated.q[5]
q[6] <= dcfifo_4en1:auto_generated.q[6]
q[7] <= dcfifo_4en1:auto_generated.q[7]
q[8] <= dcfifo_4en1:auto_generated.q[8]
q[9] <= dcfifo_4en1:auto_generated.q[9]
q[10] <= dcfifo_4en1:auto_generated.q[10]
q[11] <= dcfifo_4en1:auto_generated.q[11]
q[12] <= dcfifo_4en1:auto_generated.q[12]
q[13] <= dcfifo_4en1:auto_generated.q[13]
q[14] <= dcfifo_4en1:auto_generated.q[14]
q[15] <= dcfifo_4en1:auto_generated.q[15]
rdclk => dcfifo_4en1:auto_generated.rdclk
rdreq => dcfifo_4en1:auto_generated.rdreq
wrclk => dcfifo_4en1:auto_generated.wrclk
wrreq => dcfifo_4en1:auto_generated.wrreq
aclr => dcfifo_4en1:auto_generated.aclr
rdempty <= <UNC>
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= dcfifo_4en1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_4en1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_4en1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_4en1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_4en1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_4en1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_4en1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_4en1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_4en1:auto_generated.rdusedw[8]
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated
aclr => a_graycounter_577:rdptr_g1p.aclr
aclr => a_graycounter_1lc:wrptr_g1p.aclr
aclr => altsyncram_mf51:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[9].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_mf51:fifo_ram.data_a[0]
data[1] => altsyncram_mf51:fifo_ram.data_a[1]
data[2] => altsyncram_mf51:fifo_ram.data_a[2]
data[3] => altsyncram_mf51:fifo_ram.data_a[3]
data[4] => altsyncram_mf51:fifo_ram.data_a[4]
data[5] => altsyncram_mf51:fifo_ram.data_a[5]
data[6] => altsyncram_mf51:fifo_ram.data_a[6]
data[7] => altsyncram_mf51:fifo_ram.data_a[7]
data[8] => altsyncram_mf51:fifo_ram.data_a[8]
data[9] => altsyncram_mf51:fifo_ram.data_a[9]
data[10] => altsyncram_mf51:fifo_ram.data_a[10]
data[11] => altsyncram_mf51:fifo_ram.data_a[11]
data[12] => altsyncram_mf51:fifo_ram.data_a[12]
data[13] => altsyncram_mf51:fifo_ram.data_a[13]
data[14] => altsyncram_mf51:fifo_ram.data_a[14]
data[15] => altsyncram_mf51:fifo_ram.data_a[15]
q[0] <= altsyncram_mf51:fifo_ram.q_b[0]
q[1] <= altsyncram_mf51:fifo_ram.q_b[1]
q[2] <= altsyncram_mf51:fifo_ram.q_b[2]
q[3] <= altsyncram_mf51:fifo_ram.q_b[3]
q[4] <= altsyncram_mf51:fifo_ram.q_b[4]
q[5] <= altsyncram_mf51:fifo_ram.q_b[5]
q[6] <= altsyncram_mf51:fifo_ram.q_b[6]
q[7] <= altsyncram_mf51:fifo_ram.q_b[7]
q[8] <= altsyncram_mf51:fifo_ram.q_b[8]
q[9] <= altsyncram_mf51:fifo_ram.q_b[9]
q[10] <= altsyncram_mf51:fifo_ram.q_b[10]
q[11] <= altsyncram_mf51:fifo_ram.q_b[11]
q[12] <= altsyncram_mf51:fifo_ram.q_b[12]
q[13] <= altsyncram_mf51:fifo_ram.q_b[13]
q[14] <= altsyncram_mf51:fifo_ram.q_b[14]
q[15] <= altsyncram_mf51:fifo_ram.q_b[15]
rdclk => a_graycounter_577:rdptr_g1p.clock
rdclk => altsyncram_mf51:fifo_ram.clock1
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_ud8:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_1lc:wrptr_g1p.clock
wrclk => altsyncram_mf51:fifo_ram.clock0
wrclk => alt_synch_pipe_ud8:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p
aclr => counter3a1.IN0
aclr => counter3a0.IN0
aclr => parity4.IN0
aclr => sub_parity5a[2].IN0
aclr => sub_parity5a[1].IN0
aclr => sub_parity5a[0].IN0
clock => counter3a0.CLK
clock => counter3a1.CLK
clock => counter3a2.CLK
clock => counter3a3.CLK
clock => counter3a4.CLK
clock => counter3a5.CLK
clock => counter3a6.CLK
clock => counter3a7.CLK
clock => counter3a8.CLK
clock => counter3a9.CLK
clock => parity4.CLK
clock => sub_parity5a[2].CLK
clock => sub_parity5a[1].CLK
clock => sub_parity5a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter3a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter3a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter3a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter3a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter3a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter3a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter3a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter3a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter3a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter3a9.DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p
aclr => counter6a1.IN0
aclr => counter6a0.IN0
aclr => parity7.IN0
aclr => sub_parity8a[2].IN0
aclr => sub_parity8a[1].IN0
aclr => sub_parity8a[0].IN0
clock => counter6a0.CLK
clock => counter6a1.CLK
clock => counter6a2.CLK
clock => counter6a3.CLK
clock => counter6a4.CLK
clock => counter6a5.CLK
clock => counter6a6.CLK
clock => counter6a7.CLK
clock => counter6a8.CLK
clock => counter6a9.CLK
clock => parity7.CLK
clock => sub_parity8a[2].CLK
clock => sub_parity8a[1].CLK
clock => sub_parity8a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter6a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter6a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter6a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter6a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter6a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter6a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter6a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter6a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter6a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter6a9.DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram
aclr1 => ram_block9a0.CLR1
aclr1 => ram_block9a1.CLR1
aclr1 => ram_block9a2.CLR1
aclr1 => ram_block9a3.CLR1
aclr1 => ram_block9a4.CLR1
aclr1 => ram_block9a5.CLR1
aclr1 => ram_block9a6.CLR1
aclr1 => ram_block9a7.CLR1
aclr1 => ram_block9a8.CLR1
aclr1 => ram_block9a9.CLR1
aclr1 => ram_block9a10.CLR1
aclr1 => ram_block9a11.CLR1
aclr1 => ram_block9a12.CLR1
aclr1 => ram_block9a13.CLR1
aclr1 => ram_block9a14.CLR1
aclr1 => ram_block9a15.CLR1
address_a[0] => ram_block9a0.PORTAADDR
address_a[0] => ram_block9a1.PORTAADDR
address_a[0] => ram_block9a2.PORTAADDR
address_a[0] => ram_block9a3.PORTAADDR
address_a[0] => ram_block9a4.PORTAADDR
address_a[0] => ram_block9a5.PORTAADDR
address_a[0] => ram_block9a6.PORTAADDR
address_a[0] => ram_block9a7.PORTAADDR
address_a[0] => ram_block9a8.PORTAADDR
address_a[0] => ram_block9a9.PORTAADDR
address_a[0] => ram_block9a10.PORTAADDR
address_a[0] => ram_block9a11.PORTAADDR
address_a[0] => ram_block9a12.PORTAADDR
address_a[0] => ram_block9a13.PORTAADDR
address_a[0] => ram_block9a14.PORTAADDR
address_a[0] => ram_block9a15.PORTAADDR
address_a[1] => ram_block9a0.PORTAADDR1
address_a[1] => ram_block9a1.PORTAADDR1
address_a[1] => ram_block9a2.PORTAADDR1
address_a[1] => ram_block9a3.PORTAADDR1
address_a[1] => ram_block9a4.PORTAADDR1
address_a[1] => ram_block9a5.PORTAADDR1
address_a[1] => ram_block9a6.PORTAADDR1
address_a[1] => ram_block9a7.PORTAADDR1
address_a[1] => ram_block9a8.PORTAADDR1
address_a[1] => ram_block9a9.PORTAADDR1
address_a[1] => ram_block9a10.PORTAADDR1
address_a[1] => ram_block9a11.PORTAADDR1
address_a[1] => ram_block9a12.PORTAADDR1
address_a[1] => ram_block9a13.PORTAADDR1
address_a[1] => ram_block9a14.PORTAADDR1
address_a[1] => ram_block9a15.PORTAADDR1
address_a[2] => ram_block9a0.PORTAADDR2
address_a[2] => ram_block9a1.PORTAADDR2
address_a[2] => ram_block9a2.PORTAADDR2
address_a[2] => ram_block9a3.PORTAADDR2
address_a[2] => ram_block9a4.PORTAADDR2
address_a[2] => ram_block9a5.PORTAADDR2
address_a[2] => ram_block9a6.PORTAADDR2
address_a[2] => ram_block9a7.PORTAADDR2
address_a[2] => ram_block9a8.PORTAADDR2
address_a[2] => ram_block9a9.PORTAADDR2
address_a[2] => ram_block9a10.PORTAADDR2
address_a[2] => ram_block9a11.PORTAADDR2
address_a[2] => ram_block9a12.PORTAADDR2
address_a[2] => ram_block9a13.PORTAADDR2
address_a[2] => ram_block9a14.PORTAADDR2
address_a[2] => ram_block9a15.PORTAADDR2
address_a[3] => ram_block9a0.PORTAADDR3
address_a[3] => ram_block9a1.PORTAADDR3
address_a[3] => ram_block9a2.PORTAADDR3
address_a[3] => ram_block9a3.PORTAADDR3
address_a[3] => ram_block9a4.PORTAADDR3
address_a[3] => ram_block9a5.PORTAADDR3
address_a[3] => ram_block9a6.PORTAADDR3
address_a[3] => ram_block9a7.PORTAADDR3
address_a[3] => ram_block9a8.PORTAADDR3
address_a[3] => ram_block9a9.PORTAADDR3
address_a[3] => ram_block9a10.PORTAADDR3
address_a[3] => ram_block9a11.PORTAADDR3
address_a[3] => ram_block9a12.PORTAADDR3
address_a[3] => ram_block9a13.PORTAADDR3
address_a[3] => ram_block9a14.PORTAADDR3
address_a[3] => ram_block9a15.PORTAADDR3
address_a[4] => ram_block9a0.PORTAADDR4
address_a[4] => ram_block9a1.PORTAADDR4
address_a[4] => ram_block9a2.PORTAADDR4
address_a[4] => ram_block9a3.PORTAADDR4
address_a[4] => ram_block9a4.PORTAADDR4
address_a[4] => ram_block9a5.PORTAADDR4
address_a[4] => ram_block9a6.PORTAADDR4
address_a[4] => ram_block9a7.PORTAADDR4
address_a[4] => ram_block9a8.PORTAADDR4
address_a[4] => ram_block9a9.PORTAADDR4
address_a[4] => ram_block9a10.PORTAADDR4
address_a[4] => ram_block9a11.PORTAADDR4
address_a[4] => ram_block9a12.PORTAADDR4
address_a[4] => ram_block9a13.PORTAADDR4
address_a[4] => ram_block9a14.PORTAADDR4
address_a[4] => ram_block9a15.PORTAADDR4
address_a[5] => ram_block9a0.PORTAADDR5
address_a[5] => ram_block9a1.PORTAADDR5
address_a[5] => ram_block9a2.PORTAADDR5
address_a[5] => ram_block9a3.PORTAADDR5
address_a[5] => ram_block9a4.PORTAADDR5
address_a[5] => ram_block9a5.PORTAADDR5
address_a[5] => ram_block9a6.PORTAADDR5
address_a[5] => ram_block9a7.PORTAADDR5
address_a[5] => ram_block9a8.PORTAADDR5
address_a[5] => ram_block9a9.PORTAADDR5
address_a[5] => ram_block9a10.PORTAADDR5
address_a[5] => ram_block9a11.PORTAADDR5
address_a[5] => ram_block9a12.PORTAADDR5
address_a[5] => ram_block9a13.PORTAADDR5
address_a[5] => ram_block9a14.PORTAADDR5
address_a[5] => ram_block9a15.PORTAADDR5
address_a[6] => ram_block9a0.PORTAADDR6
address_a[6] => ram_block9a1.PORTAADDR6
address_a[6] => ram_block9a2.PORTAADDR6
address_a[6] => ram_block9a3.PORTAADDR6
address_a[6] => ram_block9a4.PORTAADDR6
address_a[6] => ram_block9a5.PORTAADDR6
address_a[6] => ram_block9a6.PORTAADDR6
address_a[6] => ram_block9a7.PORTAADDR6
address_a[6] => ram_block9a8.PORTAADDR6
address_a[6] => ram_block9a9.PORTAADDR6
address_a[6] => ram_block9a10.PORTAADDR6
address_a[6] => ram_block9a11.PORTAADDR6
address_a[6] => ram_block9a12.PORTAADDR6
address_a[6] => ram_block9a13.PORTAADDR6
address_a[6] => ram_block9a14.PORTAADDR6
address_a[6] => ram_block9a15.PORTAADDR6
address_a[7] => ram_block9a0.PORTAADDR7
address_a[7] => ram_block9a1.PORTAADDR7
address_a[7] => ram_block9a2.PORTAADDR7
address_a[7] => ram_block9a3.PORTAADDR7
address_a[7] => ram_block9a4.PORTAADDR7
address_a[7] => ram_block9a5.PORTAADDR7
address_a[7] => ram_block9a6.PORTAADDR7
address_a[7] => ram_block9a7.PORTAADDR7
address_a[7] => ram_block9a8.PORTAADDR7
address_a[7] => ram_block9a9.PORTAADDR7
address_a[7] => ram_block9a10.PORTAADDR7
address_a[7] => ram_block9a11.PORTAADDR7
address_a[7] => ram_block9a12.PORTAADDR7
address_a[7] => ram_block9a13.PORTAADDR7
address_a[7] => ram_block9a14.PORTAADDR7
address_a[7] => ram_block9a15.PORTAADDR7
address_a[8] => ram_block9a0.PORTAADDR8
address_a[8] => ram_block9a1.PORTAADDR8
address_a[8] => ram_block9a2.PORTAADDR8
address_a[8] => ram_block9a3.PORTAADDR8
address_a[8] => ram_block9a4.PORTAADDR8
address_a[8] => ram_block9a5.PORTAADDR8
address_a[8] => ram_block9a6.PORTAADDR8
address_a[8] => ram_block9a7.PORTAADDR8
address_a[8] => ram_block9a8.PORTAADDR8
address_a[8] => ram_block9a9.PORTAADDR8
address_a[8] => ram_block9a10.PORTAADDR8
address_a[8] => ram_block9a11.PORTAADDR8
address_a[8] => ram_block9a12.PORTAADDR8
address_a[8] => ram_block9a13.PORTAADDR8
address_a[8] => ram_block9a14.PORTAADDR8
address_a[8] => ram_block9a15.PORTAADDR8
address_b[0] => ram_block9a0.PORTBADDR
address_b[0] => ram_block9a1.PORTBADDR
address_b[0] => ram_block9a2.PORTBADDR
address_b[0] => ram_block9a3.PORTBADDR
address_b[0] => ram_block9a4.PORTBADDR
address_b[0] => ram_block9a5.PORTBADDR
address_b[0] => ram_block9a6.PORTBADDR
address_b[0] => ram_block9a7.PORTBADDR
address_b[0] => ram_block9a8.PORTBADDR
address_b[0] => ram_block9a9.PORTBADDR
address_b[0] => ram_block9a10.PORTBADDR
address_b[0] => ram_block9a11.PORTBADDR
address_b[0] => ram_block9a12.PORTBADDR
address_b[0] => ram_block9a13.PORTBADDR
address_b[0] => ram_block9a14.PORTBADDR
address_b[0] => ram_block9a15.PORTBADDR
address_b[1] => ram_block9a0.PORTBADDR1
address_b[1] => ram_block9a1.PORTBADDR1
address_b[1] => ram_block9a2.PORTBADDR1
address_b[1] => ram_block9a3.PORTBADDR1
address_b[1] => ram_block9a4.PORTBADDR1
address_b[1] => ram_block9a5.PORTBADDR1
address_b[1] => ram_block9a6.PORTBADDR1
address_b[1] => ram_block9a7.PORTBADDR1
address_b[1] => ram_block9a8.PORTBADDR1
address_b[1] => ram_block9a9.PORTBADDR1
address_b[1] => ram_block9a10.PORTBADDR1
address_b[1] => ram_block9a11.PORTBADDR1
address_b[1] => ram_block9a12.PORTBADDR1
address_b[1] => ram_block9a13.PORTBADDR1
address_b[1] => ram_block9a14.PORTBADDR1
address_b[1] => ram_block9a15.PORTBADDR1
address_b[2] => ram_block9a0.PORTBADDR2
address_b[2] => ram_block9a1.PORTBADDR2
address_b[2] => ram_block9a2.PORTBADDR2
address_b[2] => ram_block9a3.PORTBADDR2
address_b[2] => ram_block9a4.PORTBADDR2
address_b[2] => ram_block9a5.PORTBADDR2
address_b[2] => ram_block9a6.PORTBADDR2
address_b[2] => ram_block9a7.PORTBADDR2
address_b[2] => ram_block9a8.PORTBADDR2
address_b[2] => ram_block9a9.PORTBADDR2
address_b[2] => ram_block9a10.PORTBADDR2
address_b[2] => ram_block9a11.PORTBADDR2
address_b[2] => ram_block9a12.PORTBADDR2
address_b[2] => ram_block9a13.PORTBADDR2
address_b[2] => ram_block9a14.PORTBADDR2
address_b[2] => ram_block9a15.PORTBADDR2
address_b[3] => ram_block9a0.PORTBADDR3
address_b[3] => ram_block9a1.PORTBADDR3
address_b[3] => ram_block9a2.PORTBADDR3
address_b[3] => ram_block9a3.PORTBADDR3
address_b[3] => ram_block9a4.PORTBADDR3
address_b[3] => ram_block9a5.PORTBADDR3
address_b[3] => ram_block9a6.PORTBADDR3
address_b[3] => ram_block9a7.PORTBADDR3
address_b[3] => ram_block9a8.PORTBADDR3
address_b[3] => ram_block9a9.PORTBADDR3
address_b[3] => ram_block9a10.PORTBADDR3
address_b[3] => ram_block9a11.PORTBADDR3
address_b[3] => ram_block9a12.PORTBADDR3
address_b[3] => ram_block9a13.PORTBADDR3
address_b[3] => ram_block9a14.PORTBADDR3
address_b[3] => ram_block9a15.PORTBADDR3
address_b[4] => ram_block9a0.PORTBADDR4
address_b[4] => ram_block9a1.PORTBADDR4
address_b[4] => ram_block9a2.PORTBADDR4
address_b[4] => ram_block9a3.PORTBADDR4
address_b[4] => ram_block9a4.PORTBADDR4
address_b[4] => ram_block9a5.PORTBADDR4
address_b[4] => ram_block9a6.PORTBADDR4
address_b[4] => ram_block9a7.PORTBADDR4
address_b[4] => ram_block9a8.PORTBADDR4
address_b[4] => ram_block9a9.PORTBADDR4
address_b[4] => ram_block9a10.PORTBADDR4
address_b[4] => ram_block9a11.PORTBADDR4
address_b[4] => ram_block9a12.PORTBADDR4
address_b[4] => ram_block9a13.PORTBADDR4
address_b[4] => ram_block9a14.PORTBADDR4
address_b[4] => ram_block9a15.PORTBADDR4
address_b[5] => ram_block9a0.PORTBADDR5
address_b[5] => ram_block9a1.PORTBADDR5
address_b[5] => ram_block9a2.PORTBADDR5
address_b[5] => ram_block9a3.PORTBADDR5
address_b[5] => ram_block9a4.PORTBADDR5
address_b[5] => ram_block9a5.PORTBADDR5
address_b[5] => ram_block9a6.PORTBADDR5
address_b[5] => ram_block9a7.PORTBADDR5
address_b[5] => ram_block9a8.PORTBADDR5
address_b[5] => ram_block9a9.PORTBADDR5
address_b[5] => ram_block9a10.PORTBADDR5
address_b[5] => ram_block9a11.PORTBADDR5
address_b[5] => ram_block9a12.PORTBADDR5
address_b[5] => ram_block9a13.PORTBADDR5
address_b[5] => ram_block9a14.PORTBADDR5
address_b[5] => ram_block9a15.PORTBADDR5
address_b[6] => ram_block9a0.PORTBADDR6
address_b[6] => ram_block9a1.PORTBADDR6
address_b[6] => ram_block9a2.PORTBADDR6
address_b[6] => ram_block9a3.PORTBADDR6
address_b[6] => ram_block9a4.PORTBADDR6
address_b[6] => ram_block9a5.PORTBADDR6
address_b[6] => ram_block9a6.PORTBADDR6
address_b[6] => ram_block9a7.PORTBADDR6
address_b[6] => ram_block9a8.PORTBADDR6
address_b[6] => ram_block9a9.PORTBADDR6
address_b[6] => ram_block9a10.PORTBADDR6
address_b[6] => ram_block9a11.PORTBADDR6
address_b[6] => ram_block9a12.PORTBADDR6
address_b[6] => ram_block9a13.PORTBADDR6
address_b[6] => ram_block9a14.PORTBADDR6
address_b[6] => ram_block9a15.PORTBADDR6
address_b[7] => ram_block9a0.PORTBADDR7
address_b[7] => ram_block9a1.PORTBADDR7
address_b[7] => ram_block9a2.PORTBADDR7
address_b[7] => ram_block9a3.PORTBADDR7
address_b[7] => ram_block9a4.PORTBADDR7
address_b[7] => ram_block9a5.PORTBADDR7
address_b[7] => ram_block9a6.PORTBADDR7
address_b[7] => ram_block9a7.PORTBADDR7
address_b[7] => ram_block9a8.PORTBADDR7
address_b[7] => ram_block9a9.PORTBADDR7
address_b[7] => ram_block9a10.PORTBADDR7
address_b[7] => ram_block9a11.PORTBADDR7
address_b[7] => ram_block9a12.PORTBADDR7
address_b[7] => ram_block9a13.PORTBADDR7
address_b[7] => ram_block9a14.PORTBADDR7
address_b[7] => ram_block9a15.PORTBADDR7
address_b[8] => ram_block9a0.PORTBADDR8
address_b[8] => ram_block9a1.PORTBADDR8
address_b[8] => ram_block9a2.PORTBADDR8
address_b[8] => ram_block9a3.PORTBADDR8
address_b[8] => ram_block9a4.PORTBADDR8
address_b[8] => ram_block9a5.PORTBADDR8
address_b[8] => ram_block9a6.PORTBADDR8
address_b[8] => ram_block9a7.PORTBADDR8
address_b[8] => ram_block9a8.PORTBADDR8
address_b[8] => ram_block9a9.PORTBADDR8
address_b[8] => ram_block9a10.PORTBADDR8
address_b[8] => ram_block9a11.PORTBADDR8
address_b[8] => ram_block9a12.PORTBADDR8
address_b[8] => ram_block9a13.PORTBADDR8
address_b[8] => ram_block9a14.PORTBADDR8
address_b[8] => ram_block9a15.PORTBADDR8
addressstall_b => ram_block9a0.PORTBADDRSTALL
addressstall_b => ram_block9a1.PORTBADDRSTALL
addressstall_b => ram_block9a2.PORTBADDRSTALL
addressstall_b => ram_block9a3.PORTBADDRSTALL
addressstall_b => ram_block9a4.PORTBADDRSTALL
addressstall_b => ram_block9a5.PORTBADDRSTALL
addressstall_b => ram_block9a6.PORTBADDRSTALL
addressstall_b => ram_block9a7.PORTBADDRSTALL
addressstall_b => ram_block9a8.PORTBADDRSTALL
addressstall_b => ram_block9a9.PORTBADDRSTALL
addressstall_b => ram_block9a10.PORTBADDRSTALL
addressstall_b => ram_block9a11.PORTBADDRSTALL
addressstall_b => ram_block9a12.PORTBADDRSTALL
addressstall_b => ram_block9a13.PORTBADDRSTALL
addressstall_b => ram_block9a14.PORTBADDRSTALL
addressstall_b => ram_block9a15.PORTBADDRSTALL
clock0 => ram_block9a0.CLK0
clock0 => ram_block9a1.CLK0
clock0 => ram_block9a2.CLK0
clock0 => ram_block9a3.CLK0
clock0 => ram_block9a4.CLK0
clock0 => ram_block9a5.CLK0
clock0 => ram_block9a6.CLK0
clock0 => ram_block9a7.CLK0
clock0 => ram_block9a8.CLK0
clock0 => ram_block9a9.CLK0
clock0 => ram_block9a10.CLK0
clock0 => ram_block9a11.CLK0
clock0 => ram_block9a12.CLK0
clock0 => ram_block9a13.CLK0
clock0 => ram_block9a14.CLK0
clock0 => ram_block9a15.CLK0
clock1 => ram_block9a0.CLK1
clock1 => ram_block9a1.CLK1
clock1 => ram_block9a2.CLK1
clock1 => ram_block9a3.CLK1
clock1 => ram_block9a4.CLK1
clock1 => ram_block9a5.CLK1
clock1 => ram_block9a6.CLK1
clock1 => ram_block9a7.CLK1
clock1 => ram_block9a8.CLK1
clock1 => ram_block9a9.CLK1
clock1 => ram_block9a10.CLK1
clock1 => ram_block9a11.CLK1
clock1 => ram_block9a12.CLK1
clock1 => ram_block9a13.CLK1
clock1 => ram_block9a14.CLK1
clock1 => ram_block9a15.CLK1
clocken1 => ram_block9a0.ENA1
clocken1 => ram_block9a1.ENA1
clocken1 => ram_block9a2.ENA1
clocken1 => ram_block9a3.ENA1
clocken1 => ram_block9a4.ENA1
clocken1 => ram_block9a5.ENA1
clocken1 => ram_block9a6.ENA1
clocken1 => ram_block9a7.ENA1
clocken1 => ram_block9a8.ENA1
clocken1 => ram_block9a9.ENA1
clocken1 => ram_block9a10.ENA1
clocken1 => ram_block9a11.ENA1
clocken1 => ram_block9a12.ENA1
clocken1 => ram_block9a13.ENA1
clocken1 => ram_block9a14.ENA1
clocken1 => ram_block9a15.ENA1
data_a[0] => ram_block9a0.PORTADATAIN
data_a[1] => ram_block9a1.PORTADATAIN
data_a[2] => ram_block9a2.PORTADATAIN
data_a[3] => ram_block9a3.PORTADATAIN
data_a[4] => ram_block9a4.PORTADATAIN
data_a[5] => ram_block9a5.PORTADATAIN
data_a[6] => ram_block9a6.PORTADATAIN
data_a[7] => ram_block9a7.PORTADATAIN
data_a[8] => ram_block9a8.PORTADATAIN
data_a[9] => ram_block9a9.PORTADATAIN
data_a[10] => ram_block9a10.PORTADATAIN
data_a[11] => ram_block9a11.PORTADATAIN
data_a[12] => ram_block9a12.PORTADATAIN
data_a[13] => ram_block9a13.PORTADATAIN
data_a[14] => ram_block9a14.PORTADATAIN
data_a[15] => ram_block9a15.PORTADATAIN
q_b[0] <= ram_block9a0.PORTBDATAOUT
q_b[1] <= ram_block9a1.PORTBDATAOUT
q_b[2] <= ram_block9a2.PORTBDATAOUT
q_b[3] <= ram_block9a3.PORTBDATAOUT
q_b[4] <= ram_block9a4.PORTBDATAOUT
q_b[5] <= ram_block9a5.PORTBDATAOUT
q_b[6] <= ram_block9a6.PORTBDATAOUT
q_b[7] <= ram_block9a7.PORTBDATAOUT
q_b[8] <= ram_block9a8.PORTBDATAOUT
q_b[9] <= ram_block9a9.PORTBDATAOUT
q_b[10] <= ram_block9a10.PORTBDATAOUT
q_b[11] <= ram_block9a11.PORTBDATAOUT
q_b[12] <= ram_block9a12.PORTBDATAOUT
q_b[13] <= ram_block9a13.PORTBDATAOUT
q_b[14] <= ram_block9a14.PORTBDATAOUT
q_b[15] <= ram_block9a15.PORTBDATAOUT
wren_a => ram_block9a0.PORTAWE
wren_a => ram_block9a0.ENA0
wren_a => ram_block9a1.PORTAWE
wren_a => ram_block9a1.ENA0
wren_a => ram_block9a2.PORTAWE
wren_a => ram_block9a2.ENA0
wren_a => ram_block9a3.PORTAWE
wren_a => ram_block9a3.ENA0
wren_a => ram_block9a4.PORTAWE
wren_a => ram_block9a4.ENA0
wren_a => ram_block9a5.PORTAWE
wren_a => ram_block9a5.ENA0
wren_a => ram_block9a6.PORTAWE
wren_a => ram_block9a6.ENA0
wren_a => ram_block9a7.PORTAWE
wren_a => ram_block9a7.ENA0
wren_a => ram_block9a8.PORTAWE
wren_a => ram_block9a8.ENA0
wren_a => ram_block9a9.PORTAWE
wren_a => ram_block9a9.ENA0
wren_a => ram_block9a10.PORTAWE
wren_a => ram_block9a10.ENA0
wren_a => ram_block9a11.PORTAWE
wren_a => ram_block9a11.ENA0
wren_a => ram_block9a12.PORTAWE
wren_a => ram_block9a12.ENA0
wren_a => ram_block9a13.PORTAWE
wren_a => ram_block9a13.ENA0
wren_a => ram_block9a14.PORTAWE
wren_a => ram_block9a14.ENA0
wren_a => ram_block9a15.PORTAWE
wren_a => ram_block9a15.ENA0


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
d[9] => dffe10a[9].IN0
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
d[9] => dffe10a[9].IN0
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp
clock => dffpipe_pe9:dffpipe11.clock
clrn => dffpipe_pe9:dffpipe11.clrn
d[0] => dffpipe_pe9:dffpipe11.d[0]
d[1] => dffpipe_pe9:dffpipe11.d[1]
d[2] => dffpipe_pe9:dffpipe11.d[2]
d[3] => dffpipe_pe9:dffpipe11.d[3]
d[4] => dffpipe_pe9:dffpipe11.d[4]
d[5] => dffpipe_pe9:dffpipe11.d[5]
d[6] => dffpipe_pe9:dffpipe11.d[6]
d[7] => dffpipe_pe9:dffpipe11.d[7]
d[8] => dffpipe_pe9:dffpipe11.d[8]
d[9] => dffpipe_pe9:dffpipe11.d[9]
q[0] <= dffpipe_pe9:dffpipe11.q[0]
q[1] <= dffpipe_pe9:dffpipe11.q[1]
q[2] <= dffpipe_pe9:dffpipe11.q[2]
q[3] <= dffpipe_pe9:dffpipe11.q[3]
q[4] <= dffpipe_pe9:dffpipe11.q[4]
q[5] <= dffpipe_pe9:dffpipe11.q[5]
q[6] <= dffpipe_pe9:dffpipe11.q[6]
q[7] <= dffpipe_pe9:dffpipe11.q[7]
q[8] <= dffpipe_pe9:dffpipe11.q[8]
q[9] <= dffpipe_pe9:dffpipe11.q[9]


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:ws_dgrp
clock => dffpipe_pe9:dffpipe11.clock
clrn => dffpipe_pe9:dffpipe11.clrn
d[0] => dffpipe_pe9:dffpipe11.d[0]
d[1] => dffpipe_pe9:dffpipe11.d[1]
d[2] => dffpipe_pe9:dffpipe11.d[2]
d[3] => dffpipe_pe9:dffpipe11.d[3]
d[4] => dffpipe_pe9:dffpipe11.d[4]
d[5] => dffpipe_pe9:dffpipe11.d[5]
d[6] => dffpipe_pe9:dffpipe11.d[6]
d[7] => dffpipe_pe9:dffpipe11.d[7]
d[8] => dffpipe_pe9:dffpipe11.d[8]
d[9] => dffpipe_pe9:dffpipe11.d[9]
q[0] <= dffpipe_pe9:dffpipe11.q[0]
q[1] <= dffpipe_pe9:dffpipe11.q[1]
q[2] <= dffpipe_pe9:dffpipe11.q[2]
q[3] <= dffpipe_pe9:dffpipe11.q[3]
q[4] <= dffpipe_pe9:dffpipe11.q[4]
q[5] <= dffpipe_pe9:dffpipe11.q[5]
q[6] <= dffpipe_pe9:dffpipe11.q[6]
q[7] <= dffpipe_pe9:dffpipe11.q[7]
q[8] <= dffpipe_pe9:dffpipe11.q[8]
q[9] <= dffpipe_pe9:dffpipe11.q[9]


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:ws_dgrp|dffpipe_pe9:dffpipe11
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|cmpr_b66:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|cmpr_b66:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|cmpr_b66:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|cmpr_b66:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|cmpr_b66:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|cmpr_b66:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|cmpr_b66:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|cmpr_b66:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component
data[0] => dcfifo_nen1:auto_generated.data[0]
data[1] => dcfifo_nen1:auto_generated.data[1]
data[2] => dcfifo_nen1:auto_generated.data[2]
data[3] => dcfifo_nen1:auto_generated.data[3]
data[4] => dcfifo_nen1:auto_generated.data[4]
data[5] => dcfifo_nen1:auto_generated.data[5]
data[6] => dcfifo_nen1:auto_generated.data[6]
data[7] => dcfifo_nen1:auto_generated.data[7]
data[8] => dcfifo_nen1:auto_generated.data[8]
data[9] => dcfifo_nen1:auto_generated.data[9]
data[10] => dcfifo_nen1:auto_generated.data[10]
data[11] => dcfifo_nen1:auto_generated.data[11]
data[12] => dcfifo_nen1:auto_generated.data[12]
data[13] => dcfifo_nen1:auto_generated.data[13]
data[14] => dcfifo_nen1:auto_generated.data[14]
data[15] => dcfifo_nen1:auto_generated.data[15]
q[0] <= dcfifo_nen1:auto_generated.q[0]
q[1] <= dcfifo_nen1:auto_generated.q[1]
q[2] <= dcfifo_nen1:auto_generated.q[2]
q[3] <= dcfifo_nen1:auto_generated.q[3]
q[4] <= dcfifo_nen1:auto_generated.q[4]
q[5] <= dcfifo_nen1:auto_generated.q[5]
q[6] <= dcfifo_nen1:auto_generated.q[6]
q[7] <= dcfifo_nen1:auto_generated.q[7]
q[8] <= dcfifo_nen1:auto_generated.q[8]
q[9] <= dcfifo_nen1:auto_generated.q[9]
q[10] <= dcfifo_nen1:auto_generated.q[10]
q[11] <= dcfifo_nen1:auto_generated.q[11]
q[12] <= dcfifo_nen1:auto_generated.q[12]
q[13] <= dcfifo_nen1:auto_generated.q[13]
q[14] <= dcfifo_nen1:auto_generated.q[14]
q[15] <= dcfifo_nen1:auto_generated.q[15]
rdclk => dcfifo_nen1:auto_generated.rdclk
rdreq => dcfifo_nen1:auto_generated.rdreq
wrclk => dcfifo_nen1:auto_generated.wrclk
wrreq => dcfifo_nen1:auto_generated.wrreq
aclr => dcfifo_nen1:auto_generated.aclr
rdempty <= <UNC>
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
wrusedw[0] <= dcfifo_nen1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_nen1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_nen1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_nen1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_nen1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_nen1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_nen1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_nen1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_nen1:auto_generated.wrusedw[8]


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated
aclr => a_graycounter_577:rdptr_g1p.aclr
aclr => a_graycounter_1lc:wrptr_g1p.aclr
aclr => altsyncram_mf51:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[9].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_mf51:fifo_ram.data_a[0]
data[1] => altsyncram_mf51:fifo_ram.data_a[1]
data[2] => altsyncram_mf51:fifo_ram.data_a[2]
data[3] => altsyncram_mf51:fifo_ram.data_a[3]
data[4] => altsyncram_mf51:fifo_ram.data_a[4]
data[5] => altsyncram_mf51:fifo_ram.data_a[5]
data[6] => altsyncram_mf51:fifo_ram.data_a[6]
data[7] => altsyncram_mf51:fifo_ram.data_a[7]
data[8] => altsyncram_mf51:fifo_ram.data_a[8]
data[9] => altsyncram_mf51:fifo_ram.data_a[9]
data[10] => altsyncram_mf51:fifo_ram.data_a[10]
data[11] => altsyncram_mf51:fifo_ram.data_a[11]
data[12] => altsyncram_mf51:fifo_ram.data_a[12]
data[13] => altsyncram_mf51:fifo_ram.data_a[13]
data[14] => altsyncram_mf51:fifo_ram.data_a[14]
data[15] => altsyncram_mf51:fifo_ram.data_a[15]
q[0] <= altsyncram_mf51:fifo_ram.q_b[0]
q[1] <= altsyncram_mf51:fifo_ram.q_b[1]
q[2] <= altsyncram_mf51:fifo_ram.q_b[2]
q[3] <= altsyncram_mf51:fifo_ram.q_b[3]
q[4] <= altsyncram_mf51:fifo_ram.q_b[4]
q[5] <= altsyncram_mf51:fifo_ram.q_b[5]
q[6] <= altsyncram_mf51:fifo_ram.q_b[6]
q[7] <= altsyncram_mf51:fifo_ram.q_b[7]
q[8] <= altsyncram_mf51:fifo_ram.q_b[8]
q[9] <= altsyncram_mf51:fifo_ram.q_b[9]
q[10] <= altsyncram_mf51:fifo_ram.q_b[10]
q[11] <= altsyncram_mf51:fifo_ram.q_b[11]
q[12] <= altsyncram_mf51:fifo_ram.q_b[12]
q[13] <= altsyncram_mf51:fifo_ram.q_b[13]
q[14] <= altsyncram_mf51:fifo_ram.q_b[14]
q[15] <= altsyncram_mf51:fifo_ram.q_b[15]
rdclk => a_graycounter_577:rdptr_g1p.clock
rdclk => altsyncram_mf51:fifo_ram.clock1
rdclk => alt_synch_pipe_d98:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_1lc:wrptr_g1p.clock
wrclk => altsyncram_mf51:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_vd8:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p
aclr => counter3a1.IN0
aclr => counter3a0.IN0
aclr => parity4.IN0
aclr => sub_parity5a[2].IN0
aclr => sub_parity5a[1].IN0
aclr => sub_parity5a[0].IN0
clock => counter3a0.CLK
clock => counter3a1.CLK
clock => counter3a2.CLK
clock => counter3a3.CLK
clock => counter3a4.CLK
clock => counter3a5.CLK
clock => counter3a6.CLK
clock => counter3a7.CLK
clock => counter3a8.CLK
clock => counter3a9.CLK
clock => parity4.CLK
clock => sub_parity5a[2].CLK
clock => sub_parity5a[1].CLK
clock => sub_parity5a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter3a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter3a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter3a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter3a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter3a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter3a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter3a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter3a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter3a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter3a9.DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p
aclr => counter6a1.IN0
aclr => counter6a0.IN0
aclr => parity7.IN0
aclr => sub_parity8a[2].IN0
aclr => sub_parity8a[1].IN0
aclr => sub_parity8a[0].IN0
clock => counter6a0.CLK
clock => counter6a1.CLK
clock => counter6a2.CLK
clock => counter6a3.CLK
clock => counter6a4.CLK
clock => counter6a5.CLK
clock => counter6a6.CLK
clock => counter6a7.CLK
clock => counter6a8.CLK
clock => counter6a9.CLK
clock => parity7.CLK
clock => sub_parity8a[2].CLK
clock => sub_parity8a[1].CLK
clock => sub_parity8a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter6a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter6a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter6a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter6a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter6a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter6a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter6a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter6a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter6a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter6a9.DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram
aclr1 => ram_block9a0.CLR1
aclr1 => ram_block9a1.CLR1
aclr1 => ram_block9a2.CLR1
aclr1 => ram_block9a3.CLR1
aclr1 => ram_block9a4.CLR1
aclr1 => ram_block9a5.CLR1
aclr1 => ram_block9a6.CLR1
aclr1 => ram_block9a7.CLR1
aclr1 => ram_block9a8.CLR1
aclr1 => ram_block9a9.CLR1
aclr1 => ram_block9a10.CLR1
aclr1 => ram_block9a11.CLR1
aclr1 => ram_block9a12.CLR1
aclr1 => ram_block9a13.CLR1
aclr1 => ram_block9a14.CLR1
aclr1 => ram_block9a15.CLR1
address_a[0] => ram_block9a0.PORTAADDR
address_a[0] => ram_block9a1.PORTAADDR
address_a[0] => ram_block9a2.PORTAADDR
address_a[0] => ram_block9a3.PORTAADDR
address_a[0] => ram_block9a4.PORTAADDR
address_a[0] => ram_block9a5.PORTAADDR
address_a[0] => ram_block9a6.PORTAADDR
address_a[0] => ram_block9a7.PORTAADDR
address_a[0] => ram_block9a8.PORTAADDR
address_a[0] => ram_block9a9.PORTAADDR
address_a[0] => ram_block9a10.PORTAADDR
address_a[0] => ram_block9a11.PORTAADDR
address_a[0] => ram_block9a12.PORTAADDR
address_a[0] => ram_block9a13.PORTAADDR
address_a[0] => ram_block9a14.PORTAADDR
address_a[0] => ram_block9a15.PORTAADDR
address_a[1] => ram_block9a0.PORTAADDR1
address_a[1] => ram_block9a1.PORTAADDR1
address_a[1] => ram_block9a2.PORTAADDR1
address_a[1] => ram_block9a3.PORTAADDR1
address_a[1] => ram_block9a4.PORTAADDR1
address_a[1] => ram_block9a5.PORTAADDR1
address_a[1] => ram_block9a6.PORTAADDR1
address_a[1] => ram_block9a7.PORTAADDR1
address_a[1] => ram_block9a8.PORTAADDR1
address_a[1] => ram_block9a9.PORTAADDR1
address_a[1] => ram_block9a10.PORTAADDR1
address_a[1] => ram_block9a11.PORTAADDR1
address_a[1] => ram_block9a12.PORTAADDR1
address_a[1] => ram_block9a13.PORTAADDR1
address_a[1] => ram_block9a14.PORTAADDR1
address_a[1] => ram_block9a15.PORTAADDR1
address_a[2] => ram_block9a0.PORTAADDR2
address_a[2] => ram_block9a1.PORTAADDR2
address_a[2] => ram_block9a2.PORTAADDR2
address_a[2] => ram_block9a3.PORTAADDR2
address_a[2] => ram_block9a4.PORTAADDR2
address_a[2] => ram_block9a5.PORTAADDR2
address_a[2] => ram_block9a6.PORTAADDR2
address_a[2] => ram_block9a7.PORTAADDR2
address_a[2] => ram_block9a8.PORTAADDR2
address_a[2] => ram_block9a9.PORTAADDR2
address_a[2] => ram_block9a10.PORTAADDR2
address_a[2] => ram_block9a11.PORTAADDR2
address_a[2] => ram_block9a12.PORTAADDR2
address_a[2] => ram_block9a13.PORTAADDR2
address_a[2] => ram_block9a14.PORTAADDR2
address_a[2] => ram_block9a15.PORTAADDR2
address_a[3] => ram_block9a0.PORTAADDR3
address_a[3] => ram_block9a1.PORTAADDR3
address_a[3] => ram_block9a2.PORTAADDR3
address_a[3] => ram_block9a3.PORTAADDR3
address_a[3] => ram_block9a4.PORTAADDR3
address_a[3] => ram_block9a5.PORTAADDR3
address_a[3] => ram_block9a6.PORTAADDR3
address_a[3] => ram_block9a7.PORTAADDR3
address_a[3] => ram_block9a8.PORTAADDR3
address_a[3] => ram_block9a9.PORTAADDR3
address_a[3] => ram_block9a10.PORTAADDR3
address_a[3] => ram_block9a11.PORTAADDR3
address_a[3] => ram_block9a12.PORTAADDR3
address_a[3] => ram_block9a13.PORTAADDR3
address_a[3] => ram_block9a14.PORTAADDR3
address_a[3] => ram_block9a15.PORTAADDR3
address_a[4] => ram_block9a0.PORTAADDR4
address_a[4] => ram_block9a1.PORTAADDR4
address_a[4] => ram_block9a2.PORTAADDR4
address_a[4] => ram_block9a3.PORTAADDR4
address_a[4] => ram_block9a4.PORTAADDR4
address_a[4] => ram_block9a5.PORTAADDR4
address_a[4] => ram_block9a6.PORTAADDR4
address_a[4] => ram_block9a7.PORTAADDR4
address_a[4] => ram_block9a8.PORTAADDR4
address_a[4] => ram_block9a9.PORTAADDR4
address_a[4] => ram_block9a10.PORTAADDR4
address_a[4] => ram_block9a11.PORTAADDR4
address_a[4] => ram_block9a12.PORTAADDR4
address_a[4] => ram_block9a13.PORTAADDR4
address_a[4] => ram_block9a14.PORTAADDR4
address_a[4] => ram_block9a15.PORTAADDR4
address_a[5] => ram_block9a0.PORTAADDR5
address_a[5] => ram_block9a1.PORTAADDR5
address_a[5] => ram_block9a2.PORTAADDR5
address_a[5] => ram_block9a3.PORTAADDR5
address_a[5] => ram_block9a4.PORTAADDR5
address_a[5] => ram_block9a5.PORTAADDR5
address_a[5] => ram_block9a6.PORTAADDR5
address_a[5] => ram_block9a7.PORTAADDR5
address_a[5] => ram_block9a8.PORTAADDR5
address_a[5] => ram_block9a9.PORTAADDR5
address_a[5] => ram_block9a10.PORTAADDR5
address_a[5] => ram_block9a11.PORTAADDR5
address_a[5] => ram_block9a12.PORTAADDR5
address_a[5] => ram_block9a13.PORTAADDR5
address_a[5] => ram_block9a14.PORTAADDR5
address_a[5] => ram_block9a15.PORTAADDR5
address_a[6] => ram_block9a0.PORTAADDR6
address_a[6] => ram_block9a1.PORTAADDR6
address_a[6] => ram_block9a2.PORTAADDR6
address_a[6] => ram_block9a3.PORTAADDR6
address_a[6] => ram_block9a4.PORTAADDR6
address_a[6] => ram_block9a5.PORTAADDR6
address_a[6] => ram_block9a6.PORTAADDR6
address_a[6] => ram_block9a7.PORTAADDR6
address_a[6] => ram_block9a8.PORTAADDR6
address_a[6] => ram_block9a9.PORTAADDR6
address_a[6] => ram_block9a10.PORTAADDR6
address_a[6] => ram_block9a11.PORTAADDR6
address_a[6] => ram_block9a12.PORTAADDR6
address_a[6] => ram_block9a13.PORTAADDR6
address_a[6] => ram_block9a14.PORTAADDR6
address_a[6] => ram_block9a15.PORTAADDR6
address_a[7] => ram_block9a0.PORTAADDR7
address_a[7] => ram_block9a1.PORTAADDR7
address_a[7] => ram_block9a2.PORTAADDR7
address_a[7] => ram_block9a3.PORTAADDR7
address_a[7] => ram_block9a4.PORTAADDR7
address_a[7] => ram_block9a5.PORTAADDR7
address_a[7] => ram_block9a6.PORTAADDR7
address_a[7] => ram_block9a7.PORTAADDR7
address_a[7] => ram_block9a8.PORTAADDR7
address_a[7] => ram_block9a9.PORTAADDR7
address_a[7] => ram_block9a10.PORTAADDR7
address_a[7] => ram_block9a11.PORTAADDR7
address_a[7] => ram_block9a12.PORTAADDR7
address_a[7] => ram_block9a13.PORTAADDR7
address_a[7] => ram_block9a14.PORTAADDR7
address_a[7] => ram_block9a15.PORTAADDR7
address_a[8] => ram_block9a0.PORTAADDR8
address_a[8] => ram_block9a1.PORTAADDR8
address_a[8] => ram_block9a2.PORTAADDR8
address_a[8] => ram_block9a3.PORTAADDR8
address_a[8] => ram_block9a4.PORTAADDR8
address_a[8] => ram_block9a5.PORTAADDR8
address_a[8] => ram_block9a6.PORTAADDR8
address_a[8] => ram_block9a7.PORTAADDR8
address_a[8] => ram_block9a8.PORTAADDR8
address_a[8] => ram_block9a9.PORTAADDR8
address_a[8] => ram_block9a10.PORTAADDR8
address_a[8] => ram_block9a11.PORTAADDR8
address_a[8] => ram_block9a12.PORTAADDR8
address_a[8] => ram_block9a13.PORTAADDR8
address_a[8] => ram_block9a14.PORTAADDR8
address_a[8] => ram_block9a15.PORTAADDR8
address_b[0] => ram_block9a0.PORTBADDR
address_b[0] => ram_block9a1.PORTBADDR
address_b[0] => ram_block9a2.PORTBADDR
address_b[0] => ram_block9a3.PORTBADDR
address_b[0] => ram_block9a4.PORTBADDR
address_b[0] => ram_block9a5.PORTBADDR
address_b[0] => ram_block9a6.PORTBADDR
address_b[0] => ram_block9a7.PORTBADDR
address_b[0] => ram_block9a8.PORTBADDR
address_b[0] => ram_block9a9.PORTBADDR
address_b[0] => ram_block9a10.PORTBADDR
address_b[0] => ram_block9a11.PORTBADDR
address_b[0] => ram_block9a12.PORTBADDR
address_b[0] => ram_block9a13.PORTBADDR
address_b[0] => ram_block9a14.PORTBADDR
address_b[0] => ram_block9a15.PORTBADDR
address_b[1] => ram_block9a0.PORTBADDR1
address_b[1] => ram_block9a1.PORTBADDR1
address_b[1] => ram_block9a2.PORTBADDR1
address_b[1] => ram_block9a3.PORTBADDR1
address_b[1] => ram_block9a4.PORTBADDR1
address_b[1] => ram_block9a5.PORTBADDR1
address_b[1] => ram_block9a6.PORTBADDR1
address_b[1] => ram_block9a7.PORTBADDR1
address_b[1] => ram_block9a8.PORTBADDR1
address_b[1] => ram_block9a9.PORTBADDR1
address_b[1] => ram_block9a10.PORTBADDR1
address_b[1] => ram_block9a11.PORTBADDR1
address_b[1] => ram_block9a12.PORTBADDR1
address_b[1] => ram_block9a13.PORTBADDR1
address_b[1] => ram_block9a14.PORTBADDR1
address_b[1] => ram_block9a15.PORTBADDR1
address_b[2] => ram_block9a0.PORTBADDR2
address_b[2] => ram_block9a1.PORTBADDR2
address_b[2] => ram_block9a2.PORTBADDR2
address_b[2] => ram_block9a3.PORTBADDR2
address_b[2] => ram_block9a4.PORTBADDR2
address_b[2] => ram_block9a5.PORTBADDR2
address_b[2] => ram_block9a6.PORTBADDR2
address_b[2] => ram_block9a7.PORTBADDR2
address_b[2] => ram_block9a8.PORTBADDR2
address_b[2] => ram_block9a9.PORTBADDR2
address_b[2] => ram_block9a10.PORTBADDR2
address_b[2] => ram_block9a11.PORTBADDR2
address_b[2] => ram_block9a12.PORTBADDR2
address_b[2] => ram_block9a13.PORTBADDR2
address_b[2] => ram_block9a14.PORTBADDR2
address_b[2] => ram_block9a15.PORTBADDR2
address_b[3] => ram_block9a0.PORTBADDR3
address_b[3] => ram_block9a1.PORTBADDR3
address_b[3] => ram_block9a2.PORTBADDR3
address_b[3] => ram_block9a3.PORTBADDR3
address_b[3] => ram_block9a4.PORTBADDR3
address_b[3] => ram_block9a5.PORTBADDR3
address_b[3] => ram_block9a6.PORTBADDR3
address_b[3] => ram_block9a7.PORTBADDR3
address_b[3] => ram_block9a8.PORTBADDR3
address_b[3] => ram_block9a9.PORTBADDR3
address_b[3] => ram_block9a10.PORTBADDR3
address_b[3] => ram_block9a11.PORTBADDR3
address_b[3] => ram_block9a12.PORTBADDR3
address_b[3] => ram_block9a13.PORTBADDR3
address_b[3] => ram_block9a14.PORTBADDR3
address_b[3] => ram_block9a15.PORTBADDR3
address_b[4] => ram_block9a0.PORTBADDR4
address_b[4] => ram_block9a1.PORTBADDR4
address_b[4] => ram_block9a2.PORTBADDR4
address_b[4] => ram_block9a3.PORTBADDR4
address_b[4] => ram_block9a4.PORTBADDR4
address_b[4] => ram_block9a5.PORTBADDR4
address_b[4] => ram_block9a6.PORTBADDR4
address_b[4] => ram_block9a7.PORTBADDR4
address_b[4] => ram_block9a8.PORTBADDR4
address_b[4] => ram_block9a9.PORTBADDR4
address_b[4] => ram_block9a10.PORTBADDR4
address_b[4] => ram_block9a11.PORTBADDR4
address_b[4] => ram_block9a12.PORTBADDR4
address_b[4] => ram_block9a13.PORTBADDR4
address_b[4] => ram_block9a14.PORTBADDR4
address_b[4] => ram_block9a15.PORTBADDR4
address_b[5] => ram_block9a0.PORTBADDR5
address_b[5] => ram_block9a1.PORTBADDR5
address_b[5] => ram_block9a2.PORTBADDR5
address_b[5] => ram_block9a3.PORTBADDR5
address_b[5] => ram_block9a4.PORTBADDR5
address_b[5] => ram_block9a5.PORTBADDR5
address_b[5] => ram_block9a6.PORTBADDR5
address_b[5] => ram_block9a7.PORTBADDR5
address_b[5] => ram_block9a8.PORTBADDR5
address_b[5] => ram_block9a9.PORTBADDR5
address_b[5] => ram_block9a10.PORTBADDR5
address_b[5] => ram_block9a11.PORTBADDR5
address_b[5] => ram_block9a12.PORTBADDR5
address_b[5] => ram_block9a13.PORTBADDR5
address_b[5] => ram_block9a14.PORTBADDR5
address_b[5] => ram_block9a15.PORTBADDR5
address_b[6] => ram_block9a0.PORTBADDR6
address_b[6] => ram_block9a1.PORTBADDR6
address_b[6] => ram_block9a2.PORTBADDR6
address_b[6] => ram_block9a3.PORTBADDR6
address_b[6] => ram_block9a4.PORTBADDR6
address_b[6] => ram_block9a5.PORTBADDR6
address_b[6] => ram_block9a6.PORTBADDR6
address_b[6] => ram_block9a7.PORTBADDR6
address_b[6] => ram_block9a8.PORTBADDR6
address_b[6] => ram_block9a9.PORTBADDR6
address_b[6] => ram_block9a10.PORTBADDR6
address_b[6] => ram_block9a11.PORTBADDR6
address_b[6] => ram_block9a12.PORTBADDR6
address_b[6] => ram_block9a13.PORTBADDR6
address_b[6] => ram_block9a14.PORTBADDR6
address_b[6] => ram_block9a15.PORTBADDR6
address_b[7] => ram_block9a0.PORTBADDR7
address_b[7] => ram_block9a1.PORTBADDR7
address_b[7] => ram_block9a2.PORTBADDR7
address_b[7] => ram_block9a3.PORTBADDR7
address_b[7] => ram_block9a4.PORTBADDR7
address_b[7] => ram_block9a5.PORTBADDR7
address_b[7] => ram_block9a6.PORTBADDR7
address_b[7] => ram_block9a7.PORTBADDR7
address_b[7] => ram_block9a8.PORTBADDR7
address_b[7] => ram_block9a9.PORTBADDR7
address_b[7] => ram_block9a10.PORTBADDR7
address_b[7] => ram_block9a11.PORTBADDR7
address_b[7] => ram_block9a12.PORTBADDR7
address_b[7] => ram_block9a13.PORTBADDR7
address_b[7] => ram_block9a14.PORTBADDR7
address_b[7] => ram_block9a15.PORTBADDR7
address_b[8] => ram_block9a0.PORTBADDR8
address_b[8] => ram_block9a1.PORTBADDR8
address_b[8] => ram_block9a2.PORTBADDR8
address_b[8] => ram_block9a3.PORTBADDR8
address_b[8] => ram_block9a4.PORTBADDR8
address_b[8] => ram_block9a5.PORTBADDR8
address_b[8] => ram_block9a6.PORTBADDR8
address_b[8] => ram_block9a7.PORTBADDR8
address_b[8] => ram_block9a8.PORTBADDR8
address_b[8] => ram_block9a9.PORTBADDR8
address_b[8] => ram_block9a10.PORTBADDR8
address_b[8] => ram_block9a11.PORTBADDR8
address_b[8] => ram_block9a12.PORTBADDR8
address_b[8] => ram_block9a13.PORTBADDR8
address_b[8] => ram_block9a14.PORTBADDR8
address_b[8] => ram_block9a15.PORTBADDR8
addressstall_b => ram_block9a0.PORTBADDRSTALL
addressstall_b => ram_block9a1.PORTBADDRSTALL
addressstall_b => ram_block9a2.PORTBADDRSTALL
addressstall_b => ram_block9a3.PORTBADDRSTALL
addressstall_b => ram_block9a4.PORTBADDRSTALL
addressstall_b => ram_block9a5.PORTBADDRSTALL
addressstall_b => ram_block9a6.PORTBADDRSTALL
addressstall_b => ram_block9a7.PORTBADDRSTALL
addressstall_b => ram_block9a8.PORTBADDRSTALL
addressstall_b => ram_block9a9.PORTBADDRSTALL
addressstall_b => ram_block9a10.PORTBADDRSTALL
addressstall_b => ram_block9a11.PORTBADDRSTALL
addressstall_b => ram_block9a12.PORTBADDRSTALL
addressstall_b => ram_block9a13.PORTBADDRSTALL
addressstall_b => ram_block9a14.PORTBADDRSTALL
addressstall_b => ram_block9a15.PORTBADDRSTALL
clock0 => ram_block9a0.CLK0
clock0 => ram_block9a1.CLK0
clock0 => ram_block9a2.CLK0
clock0 => ram_block9a3.CLK0
clock0 => ram_block9a4.CLK0
clock0 => ram_block9a5.CLK0
clock0 => ram_block9a6.CLK0
clock0 => ram_block9a7.CLK0
clock0 => ram_block9a8.CLK0
clock0 => ram_block9a9.CLK0
clock0 => ram_block9a10.CLK0
clock0 => ram_block9a11.CLK0
clock0 => ram_block9a12.CLK0
clock0 => ram_block9a13.CLK0
clock0 => ram_block9a14.CLK0
clock0 => ram_block9a15.CLK0
clock1 => ram_block9a0.CLK1
clock1 => ram_block9a1.CLK1
clock1 => ram_block9a2.CLK1
clock1 => ram_block9a3.CLK1
clock1 => ram_block9a4.CLK1
clock1 => ram_block9a5.CLK1
clock1 => ram_block9a6.CLK1
clock1 => ram_block9a7.CLK1
clock1 => ram_block9a8.CLK1
clock1 => ram_block9a9.CLK1
clock1 => ram_block9a10.CLK1
clock1 => ram_block9a11.CLK1
clock1 => ram_block9a12.CLK1
clock1 => ram_block9a13.CLK1
clock1 => ram_block9a14.CLK1
clock1 => ram_block9a15.CLK1
clocken1 => ram_block9a0.ENA1
clocken1 => ram_block9a1.ENA1
clocken1 => ram_block9a2.ENA1
clocken1 => ram_block9a3.ENA1
clocken1 => ram_block9a4.ENA1
clocken1 => ram_block9a5.ENA1
clocken1 => ram_block9a6.ENA1
clocken1 => ram_block9a7.ENA1
clocken1 => ram_block9a8.ENA1
clocken1 => ram_block9a9.ENA1
clocken1 => ram_block9a10.ENA1
clocken1 => ram_block9a11.ENA1
clocken1 => ram_block9a12.ENA1
clocken1 => ram_block9a13.ENA1
clocken1 => ram_block9a14.ENA1
clocken1 => ram_block9a15.ENA1
data_a[0] => ram_block9a0.PORTADATAIN
data_a[1] => ram_block9a1.PORTADATAIN
data_a[2] => ram_block9a2.PORTADATAIN
data_a[3] => ram_block9a3.PORTADATAIN
data_a[4] => ram_block9a4.PORTADATAIN
data_a[5] => ram_block9a5.PORTADATAIN
data_a[6] => ram_block9a6.PORTADATAIN
data_a[7] => ram_block9a7.PORTADATAIN
data_a[8] => ram_block9a8.PORTADATAIN
data_a[9] => ram_block9a9.PORTADATAIN
data_a[10] => ram_block9a10.PORTADATAIN
data_a[11] => ram_block9a11.PORTADATAIN
data_a[12] => ram_block9a12.PORTADATAIN
data_a[13] => ram_block9a13.PORTADATAIN
data_a[14] => ram_block9a14.PORTADATAIN
data_a[15] => ram_block9a15.PORTADATAIN
q_b[0] <= ram_block9a0.PORTBDATAOUT
q_b[1] <= ram_block9a1.PORTBDATAOUT
q_b[2] <= ram_block9a2.PORTBDATAOUT
q_b[3] <= ram_block9a3.PORTBDATAOUT
q_b[4] <= ram_block9a4.PORTBDATAOUT
q_b[5] <= ram_block9a5.PORTBDATAOUT
q_b[6] <= ram_block9a6.PORTBDATAOUT
q_b[7] <= ram_block9a7.PORTBDATAOUT
q_b[8] <= ram_block9a8.PORTBDATAOUT
q_b[9] <= ram_block9a9.PORTBDATAOUT
q_b[10] <= ram_block9a10.PORTBDATAOUT
q_b[11] <= ram_block9a11.PORTBDATAOUT
q_b[12] <= ram_block9a12.PORTBDATAOUT
q_b[13] <= ram_block9a13.PORTBDATAOUT
q_b[14] <= ram_block9a14.PORTBDATAOUT
q_b[15] <= ram_block9a15.PORTBDATAOUT
wren_a => ram_block9a0.PORTAWE
wren_a => ram_block9a0.ENA0
wren_a => ram_block9a1.PORTAWE
wren_a => ram_block9a1.ENA0
wren_a => ram_block9a2.PORTAWE
wren_a => ram_block9a2.ENA0
wren_a => ram_block9a3.PORTAWE
wren_a => ram_block9a3.ENA0
wren_a => ram_block9a4.PORTAWE
wren_a => ram_block9a4.ENA0
wren_a => ram_block9a5.PORTAWE
wren_a => ram_block9a5.ENA0
wren_a => ram_block9a6.PORTAWE
wren_a => ram_block9a6.ENA0
wren_a => ram_block9a7.PORTAWE
wren_a => ram_block9a7.ENA0
wren_a => ram_block9a8.PORTAWE
wren_a => ram_block9a8.ENA0
wren_a => ram_block9a9.PORTAWE
wren_a => ram_block9a9.ENA0
wren_a => ram_block9a10.PORTAWE
wren_a => ram_block9a10.ENA0
wren_a => ram_block9a11.PORTAWE
wren_a => ram_block9a11.ENA0
wren_a => ram_block9a12.PORTAWE
wren_a => ram_block9a12.ENA0
wren_a => ram_block9a13.PORTAWE
wren_a => ram_block9a13.ENA0
wren_a => ram_block9a14.PORTAWE
wren_a => ram_block9a14.ENA0
wren_a => ram_block9a15.PORTAWE
wren_a => ram_block9a15.ENA0


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_d98:rs_dgwp
clock => dffpipe_oe9:dffpipe3.clock
clrn => dffpipe_oe9:dffpipe3.clrn
d[0] => dffpipe_oe9:dffpipe3.d[0]
d[1] => dffpipe_oe9:dffpipe3.d[1]
d[2] => dffpipe_oe9:dffpipe3.d[2]
d[3] => dffpipe_oe9:dffpipe3.d[3]
d[4] => dffpipe_oe9:dffpipe3.d[4]
d[5] => dffpipe_oe9:dffpipe3.d[5]
d[6] => dffpipe_oe9:dffpipe3.d[6]
d[7] => dffpipe_oe9:dffpipe3.d[7]
d[8] => dffpipe_oe9:dffpipe3.d[8]
d[9] => dffpipe_oe9:dffpipe3.d[9]
q[0] <= dffpipe_oe9:dffpipe3.q[0]
q[1] <= dffpipe_oe9:dffpipe3.q[1]
q[2] <= dffpipe_oe9:dffpipe3.q[2]
q[3] <= dffpipe_oe9:dffpipe3.q[3]
q[4] <= dffpipe_oe9:dffpipe3.q[4]
q[5] <= dffpipe_oe9:dffpipe3.q[5]
q[6] <= dffpipe_oe9:dffpipe3.q[6]
q[7] <= dffpipe_oe9:dffpipe3.q[7]
q[8] <= dffpipe_oe9:dffpipe3.q[8]
q[9] <= dffpipe_oe9:dffpipe3.q[9]


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_d98:rs_dgwp|dffpipe_oe9:dffpipe3
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
d[9] => dffe10a[9].IN0
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
d[9] => dffe10a[9].IN0
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
d[9] => dffe10a[9].IN0
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
clock => dffpipe_qe9:dffpipe4.clock
clrn => dffpipe_qe9:dffpipe4.clrn
d[0] => dffpipe_qe9:dffpipe4.d[0]
d[1] => dffpipe_qe9:dffpipe4.d[1]
d[2] => dffpipe_qe9:dffpipe4.d[2]
d[3] => dffpipe_qe9:dffpipe4.d[3]
d[4] => dffpipe_qe9:dffpipe4.d[4]
d[5] => dffpipe_qe9:dffpipe4.d[5]
d[6] => dffpipe_qe9:dffpipe4.d[6]
d[7] => dffpipe_qe9:dffpipe4.d[7]
d[8] => dffpipe_qe9:dffpipe4.d[8]
d[9] => dffpipe_qe9:dffpipe4.d[9]
q[0] <= dffpipe_qe9:dffpipe4.q[0]
q[1] <= dffpipe_qe9:dffpipe4.q[1]
q[2] <= dffpipe_qe9:dffpipe4.q[2]
q[3] <= dffpipe_qe9:dffpipe4.q[3]
q[4] <= dffpipe_qe9:dffpipe4.q[4]
q[5] <= dffpipe_qe9:dffpipe4.q[5]
q[6] <= dffpipe_qe9:dffpipe4.q[6]
q[7] <= dffpipe_qe9:dffpipe4.q[7]
q[8] <= dffpipe_qe9:dffpipe4.q[8]
q[9] <= dffpipe_qe9:dffpipe4.q[9]


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4
clock => dffe5a[9].CLK
clock => dffe5a[8].CLK
clock => dffe5a[7].CLK
clock => dffe5a[6].CLK
clock => dffe5a[5].CLK
clock => dffe5a[4].CLK
clock => dffe5a[3].CLK
clock => dffe5a[2].CLK
clock => dffe5a[1].CLK
clock => dffe5a[0].CLK
clrn => dffe5a[9].ACLR
clrn => dffe5a[8].ACLR
clrn => dffe5a[7].ACLR
clrn => dffe5a[6].ACLR
clrn => dffe5a[5].ACLR
clrn => dffe5a[4].ACLR
clrn => dffe5a[3].ACLR
clrn => dffe5a[2].ACLR
clrn => dffe5a[1].ACLR
clrn => dffe5a[0].ACLR
d[0] => dffe5a[0].IN0
d[1] => dffe5a[1].IN0
d[2] => dffe5a[2].IN0
d[3] => dffe5a[3].IN0
d[4] => dffe5a[4].IN0
d[5] => dffe5a[5].IN0
d[6] => dffe5a[6].IN0
d[7] => dffe5a[7].IN0
d[8] => dffe5a[8].IN0
d[9] => dffe5a[9].IN0
q[0] <= dffe5a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe5a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe5a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe5a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe5a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe5a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe5a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe5a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe5a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe5a[9].DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|cmpr_b66:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|cmpr_b66:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|cmpr_b66:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|cmpr_b66:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|cmpr_b66:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|cmpr_b66:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|cmpr_b66:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|cmpr_b66:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch
clk => rd_load~reg0.CLK
clk => rd_bank[0]~reg0.CLK
clk => rd_bank[1]~reg0.CLK
clk => wr_load~reg0.CLK
clk => wr_bank[0]~reg0.CLK
clk => wr_bank[1]~reg0.CLK
clk => bank_valid_r1.CLK
clk => bank_valid_r0.CLK
clk => state_read~1.DATAIN
clk => state_write~1.DATAIN
rst_n => state_write.100.OUTPUTSELECT
rst_n => state_write.011.OUTPUTSELECT
rst_n => state_write.010.OUTPUTSELECT
rst_n => state_write.001.OUTPUTSELECT
rst_n => state_write.000.OUTPUTSELECT
rst_n => wr_load~reg0.ACLR
rst_n => wr_bank[0]~reg0.ACLR
rst_n => wr_bank[1]~reg0.ACLR
rst_n => state_read.100.OUTPUTSELECT
rst_n => state_read.011.OUTPUTSELECT
rst_n => state_read.010.OUTPUTSELECT
rst_n => state_read.001.OUTPUTSELECT
rst_n => state_read.000.OUTPUTSELECT
rst_n => rd_load~reg0.ACLR
rst_n => rd_bank[0]~reg0.PRESET
rst_n => rd_bank[1]~reg0.PRESET
rst_n => bank_valid_r1.ACLR
rst_n => bank_valid_r0.ACLR
bank_valid => bank_valid_r0.DATAIN
frame_write_done => wr_bank.OUTPUTSELECT
frame_write_done => wr_bank.OUTPUTSELECT
frame_write_done => state_write.DATAB
frame_write_done => Selector2.IN1
frame_read_done => rd_bank.OUTPUTSELECT
frame_read_done => rd_bank.OUTPUTSELECT
frame_read_done => state_read.DATAB
frame_read_done => Selector5.IN1
wr_bank[0] <= wr_bank[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_bank[1] <= wr_bank[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_bank[0] <= rd_bank[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_bank[1] <= rd_bank[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_load <= wr_load~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_load <= rd_load~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0
iCLK => iCLK.IN10
iRST_N => _.IN1
iRST_N => _.IN1
iRST_N => _.IN1
iRST_N => _.IN1
iRST_N => _.IN1
iRST_N => _.IN1
iRST_N => oDVAL~reg0.ACLR
iRST_N => oDATA[0]~reg0.ENA
iRST_N => oDATA[9]~reg0.ENA
iRST_N => oDATA[8]~reg0.ENA
iRST_N => oDATA[7]~reg0.ENA
iRST_N => oDATA[6]~reg0.ENA
iRST_N => oDATA[5]~reg0.ENA
iRST_N => oDATA[4]~reg0.ENA
iRST_N => oDATA[3]~reg0.ENA
iRST_N => oDATA[2]~reg0.ENA
iRST_N => oDATA[1]~reg0.ENA
iTHRESHOLD[0] => LessThan0.IN16
iTHRESHOLD[1] => LessThan0.IN15
iTHRESHOLD[2] => LessThan0.IN14
iTHRESHOLD[3] => LessThan0.IN13
iTHRESHOLD[4] => LessThan0.IN12
iTHRESHOLD[5] => LessThan0.IN11
iTHRESHOLD[6] => LessThan0.IN10
iTHRESHOLD[7] => LessThan0.IN9
iDVAL => iDVAL.IN1
iDATA[0] => ~NO_FANOUT~
iDATA[1] => ~NO_FANOUT~
iDATA[2] => iDATA[2].IN1
iDATA[3] => iDATA[3].IN1
iDATA[4] => iDATA[4].IN1
iDATA[5] => iDATA[5].IN1
iDATA[6] => iDATA[6].IN1
iDATA[7] => iDATA[7].IN1
iDATA[8] => iDATA[8].IN1
iDATA[9] => iDATA[9].IN1
oDVAL <= oDVAL~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[0] <= oDATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[1] <= oDATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[2] <= oDATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[3] <= oDATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[4] <= oDATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[5] <= oDATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[6] <= oDATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[7] <= oDATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[8] <= oDATA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[9] <= oDATA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0
clken => clken.IN1
clock => clock.IN1
shiftin[0] => shiftin[0].IN1
shiftin[1] => shiftin[1].IN1
shiftin[2] => shiftin[2].IN1
shiftin[3] => shiftin[3].IN1
shiftin[4] => shiftin[4].IN1
shiftin[5] => shiftin[5].IN1
shiftin[6] => shiftin[6].IN1
shiftin[7] => shiftin[7].IN1
shiftout[0] <= altshift_taps:altshift_taps_component.shiftout
shiftout[1] <= altshift_taps:altshift_taps_component.shiftout
shiftout[2] <= altshift_taps:altshift_taps_component.shiftout
shiftout[3] <= altshift_taps:altshift_taps_component.shiftout
shiftout[4] <= altshift_taps:altshift_taps_component.shiftout
shiftout[5] <= altshift_taps:altshift_taps_component.shiftout
shiftout[6] <= altshift_taps:altshift_taps_component.shiftout
shiftout[7] <= altshift_taps:altshift_taps_component.shiftout
taps0x[0] <= altshift_taps:altshift_taps_component.taps
taps0x[1] <= altshift_taps:altshift_taps_component.taps
taps0x[2] <= altshift_taps:altshift_taps_component.taps
taps0x[3] <= altshift_taps:altshift_taps_component.taps
taps0x[4] <= altshift_taps:altshift_taps_component.taps
taps0x[5] <= altshift_taps:altshift_taps_component.taps
taps0x[6] <= altshift_taps:altshift_taps_component.taps
taps0x[7] <= altshift_taps:altshift_taps_component.taps
taps1x[0] <= altshift_taps:altshift_taps_component.taps
taps1x[1] <= altshift_taps:altshift_taps_component.taps
taps1x[2] <= altshift_taps:altshift_taps_component.taps
taps1x[3] <= altshift_taps:altshift_taps_component.taps
taps1x[4] <= altshift_taps:altshift_taps_component.taps
taps1x[5] <= altshift_taps:altshift_taps_component.taps
taps1x[6] <= altshift_taps:altshift_taps_component.taps
taps1x[7] <= altshift_taps:altshift_taps_component.taps
taps2x[0] <= altshift_taps:altshift_taps_component.taps
taps2x[1] <= altshift_taps:altshift_taps_component.taps
taps2x[2] <= altshift_taps:altshift_taps_component.taps
taps2x[3] <= altshift_taps:altshift_taps_component.taps
taps2x[4] <= altshift_taps:altshift_taps_component.taps
taps2x[5] <= altshift_taps:altshift_taps_component.taps
taps2x[6] <= altshift_taps:altshift_taps_component.taps
taps2x[7] <= altshift_taps:altshift_taps_component.taps


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component
shiftin[0] => shift_taps_7mn:auto_generated.shiftin[0]
shiftin[1] => shift_taps_7mn:auto_generated.shiftin[1]
shiftin[2] => shift_taps_7mn:auto_generated.shiftin[2]
shiftin[3] => shift_taps_7mn:auto_generated.shiftin[3]
shiftin[4] => shift_taps_7mn:auto_generated.shiftin[4]
shiftin[5] => shift_taps_7mn:auto_generated.shiftin[5]
shiftin[6] => shift_taps_7mn:auto_generated.shiftin[6]
shiftin[7] => shift_taps_7mn:auto_generated.shiftin[7]
clock => shift_taps_7mn:auto_generated.clock
clken => shift_taps_7mn:auto_generated.clken
shiftout[0] <= shift_taps_7mn:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_7mn:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_7mn:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_7mn:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_7mn:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_7mn:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_7mn:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_7mn:auto_generated.shiftout[7]
taps[0] <= shift_taps_7mn:auto_generated.taps[0]
taps[1] <= shift_taps_7mn:auto_generated.taps[1]
taps[2] <= shift_taps_7mn:auto_generated.taps[2]
taps[3] <= shift_taps_7mn:auto_generated.taps[3]
taps[4] <= shift_taps_7mn:auto_generated.taps[4]
taps[5] <= shift_taps_7mn:auto_generated.taps[5]
taps[6] <= shift_taps_7mn:auto_generated.taps[6]
taps[7] <= shift_taps_7mn:auto_generated.taps[7]
taps[8] <= shift_taps_7mn:auto_generated.taps[8]
taps[9] <= shift_taps_7mn:auto_generated.taps[9]
taps[10] <= shift_taps_7mn:auto_generated.taps[10]
taps[11] <= shift_taps_7mn:auto_generated.taps[11]
taps[12] <= shift_taps_7mn:auto_generated.taps[12]
taps[13] <= shift_taps_7mn:auto_generated.taps[13]
taps[14] <= shift_taps_7mn:auto_generated.taps[14]
taps[15] <= shift_taps_7mn:auto_generated.taps[15]
taps[16] <= shift_taps_7mn:auto_generated.taps[16]
taps[17] <= shift_taps_7mn:auto_generated.taps[17]
taps[18] <= shift_taps_7mn:auto_generated.taps[18]
taps[19] <= shift_taps_7mn:auto_generated.taps[19]
taps[20] <= shift_taps_7mn:auto_generated.taps[20]
taps[21] <= shift_taps_7mn:auto_generated.taps[21]
taps[22] <= shift_taps_7mn:auto_generated.taps[22]
taps[23] <= shift_taps_7mn:auto_generated.taps[23]
aclr => ~NO_FANOUT~


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated
clken => altsyncram_8o81:altsyncram2.clocken0
clken => cntr_auf:cntr1.clk_en
clock => altsyncram_8o81:altsyncram2.clock0
clock => cntr_auf:cntr1.clock
shiftin[0] => altsyncram_8o81:altsyncram2.data_a[0]
shiftin[1] => altsyncram_8o81:altsyncram2.data_a[1]
shiftin[2] => altsyncram_8o81:altsyncram2.data_a[2]
shiftin[3] => altsyncram_8o81:altsyncram2.data_a[3]
shiftin[4] => altsyncram_8o81:altsyncram2.data_a[4]
shiftin[5] => altsyncram_8o81:altsyncram2.data_a[5]
shiftin[6] => altsyncram_8o81:altsyncram2.data_a[6]
shiftin[7] => altsyncram_8o81:altsyncram2.data_a[7]
shiftout[0] <= altsyncram_8o81:altsyncram2.q_b[16]
shiftout[1] <= altsyncram_8o81:altsyncram2.q_b[17]
shiftout[2] <= altsyncram_8o81:altsyncram2.q_b[18]
shiftout[3] <= altsyncram_8o81:altsyncram2.q_b[19]
shiftout[4] <= altsyncram_8o81:altsyncram2.q_b[20]
shiftout[5] <= altsyncram_8o81:altsyncram2.q_b[21]
shiftout[6] <= altsyncram_8o81:altsyncram2.q_b[22]
shiftout[7] <= altsyncram_8o81:altsyncram2.q_b[23]
taps[0] <= altsyncram_8o81:altsyncram2.q_b[0]
taps[1] <= altsyncram_8o81:altsyncram2.q_b[1]
taps[2] <= altsyncram_8o81:altsyncram2.q_b[2]
taps[3] <= altsyncram_8o81:altsyncram2.q_b[3]
taps[4] <= altsyncram_8o81:altsyncram2.q_b[4]
taps[5] <= altsyncram_8o81:altsyncram2.q_b[5]
taps[6] <= altsyncram_8o81:altsyncram2.q_b[6]
taps[7] <= altsyncram_8o81:altsyncram2.q_b[7]
taps[8] <= altsyncram_8o81:altsyncram2.q_b[8]
taps[9] <= altsyncram_8o81:altsyncram2.q_b[9]
taps[10] <= altsyncram_8o81:altsyncram2.q_b[10]
taps[11] <= altsyncram_8o81:altsyncram2.q_b[11]
taps[12] <= altsyncram_8o81:altsyncram2.q_b[12]
taps[13] <= altsyncram_8o81:altsyncram2.q_b[13]
taps[14] <= altsyncram_8o81:altsyncram2.q_b[14]
taps[15] <= altsyncram_8o81:altsyncram2.q_b[15]
taps[16] <= altsyncram_8o81:altsyncram2.q_b[16]
taps[17] <= altsyncram_8o81:altsyncram2.q_b[17]
taps[18] <= altsyncram_8o81:altsyncram2.q_b[18]
taps[19] <= altsyncram_8o81:altsyncram2.q_b[19]
taps[20] <= altsyncram_8o81:altsyncram2.q_b[20]
taps[21] <= altsyncram_8o81:altsyncram2.q_b[21]
taps[22] <= altsyncram_8o81:altsyncram2.q_b[22]
taps[23] <= altsyncram_8o81:altsyncram2.q_b[23]


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|altsyncram_8o81:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
clocken0 => ram_block3a2.ENA0
clocken0 => ram_block3a3.ENA0
clocken0 => ram_block3a4.ENA0
clocken0 => ram_block3a5.ENA0
clocken0 => ram_block3a6.ENA0
clocken0 => ram_block3a7.ENA0
clocken0 => ram_block3a8.ENA0
clocken0 => ram_block3a9.ENA0
clocken0 => ram_block3a10.ENA0
clocken0 => ram_block3a11.ENA0
clocken0 => ram_block3a12.ENA0
clocken0 => ram_block3a13.ENA0
clocken0 => ram_block3a14.ENA0
clocken0 => ram_block3a15.ENA0
clocken0 => ram_block3a16.ENA0
clocken0 => ram_block3a17.ENA0
clocken0 => ram_block3a18.ENA0
clocken0 => ram_block3a19.ENA0
clocken0 => ram_block3a20.ENA0
clocken0 => ram_block3a21.ENA0
clocken0 => ram_block3a22.ENA0
clocken0 => ram_block3a23.ENA0
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|cntr_auf:cntr1
clk_en => counter_reg_bit[9].IN0
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|cntr_auf:cntr1|cmpr_7ic:cmpr4
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0
aclr0 => aclr0.IN1
clock0 => clock0.IN1
dataa_0[0] => sub_wire2[0].IN1
dataa_0[1] => sub_wire2[1].IN1
dataa_0[2] => sub_wire2[2].IN1
dataa_0[3] => sub_wire2[3].IN1
dataa_0[4] => sub_wire2[4].IN1
dataa_0[5] => sub_wire2[5].IN1
dataa_0[6] => sub_wire2[6].IN1
dataa_0[7] => sub_wire2[7].IN1
datab_0[0] => sub_wire5[0].IN1
datab_0[1] => sub_wire5[1].IN1
datab_0[2] => sub_wire5[2].IN1
datab_0[3] => sub_wire5[3].IN1
datab_0[4] => sub_wire5[4].IN1
datab_0[5] => sub_wire5[5].IN1
datab_0[6] => sub_wire5[6].IN1
datab_0[7] => sub_wire5[7].IN1
datab_1[0] => sub_wire5[8].IN1
datab_1[1] => sub_wire5[9].IN1
datab_1[2] => sub_wire5[10].IN1
datab_1[3] => sub_wire5[11].IN1
datab_1[4] => sub_wire5[12].IN1
datab_1[5] => sub_wire5[13].IN1
datab_1[6] => sub_wire5[14].IN1
datab_1[7] => sub_wire5[15].IN1
datab_2[0] => sub_wire5[16].IN1
datab_2[1] => sub_wire5[17].IN1
datab_2[2] => sub_wire5[18].IN1
datab_2[3] => sub_wire5[19].IN1
datab_2[4] => sub_wire5[20].IN1
datab_2[5] => sub_wire5[21].IN1
datab_2[6] => sub_wire5[22].IN1
datab_2[7] => sub_wire5[23].IN1
result[0] <= altmult_add:ALTMULT_ADD_component.result
result[1] <= altmult_add:ALTMULT_ADD_component.result
result[2] <= altmult_add:ALTMULT_ADD_component.result
result[3] <= altmult_add:ALTMULT_ADD_component.result
result[4] <= altmult_add:ALTMULT_ADD_component.result
result[5] <= altmult_add:ALTMULT_ADD_component.result
result[6] <= altmult_add:ALTMULT_ADD_component.result
result[7] <= altmult_add:ALTMULT_ADD_component.result
result[8] <= altmult_add:ALTMULT_ADD_component.result
result[9] <= altmult_add:ALTMULT_ADD_component.result
result[10] <= altmult_add:ALTMULT_ADD_component.result
result[11] <= altmult_add:ALTMULT_ADD_component.result
result[12] <= altmult_add:ALTMULT_ADD_component.result
result[13] <= altmult_add:ALTMULT_ADD_component.result
result[14] <= altmult_add:ALTMULT_ADD_component.result
result[15] <= altmult_add:ALTMULT_ADD_component.result
result[16] <= altmult_add:ALTMULT_ADD_component.result
result[17] <= altmult_add:ALTMULT_ADD_component.result


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_si74:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_si74:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_si74:auto_generated.dataa[0]
dataa[1] => mult_add_si74:auto_generated.dataa[1]
dataa[2] => mult_add_si74:auto_generated.dataa[2]
dataa[3] => mult_add_si74:auto_generated.dataa[3]
dataa[4] => mult_add_si74:auto_generated.dataa[4]
dataa[5] => mult_add_si74:auto_generated.dataa[5]
dataa[6] => mult_add_si74:auto_generated.dataa[6]
dataa[7] => mult_add_si74:auto_generated.dataa[7]
dataa[8] => mult_add_si74:auto_generated.dataa[8]
dataa[9] => mult_add_si74:auto_generated.dataa[9]
dataa[10] => mult_add_si74:auto_generated.dataa[10]
dataa[11] => mult_add_si74:auto_generated.dataa[11]
dataa[12] => mult_add_si74:auto_generated.dataa[12]
dataa[13] => mult_add_si74:auto_generated.dataa[13]
dataa[14] => mult_add_si74:auto_generated.dataa[14]
dataa[15] => mult_add_si74:auto_generated.dataa[15]
dataa[16] => mult_add_si74:auto_generated.dataa[16]
dataa[17] => mult_add_si74:auto_generated.dataa[17]
dataa[18] => mult_add_si74:auto_generated.dataa[18]
dataa[19] => mult_add_si74:auto_generated.dataa[19]
dataa[20] => mult_add_si74:auto_generated.dataa[20]
dataa[21] => mult_add_si74:auto_generated.dataa[21]
dataa[22] => mult_add_si74:auto_generated.dataa[22]
dataa[23] => mult_add_si74:auto_generated.dataa[23]
datab[0] => mult_add_si74:auto_generated.datab[0]
datab[1] => mult_add_si74:auto_generated.datab[1]
datab[2] => mult_add_si74:auto_generated.datab[2]
datab[3] => mult_add_si74:auto_generated.datab[3]
datab[4] => mult_add_si74:auto_generated.datab[4]
datab[5] => mult_add_si74:auto_generated.datab[5]
datab[6] => mult_add_si74:auto_generated.datab[6]
datab[7] => mult_add_si74:auto_generated.datab[7]
datab[8] => mult_add_si74:auto_generated.datab[8]
datab[9] => mult_add_si74:auto_generated.datab[9]
datab[10] => mult_add_si74:auto_generated.datab[10]
datab[11] => mult_add_si74:auto_generated.datab[11]
datab[12] => mult_add_si74:auto_generated.datab[12]
datab[13] => mult_add_si74:auto_generated.datab[13]
datab[14] => mult_add_si74:auto_generated.datab[14]
datab[15] => mult_add_si74:auto_generated.datab[15]
datab[16] => mult_add_si74:auto_generated.datab[16]
datab[17] => mult_add_si74:auto_generated.datab[17]
datab[18] => mult_add_si74:auto_generated.datab[18]
datab[19] => mult_add_si74:auto_generated.datab[19]
datab[20] => mult_add_si74:auto_generated.datab[20]
datab[21] => mult_add_si74:auto_generated.datab[21]
datab[22] => mult_add_si74:auto_generated.datab[22]
datab[23] => mult_add_si74:auto_generated.datab[23]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_si74:auto_generated.result[0]
result[1] <= mult_add_si74:auto_generated.result[1]
result[2] <= mult_add_si74:auto_generated.result[2]
result[3] <= mult_add_si74:auto_generated.result[3]
result[4] <= mult_add_si74:auto_generated.result[4]
result[5] <= mult_add_si74:auto_generated.result[5]
result[6] <= mult_add_si74:auto_generated.result[6]
result[7] <= mult_add_si74:auto_generated.result[7]
result[8] <= mult_add_si74:auto_generated.result[8]
result[9] <= mult_add_si74:auto_generated.result[9]
result[10] <= mult_add_si74:auto_generated.result[10]
result[11] <= mult_add_si74:auto_generated.result[11]
result[12] <= mult_add_si74:auto_generated.result[12]
result[13] <= mult_add_si74:auto_generated.result[13]
result[14] <= mult_add_si74:auto_generated.result[14]
result[15] <= mult_add_si74:auto_generated.result[15]
result[16] <= mult_add_si74:auto_generated.result[16]
result[17] <= mult_add_si74:auto_generated.result[17]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourcea[2] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
sourceb[2] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~
datac[44] => ~NO_FANOUT~
datac[45] => ~NO_FANOUT~
datac[46] => ~NO_FANOUT~
datac[47] => ~NO_FANOUT~
datac[48] => ~NO_FANOUT~
datac[49] => ~NO_FANOUT~
datac[50] => ~NO_FANOUT~
datac[51] => ~NO_FANOUT~
datac[52] => ~NO_FANOUT~
datac[53] => ~NO_FANOUT~
datac[54] => ~NO_FANOUT~
datac[55] => ~NO_FANOUT~
datac[56] => ~NO_FANOUT~
datac[57] => ~NO_FANOUT~
datac[58] => ~NO_FANOUT~
datac[59] => ~NO_FANOUT~
datac[60] => ~NO_FANOUT~
datac[61] => ~NO_FANOUT~
datac[62] => ~NO_FANOUT~
datac[63] => ~NO_FANOUT~
datac[64] => ~NO_FANOUT~
datac[65] => ~NO_FANOUT~


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated
aclr0 => ded_mult_oaa1:ded_mult1.aclr[0]
aclr0 => ded_mult_oaa1:ded_mult2.aclr[0]
aclr0 => ded_mult_qe91:ded_mult3.aclr[0]
aclr0 => dffe8a[17].IN0
clock0 => ded_mult_oaa1:ded_mult1.clock[0]
clock0 => ded_mult_oaa1:ded_mult2.clock[0]
clock0 => ded_mult_qe91:ded_mult3.clock[0]
clock0 => dffe8a[17].CLK
clock0 => dffe8a[16].CLK
clock0 => dffe8a[15].CLK
clock0 => dffe8a[14].CLK
clock0 => dffe8a[13].CLK
clock0 => dffe8a[12].CLK
clock0 => dffe8a[11].CLK
clock0 => dffe8a[10].CLK
clock0 => dffe8a[9].CLK
clock0 => dffe8a[8].CLK
clock0 => dffe8a[7].CLK
clock0 => dffe8a[6].CLK
clock0 => dffe8a[5].CLK
clock0 => dffe8a[4].CLK
clock0 => dffe8a[3].CLK
clock0 => dffe8a[2].CLK
clock0 => dffe8a[1].CLK
clock0 => dffe8a[0].CLK
dataa[0] => ded_mult_oaa1:ded_mult1.dataa[0]
dataa[1] => ded_mult_oaa1:ded_mult1.dataa[1]
dataa[2] => ded_mult_oaa1:ded_mult1.dataa[2]
dataa[3] => ded_mult_oaa1:ded_mult1.dataa[3]
dataa[4] => ded_mult_oaa1:ded_mult1.dataa[4]
dataa[5] => ded_mult_oaa1:ded_mult1.dataa[5]
dataa[6] => ded_mult_oaa1:ded_mult1.dataa[6]
dataa[7] => ded_mult_oaa1:ded_mult1.dataa[7]
dataa[8] => ~NO_FANOUT~
dataa[9] => ~NO_FANOUT~
dataa[10] => ~NO_FANOUT~
dataa[11] => ~NO_FANOUT~
dataa[12] => ~NO_FANOUT~
dataa[13] => ~NO_FANOUT~
dataa[14] => ~NO_FANOUT~
dataa[15] => ~NO_FANOUT~
dataa[16] => ~NO_FANOUT~
dataa[17] => ~NO_FANOUT~
dataa[18] => ~NO_FANOUT~
dataa[19] => ~NO_FANOUT~
dataa[20] => ~NO_FANOUT~
dataa[21] => ~NO_FANOUT~
dataa[22] => ~NO_FANOUT~
dataa[23] => ~NO_FANOUT~
datab[0] => ded_mult_oaa1:ded_mult1.datab[0]
datab[1] => ded_mult_oaa1:ded_mult1.datab[1]
datab[2] => ded_mult_oaa1:ded_mult1.datab[2]
datab[3] => ded_mult_oaa1:ded_mult1.datab[3]
datab[4] => ded_mult_oaa1:ded_mult1.datab[4]
datab[5] => ded_mult_oaa1:ded_mult1.datab[5]
datab[6] => ded_mult_oaa1:ded_mult1.datab[6]
datab[7] => ded_mult_oaa1:ded_mult1.datab[7]
datab[8] => ded_mult_oaa1:ded_mult2.datab[0]
datab[9] => ded_mult_oaa1:ded_mult2.datab[1]
datab[10] => ded_mult_oaa1:ded_mult2.datab[2]
datab[11] => ded_mult_oaa1:ded_mult2.datab[3]
datab[12] => ded_mult_oaa1:ded_mult2.datab[4]
datab[13] => ded_mult_oaa1:ded_mult2.datab[5]
datab[14] => ded_mult_oaa1:ded_mult2.datab[6]
datab[15] => ded_mult_oaa1:ded_mult2.datab[7]
datab[16] => ded_mult_qe91:ded_mult3.datab[0]
datab[17] => ded_mult_qe91:ded_mult3.datab[1]
datab[18] => ded_mult_qe91:ded_mult3.datab[2]
datab[19] => ded_mult_qe91:ded_mult3.datab[3]
datab[20] => ded_mult_qe91:ded_mult3.datab[4]
datab[21] => ded_mult_qe91:ded_mult3.datab[5]
datab[22] => ded_mult_qe91:ded_mult3.datab[6]
datab[23] => ded_mult_qe91:ded_mult3.datab[7]
result[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe8a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe8a[17].DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1
aclr[0] => scan_chain_a_reg[7].IN0
aclr[0] => mac_mult9.ACLR
aclr[0] => mac_out10.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[0] => scan_chain_a_reg[7].CLK
clock[0] => scan_chain_a_reg[6].CLK
clock[0] => scan_chain_a_reg[5].CLK
clock[0] => scan_chain_a_reg[4].CLK
clock[0] => scan_chain_a_reg[3].CLK
clock[0] => scan_chain_a_reg[2].CLK
clock[0] => scan_chain_a_reg[1].CLK
clock[0] => scan_chain_a_reg[0].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => scan_chain_a_reg[0].DATAIN
dataa[0] => mac_mult9.DATAA
dataa[1] => scan_chain_a_reg[1].DATAIN
dataa[1] => mac_mult9.DATAA1
dataa[2] => scan_chain_a_reg[2].DATAIN
dataa[2] => mac_mult9.DATAA2
dataa[3] => scan_chain_a_reg[3].DATAIN
dataa[3] => mac_mult9.DATAA3
dataa[4] => scan_chain_a_reg[4].DATAIN
dataa[4] => mac_mult9.DATAA4
dataa[5] => scan_chain_a_reg[5].DATAIN
dataa[5] => mac_mult9.DATAA5
dataa[6] => scan_chain_a_reg[6].DATAIN
dataa[6] => mac_mult9.DATAA6
dataa[7] => scan_chain_a_reg[7].DATAIN
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[0] => scan_chain_a_reg[7].ENA
ena[0] => scan_chain_a_reg[6].ENA
ena[0] => scan_chain_a_reg[5].ENA
ena[0] => scan_chain_a_reg[4].ENA
ena[0] => scan_chain_a_reg[3].ENA
ena[0] => scan_chain_a_reg[2].ENA
ena[0] => scan_chain_a_reg[1].ENA
ena[0] => scan_chain_a_reg[0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
scanouta[0] <= scan_chain_a_reg[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scan_chain_a_reg[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scan_chain_a_reg[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scan_chain_a_reg[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scan_chain_a_reg[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scan_chain_a_reg[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scan_chain_a_reg[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scan_chain_a_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2
aclr[0] => scan_chain_a_reg[7].IN0
aclr[0] => mac_mult9.ACLR
aclr[0] => mac_out10.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[0] => scan_chain_a_reg[7].CLK
clock[0] => scan_chain_a_reg[6].CLK
clock[0] => scan_chain_a_reg[5].CLK
clock[0] => scan_chain_a_reg[4].CLK
clock[0] => scan_chain_a_reg[3].CLK
clock[0] => scan_chain_a_reg[2].CLK
clock[0] => scan_chain_a_reg[1].CLK
clock[0] => scan_chain_a_reg[0].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => scan_chain_a_reg[0].DATAIN
dataa[0] => mac_mult9.DATAA
dataa[1] => scan_chain_a_reg[1].DATAIN
dataa[1] => mac_mult9.DATAA1
dataa[2] => scan_chain_a_reg[2].DATAIN
dataa[2] => mac_mult9.DATAA2
dataa[3] => scan_chain_a_reg[3].DATAIN
dataa[3] => mac_mult9.DATAA3
dataa[4] => scan_chain_a_reg[4].DATAIN
dataa[4] => mac_mult9.DATAA4
dataa[5] => scan_chain_a_reg[5].DATAIN
dataa[5] => mac_mult9.DATAA5
dataa[6] => scan_chain_a_reg[6].DATAIN
dataa[6] => mac_mult9.DATAA6
dataa[7] => scan_chain_a_reg[7].DATAIN
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[0] => scan_chain_a_reg[7].ENA
ena[0] => scan_chain_a_reg[6].ENA
ena[0] => scan_chain_a_reg[5].ENA
ena[0] => scan_chain_a_reg[4].ENA
ena[0] => scan_chain_a_reg[3].ENA
ena[0] => scan_chain_a_reg[2].ENA
ena[0] => scan_chain_a_reg[1].ENA
ena[0] => scan_chain_a_reg[0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
scanouta[0] <= scan_chain_a_reg[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scan_chain_a_reg[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scan_chain_a_reg[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scan_chain_a_reg[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scan_chain_a_reg[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scan_chain_a_reg[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scan_chain_a_reg[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scan_chain_a_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3
aclr[0] => mac_mult11.ACLR
aclr[0] => mac_out12.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult11.CLK
clock[0] => mac_out12.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult11.DATAA
dataa[1] => mac_mult11.DATAA1
dataa[2] => mac_mult11.DATAA2
dataa[3] => mac_mult11.DATAA3
dataa[4] => mac_mult11.DATAA4
dataa[5] => mac_mult11.DATAA5
dataa[6] => mac_mult11.DATAA6
dataa[7] => mac_mult11.DATAA7
datab[0] => mac_mult11.DATAB
datab[1] => mac_mult11.DATAB1
datab[2] => mac_mult11.DATAB2
datab[3] => mac_mult11.DATAB3
datab[4] => mac_mult11.DATAB4
datab[5] => mac_mult11.DATAB5
datab[6] => mac_mult11.DATAB6
datab[7] => mac_mult11.DATAB7
ena[0] => mac_mult11.ENA
ena[0] => mac_out12.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1
aclr0 => aclr0.IN1
clock0 => clock0.IN1
dataa_0[0] => sub_wire2[0].IN1
dataa_0[1] => sub_wire2[1].IN1
dataa_0[2] => sub_wire2[2].IN1
dataa_0[3] => sub_wire2[3].IN1
dataa_0[4] => sub_wire2[4].IN1
dataa_0[5] => sub_wire2[5].IN1
dataa_0[6] => sub_wire2[6].IN1
dataa_0[7] => sub_wire2[7].IN1
datab_0[0] => sub_wire5[0].IN1
datab_0[1] => sub_wire5[1].IN1
datab_0[2] => sub_wire5[2].IN1
datab_0[3] => sub_wire5[3].IN1
datab_0[4] => sub_wire5[4].IN1
datab_0[5] => sub_wire5[5].IN1
datab_0[6] => sub_wire5[6].IN1
datab_0[7] => sub_wire5[7].IN1
datab_1[0] => sub_wire5[8].IN1
datab_1[1] => sub_wire5[9].IN1
datab_1[2] => sub_wire5[10].IN1
datab_1[3] => sub_wire5[11].IN1
datab_1[4] => sub_wire5[12].IN1
datab_1[5] => sub_wire5[13].IN1
datab_1[6] => sub_wire5[14].IN1
datab_1[7] => sub_wire5[15].IN1
datab_2[0] => sub_wire5[16].IN1
datab_2[1] => sub_wire5[17].IN1
datab_2[2] => sub_wire5[18].IN1
datab_2[3] => sub_wire5[19].IN1
datab_2[4] => sub_wire5[20].IN1
datab_2[5] => sub_wire5[21].IN1
datab_2[6] => sub_wire5[22].IN1
datab_2[7] => sub_wire5[23].IN1
result[0] <= altmult_add:ALTMULT_ADD_component.result
result[1] <= altmult_add:ALTMULT_ADD_component.result
result[2] <= altmult_add:ALTMULT_ADD_component.result
result[3] <= altmult_add:ALTMULT_ADD_component.result
result[4] <= altmult_add:ALTMULT_ADD_component.result
result[5] <= altmult_add:ALTMULT_ADD_component.result
result[6] <= altmult_add:ALTMULT_ADD_component.result
result[7] <= altmult_add:ALTMULT_ADD_component.result
result[8] <= altmult_add:ALTMULT_ADD_component.result
result[9] <= altmult_add:ALTMULT_ADD_component.result
result[10] <= altmult_add:ALTMULT_ADD_component.result
result[11] <= altmult_add:ALTMULT_ADD_component.result
result[12] <= altmult_add:ALTMULT_ADD_component.result
result[13] <= altmult_add:ALTMULT_ADD_component.result
result[14] <= altmult_add:ALTMULT_ADD_component.result
result[15] <= altmult_add:ALTMULT_ADD_component.result
result[16] <= altmult_add:ALTMULT_ADD_component.result
result[17] <= altmult_add:ALTMULT_ADD_component.result


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_si74:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_si74:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_si74:auto_generated.dataa[0]
dataa[1] => mult_add_si74:auto_generated.dataa[1]
dataa[2] => mult_add_si74:auto_generated.dataa[2]
dataa[3] => mult_add_si74:auto_generated.dataa[3]
dataa[4] => mult_add_si74:auto_generated.dataa[4]
dataa[5] => mult_add_si74:auto_generated.dataa[5]
dataa[6] => mult_add_si74:auto_generated.dataa[6]
dataa[7] => mult_add_si74:auto_generated.dataa[7]
dataa[8] => mult_add_si74:auto_generated.dataa[8]
dataa[9] => mult_add_si74:auto_generated.dataa[9]
dataa[10] => mult_add_si74:auto_generated.dataa[10]
dataa[11] => mult_add_si74:auto_generated.dataa[11]
dataa[12] => mult_add_si74:auto_generated.dataa[12]
dataa[13] => mult_add_si74:auto_generated.dataa[13]
dataa[14] => mult_add_si74:auto_generated.dataa[14]
dataa[15] => mult_add_si74:auto_generated.dataa[15]
dataa[16] => mult_add_si74:auto_generated.dataa[16]
dataa[17] => mult_add_si74:auto_generated.dataa[17]
dataa[18] => mult_add_si74:auto_generated.dataa[18]
dataa[19] => mult_add_si74:auto_generated.dataa[19]
dataa[20] => mult_add_si74:auto_generated.dataa[20]
dataa[21] => mult_add_si74:auto_generated.dataa[21]
dataa[22] => mult_add_si74:auto_generated.dataa[22]
dataa[23] => mult_add_si74:auto_generated.dataa[23]
datab[0] => mult_add_si74:auto_generated.datab[0]
datab[1] => mult_add_si74:auto_generated.datab[1]
datab[2] => mult_add_si74:auto_generated.datab[2]
datab[3] => mult_add_si74:auto_generated.datab[3]
datab[4] => mult_add_si74:auto_generated.datab[4]
datab[5] => mult_add_si74:auto_generated.datab[5]
datab[6] => mult_add_si74:auto_generated.datab[6]
datab[7] => mult_add_si74:auto_generated.datab[7]
datab[8] => mult_add_si74:auto_generated.datab[8]
datab[9] => mult_add_si74:auto_generated.datab[9]
datab[10] => mult_add_si74:auto_generated.datab[10]
datab[11] => mult_add_si74:auto_generated.datab[11]
datab[12] => mult_add_si74:auto_generated.datab[12]
datab[13] => mult_add_si74:auto_generated.datab[13]
datab[14] => mult_add_si74:auto_generated.datab[14]
datab[15] => mult_add_si74:auto_generated.datab[15]
datab[16] => mult_add_si74:auto_generated.datab[16]
datab[17] => mult_add_si74:auto_generated.datab[17]
datab[18] => mult_add_si74:auto_generated.datab[18]
datab[19] => mult_add_si74:auto_generated.datab[19]
datab[20] => mult_add_si74:auto_generated.datab[20]
datab[21] => mult_add_si74:auto_generated.datab[21]
datab[22] => mult_add_si74:auto_generated.datab[22]
datab[23] => mult_add_si74:auto_generated.datab[23]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_si74:auto_generated.result[0]
result[1] <= mult_add_si74:auto_generated.result[1]
result[2] <= mult_add_si74:auto_generated.result[2]
result[3] <= mult_add_si74:auto_generated.result[3]
result[4] <= mult_add_si74:auto_generated.result[4]
result[5] <= mult_add_si74:auto_generated.result[5]
result[6] <= mult_add_si74:auto_generated.result[6]
result[7] <= mult_add_si74:auto_generated.result[7]
result[8] <= mult_add_si74:auto_generated.result[8]
result[9] <= mult_add_si74:auto_generated.result[9]
result[10] <= mult_add_si74:auto_generated.result[10]
result[11] <= mult_add_si74:auto_generated.result[11]
result[12] <= mult_add_si74:auto_generated.result[12]
result[13] <= mult_add_si74:auto_generated.result[13]
result[14] <= mult_add_si74:auto_generated.result[14]
result[15] <= mult_add_si74:auto_generated.result[15]
result[16] <= mult_add_si74:auto_generated.result[16]
result[17] <= mult_add_si74:auto_generated.result[17]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourcea[2] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
sourceb[2] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~
datac[44] => ~NO_FANOUT~
datac[45] => ~NO_FANOUT~
datac[46] => ~NO_FANOUT~
datac[47] => ~NO_FANOUT~
datac[48] => ~NO_FANOUT~
datac[49] => ~NO_FANOUT~
datac[50] => ~NO_FANOUT~
datac[51] => ~NO_FANOUT~
datac[52] => ~NO_FANOUT~
datac[53] => ~NO_FANOUT~
datac[54] => ~NO_FANOUT~
datac[55] => ~NO_FANOUT~
datac[56] => ~NO_FANOUT~
datac[57] => ~NO_FANOUT~
datac[58] => ~NO_FANOUT~
datac[59] => ~NO_FANOUT~
datac[60] => ~NO_FANOUT~
datac[61] => ~NO_FANOUT~
datac[62] => ~NO_FANOUT~
datac[63] => ~NO_FANOUT~
datac[64] => ~NO_FANOUT~
datac[65] => ~NO_FANOUT~


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated
aclr0 => ded_mult_oaa1:ded_mult1.aclr[0]
aclr0 => ded_mult_oaa1:ded_mult2.aclr[0]
aclr0 => ded_mult_qe91:ded_mult3.aclr[0]
aclr0 => dffe8a[17].IN0
clock0 => ded_mult_oaa1:ded_mult1.clock[0]
clock0 => ded_mult_oaa1:ded_mult2.clock[0]
clock0 => ded_mult_qe91:ded_mult3.clock[0]
clock0 => dffe8a[17].CLK
clock0 => dffe8a[16].CLK
clock0 => dffe8a[15].CLK
clock0 => dffe8a[14].CLK
clock0 => dffe8a[13].CLK
clock0 => dffe8a[12].CLK
clock0 => dffe8a[11].CLK
clock0 => dffe8a[10].CLK
clock0 => dffe8a[9].CLK
clock0 => dffe8a[8].CLK
clock0 => dffe8a[7].CLK
clock0 => dffe8a[6].CLK
clock0 => dffe8a[5].CLK
clock0 => dffe8a[4].CLK
clock0 => dffe8a[3].CLK
clock0 => dffe8a[2].CLK
clock0 => dffe8a[1].CLK
clock0 => dffe8a[0].CLK
dataa[0] => ded_mult_oaa1:ded_mult1.dataa[0]
dataa[1] => ded_mult_oaa1:ded_mult1.dataa[1]
dataa[2] => ded_mult_oaa1:ded_mult1.dataa[2]
dataa[3] => ded_mult_oaa1:ded_mult1.dataa[3]
dataa[4] => ded_mult_oaa1:ded_mult1.dataa[4]
dataa[5] => ded_mult_oaa1:ded_mult1.dataa[5]
dataa[6] => ded_mult_oaa1:ded_mult1.dataa[6]
dataa[7] => ded_mult_oaa1:ded_mult1.dataa[7]
dataa[8] => ~NO_FANOUT~
dataa[9] => ~NO_FANOUT~
dataa[10] => ~NO_FANOUT~
dataa[11] => ~NO_FANOUT~
dataa[12] => ~NO_FANOUT~
dataa[13] => ~NO_FANOUT~
dataa[14] => ~NO_FANOUT~
dataa[15] => ~NO_FANOUT~
dataa[16] => ~NO_FANOUT~
dataa[17] => ~NO_FANOUT~
dataa[18] => ~NO_FANOUT~
dataa[19] => ~NO_FANOUT~
dataa[20] => ~NO_FANOUT~
dataa[21] => ~NO_FANOUT~
dataa[22] => ~NO_FANOUT~
dataa[23] => ~NO_FANOUT~
datab[0] => ded_mult_oaa1:ded_mult1.datab[0]
datab[1] => ded_mult_oaa1:ded_mult1.datab[1]
datab[2] => ded_mult_oaa1:ded_mult1.datab[2]
datab[3] => ded_mult_oaa1:ded_mult1.datab[3]
datab[4] => ded_mult_oaa1:ded_mult1.datab[4]
datab[5] => ded_mult_oaa1:ded_mult1.datab[5]
datab[6] => ded_mult_oaa1:ded_mult1.datab[6]
datab[7] => ded_mult_oaa1:ded_mult1.datab[7]
datab[8] => ded_mult_oaa1:ded_mult2.datab[0]
datab[9] => ded_mult_oaa1:ded_mult2.datab[1]
datab[10] => ded_mult_oaa1:ded_mult2.datab[2]
datab[11] => ded_mult_oaa1:ded_mult2.datab[3]
datab[12] => ded_mult_oaa1:ded_mult2.datab[4]
datab[13] => ded_mult_oaa1:ded_mult2.datab[5]
datab[14] => ded_mult_oaa1:ded_mult2.datab[6]
datab[15] => ded_mult_oaa1:ded_mult2.datab[7]
datab[16] => ded_mult_qe91:ded_mult3.datab[0]
datab[17] => ded_mult_qe91:ded_mult3.datab[1]
datab[18] => ded_mult_qe91:ded_mult3.datab[2]
datab[19] => ded_mult_qe91:ded_mult3.datab[3]
datab[20] => ded_mult_qe91:ded_mult3.datab[4]
datab[21] => ded_mult_qe91:ded_mult3.datab[5]
datab[22] => ded_mult_qe91:ded_mult3.datab[6]
datab[23] => ded_mult_qe91:ded_mult3.datab[7]
result[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe8a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe8a[17].DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1
aclr[0] => scan_chain_a_reg[7].IN0
aclr[0] => mac_mult9.ACLR
aclr[0] => mac_out10.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[0] => scan_chain_a_reg[7].CLK
clock[0] => scan_chain_a_reg[6].CLK
clock[0] => scan_chain_a_reg[5].CLK
clock[0] => scan_chain_a_reg[4].CLK
clock[0] => scan_chain_a_reg[3].CLK
clock[0] => scan_chain_a_reg[2].CLK
clock[0] => scan_chain_a_reg[1].CLK
clock[0] => scan_chain_a_reg[0].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => scan_chain_a_reg[0].DATAIN
dataa[0] => mac_mult9.DATAA
dataa[1] => scan_chain_a_reg[1].DATAIN
dataa[1] => mac_mult9.DATAA1
dataa[2] => scan_chain_a_reg[2].DATAIN
dataa[2] => mac_mult9.DATAA2
dataa[3] => scan_chain_a_reg[3].DATAIN
dataa[3] => mac_mult9.DATAA3
dataa[4] => scan_chain_a_reg[4].DATAIN
dataa[4] => mac_mult9.DATAA4
dataa[5] => scan_chain_a_reg[5].DATAIN
dataa[5] => mac_mult9.DATAA5
dataa[6] => scan_chain_a_reg[6].DATAIN
dataa[6] => mac_mult9.DATAA6
dataa[7] => scan_chain_a_reg[7].DATAIN
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[0] => scan_chain_a_reg[7].ENA
ena[0] => scan_chain_a_reg[6].ENA
ena[0] => scan_chain_a_reg[5].ENA
ena[0] => scan_chain_a_reg[4].ENA
ena[0] => scan_chain_a_reg[3].ENA
ena[0] => scan_chain_a_reg[2].ENA
ena[0] => scan_chain_a_reg[1].ENA
ena[0] => scan_chain_a_reg[0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
scanouta[0] <= scan_chain_a_reg[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scan_chain_a_reg[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scan_chain_a_reg[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scan_chain_a_reg[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scan_chain_a_reg[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scan_chain_a_reg[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scan_chain_a_reg[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scan_chain_a_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2
aclr[0] => scan_chain_a_reg[7].IN0
aclr[0] => mac_mult9.ACLR
aclr[0] => mac_out10.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[0] => scan_chain_a_reg[7].CLK
clock[0] => scan_chain_a_reg[6].CLK
clock[0] => scan_chain_a_reg[5].CLK
clock[0] => scan_chain_a_reg[4].CLK
clock[0] => scan_chain_a_reg[3].CLK
clock[0] => scan_chain_a_reg[2].CLK
clock[0] => scan_chain_a_reg[1].CLK
clock[0] => scan_chain_a_reg[0].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => scan_chain_a_reg[0].DATAIN
dataa[0] => mac_mult9.DATAA
dataa[1] => scan_chain_a_reg[1].DATAIN
dataa[1] => mac_mult9.DATAA1
dataa[2] => scan_chain_a_reg[2].DATAIN
dataa[2] => mac_mult9.DATAA2
dataa[3] => scan_chain_a_reg[3].DATAIN
dataa[3] => mac_mult9.DATAA3
dataa[4] => scan_chain_a_reg[4].DATAIN
dataa[4] => mac_mult9.DATAA4
dataa[5] => scan_chain_a_reg[5].DATAIN
dataa[5] => mac_mult9.DATAA5
dataa[6] => scan_chain_a_reg[6].DATAIN
dataa[6] => mac_mult9.DATAA6
dataa[7] => scan_chain_a_reg[7].DATAIN
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[0] => scan_chain_a_reg[7].ENA
ena[0] => scan_chain_a_reg[6].ENA
ena[0] => scan_chain_a_reg[5].ENA
ena[0] => scan_chain_a_reg[4].ENA
ena[0] => scan_chain_a_reg[3].ENA
ena[0] => scan_chain_a_reg[2].ENA
ena[0] => scan_chain_a_reg[1].ENA
ena[0] => scan_chain_a_reg[0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
scanouta[0] <= scan_chain_a_reg[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scan_chain_a_reg[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scan_chain_a_reg[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scan_chain_a_reg[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scan_chain_a_reg[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scan_chain_a_reg[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scan_chain_a_reg[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scan_chain_a_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3
aclr[0] => mac_mult11.ACLR
aclr[0] => mac_out12.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult11.CLK
clock[0] => mac_out12.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult11.DATAA
dataa[1] => mac_mult11.DATAA1
dataa[2] => mac_mult11.DATAA2
dataa[3] => mac_mult11.DATAA3
dataa[4] => mac_mult11.DATAA4
dataa[5] => mac_mult11.DATAA5
dataa[6] => mac_mult11.DATAA6
dataa[7] => mac_mult11.DATAA7
datab[0] => mac_mult11.DATAB
datab[1] => mac_mult11.DATAB1
datab[2] => mac_mult11.DATAB2
datab[3] => mac_mult11.DATAB3
datab[4] => mac_mult11.DATAB4
datab[5] => mac_mult11.DATAB5
datab[6] => mac_mult11.DATAB6
datab[7] => mac_mult11.DATAB7
ena[0] => mac_mult11.ENA
ena[0] => mac_out12.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2
aclr0 => aclr0.IN1
clock0 => clock0.IN1
dataa_0[0] => sub_wire2[0].IN1
dataa_0[1] => sub_wire2[1].IN1
dataa_0[2] => sub_wire2[2].IN1
dataa_0[3] => sub_wire2[3].IN1
dataa_0[4] => sub_wire2[4].IN1
dataa_0[5] => sub_wire2[5].IN1
dataa_0[6] => sub_wire2[6].IN1
dataa_0[7] => sub_wire2[7].IN1
datab_0[0] => sub_wire5[0].IN1
datab_0[1] => sub_wire5[1].IN1
datab_0[2] => sub_wire5[2].IN1
datab_0[3] => sub_wire5[3].IN1
datab_0[4] => sub_wire5[4].IN1
datab_0[5] => sub_wire5[5].IN1
datab_0[6] => sub_wire5[6].IN1
datab_0[7] => sub_wire5[7].IN1
datab_1[0] => sub_wire5[8].IN1
datab_1[1] => sub_wire5[9].IN1
datab_1[2] => sub_wire5[10].IN1
datab_1[3] => sub_wire5[11].IN1
datab_1[4] => sub_wire5[12].IN1
datab_1[5] => sub_wire5[13].IN1
datab_1[6] => sub_wire5[14].IN1
datab_1[7] => sub_wire5[15].IN1
datab_2[0] => sub_wire5[16].IN1
datab_2[1] => sub_wire5[17].IN1
datab_2[2] => sub_wire5[18].IN1
datab_2[3] => sub_wire5[19].IN1
datab_2[4] => sub_wire5[20].IN1
datab_2[5] => sub_wire5[21].IN1
datab_2[6] => sub_wire5[22].IN1
datab_2[7] => sub_wire5[23].IN1
result[0] <= altmult_add:ALTMULT_ADD_component.result
result[1] <= altmult_add:ALTMULT_ADD_component.result
result[2] <= altmult_add:ALTMULT_ADD_component.result
result[3] <= altmult_add:ALTMULT_ADD_component.result
result[4] <= altmult_add:ALTMULT_ADD_component.result
result[5] <= altmult_add:ALTMULT_ADD_component.result
result[6] <= altmult_add:ALTMULT_ADD_component.result
result[7] <= altmult_add:ALTMULT_ADD_component.result
result[8] <= altmult_add:ALTMULT_ADD_component.result
result[9] <= altmult_add:ALTMULT_ADD_component.result
result[10] <= altmult_add:ALTMULT_ADD_component.result
result[11] <= altmult_add:ALTMULT_ADD_component.result
result[12] <= altmult_add:ALTMULT_ADD_component.result
result[13] <= altmult_add:ALTMULT_ADD_component.result
result[14] <= altmult_add:ALTMULT_ADD_component.result
result[15] <= altmult_add:ALTMULT_ADD_component.result
result[16] <= altmult_add:ALTMULT_ADD_component.result
result[17] <= altmult_add:ALTMULT_ADD_component.result


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_si74:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_si74:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_si74:auto_generated.dataa[0]
dataa[1] => mult_add_si74:auto_generated.dataa[1]
dataa[2] => mult_add_si74:auto_generated.dataa[2]
dataa[3] => mult_add_si74:auto_generated.dataa[3]
dataa[4] => mult_add_si74:auto_generated.dataa[4]
dataa[5] => mult_add_si74:auto_generated.dataa[5]
dataa[6] => mult_add_si74:auto_generated.dataa[6]
dataa[7] => mult_add_si74:auto_generated.dataa[7]
dataa[8] => mult_add_si74:auto_generated.dataa[8]
dataa[9] => mult_add_si74:auto_generated.dataa[9]
dataa[10] => mult_add_si74:auto_generated.dataa[10]
dataa[11] => mult_add_si74:auto_generated.dataa[11]
dataa[12] => mult_add_si74:auto_generated.dataa[12]
dataa[13] => mult_add_si74:auto_generated.dataa[13]
dataa[14] => mult_add_si74:auto_generated.dataa[14]
dataa[15] => mult_add_si74:auto_generated.dataa[15]
dataa[16] => mult_add_si74:auto_generated.dataa[16]
dataa[17] => mult_add_si74:auto_generated.dataa[17]
dataa[18] => mult_add_si74:auto_generated.dataa[18]
dataa[19] => mult_add_si74:auto_generated.dataa[19]
dataa[20] => mult_add_si74:auto_generated.dataa[20]
dataa[21] => mult_add_si74:auto_generated.dataa[21]
dataa[22] => mult_add_si74:auto_generated.dataa[22]
dataa[23] => mult_add_si74:auto_generated.dataa[23]
datab[0] => mult_add_si74:auto_generated.datab[0]
datab[1] => mult_add_si74:auto_generated.datab[1]
datab[2] => mult_add_si74:auto_generated.datab[2]
datab[3] => mult_add_si74:auto_generated.datab[3]
datab[4] => mult_add_si74:auto_generated.datab[4]
datab[5] => mult_add_si74:auto_generated.datab[5]
datab[6] => mult_add_si74:auto_generated.datab[6]
datab[7] => mult_add_si74:auto_generated.datab[7]
datab[8] => mult_add_si74:auto_generated.datab[8]
datab[9] => mult_add_si74:auto_generated.datab[9]
datab[10] => mult_add_si74:auto_generated.datab[10]
datab[11] => mult_add_si74:auto_generated.datab[11]
datab[12] => mult_add_si74:auto_generated.datab[12]
datab[13] => mult_add_si74:auto_generated.datab[13]
datab[14] => mult_add_si74:auto_generated.datab[14]
datab[15] => mult_add_si74:auto_generated.datab[15]
datab[16] => mult_add_si74:auto_generated.datab[16]
datab[17] => mult_add_si74:auto_generated.datab[17]
datab[18] => mult_add_si74:auto_generated.datab[18]
datab[19] => mult_add_si74:auto_generated.datab[19]
datab[20] => mult_add_si74:auto_generated.datab[20]
datab[21] => mult_add_si74:auto_generated.datab[21]
datab[22] => mult_add_si74:auto_generated.datab[22]
datab[23] => mult_add_si74:auto_generated.datab[23]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_si74:auto_generated.result[0]
result[1] <= mult_add_si74:auto_generated.result[1]
result[2] <= mult_add_si74:auto_generated.result[2]
result[3] <= mult_add_si74:auto_generated.result[3]
result[4] <= mult_add_si74:auto_generated.result[4]
result[5] <= mult_add_si74:auto_generated.result[5]
result[6] <= mult_add_si74:auto_generated.result[6]
result[7] <= mult_add_si74:auto_generated.result[7]
result[8] <= mult_add_si74:auto_generated.result[8]
result[9] <= mult_add_si74:auto_generated.result[9]
result[10] <= mult_add_si74:auto_generated.result[10]
result[11] <= mult_add_si74:auto_generated.result[11]
result[12] <= mult_add_si74:auto_generated.result[12]
result[13] <= mult_add_si74:auto_generated.result[13]
result[14] <= mult_add_si74:auto_generated.result[14]
result[15] <= mult_add_si74:auto_generated.result[15]
result[16] <= mult_add_si74:auto_generated.result[16]
result[17] <= mult_add_si74:auto_generated.result[17]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourcea[2] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
sourceb[2] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~
datac[44] => ~NO_FANOUT~
datac[45] => ~NO_FANOUT~
datac[46] => ~NO_FANOUT~
datac[47] => ~NO_FANOUT~
datac[48] => ~NO_FANOUT~
datac[49] => ~NO_FANOUT~
datac[50] => ~NO_FANOUT~
datac[51] => ~NO_FANOUT~
datac[52] => ~NO_FANOUT~
datac[53] => ~NO_FANOUT~
datac[54] => ~NO_FANOUT~
datac[55] => ~NO_FANOUT~
datac[56] => ~NO_FANOUT~
datac[57] => ~NO_FANOUT~
datac[58] => ~NO_FANOUT~
datac[59] => ~NO_FANOUT~
datac[60] => ~NO_FANOUT~
datac[61] => ~NO_FANOUT~
datac[62] => ~NO_FANOUT~
datac[63] => ~NO_FANOUT~
datac[64] => ~NO_FANOUT~
datac[65] => ~NO_FANOUT~


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated
aclr0 => ded_mult_oaa1:ded_mult1.aclr[0]
aclr0 => ded_mult_oaa1:ded_mult2.aclr[0]
aclr0 => ded_mult_qe91:ded_mult3.aclr[0]
aclr0 => dffe8a[17].IN0
clock0 => ded_mult_oaa1:ded_mult1.clock[0]
clock0 => ded_mult_oaa1:ded_mult2.clock[0]
clock0 => ded_mult_qe91:ded_mult3.clock[0]
clock0 => dffe8a[17].CLK
clock0 => dffe8a[16].CLK
clock0 => dffe8a[15].CLK
clock0 => dffe8a[14].CLK
clock0 => dffe8a[13].CLK
clock0 => dffe8a[12].CLK
clock0 => dffe8a[11].CLK
clock0 => dffe8a[10].CLK
clock0 => dffe8a[9].CLK
clock0 => dffe8a[8].CLK
clock0 => dffe8a[7].CLK
clock0 => dffe8a[6].CLK
clock0 => dffe8a[5].CLK
clock0 => dffe8a[4].CLK
clock0 => dffe8a[3].CLK
clock0 => dffe8a[2].CLK
clock0 => dffe8a[1].CLK
clock0 => dffe8a[0].CLK
dataa[0] => ded_mult_oaa1:ded_mult1.dataa[0]
dataa[1] => ded_mult_oaa1:ded_mult1.dataa[1]
dataa[2] => ded_mult_oaa1:ded_mult1.dataa[2]
dataa[3] => ded_mult_oaa1:ded_mult1.dataa[3]
dataa[4] => ded_mult_oaa1:ded_mult1.dataa[4]
dataa[5] => ded_mult_oaa1:ded_mult1.dataa[5]
dataa[6] => ded_mult_oaa1:ded_mult1.dataa[6]
dataa[7] => ded_mult_oaa1:ded_mult1.dataa[7]
dataa[8] => ~NO_FANOUT~
dataa[9] => ~NO_FANOUT~
dataa[10] => ~NO_FANOUT~
dataa[11] => ~NO_FANOUT~
dataa[12] => ~NO_FANOUT~
dataa[13] => ~NO_FANOUT~
dataa[14] => ~NO_FANOUT~
dataa[15] => ~NO_FANOUT~
dataa[16] => ~NO_FANOUT~
dataa[17] => ~NO_FANOUT~
dataa[18] => ~NO_FANOUT~
dataa[19] => ~NO_FANOUT~
dataa[20] => ~NO_FANOUT~
dataa[21] => ~NO_FANOUT~
dataa[22] => ~NO_FANOUT~
dataa[23] => ~NO_FANOUT~
datab[0] => ded_mult_oaa1:ded_mult1.datab[0]
datab[1] => ded_mult_oaa1:ded_mult1.datab[1]
datab[2] => ded_mult_oaa1:ded_mult1.datab[2]
datab[3] => ded_mult_oaa1:ded_mult1.datab[3]
datab[4] => ded_mult_oaa1:ded_mult1.datab[4]
datab[5] => ded_mult_oaa1:ded_mult1.datab[5]
datab[6] => ded_mult_oaa1:ded_mult1.datab[6]
datab[7] => ded_mult_oaa1:ded_mult1.datab[7]
datab[8] => ded_mult_oaa1:ded_mult2.datab[0]
datab[9] => ded_mult_oaa1:ded_mult2.datab[1]
datab[10] => ded_mult_oaa1:ded_mult2.datab[2]
datab[11] => ded_mult_oaa1:ded_mult2.datab[3]
datab[12] => ded_mult_oaa1:ded_mult2.datab[4]
datab[13] => ded_mult_oaa1:ded_mult2.datab[5]
datab[14] => ded_mult_oaa1:ded_mult2.datab[6]
datab[15] => ded_mult_oaa1:ded_mult2.datab[7]
datab[16] => ded_mult_qe91:ded_mult3.datab[0]
datab[17] => ded_mult_qe91:ded_mult3.datab[1]
datab[18] => ded_mult_qe91:ded_mult3.datab[2]
datab[19] => ded_mult_qe91:ded_mult3.datab[3]
datab[20] => ded_mult_qe91:ded_mult3.datab[4]
datab[21] => ded_mult_qe91:ded_mult3.datab[5]
datab[22] => ded_mult_qe91:ded_mult3.datab[6]
datab[23] => ded_mult_qe91:ded_mult3.datab[7]
result[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe8a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe8a[17].DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1
aclr[0] => scan_chain_a_reg[7].IN0
aclr[0] => mac_mult9.ACLR
aclr[0] => mac_out10.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[0] => scan_chain_a_reg[7].CLK
clock[0] => scan_chain_a_reg[6].CLK
clock[0] => scan_chain_a_reg[5].CLK
clock[0] => scan_chain_a_reg[4].CLK
clock[0] => scan_chain_a_reg[3].CLK
clock[0] => scan_chain_a_reg[2].CLK
clock[0] => scan_chain_a_reg[1].CLK
clock[0] => scan_chain_a_reg[0].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => scan_chain_a_reg[0].DATAIN
dataa[0] => mac_mult9.DATAA
dataa[1] => scan_chain_a_reg[1].DATAIN
dataa[1] => mac_mult9.DATAA1
dataa[2] => scan_chain_a_reg[2].DATAIN
dataa[2] => mac_mult9.DATAA2
dataa[3] => scan_chain_a_reg[3].DATAIN
dataa[3] => mac_mult9.DATAA3
dataa[4] => scan_chain_a_reg[4].DATAIN
dataa[4] => mac_mult9.DATAA4
dataa[5] => scan_chain_a_reg[5].DATAIN
dataa[5] => mac_mult9.DATAA5
dataa[6] => scan_chain_a_reg[6].DATAIN
dataa[6] => mac_mult9.DATAA6
dataa[7] => scan_chain_a_reg[7].DATAIN
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[0] => scan_chain_a_reg[7].ENA
ena[0] => scan_chain_a_reg[6].ENA
ena[0] => scan_chain_a_reg[5].ENA
ena[0] => scan_chain_a_reg[4].ENA
ena[0] => scan_chain_a_reg[3].ENA
ena[0] => scan_chain_a_reg[2].ENA
ena[0] => scan_chain_a_reg[1].ENA
ena[0] => scan_chain_a_reg[0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
scanouta[0] <= scan_chain_a_reg[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scan_chain_a_reg[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scan_chain_a_reg[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scan_chain_a_reg[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scan_chain_a_reg[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scan_chain_a_reg[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scan_chain_a_reg[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scan_chain_a_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2
aclr[0] => scan_chain_a_reg[7].IN0
aclr[0] => mac_mult9.ACLR
aclr[0] => mac_out10.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[0] => scan_chain_a_reg[7].CLK
clock[0] => scan_chain_a_reg[6].CLK
clock[0] => scan_chain_a_reg[5].CLK
clock[0] => scan_chain_a_reg[4].CLK
clock[0] => scan_chain_a_reg[3].CLK
clock[0] => scan_chain_a_reg[2].CLK
clock[0] => scan_chain_a_reg[1].CLK
clock[0] => scan_chain_a_reg[0].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => scan_chain_a_reg[0].DATAIN
dataa[0] => mac_mult9.DATAA
dataa[1] => scan_chain_a_reg[1].DATAIN
dataa[1] => mac_mult9.DATAA1
dataa[2] => scan_chain_a_reg[2].DATAIN
dataa[2] => mac_mult9.DATAA2
dataa[3] => scan_chain_a_reg[3].DATAIN
dataa[3] => mac_mult9.DATAA3
dataa[4] => scan_chain_a_reg[4].DATAIN
dataa[4] => mac_mult9.DATAA4
dataa[5] => scan_chain_a_reg[5].DATAIN
dataa[5] => mac_mult9.DATAA5
dataa[6] => scan_chain_a_reg[6].DATAIN
dataa[6] => mac_mult9.DATAA6
dataa[7] => scan_chain_a_reg[7].DATAIN
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[0] => scan_chain_a_reg[7].ENA
ena[0] => scan_chain_a_reg[6].ENA
ena[0] => scan_chain_a_reg[5].ENA
ena[0] => scan_chain_a_reg[4].ENA
ena[0] => scan_chain_a_reg[3].ENA
ena[0] => scan_chain_a_reg[2].ENA
ena[0] => scan_chain_a_reg[1].ENA
ena[0] => scan_chain_a_reg[0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
scanouta[0] <= scan_chain_a_reg[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scan_chain_a_reg[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scan_chain_a_reg[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scan_chain_a_reg[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scan_chain_a_reg[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scan_chain_a_reg[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scan_chain_a_reg[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scan_chain_a_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3
aclr[0] => mac_mult11.ACLR
aclr[0] => mac_out12.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult11.CLK
clock[0] => mac_out12.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult11.DATAA
dataa[1] => mac_mult11.DATAA1
dataa[2] => mac_mult11.DATAA2
dataa[3] => mac_mult11.DATAA3
dataa[4] => mac_mult11.DATAA4
dataa[5] => mac_mult11.DATAA5
dataa[6] => mac_mult11.DATAA6
dataa[7] => mac_mult11.DATAA7
datab[0] => mac_mult11.DATAB
datab[1] => mac_mult11.DATAB1
datab[2] => mac_mult11.DATAB2
datab[3] => mac_mult11.DATAB3
datab[4] => mac_mult11.DATAB4
datab[5] => mac_mult11.DATAB5
datab[6] => mac_mult11.DATAB6
datab[7] => mac_mult11.DATAB7
ena[0] => mac_mult11.ENA
ena[0] => mac_out12.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0
aclr0 => aclr0.IN1
clock0 => clock0.IN1
dataa_0[0] => sub_wire2[0].IN1
dataa_0[1] => sub_wire2[1].IN1
dataa_0[2] => sub_wire2[2].IN1
dataa_0[3] => sub_wire2[3].IN1
dataa_0[4] => sub_wire2[4].IN1
dataa_0[5] => sub_wire2[5].IN1
dataa_0[6] => sub_wire2[6].IN1
dataa_0[7] => sub_wire2[7].IN1
datab_0[0] => sub_wire5[0].IN1
datab_0[1] => sub_wire5[1].IN1
datab_0[2] => sub_wire5[2].IN1
datab_0[3] => sub_wire5[3].IN1
datab_0[4] => sub_wire5[4].IN1
datab_0[5] => sub_wire5[5].IN1
datab_0[6] => sub_wire5[6].IN1
datab_0[7] => sub_wire5[7].IN1
datab_1[0] => sub_wire5[8].IN1
datab_1[1] => sub_wire5[9].IN1
datab_1[2] => sub_wire5[10].IN1
datab_1[3] => sub_wire5[11].IN1
datab_1[4] => sub_wire5[12].IN1
datab_1[5] => sub_wire5[13].IN1
datab_1[6] => sub_wire5[14].IN1
datab_1[7] => sub_wire5[15].IN1
datab_2[0] => sub_wire5[16].IN1
datab_2[1] => sub_wire5[17].IN1
datab_2[2] => sub_wire5[18].IN1
datab_2[3] => sub_wire5[19].IN1
datab_2[4] => sub_wire5[20].IN1
datab_2[5] => sub_wire5[21].IN1
datab_2[6] => sub_wire5[22].IN1
datab_2[7] => sub_wire5[23].IN1
result[0] <= altmult_add:ALTMULT_ADD_component.result
result[1] <= altmult_add:ALTMULT_ADD_component.result
result[2] <= altmult_add:ALTMULT_ADD_component.result
result[3] <= altmult_add:ALTMULT_ADD_component.result
result[4] <= altmult_add:ALTMULT_ADD_component.result
result[5] <= altmult_add:ALTMULT_ADD_component.result
result[6] <= altmult_add:ALTMULT_ADD_component.result
result[7] <= altmult_add:ALTMULT_ADD_component.result
result[8] <= altmult_add:ALTMULT_ADD_component.result
result[9] <= altmult_add:ALTMULT_ADD_component.result
result[10] <= altmult_add:ALTMULT_ADD_component.result
result[11] <= altmult_add:ALTMULT_ADD_component.result
result[12] <= altmult_add:ALTMULT_ADD_component.result
result[13] <= altmult_add:ALTMULT_ADD_component.result
result[14] <= altmult_add:ALTMULT_ADD_component.result
result[15] <= altmult_add:ALTMULT_ADD_component.result
result[16] <= altmult_add:ALTMULT_ADD_component.result
result[17] <= altmult_add:ALTMULT_ADD_component.result


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_si74:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_si74:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_si74:auto_generated.dataa[0]
dataa[1] => mult_add_si74:auto_generated.dataa[1]
dataa[2] => mult_add_si74:auto_generated.dataa[2]
dataa[3] => mult_add_si74:auto_generated.dataa[3]
dataa[4] => mult_add_si74:auto_generated.dataa[4]
dataa[5] => mult_add_si74:auto_generated.dataa[5]
dataa[6] => mult_add_si74:auto_generated.dataa[6]
dataa[7] => mult_add_si74:auto_generated.dataa[7]
dataa[8] => mult_add_si74:auto_generated.dataa[8]
dataa[9] => mult_add_si74:auto_generated.dataa[9]
dataa[10] => mult_add_si74:auto_generated.dataa[10]
dataa[11] => mult_add_si74:auto_generated.dataa[11]
dataa[12] => mult_add_si74:auto_generated.dataa[12]
dataa[13] => mult_add_si74:auto_generated.dataa[13]
dataa[14] => mult_add_si74:auto_generated.dataa[14]
dataa[15] => mult_add_si74:auto_generated.dataa[15]
dataa[16] => mult_add_si74:auto_generated.dataa[16]
dataa[17] => mult_add_si74:auto_generated.dataa[17]
dataa[18] => mult_add_si74:auto_generated.dataa[18]
dataa[19] => mult_add_si74:auto_generated.dataa[19]
dataa[20] => mult_add_si74:auto_generated.dataa[20]
dataa[21] => mult_add_si74:auto_generated.dataa[21]
dataa[22] => mult_add_si74:auto_generated.dataa[22]
dataa[23] => mult_add_si74:auto_generated.dataa[23]
datab[0] => mult_add_si74:auto_generated.datab[0]
datab[1] => mult_add_si74:auto_generated.datab[1]
datab[2] => mult_add_si74:auto_generated.datab[2]
datab[3] => mult_add_si74:auto_generated.datab[3]
datab[4] => mult_add_si74:auto_generated.datab[4]
datab[5] => mult_add_si74:auto_generated.datab[5]
datab[6] => mult_add_si74:auto_generated.datab[6]
datab[7] => mult_add_si74:auto_generated.datab[7]
datab[8] => mult_add_si74:auto_generated.datab[8]
datab[9] => mult_add_si74:auto_generated.datab[9]
datab[10] => mult_add_si74:auto_generated.datab[10]
datab[11] => mult_add_si74:auto_generated.datab[11]
datab[12] => mult_add_si74:auto_generated.datab[12]
datab[13] => mult_add_si74:auto_generated.datab[13]
datab[14] => mult_add_si74:auto_generated.datab[14]
datab[15] => mult_add_si74:auto_generated.datab[15]
datab[16] => mult_add_si74:auto_generated.datab[16]
datab[17] => mult_add_si74:auto_generated.datab[17]
datab[18] => mult_add_si74:auto_generated.datab[18]
datab[19] => mult_add_si74:auto_generated.datab[19]
datab[20] => mult_add_si74:auto_generated.datab[20]
datab[21] => mult_add_si74:auto_generated.datab[21]
datab[22] => mult_add_si74:auto_generated.datab[22]
datab[23] => mult_add_si74:auto_generated.datab[23]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_si74:auto_generated.result[0]
result[1] <= mult_add_si74:auto_generated.result[1]
result[2] <= mult_add_si74:auto_generated.result[2]
result[3] <= mult_add_si74:auto_generated.result[3]
result[4] <= mult_add_si74:auto_generated.result[4]
result[5] <= mult_add_si74:auto_generated.result[5]
result[6] <= mult_add_si74:auto_generated.result[6]
result[7] <= mult_add_si74:auto_generated.result[7]
result[8] <= mult_add_si74:auto_generated.result[8]
result[9] <= mult_add_si74:auto_generated.result[9]
result[10] <= mult_add_si74:auto_generated.result[10]
result[11] <= mult_add_si74:auto_generated.result[11]
result[12] <= mult_add_si74:auto_generated.result[12]
result[13] <= mult_add_si74:auto_generated.result[13]
result[14] <= mult_add_si74:auto_generated.result[14]
result[15] <= mult_add_si74:auto_generated.result[15]
result[16] <= mult_add_si74:auto_generated.result[16]
result[17] <= mult_add_si74:auto_generated.result[17]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourcea[2] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
sourceb[2] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~
datac[44] => ~NO_FANOUT~
datac[45] => ~NO_FANOUT~
datac[46] => ~NO_FANOUT~
datac[47] => ~NO_FANOUT~
datac[48] => ~NO_FANOUT~
datac[49] => ~NO_FANOUT~
datac[50] => ~NO_FANOUT~
datac[51] => ~NO_FANOUT~
datac[52] => ~NO_FANOUT~
datac[53] => ~NO_FANOUT~
datac[54] => ~NO_FANOUT~
datac[55] => ~NO_FANOUT~
datac[56] => ~NO_FANOUT~
datac[57] => ~NO_FANOUT~
datac[58] => ~NO_FANOUT~
datac[59] => ~NO_FANOUT~
datac[60] => ~NO_FANOUT~
datac[61] => ~NO_FANOUT~
datac[62] => ~NO_FANOUT~
datac[63] => ~NO_FANOUT~
datac[64] => ~NO_FANOUT~
datac[65] => ~NO_FANOUT~


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated
aclr0 => ded_mult_oaa1:ded_mult1.aclr[0]
aclr0 => ded_mult_oaa1:ded_mult2.aclr[0]
aclr0 => ded_mult_qe91:ded_mult3.aclr[0]
aclr0 => dffe8a[17].IN0
clock0 => ded_mult_oaa1:ded_mult1.clock[0]
clock0 => ded_mult_oaa1:ded_mult2.clock[0]
clock0 => ded_mult_qe91:ded_mult3.clock[0]
clock0 => dffe8a[17].CLK
clock0 => dffe8a[16].CLK
clock0 => dffe8a[15].CLK
clock0 => dffe8a[14].CLK
clock0 => dffe8a[13].CLK
clock0 => dffe8a[12].CLK
clock0 => dffe8a[11].CLK
clock0 => dffe8a[10].CLK
clock0 => dffe8a[9].CLK
clock0 => dffe8a[8].CLK
clock0 => dffe8a[7].CLK
clock0 => dffe8a[6].CLK
clock0 => dffe8a[5].CLK
clock0 => dffe8a[4].CLK
clock0 => dffe8a[3].CLK
clock0 => dffe8a[2].CLK
clock0 => dffe8a[1].CLK
clock0 => dffe8a[0].CLK
dataa[0] => ded_mult_oaa1:ded_mult1.dataa[0]
dataa[1] => ded_mult_oaa1:ded_mult1.dataa[1]
dataa[2] => ded_mult_oaa1:ded_mult1.dataa[2]
dataa[3] => ded_mult_oaa1:ded_mult1.dataa[3]
dataa[4] => ded_mult_oaa1:ded_mult1.dataa[4]
dataa[5] => ded_mult_oaa1:ded_mult1.dataa[5]
dataa[6] => ded_mult_oaa1:ded_mult1.dataa[6]
dataa[7] => ded_mult_oaa1:ded_mult1.dataa[7]
dataa[8] => ~NO_FANOUT~
dataa[9] => ~NO_FANOUT~
dataa[10] => ~NO_FANOUT~
dataa[11] => ~NO_FANOUT~
dataa[12] => ~NO_FANOUT~
dataa[13] => ~NO_FANOUT~
dataa[14] => ~NO_FANOUT~
dataa[15] => ~NO_FANOUT~
dataa[16] => ~NO_FANOUT~
dataa[17] => ~NO_FANOUT~
dataa[18] => ~NO_FANOUT~
dataa[19] => ~NO_FANOUT~
dataa[20] => ~NO_FANOUT~
dataa[21] => ~NO_FANOUT~
dataa[22] => ~NO_FANOUT~
dataa[23] => ~NO_FANOUT~
datab[0] => ded_mult_oaa1:ded_mult1.datab[0]
datab[1] => ded_mult_oaa1:ded_mult1.datab[1]
datab[2] => ded_mult_oaa1:ded_mult1.datab[2]
datab[3] => ded_mult_oaa1:ded_mult1.datab[3]
datab[4] => ded_mult_oaa1:ded_mult1.datab[4]
datab[5] => ded_mult_oaa1:ded_mult1.datab[5]
datab[6] => ded_mult_oaa1:ded_mult1.datab[6]
datab[7] => ded_mult_oaa1:ded_mult1.datab[7]
datab[8] => ded_mult_oaa1:ded_mult2.datab[0]
datab[9] => ded_mult_oaa1:ded_mult2.datab[1]
datab[10] => ded_mult_oaa1:ded_mult2.datab[2]
datab[11] => ded_mult_oaa1:ded_mult2.datab[3]
datab[12] => ded_mult_oaa1:ded_mult2.datab[4]
datab[13] => ded_mult_oaa1:ded_mult2.datab[5]
datab[14] => ded_mult_oaa1:ded_mult2.datab[6]
datab[15] => ded_mult_oaa1:ded_mult2.datab[7]
datab[16] => ded_mult_qe91:ded_mult3.datab[0]
datab[17] => ded_mult_qe91:ded_mult3.datab[1]
datab[18] => ded_mult_qe91:ded_mult3.datab[2]
datab[19] => ded_mult_qe91:ded_mult3.datab[3]
datab[20] => ded_mult_qe91:ded_mult3.datab[4]
datab[21] => ded_mult_qe91:ded_mult3.datab[5]
datab[22] => ded_mult_qe91:ded_mult3.datab[6]
datab[23] => ded_mult_qe91:ded_mult3.datab[7]
result[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe8a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe8a[17].DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1
aclr[0] => scan_chain_a_reg[7].IN0
aclr[0] => mac_mult9.ACLR
aclr[0] => mac_out10.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[0] => scan_chain_a_reg[7].CLK
clock[0] => scan_chain_a_reg[6].CLK
clock[0] => scan_chain_a_reg[5].CLK
clock[0] => scan_chain_a_reg[4].CLK
clock[0] => scan_chain_a_reg[3].CLK
clock[0] => scan_chain_a_reg[2].CLK
clock[0] => scan_chain_a_reg[1].CLK
clock[0] => scan_chain_a_reg[0].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => scan_chain_a_reg[0].DATAIN
dataa[0] => mac_mult9.DATAA
dataa[1] => scan_chain_a_reg[1].DATAIN
dataa[1] => mac_mult9.DATAA1
dataa[2] => scan_chain_a_reg[2].DATAIN
dataa[2] => mac_mult9.DATAA2
dataa[3] => scan_chain_a_reg[3].DATAIN
dataa[3] => mac_mult9.DATAA3
dataa[4] => scan_chain_a_reg[4].DATAIN
dataa[4] => mac_mult9.DATAA4
dataa[5] => scan_chain_a_reg[5].DATAIN
dataa[5] => mac_mult9.DATAA5
dataa[6] => scan_chain_a_reg[6].DATAIN
dataa[6] => mac_mult9.DATAA6
dataa[7] => scan_chain_a_reg[7].DATAIN
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[0] => scan_chain_a_reg[7].ENA
ena[0] => scan_chain_a_reg[6].ENA
ena[0] => scan_chain_a_reg[5].ENA
ena[0] => scan_chain_a_reg[4].ENA
ena[0] => scan_chain_a_reg[3].ENA
ena[0] => scan_chain_a_reg[2].ENA
ena[0] => scan_chain_a_reg[1].ENA
ena[0] => scan_chain_a_reg[0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
scanouta[0] <= scan_chain_a_reg[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scan_chain_a_reg[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scan_chain_a_reg[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scan_chain_a_reg[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scan_chain_a_reg[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scan_chain_a_reg[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scan_chain_a_reg[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scan_chain_a_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2
aclr[0] => scan_chain_a_reg[7].IN0
aclr[0] => mac_mult9.ACLR
aclr[0] => mac_out10.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[0] => scan_chain_a_reg[7].CLK
clock[0] => scan_chain_a_reg[6].CLK
clock[0] => scan_chain_a_reg[5].CLK
clock[0] => scan_chain_a_reg[4].CLK
clock[0] => scan_chain_a_reg[3].CLK
clock[0] => scan_chain_a_reg[2].CLK
clock[0] => scan_chain_a_reg[1].CLK
clock[0] => scan_chain_a_reg[0].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => scan_chain_a_reg[0].DATAIN
dataa[0] => mac_mult9.DATAA
dataa[1] => scan_chain_a_reg[1].DATAIN
dataa[1] => mac_mult9.DATAA1
dataa[2] => scan_chain_a_reg[2].DATAIN
dataa[2] => mac_mult9.DATAA2
dataa[3] => scan_chain_a_reg[3].DATAIN
dataa[3] => mac_mult9.DATAA3
dataa[4] => scan_chain_a_reg[4].DATAIN
dataa[4] => mac_mult9.DATAA4
dataa[5] => scan_chain_a_reg[5].DATAIN
dataa[5] => mac_mult9.DATAA5
dataa[6] => scan_chain_a_reg[6].DATAIN
dataa[6] => mac_mult9.DATAA6
dataa[7] => scan_chain_a_reg[7].DATAIN
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[0] => scan_chain_a_reg[7].ENA
ena[0] => scan_chain_a_reg[6].ENA
ena[0] => scan_chain_a_reg[5].ENA
ena[0] => scan_chain_a_reg[4].ENA
ena[0] => scan_chain_a_reg[3].ENA
ena[0] => scan_chain_a_reg[2].ENA
ena[0] => scan_chain_a_reg[1].ENA
ena[0] => scan_chain_a_reg[0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
scanouta[0] <= scan_chain_a_reg[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scan_chain_a_reg[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scan_chain_a_reg[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scan_chain_a_reg[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scan_chain_a_reg[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scan_chain_a_reg[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scan_chain_a_reg[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scan_chain_a_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3
aclr[0] => mac_mult11.ACLR
aclr[0] => mac_out12.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult11.CLK
clock[0] => mac_out12.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult11.DATAA
dataa[1] => mac_mult11.DATAA1
dataa[2] => mac_mult11.DATAA2
dataa[3] => mac_mult11.DATAA3
dataa[4] => mac_mult11.DATAA4
dataa[5] => mac_mult11.DATAA5
dataa[6] => mac_mult11.DATAA6
dataa[7] => mac_mult11.DATAA7
datab[0] => mac_mult11.DATAB
datab[1] => mac_mult11.DATAB1
datab[2] => mac_mult11.DATAB2
datab[3] => mac_mult11.DATAB3
datab[4] => mac_mult11.DATAB4
datab[5] => mac_mult11.DATAB5
datab[6] => mac_mult11.DATAB6
datab[7] => mac_mult11.DATAB7
ena[0] => mac_mult11.ENA
ena[0] => mac_out12.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1
aclr0 => aclr0.IN1
clock0 => clock0.IN1
dataa_0[0] => sub_wire2[0].IN1
dataa_0[1] => sub_wire2[1].IN1
dataa_0[2] => sub_wire2[2].IN1
dataa_0[3] => sub_wire2[3].IN1
dataa_0[4] => sub_wire2[4].IN1
dataa_0[5] => sub_wire2[5].IN1
dataa_0[6] => sub_wire2[6].IN1
dataa_0[7] => sub_wire2[7].IN1
datab_0[0] => sub_wire5[0].IN1
datab_0[1] => sub_wire5[1].IN1
datab_0[2] => sub_wire5[2].IN1
datab_0[3] => sub_wire5[3].IN1
datab_0[4] => sub_wire5[4].IN1
datab_0[5] => sub_wire5[5].IN1
datab_0[6] => sub_wire5[6].IN1
datab_0[7] => sub_wire5[7].IN1
datab_1[0] => sub_wire5[8].IN1
datab_1[1] => sub_wire5[9].IN1
datab_1[2] => sub_wire5[10].IN1
datab_1[3] => sub_wire5[11].IN1
datab_1[4] => sub_wire5[12].IN1
datab_1[5] => sub_wire5[13].IN1
datab_1[6] => sub_wire5[14].IN1
datab_1[7] => sub_wire5[15].IN1
datab_2[0] => sub_wire5[16].IN1
datab_2[1] => sub_wire5[17].IN1
datab_2[2] => sub_wire5[18].IN1
datab_2[3] => sub_wire5[19].IN1
datab_2[4] => sub_wire5[20].IN1
datab_2[5] => sub_wire5[21].IN1
datab_2[6] => sub_wire5[22].IN1
datab_2[7] => sub_wire5[23].IN1
result[0] <= altmult_add:ALTMULT_ADD_component.result
result[1] <= altmult_add:ALTMULT_ADD_component.result
result[2] <= altmult_add:ALTMULT_ADD_component.result
result[3] <= altmult_add:ALTMULT_ADD_component.result
result[4] <= altmult_add:ALTMULT_ADD_component.result
result[5] <= altmult_add:ALTMULT_ADD_component.result
result[6] <= altmult_add:ALTMULT_ADD_component.result
result[7] <= altmult_add:ALTMULT_ADD_component.result
result[8] <= altmult_add:ALTMULT_ADD_component.result
result[9] <= altmult_add:ALTMULT_ADD_component.result
result[10] <= altmult_add:ALTMULT_ADD_component.result
result[11] <= altmult_add:ALTMULT_ADD_component.result
result[12] <= altmult_add:ALTMULT_ADD_component.result
result[13] <= altmult_add:ALTMULT_ADD_component.result
result[14] <= altmult_add:ALTMULT_ADD_component.result
result[15] <= altmult_add:ALTMULT_ADD_component.result
result[16] <= altmult_add:ALTMULT_ADD_component.result
result[17] <= altmult_add:ALTMULT_ADD_component.result


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_si74:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_si74:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_si74:auto_generated.dataa[0]
dataa[1] => mult_add_si74:auto_generated.dataa[1]
dataa[2] => mult_add_si74:auto_generated.dataa[2]
dataa[3] => mult_add_si74:auto_generated.dataa[3]
dataa[4] => mult_add_si74:auto_generated.dataa[4]
dataa[5] => mult_add_si74:auto_generated.dataa[5]
dataa[6] => mult_add_si74:auto_generated.dataa[6]
dataa[7] => mult_add_si74:auto_generated.dataa[7]
dataa[8] => mult_add_si74:auto_generated.dataa[8]
dataa[9] => mult_add_si74:auto_generated.dataa[9]
dataa[10] => mult_add_si74:auto_generated.dataa[10]
dataa[11] => mult_add_si74:auto_generated.dataa[11]
dataa[12] => mult_add_si74:auto_generated.dataa[12]
dataa[13] => mult_add_si74:auto_generated.dataa[13]
dataa[14] => mult_add_si74:auto_generated.dataa[14]
dataa[15] => mult_add_si74:auto_generated.dataa[15]
dataa[16] => mult_add_si74:auto_generated.dataa[16]
dataa[17] => mult_add_si74:auto_generated.dataa[17]
dataa[18] => mult_add_si74:auto_generated.dataa[18]
dataa[19] => mult_add_si74:auto_generated.dataa[19]
dataa[20] => mult_add_si74:auto_generated.dataa[20]
dataa[21] => mult_add_si74:auto_generated.dataa[21]
dataa[22] => mult_add_si74:auto_generated.dataa[22]
dataa[23] => mult_add_si74:auto_generated.dataa[23]
datab[0] => mult_add_si74:auto_generated.datab[0]
datab[1] => mult_add_si74:auto_generated.datab[1]
datab[2] => mult_add_si74:auto_generated.datab[2]
datab[3] => mult_add_si74:auto_generated.datab[3]
datab[4] => mult_add_si74:auto_generated.datab[4]
datab[5] => mult_add_si74:auto_generated.datab[5]
datab[6] => mult_add_si74:auto_generated.datab[6]
datab[7] => mult_add_si74:auto_generated.datab[7]
datab[8] => mult_add_si74:auto_generated.datab[8]
datab[9] => mult_add_si74:auto_generated.datab[9]
datab[10] => mult_add_si74:auto_generated.datab[10]
datab[11] => mult_add_si74:auto_generated.datab[11]
datab[12] => mult_add_si74:auto_generated.datab[12]
datab[13] => mult_add_si74:auto_generated.datab[13]
datab[14] => mult_add_si74:auto_generated.datab[14]
datab[15] => mult_add_si74:auto_generated.datab[15]
datab[16] => mult_add_si74:auto_generated.datab[16]
datab[17] => mult_add_si74:auto_generated.datab[17]
datab[18] => mult_add_si74:auto_generated.datab[18]
datab[19] => mult_add_si74:auto_generated.datab[19]
datab[20] => mult_add_si74:auto_generated.datab[20]
datab[21] => mult_add_si74:auto_generated.datab[21]
datab[22] => mult_add_si74:auto_generated.datab[22]
datab[23] => mult_add_si74:auto_generated.datab[23]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_si74:auto_generated.result[0]
result[1] <= mult_add_si74:auto_generated.result[1]
result[2] <= mult_add_si74:auto_generated.result[2]
result[3] <= mult_add_si74:auto_generated.result[3]
result[4] <= mult_add_si74:auto_generated.result[4]
result[5] <= mult_add_si74:auto_generated.result[5]
result[6] <= mult_add_si74:auto_generated.result[6]
result[7] <= mult_add_si74:auto_generated.result[7]
result[8] <= mult_add_si74:auto_generated.result[8]
result[9] <= mult_add_si74:auto_generated.result[9]
result[10] <= mult_add_si74:auto_generated.result[10]
result[11] <= mult_add_si74:auto_generated.result[11]
result[12] <= mult_add_si74:auto_generated.result[12]
result[13] <= mult_add_si74:auto_generated.result[13]
result[14] <= mult_add_si74:auto_generated.result[14]
result[15] <= mult_add_si74:auto_generated.result[15]
result[16] <= mult_add_si74:auto_generated.result[16]
result[17] <= mult_add_si74:auto_generated.result[17]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourcea[2] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
sourceb[2] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~
datac[44] => ~NO_FANOUT~
datac[45] => ~NO_FANOUT~
datac[46] => ~NO_FANOUT~
datac[47] => ~NO_FANOUT~
datac[48] => ~NO_FANOUT~
datac[49] => ~NO_FANOUT~
datac[50] => ~NO_FANOUT~
datac[51] => ~NO_FANOUT~
datac[52] => ~NO_FANOUT~
datac[53] => ~NO_FANOUT~
datac[54] => ~NO_FANOUT~
datac[55] => ~NO_FANOUT~
datac[56] => ~NO_FANOUT~
datac[57] => ~NO_FANOUT~
datac[58] => ~NO_FANOUT~
datac[59] => ~NO_FANOUT~
datac[60] => ~NO_FANOUT~
datac[61] => ~NO_FANOUT~
datac[62] => ~NO_FANOUT~
datac[63] => ~NO_FANOUT~
datac[64] => ~NO_FANOUT~
datac[65] => ~NO_FANOUT~


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated
aclr0 => ded_mult_oaa1:ded_mult1.aclr[0]
aclr0 => ded_mult_oaa1:ded_mult2.aclr[0]
aclr0 => ded_mult_qe91:ded_mult3.aclr[0]
aclr0 => dffe8a[17].IN0
clock0 => ded_mult_oaa1:ded_mult1.clock[0]
clock0 => ded_mult_oaa1:ded_mult2.clock[0]
clock0 => ded_mult_qe91:ded_mult3.clock[0]
clock0 => dffe8a[17].CLK
clock0 => dffe8a[16].CLK
clock0 => dffe8a[15].CLK
clock0 => dffe8a[14].CLK
clock0 => dffe8a[13].CLK
clock0 => dffe8a[12].CLK
clock0 => dffe8a[11].CLK
clock0 => dffe8a[10].CLK
clock0 => dffe8a[9].CLK
clock0 => dffe8a[8].CLK
clock0 => dffe8a[7].CLK
clock0 => dffe8a[6].CLK
clock0 => dffe8a[5].CLK
clock0 => dffe8a[4].CLK
clock0 => dffe8a[3].CLK
clock0 => dffe8a[2].CLK
clock0 => dffe8a[1].CLK
clock0 => dffe8a[0].CLK
dataa[0] => ded_mult_oaa1:ded_mult1.dataa[0]
dataa[1] => ded_mult_oaa1:ded_mult1.dataa[1]
dataa[2] => ded_mult_oaa1:ded_mult1.dataa[2]
dataa[3] => ded_mult_oaa1:ded_mult1.dataa[3]
dataa[4] => ded_mult_oaa1:ded_mult1.dataa[4]
dataa[5] => ded_mult_oaa1:ded_mult1.dataa[5]
dataa[6] => ded_mult_oaa1:ded_mult1.dataa[6]
dataa[7] => ded_mult_oaa1:ded_mult1.dataa[7]
dataa[8] => ~NO_FANOUT~
dataa[9] => ~NO_FANOUT~
dataa[10] => ~NO_FANOUT~
dataa[11] => ~NO_FANOUT~
dataa[12] => ~NO_FANOUT~
dataa[13] => ~NO_FANOUT~
dataa[14] => ~NO_FANOUT~
dataa[15] => ~NO_FANOUT~
dataa[16] => ~NO_FANOUT~
dataa[17] => ~NO_FANOUT~
dataa[18] => ~NO_FANOUT~
dataa[19] => ~NO_FANOUT~
dataa[20] => ~NO_FANOUT~
dataa[21] => ~NO_FANOUT~
dataa[22] => ~NO_FANOUT~
dataa[23] => ~NO_FANOUT~
datab[0] => ded_mult_oaa1:ded_mult1.datab[0]
datab[1] => ded_mult_oaa1:ded_mult1.datab[1]
datab[2] => ded_mult_oaa1:ded_mult1.datab[2]
datab[3] => ded_mult_oaa1:ded_mult1.datab[3]
datab[4] => ded_mult_oaa1:ded_mult1.datab[4]
datab[5] => ded_mult_oaa1:ded_mult1.datab[5]
datab[6] => ded_mult_oaa1:ded_mult1.datab[6]
datab[7] => ded_mult_oaa1:ded_mult1.datab[7]
datab[8] => ded_mult_oaa1:ded_mult2.datab[0]
datab[9] => ded_mult_oaa1:ded_mult2.datab[1]
datab[10] => ded_mult_oaa1:ded_mult2.datab[2]
datab[11] => ded_mult_oaa1:ded_mult2.datab[3]
datab[12] => ded_mult_oaa1:ded_mult2.datab[4]
datab[13] => ded_mult_oaa1:ded_mult2.datab[5]
datab[14] => ded_mult_oaa1:ded_mult2.datab[6]
datab[15] => ded_mult_oaa1:ded_mult2.datab[7]
datab[16] => ded_mult_qe91:ded_mult3.datab[0]
datab[17] => ded_mult_qe91:ded_mult3.datab[1]
datab[18] => ded_mult_qe91:ded_mult3.datab[2]
datab[19] => ded_mult_qe91:ded_mult3.datab[3]
datab[20] => ded_mult_qe91:ded_mult3.datab[4]
datab[21] => ded_mult_qe91:ded_mult3.datab[5]
datab[22] => ded_mult_qe91:ded_mult3.datab[6]
datab[23] => ded_mult_qe91:ded_mult3.datab[7]
result[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe8a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe8a[17].DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1
aclr[0] => scan_chain_a_reg[7].IN0
aclr[0] => mac_mult9.ACLR
aclr[0] => mac_out10.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[0] => scan_chain_a_reg[7].CLK
clock[0] => scan_chain_a_reg[6].CLK
clock[0] => scan_chain_a_reg[5].CLK
clock[0] => scan_chain_a_reg[4].CLK
clock[0] => scan_chain_a_reg[3].CLK
clock[0] => scan_chain_a_reg[2].CLK
clock[0] => scan_chain_a_reg[1].CLK
clock[0] => scan_chain_a_reg[0].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => scan_chain_a_reg[0].DATAIN
dataa[0] => mac_mult9.DATAA
dataa[1] => scan_chain_a_reg[1].DATAIN
dataa[1] => mac_mult9.DATAA1
dataa[2] => scan_chain_a_reg[2].DATAIN
dataa[2] => mac_mult9.DATAA2
dataa[3] => scan_chain_a_reg[3].DATAIN
dataa[3] => mac_mult9.DATAA3
dataa[4] => scan_chain_a_reg[4].DATAIN
dataa[4] => mac_mult9.DATAA4
dataa[5] => scan_chain_a_reg[5].DATAIN
dataa[5] => mac_mult9.DATAA5
dataa[6] => scan_chain_a_reg[6].DATAIN
dataa[6] => mac_mult9.DATAA6
dataa[7] => scan_chain_a_reg[7].DATAIN
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[0] => scan_chain_a_reg[7].ENA
ena[0] => scan_chain_a_reg[6].ENA
ena[0] => scan_chain_a_reg[5].ENA
ena[0] => scan_chain_a_reg[4].ENA
ena[0] => scan_chain_a_reg[3].ENA
ena[0] => scan_chain_a_reg[2].ENA
ena[0] => scan_chain_a_reg[1].ENA
ena[0] => scan_chain_a_reg[0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
scanouta[0] <= scan_chain_a_reg[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scan_chain_a_reg[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scan_chain_a_reg[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scan_chain_a_reg[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scan_chain_a_reg[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scan_chain_a_reg[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scan_chain_a_reg[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scan_chain_a_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2
aclr[0] => scan_chain_a_reg[7].IN0
aclr[0] => mac_mult9.ACLR
aclr[0] => mac_out10.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[0] => scan_chain_a_reg[7].CLK
clock[0] => scan_chain_a_reg[6].CLK
clock[0] => scan_chain_a_reg[5].CLK
clock[0] => scan_chain_a_reg[4].CLK
clock[0] => scan_chain_a_reg[3].CLK
clock[0] => scan_chain_a_reg[2].CLK
clock[0] => scan_chain_a_reg[1].CLK
clock[0] => scan_chain_a_reg[0].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => scan_chain_a_reg[0].DATAIN
dataa[0] => mac_mult9.DATAA
dataa[1] => scan_chain_a_reg[1].DATAIN
dataa[1] => mac_mult9.DATAA1
dataa[2] => scan_chain_a_reg[2].DATAIN
dataa[2] => mac_mult9.DATAA2
dataa[3] => scan_chain_a_reg[3].DATAIN
dataa[3] => mac_mult9.DATAA3
dataa[4] => scan_chain_a_reg[4].DATAIN
dataa[4] => mac_mult9.DATAA4
dataa[5] => scan_chain_a_reg[5].DATAIN
dataa[5] => mac_mult9.DATAA5
dataa[6] => scan_chain_a_reg[6].DATAIN
dataa[6] => mac_mult9.DATAA6
dataa[7] => scan_chain_a_reg[7].DATAIN
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[0] => scan_chain_a_reg[7].ENA
ena[0] => scan_chain_a_reg[6].ENA
ena[0] => scan_chain_a_reg[5].ENA
ena[0] => scan_chain_a_reg[4].ENA
ena[0] => scan_chain_a_reg[3].ENA
ena[0] => scan_chain_a_reg[2].ENA
ena[0] => scan_chain_a_reg[1].ENA
ena[0] => scan_chain_a_reg[0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
scanouta[0] <= scan_chain_a_reg[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scan_chain_a_reg[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scan_chain_a_reg[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scan_chain_a_reg[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scan_chain_a_reg[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scan_chain_a_reg[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scan_chain_a_reg[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scan_chain_a_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3
aclr[0] => mac_mult11.ACLR
aclr[0] => mac_out12.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult11.CLK
clock[0] => mac_out12.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult11.DATAA
dataa[1] => mac_mult11.DATAA1
dataa[2] => mac_mult11.DATAA2
dataa[3] => mac_mult11.DATAA3
dataa[4] => mac_mult11.DATAA4
dataa[5] => mac_mult11.DATAA5
dataa[6] => mac_mult11.DATAA6
dataa[7] => mac_mult11.DATAA7
datab[0] => mac_mult11.DATAB
datab[1] => mac_mult11.DATAB1
datab[2] => mac_mult11.DATAB2
datab[3] => mac_mult11.DATAB3
datab[4] => mac_mult11.DATAB4
datab[5] => mac_mult11.DATAB5
datab[6] => mac_mult11.DATAB6
datab[7] => mac_mult11.DATAB7
ena[0] => mac_mult11.ENA
ena[0] => mac_out12.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2
aclr0 => aclr0.IN1
clock0 => clock0.IN1
dataa_0[0] => sub_wire2[0].IN1
dataa_0[1] => sub_wire2[1].IN1
dataa_0[2] => sub_wire2[2].IN1
dataa_0[3] => sub_wire2[3].IN1
dataa_0[4] => sub_wire2[4].IN1
dataa_0[5] => sub_wire2[5].IN1
dataa_0[6] => sub_wire2[6].IN1
dataa_0[7] => sub_wire2[7].IN1
datab_0[0] => sub_wire5[0].IN1
datab_0[1] => sub_wire5[1].IN1
datab_0[2] => sub_wire5[2].IN1
datab_0[3] => sub_wire5[3].IN1
datab_0[4] => sub_wire5[4].IN1
datab_0[5] => sub_wire5[5].IN1
datab_0[6] => sub_wire5[6].IN1
datab_0[7] => sub_wire5[7].IN1
datab_1[0] => sub_wire5[8].IN1
datab_1[1] => sub_wire5[9].IN1
datab_1[2] => sub_wire5[10].IN1
datab_1[3] => sub_wire5[11].IN1
datab_1[4] => sub_wire5[12].IN1
datab_1[5] => sub_wire5[13].IN1
datab_1[6] => sub_wire5[14].IN1
datab_1[7] => sub_wire5[15].IN1
datab_2[0] => sub_wire5[16].IN1
datab_2[1] => sub_wire5[17].IN1
datab_2[2] => sub_wire5[18].IN1
datab_2[3] => sub_wire5[19].IN1
datab_2[4] => sub_wire5[20].IN1
datab_2[5] => sub_wire5[21].IN1
datab_2[6] => sub_wire5[22].IN1
datab_2[7] => sub_wire5[23].IN1
result[0] <= altmult_add:ALTMULT_ADD_component.result
result[1] <= altmult_add:ALTMULT_ADD_component.result
result[2] <= altmult_add:ALTMULT_ADD_component.result
result[3] <= altmult_add:ALTMULT_ADD_component.result
result[4] <= altmult_add:ALTMULT_ADD_component.result
result[5] <= altmult_add:ALTMULT_ADD_component.result
result[6] <= altmult_add:ALTMULT_ADD_component.result
result[7] <= altmult_add:ALTMULT_ADD_component.result
result[8] <= altmult_add:ALTMULT_ADD_component.result
result[9] <= altmult_add:ALTMULT_ADD_component.result
result[10] <= altmult_add:ALTMULT_ADD_component.result
result[11] <= altmult_add:ALTMULT_ADD_component.result
result[12] <= altmult_add:ALTMULT_ADD_component.result
result[13] <= altmult_add:ALTMULT_ADD_component.result
result[14] <= altmult_add:ALTMULT_ADD_component.result
result[15] <= altmult_add:ALTMULT_ADD_component.result
result[16] <= altmult_add:ALTMULT_ADD_component.result
result[17] <= altmult_add:ALTMULT_ADD_component.result


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_si74:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_si74:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_si74:auto_generated.dataa[0]
dataa[1] => mult_add_si74:auto_generated.dataa[1]
dataa[2] => mult_add_si74:auto_generated.dataa[2]
dataa[3] => mult_add_si74:auto_generated.dataa[3]
dataa[4] => mult_add_si74:auto_generated.dataa[4]
dataa[5] => mult_add_si74:auto_generated.dataa[5]
dataa[6] => mult_add_si74:auto_generated.dataa[6]
dataa[7] => mult_add_si74:auto_generated.dataa[7]
dataa[8] => mult_add_si74:auto_generated.dataa[8]
dataa[9] => mult_add_si74:auto_generated.dataa[9]
dataa[10] => mult_add_si74:auto_generated.dataa[10]
dataa[11] => mult_add_si74:auto_generated.dataa[11]
dataa[12] => mult_add_si74:auto_generated.dataa[12]
dataa[13] => mult_add_si74:auto_generated.dataa[13]
dataa[14] => mult_add_si74:auto_generated.dataa[14]
dataa[15] => mult_add_si74:auto_generated.dataa[15]
dataa[16] => mult_add_si74:auto_generated.dataa[16]
dataa[17] => mult_add_si74:auto_generated.dataa[17]
dataa[18] => mult_add_si74:auto_generated.dataa[18]
dataa[19] => mult_add_si74:auto_generated.dataa[19]
dataa[20] => mult_add_si74:auto_generated.dataa[20]
dataa[21] => mult_add_si74:auto_generated.dataa[21]
dataa[22] => mult_add_si74:auto_generated.dataa[22]
dataa[23] => mult_add_si74:auto_generated.dataa[23]
datab[0] => mult_add_si74:auto_generated.datab[0]
datab[1] => mult_add_si74:auto_generated.datab[1]
datab[2] => mult_add_si74:auto_generated.datab[2]
datab[3] => mult_add_si74:auto_generated.datab[3]
datab[4] => mult_add_si74:auto_generated.datab[4]
datab[5] => mult_add_si74:auto_generated.datab[5]
datab[6] => mult_add_si74:auto_generated.datab[6]
datab[7] => mult_add_si74:auto_generated.datab[7]
datab[8] => mult_add_si74:auto_generated.datab[8]
datab[9] => mult_add_si74:auto_generated.datab[9]
datab[10] => mult_add_si74:auto_generated.datab[10]
datab[11] => mult_add_si74:auto_generated.datab[11]
datab[12] => mult_add_si74:auto_generated.datab[12]
datab[13] => mult_add_si74:auto_generated.datab[13]
datab[14] => mult_add_si74:auto_generated.datab[14]
datab[15] => mult_add_si74:auto_generated.datab[15]
datab[16] => mult_add_si74:auto_generated.datab[16]
datab[17] => mult_add_si74:auto_generated.datab[17]
datab[18] => mult_add_si74:auto_generated.datab[18]
datab[19] => mult_add_si74:auto_generated.datab[19]
datab[20] => mult_add_si74:auto_generated.datab[20]
datab[21] => mult_add_si74:auto_generated.datab[21]
datab[22] => mult_add_si74:auto_generated.datab[22]
datab[23] => mult_add_si74:auto_generated.datab[23]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_si74:auto_generated.result[0]
result[1] <= mult_add_si74:auto_generated.result[1]
result[2] <= mult_add_si74:auto_generated.result[2]
result[3] <= mult_add_si74:auto_generated.result[3]
result[4] <= mult_add_si74:auto_generated.result[4]
result[5] <= mult_add_si74:auto_generated.result[5]
result[6] <= mult_add_si74:auto_generated.result[6]
result[7] <= mult_add_si74:auto_generated.result[7]
result[8] <= mult_add_si74:auto_generated.result[8]
result[9] <= mult_add_si74:auto_generated.result[9]
result[10] <= mult_add_si74:auto_generated.result[10]
result[11] <= mult_add_si74:auto_generated.result[11]
result[12] <= mult_add_si74:auto_generated.result[12]
result[13] <= mult_add_si74:auto_generated.result[13]
result[14] <= mult_add_si74:auto_generated.result[14]
result[15] <= mult_add_si74:auto_generated.result[15]
result[16] <= mult_add_si74:auto_generated.result[16]
result[17] <= mult_add_si74:auto_generated.result[17]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourcea[2] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
sourceb[2] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~
datac[44] => ~NO_FANOUT~
datac[45] => ~NO_FANOUT~
datac[46] => ~NO_FANOUT~
datac[47] => ~NO_FANOUT~
datac[48] => ~NO_FANOUT~
datac[49] => ~NO_FANOUT~
datac[50] => ~NO_FANOUT~
datac[51] => ~NO_FANOUT~
datac[52] => ~NO_FANOUT~
datac[53] => ~NO_FANOUT~
datac[54] => ~NO_FANOUT~
datac[55] => ~NO_FANOUT~
datac[56] => ~NO_FANOUT~
datac[57] => ~NO_FANOUT~
datac[58] => ~NO_FANOUT~
datac[59] => ~NO_FANOUT~
datac[60] => ~NO_FANOUT~
datac[61] => ~NO_FANOUT~
datac[62] => ~NO_FANOUT~
datac[63] => ~NO_FANOUT~
datac[64] => ~NO_FANOUT~
datac[65] => ~NO_FANOUT~


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated
aclr0 => ded_mult_oaa1:ded_mult1.aclr[0]
aclr0 => ded_mult_oaa1:ded_mult2.aclr[0]
aclr0 => ded_mult_qe91:ded_mult3.aclr[0]
aclr0 => dffe8a[17].IN0
clock0 => ded_mult_oaa1:ded_mult1.clock[0]
clock0 => ded_mult_oaa1:ded_mult2.clock[0]
clock0 => ded_mult_qe91:ded_mult3.clock[0]
clock0 => dffe8a[17].CLK
clock0 => dffe8a[16].CLK
clock0 => dffe8a[15].CLK
clock0 => dffe8a[14].CLK
clock0 => dffe8a[13].CLK
clock0 => dffe8a[12].CLK
clock0 => dffe8a[11].CLK
clock0 => dffe8a[10].CLK
clock0 => dffe8a[9].CLK
clock0 => dffe8a[8].CLK
clock0 => dffe8a[7].CLK
clock0 => dffe8a[6].CLK
clock0 => dffe8a[5].CLK
clock0 => dffe8a[4].CLK
clock0 => dffe8a[3].CLK
clock0 => dffe8a[2].CLK
clock0 => dffe8a[1].CLK
clock0 => dffe8a[0].CLK
dataa[0] => ded_mult_oaa1:ded_mult1.dataa[0]
dataa[1] => ded_mult_oaa1:ded_mult1.dataa[1]
dataa[2] => ded_mult_oaa1:ded_mult1.dataa[2]
dataa[3] => ded_mult_oaa1:ded_mult1.dataa[3]
dataa[4] => ded_mult_oaa1:ded_mult1.dataa[4]
dataa[5] => ded_mult_oaa1:ded_mult1.dataa[5]
dataa[6] => ded_mult_oaa1:ded_mult1.dataa[6]
dataa[7] => ded_mult_oaa1:ded_mult1.dataa[7]
dataa[8] => ~NO_FANOUT~
dataa[9] => ~NO_FANOUT~
dataa[10] => ~NO_FANOUT~
dataa[11] => ~NO_FANOUT~
dataa[12] => ~NO_FANOUT~
dataa[13] => ~NO_FANOUT~
dataa[14] => ~NO_FANOUT~
dataa[15] => ~NO_FANOUT~
dataa[16] => ~NO_FANOUT~
dataa[17] => ~NO_FANOUT~
dataa[18] => ~NO_FANOUT~
dataa[19] => ~NO_FANOUT~
dataa[20] => ~NO_FANOUT~
dataa[21] => ~NO_FANOUT~
dataa[22] => ~NO_FANOUT~
dataa[23] => ~NO_FANOUT~
datab[0] => ded_mult_oaa1:ded_mult1.datab[0]
datab[1] => ded_mult_oaa1:ded_mult1.datab[1]
datab[2] => ded_mult_oaa1:ded_mult1.datab[2]
datab[3] => ded_mult_oaa1:ded_mult1.datab[3]
datab[4] => ded_mult_oaa1:ded_mult1.datab[4]
datab[5] => ded_mult_oaa1:ded_mult1.datab[5]
datab[6] => ded_mult_oaa1:ded_mult1.datab[6]
datab[7] => ded_mult_oaa1:ded_mult1.datab[7]
datab[8] => ded_mult_oaa1:ded_mult2.datab[0]
datab[9] => ded_mult_oaa1:ded_mult2.datab[1]
datab[10] => ded_mult_oaa1:ded_mult2.datab[2]
datab[11] => ded_mult_oaa1:ded_mult2.datab[3]
datab[12] => ded_mult_oaa1:ded_mult2.datab[4]
datab[13] => ded_mult_oaa1:ded_mult2.datab[5]
datab[14] => ded_mult_oaa1:ded_mult2.datab[6]
datab[15] => ded_mult_oaa1:ded_mult2.datab[7]
datab[16] => ded_mult_qe91:ded_mult3.datab[0]
datab[17] => ded_mult_qe91:ded_mult3.datab[1]
datab[18] => ded_mult_qe91:ded_mult3.datab[2]
datab[19] => ded_mult_qe91:ded_mult3.datab[3]
datab[20] => ded_mult_qe91:ded_mult3.datab[4]
datab[21] => ded_mult_qe91:ded_mult3.datab[5]
datab[22] => ded_mult_qe91:ded_mult3.datab[6]
datab[23] => ded_mult_qe91:ded_mult3.datab[7]
result[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe8a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe8a[17].DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1
aclr[0] => scan_chain_a_reg[7].IN0
aclr[0] => mac_mult9.ACLR
aclr[0] => mac_out10.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[0] => scan_chain_a_reg[7].CLK
clock[0] => scan_chain_a_reg[6].CLK
clock[0] => scan_chain_a_reg[5].CLK
clock[0] => scan_chain_a_reg[4].CLK
clock[0] => scan_chain_a_reg[3].CLK
clock[0] => scan_chain_a_reg[2].CLK
clock[0] => scan_chain_a_reg[1].CLK
clock[0] => scan_chain_a_reg[0].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => scan_chain_a_reg[0].DATAIN
dataa[0] => mac_mult9.DATAA
dataa[1] => scan_chain_a_reg[1].DATAIN
dataa[1] => mac_mult9.DATAA1
dataa[2] => scan_chain_a_reg[2].DATAIN
dataa[2] => mac_mult9.DATAA2
dataa[3] => scan_chain_a_reg[3].DATAIN
dataa[3] => mac_mult9.DATAA3
dataa[4] => scan_chain_a_reg[4].DATAIN
dataa[4] => mac_mult9.DATAA4
dataa[5] => scan_chain_a_reg[5].DATAIN
dataa[5] => mac_mult9.DATAA5
dataa[6] => scan_chain_a_reg[6].DATAIN
dataa[6] => mac_mult9.DATAA6
dataa[7] => scan_chain_a_reg[7].DATAIN
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[0] => scan_chain_a_reg[7].ENA
ena[0] => scan_chain_a_reg[6].ENA
ena[0] => scan_chain_a_reg[5].ENA
ena[0] => scan_chain_a_reg[4].ENA
ena[0] => scan_chain_a_reg[3].ENA
ena[0] => scan_chain_a_reg[2].ENA
ena[0] => scan_chain_a_reg[1].ENA
ena[0] => scan_chain_a_reg[0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
scanouta[0] <= scan_chain_a_reg[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scan_chain_a_reg[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scan_chain_a_reg[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scan_chain_a_reg[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scan_chain_a_reg[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scan_chain_a_reg[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scan_chain_a_reg[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scan_chain_a_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2
aclr[0] => scan_chain_a_reg[7].IN0
aclr[0] => mac_mult9.ACLR
aclr[0] => mac_out10.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[0] => scan_chain_a_reg[7].CLK
clock[0] => scan_chain_a_reg[6].CLK
clock[0] => scan_chain_a_reg[5].CLK
clock[0] => scan_chain_a_reg[4].CLK
clock[0] => scan_chain_a_reg[3].CLK
clock[0] => scan_chain_a_reg[2].CLK
clock[0] => scan_chain_a_reg[1].CLK
clock[0] => scan_chain_a_reg[0].CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => scan_chain_a_reg[0].DATAIN
dataa[0] => mac_mult9.DATAA
dataa[1] => scan_chain_a_reg[1].DATAIN
dataa[1] => mac_mult9.DATAA1
dataa[2] => scan_chain_a_reg[2].DATAIN
dataa[2] => mac_mult9.DATAA2
dataa[3] => scan_chain_a_reg[3].DATAIN
dataa[3] => mac_mult9.DATAA3
dataa[4] => scan_chain_a_reg[4].DATAIN
dataa[4] => mac_mult9.DATAA4
dataa[5] => scan_chain_a_reg[5].DATAIN
dataa[5] => mac_mult9.DATAA5
dataa[6] => scan_chain_a_reg[6].DATAIN
dataa[6] => mac_mult9.DATAA6
dataa[7] => scan_chain_a_reg[7].DATAIN
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[0] => scan_chain_a_reg[7].ENA
ena[0] => scan_chain_a_reg[6].ENA
ena[0] => scan_chain_a_reg[5].ENA
ena[0] => scan_chain_a_reg[4].ENA
ena[0] => scan_chain_a_reg[3].ENA
ena[0] => scan_chain_a_reg[2].ENA
ena[0] => scan_chain_a_reg[1].ENA
ena[0] => scan_chain_a_reg[0].ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
scanouta[0] <= scan_chain_a_reg[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scan_chain_a_reg[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scan_chain_a_reg[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scan_chain_a_reg[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scan_chain_a_reg[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scan_chain_a_reg[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scan_chain_a_reg[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scan_chain_a_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3
aclr[0] => mac_mult11.ACLR
aclr[0] => mac_out12.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult11.CLK
clock[0] => mac_out12.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult11.DATAA
dataa[1] => mac_mult11.DATAA1
dataa[2] => mac_mult11.DATAA2
dataa[3] => mac_mult11.DATAA3
dataa[4] => mac_mult11.DATAA4
dataa[5] => mac_mult11.DATAA5
dataa[6] => mac_mult11.DATAA6
dataa[7] => mac_mult11.DATAA7
datab[0] => mac_mult11.DATAB
datab[1] => mac_mult11.DATAB1
datab[2] => mac_mult11.DATAB2
datab[3] => mac_mult11.DATAB3
datab[4] => mac_mult11.DATAB4
datab[5] => mac_mult11.DATAB5
datab[6] => mac_mult11.DATAB6
datab[7] => mac_mult11.DATAB7
ena[0] => mac_mult11.ENA
ena[0] => mac_out12.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0
clock => clock.IN1
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data0x[4] => sub_wire2[4].IN1
data0x[5] => sub_wire2[5].IN1
data0x[6] => sub_wire2[6].IN1
data0x[7] => sub_wire2[7].IN1
data0x[8] => sub_wire2[8].IN1
data0x[9] => sub_wire2[9].IN1
data0x[10] => sub_wire2[10].IN1
data0x[11] => sub_wire2[11].IN1
data0x[12] => sub_wire2[12].IN1
data0x[13] => sub_wire2[13].IN1
data0x[14] => sub_wire2[14].IN1
data0x[15] => sub_wire2[15].IN1
data0x[16] => sub_wire2[16].IN1
data0x[17] => sub_wire2[17].IN1
data1x[0] => sub_wire2[18].IN1
data1x[1] => sub_wire2[19].IN1
data1x[2] => sub_wire2[20].IN1
data1x[3] => sub_wire2[21].IN1
data1x[4] => sub_wire2[22].IN1
data1x[5] => sub_wire2[23].IN1
data1x[6] => sub_wire2[24].IN1
data1x[7] => sub_wire2[25].IN1
data1x[8] => sub_wire2[26].IN1
data1x[9] => sub_wire2[27].IN1
data1x[10] => sub_wire2[28].IN1
data1x[11] => sub_wire2[29].IN1
data1x[12] => sub_wire2[30].IN1
data1x[13] => sub_wire2[31].IN1
data1x[14] => sub_wire2[32].IN1
data1x[15] => sub_wire2[33].IN1
data1x[16] => sub_wire2[34].IN1
data1x[17] => sub_wire2[35].IN1
data2x[0] => sub_wire2[36].IN1
data2x[1] => sub_wire2[37].IN1
data2x[2] => sub_wire2[38].IN1
data2x[3] => sub_wire2[39].IN1
data2x[4] => sub_wire2[40].IN1
data2x[5] => sub_wire2[41].IN1
data2x[6] => sub_wire2[42].IN1
data2x[7] => sub_wire2[43].IN1
data2x[8] => sub_wire2[44].IN1
data2x[9] => sub_wire2[45].IN1
data2x[10] => sub_wire2[46].IN1
data2x[11] => sub_wire2[47].IN1
data2x[12] => sub_wire2[48].IN1
data2x[13] => sub_wire2[49].IN1
data2x[14] => sub_wire2[50].IN1
data2x[15] => sub_wire2[51].IN1
data2x[16] => sub_wire2[52].IN1
data2x[17] => sub_wire2[53].IN1
result[0] <= parallel_add:parallel_add_component.result
result[1] <= parallel_add:parallel_add_component.result
result[2] <= parallel_add:parallel_add_component.result
result[3] <= parallel_add:parallel_add_component.result
result[4] <= parallel_add:parallel_add_component.result
result[5] <= parallel_add:parallel_add_component.result
result[6] <= parallel_add:parallel_add_component.result
result[7] <= parallel_add:parallel_add_component.result
result[8] <= parallel_add:parallel_add_component.result
result[9] <= parallel_add:parallel_add_component.result
result[10] <= parallel_add:parallel_add_component.result
result[11] <= parallel_add:parallel_add_component.result
result[12] <= parallel_add:parallel_add_component.result
result[13] <= parallel_add:parallel_add_component.result
result[14] <= parallel_add:parallel_add_component.result
result[15] <= parallel_add:parallel_add_component.result
result[16] <= parallel_add:parallel_add_component.result
result[17] <= parallel_add:parallel_add_component.result
result[18] <= parallel_add:parallel_add_component.result
result[19] <= parallel_add:parallel_add_component.result


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component
data[0][0] => par_add_o9f:auto_generated.data[0]
data[0][1] => par_add_o9f:auto_generated.data[1]
data[0][2] => par_add_o9f:auto_generated.data[2]
data[0][3] => par_add_o9f:auto_generated.data[3]
data[0][4] => par_add_o9f:auto_generated.data[4]
data[0][5] => par_add_o9f:auto_generated.data[5]
data[0][6] => par_add_o9f:auto_generated.data[6]
data[0][7] => par_add_o9f:auto_generated.data[7]
data[0][8] => par_add_o9f:auto_generated.data[8]
data[0][9] => par_add_o9f:auto_generated.data[9]
data[0][10] => par_add_o9f:auto_generated.data[10]
data[0][11] => par_add_o9f:auto_generated.data[11]
data[0][12] => par_add_o9f:auto_generated.data[12]
data[0][13] => par_add_o9f:auto_generated.data[13]
data[0][14] => par_add_o9f:auto_generated.data[14]
data[0][15] => par_add_o9f:auto_generated.data[15]
data[0][16] => par_add_o9f:auto_generated.data[16]
data[0][17] => par_add_o9f:auto_generated.data[17]
data[1][0] => par_add_o9f:auto_generated.data[18]
data[1][1] => par_add_o9f:auto_generated.data[19]
data[1][2] => par_add_o9f:auto_generated.data[20]
data[1][3] => par_add_o9f:auto_generated.data[21]
data[1][4] => par_add_o9f:auto_generated.data[22]
data[1][5] => par_add_o9f:auto_generated.data[23]
data[1][6] => par_add_o9f:auto_generated.data[24]
data[1][7] => par_add_o9f:auto_generated.data[25]
data[1][8] => par_add_o9f:auto_generated.data[26]
data[1][9] => par_add_o9f:auto_generated.data[27]
data[1][10] => par_add_o9f:auto_generated.data[28]
data[1][11] => par_add_o9f:auto_generated.data[29]
data[1][12] => par_add_o9f:auto_generated.data[30]
data[1][13] => par_add_o9f:auto_generated.data[31]
data[1][14] => par_add_o9f:auto_generated.data[32]
data[1][15] => par_add_o9f:auto_generated.data[33]
data[1][16] => par_add_o9f:auto_generated.data[34]
data[1][17] => par_add_o9f:auto_generated.data[35]
data[2][0] => par_add_o9f:auto_generated.data[36]
data[2][1] => par_add_o9f:auto_generated.data[37]
data[2][2] => par_add_o9f:auto_generated.data[38]
data[2][3] => par_add_o9f:auto_generated.data[39]
data[2][4] => par_add_o9f:auto_generated.data[40]
data[2][5] => par_add_o9f:auto_generated.data[41]
data[2][6] => par_add_o9f:auto_generated.data[42]
data[2][7] => par_add_o9f:auto_generated.data[43]
data[2][8] => par_add_o9f:auto_generated.data[44]
data[2][9] => par_add_o9f:auto_generated.data[45]
data[2][10] => par_add_o9f:auto_generated.data[46]
data[2][11] => par_add_o9f:auto_generated.data[47]
data[2][12] => par_add_o9f:auto_generated.data[48]
data[2][13] => par_add_o9f:auto_generated.data[49]
data[2][14] => par_add_o9f:auto_generated.data[50]
data[2][15] => par_add_o9f:auto_generated.data[51]
data[2][16] => par_add_o9f:auto_generated.data[52]
data[2][17] => par_add_o9f:auto_generated.data[53]
clock => par_add_o9f:auto_generated.clock
clken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
result[0] <= par_add_o9f:auto_generated.result[0]
result[1] <= par_add_o9f:auto_generated.result[1]
result[2] <= par_add_o9f:auto_generated.result[2]
result[3] <= par_add_o9f:auto_generated.result[3]
result[4] <= par_add_o9f:auto_generated.result[4]
result[5] <= par_add_o9f:auto_generated.result[5]
result[6] <= par_add_o9f:auto_generated.result[6]
result[7] <= par_add_o9f:auto_generated.result[7]
result[8] <= par_add_o9f:auto_generated.result[8]
result[9] <= par_add_o9f:auto_generated.result[9]
result[10] <= par_add_o9f:auto_generated.result[10]
result[11] <= par_add_o9f:auto_generated.result[11]
result[12] <= par_add_o9f:auto_generated.result[12]
result[13] <= par_add_o9f:auto_generated.result[13]
result[14] <= par_add_o9f:auto_generated.result[14]
result[15] <= par_add_o9f:auto_generated.result[15]
result[16] <= par_add_o9f:auto_generated.result[16]
result[17] <= par_add_o9f:auto_generated.result[17]
result[18] <= par_add_o9f:auto_generated.result[18]
result[19] <= par_add_o9f:auto_generated.result[19]


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe17.CLK
clock => dffe18.CLK
clock => dffe19.CLK
clock => dffe2.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe3.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe34.CLK
clock => dffe35.CLK
clock => dffe36.CLK
clock => dffe37.CLK
clock => dffe38.CLK
clock => dffe39.CLK
clock => dffe4.CLK
clock => dffe40.CLK
clock => dffe41.CLK
clock => dffe42.CLK
clock => dffe43.CLK
clock => dffe44.CLK
clock => dffe45.CLK
clock => dffe46.CLK
clock => dffe47.CLK
clock => dffe48.CLK
clock => dffe49.CLK
clock => dffe5.CLK
clock => dffe50.CLK
clock => dffe51.CLK
clock => dffe52.CLK
clock => dffe53.CLK
clock => dffe54.CLK
clock => dffe55.CLK
clock => dffe56.CLK
clock => dffe57.CLK
clock => dffe58.CLK
clock => dffe59.CLK
clock => dffe6.CLK
clock => dffe60.CLK
clock => dffe61.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
data[0] => dffe2.DATAIN
data[1] => dffe5.DATAIN
data[2] => dffe8.DATAIN
data[3] => dffe11.DATAIN
data[4] => dffe14.DATAIN
data[5] => dffe17.DATAIN
data[6] => dffe20.DATAIN
data[7] => dffe23.DATAIN
data[8] => dffe26.DATAIN
data[9] => dffe29.DATAIN
data[10] => dffe32.DATAIN
data[11] => dffe35.DATAIN
data[12] => dffe38.DATAIN
data[13] => dffe41.DATAIN
data[14] => dffe44.DATAIN
data[15] => dffe47.DATAIN
data[16] => dffe50.DATAIN
data[17] => sft72a[0].IN0
data[18] => sft64a[0].DATAIN
data[19] => sft64a[1].DATAIN
data[20] => sft64a[2].DATAIN
data[21] => sft64a[3].DATAIN
data[22] => sft64a[4].DATAIN
data[23] => sft64a[5].DATAIN
data[24] => sft64a[6].DATAIN
data[25] => sft64a[7].DATAIN
data[26] => sft64a[8].DATAIN
data[27] => sft64a[9].DATAIN
data[28] => sft64a[10].DATAIN
data[29] => sft64a[11].DATAIN
data[30] => sft64a[12].DATAIN
data[31] => sft64a[13].DATAIN
data[32] => sft64a[14].DATAIN
data[33] => sft64a[15].DATAIN
data[34] => sft64a[16].DATAIN
data[35] => sft64a[17].IN0
data[36] => sft63a[0].DATAIN
data[37] => sft63a[1].DATAIN
data[38] => sft63a[2].DATAIN
data[39] => sft63a[3].DATAIN
data[40] => sft63a[4].DATAIN
data[41] => sft63a[5].DATAIN
data[42] => sft63a[6].DATAIN
data[43] => sft63a[7].DATAIN
data[44] => sft63a[8].DATAIN
data[45] => sft63a[9].DATAIN
data[46] => sft63a[10].DATAIN
data[47] => sft63a[11].DATAIN
data[48] => sft63a[12].DATAIN
data[49] => sft63a[13].DATAIN
data[50] => sft63a[14].DATAIN
data[51] => sft63a[15].DATAIN
data[52] => sft63a[16].DATAIN
data[53] => sft63a[17].IN0
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe19.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe22.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe25.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe28.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe31.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe34.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe37.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe40.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe43.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe46.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe49.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe52.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe55.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe58.DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1
clock => clock.IN1
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data0x[4] => sub_wire2[4].IN1
data0x[5] => sub_wire2[5].IN1
data0x[6] => sub_wire2[6].IN1
data0x[7] => sub_wire2[7].IN1
data0x[8] => sub_wire2[8].IN1
data0x[9] => sub_wire2[9].IN1
data0x[10] => sub_wire2[10].IN1
data0x[11] => sub_wire2[11].IN1
data0x[12] => sub_wire2[12].IN1
data0x[13] => sub_wire2[13].IN1
data0x[14] => sub_wire2[14].IN1
data0x[15] => sub_wire2[15].IN1
data0x[16] => sub_wire2[16].IN1
data0x[17] => sub_wire2[17].IN1
data1x[0] => sub_wire2[18].IN1
data1x[1] => sub_wire2[19].IN1
data1x[2] => sub_wire2[20].IN1
data1x[3] => sub_wire2[21].IN1
data1x[4] => sub_wire2[22].IN1
data1x[5] => sub_wire2[23].IN1
data1x[6] => sub_wire2[24].IN1
data1x[7] => sub_wire2[25].IN1
data1x[8] => sub_wire2[26].IN1
data1x[9] => sub_wire2[27].IN1
data1x[10] => sub_wire2[28].IN1
data1x[11] => sub_wire2[29].IN1
data1x[12] => sub_wire2[30].IN1
data1x[13] => sub_wire2[31].IN1
data1x[14] => sub_wire2[32].IN1
data1x[15] => sub_wire2[33].IN1
data1x[16] => sub_wire2[34].IN1
data1x[17] => sub_wire2[35].IN1
data2x[0] => sub_wire2[36].IN1
data2x[1] => sub_wire2[37].IN1
data2x[2] => sub_wire2[38].IN1
data2x[3] => sub_wire2[39].IN1
data2x[4] => sub_wire2[40].IN1
data2x[5] => sub_wire2[41].IN1
data2x[6] => sub_wire2[42].IN1
data2x[7] => sub_wire2[43].IN1
data2x[8] => sub_wire2[44].IN1
data2x[9] => sub_wire2[45].IN1
data2x[10] => sub_wire2[46].IN1
data2x[11] => sub_wire2[47].IN1
data2x[12] => sub_wire2[48].IN1
data2x[13] => sub_wire2[49].IN1
data2x[14] => sub_wire2[50].IN1
data2x[15] => sub_wire2[51].IN1
data2x[16] => sub_wire2[52].IN1
data2x[17] => sub_wire2[53].IN1
result[0] <= parallel_add:parallel_add_component.result
result[1] <= parallel_add:parallel_add_component.result
result[2] <= parallel_add:parallel_add_component.result
result[3] <= parallel_add:parallel_add_component.result
result[4] <= parallel_add:parallel_add_component.result
result[5] <= parallel_add:parallel_add_component.result
result[6] <= parallel_add:parallel_add_component.result
result[7] <= parallel_add:parallel_add_component.result
result[8] <= parallel_add:parallel_add_component.result
result[9] <= parallel_add:parallel_add_component.result
result[10] <= parallel_add:parallel_add_component.result
result[11] <= parallel_add:parallel_add_component.result
result[12] <= parallel_add:parallel_add_component.result
result[13] <= parallel_add:parallel_add_component.result
result[14] <= parallel_add:parallel_add_component.result
result[15] <= parallel_add:parallel_add_component.result
result[16] <= parallel_add:parallel_add_component.result
result[17] <= parallel_add:parallel_add_component.result
result[18] <= parallel_add:parallel_add_component.result
result[19] <= parallel_add:parallel_add_component.result


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component
data[0][0] => par_add_o9f:auto_generated.data[0]
data[0][1] => par_add_o9f:auto_generated.data[1]
data[0][2] => par_add_o9f:auto_generated.data[2]
data[0][3] => par_add_o9f:auto_generated.data[3]
data[0][4] => par_add_o9f:auto_generated.data[4]
data[0][5] => par_add_o9f:auto_generated.data[5]
data[0][6] => par_add_o9f:auto_generated.data[6]
data[0][7] => par_add_o9f:auto_generated.data[7]
data[0][8] => par_add_o9f:auto_generated.data[8]
data[0][9] => par_add_o9f:auto_generated.data[9]
data[0][10] => par_add_o9f:auto_generated.data[10]
data[0][11] => par_add_o9f:auto_generated.data[11]
data[0][12] => par_add_o9f:auto_generated.data[12]
data[0][13] => par_add_o9f:auto_generated.data[13]
data[0][14] => par_add_o9f:auto_generated.data[14]
data[0][15] => par_add_o9f:auto_generated.data[15]
data[0][16] => par_add_o9f:auto_generated.data[16]
data[0][17] => par_add_o9f:auto_generated.data[17]
data[1][0] => par_add_o9f:auto_generated.data[18]
data[1][1] => par_add_o9f:auto_generated.data[19]
data[1][2] => par_add_o9f:auto_generated.data[20]
data[1][3] => par_add_o9f:auto_generated.data[21]
data[1][4] => par_add_o9f:auto_generated.data[22]
data[1][5] => par_add_o9f:auto_generated.data[23]
data[1][6] => par_add_o9f:auto_generated.data[24]
data[1][7] => par_add_o9f:auto_generated.data[25]
data[1][8] => par_add_o9f:auto_generated.data[26]
data[1][9] => par_add_o9f:auto_generated.data[27]
data[1][10] => par_add_o9f:auto_generated.data[28]
data[1][11] => par_add_o9f:auto_generated.data[29]
data[1][12] => par_add_o9f:auto_generated.data[30]
data[1][13] => par_add_o9f:auto_generated.data[31]
data[1][14] => par_add_o9f:auto_generated.data[32]
data[1][15] => par_add_o9f:auto_generated.data[33]
data[1][16] => par_add_o9f:auto_generated.data[34]
data[1][17] => par_add_o9f:auto_generated.data[35]
data[2][0] => par_add_o9f:auto_generated.data[36]
data[2][1] => par_add_o9f:auto_generated.data[37]
data[2][2] => par_add_o9f:auto_generated.data[38]
data[2][3] => par_add_o9f:auto_generated.data[39]
data[2][4] => par_add_o9f:auto_generated.data[40]
data[2][5] => par_add_o9f:auto_generated.data[41]
data[2][6] => par_add_o9f:auto_generated.data[42]
data[2][7] => par_add_o9f:auto_generated.data[43]
data[2][8] => par_add_o9f:auto_generated.data[44]
data[2][9] => par_add_o9f:auto_generated.data[45]
data[2][10] => par_add_o9f:auto_generated.data[46]
data[2][11] => par_add_o9f:auto_generated.data[47]
data[2][12] => par_add_o9f:auto_generated.data[48]
data[2][13] => par_add_o9f:auto_generated.data[49]
data[2][14] => par_add_o9f:auto_generated.data[50]
data[2][15] => par_add_o9f:auto_generated.data[51]
data[2][16] => par_add_o9f:auto_generated.data[52]
data[2][17] => par_add_o9f:auto_generated.data[53]
clock => par_add_o9f:auto_generated.clock
clken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
result[0] <= par_add_o9f:auto_generated.result[0]
result[1] <= par_add_o9f:auto_generated.result[1]
result[2] <= par_add_o9f:auto_generated.result[2]
result[3] <= par_add_o9f:auto_generated.result[3]
result[4] <= par_add_o9f:auto_generated.result[4]
result[5] <= par_add_o9f:auto_generated.result[5]
result[6] <= par_add_o9f:auto_generated.result[6]
result[7] <= par_add_o9f:auto_generated.result[7]
result[8] <= par_add_o9f:auto_generated.result[8]
result[9] <= par_add_o9f:auto_generated.result[9]
result[10] <= par_add_o9f:auto_generated.result[10]
result[11] <= par_add_o9f:auto_generated.result[11]
result[12] <= par_add_o9f:auto_generated.result[12]
result[13] <= par_add_o9f:auto_generated.result[13]
result[14] <= par_add_o9f:auto_generated.result[14]
result[15] <= par_add_o9f:auto_generated.result[15]
result[16] <= par_add_o9f:auto_generated.result[16]
result[17] <= par_add_o9f:auto_generated.result[17]
result[18] <= par_add_o9f:auto_generated.result[18]
result[19] <= par_add_o9f:auto_generated.result[19]


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe17.CLK
clock => dffe18.CLK
clock => dffe19.CLK
clock => dffe2.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe3.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe34.CLK
clock => dffe35.CLK
clock => dffe36.CLK
clock => dffe37.CLK
clock => dffe38.CLK
clock => dffe39.CLK
clock => dffe4.CLK
clock => dffe40.CLK
clock => dffe41.CLK
clock => dffe42.CLK
clock => dffe43.CLK
clock => dffe44.CLK
clock => dffe45.CLK
clock => dffe46.CLK
clock => dffe47.CLK
clock => dffe48.CLK
clock => dffe49.CLK
clock => dffe5.CLK
clock => dffe50.CLK
clock => dffe51.CLK
clock => dffe52.CLK
clock => dffe53.CLK
clock => dffe54.CLK
clock => dffe55.CLK
clock => dffe56.CLK
clock => dffe57.CLK
clock => dffe58.CLK
clock => dffe59.CLK
clock => dffe6.CLK
clock => dffe60.CLK
clock => dffe61.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
data[0] => dffe2.DATAIN
data[1] => dffe5.DATAIN
data[2] => dffe8.DATAIN
data[3] => dffe11.DATAIN
data[4] => dffe14.DATAIN
data[5] => dffe17.DATAIN
data[6] => dffe20.DATAIN
data[7] => dffe23.DATAIN
data[8] => dffe26.DATAIN
data[9] => dffe29.DATAIN
data[10] => dffe32.DATAIN
data[11] => dffe35.DATAIN
data[12] => dffe38.DATAIN
data[13] => dffe41.DATAIN
data[14] => dffe44.DATAIN
data[15] => dffe47.DATAIN
data[16] => dffe50.DATAIN
data[17] => sft72a[0].IN0
data[18] => sft64a[0].DATAIN
data[19] => sft64a[1].DATAIN
data[20] => sft64a[2].DATAIN
data[21] => sft64a[3].DATAIN
data[22] => sft64a[4].DATAIN
data[23] => sft64a[5].DATAIN
data[24] => sft64a[6].DATAIN
data[25] => sft64a[7].DATAIN
data[26] => sft64a[8].DATAIN
data[27] => sft64a[9].DATAIN
data[28] => sft64a[10].DATAIN
data[29] => sft64a[11].DATAIN
data[30] => sft64a[12].DATAIN
data[31] => sft64a[13].DATAIN
data[32] => sft64a[14].DATAIN
data[33] => sft64a[15].DATAIN
data[34] => sft64a[16].DATAIN
data[35] => sft64a[17].IN0
data[36] => sft63a[0].DATAIN
data[37] => sft63a[1].DATAIN
data[38] => sft63a[2].DATAIN
data[39] => sft63a[3].DATAIN
data[40] => sft63a[4].DATAIN
data[41] => sft63a[5].DATAIN
data[42] => sft63a[6].DATAIN
data[43] => sft63a[7].DATAIN
data[44] => sft63a[8].DATAIN
data[45] => sft63a[9].DATAIN
data[46] => sft63a[10].DATAIN
data[47] => sft63a[11].DATAIN
data[48] => sft63a[12].DATAIN
data[49] => sft63a[13].DATAIN
data[50] => sft63a[14].DATAIN
data[51] => sft63a[15].DATAIN
data[52] => sft63a[16].DATAIN
data[53] => sft63a[17].IN0
result[0] <= dffe1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe4.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe7.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe19.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe22.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe25.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe28.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe31.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe34.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe37.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe40.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe43.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe46.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe49.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe52.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe55.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe58.DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0
clk => clk.IN1
radical[0] => radical[0].IN1
radical[1] => radical[1].IN1
radical[2] => radical[2].IN1
radical[3] => radical[3].IN1
radical[4] => radical[4].IN1
radical[5] => radical[5].IN1
radical[6] => radical[6].IN1
radical[7] => radical[7].IN1
radical[8] => radical[8].IN1
radical[9] => radical[9].IN1
radical[10] => radical[10].IN1
radical[11] => radical[11].IN1
radical[12] => radical[12].IN1
radical[13] => radical[13].IN1
radical[14] => radical[14].IN1
radical[15] => radical[15].IN1
radical[16] => radical[16].IN1
radical[17] => radical[17].IN1
radical[18] => radical[18].IN1
radical[19] => radical[19].IN1
radical[20] => radical[20].IN1
radical[21] => radical[21].IN1
radical[22] => radical[22].IN1
radical[23] => radical[23].IN1
radical[24] => radical[24].IN1
radical[25] => radical[25].IN1
radical[26] => radical[26].IN1
radical[27] => radical[27].IN1
radical[28] => radical[28].IN1
radical[29] => radical[29].IN1
radical[30] => radical[30].IN1
radical[31] => radical[31].IN1
q[0] <= altsqrt:altsqrt_component.q
q[1] <= altsqrt:altsqrt_component.q
q[2] <= altsqrt:altsqrt_component.q
q[3] <= altsqrt:altsqrt_component.q
q[4] <= altsqrt:altsqrt_component.q
q[5] <= altsqrt:altsqrt_component.q
q[6] <= altsqrt:altsqrt_component.q
q[7] <= altsqrt:altsqrt_component.q
q[8] <= altsqrt:altsqrt_component.q
q[9] <= altsqrt:altsqrt_component.q
q[10] <= altsqrt:altsqrt_component.q
q[11] <= altsqrt:altsqrt_component.q
q[12] <= altsqrt:altsqrt_component.q
q[13] <= altsqrt:altsqrt_component.q
q[14] <= altsqrt:altsqrt_component.q
q[15] <= altsqrt:altsqrt_component.q
remainder[0] <= altsqrt:altsqrt_component.remainder
remainder[1] <= altsqrt:altsqrt_component.remainder
remainder[2] <= altsqrt:altsqrt_component.remainder
remainder[3] <= altsqrt:altsqrt_component.remainder
remainder[4] <= altsqrt:altsqrt_component.remainder
remainder[5] <= altsqrt:altsqrt_component.remainder
remainder[6] <= altsqrt:altsqrt_component.remainder
remainder[7] <= altsqrt:altsqrt_component.remainder
remainder[8] <= altsqrt:altsqrt_component.remainder
remainder[9] <= altsqrt:altsqrt_component.remainder
remainder[10] <= altsqrt:altsqrt_component.remainder
remainder[11] <= altsqrt:altsqrt_component.remainder
remainder[12] <= altsqrt:altsqrt_component.remainder
remainder[13] <= altsqrt:altsqrt_component.remainder
remainder[14] <= altsqrt:altsqrt_component.remainder
remainder[15] <= altsqrt:altsqrt_component.remainder
remainder[16] <= altsqrt:altsqrt_component.remainder


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component
radical[0] => dffpipe:a_delay.d[0]
radical[1] => dffpipe:a_delay.d[1]
radical[2] => dffpipe:a_delay.d[2]
radical[3] => dffpipe:a_delay.d[3]
radical[4] => dffpipe:a_delay.d[4]
radical[5] => dffpipe:a_delay.d[5]
radical[6] => dffpipe:a_delay.d[6]
radical[7] => dffpipe:a_delay.d[7]
radical[8] => dffpipe:a_delay.d[8]
radical[9] => dffpipe:a_delay.d[9]
radical[10] => dffpipe:a_delay.d[10]
radical[11] => dffpipe:a_delay.d[11]
radical[12] => dffpipe:a_delay.d[12]
radical[13] => dffpipe:a_delay.d[13]
radical[14] => dffpipe:a_delay.d[14]
radical[15] => dffpipe:a_delay.d[15]
radical[16] => dffpipe:a_delay.d[16]
radical[17] => dffpipe:a_delay.d[17]
radical[18] => dffpipe:a_delay.d[18]
radical[19] => dffpipe:a_delay.d[19]
radical[20] => dffpipe:a_delay.d[20]
radical[21] => dffpipe:a_delay.d[21]
radical[22] => dffpipe:a_delay.d[22]
radical[23] => dffpipe:a_delay.d[23]
radical[24] => dffpipe:a_delay.d[24]
radical[25] => dffpipe:a_delay.d[25]
radical[26] => dffpipe:a_delay.d[26]
radical[27] => dffpipe:a_delay.d[27]
radical[28] => dffpipe:a_delay.d[28]
radical[29] => dffpipe:a_delay.d[29]
radical[30] => dffpipe:a_delay.d[30]
radical[31] => dffpipe:a_delay.d[31]
clk => dffpipe:b_dffe[15].clock
clk => dffpipe:b_dffe[14].clock
clk => dffpipe:b_dffe[13].clock
clk => dffpipe:b_dffe[12].clock
clk => dffpipe:b_dffe[11].clock
clk => dffpipe:b_dffe[10].clock
clk => dffpipe:b_dffe[9].clock
clk => dffpipe:b_dffe[8].clock
clk => dffpipe:b_dffe[7].clock
clk => dffpipe:b_dffe[6].clock
clk => dffpipe:b_dffe[5].clock
clk => dffpipe:b_dffe[4].clock
clk => dffpipe:b_dffe[3].clock
clk => dffpipe:b_dffe[2].clock
clk => dffpipe:b_dffe[1].clock
clk => dffpipe:b_dffe[0].clock
clk => dffpipe:r_dffe[15].clock
clk => dffpipe:r_dffe[14].clock
clk => dffpipe:r_dffe[13].clock
clk => dffpipe:r_dffe[12].clock
clk => dffpipe:r_dffe[11].clock
clk => dffpipe:r_dffe[10].clock
clk => dffpipe:r_dffe[9].clock
clk => dffpipe:r_dffe[8].clock
clk => dffpipe:r_dffe[7].clock
clk => dffpipe:r_dffe[6].clock
clk => dffpipe:r_dffe[5].clock
clk => dffpipe:r_dffe[4].clock
clk => dffpipe:r_dffe[3].clock
clk => dffpipe:r_dffe[2].clock
clk => dffpipe:r_dffe[1].clock
clk => dffpipe:r_dffe[0].clock
clk => dffpipe:a_delay.clock
clk => dffpipe:q_final_dff.clock
clk => dffpipe:r_final_dff.clock
ena => dffpipe:b_dffe[15].ena
ena => dffpipe:b_dffe[14].ena
ena => dffpipe:b_dffe[13].ena
ena => dffpipe:b_dffe[12].ena
ena => dffpipe:b_dffe[11].ena
ena => dffpipe:b_dffe[10].ena
ena => dffpipe:b_dffe[9].ena
ena => dffpipe:b_dffe[8].ena
ena => dffpipe:b_dffe[7].ena
ena => dffpipe:b_dffe[6].ena
ena => dffpipe:b_dffe[5].ena
ena => dffpipe:b_dffe[4].ena
ena => dffpipe:b_dffe[3].ena
ena => dffpipe:b_dffe[2].ena
ena => dffpipe:b_dffe[1].ena
ena => dffpipe:b_dffe[0].ena
ena => dffpipe:r_dffe[15].ena
ena => dffpipe:r_dffe[14].ena
ena => dffpipe:r_dffe[13].ena
ena => dffpipe:r_dffe[12].ena
ena => dffpipe:r_dffe[11].ena
ena => dffpipe:r_dffe[10].ena
ena => dffpipe:r_dffe[9].ena
ena => dffpipe:r_dffe[8].ena
ena => dffpipe:r_dffe[7].ena
ena => dffpipe:r_dffe[6].ena
ena => dffpipe:r_dffe[5].ena
ena => dffpipe:r_dffe[4].ena
ena => dffpipe:r_dffe[3].ena
ena => dffpipe:r_dffe[2].ena
ena => dffpipe:r_dffe[1].ena
ena => dffpipe:r_dffe[0].ena
ena => dffpipe:a_delay.ena
ena => dffpipe:q_final_dff.ena
ena => dffpipe:r_final_dff.ena
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
q[0] <= dffpipe:q_final_dff.q[0]
q[1] <= dffpipe:q_final_dff.q[1]
q[2] <= dffpipe:q_final_dff.q[2]
q[3] <= dffpipe:q_final_dff.q[3]
q[4] <= dffpipe:q_final_dff.q[4]
q[5] <= dffpipe:q_final_dff.q[5]
q[6] <= dffpipe:q_final_dff.q[6]
q[7] <= dffpipe:q_final_dff.q[7]
q[8] <= dffpipe:q_final_dff.q[8]
q[9] <= dffpipe:q_final_dff.q[9]
q[10] <= dffpipe:q_final_dff.q[10]
q[11] <= dffpipe:q_final_dff.q[11]
q[12] <= dffpipe:q_final_dff.q[12]
q[13] <= dffpipe:q_final_dff.q[13]
q[14] <= dffpipe:q_final_dff.q[14]
q[15] <= dffpipe:q_final_dff.q[15]
remainder[0] <= dffpipe:r_final_dff.q[0]
remainder[1] <= dffpipe:r_final_dff.q[1]
remainder[2] <= dffpipe:r_final_dff.q[2]
remainder[3] <= dffpipe:r_final_dff.q[3]
remainder[4] <= dffpipe:r_final_dff.q[4]
remainder[5] <= dffpipe:r_final_dff.q[5]
remainder[6] <= dffpipe:r_final_dff.q[6]
remainder[7] <= dffpipe:r_final_dff.q[7]
remainder[8] <= dffpipe:r_final_dff.q[8]
remainder[9] <= dffpipe:r_final_dff.q[9]
remainder[10] <= dffpipe:r_final_dff.q[10]
remainder[11] <= dffpipe:r_final_dff.q[11]
remainder[12] <= dffpipe:r_final_dff.q[12]
remainder[13] <= dffpipe:r_final_dff.q[13]
remainder[14] <= dffpipe:r_final_dff.q[14]
remainder[15] <= dffpipe:r_final_dff.q[15]
remainder[16] <= dffpipe:r_final_dff.q[16]


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[15]
dataa[0] => add_sub_vqc:auto_generated.dataa[0]
dataa[1] => add_sub_vqc:auto_generated.dataa[1]
dataa[2] => add_sub_vqc:auto_generated.dataa[2]
dataa[3] => add_sub_vqc:auto_generated.dataa[3]
dataa[4] => add_sub_vqc:auto_generated.dataa[4]
dataa[5] => add_sub_vqc:auto_generated.dataa[5]
dataa[6] => add_sub_vqc:auto_generated.dataa[6]
dataa[7] => add_sub_vqc:auto_generated.dataa[7]
dataa[8] => add_sub_vqc:auto_generated.dataa[8]
dataa[9] => add_sub_vqc:auto_generated.dataa[9]
dataa[10] => add_sub_vqc:auto_generated.dataa[10]
dataa[11] => add_sub_vqc:auto_generated.dataa[11]
dataa[12] => add_sub_vqc:auto_generated.dataa[12]
dataa[13] => add_sub_vqc:auto_generated.dataa[13]
dataa[14] => add_sub_vqc:auto_generated.dataa[14]
dataa[15] => add_sub_vqc:auto_generated.dataa[15]
dataa[16] => add_sub_vqc:auto_generated.dataa[16]
dataa[17] => add_sub_vqc:auto_generated.dataa[17]
datab[0] => add_sub_vqc:auto_generated.datab[0]
datab[1] => add_sub_vqc:auto_generated.datab[1]
datab[2] => add_sub_vqc:auto_generated.datab[2]
datab[3] => add_sub_vqc:auto_generated.datab[3]
datab[4] => add_sub_vqc:auto_generated.datab[4]
datab[5] => add_sub_vqc:auto_generated.datab[5]
datab[6] => add_sub_vqc:auto_generated.datab[6]
datab[7] => add_sub_vqc:auto_generated.datab[7]
datab[8] => add_sub_vqc:auto_generated.datab[8]
datab[9] => add_sub_vqc:auto_generated.datab[9]
datab[10] => add_sub_vqc:auto_generated.datab[10]
datab[11] => add_sub_vqc:auto_generated.datab[11]
datab[12] => add_sub_vqc:auto_generated.datab[12]
datab[13] => add_sub_vqc:auto_generated.datab[13]
datab[14] => add_sub_vqc:auto_generated.datab[14]
datab[15] => add_sub_vqc:auto_generated.datab[15]
datab[16] => add_sub_vqc:auto_generated.datab[16]
datab[17] => add_sub_vqc:auto_generated.datab[17]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_vqc:auto_generated.result[0]
result[1] <= add_sub_vqc:auto_generated.result[1]
result[2] <= add_sub_vqc:auto_generated.result[2]
result[3] <= add_sub_vqc:auto_generated.result[3]
result[4] <= add_sub_vqc:auto_generated.result[4]
result[5] <= add_sub_vqc:auto_generated.result[5]
result[6] <= add_sub_vqc:auto_generated.result[6]
result[7] <= add_sub_vqc:auto_generated.result[7]
result[8] <= add_sub_vqc:auto_generated.result[8]
result[9] <= add_sub_vqc:auto_generated.result[9]
result[10] <= add_sub_vqc:auto_generated.result[10]
result[11] <= add_sub_vqc:auto_generated.result[11]
result[12] <= add_sub_vqc:auto_generated.result[12]
result[13] <= add_sub_vqc:auto_generated.result[13]
result[14] <= add_sub_vqc:auto_generated.result[14]
result[15] <= add_sub_vqc:auto_generated.result[15]
result[16] <= add_sub_vqc:auto_generated.result[16]
result[17] <= add_sub_vqc:auto_generated.result[17]
cout <= add_sub_vqc:auto_generated.cout
overflow <= <GND>


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[15]|add_sub_vqc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN37
dataa[1] => op_1.IN35
dataa[2] => op_1.IN33
dataa[3] => op_1.IN31
dataa[4] => op_1.IN29
dataa[5] => op_1.IN27
dataa[6] => op_1.IN25
dataa[7] => op_1.IN23
dataa[8] => op_1.IN21
dataa[9] => op_1.IN19
dataa[10] => op_1.IN17
dataa[11] => op_1.IN15
dataa[12] => op_1.IN13
dataa[13] => op_1.IN11
dataa[14] => op_1.IN9
dataa[15] => op_1.IN7
dataa[16] => op_1.IN5
dataa[17] => op_1.IN3
datab[0] => op_1.IN38
datab[1] => op_1.IN36
datab[2] => op_1.IN34
datab[3] => op_1.IN32
datab[4] => op_1.IN30
datab[5] => op_1.IN28
datab[6] => op_1.IN26
datab[7] => op_1.IN24
datab[8] => op_1.IN22
datab[9] => op_1.IN20
datab[10] => op_1.IN18
datab[11] => op_1.IN16
datab[12] => op_1.IN14
datab[13] => op_1.IN12
datab[14] => op_1.IN10
datab[15] => op_1.IN8
datab[16] => op_1.IN6
datab[17] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[14]
dataa[0] => add_sub_uqc:auto_generated.dataa[0]
dataa[1] => add_sub_uqc:auto_generated.dataa[1]
dataa[2] => add_sub_uqc:auto_generated.dataa[2]
dataa[3] => add_sub_uqc:auto_generated.dataa[3]
dataa[4] => add_sub_uqc:auto_generated.dataa[4]
dataa[5] => add_sub_uqc:auto_generated.dataa[5]
dataa[6] => add_sub_uqc:auto_generated.dataa[6]
dataa[7] => add_sub_uqc:auto_generated.dataa[7]
dataa[8] => add_sub_uqc:auto_generated.dataa[8]
dataa[9] => add_sub_uqc:auto_generated.dataa[9]
dataa[10] => add_sub_uqc:auto_generated.dataa[10]
dataa[11] => add_sub_uqc:auto_generated.dataa[11]
dataa[12] => add_sub_uqc:auto_generated.dataa[12]
dataa[13] => add_sub_uqc:auto_generated.dataa[13]
dataa[14] => add_sub_uqc:auto_generated.dataa[14]
dataa[15] => add_sub_uqc:auto_generated.dataa[15]
dataa[16] => add_sub_uqc:auto_generated.dataa[16]
datab[0] => add_sub_uqc:auto_generated.datab[0]
datab[1] => add_sub_uqc:auto_generated.datab[1]
datab[2] => add_sub_uqc:auto_generated.datab[2]
datab[3] => add_sub_uqc:auto_generated.datab[3]
datab[4] => add_sub_uqc:auto_generated.datab[4]
datab[5] => add_sub_uqc:auto_generated.datab[5]
datab[6] => add_sub_uqc:auto_generated.datab[6]
datab[7] => add_sub_uqc:auto_generated.datab[7]
datab[8] => add_sub_uqc:auto_generated.datab[8]
datab[9] => add_sub_uqc:auto_generated.datab[9]
datab[10] => add_sub_uqc:auto_generated.datab[10]
datab[11] => add_sub_uqc:auto_generated.datab[11]
datab[12] => add_sub_uqc:auto_generated.datab[12]
datab[13] => add_sub_uqc:auto_generated.datab[13]
datab[14] => add_sub_uqc:auto_generated.datab[14]
datab[15] => add_sub_uqc:auto_generated.datab[15]
datab[16] => add_sub_uqc:auto_generated.datab[16]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_uqc:auto_generated.result[0]
result[1] <= add_sub_uqc:auto_generated.result[1]
result[2] <= add_sub_uqc:auto_generated.result[2]
result[3] <= add_sub_uqc:auto_generated.result[3]
result[4] <= add_sub_uqc:auto_generated.result[4]
result[5] <= add_sub_uqc:auto_generated.result[5]
result[6] <= add_sub_uqc:auto_generated.result[6]
result[7] <= add_sub_uqc:auto_generated.result[7]
result[8] <= add_sub_uqc:auto_generated.result[8]
result[9] <= add_sub_uqc:auto_generated.result[9]
result[10] <= add_sub_uqc:auto_generated.result[10]
result[11] <= add_sub_uqc:auto_generated.result[11]
result[12] <= add_sub_uqc:auto_generated.result[12]
result[13] <= add_sub_uqc:auto_generated.result[13]
result[14] <= add_sub_uqc:auto_generated.result[14]
result[15] <= add_sub_uqc:auto_generated.result[15]
result[16] <= add_sub_uqc:auto_generated.result[16]
cout <= add_sub_uqc:auto_generated.cout
overflow <= <GND>


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[14]|add_sub_uqc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN35
dataa[1] => op_1.IN33
dataa[2] => op_1.IN31
dataa[3] => op_1.IN29
dataa[4] => op_1.IN27
dataa[5] => op_1.IN25
dataa[6] => op_1.IN23
dataa[7] => op_1.IN21
dataa[8] => op_1.IN19
dataa[9] => op_1.IN17
dataa[10] => op_1.IN15
dataa[11] => op_1.IN13
dataa[12] => op_1.IN11
dataa[13] => op_1.IN9
dataa[14] => op_1.IN7
dataa[15] => op_1.IN5
dataa[16] => op_1.IN3
datab[0] => op_1.IN36
datab[1] => op_1.IN34
datab[2] => op_1.IN32
datab[3] => op_1.IN30
datab[4] => op_1.IN28
datab[5] => op_1.IN26
datab[6] => op_1.IN24
datab[7] => op_1.IN22
datab[8] => op_1.IN20
datab[9] => op_1.IN18
datab[10] => op_1.IN16
datab[11] => op_1.IN14
datab[12] => op_1.IN12
datab[13] => op_1.IN10
datab[14] => op_1.IN8
datab[15] => op_1.IN6
datab[16] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[13]
dataa[0] => add_sub_tqc:auto_generated.dataa[0]
dataa[1] => add_sub_tqc:auto_generated.dataa[1]
dataa[2] => add_sub_tqc:auto_generated.dataa[2]
dataa[3] => add_sub_tqc:auto_generated.dataa[3]
dataa[4] => add_sub_tqc:auto_generated.dataa[4]
dataa[5] => add_sub_tqc:auto_generated.dataa[5]
dataa[6] => add_sub_tqc:auto_generated.dataa[6]
dataa[7] => add_sub_tqc:auto_generated.dataa[7]
dataa[8] => add_sub_tqc:auto_generated.dataa[8]
dataa[9] => add_sub_tqc:auto_generated.dataa[9]
dataa[10] => add_sub_tqc:auto_generated.dataa[10]
dataa[11] => add_sub_tqc:auto_generated.dataa[11]
dataa[12] => add_sub_tqc:auto_generated.dataa[12]
dataa[13] => add_sub_tqc:auto_generated.dataa[13]
dataa[14] => add_sub_tqc:auto_generated.dataa[14]
dataa[15] => add_sub_tqc:auto_generated.dataa[15]
datab[0] => add_sub_tqc:auto_generated.datab[0]
datab[1] => add_sub_tqc:auto_generated.datab[1]
datab[2] => add_sub_tqc:auto_generated.datab[2]
datab[3] => add_sub_tqc:auto_generated.datab[3]
datab[4] => add_sub_tqc:auto_generated.datab[4]
datab[5] => add_sub_tqc:auto_generated.datab[5]
datab[6] => add_sub_tqc:auto_generated.datab[6]
datab[7] => add_sub_tqc:auto_generated.datab[7]
datab[8] => add_sub_tqc:auto_generated.datab[8]
datab[9] => add_sub_tqc:auto_generated.datab[9]
datab[10] => add_sub_tqc:auto_generated.datab[10]
datab[11] => add_sub_tqc:auto_generated.datab[11]
datab[12] => add_sub_tqc:auto_generated.datab[12]
datab[13] => add_sub_tqc:auto_generated.datab[13]
datab[14] => add_sub_tqc:auto_generated.datab[14]
datab[15] => add_sub_tqc:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_tqc:auto_generated.result[0]
result[1] <= add_sub_tqc:auto_generated.result[1]
result[2] <= add_sub_tqc:auto_generated.result[2]
result[3] <= add_sub_tqc:auto_generated.result[3]
result[4] <= add_sub_tqc:auto_generated.result[4]
result[5] <= add_sub_tqc:auto_generated.result[5]
result[6] <= add_sub_tqc:auto_generated.result[6]
result[7] <= add_sub_tqc:auto_generated.result[7]
result[8] <= add_sub_tqc:auto_generated.result[8]
result[9] <= add_sub_tqc:auto_generated.result[9]
result[10] <= add_sub_tqc:auto_generated.result[10]
result[11] <= add_sub_tqc:auto_generated.result[11]
result[12] <= add_sub_tqc:auto_generated.result[12]
result[13] <= add_sub_tqc:auto_generated.result[13]
result[14] <= add_sub_tqc:auto_generated.result[14]
result[15] <= add_sub_tqc:auto_generated.result[15]
cout <= add_sub_tqc:auto_generated.cout
overflow <= <GND>


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[13]|add_sub_tqc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN33
dataa[1] => op_1.IN31
dataa[2] => op_1.IN29
dataa[3] => op_1.IN27
dataa[4] => op_1.IN25
dataa[5] => op_1.IN23
dataa[6] => op_1.IN21
dataa[7] => op_1.IN19
dataa[8] => op_1.IN17
dataa[9] => op_1.IN15
dataa[10] => op_1.IN13
dataa[11] => op_1.IN11
dataa[12] => op_1.IN9
dataa[13] => op_1.IN7
dataa[14] => op_1.IN5
dataa[15] => op_1.IN3
datab[0] => op_1.IN34
datab[1] => op_1.IN32
datab[2] => op_1.IN30
datab[3] => op_1.IN28
datab[4] => op_1.IN26
datab[5] => op_1.IN24
datab[6] => op_1.IN22
datab[7] => op_1.IN20
datab[8] => op_1.IN18
datab[9] => op_1.IN16
datab[10] => op_1.IN14
datab[11] => op_1.IN12
datab[12] => op_1.IN10
datab[13] => op_1.IN8
datab[14] => op_1.IN6
datab[15] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[12]
dataa[0] => add_sub_sqc:auto_generated.dataa[0]
dataa[1] => add_sub_sqc:auto_generated.dataa[1]
dataa[2] => add_sub_sqc:auto_generated.dataa[2]
dataa[3] => add_sub_sqc:auto_generated.dataa[3]
dataa[4] => add_sub_sqc:auto_generated.dataa[4]
dataa[5] => add_sub_sqc:auto_generated.dataa[5]
dataa[6] => add_sub_sqc:auto_generated.dataa[6]
dataa[7] => add_sub_sqc:auto_generated.dataa[7]
dataa[8] => add_sub_sqc:auto_generated.dataa[8]
dataa[9] => add_sub_sqc:auto_generated.dataa[9]
dataa[10] => add_sub_sqc:auto_generated.dataa[10]
dataa[11] => add_sub_sqc:auto_generated.dataa[11]
dataa[12] => add_sub_sqc:auto_generated.dataa[12]
dataa[13] => add_sub_sqc:auto_generated.dataa[13]
dataa[14] => add_sub_sqc:auto_generated.dataa[14]
datab[0] => add_sub_sqc:auto_generated.datab[0]
datab[1] => add_sub_sqc:auto_generated.datab[1]
datab[2] => add_sub_sqc:auto_generated.datab[2]
datab[3] => add_sub_sqc:auto_generated.datab[3]
datab[4] => add_sub_sqc:auto_generated.datab[4]
datab[5] => add_sub_sqc:auto_generated.datab[5]
datab[6] => add_sub_sqc:auto_generated.datab[6]
datab[7] => add_sub_sqc:auto_generated.datab[7]
datab[8] => add_sub_sqc:auto_generated.datab[8]
datab[9] => add_sub_sqc:auto_generated.datab[9]
datab[10] => add_sub_sqc:auto_generated.datab[10]
datab[11] => add_sub_sqc:auto_generated.datab[11]
datab[12] => add_sub_sqc:auto_generated.datab[12]
datab[13] => add_sub_sqc:auto_generated.datab[13]
datab[14] => add_sub_sqc:auto_generated.datab[14]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_sqc:auto_generated.result[0]
result[1] <= add_sub_sqc:auto_generated.result[1]
result[2] <= add_sub_sqc:auto_generated.result[2]
result[3] <= add_sub_sqc:auto_generated.result[3]
result[4] <= add_sub_sqc:auto_generated.result[4]
result[5] <= add_sub_sqc:auto_generated.result[5]
result[6] <= add_sub_sqc:auto_generated.result[6]
result[7] <= add_sub_sqc:auto_generated.result[7]
result[8] <= add_sub_sqc:auto_generated.result[8]
result[9] <= add_sub_sqc:auto_generated.result[9]
result[10] <= add_sub_sqc:auto_generated.result[10]
result[11] <= add_sub_sqc:auto_generated.result[11]
result[12] <= add_sub_sqc:auto_generated.result[12]
result[13] <= add_sub_sqc:auto_generated.result[13]
result[14] <= add_sub_sqc:auto_generated.result[14]
cout <= add_sub_sqc:auto_generated.cout
overflow <= <GND>


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[12]|add_sub_sqc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN31
dataa[1] => op_1.IN29
dataa[2] => op_1.IN27
dataa[3] => op_1.IN25
dataa[4] => op_1.IN23
dataa[5] => op_1.IN21
dataa[6] => op_1.IN19
dataa[7] => op_1.IN17
dataa[8] => op_1.IN15
dataa[9] => op_1.IN13
dataa[10] => op_1.IN11
dataa[11] => op_1.IN9
dataa[12] => op_1.IN7
dataa[13] => op_1.IN5
dataa[14] => op_1.IN3
datab[0] => op_1.IN32
datab[1] => op_1.IN30
datab[2] => op_1.IN28
datab[3] => op_1.IN26
datab[4] => op_1.IN24
datab[5] => op_1.IN22
datab[6] => op_1.IN20
datab[7] => op_1.IN18
datab[8] => op_1.IN16
datab[9] => op_1.IN14
datab[10] => op_1.IN12
datab[11] => op_1.IN10
datab[12] => op_1.IN8
datab[13] => op_1.IN6
datab[14] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[11]
dataa[0] => add_sub_rqc:auto_generated.dataa[0]
dataa[1] => add_sub_rqc:auto_generated.dataa[1]
dataa[2] => add_sub_rqc:auto_generated.dataa[2]
dataa[3] => add_sub_rqc:auto_generated.dataa[3]
dataa[4] => add_sub_rqc:auto_generated.dataa[4]
dataa[5] => add_sub_rqc:auto_generated.dataa[5]
dataa[6] => add_sub_rqc:auto_generated.dataa[6]
dataa[7] => add_sub_rqc:auto_generated.dataa[7]
dataa[8] => add_sub_rqc:auto_generated.dataa[8]
dataa[9] => add_sub_rqc:auto_generated.dataa[9]
dataa[10] => add_sub_rqc:auto_generated.dataa[10]
dataa[11] => add_sub_rqc:auto_generated.dataa[11]
dataa[12] => add_sub_rqc:auto_generated.dataa[12]
dataa[13] => add_sub_rqc:auto_generated.dataa[13]
datab[0] => add_sub_rqc:auto_generated.datab[0]
datab[1] => add_sub_rqc:auto_generated.datab[1]
datab[2] => add_sub_rqc:auto_generated.datab[2]
datab[3] => add_sub_rqc:auto_generated.datab[3]
datab[4] => add_sub_rqc:auto_generated.datab[4]
datab[5] => add_sub_rqc:auto_generated.datab[5]
datab[6] => add_sub_rqc:auto_generated.datab[6]
datab[7] => add_sub_rqc:auto_generated.datab[7]
datab[8] => add_sub_rqc:auto_generated.datab[8]
datab[9] => add_sub_rqc:auto_generated.datab[9]
datab[10] => add_sub_rqc:auto_generated.datab[10]
datab[11] => add_sub_rqc:auto_generated.datab[11]
datab[12] => add_sub_rqc:auto_generated.datab[12]
datab[13] => add_sub_rqc:auto_generated.datab[13]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_rqc:auto_generated.result[0]
result[1] <= add_sub_rqc:auto_generated.result[1]
result[2] <= add_sub_rqc:auto_generated.result[2]
result[3] <= add_sub_rqc:auto_generated.result[3]
result[4] <= add_sub_rqc:auto_generated.result[4]
result[5] <= add_sub_rqc:auto_generated.result[5]
result[6] <= add_sub_rqc:auto_generated.result[6]
result[7] <= add_sub_rqc:auto_generated.result[7]
result[8] <= add_sub_rqc:auto_generated.result[8]
result[9] <= add_sub_rqc:auto_generated.result[9]
result[10] <= add_sub_rqc:auto_generated.result[10]
result[11] <= add_sub_rqc:auto_generated.result[11]
result[12] <= add_sub_rqc:auto_generated.result[12]
result[13] <= add_sub_rqc:auto_generated.result[13]
cout <= add_sub_rqc:auto_generated.cout
overflow <= <GND>


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[11]|add_sub_rqc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN29
dataa[1] => op_1.IN27
dataa[2] => op_1.IN25
dataa[3] => op_1.IN23
dataa[4] => op_1.IN21
dataa[5] => op_1.IN19
dataa[6] => op_1.IN17
dataa[7] => op_1.IN15
dataa[8] => op_1.IN13
dataa[9] => op_1.IN11
dataa[10] => op_1.IN9
dataa[11] => op_1.IN7
dataa[12] => op_1.IN5
dataa[13] => op_1.IN3
datab[0] => op_1.IN30
datab[1] => op_1.IN28
datab[2] => op_1.IN26
datab[3] => op_1.IN24
datab[4] => op_1.IN22
datab[5] => op_1.IN20
datab[6] => op_1.IN18
datab[7] => op_1.IN16
datab[8] => op_1.IN14
datab[9] => op_1.IN12
datab[10] => op_1.IN10
datab[11] => op_1.IN8
datab[12] => op_1.IN6
datab[13] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[10]
dataa[0] => add_sub_qqc:auto_generated.dataa[0]
dataa[1] => add_sub_qqc:auto_generated.dataa[1]
dataa[2] => add_sub_qqc:auto_generated.dataa[2]
dataa[3] => add_sub_qqc:auto_generated.dataa[3]
dataa[4] => add_sub_qqc:auto_generated.dataa[4]
dataa[5] => add_sub_qqc:auto_generated.dataa[5]
dataa[6] => add_sub_qqc:auto_generated.dataa[6]
dataa[7] => add_sub_qqc:auto_generated.dataa[7]
dataa[8] => add_sub_qqc:auto_generated.dataa[8]
dataa[9] => add_sub_qqc:auto_generated.dataa[9]
dataa[10] => add_sub_qqc:auto_generated.dataa[10]
dataa[11] => add_sub_qqc:auto_generated.dataa[11]
dataa[12] => add_sub_qqc:auto_generated.dataa[12]
datab[0] => add_sub_qqc:auto_generated.datab[0]
datab[1] => add_sub_qqc:auto_generated.datab[1]
datab[2] => add_sub_qqc:auto_generated.datab[2]
datab[3] => add_sub_qqc:auto_generated.datab[3]
datab[4] => add_sub_qqc:auto_generated.datab[4]
datab[5] => add_sub_qqc:auto_generated.datab[5]
datab[6] => add_sub_qqc:auto_generated.datab[6]
datab[7] => add_sub_qqc:auto_generated.datab[7]
datab[8] => add_sub_qqc:auto_generated.datab[8]
datab[9] => add_sub_qqc:auto_generated.datab[9]
datab[10] => add_sub_qqc:auto_generated.datab[10]
datab[11] => add_sub_qqc:auto_generated.datab[11]
datab[12] => add_sub_qqc:auto_generated.datab[12]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_qqc:auto_generated.result[0]
result[1] <= add_sub_qqc:auto_generated.result[1]
result[2] <= add_sub_qqc:auto_generated.result[2]
result[3] <= add_sub_qqc:auto_generated.result[3]
result[4] <= add_sub_qqc:auto_generated.result[4]
result[5] <= add_sub_qqc:auto_generated.result[5]
result[6] <= add_sub_qqc:auto_generated.result[6]
result[7] <= add_sub_qqc:auto_generated.result[7]
result[8] <= add_sub_qqc:auto_generated.result[8]
result[9] <= add_sub_qqc:auto_generated.result[9]
result[10] <= add_sub_qqc:auto_generated.result[10]
result[11] <= add_sub_qqc:auto_generated.result[11]
result[12] <= add_sub_qqc:auto_generated.result[12]
cout <= add_sub_qqc:auto_generated.cout
overflow <= <GND>


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[10]|add_sub_qqc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN27
dataa[1] => op_1.IN25
dataa[2] => op_1.IN23
dataa[3] => op_1.IN21
dataa[4] => op_1.IN19
dataa[5] => op_1.IN17
dataa[6] => op_1.IN15
dataa[7] => op_1.IN13
dataa[8] => op_1.IN11
dataa[9] => op_1.IN9
dataa[10] => op_1.IN7
dataa[11] => op_1.IN5
dataa[12] => op_1.IN3
datab[0] => op_1.IN28
datab[1] => op_1.IN26
datab[2] => op_1.IN24
datab[3] => op_1.IN22
datab[4] => op_1.IN20
datab[5] => op_1.IN18
datab[6] => op_1.IN16
datab[7] => op_1.IN14
datab[8] => op_1.IN12
datab[9] => op_1.IN10
datab[10] => op_1.IN8
datab[11] => op_1.IN6
datab[12] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[9]
dataa[0] => add_sub_pqc:auto_generated.dataa[0]
dataa[1] => add_sub_pqc:auto_generated.dataa[1]
dataa[2] => add_sub_pqc:auto_generated.dataa[2]
dataa[3] => add_sub_pqc:auto_generated.dataa[3]
dataa[4] => add_sub_pqc:auto_generated.dataa[4]
dataa[5] => add_sub_pqc:auto_generated.dataa[5]
dataa[6] => add_sub_pqc:auto_generated.dataa[6]
dataa[7] => add_sub_pqc:auto_generated.dataa[7]
dataa[8] => add_sub_pqc:auto_generated.dataa[8]
dataa[9] => add_sub_pqc:auto_generated.dataa[9]
dataa[10] => add_sub_pqc:auto_generated.dataa[10]
dataa[11] => add_sub_pqc:auto_generated.dataa[11]
datab[0] => add_sub_pqc:auto_generated.datab[0]
datab[1] => add_sub_pqc:auto_generated.datab[1]
datab[2] => add_sub_pqc:auto_generated.datab[2]
datab[3] => add_sub_pqc:auto_generated.datab[3]
datab[4] => add_sub_pqc:auto_generated.datab[4]
datab[5] => add_sub_pqc:auto_generated.datab[5]
datab[6] => add_sub_pqc:auto_generated.datab[6]
datab[7] => add_sub_pqc:auto_generated.datab[7]
datab[8] => add_sub_pqc:auto_generated.datab[8]
datab[9] => add_sub_pqc:auto_generated.datab[9]
datab[10] => add_sub_pqc:auto_generated.datab[10]
datab[11] => add_sub_pqc:auto_generated.datab[11]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_pqc:auto_generated.result[0]
result[1] <= add_sub_pqc:auto_generated.result[1]
result[2] <= add_sub_pqc:auto_generated.result[2]
result[3] <= add_sub_pqc:auto_generated.result[3]
result[4] <= add_sub_pqc:auto_generated.result[4]
result[5] <= add_sub_pqc:auto_generated.result[5]
result[6] <= add_sub_pqc:auto_generated.result[6]
result[7] <= add_sub_pqc:auto_generated.result[7]
result[8] <= add_sub_pqc:auto_generated.result[8]
result[9] <= add_sub_pqc:auto_generated.result[9]
result[10] <= add_sub_pqc:auto_generated.result[10]
result[11] <= add_sub_pqc:auto_generated.result[11]
cout <= add_sub_pqc:auto_generated.cout
overflow <= <GND>


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[9]|add_sub_pqc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN25
dataa[1] => op_1.IN23
dataa[2] => op_1.IN21
dataa[3] => op_1.IN19
dataa[4] => op_1.IN17
dataa[5] => op_1.IN15
dataa[6] => op_1.IN13
dataa[7] => op_1.IN11
dataa[8] => op_1.IN9
dataa[9] => op_1.IN7
dataa[10] => op_1.IN5
dataa[11] => op_1.IN3
datab[0] => op_1.IN26
datab[1] => op_1.IN24
datab[2] => op_1.IN22
datab[3] => op_1.IN20
datab[4] => op_1.IN18
datab[5] => op_1.IN16
datab[6] => op_1.IN14
datab[7] => op_1.IN12
datab[8] => op_1.IN10
datab[9] => op_1.IN8
datab[10] => op_1.IN6
datab[11] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[8]
dataa[0] => add_sub_oqc:auto_generated.dataa[0]
dataa[1] => add_sub_oqc:auto_generated.dataa[1]
dataa[2] => add_sub_oqc:auto_generated.dataa[2]
dataa[3] => add_sub_oqc:auto_generated.dataa[3]
dataa[4] => add_sub_oqc:auto_generated.dataa[4]
dataa[5] => add_sub_oqc:auto_generated.dataa[5]
dataa[6] => add_sub_oqc:auto_generated.dataa[6]
dataa[7] => add_sub_oqc:auto_generated.dataa[7]
dataa[8] => add_sub_oqc:auto_generated.dataa[8]
dataa[9] => add_sub_oqc:auto_generated.dataa[9]
dataa[10] => add_sub_oqc:auto_generated.dataa[10]
datab[0] => add_sub_oqc:auto_generated.datab[0]
datab[1] => add_sub_oqc:auto_generated.datab[1]
datab[2] => add_sub_oqc:auto_generated.datab[2]
datab[3] => add_sub_oqc:auto_generated.datab[3]
datab[4] => add_sub_oqc:auto_generated.datab[4]
datab[5] => add_sub_oqc:auto_generated.datab[5]
datab[6] => add_sub_oqc:auto_generated.datab[6]
datab[7] => add_sub_oqc:auto_generated.datab[7]
datab[8] => add_sub_oqc:auto_generated.datab[8]
datab[9] => add_sub_oqc:auto_generated.datab[9]
datab[10] => add_sub_oqc:auto_generated.datab[10]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_oqc:auto_generated.result[0]
result[1] <= add_sub_oqc:auto_generated.result[1]
result[2] <= add_sub_oqc:auto_generated.result[2]
result[3] <= add_sub_oqc:auto_generated.result[3]
result[4] <= add_sub_oqc:auto_generated.result[4]
result[5] <= add_sub_oqc:auto_generated.result[5]
result[6] <= add_sub_oqc:auto_generated.result[6]
result[7] <= add_sub_oqc:auto_generated.result[7]
result[8] <= add_sub_oqc:auto_generated.result[8]
result[9] <= add_sub_oqc:auto_generated.result[9]
result[10] <= add_sub_oqc:auto_generated.result[10]
cout <= add_sub_oqc:auto_generated.cout
overflow <= <GND>


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[8]|add_sub_oqc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN23
dataa[1] => op_1.IN21
dataa[2] => op_1.IN19
dataa[3] => op_1.IN17
dataa[4] => op_1.IN15
dataa[5] => op_1.IN13
dataa[6] => op_1.IN11
dataa[7] => op_1.IN9
dataa[8] => op_1.IN7
dataa[9] => op_1.IN5
dataa[10] => op_1.IN3
datab[0] => op_1.IN24
datab[1] => op_1.IN22
datab[2] => op_1.IN20
datab[3] => op_1.IN18
datab[4] => op_1.IN16
datab[5] => op_1.IN14
datab[6] => op_1.IN12
datab[7] => op_1.IN10
datab[8] => op_1.IN8
datab[9] => op_1.IN6
datab[10] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[7]
dataa[0] => add_sub_nqc:auto_generated.dataa[0]
dataa[1] => add_sub_nqc:auto_generated.dataa[1]
dataa[2] => add_sub_nqc:auto_generated.dataa[2]
dataa[3] => add_sub_nqc:auto_generated.dataa[3]
dataa[4] => add_sub_nqc:auto_generated.dataa[4]
dataa[5] => add_sub_nqc:auto_generated.dataa[5]
dataa[6] => add_sub_nqc:auto_generated.dataa[6]
dataa[7] => add_sub_nqc:auto_generated.dataa[7]
dataa[8] => add_sub_nqc:auto_generated.dataa[8]
dataa[9] => add_sub_nqc:auto_generated.dataa[9]
datab[0] => add_sub_nqc:auto_generated.datab[0]
datab[1] => add_sub_nqc:auto_generated.datab[1]
datab[2] => add_sub_nqc:auto_generated.datab[2]
datab[3] => add_sub_nqc:auto_generated.datab[3]
datab[4] => add_sub_nqc:auto_generated.datab[4]
datab[5] => add_sub_nqc:auto_generated.datab[5]
datab[6] => add_sub_nqc:auto_generated.datab[6]
datab[7] => add_sub_nqc:auto_generated.datab[7]
datab[8] => add_sub_nqc:auto_generated.datab[8]
datab[9] => add_sub_nqc:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_nqc:auto_generated.result[0]
result[1] <= add_sub_nqc:auto_generated.result[1]
result[2] <= add_sub_nqc:auto_generated.result[2]
result[3] <= add_sub_nqc:auto_generated.result[3]
result[4] <= add_sub_nqc:auto_generated.result[4]
result[5] <= add_sub_nqc:auto_generated.result[5]
result[6] <= add_sub_nqc:auto_generated.result[6]
result[7] <= add_sub_nqc:auto_generated.result[7]
result[8] <= add_sub_nqc:auto_generated.result[8]
result[9] <= add_sub_nqc:auto_generated.result[9]
cout <= add_sub_nqc:auto_generated.cout
overflow <= <GND>


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[7]|add_sub_nqc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN21
dataa[1] => op_1.IN19
dataa[2] => op_1.IN17
dataa[3] => op_1.IN15
dataa[4] => op_1.IN13
dataa[5] => op_1.IN11
dataa[6] => op_1.IN9
dataa[7] => op_1.IN7
dataa[8] => op_1.IN5
dataa[9] => op_1.IN3
datab[0] => op_1.IN22
datab[1] => op_1.IN20
datab[2] => op_1.IN18
datab[3] => op_1.IN16
datab[4] => op_1.IN14
datab[5] => op_1.IN12
datab[6] => op_1.IN10
datab[7] => op_1.IN8
datab[8] => op_1.IN6
datab[9] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[6]
dataa[0] => add_sub_fpc:auto_generated.dataa[0]
dataa[1] => add_sub_fpc:auto_generated.dataa[1]
dataa[2] => add_sub_fpc:auto_generated.dataa[2]
dataa[3] => add_sub_fpc:auto_generated.dataa[3]
dataa[4] => add_sub_fpc:auto_generated.dataa[4]
dataa[5] => add_sub_fpc:auto_generated.dataa[5]
dataa[6] => add_sub_fpc:auto_generated.dataa[6]
dataa[7] => add_sub_fpc:auto_generated.dataa[7]
dataa[8] => add_sub_fpc:auto_generated.dataa[8]
datab[0] => add_sub_fpc:auto_generated.datab[0]
datab[1] => add_sub_fpc:auto_generated.datab[1]
datab[2] => add_sub_fpc:auto_generated.datab[2]
datab[3] => add_sub_fpc:auto_generated.datab[3]
datab[4] => add_sub_fpc:auto_generated.datab[4]
datab[5] => add_sub_fpc:auto_generated.datab[5]
datab[6] => add_sub_fpc:auto_generated.datab[6]
datab[7] => add_sub_fpc:auto_generated.datab[7]
datab[8] => add_sub_fpc:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_fpc:auto_generated.result[0]
result[1] <= add_sub_fpc:auto_generated.result[1]
result[2] <= add_sub_fpc:auto_generated.result[2]
result[3] <= add_sub_fpc:auto_generated.result[3]
result[4] <= add_sub_fpc:auto_generated.result[4]
result[5] <= add_sub_fpc:auto_generated.result[5]
result[6] <= add_sub_fpc:auto_generated.result[6]
result[7] <= add_sub_fpc:auto_generated.result[7]
result[8] <= add_sub_fpc:auto_generated.result[8]
cout <= add_sub_fpc:auto_generated.cout
overflow <= <GND>


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[6]|add_sub_fpc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN19
dataa[1] => op_1.IN17
dataa[2] => op_1.IN15
dataa[3] => op_1.IN13
dataa[4] => op_1.IN11
dataa[5] => op_1.IN9
dataa[6] => op_1.IN7
dataa[7] => op_1.IN5
dataa[8] => op_1.IN3
datab[0] => op_1.IN20
datab[1] => op_1.IN18
datab[2] => op_1.IN16
datab[3] => op_1.IN14
datab[4] => op_1.IN12
datab[5] => op_1.IN10
datab[6] => op_1.IN8
datab[7] => op_1.IN6
datab[8] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[5]
dataa[0] => add_sub_epc:auto_generated.dataa[0]
dataa[1] => add_sub_epc:auto_generated.dataa[1]
dataa[2] => add_sub_epc:auto_generated.dataa[2]
dataa[3] => add_sub_epc:auto_generated.dataa[3]
dataa[4] => add_sub_epc:auto_generated.dataa[4]
dataa[5] => add_sub_epc:auto_generated.dataa[5]
dataa[6] => add_sub_epc:auto_generated.dataa[6]
dataa[7] => add_sub_epc:auto_generated.dataa[7]
datab[0] => add_sub_epc:auto_generated.datab[0]
datab[1] => add_sub_epc:auto_generated.datab[1]
datab[2] => add_sub_epc:auto_generated.datab[2]
datab[3] => add_sub_epc:auto_generated.datab[3]
datab[4] => add_sub_epc:auto_generated.datab[4]
datab[5] => add_sub_epc:auto_generated.datab[5]
datab[6] => add_sub_epc:auto_generated.datab[6]
datab[7] => add_sub_epc:auto_generated.datab[7]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_epc:auto_generated.result[0]
result[1] <= add_sub_epc:auto_generated.result[1]
result[2] <= add_sub_epc:auto_generated.result[2]
result[3] <= add_sub_epc:auto_generated.result[3]
result[4] <= add_sub_epc:auto_generated.result[4]
result[5] <= add_sub_epc:auto_generated.result[5]
result[6] <= add_sub_epc:auto_generated.result[6]
result[7] <= add_sub_epc:auto_generated.result[7]
cout <= add_sub_epc:auto_generated.cout
overflow <= <GND>


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[5]|add_sub_epc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN17
dataa[1] => op_1.IN15
dataa[2] => op_1.IN13
dataa[3] => op_1.IN11
dataa[4] => op_1.IN9
dataa[5] => op_1.IN7
dataa[6] => op_1.IN5
dataa[7] => op_1.IN3
datab[0] => op_1.IN18
datab[1] => op_1.IN16
datab[2] => op_1.IN14
datab[3] => op_1.IN12
datab[4] => op_1.IN10
datab[5] => op_1.IN8
datab[6] => op_1.IN6
datab[7] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[4]
dataa[0] => add_sub_dpc:auto_generated.dataa[0]
dataa[1] => add_sub_dpc:auto_generated.dataa[1]
dataa[2] => add_sub_dpc:auto_generated.dataa[2]
dataa[3] => add_sub_dpc:auto_generated.dataa[3]
dataa[4] => add_sub_dpc:auto_generated.dataa[4]
dataa[5] => add_sub_dpc:auto_generated.dataa[5]
dataa[6] => add_sub_dpc:auto_generated.dataa[6]
datab[0] => add_sub_dpc:auto_generated.datab[0]
datab[1] => add_sub_dpc:auto_generated.datab[1]
datab[2] => add_sub_dpc:auto_generated.datab[2]
datab[3] => add_sub_dpc:auto_generated.datab[3]
datab[4] => add_sub_dpc:auto_generated.datab[4]
datab[5] => add_sub_dpc:auto_generated.datab[5]
datab[6] => add_sub_dpc:auto_generated.datab[6]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_dpc:auto_generated.result[0]
result[1] <= add_sub_dpc:auto_generated.result[1]
result[2] <= add_sub_dpc:auto_generated.result[2]
result[3] <= add_sub_dpc:auto_generated.result[3]
result[4] <= add_sub_dpc:auto_generated.result[4]
result[5] <= add_sub_dpc:auto_generated.result[5]
result[6] <= add_sub_dpc:auto_generated.result[6]
cout <= add_sub_dpc:auto_generated.cout
overflow <= <GND>


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[4]|add_sub_dpc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN15
dataa[1] => op_1.IN13
dataa[2] => op_1.IN11
dataa[3] => op_1.IN9
dataa[4] => op_1.IN7
dataa[5] => op_1.IN5
dataa[6] => op_1.IN3
datab[0] => op_1.IN16
datab[1] => op_1.IN14
datab[2] => op_1.IN12
datab[3] => op_1.IN10
datab[4] => op_1.IN8
datab[5] => op_1.IN6
datab[6] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[3]
dataa[0] => add_sub_cpc:auto_generated.dataa[0]
dataa[1] => add_sub_cpc:auto_generated.dataa[1]
dataa[2] => add_sub_cpc:auto_generated.dataa[2]
dataa[3] => add_sub_cpc:auto_generated.dataa[3]
dataa[4] => add_sub_cpc:auto_generated.dataa[4]
dataa[5] => add_sub_cpc:auto_generated.dataa[5]
datab[0] => add_sub_cpc:auto_generated.datab[0]
datab[1] => add_sub_cpc:auto_generated.datab[1]
datab[2] => add_sub_cpc:auto_generated.datab[2]
datab[3] => add_sub_cpc:auto_generated.datab[3]
datab[4] => add_sub_cpc:auto_generated.datab[4]
datab[5] => add_sub_cpc:auto_generated.datab[5]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_cpc:auto_generated.result[0]
result[1] <= add_sub_cpc:auto_generated.result[1]
result[2] <= add_sub_cpc:auto_generated.result[2]
result[3] <= add_sub_cpc:auto_generated.result[3]
result[4] <= add_sub_cpc:auto_generated.result[4]
result[5] <= add_sub_cpc:auto_generated.result[5]
cout <= add_sub_cpc:auto_generated.cout
overflow <= <GND>


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[3]|add_sub_cpc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN13
dataa[1] => op_1.IN11
dataa[2] => op_1.IN9
dataa[3] => op_1.IN7
dataa[4] => op_1.IN5
dataa[5] => op_1.IN3
datab[0] => op_1.IN14
datab[1] => op_1.IN12
datab[2] => op_1.IN10
datab[3] => op_1.IN8
datab[4] => op_1.IN6
datab[5] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[2]
dataa[0] => add_sub_bpc:auto_generated.dataa[0]
dataa[1] => add_sub_bpc:auto_generated.dataa[1]
dataa[2] => add_sub_bpc:auto_generated.dataa[2]
dataa[3] => add_sub_bpc:auto_generated.dataa[3]
dataa[4] => add_sub_bpc:auto_generated.dataa[4]
datab[0] => add_sub_bpc:auto_generated.datab[0]
datab[1] => add_sub_bpc:auto_generated.datab[1]
datab[2] => add_sub_bpc:auto_generated.datab[2]
datab[3] => add_sub_bpc:auto_generated.datab[3]
datab[4] => add_sub_bpc:auto_generated.datab[4]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_bpc:auto_generated.result[0]
result[1] <= add_sub_bpc:auto_generated.result[1]
result[2] <= add_sub_bpc:auto_generated.result[2]
result[3] <= add_sub_bpc:auto_generated.result[3]
result[4] <= add_sub_bpc:auto_generated.result[4]
cout <= add_sub_bpc:auto_generated.cout
overflow <= <GND>


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[2]|add_sub_bpc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN11
dataa[1] => op_1.IN9
dataa[2] => op_1.IN7
dataa[3] => op_1.IN5
dataa[4] => op_1.IN3
datab[0] => op_1.IN12
datab[1] => op_1.IN10
datab[2] => op_1.IN8
datab[3] => op_1.IN6
datab[4] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[1]
dataa[0] => add_sub_apc:auto_generated.dataa[0]
dataa[1] => add_sub_apc:auto_generated.dataa[1]
dataa[2] => add_sub_apc:auto_generated.dataa[2]
dataa[3] => add_sub_apc:auto_generated.dataa[3]
datab[0] => add_sub_apc:auto_generated.datab[0]
datab[1] => add_sub_apc:auto_generated.datab[1]
datab[2] => add_sub_apc:auto_generated.datab[2]
datab[3] => add_sub_apc:auto_generated.datab[3]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_apc:auto_generated.result[0]
result[1] <= add_sub_apc:auto_generated.result[1]
result[2] <= add_sub_apc:auto_generated.result[2]
result[3] <= add_sub_apc:auto_generated.result[3]
cout <= add_sub_apc:auto_generated.cout
overflow <= <GND>


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[1]|add_sub_apc:auto_generated
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN9
dataa[1] => op_1.IN7
dataa[2] => op_1.IN5
dataa[3] => op_1.IN3
datab[0] => op_1.IN10
datab[1] => op_1.IN8
datab[2] => op_1.IN6
datab[3] => op_1.IN4
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[0]
dataa[0] => add_sub_8pc:auto_generated.dataa[0]
dataa[1] => add_sub_8pc:auto_generated.dataa[1]
datab[0] => add_sub_8pc:auto_generated.datab[0]
datab[1] => add_sub_8pc:auto_generated.datab[1]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_8pc:auto_generated.result[0]
result[1] <= add_sub_8pc:auto_generated.result[1]
cout <= add_sub_8pc:auto_generated.cout
overflow <= <GND>


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[0]|add_sub_8pc:auto_generated
cout <= carry_eqn[1].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => carry_eqn[0].IN0
dataa[0] => _.IN0
dataa[0] => sum_eqn[0].IN0
dataa[1] => carry_eqn[1].IN0
dataa[1] => _.IN0
dataa[1] => sum_eqn[1].IN0
datab[0] => datab_node[0].IN0
datab[1] => datab_node[1].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sum_eqn[1].DB_MAX_OUTPUT_PORT_TYPE


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay
clock => sr[1][31].CLK
clock => sr[1][30].CLK
clock => sr[1][29].CLK
clock => sr[1][28].CLK
clock => sr[1][27].CLK
clock => sr[1][26].CLK
clock => sr[1][25].CLK
clock => sr[1][24].CLK
clock => sr[1][23].CLK
clock => sr[1][22].CLK
clock => sr[1][21].CLK
clock => sr[1][20].CLK
clock => sr[1][19].CLK
clock => sr[1][18].CLK
clock => sr[1][17].CLK
clock => sr[1][16].CLK
clock => sr[1][15].CLK
clock => sr[1][14].CLK
clock => sr[1][13].CLK
clock => sr[1][12].CLK
clock => sr[1][11].CLK
clock => sr[1][10].CLK
clock => sr[1][9].CLK
clock => sr[1][8].CLK
clock => sr[1][7].CLK
clock => sr[1][6].CLK
clock => sr[1][5].CLK
clock => sr[1][4].CLK
clock => sr[1][3].CLK
clock => sr[1][2].CLK
clock => sr[1][1].CLK
clock => sr[1][0].CLK
clock => sr[0][31].CLK
clock => sr[0][30].CLK
clock => sr[0][29].CLK
clock => sr[0][28].CLK
clock => sr[0][27].CLK
clock => sr[0][26].CLK
clock => sr[0][25].CLK
clock => sr[0][24].CLK
clock => sr[0][23].CLK
clock => sr[0][22].CLK
clock => sr[0][21].CLK
clock => sr[0][20].CLK
clock => sr[0][19].CLK
clock => sr[0][18].CLK
clock => sr[0][17].CLK
clock => sr[0][16].CLK
clock => sr[0][15].CLK
clock => sr[0][14].CLK
clock => sr[0][13].CLK
clock => sr[0][12].CLK
clock => sr[0][11].CLK
clock => sr[0][10].CLK
clock => sr[0][9].CLK
clock => sr[0][8].CLK
clock => sr[0][7].CLK
clock => sr[0][6].CLK
clock => sr[0][5].CLK
clock => sr[0][4].CLK
clock => sr[0][3].CLK
clock => sr[0][2].CLK
clock => sr[0][1].CLK
clock => sr[0][0].CLK
d[0] => pq[0][0].DATAIN
d[0] => sr[0][0].IN0
d[1] => pq[0][1].DATAIN
d[1] => sr[0][1].IN0
d[2] => pq[0][2].DATAIN
d[2] => sr[0][2].IN0
d[3] => pq[0][3].DATAIN
d[3] => sr[0][3].IN0
d[4] => pq[0][4].DATAIN
d[4] => sr[0][4].IN0
d[5] => pq[0][5].DATAIN
d[5] => sr[0][5].IN0
d[6] => pq[0][6].DATAIN
d[6] => sr[0][6].IN0
d[7] => pq[0][7].DATAIN
d[7] => sr[0][7].IN0
d[8] => pq[0][8].DATAIN
d[8] => sr[0][8].IN0
d[9] => pq[0][9].DATAIN
d[9] => sr[0][9].IN0
d[10] => pq[0][10].DATAIN
d[10] => sr[0][10].IN0
d[11] => pq[0][11].DATAIN
d[11] => sr[0][11].IN0
d[12] => pq[0][12].DATAIN
d[12] => sr[0][12].IN0
d[13] => pq[0][13].DATAIN
d[13] => sr[0][13].IN0
d[14] => pq[0][14].DATAIN
d[14] => sr[0][14].IN0
d[15] => pq[0][15].DATAIN
d[15] => sr[0][15].IN0
d[16] => pq[0][16].DATAIN
d[16] => sr[0][16].IN0
d[17] => pq[0][17].DATAIN
d[17] => sr[0][17].IN0
d[18] => pq[0][18].DATAIN
d[18] => sr[0][18].IN0
d[19] => pq[0][19].DATAIN
d[19] => sr[0][19].IN0
d[20] => pq[0][20].DATAIN
d[20] => sr[0][20].IN0
d[21] => pq[0][21].DATAIN
d[21] => sr[0][21].IN0
d[22] => pq[0][22].DATAIN
d[22] => sr[0][22].IN0
d[23] => pq[0][23].DATAIN
d[23] => sr[0][23].IN0
d[24] => pq[0][24].DATAIN
d[24] => sr[0][24].IN0
d[25] => pq[0][25].DATAIN
d[25] => sr[0][25].IN0
d[26] => pq[0][26].DATAIN
d[26] => sr[0][26].IN0
d[27] => pq[0][27].DATAIN
d[27] => sr[0][27].IN0
d[28] => pq[0][28].DATAIN
d[28] => sr[0][28].IN0
d[29] => pq[0][29].DATAIN
d[29] => sr[0][29].IN0
d[30] => pq[0][30].DATAIN
d[30] => sr[0][30].IN0
d[31] => pq[0][31].DATAIN
d[31] => sr[0][31].IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
pq[0][14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
pq[0][15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
pq[0][16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
pq[0][17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
pq[0][18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
pq[0][19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
pq[0][20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
pq[0][21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
pq[0][22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
pq[0][23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
pq[0][24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
pq[0][25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
pq[0][26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
pq[0][27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
pq[0][28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
pq[0][29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
pq[0][30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
pq[0][31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE
pq[1][0] <= sr[0][0].DB_MAX_OUTPUT_PORT_TYPE
pq[1][1] <= sr[0][1].DB_MAX_OUTPUT_PORT_TYPE
pq[1][2] <= sr[0][2].DB_MAX_OUTPUT_PORT_TYPE
pq[1][3] <= sr[0][3].DB_MAX_OUTPUT_PORT_TYPE
pq[1][4] <= sr[0][4].DB_MAX_OUTPUT_PORT_TYPE
pq[1][5] <= sr[0][5].DB_MAX_OUTPUT_PORT_TYPE
pq[1][6] <= sr[0][6].DB_MAX_OUTPUT_PORT_TYPE
pq[1][7] <= sr[0][7].DB_MAX_OUTPUT_PORT_TYPE
pq[1][8] <= sr[0][8].DB_MAX_OUTPUT_PORT_TYPE
pq[1][9] <= sr[0][9].DB_MAX_OUTPUT_PORT_TYPE
pq[1][10] <= sr[0][10].DB_MAX_OUTPUT_PORT_TYPE
pq[1][11] <= sr[0][11].DB_MAX_OUTPUT_PORT_TYPE
pq[1][12] <= sr[0][12].DB_MAX_OUTPUT_PORT_TYPE
pq[1][13] <= sr[0][13].DB_MAX_OUTPUT_PORT_TYPE
pq[1][14] <= sr[0][14].DB_MAX_OUTPUT_PORT_TYPE
pq[1][15] <= sr[0][15].DB_MAX_OUTPUT_PORT_TYPE
pq[1][16] <= sr[0][16].DB_MAX_OUTPUT_PORT_TYPE
pq[1][17] <= sr[0][17].DB_MAX_OUTPUT_PORT_TYPE
pq[1][18] <= sr[0][18].DB_MAX_OUTPUT_PORT_TYPE
pq[1][19] <= sr[0][19].DB_MAX_OUTPUT_PORT_TYPE
pq[1][20] <= sr[0][20].DB_MAX_OUTPUT_PORT_TYPE
pq[1][21] <= sr[0][21].DB_MAX_OUTPUT_PORT_TYPE
pq[1][22] <= sr[0][22].DB_MAX_OUTPUT_PORT_TYPE
pq[1][23] <= sr[0][23].DB_MAX_OUTPUT_PORT_TYPE
pq[1][24] <= sr[0][24].DB_MAX_OUTPUT_PORT_TYPE
pq[1][25] <= sr[0][25].DB_MAX_OUTPUT_PORT_TYPE
pq[1][26] <= sr[0][26].DB_MAX_OUTPUT_PORT_TYPE
pq[1][27] <= sr[0][27].DB_MAX_OUTPUT_PORT_TYPE
pq[1][28] <= sr[0][28].DB_MAX_OUTPUT_PORT_TYPE
pq[1][29] <= sr[0][29].DB_MAX_OUTPUT_PORT_TYPE
pq[1][30] <= sr[0][30].DB_MAX_OUTPUT_PORT_TYPE
pq[1][31] <= sr[0][31].DB_MAX_OUTPUT_PORT_TYPE
pq[2][0] <= sr[1][0].DB_MAX_OUTPUT_PORT_TYPE
pq[2][1] <= sr[1][1].DB_MAX_OUTPUT_PORT_TYPE
pq[2][2] <= sr[1][2].DB_MAX_OUTPUT_PORT_TYPE
pq[2][3] <= sr[1][3].DB_MAX_OUTPUT_PORT_TYPE
pq[2][4] <= sr[1][4].DB_MAX_OUTPUT_PORT_TYPE
pq[2][5] <= sr[1][5].DB_MAX_OUTPUT_PORT_TYPE
pq[2][6] <= sr[1][6].DB_MAX_OUTPUT_PORT_TYPE
pq[2][7] <= sr[1][7].DB_MAX_OUTPUT_PORT_TYPE
pq[2][8] <= sr[1][8].DB_MAX_OUTPUT_PORT_TYPE
pq[2][9] <= sr[1][9].DB_MAX_OUTPUT_PORT_TYPE
pq[2][10] <= sr[1][10].DB_MAX_OUTPUT_PORT_TYPE
pq[2][11] <= sr[1][11].DB_MAX_OUTPUT_PORT_TYPE
pq[2][12] <= sr[1][12].DB_MAX_OUTPUT_PORT_TYPE
pq[2][13] <= sr[1][13].DB_MAX_OUTPUT_PORT_TYPE
pq[2][14] <= sr[1][14].DB_MAX_OUTPUT_PORT_TYPE
pq[2][15] <= sr[1][15].DB_MAX_OUTPUT_PORT_TYPE
pq[2][16] <= sr[1][16].DB_MAX_OUTPUT_PORT_TYPE
pq[2][17] <= sr[1][17].DB_MAX_OUTPUT_PORT_TYPE
pq[2][18] <= sr[1][18].DB_MAX_OUTPUT_PORT_TYPE
pq[2][19] <= sr[1][19].DB_MAX_OUTPUT_PORT_TYPE
pq[2][20] <= sr[1][20].DB_MAX_OUTPUT_PORT_TYPE
pq[2][21] <= sr[1][21].DB_MAX_OUTPUT_PORT_TYPE
pq[2][22] <= sr[1][22].DB_MAX_OUTPUT_PORT_TYPE
pq[2][23] <= sr[1][23].DB_MAX_OUTPUT_PORT_TYPE
pq[2][24] <= sr[1][24].DB_MAX_OUTPUT_PORT_TYPE
pq[2][25] <= sr[1][25].DB_MAX_OUTPUT_PORT_TYPE
pq[2][26] <= sr[1][26].DB_MAX_OUTPUT_PORT_TYPE
pq[2][27] <= sr[1][27].DB_MAX_OUTPUT_PORT_TYPE
pq[2][28] <= sr[1][28].DB_MAX_OUTPUT_PORT_TYPE
pq[2][29] <= sr[1][29].DB_MAX_OUTPUT_PORT_TYPE
pq[2][30] <= sr[1][30].DB_MAX_OUTPUT_PORT_TYPE
pq[2][31] <= sr[1][31].DB_MAX_OUTPUT_PORT_TYPE
ena => sr[1][31].ENA
ena => sr[1][30].ENA
ena => sr[1][29].ENA
ena => sr[1][28].ENA
ena => sr[1][27].ENA
ena => sr[1][26].ENA
ena => sr[1][25].ENA
ena => sr[1][24].ENA
ena => sr[1][23].ENA
ena => sr[1][22].ENA
ena => sr[1][21].ENA
ena => sr[1][20].ENA
ena => sr[1][19].ENA
ena => sr[1][18].ENA
ena => sr[1][17].ENA
ena => sr[1][16].ENA
ena => sr[1][15].ENA
ena => sr[1][14].ENA
ena => sr[1][13].ENA
ena => sr[1][12].ENA
ena => sr[1][11].ENA
ena => sr[1][10].ENA
ena => sr[1][9].ENA
ena => sr[1][8].ENA
ena => sr[1][7].ENA
ena => sr[1][6].ENA
ena => sr[1][5].ENA
ena => sr[1][4].ENA
ena => sr[1][3].ENA
ena => sr[1][2].ENA
ena => sr[1][1].ENA
ena => sr[1][0].ENA
ena => sr[0][31].ENA
ena => sr[0][30].ENA
ena => sr[0][29].ENA
ena => sr[0][28].ENA
ena => sr[0][27].ENA
ena => sr[0][26].ENA
ena => sr[0][25].ENA
ena => sr[0][24].ENA
ena => sr[0][23].ENA
ena => sr[0][22].ENA
ena => sr[0][21].ENA
ena => sr[0][20].ENA
ena => sr[0][19].ENA
ena => sr[0][18].ENA
ena => sr[0][17].ENA
ena => sr[0][16].ENA
ena => sr[0][15].ENA
ena => sr[0][14].ENA
ena => sr[0][13].ENA
ena => sr[0][12].ENA
ena => sr[0][11].ENA
ena => sr[0][10].ENA
ena => sr[0][9].ENA
ena => sr[0][8].ENA
ena => sr[0][7].ENA
ena => sr[0][6].ENA
ena => sr[0][5].ENA
ena => sr[0][4].ENA
ena => sr[0][3].ENA
ena => sr[0][2].ENA
ena => sr[0][1].ENA
ena => sr[0][0].ENA
sclr => _.IN0
sclr => _.IN0
clrn => sr[1][31].ACLR
clrn => sr[1][30].ACLR
clrn => sr[1][29].ACLR
clrn => sr[1][28].ACLR
clrn => sr[1][27].ACLR
clrn => sr[1][26].ACLR
clrn => sr[1][25].ACLR
clrn => sr[1][24].ACLR
clrn => sr[1][23].ACLR
clrn => sr[1][22].ACLR
clrn => sr[1][21].ACLR
clrn => sr[1][20].ACLR
clrn => sr[1][19].ACLR
clrn => sr[1][18].ACLR
clrn => sr[1][17].ACLR
clrn => sr[1][16].ACLR
clrn => sr[1][15].ACLR
clrn => sr[1][14].ACLR
clrn => sr[1][13].ACLR
clrn => sr[1][12].ACLR
clrn => sr[1][11].ACLR
clrn => sr[1][10].ACLR
clrn => sr[1][9].ACLR
clrn => sr[1][8].ACLR
clrn => sr[1][7].ACLR
clrn => sr[1][6].ACLR
clrn => sr[1][5].ACLR
clrn => sr[1][4].ACLR
clrn => sr[1][3].ACLR
clrn => sr[1][2].ACLR
clrn => sr[1][1].ACLR
clrn => sr[1][0].ACLR
clrn => sr[0][31].ACLR
clrn => sr[0][30].ACLR
clrn => sr[0][29].ACLR
clrn => sr[0][28].ACLR
clrn => sr[0][27].ACLR
clrn => sr[0][26].ACLR
clrn => sr[0][25].ACLR
clrn => sr[0][24].ACLR
clrn => sr[0][23].ACLR
clrn => sr[0][22].ACLR
clrn => sr[0][21].ACLR
clrn => sr[0][20].ACLR
clrn => sr[0][19].ACLR
clrn => sr[0][18].ACLR
clrn => sr[0][17].ACLR
clrn => sr[0][16].ACLR
clrn => sr[0][15].ACLR
clrn => sr[0][14].ACLR
clrn => sr[0][13].ACLR
clrn => sr[0][12].ACLR
clrn => sr[0][11].ACLR
clrn => sr[0][10].ACLR
clrn => sr[0][9].ACLR
clrn => sr[0][8].ACLR
clrn => sr[0][7].ACLR
clrn => sr[0][6].ACLR
clrn => sr[0][5].ACLR
clrn => sr[0][4].ACLR
clrn => sr[0][3].ACLR
clrn => sr[0][2].ACLR
clrn => sr[0][1].ACLR
clrn => sr[0][0].ACLR
prn => sr[1][31].PRESET
prn => sr[1][30].PRESET
prn => sr[1][29].PRESET
prn => sr[1][28].PRESET
prn => sr[1][27].PRESET
prn => sr[1][26].PRESET
prn => sr[1][25].PRESET
prn => sr[1][24].PRESET
prn => sr[1][23].PRESET
prn => sr[1][22].PRESET
prn => sr[1][21].PRESET
prn => sr[1][20].PRESET
prn => sr[1][19].PRESET
prn => sr[1][18].PRESET
prn => sr[1][17].PRESET
prn => sr[1][16].PRESET
prn => sr[1][15].PRESET
prn => sr[1][14].PRESET
prn => sr[1][13].PRESET
prn => sr[1][12].PRESET
prn => sr[1][11].PRESET
prn => sr[1][10].PRESET
prn => sr[1][9].PRESET
prn => sr[1][8].PRESET
prn => sr[1][7].PRESET
prn => sr[1][6].PRESET
prn => sr[1][5].PRESET
prn => sr[1][4].PRESET
prn => sr[1][3].PRESET
prn => sr[1][2].PRESET
prn => sr[1][1].PRESET
prn => sr[1][0].PRESET
prn => sr[0][31].PRESET
prn => sr[0][30].PRESET
prn => sr[0][29].PRESET
prn => sr[0][28].PRESET
prn => sr[0][27].PRESET
prn => sr[0][26].PRESET
prn => sr[0][25].PRESET
prn => sr[0][24].PRESET
prn => sr[0][23].PRESET
prn => sr[0][22].PRESET
prn => sr[0][21].PRESET
prn => sr[0][20].PRESET
prn => sr[0][19].PRESET
prn => sr[0][18].PRESET
prn => sr[0][17].PRESET
prn => sr[0][16].PRESET
prn => sr[0][15].PRESET
prn => sr[0][14].PRESET
prn => sr[0][13].PRESET
prn => sr[0][12].PRESET
prn => sr[0][11].PRESET
prn => sr[0][10].PRESET
prn => sr[0][9].PRESET
prn => sr[0][8].PRESET
prn => sr[0][7].PRESET
prn => sr[0][6].PRESET
prn => sr[0][5].PRESET
prn => sr[0][4].PRESET
prn => sr[0][3].PRESET
prn => sr[0][2].PRESET
prn => sr[0][1].PRESET
prn => sr[0][0].PRESET


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[15]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
d[12] => pq[0][12].DATAIN
d[12] => q[12].DATAIN
d[13] => pq[0][13].DATAIN
d[13] => q[13].DATAIN
d[14] => pq[0][14].DATAIN
d[14] => q[14].DATAIN
d[15] => pq[0][15].DATAIN
d[15] => q[15].DATAIN
d[16] => pq[0][16].DATAIN
d[16] => q[16].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
pq[0][14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
pq[0][15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
pq[0][16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[14]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
d[12] => pq[0][12].DATAIN
d[12] => q[12].DATAIN
d[13] => pq[0][13].DATAIN
d[13] => q[13].DATAIN
d[14] => pq[0][14].DATAIN
d[14] => q[14].DATAIN
d[15] => pq[0][15].DATAIN
d[15] => q[15].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
pq[0][14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
pq[0][15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[13]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
d[12] => pq[0][12].DATAIN
d[12] => q[12].DATAIN
d[13] => pq[0][13].DATAIN
d[13] => q[13].DATAIN
d[14] => pq[0][14].DATAIN
d[14] => q[14].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
pq[0][14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[12]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
d[12] => pq[0][12].DATAIN
d[12] => q[12].DATAIN
d[13] => pq[0][13].DATAIN
d[13] => q[13].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]
clock => sr[0][12].CLK
clock => sr[0][11].CLK
clock => sr[0][10].CLK
clock => sr[0][9].CLK
clock => sr[0][8].CLK
clock => sr[0][7].CLK
clock => sr[0][6].CLK
clock => sr[0][5].CLK
clock => sr[0][4].CLK
clock => sr[0][3].CLK
clock => sr[0][2].CLK
clock => sr[0][1].CLK
clock => sr[0][0].CLK
d[0] => pq[0][0].DATAIN
d[0] => sr[0][0].IN0
d[1] => pq[0][1].DATAIN
d[1] => sr[0][1].IN0
d[2] => pq[0][2].DATAIN
d[2] => sr[0][2].IN0
d[3] => pq[0][3].DATAIN
d[3] => sr[0][3].IN0
d[4] => pq[0][4].DATAIN
d[4] => sr[0][4].IN0
d[5] => pq[0][5].DATAIN
d[5] => sr[0][5].IN0
d[6] => pq[0][6].DATAIN
d[6] => sr[0][6].IN0
d[7] => pq[0][7].DATAIN
d[7] => sr[0][7].IN0
d[8] => pq[0][8].DATAIN
d[8] => sr[0][8].IN0
d[9] => pq[0][9].DATAIN
d[9] => sr[0][9].IN0
d[10] => pq[0][10].DATAIN
d[10] => sr[0][10].IN0
d[11] => pq[0][11].DATAIN
d[11] => sr[0][11].IN0
d[12] => pq[0][12].DATAIN
d[12] => sr[0][12].IN0
q[0] <= sr[0][0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= sr[0][1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= sr[0][2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= sr[0][3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= sr[0][4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= sr[0][5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= sr[0][6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= sr[0][7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= sr[0][8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= sr[0][9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= sr[0][10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= sr[0][11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= sr[0][12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[1][0] <= sr[0][0].DB_MAX_OUTPUT_PORT_TYPE
pq[1][1] <= sr[0][1].DB_MAX_OUTPUT_PORT_TYPE
pq[1][2] <= sr[0][2].DB_MAX_OUTPUT_PORT_TYPE
pq[1][3] <= sr[0][3].DB_MAX_OUTPUT_PORT_TYPE
pq[1][4] <= sr[0][4].DB_MAX_OUTPUT_PORT_TYPE
pq[1][5] <= sr[0][5].DB_MAX_OUTPUT_PORT_TYPE
pq[1][6] <= sr[0][6].DB_MAX_OUTPUT_PORT_TYPE
pq[1][7] <= sr[0][7].DB_MAX_OUTPUT_PORT_TYPE
pq[1][8] <= sr[0][8].DB_MAX_OUTPUT_PORT_TYPE
pq[1][9] <= sr[0][9].DB_MAX_OUTPUT_PORT_TYPE
pq[1][10] <= sr[0][10].DB_MAX_OUTPUT_PORT_TYPE
pq[1][11] <= sr[0][11].DB_MAX_OUTPUT_PORT_TYPE
pq[1][12] <= sr[0][12].DB_MAX_OUTPUT_PORT_TYPE
ena => sr[0][12].ENA
ena => sr[0][11].ENA
ena => sr[0][10].ENA
ena => sr[0][9].ENA
ena => sr[0][8].ENA
ena => sr[0][7].ENA
ena => sr[0][6].ENA
ena => sr[0][5].ENA
ena => sr[0][4].ENA
ena => sr[0][3].ENA
ena => sr[0][2].ENA
ena => sr[0][1].ENA
ena => sr[0][0].ENA
sclr => _.IN0
clrn => sr[0][12].ACLR
clrn => sr[0][11].ACLR
clrn => sr[0][10].ACLR
clrn => sr[0][9].ACLR
clrn => sr[0][8].ACLR
clrn => sr[0][7].ACLR
clrn => sr[0][6].ACLR
clrn => sr[0][5].ACLR
clrn => sr[0][4].ACLR
clrn => sr[0][3].ACLR
clrn => sr[0][2].ACLR
clrn => sr[0][1].ACLR
clrn => sr[0][0].ACLR
prn => sr[0][12].PRESET
prn => sr[0][11].PRESET
prn => sr[0][10].PRESET
prn => sr[0][9].PRESET
prn => sr[0][8].PRESET
prn => sr[0][7].PRESET
prn => sr[0][6].PRESET
prn => sr[0][5].PRESET
prn => sr[0][4].PRESET
prn => sr[0][3].PRESET
prn => sr[0][2].PRESET
prn => sr[0][1].PRESET
prn => sr[0][0].PRESET


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[10]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[9]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[8]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[7]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[6]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[5]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[4]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[3]
clock => sr[0][4].CLK
clock => sr[0][3].CLK
clock => sr[0][2].CLK
clock => sr[0][1].CLK
clock => sr[0][0].CLK
d[0] => pq[0][0].DATAIN
d[0] => sr[0][0].IN0
d[1] => pq[0][1].DATAIN
d[1] => sr[0][1].IN0
d[2] => pq[0][2].DATAIN
d[2] => sr[0][2].IN0
d[3] => pq[0][3].DATAIN
d[3] => sr[0][3].IN0
d[4] => pq[0][4].DATAIN
d[4] => sr[0][4].IN0
q[0] <= sr[0][0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= sr[0][1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= sr[0][2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= sr[0][3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= sr[0][4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[1][0] <= sr[0][0].DB_MAX_OUTPUT_PORT_TYPE
pq[1][1] <= sr[0][1].DB_MAX_OUTPUT_PORT_TYPE
pq[1][2] <= sr[0][2].DB_MAX_OUTPUT_PORT_TYPE
pq[1][3] <= sr[0][3].DB_MAX_OUTPUT_PORT_TYPE
pq[1][4] <= sr[0][4].DB_MAX_OUTPUT_PORT_TYPE
ena => sr[0][4].ENA
ena => sr[0][3].ENA
ena => sr[0][2].ENA
ena => sr[0][1].ENA
ena => sr[0][0].ENA
sclr => _.IN0
clrn => sr[0][4].ACLR
clrn => sr[0][3].ACLR
clrn => sr[0][2].ACLR
clrn => sr[0][1].ACLR
clrn => sr[0][0].ACLR
prn => sr[0][4].PRESET
prn => sr[0][3].PRESET
prn => sr[0][2].PRESET
prn => sr[0][1].PRESET
prn => sr[0][0].PRESET


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[2]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[1]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[0]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[15]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
d[12] => pq[0][12].DATAIN
d[12] => q[12].DATAIN
d[13] => pq[0][13].DATAIN
d[13] => q[13].DATAIN
d[14] => pq[0][14].DATAIN
d[14] => q[14].DATAIN
d[15] => pq[0][15].DATAIN
d[15] => q[15].DATAIN
d[16] => pq[0][16].DATAIN
d[16] => q[16].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
pq[0][14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
pq[0][15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
pq[0][16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[14]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
d[12] => pq[0][12].DATAIN
d[12] => q[12].DATAIN
d[13] => pq[0][13].DATAIN
d[13] => q[13].DATAIN
d[14] => pq[0][14].DATAIN
d[14] => q[14].DATAIN
d[15] => pq[0][15].DATAIN
d[15] => q[15].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
pq[0][14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
pq[0][15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[13]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
d[12] => pq[0][12].DATAIN
d[12] => q[12].DATAIN
d[13] => pq[0][13].DATAIN
d[13] => q[13].DATAIN
d[14] => pq[0][14].DATAIN
d[14] => q[14].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
pq[0][14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[12]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
d[12] => pq[0][12].DATAIN
d[12] => q[12].DATAIN
d[13] => pq[0][13].DATAIN
d[13] => q[13].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]
clock => sr[0][12].CLK
clock => sr[0][11].CLK
clock => sr[0][10].CLK
clock => sr[0][9].CLK
clock => sr[0][8].CLK
clock => sr[0][7].CLK
clock => sr[0][6].CLK
clock => sr[0][5].CLK
clock => sr[0][4].CLK
clock => sr[0][3].CLK
clock => sr[0][2].CLK
clock => sr[0][1].CLK
clock => sr[0][0].CLK
d[0] => pq[0][0].DATAIN
d[0] => sr[0][0].IN0
d[1] => pq[0][1].DATAIN
d[1] => sr[0][1].IN0
d[2] => pq[0][2].DATAIN
d[2] => sr[0][2].IN0
d[3] => pq[0][3].DATAIN
d[3] => sr[0][3].IN0
d[4] => pq[0][4].DATAIN
d[4] => sr[0][4].IN0
d[5] => pq[0][5].DATAIN
d[5] => sr[0][5].IN0
d[6] => pq[0][6].DATAIN
d[6] => sr[0][6].IN0
d[7] => pq[0][7].DATAIN
d[7] => sr[0][7].IN0
d[8] => pq[0][8].DATAIN
d[8] => sr[0][8].IN0
d[9] => pq[0][9].DATAIN
d[9] => sr[0][9].IN0
d[10] => pq[0][10].DATAIN
d[10] => sr[0][10].IN0
d[11] => pq[0][11].DATAIN
d[11] => sr[0][11].IN0
d[12] => pq[0][12].DATAIN
d[12] => sr[0][12].IN0
q[0] <= sr[0][0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= sr[0][1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= sr[0][2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= sr[0][3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= sr[0][4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= sr[0][5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= sr[0][6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= sr[0][7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= sr[0][8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= sr[0][9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= sr[0][10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= sr[0][11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= sr[0][12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[1][0] <= sr[0][0].DB_MAX_OUTPUT_PORT_TYPE
pq[1][1] <= sr[0][1].DB_MAX_OUTPUT_PORT_TYPE
pq[1][2] <= sr[0][2].DB_MAX_OUTPUT_PORT_TYPE
pq[1][3] <= sr[0][3].DB_MAX_OUTPUT_PORT_TYPE
pq[1][4] <= sr[0][4].DB_MAX_OUTPUT_PORT_TYPE
pq[1][5] <= sr[0][5].DB_MAX_OUTPUT_PORT_TYPE
pq[1][6] <= sr[0][6].DB_MAX_OUTPUT_PORT_TYPE
pq[1][7] <= sr[0][7].DB_MAX_OUTPUT_PORT_TYPE
pq[1][8] <= sr[0][8].DB_MAX_OUTPUT_PORT_TYPE
pq[1][9] <= sr[0][9].DB_MAX_OUTPUT_PORT_TYPE
pq[1][10] <= sr[0][10].DB_MAX_OUTPUT_PORT_TYPE
pq[1][11] <= sr[0][11].DB_MAX_OUTPUT_PORT_TYPE
pq[1][12] <= sr[0][12].DB_MAX_OUTPUT_PORT_TYPE
ena => sr[0][12].ENA
ena => sr[0][11].ENA
ena => sr[0][10].ENA
ena => sr[0][9].ENA
ena => sr[0][8].ENA
ena => sr[0][7].ENA
ena => sr[0][6].ENA
ena => sr[0][5].ENA
ena => sr[0][4].ENA
ena => sr[0][3].ENA
ena => sr[0][2].ENA
ena => sr[0][1].ENA
ena => sr[0][0].ENA
sclr => _.IN0
clrn => sr[0][12].ACLR
clrn => sr[0][11].ACLR
clrn => sr[0][10].ACLR
clrn => sr[0][9].ACLR
clrn => sr[0][8].ACLR
clrn => sr[0][7].ACLR
clrn => sr[0][6].ACLR
clrn => sr[0][5].ACLR
clrn => sr[0][4].ACLR
clrn => sr[0][3].ACLR
clrn => sr[0][2].ACLR
clrn => sr[0][1].ACLR
clrn => sr[0][0].ACLR
prn => sr[0][12].PRESET
prn => sr[0][11].PRESET
prn => sr[0][10].PRESET
prn => sr[0][9].PRESET
prn => sr[0][8].PRESET
prn => sr[0][7].PRESET
prn => sr[0][6].PRESET
prn => sr[0][5].PRESET
prn => sr[0][4].PRESET
prn => sr[0][3].PRESET
prn => sr[0][2].PRESET
prn => sr[0][1].PRESET
prn => sr[0][0].PRESET


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[10]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[9]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[8]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[7]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[6]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[5]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[4]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[3]
clock => sr[0][4].CLK
clock => sr[0][3].CLK
clock => sr[0][2].CLK
clock => sr[0][1].CLK
clock => sr[0][0].CLK
d[0] => pq[0][0].DATAIN
d[0] => sr[0][0].IN0
d[1] => pq[0][1].DATAIN
d[1] => sr[0][1].IN0
d[2] => pq[0][2].DATAIN
d[2] => sr[0][2].IN0
d[3] => pq[0][3].DATAIN
d[3] => sr[0][3].IN0
d[4] => pq[0][4].DATAIN
d[4] => sr[0][4].IN0
q[0] <= sr[0][0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= sr[0][1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= sr[0][2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= sr[0][3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= sr[0][4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[1][0] <= sr[0][0].DB_MAX_OUTPUT_PORT_TYPE
pq[1][1] <= sr[0][1].DB_MAX_OUTPUT_PORT_TYPE
pq[1][2] <= sr[0][2].DB_MAX_OUTPUT_PORT_TYPE
pq[1][3] <= sr[0][3].DB_MAX_OUTPUT_PORT_TYPE
pq[1][4] <= sr[0][4].DB_MAX_OUTPUT_PORT_TYPE
ena => sr[0][4].ENA
ena => sr[0][3].ENA
ena => sr[0][2].ENA
ena => sr[0][1].ENA
ena => sr[0][0].ENA
sclr => _.IN0
clrn => sr[0][4].ACLR
clrn => sr[0][3].ACLR
clrn => sr[0][2].ACLR
clrn => sr[0][1].ACLR
clrn => sr[0][0].ACLR
prn => sr[0][4].PRESET
prn => sr[0][3].PRESET
prn => sr[0][2].PRESET
prn => sr[0][1].PRESET
prn => sr[0][0].PRESET


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[2]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[1]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[0]
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:q_final_dff
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
d[12] => pq[0][12].DATAIN
d[12] => q[12].DATAIN
d[13] => pq[0][13].DATAIN
d[13] => q[13].DATAIN
d[14] => pq[0][14].DATAIN
d[14] => q[14].DATAIN
d[15] => pq[0][15].DATAIN
d[15] => q[15].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
pq[0][14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
pq[0][15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|Sobel:Sobel_m0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_final_dff
clock => _.IN0
d[0] => pq[0][0].DATAIN
d[0] => q[0].IN1
d[1] => pq[0][1].DATAIN
d[1] => q[1].DATAIN
d[2] => pq[0][2].DATAIN
d[2] => q[2].DATAIN
d[3] => pq[0][3].DATAIN
d[3] => q[3].DATAIN
d[4] => pq[0][4].DATAIN
d[4] => q[4].DATAIN
d[5] => pq[0][5].DATAIN
d[5] => q[5].DATAIN
d[6] => pq[0][6].DATAIN
d[6] => q[6].DATAIN
d[7] => pq[0][7].DATAIN
d[7] => q[7].DATAIN
d[8] => pq[0][8].DATAIN
d[8] => q[8].DATAIN
d[9] => pq[0][9].DATAIN
d[9] => q[9].DATAIN
d[10] => pq[0][10].DATAIN
d[10] => q[10].DATAIN
d[11] => pq[0][11].DATAIN
d[11] => q[11].DATAIN
d[12] => pq[0][12].DATAIN
d[12] => q[12].DATAIN
d[13] => pq[0][13].DATAIN
d[13] => q[13].DATAIN
d[14] => pq[0][14].DATAIN
d[14] => q[14].DATAIN
d[15] => pq[0][15].DATAIN
d[15] => q[15].DATAIN
d[16] => pq[0][16].DATAIN
d[16] => q[16].DATAIN
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
pq[0][0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
pq[0][1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
pq[0][2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
pq[0][3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
pq[0][4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
pq[0][5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
pq[0][6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
pq[0][7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
pq[0][8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
pq[0][9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
pq[0][10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
pq[0][11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
pq[0][12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
pq[0][13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
pq[0][14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
pq[0][15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
pq[0][16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
ena => _.IN1
sclr => _.IN1
clrn => _.IN1
prn => _.IN1


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top
clk => clk.IN1
rst_n => rst_n.IN1
lcd_dclk <= lcd_driver:u_lcd_driver.lcd_dclk
lcd_blank <= lcd_driver:u_lcd_driver.lcd_blank
lcd_sync <= lcd_driver:u_lcd_driver.lcd_sync
lcd_hs <= lcd_driver:u_lcd_driver.lcd_hs
lcd_vs <= lcd_driver:u_lcd_driver.lcd_vs
lcd_en <= lcd_driver:u_lcd_driver.lcd_en
lcd_rgb[0] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_rgb[1] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_rgb[2] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_rgb[3] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_rgb[4] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_rgb[5] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_rgb[6] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_rgb[7] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_rgb[8] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_rgb[9] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_rgb[10] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_rgb[11] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_rgb[12] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_rgb[13] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_rgb[14] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_rgb[15] <= lcd_driver:u_lcd_driver.lcd_rgb
lcd_request <= lcd_driver:u_lcd_driver.lcd_request
lcd_framesync <= lcd_driver:u_lcd_driver.lcd_framesync
lcd_xpos[0] <= lcd_driver:u_lcd_driver.lcd_xpos
lcd_xpos[1] <= lcd_driver:u_lcd_driver.lcd_xpos
lcd_xpos[2] <= lcd_driver:u_lcd_driver.lcd_xpos
lcd_xpos[3] <= lcd_driver:u_lcd_driver.lcd_xpos
lcd_xpos[4] <= lcd_driver:u_lcd_driver.lcd_xpos
lcd_xpos[5] <= lcd_driver:u_lcd_driver.lcd_xpos
lcd_xpos[6] <= lcd_driver:u_lcd_driver.lcd_xpos
lcd_xpos[7] <= lcd_driver:u_lcd_driver.lcd_xpos
lcd_xpos[8] <= lcd_driver:u_lcd_driver.lcd_xpos
lcd_xpos[9] <= lcd_driver:u_lcd_driver.lcd_xpos
lcd_xpos[10] <= lcd_driver:u_lcd_driver.lcd_xpos
lcd_ypos[0] <= lcd_driver:u_lcd_driver.lcd_ypos
lcd_ypos[1] <= lcd_driver:u_lcd_driver.lcd_ypos
lcd_ypos[2] <= lcd_driver:u_lcd_driver.lcd_ypos
lcd_ypos[3] <= lcd_driver:u_lcd_driver.lcd_ypos
lcd_ypos[4] <= lcd_driver:u_lcd_driver.lcd_ypos
lcd_ypos[5] <= lcd_driver:u_lcd_driver.lcd_ypos
lcd_ypos[6] <= lcd_driver:u_lcd_driver.lcd_ypos
lcd_ypos[7] <= lcd_driver:u_lcd_driver.lcd_ypos
lcd_ypos[8] <= lcd_driver:u_lcd_driver.lcd_ypos
lcd_ypos[9] <= lcd_driver:u_lcd_driver.lcd_ypos
lcd_ypos[10] <= lcd_driver:u_lcd_driver.lcd_ypos
lcd_data[0] => lcd_data[0].IN1
lcd_data[1] => lcd_data[1].IN1
lcd_data[2] => lcd_data[2].IN1
lcd_data[3] => lcd_data[3].IN1
lcd_data[4] => lcd_data[4].IN1
lcd_data[5] => lcd_data[5].IN1
lcd_data[6] => lcd_data[6].IN1
lcd_data[7] => lcd_data[7].IN1
lcd_data[8] => lcd_data[8].IN1
lcd_data[9] => lcd_data[9].IN1
lcd_data[10] => lcd_data[10].IN1
lcd_data[11] => lcd_data[11].IN1
lcd_data[12] => lcd_data[12].IN1
lcd_data[13] => lcd_data[13].IN1
lcd_data[14] => lcd_data[14].IN1
lcd_data[15] => lcd_data[15].IN1


|sdram_ov5640_sobel_vga|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver
clk => vcnt[0].CLK
clk => vcnt[1].CLK
clk => vcnt[2].CLK
clk => vcnt[3].CLK
clk => vcnt[4].CLK
clk => vcnt[5].CLK
clk => vcnt[6].CLK
clk => vcnt[7].CLK
clk => vcnt[8].CLK
clk => vcnt[9].CLK
clk => vcnt[10].CLK
clk => hcnt[0].CLK
clk => hcnt[1].CLK
clk => hcnt[2].CLK
clk => hcnt[3].CLK
clk => hcnt[4].CLK
clk => hcnt[5].CLK
clk => hcnt[6].CLK
clk => hcnt[7].CLK
clk => hcnt[8].CLK
clk => hcnt[9].CLK
clk => hcnt[10].CLK
clk => lcd_dclk.DATAIN
rst_n => hcnt[0].ACLR
rst_n => hcnt[1].ACLR
rst_n => hcnt[2].ACLR
rst_n => hcnt[3].ACLR
rst_n => hcnt[4].ACLR
rst_n => hcnt[5].ACLR
rst_n => hcnt[6].ACLR
rst_n => hcnt[7].ACLR
rst_n => hcnt[8].ACLR
rst_n => hcnt[9].ACLR
rst_n => hcnt[10].ACLR
rst_n => vcnt[0].ACLR
rst_n => vcnt[1].ACLR
rst_n => vcnt[2].ACLR
rst_n => vcnt[3].ACLR
rst_n => vcnt[4].ACLR
rst_n => vcnt[5].ACLR
rst_n => vcnt[6].ACLR
rst_n => vcnt[7].ACLR
rst_n => vcnt[8].ACLR
rst_n => vcnt[9].ACLR
rst_n => vcnt[10].ACLR
lcd_dclk <= clk.DB_MAX_OUTPUT_PORT_TYPE
lcd_blank <= lcd_blank.DB_MAX_OUTPUT_PORT_TYPE
lcd_sync <= <GND>
lcd_hs <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
lcd_vs <= LessThan3.DB_MAX_OUTPUT_PORT_TYPE
lcd_en <= lcd_en.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[0] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[1] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[2] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[3] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[4] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[5] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[6] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[7] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[8] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[9] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[10] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[11] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[12] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[13] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[14] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_rgb[15] <= lcd_rgb.DB_MAX_OUTPUT_PORT_TYPE
lcd_request <= lcd_request.DB_MAX_OUTPUT_PORT_TYPE
lcd_framesync <= LessThan3.DB_MAX_OUTPUT_PORT_TYPE
lcd_xpos[0] <= lcd_xpos.DB_MAX_OUTPUT_PORT_TYPE
lcd_xpos[1] <= lcd_xpos.DB_MAX_OUTPUT_PORT_TYPE
lcd_xpos[2] <= lcd_xpos.DB_MAX_OUTPUT_PORT_TYPE
lcd_xpos[3] <= lcd_xpos.DB_MAX_OUTPUT_PORT_TYPE
lcd_xpos[4] <= lcd_xpos.DB_MAX_OUTPUT_PORT_TYPE
lcd_xpos[5] <= lcd_xpos.DB_MAX_OUTPUT_PORT_TYPE
lcd_xpos[6] <= lcd_xpos.DB_MAX_OUTPUT_PORT_TYPE
lcd_xpos[7] <= lcd_xpos.DB_MAX_OUTPUT_PORT_TYPE
lcd_xpos[8] <= lcd_xpos.DB_MAX_OUTPUT_PORT_TYPE
lcd_xpos[9] <= lcd_xpos.DB_MAX_OUTPUT_PORT_TYPE
lcd_xpos[10] <= lcd_xpos.DB_MAX_OUTPUT_PORT_TYPE
lcd_ypos[0] <= lcd_ypos.DB_MAX_OUTPUT_PORT_TYPE
lcd_ypos[1] <= lcd_ypos.DB_MAX_OUTPUT_PORT_TYPE
lcd_ypos[2] <= lcd_ypos.DB_MAX_OUTPUT_PORT_TYPE
lcd_ypos[3] <= lcd_ypos.DB_MAX_OUTPUT_PORT_TYPE
lcd_ypos[4] <= lcd_ypos.DB_MAX_OUTPUT_PORT_TYPE
lcd_ypos[5] <= lcd_ypos.DB_MAX_OUTPUT_PORT_TYPE
lcd_ypos[6] <= lcd_ypos.DB_MAX_OUTPUT_PORT_TYPE
lcd_ypos[7] <= lcd_ypos.DB_MAX_OUTPUT_PORT_TYPE
lcd_ypos[8] <= lcd_ypos.DB_MAX_OUTPUT_PORT_TYPE
lcd_ypos[9] <= lcd_ypos.DB_MAX_OUTPUT_PORT_TYPE
lcd_ypos[10] <= lcd_ypos.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[0] => lcd_rgb.DATAB
lcd_data[1] => lcd_rgb.DATAB
lcd_data[2] => lcd_rgb.DATAB
lcd_data[3] => lcd_rgb.DATAB
lcd_data[4] => lcd_rgb.DATAB
lcd_data[5] => lcd_rgb.DATAB
lcd_data[6] => lcd_rgb.DATAB
lcd_data[7] => lcd_rgb.DATAB
lcd_data[8] => lcd_rgb.DATAB
lcd_data[9] => lcd_rgb.DATAB
lcd_data[10] => lcd_rgb.DATAB
lcd_data[11] => lcd_rgb.DATAB
lcd_data[12] => lcd_rgb.DATAB
lcd_data[13] => lcd_rgb.DATAB
lcd_data[14] => lcd_rgb.DATAB
lcd_data[15] => lcd_rgb.DATAB


