<stg><name>dfm</name>


<trans_list>

<trans id="117" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="2" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="13" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="14" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln121_1" val="1"/>
<literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="14" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="1"/>
</and_exp><and_exp><literal name="icmp_ln121_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="3" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
entry:1 %tile_to_dbuf_begin_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tile_to_dbuf_begin_0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
entry:2 %Dlen_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="Dlen_0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
entry:3 %tile_to_dbuf_begin9_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tile_to_dbuf_begin9_0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
entry:4 %tile_to_dbuf_begin810_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tile_to_dbuf_begin810_0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
entry:5 %tile_to_dbuf_begin7_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tile_to_dbuf_begin7_0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:6 %K_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %K

]]></Node>
<StgValue><ssdm name="K_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:7 %B_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %B

]]></Node>
<StgValue><ssdm name="B_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:8 %p_read_1 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read7

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:9 %p_read_2 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read6

]]></Node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:10 %p_read_3 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read5

]]></Node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:11 %p_read_4 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read4

]]></Node>
<StgValue><ssdm name="p_read_4"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12 %p_read_5 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read3

]]></Node>
<StgValue><ssdm name="p_read_5"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:13 %p_read_6 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2

]]></Node>
<StgValue><ssdm name="p_read_6"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:14 %p_read_7 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_7"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:15 %p_read_8 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read

]]></Node>
<StgValue><ssdm name="p_read_8"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="30">
<![CDATA[
entry:16 %K_cast = zext i30 %K_read

]]></Node>
<StgValue><ssdm name="K_cast"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:17 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dbuf, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty_37, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_0, void @empty_26, void @empty_15, i32 16, i32 16, i32 16, i32 16, void @empty_15, void @empty_15, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:19 %store_ln111 = store i32 0, i32 %Dlen_0

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:20 %store_ln111 = store i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
entry:21 %br_ln111 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body:0 %i_7 = load i3 %i

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:1 %Dlen_0_load = load i32 %Dlen_0

]]></Node>
<StgValue><ssdm name="Dlen_0_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body:2 %icmp_ln111 = icmp_eq  i3 %i_7, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln111"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body:4 %add_ln111 = add i3 %i_7, i3 1

]]></Node>
<StgValue><ssdm name="add_ln111"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:5 %br_ln111 = br i1 %icmp_ln111, void %for.body.split, void %for.end40

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="32">
<![CDATA[
for.body.split:0 %trunc_ln111 = trunc i32 %Dlen_0_load

]]></Node>
<StgValue><ssdm name="trunc_ln111"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="2" op_0_bw="3">
<![CDATA[
for.body.split:1 %trunc_ln112 = trunc i3 %i_7

]]></Node>
<StgValue><ssdm name="trunc_ln112"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.split:2 %specpipeline_ln112 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_15

]]></Node>
<StgValue><ssdm name="specpipeline_ln112"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:3 %specloopname_ln111 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32

]]></Node>
<StgValue><ssdm name="specloopname_ln111"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
for.body.split:4 %tmp = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %p_read_4, i1 %p_read_3, i1 %p_read_2, i1 %p_read_1, i2 %trunc_ln112

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split:5 %br_ln113 = br i1 %tmp, void %VITIS_LOOP_114_2, void %VITIS_LOOP_121_3

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
VITIS_LOOP_114_2:0 %tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read_5, i2 %trunc_ln112

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_114_2:1 %mul = mul i32 %tmp_3, i32 %K_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_121_3:0 %icmp_ln121 = icmp_eq  i3 %i_7, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln121"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_121_3:1 %br_ln121 = br i1 %icmp_ln121, void %for.body20.lr.ph, void %for.cond.cleanup19

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
<literal name="tmp" val="1"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.body20.lr.ph:0 %tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 0, i32 %p_read_7, i32 %p_read_6, i32 %p_read_5, i2 %trunc_ln112

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
<literal name="tmp" val="1"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
for.body20.lr.ph:1 %br_ln121 = br void %for.body20

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32">
<![CDATA[
for.end40:0 %tile_to_dbuf_begin_0_load = load i32 %tile_to_dbuf_begin_0

]]></Node>
<StgValue><ssdm name="tile_to_dbuf_begin_0_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32">
<![CDATA[
for.end40:1 %tile_to_dbuf_begin9_0_load = load i32 %tile_to_dbuf_begin9_0

]]></Node>
<StgValue><ssdm name="tile_to_dbuf_begin9_0_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32">
<![CDATA[
for.end40:2 %tile_to_dbuf_begin810_0_load = load i32 %tile_to_dbuf_begin810_0

]]></Node>
<StgValue><ssdm name="tile_to_dbuf_begin810_0_load"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32">
<![CDATA[
for.end40:3 %tile_to_dbuf_begin7_0_load = load i32 %tile_to_dbuf_begin7_0

]]></Node>
<StgValue><ssdm name="tile_to_dbuf_begin7_0_load"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
for.end40:4 %mrv = insertvalue i128 <undef>, i32 %tile_to_dbuf_begin_0_load

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
for.end40:5 %mrv_1 = insertvalue i128 %mrv, i32 %tile_to_dbuf_begin7_0_load

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
for.end40:6 %mrv_2 = insertvalue i128 %mrv_1, i32 %tile_to_dbuf_begin810_0_load

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
for.end40:7 %mrv_3 = insertvalue i128 %mrv_2, i32 %tile_to_dbuf_begin9_0_load

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="128">
<![CDATA[
for.end40:8 %ret_ln0 = ret i128 %mrv_3

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="64" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_114_2:1 %mul = mul i32 %tmp_3, i32 %K_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
VITIS_LOOP_114_2:2 %shl_ln = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %mul, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="34">
<![CDATA[
VITIS_LOOP_114_2:3 %zext_ln114 = zext i34 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln114"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_114_2:4 %add_ln114 = add i64 %zext_ln114, i64 %B_read

]]></Node>
<StgValue><ssdm name="add_ln114"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_114_2:5 %trunc_ln7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln114, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_114_2:6 %sext_ln114 = sext i62 %trunc_ln7

]]></Node>
<StgValue><ssdm name="sext_ln114"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_114_2:7 %gmem3_addr = getelementptr i32 %gmem3, i64 %sext_ln114

]]></Node>
<StgValue><ssdm name="gmem3_addr"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_114_2:8 %empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem3_addr, i32 %K_cast

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="72" st_id="6" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_114_2:8 %empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem3_addr, i32 %K_cast

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="73" st_id="7" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_114_2:8 %empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem3_addr, i32 %K_cast

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="74" st_id="8" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_114_2:8 %empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem3_addr, i32 %K_cast

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="75" st_id="9" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_114_2:8 %empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem3_addr, i32 %K_cast

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="76" st_id="10" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_114_2:8 %empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem3_addr, i32 %K_cast

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="77" st_id="11" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_114_2:8 %empty_56 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem3_addr, i32 %K_cast

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="78" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="30" op_4_bw="16" op_5_bw="32" op_6_bw="0">
<![CDATA[
VITIS_LOOP_114_2:9 %call_ln114 = call void @dfm_Pipeline_VITIS_LOOP_114_2, i32 %gmem3, i62 %trunc_ln7, i30 %K_read, i16 %trunc_ln111, i32 %Dbuf

]]></Node>
<StgValue><ssdm name="call_ln114"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="79" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="30" op_4_bw="16" op_5_bw="32" op_6_bw="0">
<![CDATA[
VITIS_LOOP_114_2:9 %call_ln114 = call void @dfm_Pipeline_VITIS_LOOP_114_2, i32 %gmem3, i62 %trunc_ln7, i30 %K_read, i16 %trunc_ln111, i32 %Dbuf

]]></Node>
<StgValue><ssdm name="call_ln114"/></StgValue>
</operation>

<operation id="80" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
VITIS_LOOP_114_2:10 %switch_ln118 = switch i2 %trunc_ln112, void %branch7, i2 0, void %VITIS_LOOP_114_2.for.end.loopexit38_crit_edge, i2 1, void %branch5, i2 2, void %branch6

]]></Node>
<StgValue><ssdm name="switch_ln118"/></StgValue>
</operation>

<operation id="81" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="trunc_ln112" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch6:0 %store_ln118 = store i32 %Dlen_0_load, i32 %tile_to_dbuf_begin810_0

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="82" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="trunc_ln112" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
branch6:1 %br_ln118 = br void %for.end.loopexit38

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="83" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="trunc_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5:0 %store_ln118 = store i32 %Dlen_0_load, i32 %tile_to_dbuf_begin7_0

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="84" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="trunc_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
branch5:1 %br_ln118 = br void %for.end.loopexit38

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="85" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="trunc_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_114_2.for.end.loopexit38_crit_edge:0 %store_ln118 = store i32 %Dlen_0_load, i32 %tile_to_dbuf_begin_0

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="86" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="trunc_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_114_2.for.end.loopexit38_crit_edge:1 %br_ln118 = br void %for.end.loopexit38

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="87" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="trunc_ln112" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7:0 %store_ln118 = store i32 %Dlen_0_load, i32 %tile_to_dbuf_begin9_0

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="88" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="trunc_ln112" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
branch7:1 %br_ln118 = br void %for.end.loopexit38

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="89" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end.loopexit38:0 %add_ln119 = add i32 %Dlen_0_load, i32 %K_cast

]]></Node>
<StgValue><ssdm name="add_ln119"/></StgValue>
</operation>

<operation id="90" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.end.loopexit38:1 %store_ln120 = store i32 %add_ln119, i32 %Dlen_0

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="91" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
for.end.loopexit38:2 %br_ln120 = br void %for.inc37

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="92" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc37:0 %store_ln111 = store i3 %add_ln111, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="93" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
for.inc37:1 %br_ln111 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="94" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
for.body20:0 %j = phi i2 0, void %for.body20.lr.ph, i2 %add_ln121, void %for.inc33

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="95" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body20:1 %icmp_ln121_1 = icmp_ult  i2 %j, i2 %trunc_ln112

]]></Node>
<StgValue><ssdm name="icmp_ln121_1"/></StgValue>
</operation>

<operation id="96" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body20:2 %add_ln121 = add i2 %j, i2 1

]]></Node>
<StgValue><ssdm name="add_ln121"/></StgValue>
</operation>

<operation id="97" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body20:3 %br_ln121 = br i1 %icmp_ln121_1, void %for.cond.cleanup19.loopexit, void %for.body20.split

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="98" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body20.split:0 %specloopname_ln121 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30

]]></Node>
<StgValue><ssdm name="specloopname_ln121"/></StgValue>
</operation>

<operation id="99" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.body20.split:1 %tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read_5, i2 %j

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="100" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body20.split:2 %icmp_ln122 = icmp_eq  i32 %tmp_5, i32 %tmp_4

]]></Node>
<StgValue><ssdm name="icmp_ln122"/></StgValue>
</operation>

<operation id="101" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln121_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body20.split:3 %br_ln122 = br i1 %icmp_ln122, void %for.inc33, void %if.then28

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="102" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln121_1" val="1"/>
<literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
for.inc33:0 %br_ln121 = br void %for.body20

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="103" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln121_1" val="1"/>
<literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32">
<![CDATA[
if.then28:0 %tile_to_dbuf_begin_0_load_1 = load i32 %tile_to_dbuf_begin_0

]]></Node>
<StgValue><ssdm name="tile_to_dbuf_begin_0_load_1"/></StgValue>
</operation>

<operation id="104" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln121_1" val="1"/>
<literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
if.then28:1 %tile_to_dbuf_begin9_0_load_1 = load i32 %tile_to_dbuf_begin9_0

]]></Node>
<StgValue><ssdm name="tile_to_dbuf_begin9_0_load_1"/></StgValue>
</operation>

<operation id="105" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln121_1" val="1"/>
<literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32">
<![CDATA[
if.then28:2 %tile_to_dbuf_begin810_0_load_1 = load i32 %tile_to_dbuf_begin810_0

]]></Node>
<StgValue><ssdm name="tile_to_dbuf_begin810_0_load_1"/></StgValue>
</operation>

<operation id="106" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln121_1" val="1"/>
<literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32">
<![CDATA[
if.then28:3 %tile_to_dbuf_begin7_0_load_1 = load i32 %tile_to_dbuf_begin7_0

]]></Node>
<StgValue><ssdm name="tile_to_dbuf_begin7_0_load_1"/></StgValue>
</operation>

<operation id="107" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln121_1" val="1"/>
<literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
if.then28:4 %tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %tile_to_dbuf_begin_0_load_1, i32 %tile_to_dbuf_begin7_0_load_1, i32 %tile_to_dbuf_begin810_0_load_1, i32 %tile_to_dbuf_begin9_0_load_1, i2 %j

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="108" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln121_1" val="1"/>
<literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
if.then28:5 %switch_ln122 = switch i2 %trunc_ln112, void %branch3, i2 1, void %if.then28.for.inc37_crit_edge, i2 2, void %branch2

]]></Node>
<StgValue><ssdm name="switch_ln122"/></StgValue>
</operation>

<operation id="109" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln112" val="-2"/>
<literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln121_1" val="1"/>
<literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch2:0 %store_ln122 = store i32 %tmp_6, i32 %tile_to_dbuf_begin810_0

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="110" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln112" val="-2"/>
<literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln121_1" val="1"/>
<literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln122 = br void %for.inc37

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="111" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln112" val="1"/>
<literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln121_1" val="1"/>
<literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then28.for.inc37_crit_edge:0 %store_ln122 = store i32 %tmp_6, i32 %tile_to_dbuf_begin7_0

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="112" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln112" val="1"/>
<literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln121_1" val="1"/>
<literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
if.then28.for.inc37_crit_edge:1 %br_ln122 = br void %for.inc37

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="113" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln112" val="!1"/>
<literal name="trunc_ln112" val="!2"/>
<literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln121_1" val="1"/>
<literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
branch3:0 %store_ln122 = store i32 %tmp_6, i32 %tile_to_dbuf_begin9_0

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="114" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln112" val="!1"/>
<literal name="trunc_ln112" val="!2"/>
<literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln121_1" val="1"/>
<literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
branch3:1 %br_ln122 = br void %for.inc37

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="115" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln121_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
for.cond.cleanup19.loopexit:0 %br_ln0 = br void %for.cond.cleanup19

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="116" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
for.cond.cleanup19:0 %br_ln121 = br void %for.inc37

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="138" name="p_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read"/></StgValue>
</port>
<port id="139" name="p_read1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read1"/></StgValue>
</port>
<port id="140" name="p_read2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read2"/></StgValue>
</port>
<port id="141" name="p_read3" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read3"/></StgValue>
</port>
<port id="142" name="p_read4" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read4"/></StgValue>
</port>
<port id="143" name="p_read5" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read5"/></StgValue>
</port>
<port id="144" name="p_read6" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read6"/></StgValue>
</port>
<port id="145" name="p_read7" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read7"/></StgValue>
</port>
<port id="146" name="Dbuf" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="Dbuf"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="147" name="gmem3" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem3"/></StgValue>
</port>
<port id="148" name="B" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="B"/></StgValue>
</port>
<port id="149" name="K" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="K"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="151" from="StgValue_150" to="i" fromId="150" toId="15">
</dataflow>
<dataflow id="152" from="StgValue_150" to="tile_to_dbuf_begin_0" fromId="150" toId="16">
</dataflow>
<dataflow id="153" from="StgValue_150" to="Dlen_0" fromId="150" toId="17">
</dataflow>
<dataflow id="154" from="StgValue_150" to="tile_to_dbuf_begin9_0" fromId="150" toId="18">
</dataflow>
<dataflow id="155" from="StgValue_150" to="tile_to_dbuf_begin810_0" fromId="150" toId="19">
</dataflow>
<dataflow id="156" from="StgValue_150" to="tile_to_dbuf_begin7_0" fromId="150" toId="20">
</dataflow>
<dataflow id="158" from="_ssdm_op_Read.ap_auto.i30" to="K_read" fromId="157" toId="21">
</dataflow>
<dataflow id="159" from="K" to="K_read" fromId="149" toId="21">
</dataflow>
<dataflow id="161" from="_ssdm_op_Read.ap_auto.i64" to="B_read" fromId="160" toId="22">
</dataflow>
<dataflow id="162" from="B" to="B_read" fromId="148" toId="22">
</dataflow>
<dataflow id="164" from="_ssdm_op_Read.ap_auto.i1" to="p_read_1" fromId="163" toId="23">
</dataflow>
<dataflow id="165" from="p_read7" to="p_read_1" fromId="145" toId="23">
</dataflow>
<dataflow id="166" from="_ssdm_op_Read.ap_auto.i1" to="p_read_2" fromId="163" toId="24">
</dataflow>
<dataflow id="167" from="p_read6" to="p_read_2" fromId="144" toId="24">
</dataflow>
<dataflow id="168" from="_ssdm_op_Read.ap_auto.i1" to="p_read_3" fromId="163" toId="25">
</dataflow>
<dataflow id="169" from="p_read5" to="p_read_3" fromId="143" toId="25">
</dataflow>
<dataflow id="170" from="_ssdm_op_Read.ap_auto.i1" to="p_read_4" fromId="163" toId="26">
</dataflow>
<dataflow id="171" from="p_read4" to="p_read_4" fromId="142" toId="26">
</dataflow>
<dataflow id="173" from="_ssdm_op_Read.ap_auto.i32" to="p_read_5" fromId="172" toId="27">
</dataflow>
<dataflow id="174" from="p_read3" to="p_read_5" fromId="141" toId="27">
</dataflow>
<dataflow id="175" from="_ssdm_op_Read.ap_auto.i32" to="p_read_6" fromId="172" toId="28">
</dataflow>
<dataflow id="176" from="p_read2" to="p_read_6" fromId="140" toId="28">
</dataflow>
<dataflow id="177" from="_ssdm_op_Read.ap_auto.i32" to="p_read_7" fromId="172" toId="29">
</dataflow>
<dataflow id="178" from="p_read1" to="p_read_7" fromId="139" toId="29">
</dataflow>
<dataflow id="179" from="_ssdm_op_Read.ap_auto.i32" to="p_read_8" fromId="172" toId="30">
</dataflow>
<dataflow id="180" from="p_read" to="p_read_8" fromId="138" toId="30">
</dataflow>
<dataflow id="181" from="K_read" to="K_cast" fromId="21" toId="31">
</dataflow>
<dataflow id="183" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="182" toId="32">
</dataflow>
<dataflow id="184" from="Dbuf" to="specmemcore_ln0" fromId="146" toId="32">
</dataflow>
<dataflow id="186" from="StgValue_185" to="specmemcore_ln0" fromId="185" toId="32">
</dataflow>
<dataflow id="188" from="StgValue_187" to="specmemcore_ln0" fromId="187" toId="32">
</dataflow>
<dataflow id="190" from="StgValue_189" to="specmemcore_ln0" fromId="189" toId="32">
</dataflow>
<dataflow id="192" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="191" toId="33">
</dataflow>
<dataflow id="193" from="gmem3" to="specinterface_ln0" fromId="147" toId="33">
</dataflow>
<dataflow id="195" from="empty_37" to="specinterface_ln0" fromId="194" toId="33">
</dataflow>
<dataflow id="197" from="StgValue_196" to="specinterface_ln0" fromId="196" toId="33">
</dataflow>
<dataflow id="198" from="StgValue_196" to="specinterface_ln0" fromId="196" toId="33">
</dataflow>
<dataflow id="200" from="empty_15" to="specinterface_ln0" fromId="199" toId="33">
</dataflow>
<dataflow id="201" from="StgValue_196" to="specinterface_ln0" fromId="196" toId="33">
</dataflow>
<dataflow id="202" from="StgValue_196" to="specinterface_ln0" fromId="196" toId="33">
</dataflow>
<dataflow id="204" from="empty_0" to="specinterface_ln0" fromId="203" toId="33">
</dataflow>
<dataflow id="206" from="empty_26" to="specinterface_ln0" fromId="205" toId="33">
</dataflow>
<dataflow id="207" from="empty_15" to="specinterface_ln0" fromId="199" toId="33">
</dataflow>
<dataflow id="209" from="StgValue_208" to="specinterface_ln0" fromId="208" toId="33">
</dataflow>
<dataflow id="210" from="StgValue_208" to="specinterface_ln0" fromId="208" toId="33">
</dataflow>
<dataflow id="211" from="StgValue_208" to="specinterface_ln0" fromId="208" toId="33">
</dataflow>
<dataflow id="212" from="StgValue_208" to="specinterface_ln0" fromId="208" toId="33">
</dataflow>
<dataflow id="213" from="empty_15" to="specinterface_ln0" fromId="199" toId="33">
</dataflow>
<dataflow id="214" from="empty_15" to="specinterface_ln0" fromId="199" toId="33">
</dataflow>
<dataflow id="216" from="StgValue_215" to="specinterface_ln0" fromId="215" toId="33">
</dataflow>
<dataflow id="217" from="StgValue_196" to="specinterface_ln0" fromId="196" toId="33">
</dataflow>
<dataflow id="218" from="StgValue_196" to="store_ln111" fromId="196" toId="34">
</dataflow>
<dataflow id="219" from="Dlen_0" to="store_ln111" fromId="17" toId="34">
</dataflow>
<dataflow id="221" from="StgValue_220" to="store_ln111" fromId="220" toId="35">
</dataflow>
<dataflow id="222" from="i" to="store_ln111" fromId="15" toId="35">
</dataflow>
<dataflow id="223" from="i" to="i_7" fromId="15" toId="37">
</dataflow>
<dataflow id="224" from="Dlen_0" to="Dlen_0_load" fromId="17" toId="38">
</dataflow>
<dataflow id="225" from="i_7" to="icmp_ln111" fromId="37" toId="39">
</dataflow>
<dataflow id="227" from="StgValue_226" to="icmp_ln111" fromId="226" toId="39">
</dataflow>
<dataflow id="229" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="228" toId="40">
</dataflow>
<dataflow id="231" from="StgValue_230" to="empty" fromId="230" toId="40">
</dataflow>
<dataflow id="232" from="StgValue_230" to="empty" fromId="230" toId="40">
</dataflow>
<dataflow id="233" from="StgValue_230" to="empty" fromId="230" toId="40">
</dataflow>
<dataflow id="234" from="i_7" to="add_ln111" fromId="37" toId="41">
</dataflow>
<dataflow id="236" from="StgValue_235" to="add_ln111" fromId="235" toId="41">
</dataflow>
<dataflow id="237" from="icmp_ln111" to="br_ln111" fromId="39" toId="42">
</dataflow>
<dataflow id="238" from="Dlen_0_load" to="trunc_ln111" fromId="38" toId="43">
</dataflow>
<dataflow id="239" from="i_7" to="trunc_ln112" fromId="37" toId="44">
</dataflow>
<dataflow id="241" from="_ssdm_op_SpecPipeline" to="specpipeline_ln112" fromId="240" toId="45">
</dataflow>
<dataflow id="242" from="StgValue_150" to="specpipeline_ln112" fromId="150" toId="45">
</dataflow>
<dataflow id="243" from="StgValue_196" to="specpipeline_ln112" fromId="196" toId="45">
</dataflow>
<dataflow id="244" from="StgValue_196" to="specpipeline_ln112" fromId="196" toId="45">
</dataflow>
<dataflow id="245" from="StgValue_196" to="specpipeline_ln112" fromId="196" toId="45">
</dataflow>
<dataflow id="246" from="empty_15" to="specpipeline_ln112" fromId="199" toId="45">
</dataflow>
<dataflow id="248" from="_ssdm_op_SpecLoopName" to="specloopname_ln111" fromId="247" toId="46">
</dataflow>
<dataflow id="250" from="empty_32" to="specloopname_ln111" fromId="249" toId="46">
</dataflow>
<dataflow id="252" from="_ssdm_op_Mux.ap_auto.4i1.i2" to="tmp" fromId="251" toId="47">
</dataflow>
<dataflow id="253" from="p_read_4" to="tmp" fromId="26" toId="47">
</dataflow>
<dataflow id="254" from="p_read_3" to="tmp" fromId="25" toId="47">
</dataflow>
<dataflow id="255" from="p_read_2" to="tmp" fromId="24" toId="47">
</dataflow>
<dataflow id="256" from="p_read_1" to="tmp" fromId="23" toId="47">
</dataflow>
<dataflow id="257" from="trunc_ln112" to="tmp" fromId="44" toId="47">
</dataflow>
<dataflow id="258" from="tmp" to="br_ln113" fromId="47" toId="48">
</dataflow>
<dataflow id="260" from="_ssdm_op_Mux.ap_auto.4i32.i2" to="tmp_3" fromId="259" toId="49">
</dataflow>
<dataflow id="261" from="p_read_8" to="tmp_3" fromId="30" toId="49">
</dataflow>
<dataflow id="262" from="p_read_7" to="tmp_3" fromId="29" toId="49">
</dataflow>
<dataflow id="263" from="p_read_6" to="tmp_3" fromId="28" toId="49">
</dataflow>
<dataflow id="264" from="p_read_5" to="tmp_3" fromId="27" toId="49">
</dataflow>
<dataflow id="265" from="trunc_ln112" to="tmp_3" fromId="44" toId="49">
</dataflow>
<dataflow id="266" from="tmp_3" to="mul" fromId="49" toId="50">
</dataflow>
<dataflow id="267" from="K_cast" to="mul" fromId="31" toId="50">
</dataflow>
<dataflow id="268" from="i_7" to="icmp_ln121" fromId="37" toId="51">
</dataflow>
<dataflow id="269" from="StgValue_220" to="icmp_ln121" fromId="220" toId="51">
</dataflow>
<dataflow id="270" from="icmp_ln121" to="br_ln121" fromId="51" toId="52">
</dataflow>
<dataflow id="271" from="_ssdm_op_Mux.ap_auto.4i32.i2" to="tmp_4" fromId="259" toId="53">
</dataflow>
<dataflow id="273" from="StgValue_272" to="tmp_4" fromId="272" toId="53">
</dataflow>
<dataflow id="274" from="p_read_7" to="tmp_4" fromId="29" toId="53">
</dataflow>
<dataflow id="275" from="p_read_6" to="tmp_4" fromId="28" toId="53">
</dataflow>
<dataflow id="276" from="p_read_5" to="tmp_4" fromId="27" toId="53">
</dataflow>
<dataflow id="277" from="trunc_ln112" to="tmp_4" fromId="44" toId="53">
</dataflow>
<dataflow id="278" from="tile_to_dbuf_begin_0" to="tile_to_dbuf_begin_0_load" fromId="16" toId="55">
</dataflow>
<dataflow id="279" from="tile_to_dbuf_begin9_0" to="tile_to_dbuf_begin9_0_load" fromId="18" toId="56">
</dataflow>
<dataflow id="280" from="tile_to_dbuf_begin810_0" to="tile_to_dbuf_begin810_0_load" fromId="19" toId="57">
</dataflow>
<dataflow id="281" from="tile_to_dbuf_begin7_0" to="tile_to_dbuf_begin7_0_load" fromId="20" toId="58">
</dataflow>
<dataflow id="283" from="StgValue_282" to="mrv" fromId="282" toId="59">
</dataflow>
<dataflow id="284" from="tile_to_dbuf_begin_0_load" to="mrv" fromId="55" toId="59">
</dataflow>
<dataflow id="285" from="mrv" to="mrv_1" fromId="59" toId="60">
</dataflow>
<dataflow id="286" from="tile_to_dbuf_begin7_0_load" to="mrv_1" fromId="58" toId="60">
</dataflow>
<dataflow id="287" from="mrv_1" to="mrv_2" fromId="60" toId="61">
</dataflow>
<dataflow id="288" from="tile_to_dbuf_begin810_0_load" to="mrv_2" fromId="57" toId="61">
</dataflow>
<dataflow id="289" from="mrv_2" to="mrv_3" fromId="61" toId="62">
</dataflow>
<dataflow id="290" from="tile_to_dbuf_begin9_0_load" to="mrv_3" fromId="56" toId="62">
</dataflow>
<dataflow id="291" from="mrv_3" to="ret_ln0" fromId="62" toId="63">
</dataflow>
<dataflow id="292" from="tmp_3" to="mul" fromId="49" toId="64">
</dataflow>
<dataflow id="293" from="K_cast" to="mul" fromId="31" toId="64">
</dataflow>
<dataflow id="295" from="_ssdm_op_BitConcatenate.i34.i32.i2" to="shl_ln" fromId="294" toId="65">
</dataflow>
<dataflow id="296" from="mul" to="shl_ln" fromId="64" toId="65">
</dataflow>
<dataflow id="298" from="StgValue_297" to="shl_ln" fromId="297" toId="65">
</dataflow>
<dataflow id="299" from="shl_ln" to="zext_ln114" fromId="65" toId="66">
</dataflow>
<dataflow id="300" from="zext_ln114" to="add_ln114" fromId="66" toId="67">
</dataflow>
<dataflow id="301" from="B_read" to="add_ln114" fromId="22" toId="67">
</dataflow>
<dataflow id="303" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln7" fromId="302" toId="68">
</dataflow>
<dataflow id="304" from="add_ln114" to="trunc_ln7" fromId="67" toId="68">
</dataflow>
<dataflow id="306" from="StgValue_305" to="trunc_ln7" fromId="305" toId="68">
</dataflow>
<dataflow id="308" from="StgValue_307" to="trunc_ln7" fromId="307" toId="68">
</dataflow>
<dataflow id="309" from="trunc_ln7" to="sext_ln114" fromId="68" toId="69">
</dataflow>
<dataflow id="310" from="gmem3" to="gmem3_addr" fromId="147" toId="70">
</dataflow>
<dataflow id="311" from="sext_ln114" to="gmem3_addr" fromId="69" toId="70">
</dataflow>
<dataflow id="313" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_56" fromId="312" toId="71">
</dataflow>
<dataflow id="314" from="gmem3_addr" to="empty_56" fromId="70" toId="71">
</dataflow>
<dataflow id="315" from="K_cast" to="empty_56" fromId="31" toId="71">
</dataflow>
<dataflow id="316" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_56" fromId="312" toId="72">
</dataflow>
<dataflow id="317" from="gmem3_addr" to="empty_56" fromId="70" toId="72">
</dataflow>
<dataflow id="318" from="K_cast" to="empty_56" fromId="31" toId="72">
</dataflow>
<dataflow id="319" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_56" fromId="312" toId="73">
</dataflow>
<dataflow id="320" from="gmem3_addr" to="empty_56" fromId="70" toId="73">
</dataflow>
<dataflow id="321" from="K_cast" to="empty_56" fromId="31" toId="73">
</dataflow>
<dataflow id="322" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_56" fromId="312" toId="74">
</dataflow>
<dataflow id="323" from="gmem3_addr" to="empty_56" fromId="70" toId="74">
</dataflow>
<dataflow id="324" from="K_cast" to="empty_56" fromId="31" toId="74">
</dataflow>
<dataflow id="325" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_56" fromId="312" toId="75">
</dataflow>
<dataflow id="326" from="gmem3_addr" to="empty_56" fromId="70" toId="75">
</dataflow>
<dataflow id="327" from="K_cast" to="empty_56" fromId="31" toId="75">
</dataflow>
<dataflow id="328" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_56" fromId="312" toId="76">
</dataflow>
<dataflow id="329" from="gmem3_addr" to="empty_56" fromId="70" toId="76">
</dataflow>
<dataflow id="330" from="K_cast" to="empty_56" fromId="31" toId="76">
</dataflow>
<dataflow id="331" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_56" fromId="312" toId="77">
</dataflow>
<dataflow id="332" from="gmem3_addr" to="empty_56" fromId="70" toId="77">
</dataflow>
<dataflow id="333" from="K_cast" to="empty_56" fromId="31" toId="77">
</dataflow>
<dataflow id="335" from="dfm_Pipeline_VITIS_LOOP_114_2" to="call_ln114" fromId="334" toId="78">
</dataflow>
<dataflow id="336" from="gmem3" to="call_ln114" fromId="147" toId="78">
</dataflow>
<dataflow id="337" from="trunc_ln7" to="call_ln114" fromId="68" toId="78">
</dataflow>
<dataflow id="338" from="K_read" to="call_ln114" fromId="21" toId="78">
</dataflow>
<dataflow id="339" from="trunc_ln111" to="call_ln114" fromId="43" toId="78">
</dataflow>
<dataflow id="340" from="Dbuf" to="call_ln114" fromId="146" toId="78">
</dataflow>
<dataflow id="341" from="dfm_Pipeline_VITIS_LOOP_114_2" to="call_ln114" fromId="334" toId="79">
</dataflow>
<dataflow id="342" from="gmem3" to="call_ln114" fromId="147" toId="79">
</dataflow>
<dataflow id="343" from="trunc_ln7" to="call_ln114" fromId="68" toId="79">
</dataflow>
<dataflow id="344" from="K_read" to="call_ln114" fromId="21" toId="79">
</dataflow>
<dataflow id="345" from="trunc_ln111" to="call_ln114" fromId="43" toId="79">
</dataflow>
<dataflow id="346" from="Dbuf" to="call_ln114" fromId="146" toId="79">
</dataflow>
<dataflow id="347" from="trunc_ln112" to="switch_ln118" fromId="44" toId="80">
</dataflow>
<dataflow id="348" from="StgValue_297" to="switch_ln118" fromId="297" toId="80">
</dataflow>
<dataflow id="350" from="StgValue_349" to="switch_ln118" fromId="349" toId="80">
</dataflow>
<dataflow id="352" from="StgValue_351" to="switch_ln118" fromId="351" toId="80">
</dataflow>
<dataflow id="353" from="Dlen_0_load" to="store_ln118" fromId="38" toId="81">
</dataflow>
<dataflow id="354" from="tile_to_dbuf_begin810_0" to="store_ln118" fromId="19" toId="81">
</dataflow>
<dataflow id="355" from="Dlen_0_load" to="store_ln118" fromId="38" toId="83">
</dataflow>
<dataflow id="356" from="tile_to_dbuf_begin7_0" to="store_ln118" fromId="20" toId="83">
</dataflow>
<dataflow id="357" from="Dlen_0_load" to="store_ln118" fromId="38" toId="85">
</dataflow>
<dataflow id="358" from="tile_to_dbuf_begin_0" to="store_ln118" fromId="16" toId="85">
</dataflow>
<dataflow id="359" from="Dlen_0_load" to="store_ln118" fromId="38" toId="87">
</dataflow>
<dataflow id="360" from="tile_to_dbuf_begin9_0" to="store_ln118" fromId="18" toId="87">
</dataflow>
<dataflow id="361" from="Dlen_0_load" to="add_ln119" fromId="38" toId="89">
</dataflow>
<dataflow id="362" from="K_cast" to="add_ln119" fromId="31" toId="89">
</dataflow>
<dataflow id="363" from="add_ln119" to="store_ln120" fromId="89" toId="90">
</dataflow>
<dataflow id="364" from="Dlen_0" to="store_ln120" fromId="17" toId="90">
</dataflow>
<dataflow id="365" from="add_ln111" to="store_ln111" fromId="41" toId="92">
</dataflow>
<dataflow id="366" from="i" to="store_ln111" fromId="15" toId="92">
</dataflow>
<dataflow id="367" from="StgValue_297" to="j" fromId="297" toId="94">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
<literal name="tmp" val="1"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="368" from="br_ln121" to="j" fromId="54" toId="94">
</dataflow>
<dataflow id="369" from="add_ln121" to="j" fromId="96" toId="94">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln121_1" val="1"/>
<literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="370" from="br_ln121" to="j" fromId="102" toId="94">
<BackEdge/>
</dataflow>
<dataflow id="371" from="j" to="icmp_ln121_1" fromId="94" toId="95">
</dataflow>
<dataflow id="372" from="trunc_ln112" to="icmp_ln121_1" fromId="44" toId="95">
</dataflow>
<dataflow id="373" from="j" to="add_ln121" fromId="94" toId="96">
</dataflow>
<dataflow id="374" from="StgValue_349" to="add_ln121" fromId="349" toId="96">
</dataflow>
<dataflow id="375" from="icmp_ln121_1" to="br_ln121" fromId="95" toId="97">
</dataflow>
<dataflow id="376" from="_ssdm_op_SpecLoopName" to="specloopname_ln121" fromId="247" toId="98">
</dataflow>
<dataflow id="378" from="empty_30" to="specloopname_ln121" fromId="377" toId="98">
</dataflow>
<dataflow id="379" from="_ssdm_op_Mux.ap_auto.4i32.i2" to="tmp_5" fromId="259" toId="99">
</dataflow>
<dataflow id="380" from="p_read_8" to="tmp_5" fromId="30" toId="99">
</dataflow>
<dataflow id="381" from="p_read_7" to="tmp_5" fromId="29" toId="99">
</dataflow>
<dataflow id="382" from="p_read_6" to="tmp_5" fromId="28" toId="99">
</dataflow>
<dataflow id="383" from="p_read_5" to="tmp_5" fromId="27" toId="99">
</dataflow>
<dataflow id="384" from="j" to="tmp_5" fromId="94" toId="99">
</dataflow>
<dataflow id="385" from="tmp_5" to="icmp_ln122" fromId="99" toId="100">
</dataflow>
<dataflow id="386" from="tmp_4" to="icmp_ln122" fromId="53" toId="100">
</dataflow>
<dataflow id="387" from="icmp_ln122" to="br_ln122" fromId="100" toId="101">
</dataflow>
<dataflow id="388" from="tile_to_dbuf_begin_0" to="tile_to_dbuf_begin_0_load_1" fromId="16" toId="103">
</dataflow>
<dataflow id="389" from="tile_to_dbuf_begin9_0" to="tile_to_dbuf_begin9_0_load_1" fromId="18" toId="104">
</dataflow>
<dataflow id="390" from="tile_to_dbuf_begin810_0" to="tile_to_dbuf_begin810_0_load_1" fromId="19" toId="105">
</dataflow>
<dataflow id="391" from="tile_to_dbuf_begin7_0" to="tile_to_dbuf_begin7_0_load_1" fromId="20" toId="106">
</dataflow>
<dataflow id="392" from="_ssdm_op_Mux.ap_auto.4i32.i2" to="tmp_6" fromId="259" toId="107">
</dataflow>
<dataflow id="393" from="tile_to_dbuf_begin_0_load_1" to="tmp_6" fromId="103" toId="107">
</dataflow>
<dataflow id="394" from="tile_to_dbuf_begin7_0_load_1" to="tmp_6" fromId="106" toId="107">
</dataflow>
<dataflow id="395" from="tile_to_dbuf_begin810_0_load_1" to="tmp_6" fromId="105" toId="107">
</dataflow>
<dataflow id="396" from="tile_to_dbuf_begin9_0_load_1" to="tmp_6" fromId="104" toId="107">
</dataflow>
<dataflow id="397" from="j" to="tmp_6" fromId="94" toId="107">
</dataflow>
<dataflow id="398" from="trunc_ln112" to="switch_ln122" fromId="44" toId="108">
</dataflow>
<dataflow id="399" from="StgValue_349" to="switch_ln122" fromId="349" toId="108">
</dataflow>
<dataflow id="400" from="StgValue_351" to="switch_ln122" fromId="351" toId="108">
</dataflow>
<dataflow id="401" from="tmp_6" to="store_ln122" fromId="107" toId="109">
</dataflow>
<dataflow id="402" from="tile_to_dbuf_begin810_0" to="store_ln122" fromId="19" toId="109">
</dataflow>
<dataflow id="403" from="tmp_6" to="store_ln122" fromId="107" toId="111">
</dataflow>
<dataflow id="404" from="tile_to_dbuf_begin7_0" to="store_ln122" fromId="20" toId="111">
</dataflow>
<dataflow id="405" from="tmp_6" to="store_ln122" fromId="107" toId="113">
</dataflow>
<dataflow id="406" from="tile_to_dbuf_begin9_0" to="store_ln122" fromId="18" toId="113">
</dataflow>
<dataflow id="407" from="icmp_ln111" to="StgValue_2" fromId="39" toId="2">
</dataflow>
<dataflow id="408" from="tmp" to="StgValue_2" fromId="47" toId="2">
</dataflow>
<dataflow id="409" from="icmp_ln121" to="StgValue_2" fromId="51" toId="2">
</dataflow>
<dataflow id="410" from="tmp" to="StgValue_13" fromId="47" toId="13">
</dataflow>
<dataflow id="411" from="trunc_ln112" to="StgValue_13" fromId="44" toId="13">
</dataflow>
<dataflow id="412" from="icmp_ln121" to="StgValue_14" fromId="51" toId="14">
</dataflow>
<dataflow id="413" from="icmp_ln121_1" to="StgValue_14" fromId="95" toId="14">
</dataflow>
<dataflow id="414" from="icmp_ln122" to="StgValue_14" fromId="100" toId="14">
</dataflow>
<dataflow id="415" from="trunc_ln112" to="StgValue_14" fromId="44" toId="14">
</dataflow>
</dataflows>


</stg>
