#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat May  3 06:48:39 2025
# Process ID         : 62059
# Current directory  : /home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-6_Lab4_FIR8_rtl_Emulation/emulation/PSCE-TRANS/Xilinx/fir8_wrapper
# Command line       : vivado
# Log file           : /home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-6_Lab4_FIR8_rtl_Emulation/emulation/PSCE-TRANS/Xilinx/fir8_wrapper/vivado.log
# Journal file       : /home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-6_Lab4_FIR8_rtl_Emulation/emulation/PSCE-TRANS/Xilinx/fir8_wrapper/vivado.jou
# Running On         : goodkook-VirtualBox
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : Intel(R) Core(TM) i7-8809G CPU @ 3.10GHz
# CPU Frequency      : 3096.004 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 4
# Host memory        : 24890 MB
# Swap memory        : 4294 MB
# Total Virtual      : 29185 MB
# Available Virtual  : 28021 MB
#-----------------------------------------------------------
start_gui
open_project /home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-6_Lab4_FIR8_rtl_Emulation/emulation/PSCE-TRANS/Xilinx/fir8_wrapper/fir8_wrapper.xpr
INFO: [Project 1-313] Project file moved from '/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-6_Lab4_FIR8_Emulation/emulation/Xilinx/fir8_wrapper' since last save.
INFO: [filemgmt 56-1] Board Part Repository Path: Directory not found as '/home/goodkook/ETRI050_DesignKit/.Xilinx/Vivado/2024.2/xhub/board_store/xilinx_board_store'; using path '/home/goodkook/.Xilinx/Vivado/2024.2/xhub/board_store/xilinx_board_store' instead.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-6_Lab4_FIR8_rtl_Emulation/emulation/PSCE-TRANS/Xilinx/fir8_wrapper/fir8_wrapper.gen/sources_1'.
WARNING: [Project 1-312] File not found as '/home/goodkook/ETRI050_DesignKit/devel/Tutorials/PSCE_API/Board/A7_100T/constraints/Arty-A7-100-Master.xdc'; using path '/home/goodkook/ETRI050_DesignKit/devel/PSCE_API/Board/A7_100T/constraints/Arty-A7-100-Master.xdc' instead.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-312] File not found as '/home/goodkook/ETRI050_DesignKit/devel/Tutorials/PSCE_API/Board/A7_100T/constraints/Arty-A7-100-Master.xdc'; using path '/home/goodkook/ETRI050_DesignKit/devel/PSCE_API/Board/A7_100T/constraints/Arty-A7-100-Master.xdc' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2024.2/data/ip'.
reset_run impl_1
launch_runs impl_1 -jobs 4
[Sat May  3 06:49:54 2025] Launched impl_1...
Run output will be captured here: /home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-6_Lab4_FIR8_rtl_Emulation/emulation/PSCE-TRANS/Xilinx/fir8_wrapper/fir8_wrapper.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat May  3 06:52:27 2025] Launched impl_1...
Run output will be captured here: /home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-6_Lab4_FIR8_rtl_Emulation/emulation/PSCE-TRANS/Xilinx/fir8_wrapper/fir8_wrapper.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:16:47
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 31 2024-03:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319B9B157A
set_property PROGRAM.FILE {/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-6_Lab4_FIR8_rtl_Emulation/emulation/PSCE-TRANS/Xilinx/fir8_wrapper/fir8_wrapper.runs/impl_1/fir8_wrapper.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-6_Lab4_FIR8_rtl_Emulation/emulation/PSCE-TRANS/Xilinx/fir8_wrapper/fir8_wrapper.runs/impl_1/fir8_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Sat May  3 06:54:02 2025...
