# RiscV-simulator

--->  TO RUN:
	g++ splitcontrol.cpp
	./a.out
	g++ raavan_memory.cpp
	./a.out

---> INSTRUCTIONS NOT SUPPORTED:

-> ALMOST ALL INSTRUCTION SUPPORTED IN RISC-V 32 ARE IMPLEMENTED IN THE CODE.
-> PSEUDOCODES WERE SKIPPED.
-> 3-bit predictor is used to predict output branch instructions