vendor_name = ModelSim
source_file = 1, C:/Users/DELL/Documents/VHDL/peaje(Camilo)/Div_Frecuencia/Divisor_Frecuencia.vhd
source_file = 1, C:/Users/DELL/Documents/VHDL/peaje(Camilo)/Div_Frecuencia/db/Divisor_Frecuencia.cbx.xml
source_file = 1, c:/users/dell/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/users/dell/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/users/dell/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/users/dell/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = Divisor_Frecuencia
instance = comp, \CLK_OUT~output\, CLK_OUT~output, Divisor_Frecuencia, 1
instance = comp, \CLK_IN~input\, CLK_IN~input, Divisor_Frecuencia, 1
