
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003540                       # Number of seconds simulated
sim_ticks                                  3540016416                       # Number of ticks simulated
final_tick                               533104396353                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 322602                       # Simulator instruction rate (inst/s)
host_op_rate                                   408412                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 281897                       # Simulator tick rate (ticks/s)
host_mem_usage                               16925032                       # Number of bytes of host memory used
host_seconds                                 12557.86                       # Real time elapsed on the host
sim_insts                                  4051186802                       # Number of instructions simulated
sim_ops                                    5128780184                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       142208                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       179712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        60800                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        81280                       # Number of bytes read from this memory
system.physmem.bytes_read::total               470400                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6400                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       266368                       # Number of bytes written to this memory
system.physmem.bytes_written::total            266368                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1111                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1404                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          475                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          635                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3675                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2081                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2081                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       361580                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     40171565                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       470054                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     50765866                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       506212                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     17175062                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       470054                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     22960346                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               132880740                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       361580                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       470054                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       506212                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       470054                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1807901                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          75244849                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               75244849                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          75244849                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       361580                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     40171565                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       470054                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     50765866                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       506212                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     17175062                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       470054                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     22960346                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              208125589                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8489249                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3105973                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2549859                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202250                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1268174                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1204706                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314904                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8791                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3197343                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17019940                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3105973                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1519610                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3656907                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1080445                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        668122                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1563332                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        80051                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8397512                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.492204                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.336248                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4740605     56.45%     56.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          364758      4.34%     60.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          317970      3.79%     64.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342009      4.07%     68.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          304353      3.62%     72.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          155655      1.85%     74.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          101675      1.21%     75.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          268045      3.19%     78.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1802442     21.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8397512                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.365871                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.004882                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3366377                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       624717                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3475367                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        56738                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        874304                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       506643                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         1009                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20190725                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6273                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        874304                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3533686                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         275249                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        73092                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3361509                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       279664                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19505030                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          411                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        176169                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76427                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     27067910                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90928918                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90928918                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10260923                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3332                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1735                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           740663                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1939932                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1007208                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26577                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       392542                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18394365                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3329                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14756073                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        27580                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6120821                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18734848                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          133                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8397512                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.757196                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.904479                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2977256     35.45%     35.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1765544     21.02%     56.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1229344     14.64%     71.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       765724      9.12%     80.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       740772      8.82%     89.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       445962      5.31%     94.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       333992      3.98%     98.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        73525      0.88%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        65393      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8397512                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108222     69.75%     69.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21239     13.69%     83.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        25680     16.55%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12133479     82.23%     82.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200318      1.36%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1578189     10.70%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       842490      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14756073                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.738207                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             155146                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010514                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38092382                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24518652                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14342284                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14911219                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26743                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       710729                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           39                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          139                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       227308                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           65                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        874304                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         202658                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16778                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18397694                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        30286                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1939932                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1007208                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1731                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11979                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          908                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          139                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       121855                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114961                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       236816                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14499656                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1485469                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       256415                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2306059                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2056453                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            820590                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.708002                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14356881                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14342284                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9355537                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26115587                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.689464                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358236                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6158643                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204374                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7523208                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.626876                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.171777                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2999274     39.87%     39.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2039084     27.10%     66.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       832621     11.07%     78.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       428653      5.70%     83.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       370840      4.93%     88.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       183008      2.43%     91.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       202505      2.69%     93.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       102172      1.36%     95.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       365051      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7523208                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       365051                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25556127                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37671187                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3861                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  91737                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.848925                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.848925                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.177961                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.177961                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65471845                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19665049                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18939229                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8489249                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3077883                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2501500                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       212544                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1300759                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1195613                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          324104                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9135                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3091819                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17072803                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3077883                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1519717                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3751551                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1134263                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        620488                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1513236                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        90460                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8381008                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.516980                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.308107                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4629457     55.24%     55.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          330028      3.94%     59.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          265041      3.16%     62.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          644474      7.69%     70.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          174293      2.08%     72.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          226157      2.70%     74.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          163748      1.95%     76.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           91631      1.09%     77.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1856179     22.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8381008                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.362562                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.011109                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3235337                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       602355                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3606412                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        24368                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        912527                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       525567                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4659                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20402766                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        10751                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        912527                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3472942                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         138077                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       116401                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3387690                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       353363                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19676303                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         2620                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        145961                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       110079                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          416                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27547244                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91852816                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91852816                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16825420                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10721772                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4003                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2261                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           970565                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1837867                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       934280                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        15097                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       338826                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18592554                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3874                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14743938                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30115                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6459068                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19755852                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          614                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8381008                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.759208                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.884837                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2914465     34.77%     34.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1794532     21.41%     56.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1195845     14.27%     70.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       873255     10.42%     80.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       747201      8.92%     89.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       389458      4.65%     94.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       332745      3.97%     98.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        62669      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        70838      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8381008                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          86491     71.20%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         17618     14.50%     85.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17373     14.30%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12284505     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       209238      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1630      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1467240      9.95%     94.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       781325      5.30%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14743938                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.736778                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             121482                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008239                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38020476                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25055569                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14362512                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14865420                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        55209                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       730555                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          299                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           73                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       241716                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        912527                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          63779                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8416                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18596430                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        42035                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1837867                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       934280                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2244                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7469                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           73                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       126090                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       119905                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       245995                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14506056                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1374924                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       237877                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2136301                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2045758                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            761377                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.708756                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14372465                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14362512                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9353454                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26417422                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.691847                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354064                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9856659                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12105058                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6491452                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3260                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       212488                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7468481                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.620819                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.135850                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2908022     38.94%     38.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2068097     27.69%     66.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       840421     11.25%     77.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       472256      6.32%     84.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       387802      5.19%     89.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       158549      2.12%     91.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       188671      2.53%     94.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        93932      1.26%     95.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       350731      4.70%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7468481                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9856659                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12105058                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1799873                       # Number of memory references committed
system.switch_cpus1.commit.loads              1107309                       # Number of loads committed
system.switch_cpus1.commit.membars               1630                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1739153                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10907236                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       246462                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       350731                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25714260                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38106217                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4146                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 108241                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9856659                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12105058                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9856659                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.861270                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.861270                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.161075                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.161075                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65253333                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19857060                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18826689                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3260                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8489249                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3142182                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2563151                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       211502                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1331829                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1226685                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          338393                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9534                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3144128                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17266265                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3142182                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1565078                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3835127                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1121393                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        518831                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1552005                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       102384                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8405416                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.547301                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.296455                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4570289     54.37%     54.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          253257      3.01%     57.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          474575      5.65%     63.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          470425      5.60%     68.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          292408      3.48%     72.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          232141      2.76%     74.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          147471      1.75%     76.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          136522      1.62%     78.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1828328     21.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8405416                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.370137                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.033898                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3280759                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       512524                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3682478                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        22559                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        907089                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       529544                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          235                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20715485                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1307                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        907089                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3520470                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         101088                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        86175                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3460821                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       329767                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19963628                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        136635                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       101605                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28024108                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     93137121                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     93137121                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17286487                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10737601                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3535                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1704                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           924199                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1853042                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       940864                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        11806                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       378553                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18815044                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3408                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14963094                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        29022                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6392603                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19578000                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples      8405416                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.780173                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.893240                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2875910     34.21%     34.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1811528     21.55%     55.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1237401     14.72%     70.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       790068      9.40%     79.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       825921      9.83%     89.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       403528      4.80%     94.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       315518      3.75%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        72208      0.86%     99.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        73334      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8405416                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          93283     72.43%     72.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.43% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         18201     14.13%     86.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17315     13.44%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12518669     83.66%     83.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       200943      1.34%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1703      0.01%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1447745      9.68%     94.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       794034      5.31%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14963094                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.762593                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             128799                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008608                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38489423                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25211091                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14621998                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15091893                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        46966                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       725739                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          181                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       226652                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        907089                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          53223                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         9233                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18818455                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        37906                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1853042                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       940864                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1704                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          7265                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       131544                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       118314                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       249858                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14765418                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1381793                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       197674                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2157892                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2092339                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            776099                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.739308                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14626830                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14621998                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9320980                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26751435                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.722414                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348429                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10068542                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12397691                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6420809                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3408                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       213837                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7498327                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.653394                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.146551                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2843704     37.92%     37.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2100384     28.01%     65.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       873277     11.65%     77.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       434032      5.79%     83.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       435589      5.81%     89.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       176700      2.36%     91.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       179671      2.40%     93.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        94985      1.27%     95.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       359985      4.80%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7498327                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10068542                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12397691                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1841509                       # Number of memory references committed
system.switch_cpus2.commit.loads              1127297                       # Number of loads committed
system.switch_cpus2.commit.membars               1704                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1789466                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11169441                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       255715                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       359985                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25956842                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38544698                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3368                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  83833                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10068542                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12397691                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10068542                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.843146                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.843146                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.186034                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.186034                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66331258                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20311552                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19025512                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3408                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8489249                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3120501                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2541126                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       209680                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1332541                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1227724                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          320257                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9421                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3444633                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17046523                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3120501                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1547981                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3581091                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1073853                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        510341                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1683697                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        84610                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8396739                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.501019                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.302974                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4815648     57.35%     57.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          192612      2.29%     59.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          252180      3.00%     62.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          378971      4.51%     67.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          368164      4.38%     71.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          279792      3.33%     74.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          165802      1.97%     76.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          248472      2.96%     79.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1695098     20.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8396739                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.367583                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.008013                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3558797                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       499504                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3450783                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        27189                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        860465                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       526589                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          195                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20392379                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1073                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        860465                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3748730                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          98695                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       127265                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3283604                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       277974                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19791422                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           66                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        119206                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        88101                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     27577645                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     92170702                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     92170702                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17109983                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10467566                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4233                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2383                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           791876                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1833939                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       971705                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19044                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       404986                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18386267                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3997                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14791060                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        27284                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      5997659                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18265528                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          657                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8396739                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.761524                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.892332                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2882802     34.33%     34.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1857027     22.12%     56.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1226086     14.60%     71.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       808458      9.63%     80.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       754986      8.99%     89.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       406189      4.84%     94.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       296795      3.53%     98.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        90340      1.08%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        74056      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8396739                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          72432     69.67%     69.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     69.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         14955     14.39%     84.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        16575     15.94%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12311658     83.24%     83.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       208861      1.41%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1671      0.01%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1460303      9.87%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       808567      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14791060                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.742328                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             103962                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007029                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38110100                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     24388005                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14377075                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14895022                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        50340                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       704621                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          243                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           86                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       247870                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            6                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        860465                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          57042                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9559                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18390269                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       127150                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1833939                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       971705                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2327                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7179                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           86                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       127901                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       118620                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       246521                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14509596                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1375559                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       281459                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2167805                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2032179                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            792246                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.709173                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14381106                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14377075                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9236153                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         25935322                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.693563                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356123                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10020430                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12316402                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6073819                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3340                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       212968                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7536273                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.634283                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.147480                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2880229     38.22%     38.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2180353     28.93%     67.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       797266     10.58%     77.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       459246      6.09%     83.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       384852      5.11%     88.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       203379      2.70%     91.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       179744      2.39%     94.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        80620      1.07%     95.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       370584      4.92%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7536273                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10020430                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12316402                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1853142                       # Number of memory references committed
system.switch_cpus3.commit.loads              1129312                       # Number of loads committed
system.switch_cpus3.commit.membars               1670                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1766666                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11101513                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       251373                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       370584                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            25555910                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           37641401                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3221                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  92510                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10020430                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12316402                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10020430                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.847194                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.847194                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.180367                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.180367                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        65292382                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       19860795                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       18830574                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3340                       # number of misc regfile writes
system.l2.replacements                           3675                       # number of replacements
system.l2.tagsinuse                      65535.961712                       # Cycle average of tags in use
system.l2.total_refs                          2465869                       # Total number of references to valid blocks.
system.l2.sampled_refs                          69211                       # Sample count of references to valid blocks.
system.l2.avg_refs                          35.628282                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          7166.149808                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.975387                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    589.022885                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.969604                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    760.372559                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     13.977173                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    247.590553                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     12.970615                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    340.239197                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          16828.642206                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          15814.683426                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data          10124.755328                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data          13613.612972                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.109347                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000152                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.008988                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000198                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.011602                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000213                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.003778                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000198                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.005192                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.256785                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000015                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.241313                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.154492                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.207727                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         8711                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         5894                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3534                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4474                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   22613                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             8559                       # number of Writeback hits
system.l2.Writeback_hits::total                  8559                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         8711                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5894                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3534                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4474                       # number of demand (read+write) hits
system.l2.demand_hits::total                    22613                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         8711                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5894                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3534                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4474                       # number of overall hits
system.l2.overall_hits::total                   22613                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1111                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1404                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          475                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          635                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3675                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1111                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1404                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          475                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          635                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3675                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1111                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1404                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          475                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          635                       # number of overall misses
system.l2.overall_misses::total                  3675                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       431173                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     51385455                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       530912                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     63819271                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       596747                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     21647606                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       519598                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     28845294                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       167776056                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       431173                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     51385455                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       530912                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     63819271                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       596747                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     21647606                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       519598                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     28845294                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        167776056                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       431173                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     51385455                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       530912                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     63819271                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       596747                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     21647606                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       519598                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     28845294                       # number of overall miss cycles
system.l2.overall_miss_latency::total       167776056                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         9822                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         7298                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         4009                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5109                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               26288                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         8559                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              8559                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         9822                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         7298                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4009                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5109                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                26288                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         9822                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         7298                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4009                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5109                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               26288                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.113113                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.192381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.118483                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.124290                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.139798                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.113113                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.192381                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.118483                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.124290                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.139798                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.113113                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.192381                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.118483                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.124290                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.139798                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 43117.300000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 46251.534653                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 40839.384615                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45455.321225                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 42624.785714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 45573.907368                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 39969.076923                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 45425.659843                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45653.348571                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 43117.300000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 46251.534653                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 40839.384615                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45455.321225                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 42624.785714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 45573.907368                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 39969.076923                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 45425.659843                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45653.348571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 43117.300000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 46251.534653                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 40839.384615                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45455.321225                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 42624.785714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 45573.907368                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 39969.076923                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 45425.659843                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45653.348571                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2081                       # number of writebacks
system.l2.writebacks::total                      2081                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1111                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1404                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          475                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          635                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3675                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1111                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1404                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          475                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          635                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3675                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1111                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1404                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          475                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          635                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3675                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       374144                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     44972669                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       455786                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     55684375                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       516189                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     18900877                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       444893                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     25150154                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    146499087                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       374144                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     44972669                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       455786                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     55684375                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       516189                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     18900877                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       444893                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     25150154                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    146499087                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       374144                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     44972669                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       455786                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     55684375                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       516189                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     18900877                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       444893                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     25150154                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    146499087                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.113113                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.192381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.118483                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.124290                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.139798                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.113113                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.192381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.118483                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.124290                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.139798                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.113113                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.192381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.118483                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.124290                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.139798                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 37414.400000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 40479.450045                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 35060.461538                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39661.235755                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 36870.642857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 39791.320000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 34222.538462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 39606.541732                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 39863.697143                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 37414.400000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 40479.450045                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 35060.461538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39661.235755                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 36870.642857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 39791.320000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 34222.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 39606.541732                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 39863.697143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 37414.400000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 40479.450045                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 35060.461538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39661.235755                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 36870.642857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 39791.320000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 34222.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 39606.541732                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 39863.697143                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.975371                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001570982                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1821038.149091                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.975371                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015986                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881371                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1563321                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1563321                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1563321                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1563321                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1563321                       # number of overall hits
system.cpu0.icache.overall_hits::total        1563321                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       545458                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       545458                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       545458                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       545458                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       545458                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       545458                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1563332                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1563332                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1563332                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1563332                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1563332                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1563332                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 49587.090909                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 49587.090909                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 49587.090909                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 49587.090909                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 49587.090909                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 49587.090909                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       441173                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       441173                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       441173                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       441173                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       441173                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       441173                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 44117.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 44117.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 44117.300000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 44117.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 44117.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 44117.300000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9822                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174468772                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10078                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17311.844810                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.792725                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.207275                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.897628                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.102372                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1167011                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1167011                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776687                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776687                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1654                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1654                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1943698                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1943698                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1943698                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1943698                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        38052                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        38052                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data            5                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        38057                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         38057                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        38057                       # number of overall misses
system.cpu0.dcache.overall_misses::total        38057                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1035335250                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1035335250                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data        91676                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total        91676                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1035426926                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1035426926                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1035426926                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1035426926                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1205063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1205063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1654                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1654                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1981755                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1981755                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1981755                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1981755                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031577                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031577                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019204                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019204                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019204                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019204                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 27208.431883                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27208.431883                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 18335.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 18335.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 27207.266101                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27207.266101                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 27207.266101                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27207.266101                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2587                       # number of writebacks
system.cpu0.dcache.writebacks::total             2587                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28230                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28230                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data            5                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28235                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28235                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28235                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28235                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9822                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9822                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9822                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9822                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9822                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9822                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    144626046                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    144626046                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    144626046                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    144626046                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    144626046                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    144626046                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008151                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008151                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004956                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004956                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004956                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004956                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 14724.704337                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14724.704337                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 14724.704337                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14724.704337                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 14724.704337                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14724.704337                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.969582                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006593975                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2029423.336694                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.969582                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020785                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794823                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1513220                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1513220                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1513220                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1513220                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1513220                       # number of overall hits
system.cpu1.icache.overall_hits::total        1513220                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       710442                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       710442                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       710442                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       710442                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       710442                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       710442                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1513236                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1513236                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1513236                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1513236                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1513236                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1513236                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 44402.625000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 44402.625000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 44402.625000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 44402.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 44402.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 44402.625000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       545807                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       545807                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       545807                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       545807                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       545807                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       545807                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 41985.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 41985.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 41985.153846                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 41985.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 41985.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 41985.153846                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7298                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165470966                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7554                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              21905.078899                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   224.977244                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    31.022756                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.878817                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.121183                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1044318                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1044318                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       689304                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        689304                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2154                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2154                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1630                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1630                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1733622                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1733622                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1733622                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1733622                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        16301                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16301                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        16301                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         16301                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        16301                       # number of overall misses
system.cpu1.dcache.overall_misses::total        16301                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    489361383                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    489361383                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    489361383                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    489361383                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    489361383                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    489361383                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1060619                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1060619                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       689304                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       689304                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2154                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2154                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1630                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1630                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1749923                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1749923                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1749923                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1749923                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015369                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015369                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009315                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009315                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009315                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009315                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 30020.328998                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 30020.328998                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 30020.328998                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 30020.328998                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 30020.328998                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 30020.328998                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2386                       # number of writebacks
system.cpu1.dcache.writebacks::total             2386                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         9003                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         9003                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         9003                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         9003                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         9003                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         9003                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7298                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7298                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7298                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7298                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7298                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7298                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    122056215                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    122056215                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    122056215                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    122056215                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    122056215                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    122056215                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006881                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006881                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004170                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004170                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004170                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004170                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 16724.611537                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 16724.611537                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 16724.611537                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16724.611537                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 16724.611537                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 16724.611537                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.977142                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1004511862                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2169572.056156                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.977142                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022399                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741951                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1551988                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1551988                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1551988                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1551988                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1551988                       # number of overall hits
system.cpu2.icache.overall_hits::total        1551988                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       790721                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       790721                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       790721                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       790721                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       790721                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       790721                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1552005                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1552005                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1552005                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1552005                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1552005                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1552005                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst        46513                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total        46513                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst        46513                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total        46513                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst        46513                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total        46513                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       637757                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       637757                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       637757                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       637757                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       637757                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       637757                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 45554.071429                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 45554.071429                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 45554.071429                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 45554.071429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 45554.071429                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 45554.071429                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4009                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               153868097                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4265                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              36076.927784                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   220.894230                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    35.105770                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.862868                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.137132                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1054057                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1054057                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       710868                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        710868                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1704                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1704                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1704                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1704                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1764925                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1764925                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1764925                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1764925                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        10543                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        10543                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        10543                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         10543                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        10543                       # number of overall misses
system.cpu2.dcache.overall_misses::total        10543                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    310402894                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    310402894                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    310402894                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    310402894                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    310402894                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    310402894                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1064600                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1064600                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       710868                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       710868                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1704                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1704                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1704                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1704                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1775468                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1775468                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1775468                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1775468                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009903                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009903                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005938                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005938                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005938                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005938                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 29441.609978                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 29441.609978                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 29441.609978                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 29441.609978                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 29441.609978                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 29441.609978                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1098                       # number of writebacks
system.cpu2.dcache.writebacks::total             1098                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6534                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6534                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6534                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6534                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6534                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6534                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4009                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4009                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4009                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4009                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4009                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4009                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     50620607                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     50620607                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     50620607                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     50620607                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     50620607                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     50620607                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003766                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003766                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002258                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002258                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002258                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002258                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 12626.741581                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 12626.741581                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 12626.741581                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 12626.741581                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 12626.741581                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 12626.741581                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.970594                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004907102                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2026022.383065                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.970594                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020786                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794825                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1683681                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1683681                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1683681                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1683681                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1683681                       # number of overall hits
system.cpu3.icache.overall_hits::total        1683681                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       700931                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       700931                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       700931                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       700931                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       700931                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       700931                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1683697                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1683697                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1683697                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1683697                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1683697                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1683697                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 43808.187500                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 43808.187500                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 43808.187500                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 43808.187500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 43808.187500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 43808.187500                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       535084                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       535084                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       535084                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       535084                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       535084                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       535084                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 41160.307692                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 41160.307692                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 41160.307692                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 41160.307692                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 41160.307692                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 41160.307692                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5109                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158239452                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5365                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              29494.772041                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.194176                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.805824                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.883571                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.116429                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1046767                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1046767                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       720099                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        720099                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1755                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1755                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1670                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1670                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1766866                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1766866                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1766866                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1766866                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        13112                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        13112                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          288                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          288                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        13400                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13400                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        13400                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13400                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    383776941                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    383776941                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     14292799                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     14292799                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    398069740                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    398069740                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    398069740                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    398069740                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1059879                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1059879                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       720387                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       720387                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1755                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1755                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1670                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1670                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1780266                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1780266                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1780266                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1780266                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012371                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012371                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000400                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000400                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007527                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007527                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007527                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007527                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 29269.138270                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 29269.138270                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 49627.774306                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 49627.774306                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 29706.697015                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 29706.697015                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 29706.697015                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 29706.697015                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        17453                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        17453                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2488                       # number of writebacks
system.cpu3.dcache.writebacks::total             2488                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8003                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8003                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          288                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          288                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8291                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8291                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8291                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8291                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5109                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5109                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5109                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5109                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5109                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5109                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     72277951                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     72277951                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     72277951                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     72277951                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     72277951                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     72277951                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004820                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004820                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002870                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002870                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002870                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002870                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 14147.181640                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 14147.181640                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 14147.181640                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 14147.181640                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 14147.181640                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 14147.181640                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
