{
  "Top": "flt_interleave_manual_seq",
  "RtlTop": "flt_interleave_manual_seq",
  "RtlPrefix": "",
  "RtlSubPrefix": "flt_interleave_manual_seq_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_chain",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu11p",
    "Package": "-flga2577",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "x_in": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_int<8>*",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "x_in_PORTA",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "y": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_int<16>*",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "y_PORTA",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "load": {
      "index": "2",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "load",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vitis",
    "ConfigTcl": [
      "config_interface -m_axi_latency=64",
      "config_interface -m_axi_alignment_byte_size=64",
      "config_interface -m_axi_max_widen_bitwidth=512",
      "config_interface -default_interface=kernel",
      "config_rtl -register_reset_num=3"
    ],
    "DirectiveTcl": [
      "set_directive_top flt_interleave_manual_seq -name flt_interleave_manual_seq",
      "set_directive_top flt_interleave_manual_seq -name flt_interleave_manual_seq",
      "set_directive_top flt_interleave_manual_seq -name flt_interleave_manual_seq",
      "set_directive_top flt_interleave_manual_seq -name flt_interleave_manual_seq"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "flt_interleave_manual_seq"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "4372 ~ 7540",
    "Latency": "4371"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "flt_interleave_manual_seq",
    "Version": "1.0",
    "DisplayName": "Flt_interleave_manual_seq",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_flt_interleave_manual_seq_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/..\/src\/tomatrix.cpp",
      "..\/..\/..\/..\/src\/interleave_manual_seq.cpp",
      "..\/..\/..\/..\/src\/interleave_manual_rnd.cpp",
      "..\/..\/..\/..\/src\/interleave.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/flt_interleave_manual_seq_ama_addmuladd_8s_4ns_6ns_6ns_12_4_1.vhd",
      "impl\/vhdl\/flt_interleave_manual_seq_control_s_axi.vhd",
      "impl\/vhdl\/flt_interleave_manual_seq_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/flt_interleave_manual_seq_flt_interleave_manual_seq_Pipeline_LOAD.vhd",
      "impl\/vhdl\/flt_interleave_manual_seq_flt_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3.vhd",
      "impl\/vhdl\/flt_interleave_manual_seq_flt_interleave_manual_seq_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_37_2_VITIS_LOOP_39_3.vhd",
      "impl\/vhdl\/flt_interleave_manual_seq_flt_interleave_manual_seq_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3.vhd",
      "impl\/vhdl\/flt_interleave_manual_seq_flt_interleave_manual_seq_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3.vhd",
      "impl\/vhdl\/flt_interleave_manual_seq_flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2.vhd",
      "impl\/vhdl\/flt_interleave_manual_seq_flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.vhd",
      "impl\/vhdl\/flt_interleave_manual_seq_flt_interleave_manual_seq_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2.vhd",
      "impl\/vhdl\/flt_interleave_manual_seq_flt_interleave_manual_seq_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_59_2.vhd",
      "impl\/vhdl\/flt_interleave_manual_seq_flt_interleave_manual_seq_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_62_2.vhd",
      "impl\/vhdl\/flt_interleave_manual_seq_flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2.vhd",
      "impl\/vhdl\/flt_interleave_manual_seq_flt_interleave_manual_seq_Pipeline_WRITE.vhd",
      "impl\/vhdl\/flt_interleave_manual_seq_gmem_m_axi.vhd",
      "impl\/vhdl\/flt_interleave_manual_seq_mac_muladd_4ns_6ns_6ns_9_4_1.vhd",
      "impl\/vhdl\/flt_interleave_manual_seq_mac_muladd_4ns_6ns_12ns_12_4_1.vhd",
      "impl\/vhdl\/flt_interleave_manual_seq_mul_4ns_8ns_11_1_1.vhd",
      "impl\/vhdl\/flt_interleave_manual_seq_mul_4ns_10ns_12_1_1.vhd",
      "impl\/vhdl\/flt_interleave_manual_seq_read_seq.vhd",
      "impl\/vhdl\/flt_interleave_manual_seq_tmpx_V_RAM_T2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/flt_interleave_manual_seq_tmpy_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/flt_interleave_manual_seq_tmpy_V_RAM_T2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/flt_interleave_manual_seq_x_x0_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/flt_interleave_manual_seq_x_x0_V_RAM_T2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/flt_interleave_manual_seq.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/flt_interleave_manual_seq_ama_addmuladd_8s_4ns_6ns_6ns_12_4_1.v",
      "impl\/verilog\/flt_interleave_manual_seq_control_s_axi.v",
      "impl\/verilog\/flt_interleave_manual_seq_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/flt_interleave_manual_seq_flt_interleave_manual_seq_Pipeline_LOAD.v",
      "impl\/verilog\/flt_interleave_manual_seq_flt_interleave_manual_seq_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3.v",
      "impl\/verilog\/flt_interleave_manual_seq_flt_interleave_manual_seq_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_37_2_VITIS_LOOP_39_3.v",
      "impl\/verilog\/flt_interleave_manual_seq_flt_interleave_manual_seq_Pipeline_VITIS_LOOP_40_1_VITIS_LOOP_42_2_VITIS_LOOP_44_3.v",
      "impl\/verilog\/flt_interleave_manual_seq_flt_interleave_manual_seq_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_44_2_VITIS_LOOP_46_3.v",
      "impl\/verilog\/flt_interleave_manual_seq_flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2.v",
      "impl\/verilog\/flt_interleave_manual_seq_flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3.v",
      "impl\/verilog\/flt_interleave_manual_seq_flt_interleave_manual_seq_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_52_2.v",
      "impl\/verilog\/flt_interleave_manual_seq_flt_interleave_manual_seq_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_59_2.v",
      "impl\/verilog\/flt_interleave_manual_seq_flt_interleave_manual_seq_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_62_2.v",
      "impl\/verilog\/flt_interleave_manual_seq_flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2.v",
      "impl\/verilog\/flt_interleave_manual_seq_flt_interleave_manual_seq_Pipeline_WRITE.v",
      "impl\/verilog\/flt_interleave_manual_seq_gmem_m_axi.v",
      "impl\/verilog\/flt_interleave_manual_seq_mac_muladd_4ns_6ns_6ns_9_4_1.v",
      "impl\/verilog\/flt_interleave_manual_seq_mac_muladd_4ns_6ns_12ns_12_4_1.v",
      "impl\/verilog\/flt_interleave_manual_seq_mul_4ns_8ns_11_1_1.v",
      "impl\/verilog\/flt_interleave_manual_seq_mul_4ns_10ns_12_1_1.v",
      "impl\/verilog\/flt_interleave_manual_seq_read_seq.v",
      "impl\/verilog\/flt_interleave_manual_seq_tmpx_V_RAM_T2P_BRAM_1R1W.v",
      "impl\/verilog\/flt_interleave_manual_seq_tmpy_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/flt_interleave_manual_seq_tmpy_V_RAM_T2P_BRAM_1R1W.v",
      "impl\/verilog\/flt_interleave_manual_seq_x_x0_V_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/flt_interleave_manual_seq_x_x0_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/flt_interleave_manual_seq_x_x0_V_RAM_T2P_BRAM_1R1W.dat",
      "impl\/verilog\/flt_interleave_manual_seq_x_x0_V_RAM_T2P_BRAM_1R1W.v",
      "impl\/verilog\/flt_interleave_manual_seq.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/flt_interleave_manual_seq_v1_0\/data\/flt_interleave_manual_seq.mdd",
      "impl\/misc\/drivers\/flt_interleave_manual_seq_v1_0\/data\/flt_interleave_manual_seq.tcl",
      "impl\/misc\/drivers\/flt_interleave_manual_seq_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/flt_interleave_manual_seq_v1_0\/src\/xflt_interleave_manual_seq.c",
      "impl\/misc\/drivers\/flt_interleave_manual_seq_v1_0\/src\/xflt_interleave_manual_seq.h",
      "impl\/misc\/drivers\/flt_interleave_manual_seq_v1_0\/src\/xflt_interleave_manual_seq_hw.h",
      "impl\/misc\/drivers\/flt_interleave_manual_seq_v1_0\/src\/xflt_interleave_manual_seq_linux.c",
      "impl\/misc\/drivers\/flt_interleave_manual_seq_v1_0\/src\/xflt_interleave_manual_seq_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": "..\/kernel.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/flt_interleave_manual_seq.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "5",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "1",
              "name": "AP_CONTINUE",
              "access": "R",
              "description": "Control signal Register for 'ap_continue'."
            },
            {
              "offset": "5",
              "width": "2",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_4",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "3",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "5",
              "width": "1",
              "name": "CHAN2_INT_EN",
              "access": "RW",
              "description": "Enable Channel 2 (ap_local_deadlock) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "6",
              "width": "26",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "3",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "5",
              "width": "1",
              "name": "CHAN2_INT_ST",
              "access": "RTOW",
              "description": "Channel 2 (ap_local_deadlock) Interrupt Status. 0 = No Channel 2 input interrupt, 1 = Channel 2 input interrup"
            },
            {
              "offset": "6",
              "width": "26",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "load",
          "access": "W",
          "description": "Data signal of load",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "load",
              "access": "W",
              "description": "Bit 0 to 0 of load"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "load"
        }]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "x_in_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "dataWidth": "8",
      "addrWidth": "32",
      "portPrefix": "x_in_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_WIDTH": "8",
        "MEM_SIZE": "1"
      },
      "portMap": {
        "x_in_Addr_A": "ADDR",
        "x_in_EN_A": "EN",
        "x_in_WEN_A": "WE",
        "x_in_Din_A": "DIN",
        "x_in_Dout_A": "DOUT",
        "x_in_Clk_A": "CLK",
        "x_in_Rst_A": "RST"
      },
      "ports": [
        "x_in_Addr_A",
        "x_in_Clk_A",
        "x_in_Din_A",
        "x_in_Dout_A",
        "x_in_EN_A",
        "x_in_Rst_A",
        "x_in_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "x_in"
        }]
    },
    "y_PORTA": {
      "type": "bram",
      "busTypeName": "bram",
      "mode": "master",
      "dataWidth": "16",
      "addrWidth": "32",
      "portPrefix": "y_",
      "busParams": {
        "MASTER_TYPE": "BRAM_CTRL",
        "MEM_WIDTH": "16",
        "MEM_SIZE": "2"
      },
      "portMap": {
        "y_Addr_A": "ADDR",
        "y_EN_A": "EN",
        "y_WEN_A": "WE",
        "y_Din_A": "DIN",
        "y_Dout_A": "DOUT",
        "y_Clk_A": "CLK",
        "y_Rst_A": "RST"
      },
      "ports": [
        "y_Addr_A",
        "y_Clk_A",
        "y_Din_A",
        "y_Dout_A",
        "y_EN_A",
        "y_Rst_A",
        "y_WEN_A"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "bram",
          "register_option": "0",
          "argName": "y"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_local_block": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "x_in_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "x_in_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "x_in_WEN_A": {
      "dir": "out",
      "width": "1"
    },
    "x_in_Din_A": {
      "dir": "out",
      "width": "8"
    },
    "x_in_Dout_A": {
      "dir": "in",
      "width": "8"
    },
    "x_in_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "x_in_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "y_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "y_EN_A": {
      "dir": "out",
      "width": "1"
    },
    "y_WEN_A": {
      "dir": "out",
      "width": "2"
    },
    "y_Din_A": {
      "dir": "out",
      "width": "16"
    },
    "y_Dout_A": {
      "dir": "in",
      "width": "16"
    },
    "y_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "y_Rst_A": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "flt_interleave_manual_seq",
      "Instances": [
        {
          "ModuleName": "flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3",
          "InstanceName": "grp_flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3_fu_86"
        },
        {
          "ModuleName": "flt_interleave_manual_seq_Pipeline_WRITE",
          "InstanceName": "grp_flt_interleave_manual_seq_Pipeline_WRITE_fu_94"
        },
        {
          "ModuleName": "flt_interleave_manual_seq_Pipeline_LOAD",
          "InstanceName": "grp_flt_interleave_manual_seq_Pipeline_LOAD_fu_115"
        },
        {
          "ModuleName": "flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2",
          "InstanceName": "grp_flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2_fu_137"
        }
      ]
    },
    "Info": {
      "flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "flt_interleave_manual_seq_Pipeline_WRITE": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "flt_interleave_manual_seq_Pipeline_LOAD": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "flt_interleave_manual_seq": {
        "FunctionProtocol": "ap_ctrl_chain",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "flt_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3": {
        "Latency": {
          "LatencyBest": "3569",
          "LatencyAvg": "3569",
          "LatencyWorst": "3569",
          "PipelineII": "3569",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.623"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_44_1_VITIS_LOOP_46_2_VITIS_LOOP_48_3",
            "TripCount": "3564",
            "Latency": "3567",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "~0",
          "FF": "209",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "463",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "flt_interleave_manual_seq_Pipeline_WRITE": {
        "Latency": {
          "LatencyBest": "398",
          "LatencyAvg": "398",
          "LatencyWorst": "398",
          "PipelineII": "398",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.352"
        },
        "Loops": [{
            "Name": "WRITE",
            "TripCount": "396",
            "Latency": "396",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "21",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "183",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "flt_interleave_manual_seq_Pipeline_LOAD": {
        "Latency": {
          "LatencyBest": "3566",
          "LatencyAvg": "3566",
          "LatencyWorst": "3566",
          "PipelineII": "3566",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.594"
        },
        "Loops": [{
            "Name": "LOAD",
            "TripCount": "3564",
            "Latency": "3564",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "23",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "99",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "flt_interleave_manual_seq_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_65_2": {
        "Latency": {
          "LatencyBest": "400",
          "LatencyAvg": "400",
          "LatencyWorst": "400",
          "PipelineII": "400",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.651"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_63_1_VITIS_LOOP_65_2",
            "TripCount": "396",
            "Latency": "398",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "~0",
          "FF": "46",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "213",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "flt_interleave_manual_seq": {
        "Latency": {
          "LatencyBest": "4371",
          "LatencyAvg": "5955",
          "LatencyWorst": "7539",
          "PipelineIIMin": "4372",
          "PipelineIIMax": "7540",
          "PipelineII": "4372 ~ 7540",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.352"
        },
        "Area": {
          "BRAM_18K": "11",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "DSP": "2",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "~0",
          "FF": "371",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "1434",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-06-07 17:45:54 +0300",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.2"
  }
}
