You are a Triton kernel optimization specialist. Generate the FASTEST possible kernel.

# Target GPU
GPU Name: 4090
Architecture: Ada Lovelace
• Compute Capability: 8.9
• Number of SMs: 128
• Memory Bandwidth: 1008 GB/s
• TF32 Tensor Core TFLOPS: 82.6 with dense
• BFLOAT16 Tensor Core TFLOPS: 165.2 with dense
• FP16 Tensor Core TFLOPS: 165.2 with dense
• Maximum number of registers per thread: 255
• Maximum threads per block: 1024
• Maximum threads per SM: 1536
• Warp size: 32
• Maximum concurrent warps per SM: 48
• Shared memory capacity per SM: 100 KB
• Maximum shared memory per thread block: 99 KB
• L2 cache (global, all SM shared): 72 MB

[OPTIMIZATION STAGE]

## Current Optimization Stage

Focus: BLOCK_SIZE with register pressure awareness.

Key Principle:
- Fusion increases register usage (intermediates stay in registers)
- Spill to local memory kills fusion benefit

Register Pressure Signals (from NCU):
- launch__registers_per_thread > 128 → likely spilling
- launch__occupancy_limit_registers < other limits → register-bound

Rules:
- Start conservative: BLOCK_SIZE ∈ {256, 512} for element-wise
- For matmul fusion: BLOCK_M/N ∈ {32, 64}, BLOCK_K ∈ {32}
- If registers > 128: reduce BLOCK_* by half
- Trade-off: recompute cheap ops (e.g., x*0.5) vs store intermediate

When to Recompute vs Keep:
- Keep: expensive ops (exp, log, div, sqrt)
- Recompute: cheap ops (add, mul, max) if register pressure high
- Example: `y = relu(x); z = y * scale` → keep y
- Example: `y = x * 0.5; z = y + bias` → can recompute y if needed

Autotune:
- 2-3 BLOCK_SIZE configs, always include smaller fallback



[CURRENT CODE]
```python
import torch
import torch.nn as nn
import triton
import triton.language as tl


@triton.autotune(
    configs=[
        triton.Config({'BLOCK_M': 64, 'BLOCK_K': 128}, num_warps=4),
        triton.Config({'BLOCK_M': 128, 'BLOCK_K': 128}, num_warps=8),
    ],
    key=['M', 'K'],
)
@triton.jit
def gemv_scaled_kernel(
    x_ptr,          # *float32, shape [M, K]
    wsum_ptr,       # *float32, shape [K]
    y_ptr,          # *float32, shape [M,]
    M, K,           # int32
    stride_xm, stride_xk,
    stride_ym,
    alpha,          # float32 scalar (scaling_factor / 2)
    BLOCK_M: tl.constexpr,
    BLOCK_K: tl.constexpr,
):
    pid_m = tl.program_id(0)

    offs_m = pid_m * BLOCK_M + tl.arange(0, BLOCK_M)
    mask_m = offs_m < M

    acc = tl.zeros((BLOCK_M,), dtype=tl.float32)

    offs_k = tl.arange(0, BLOCK_K)

    for k in range(0, K, BLOCK_K):
        k_offsets = k + offs_k
        mask_k = k_offsets < K

        x_ptrs = x_ptr + offs_m[:, None] * stride_xm + k_offsets[None, :] * stride_xk
        wsum_ptrs = wsum_ptr + k_offsets

        x = tl.load(x_ptrs, mask=mask_m[:, None] & mask_k[None, :], other=0.0)
        wsum = tl.load(wsum_ptrs, mask=mask_k, other=0.0)

        prod = x * wsum[None, :]
        acc += tl.sum(prod, axis=1)

    acc = acc * alpha

    y_ptrs = y_ptr + offs_m * stride_ym
    tl.store(y_ptrs, acc, mask=mask_m)


def fused_matmul_div_sum_scale(x: torch.Tensor, weight: torch.Tensor, scaling_factor: float) -> torch.Tensor:
    """
    Computes:
        y = scaling_factor * sum_{h} ( (x @ weight.T)[..., h] / 2 )
      which is algebraically equal to:
        y = (scaling_factor / 2) * x @ weight.sum(dim=0)
    and returns y with shape (batch_size, 1).
    """
    assert x.is_cuda and weight.is_cuda, "Inputs must be on CUDA device"
    assert x.dtype == weight.dtype, "x and weight must have the same dtype"

    M, K = x.shape
    H, K_w = weight.shape
    assert K_w == K, "Incompatible shapes between x and weight"

    # Precompute column-wise sum over hidden dimension:
    # weight_sum[k] = sum_h weight[h, k]
    weight_sum = weight.sum(dim=0).contiguous()

    # Overall scaling: divide by 2, then multiply by scaling_factor
    alpha = float(scaling_factor) * 0.5

    y = torch.empty((M, 1), device=x.device, dtype=x.dtype)

    grid = lambda META: (triton.cdiv(M, META['BLOCK_M']),)

    gemv_scaled_kernel[grid](
        x,
        weight_sum,
        y.view(-1),  # flatten to 1D [M] for simpler indexing
        M,
        K,
        x.stride(0),
        x.stride(1),
        y.stride(0),
        alpha,
    )

    return y


class ModelNew(nn.Module):
    """
    Triton-accelerated version of the original Model.

    It uses the algebraic identity:
        sum_h ( (x @ W^T)[b, h] / 2 ) * s
      = (s / 2) * x[b] · (sum_h W[h])
    to reduce the computation to a matrix-vector product.
    """

    def __init__(self, input_size, hidden_size, scaling_factor):
        super(ModelNew, self).__init__()
        self.weight = nn.Parameter(torch.randn(hidden_size, input_size))
        self.scaling_factor = scaling_factor

    def forward(self, x: torch.Tensor) -> torch.Tensor:
        return fused_matmul_div_sum_scale(x, self.weight, self.scaling_factor)
```

[NCU PROFILING METRICS]
{
  "gemv_scaled_kernel": {
    "sm__throughput.avg.pct_of_peak_sustained_elapsed": 2.97,
    "launch__grid_size": 8,
    "sm__warps_active.avg.pct_of_peak_sustained_active": 16.66,
    "dram__throughput.avg.pct_of_peak_sustained_elapsed": 36.47,
    "lts__t_sector_hit_rate.pct": 1.46
  }
}

**Task**: Analyze the NCU metrics and current code, then generate optimized code that maximizes performance.

TRITON API CONSTRAINTS (CRITICAL):
- Triton has NO: tl.tanh, tl.sigmoid, tl.gelu, tl.silu, tl.softmax, tl.mish

OUTPUT RULES (STRICT):
1. Follow this exact order:
   1. Imports: torch, torch.nn, triton, triton.language as tl
   2. @triton.jit decorated kernel function(s)
   3. Wrapper function(s) for grid calculation and kernel launch
   4. class ModelNew(nn.Module) that calls your kernels
2. Do NOT include: testing code, if __name__, get_inputs, get_init_inputs

```python
# <optimized Triton code>
```
