****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -report_by design
Design : top
Version: S-2021.06-SP5-1
Date   : Wed Dec 10 12:49:45 2025
****************************************

  Startpoint: pe_u/pe1/Rpipe_reg[1] (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe_u/pe2/Rpipe_reg[1] (rising edge-triggered flip-flop clocked by ideal_clock1)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: ideal_clock1
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                   0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  pe_u/pe1/Rpipe_reg[1]/CK (SAEDRVT14_FDP_V2LP_0P5)
                                                   0.00      0.00 r
  pe_u/pe1/Rpipe_reg[1]/Q (SAEDRVT14_FDP_V2LP_0P5)
                                                   0.02      0.02 r
  pe_u/pe2/Rpipe_reg[1]/D (SAEDRVT14_FDP_V2LP_0P5)
                                                   0.00      0.02 r
  data arrival time                                          0.02

  clock ideal_clock1 (rise edge)                   0.00      0.00
  clock network delay (ideal)                      0.00      0.00
  pe_u/pe2/Rpipe_reg[1]/CK (SAEDRVT14_FDP_V2LP_0P5)
                                                   0.00      0.00 r
  library hold time                               -0.00     -0.00
  data required time                                        -0.00
  ------------------------------------------------------------------------
  data required time                                        -0.00
  data arrival time                                         -0.02
  ------------------------------------------------------------------------
  slack (MET)                                                0.02


1
