// ed_synth_global_reset_n_splitter.v

// Generated using ACDS version 21.4 67

`timescale 1 ps / 1 ps
module ed_synth_global_reset_n_splitter (
		input  wire  sig_input,    //    sig_input_if.reset_n
		output wire  sig_output_0  // sig_output_if_0.reset_n
	);

	assign sig_output_0 = sig_input;

endmodule
