$date
	Sat Dec 24 19:49:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_top $end
$var wire 1 ! qb $end
$var wire 1 " qa $end
$var reg 1 # clka $end
$var reg 1 $ clkb $end
$scope module DUT $end
$var wire 1 # clka $end
$var wire 1 $ clkb $end
$var wire 1 % tmp $end
$var wire 1 ! qb $end
$var wire 1 " qa $end
$scope module U1 $end
$var wire 1 # clk $end
$var wire 1 & din $end
$var wire 1 % rst $end
$var reg 1 " q $end
$upscope $end
$scope module U2 $end
$var wire 1 $ clk $end
$var wire 1 ' din $end
$var wire 1 % rst $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1'
1&
x%
1$
0#
x"
1!
$end
#5
0!
0%
0"
1#
#7
0$
#10
0#
#14
1!
1$
#15
0!
0%
0"
1#
#20
0#
#21
0$
#25
1"
1#
#28
0"
0%
0!
1$
#30
0#
#35
1"
1#
0$
#40
0#
#42
0"
0%
0!
1$
#45
1"
1#
#49
0$
#50
0#
#55
1#
#56
0"
0%
0!
1$
#60
0#
#63
0$
#65
1"
1#
#70
0"
0%
0!
0#
1$
#75
1"
1#
#77
0$
#80
0#
#84
0"
0%
0!
1$
#85
1"
1#
#90
0#
#91
0$
#95
1#
#98
0"
0%
0!
1$
#100
0#
#105
1"
1#
0$
#110
0#
#112
0"
0%
0!
1$
#115
1"
1#
#119
0$
#120
0#
#125
1#
#126
0"
0%
0!
1$
#130
0#
#133
0$
#135
1"
1#
#140
0"
0%
0!
0#
1$
#145
1"
1#
#147
0$
#150
0#
#154
0"
0%
0!
1$
#155
1"
1#
#160
0#
#161
0$
#165
1#
#168
0"
0%
0!
1$
#170
0#
#175
1"
1#
0$
#180
0#
#182
0"
0%
0!
1$
#185
1"
1#
#189
0$
#190
0#
#195
1#
#196
0"
0%
0!
1$
#200
0#
