// Seed: 1712436924
module module_0 (
    input supply0 id_0,
    output wire id_1,
    input tri0 id_2,
    output wand id_3,
    input supply1 id_4,
    output tri1 id_5,
    input wor id_6,
    output supply1 id_7,
    output tri1 id_8,
    input tri1 id_9,
    output tri0 id_10
    , id_16,
    output wor id_11,
    output supply0 id_12,
    output wire id_13,
    input wor id_14
);
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    output supply1 id_2,
    output wand id_3,
    output supply1 id_4,
    input wor id_5,
    input supply1 id_6,
    input tri0 id_7,
    input tri1 id_8,
    output wor id_9,
    input tri0 id_10,
    input uwire id_11,
    input tri id_12
    , id_18, id_19,
    output wor id_13,
    output wor id_14,
    input wor id_15,
    input uwire id_16
);
  id_20 :
  assert property (@(posedge id_20 + 1) id_16)
  else;
  xor (
      id_3,
      id_5,
      id_6,
      id_28,
      id_29,
      id_18,
      id_19,
      id_27,
      id_25,
      id_12,
      id_23,
      id_26,
      id_15,
      id_16,
      id_10,
      id_22,
      id_1,
      id_21,
      id_30,
      id_7,
      id_20,
      id_8,
      id_11
  );
  wire id_21;
  wire id_22, id_23, id_24, id_25, id_26, id_27, id_28, id_29, id_30;
  module_0(
      id_6,
      id_20,
      id_20,
      id_2,
      id_5,
      id_14,
      id_16,
      id_2,
      id_20,
      id_15,
      id_14,
      id_9,
      id_3,
      id_20,
      id_5
  );
endmodule
