// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "05/10/2017 09:09:59"

// 
// Device: Altera EP4CGX150DF31C7 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module SYSTEM (
	SYS_clk,
	SYS_reset,
	SYS_load,
	SYS_pc_val,
	SYS_output_sel,
	SYS_leds,
	w_inst_address,
	w_inst_val,
	w_inst_val_id,
	w_read_data1,
	w_read_data2,
	w_sign_extend);
input 	SYS_clk;
input 	SYS_reset;
input 	SYS_load;
input 	[7:0] SYS_pc_val;
input 	[7:0] SYS_output_sel;
output 	[26:0] SYS_leds;
output 	[7:0] w_inst_address;
output 	[31:0] w_inst_val;
output 	[31:0] w_inst_val_id;
output 	[31:0] w_read_data1;
output 	[31:0] w_read_data2;
output 	[31:0] w_sign_extend;

// Design Ports Information
// SYS_clk	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SYS_load	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SYS_leds[0]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SYS_leds[1]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SYS_leds[2]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SYS_leds[3]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SYS_leds[4]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SYS_leds[5]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SYS_leds[6]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SYS_leds[7]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SYS_leds[8]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SYS_leds[9]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SYS_leds[10]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SYS_leds[11]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SYS_leds[12]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SYS_leds[13]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SYS_leds[14]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SYS_leds[15]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SYS_leds[16]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SYS_leds[17]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SYS_leds[18]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SYS_leds[19]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SYS_leds[20]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SYS_leds[21]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SYS_leds[22]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SYS_leds[23]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SYS_leds[24]	=>  Location: PIN_AK15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SYS_leds[25]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SYS_leds[26]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_address[0]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_address[1]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_address[2]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_address[3]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_address[4]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_address[5]	=>  Location: PIN_K18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_address[6]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_address[7]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val[0]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val[1]	=>  Location: PIN_A24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val[2]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val[3]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val[4]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val[5]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val[6]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val[7]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val[8]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val[9]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val[10]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val[11]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val[12]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val[13]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val[14]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val[15]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val[16]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val[17]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val[18]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val[19]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val[20]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val[21]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val[22]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val[23]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val[24]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val[25]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val[26]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val[27]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val[28]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val[29]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val[30]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val[31]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val_id[0]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val_id[1]	=>  Location: PIN_A28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val_id[2]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val_id[3]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val_id[4]	=>  Location: PIN_AK17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val_id[5]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val_id[6]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val_id[7]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val_id[8]	=>  Location: PIN_C30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val_id[9]	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val_id[10]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val_id[11]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val_id[12]	=>  Location: PIN_D29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val_id[13]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val_id[14]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val_id[15]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val_id[16]	=>  Location: PIN_AK10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val_id[17]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val_id[18]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val_id[19]	=>  Location: PIN_R29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val_id[20]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val_id[21]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val_id[22]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val_id[23]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val_id[24]	=>  Location: PIN_AK20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val_id[25]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val_id[26]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val_id[27]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val_id[28]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val_id[29]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val_id[30]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_inst_val_id[31]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data1[0]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data1[1]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data1[2]	=>  Location: PIN_AJ18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data1[3]	=>  Location: PIN_AD6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data1[4]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data1[5]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data1[6]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data1[7]	=>  Location: PIN_F24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data1[8]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data1[9]	=>  Location: PIN_C27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data1[10]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data1[11]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data1[12]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data1[13]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data1[14]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data1[15]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data1[16]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data1[17]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data1[18]	=>  Location: PIN_N30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data1[19]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data1[20]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data1[21]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data1[22]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data1[23]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data1[24]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data1[25]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data1[26]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data1[27]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data1[28]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data1[29]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data1[30]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data1[31]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data2[0]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data2[1]	=>  Location: PIN_N29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data2[2]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data2[3]	=>  Location: PIN_T28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data2[4]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data2[5]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data2[6]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data2[7]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data2[8]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data2[9]	=>  Location: PIN_B30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data2[10]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data2[11]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data2[12]	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data2[13]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data2[14]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data2[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data2[16]	=>  Location: PIN_D30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data2[17]	=>  Location: PIN_Y28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data2[18]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data2[19]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data2[20]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data2[21]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data2[22]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data2[23]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data2[24]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data2[25]	=>  Location: PIN_H30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data2[26]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data2[27]	=>  Location: PIN_A27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data2[28]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data2[29]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data2[30]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_read_data2[31]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_sign_extend[0]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_sign_extend[1]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_sign_extend[2]	=>  Location: PIN_AF27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_sign_extend[3]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_sign_extend[4]	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_sign_extend[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_sign_extend[6]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_sign_extend[7]	=>  Location: PIN_AD23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_sign_extend[8]	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_sign_extend[9]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_sign_extend[10]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_sign_extend[11]	=>  Location: PIN_M30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_sign_extend[12]	=>  Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_sign_extend[13]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_sign_extend[14]	=>  Location: PIN_AG29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_sign_extend[15]	=>  Location: PIN_G29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_sign_extend[16]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_sign_extend[17]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_sign_extend[18]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_sign_extend[19]	=>  Location: PIN_AG24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_sign_extend[20]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_sign_extend[21]	=>  Location: PIN_C28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_sign_extend[22]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_sign_extend[23]	=>  Location: PIN_AG9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_sign_extend[24]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_sign_extend[25]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_sign_extend[26]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_sign_extend[27]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_sign_extend[28]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_sign_extend[29]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_sign_extend[30]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// w_sign_extend[31]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SYS_reset	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SYS_pc_val[0]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SYS_pc_val[1]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SYS_pc_val[2]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SYS_pc_val[3]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SYS_pc_val[4]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SYS_pc_val[5]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SYS_pc_val[6]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SYS_pc_val[7]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SYS_output_sel[1]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SYS_output_sel[2]	=>  Location: PIN_AJ13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SYS_output_sel[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SYS_output_sel[3]	=>  Location: PIN_AH16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SYS_output_sel[4]	=>  Location: PIN_AD16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SYS_output_sel[5]	=>  Location: PIN_AJ15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SYS_output_sel[6]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SYS_output_sel[7]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Assignment_2_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \SYS_clk~input_o ;
wire \SYS_load~input_o ;
wire \SYS_leds[0]~output_o ;
wire \SYS_leds[1]~output_o ;
wire \SYS_leds[2]~output_o ;
wire \SYS_leds[3]~output_o ;
wire \SYS_leds[4]~output_o ;
wire \SYS_leds[5]~output_o ;
wire \SYS_leds[6]~output_o ;
wire \SYS_leds[7]~output_o ;
wire \SYS_leds[8]~output_o ;
wire \SYS_leds[9]~output_o ;
wire \SYS_leds[10]~output_o ;
wire \SYS_leds[11]~output_o ;
wire \SYS_leds[12]~output_o ;
wire \SYS_leds[13]~output_o ;
wire \SYS_leds[14]~output_o ;
wire \SYS_leds[15]~output_o ;
wire \SYS_leds[16]~output_o ;
wire \SYS_leds[17]~output_o ;
wire \SYS_leds[18]~output_o ;
wire \SYS_leds[19]~output_o ;
wire \SYS_leds[20]~output_o ;
wire \SYS_leds[21]~output_o ;
wire \SYS_leds[22]~output_o ;
wire \SYS_leds[23]~output_o ;
wire \SYS_leds[24]~output_o ;
wire \SYS_leds[25]~output_o ;
wire \SYS_leds[26]~output_o ;
wire \w_inst_address[0]~output_o ;
wire \w_inst_address[1]~output_o ;
wire \w_inst_address[2]~output_o ;
wire \w_inst_address[3]~output_o ;
wire \w_inst_address[4]~output_o ;
wire \w_inst_address[5]~output_o ;
wire \w_inst_address[6]~output_o ;
wire \w_inst_address[7]~output_o ;
wire \w_inst_val[0]~output_o ;
wire \w_inst_val[1]~output_o ;
wire \w_inst_val[2]~output_o ;
wire \w_inst_val[3]~output_o ;
wire \w_inst_val[4]~output_o ;
wire \w_inst_val[5]~output_o ;
wire \w_inst_val[6]~output_o ;
wire \w_inst_val[7]~output_o ;
wire \w_inst_val[8]~output_o ;
wire \w_inst_val[9]~output_o ;
wire \w_inst_val[10]~output_o ;
wire \w_inst_val[11]~output_o ;
wire \w_inst_val[12]~output_o ;
wire \w_inst_val[13]~output_o ;
wire \w_inst_val[14]~output_o ;
wire \w_inst_val[15]~output_o ;
wire \w_inst_val[16]~output_o ;
wire \w_inst_val[17]~output_o ;
wire \w_inst_val[18]~output_o ;
wire \w_inst_val[19]~output_o ;
wire \w_inst_val[20]~output_o ;
wire \w_inst_val[21]~output_o ;
wire \w_inst_val[22]~output_o ;
wire \w_inst_val[23]~output_o ;
wire \w_inst_val[24]~output_o ;
wire \w_inst_val[25]~output_o ;
wire \w_inst_val[26]~output_o ;
wire \w_inst_val[27]~output_o ;
wire \w_inst_val[28]~output_o ;
wire \w_inst_val[29]~output_o ;
wire \w_inst_val[30]~output_o ;
wire \w_inst_val[31]~output_o ;
wire \w_inst_val_id[0]~output_o ;
wire \w_inst_val_id[1]~output_o ;
wire \w_inst_val_id[2]~output_o ;
wire \w_inst_val_id[3]~output_o ;
wire \w_inst_val_id[4]~output_o ;
wire \w_inst_val_id[5]~output_o ;
wire \w_inst_val_id[6]~output_o ;
wire \w_inst_val_id[7]~output_o ;
wire \w_inst_val_id[8]~output_o ;
wire \w_inst_val_id[9]~output_o ;
wire \w_inst_val_id[10]~output_o ;
wire \w_inst_val_id[11]~output_o ;
wire \w_inst_val_id[12]~output_o ;
wire \w_inst_val_id[13]~output_o ;
wire \w_inst_val_id[14]~output_o ;
wire \w_inst_val_id[15]~output_o ;
wire \w_inst_val_id[16]~output_o ;
wire \w_inst_val_id[17]~output_o ;
wire \w_inst_val_id[18]~output_o ;
wire \w_inst_val_id[19]~output_o ;
wire \w_inst_val_id[20]~output_o ;
wire \w_inst_val_id[21]~output_o ;
wire \w_inst_val_id[22]~output_o ;
wire \w_inst_val_id[23]~output_o ;
wire \w_inst_val_id[24]~output_o ;
wire \w_inst_val_id[25]~output_o ;
wire \w_inst_val_id[26]~output_o ;
wire \w_inst_val_id[27]~output_o ;
wire \w_inst_val_id[28]~output_o ;
wire \w_inst_val_id[29]~output_o ;
wire \w_inst_val_id[30]~output_o ;
wire \w_inst_val_id[31]~output_o ;
wire \w_read_data1[0]~output_o ;
wire \w_read_data1[1]~output_o ;
wire \w_read_data1[2]~output_o ;
wire \w_read_data1[3]~output_o ;
wire \w_read_data1[4]~output_o ;
wire \w_read_data1[5]~output_o ;
wire \w_read_data1[6]~output_o ;
wire \w_read_data1[7]~output_o ;
wire \w_read_data1[8]~output_o ;
wire \w_read_data1[9]~output_o ;
wire \w_read_data1[10]~output_o ;
wire \w_read_data1[11]~output_o ;
wire \w_read_data1[12]~output_o ;
wire \w_read_data1[13]~output_o ;
wire \w_read_data1[14]~output_o ;
wire \w_read_data1[15]~output_o ;
wire \w_read_data1[16]~output_o ;
wire \w_read_data1[17]~output_o ;
wire \w_read_data1[18]~output_o ;
wire \w_read_data1[19]~output_o ;
wire \w_read_data1[20]~output_o ;
wire \w_read_data1[21]~output_o ;
wire \w_read_data1[22]~output_o ;
wire \w_read_data1[23]~output_o ;
wire \w_read_data1[24]~output_o ;
wire \w_read_data1[25]~output_o ;
wire \w_read_data1[26]~output_o ;
wire \w_read_data1[27]~output_o ;
wire \w_read_data1[28]~output_o ;
wire \w_read_data1[29]~output_o ;
wire \w_read_data1[30]~output_o ;
wire \w_read_data1[31]~output_o ;
wire \w_read_data2[0]~output_o ;
wire \w_read_data2[1]~output_o ;
wire \w_read_data2[2]~output_o ;
wire \w_read_data2[3]~output_o ;
wire \w_read_data2[4]~output_o ;
wire \w_read_data2[5]~output_o ;
wire \w_read_data2[6]~output_o ;
wire \w_read_data2[7]~output_o ;
wire \w_read_data2[8]~output_o ;
wire \w_read_data2[9]~output_o ;
wire \w_read_data2[10]~output_o ;
wire \w_read_data2[11]~output_o ;
wire \w_read_data2[12]~output_o ;
wire \w_read_data2[13]~output_o ;
wire \w_read_data2[14]~output_o ;
wire \w_read_data2[15]~output_o ;
wire \w_read_data2[16]~output_o ;
wire \w_read_data2[17]~output_o ;
wire \w_read_data2[18]~output_o ;
wire \w_read_data2[19]~output_o ;
wire \w_read_data2[20]~output_o ;
wire \w_read_data2[21]~output_o ;
wire \w_read_data2[22]~output_o ;
wire \w_read_data2[23]~output_o ;
wire \w_read_data2[24]~output_o ;
wire \w_read_data2[25]~output_o ;
wire \w_read_data2[26]~output_o ;
wire \w_read_data2[27]~output_o ;
wire \w_read_data2[28]~output_o ;
wire \w_read_data2[29]~output_o ;
wire \w_read_data2[30]~output_o ;
wire \w_read_data2[31]~output_o ;
wire \w_sign_extend[0]~output_o ;
wire \w_sign_extend[1]~output_o ;
wire \w_sign_extend[2]~output_o ;
wire \w_sign_extend[3]~output_o ;
wire \w_sign_extend[4]~output_o ;
wire \w_sign_extend[5]~output_o ;
wire \w_sign_extend[6]~output_o ;
wire \w_sign_extend[7]~output_o ;
wire \w_sign_extend[8]~output_o ;
wire \w_sign_extend[9]~output_o ;
wire \w_sign_extend[10]~output_o ;
wire \w_sign_extend[11]~output_o ;
wire \w_sign_extend[12]~output_o ;
wire \w_sign_extend[13]~output_o ;
wire \w_sign_extend[14]~output_o ;
wire \w_sign_extend[15]~output_o ;
wire \w_sign_extend[16]~output_o ;
wire \w_sign_extend[17]~output_o ;
wire \w_sign_extend[18]~output_o ;
wire \w_sign_extend[19]~output_o ;
wire \w_sign_extend[20]~output_o ;
wire \w_sign_extend[21]~output_o ;
wire \w_sign_extend[22]~output_o ;
wire \w_sign_extend[23]~output_o ;
wire \w_sign_extend[24]~output_o ;
wire \w_sign_extend[25]~output_o ;
wire \w_sign_extend[26]~output_o ;
wire \w_sign_extend[27]~output_o ;
wire \w_sign_extend[28]~output_o ;
wire \w_sign_extend[29]~output_o ;
wire \w_sign_extend[30]~output_o ;
wire \w_sign_extend[31]~output_o ;
wire \SYS_output_sel[1]~input_o ;
wire \~GND~combout ;
wire \SYS_reset~input_o ;
wire \SYS_pc_val[0]~input_o ;
wire \SYS_reset~inputclkctrl_outclk ;
wire \PC|PC[0]~1_combout ;
wire \PC|PC[0]~2_combout ;
wire \IMEM|Add2~0_combout ;
wire \SYS_pc_val[1]~input_o ;
wire \PC|PC[1]~5_combout ;
wire \PC|PC[1]~6_combout ;
wire \IMEM|Add2~1 ;
wire \IMEM|Add2~2_combout ;
wire \SYS_pc_val[2]~input_o ;
wire \PC|PC[2]~9_combout ;
wire \PC|PC[2]~10_combout ;
wire \IMEM|Add2~3 ;
wire \IMEM|Add2~4_combout ;
wire \SYS_pc_val[3]~input_o ;
wire \PC|PC[3]~13_combout ;
wire \PC|PC[3]~14_combout ;
wire \IMEM|Add2~5 ;
wire \IMEM|Add2~6_combout ;
wire \SYS_pc_val[4]~input_o ;
wire \PC|PC[4]~17_combout ;
wire \PC|PC[4]~18_combout ;
wire \IMEM|Add2~7 ;
wire \IMEM|Add2~8_combout ;
wire \SYS_pc_val[5]~input_o ;
wire \PC|PC[5]~21_combout ;
wire \PC|PC[5]~22_combout ;
wire \IMEM|Add2~9 ;
wire \IMEM|Add2~10_combout ;
wire \SYS_pc_val[6]~input_o ;
wire \PC|PC[6]~25_combout ;
wire \PC|PC[6]~26_combout ;
wire \IMEM|Add2~11 ;
wire \IMEM|Add2~12_combout ;
wire \SYS_pc_val[7]~input_o ;
wire \PC|PC[7]~29_combout ;
wire \PC|PC[7]~30_combout ;
wire \IMEM|Add2~13 ;
wire \IMEM|Add2~14_combout ;
wire \SYS_output_sel[2]~input_o ;
wire \Selector0~0_combout ;
wire \SYS_output_sel[4]~input_o ;
wire \SYS_output_sel[6]~input_o ;
wire \SYS_output_sel[5]~input_o ;
wire \SYS_output_sel[7]~input_o ;
wire \WideOr0~1_combout ;
wire \SYS_output_sel[3]~input_o ;
wire \SYS_output_sel[0]~input_o ;
wire \WideOr0~0_combout ;
wire \WideOr0~2_combout ;
wire \WideOr0~2clkctrl_outclk ;
wire \SYS_leds[0]$latch~combout ;
wire \Selector1~0_combout ;
wire \SYS_leds[1]$latch~combout ;
wire \Selector2~0_combout ;
wire \SYS_leds[2]$latch~combout ;
wire \Selector3~0_combout ;
wire \SYS_leds[3]$latch~combout ;
wire \Selector4~0_combout ;
wire \SYS_leds[4]$latch~combout ;
wire \Selector5~0_combout ;
wire \SYS_leds[5]$latch~combout ;
wire \Selector6~0_combout ;
wire \SYS_leds[6]$latch~combout ;
wire \Selector7~0_combout ;
wire \SYS_leds[7]$latch~combout ;
wire \IMEM|Add1~0_combout ;
wire \IMEM|Add1~1 ;
wire \IMEM|Add1~2_combout ;
wire \IMEM|Add1~3 ;
wire \IMEM|Add1~4_combout ;
wire \IMEM|Add1~5 ;
wire \IMEM|Add1~6_combout ;
wire \IMEM|Add1~7 ;
wire \IMEM|Add1~8_combout ;
wire \IMEM|Add1~9 ;
wire \IMEM|Add1~10_combout ;
wire \IMEM|Add1~11 ;
wire \IMEM|Add1~12_combout ;
wire \Selector8~0_combout ;
wire \SYS_leds[8]$latch~combout ;
wire \Selector9~0_combout ;
wire \SYS_leds[9]$latch~combout ;
wire \Selector10~0_combout ;
wire \SYS_leds[10]$latch~combout ;
wire \Selector11~0_combout ;
wire \SYS_leds[11]$latch~combout ;
wire \Selector12~0_combout ;
wire \SYS_leds[12]$latch~combout ;
wire \Selector13~0_combout ;
wire \SYS_leds[13]$latch~combout ;
wire \Selector14~0_combout ;
wire \SYS_leds[14]$latch~combout ;
wire \Selector15~0_combout ;
wire \SYS_leds[15]$latch~combout ;
wire \IMEM|Add0~0_combout ;
wire \IMEM|Add0~1 ;
wire \IMEM|Add0~2_combout ;
wire \IMEM|Add0~3 ;
wire \IMEM|Add0~4_combout ;
wire \IMEM|Add0~5 ;
wire \IMEM|Add0~6_combout ;
wire \IMEM|Add0~7 ;
wire \IMEM|Add0~8_combout ;
wire \IMEM|Add0~9 ;
wire \IMEM|Add0~10_combout ;
wire \IMEM|Add0~11 ;
wire \IMEM|Add0~12_combout ;
wire \IMEM|Add0~13 ;
wire \IMEM|Add0~14_combout ;
wire \Selector16~0_combout ;
wire \SYS_leds[16]$latch~combout ;
wire \Selector17~0_combout ;
wire \SYS_leds[17]$latch~combout ;
wire \Selector18~0_combout ;
wire \SYS_leds[18]$latch~combout ;
wire \Selector19~0_combout ;
wire \SYS_leds[19]$latch~combout ;
wire \Selector20~0_combout ;
wire \SYS_leds[20]$latch~combout ;
wire \Selector21~0_combout ;
wire \SYS_leds[21]$latch~combout ;
wire \Selector22~0_combout ;
wire \SYS_leds[22]$latch~combout ;
wire \Selector23~0_combout ;
wire \SYS_leds[23]$latch~combout ;
wire \Selector24~0_combout ;
wire \SYS_leds[24]$latch~combout ;
wire \Selector25~0_combout ;
wire \SYS_leds[25]$latch~combout ;
wire \Selector26~0_combout ;
wire \SYS_leds[26]$latch~combout ;
wire [31:0] \IMEM|RAM4|altsyncram_component|auto_generated|q_a ;
wire [31:0] \IMEM|RAM1|altsyncram_component|auto_generated|q_a ;
wire [31:0] \IMEM|RAM3|altsyncram_component|auto_generated|q_a ;
wire [31:0] \IMEM|RAM2|altsyncram_component|auto_generated|q_a ;

wire [17:0] \IMEM|RAM4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \IMEM|RAM3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \IMEM|RAM2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \IMEM|RAM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \IMEM|RAM4|altsyncram_component|auto_generated|q_a [0] = \IMEM|RAM4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \IMEM|RAM4|altsyncram_component|auto_generated|q_a [1] = \IMEM|RAM4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \IMEM|RAM4|altsyncram_component|auto_generated|q_a [2] = \IMEM|RAM4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \IMEM|RAM4|altsyncram_component|auto_generated|q_a [3] = \IMEM|RAM4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \IMEM|RAM4|altsyncram_component|auto_generated|q_a [4] = \IMEM|RAM4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \IMEM|RAM4|altsyncram_component|auto_generated|q_a [5] = \IMEM|RAM4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \IMEM|RAM4|altsyncram_component|auto_generated|q_a [6] = \IMEM|RAM4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \IMEM|RAM4|altsyncram_component|auto_generated|q_a [7] = \IMEM|RAM4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \IMEM|RAM3|altsyncram_component|auto_generated|q_a [0] = \IMEM|RAM3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \IMEM|RAM3|altsyncram_component|auto_generated|q_a [1] = \IMEM|RAM3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \IMEM|RAM3|altsyncram_component|auto_generated|q_a [2] = \IMEM|RAM3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \IMEM|RAM3|altsyncram_component|auto_generated|q_a [3] = \IMEM|RAM3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \IMEM|RAM3|altsyncram_component|auto_generated|q_a [4] = \IMEM|RAM3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \IMEM|RAM3|altsyncram_component|auto_generated|q_a [5] = \IMEM|RAM3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \IMEM|RAM3|altsyncram_component|auto_generated|q_a [6] = \IMEM|RAM3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \IMEM|RAM3|altsyncram_component|auto_generated|q_a [7] = \IMEM|RAM3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \IMEM|RAM2|altsyncram_component|auto_generated|q_a [0] = \IMEM|RAM2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \IMEM|RAM2|altsyncram_component|auto_generated|q_a [1] = \IMEM|RAM2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \IMEM|RAM2|altsyncram_component|auto_generated|q_a [2] = \IMEM|RAM2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \IMEM|RAM2|altsyncram_component|auto_generated|q_a [3] = \IMEM|RAM2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \IMEM|RAM2|altsyncram_component|auto_generated|q_a [4] = \IMEM|RAM2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \IMEM|RAM2|altsyncram_component|auto_generated|q_a [5] = \IMEM|RAM2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \IMEM|RAM2|altsyncram_component|auto_generated|q_a [6] = \IMEM|RAM2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \IMEM|RAM2|altsyncram_component|auto_generated|q_a [7] = \IMEM|RAM2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \IMEM|RAM1|altsyncram_component|auto_generated|q_a [0] = \IMEM|RAM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \IMEM|RAM1|altsyncram_component|auto_generated|q_a [1] = \IMEM|RAM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \IMEM|RAM1|altsyncram_component|auto_generated|q_a [2] = \IMEM|RAM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \IMEM|RAM1|altsyncram_component|auto_generated|q_a [3] = \IMEM|RAM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \IMEM|RAM1|altsyncram_component|auto_generated|q_a [4] = \IMEM|RAM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \IMEM|RAM1|altsyncram_component|auto_generated|q_a [5] = \IMEM|RAM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \IMEM|RAM1|altsyncram_component|auto_generated|q_a [6] = \IMEM|RAM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \IMEM|RAM1|altsyncram_component|auto_generated|q_a [7] = \IMEM|RAM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

// Location: IOOBUF_X79_Y91_N16
cycloneiv_io_obuf \SYS_leds[0]~output (
	.i(\SYS_leds[0]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SYS_leds[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SYS_leds[0]~output .bus_hold = "false";
defparam \SYS_leds[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y91_N16
cycloneiv_io_obuf \SYS_leds[1]~output (
	.i(\SYS_leds[1]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SYS_leds[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SYS_leds[1]~output .bus_hold = "false";
defparam \SYS_leds[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y91_N9
cycloneiv_io_obuf \SYS_leds[2]~output (
	.i(\SYS_leds[2]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SYS_leds[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SYS_leds[2]~output .bus_hold = "false";
defparam \SYS_leds[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y91_N2
cycloneiv_io_obuf \SYS_leds[3]~output (
	.i(\SYS_leds[3]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SYS_leds[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SYS_leds[3]~output .bus_hold = "false";
defparam \SYS_leds[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y91_N9
cycloneiv_io_obuf \SYS_leds[4]~output (
	.i(\SYS_leds[4]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SYS_leds[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SYS_leds[4]~output .bus_hold = "false";
defparam \SYS_leds[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y91_N2
cycloneiv_io_obuf \SYS_leds[5]~output (
	.i(\SYS_leds[5]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SYS_leds[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SYS_leds[5]~output .bus_hold = "false";
defparam \SYS_leds[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y91_N23
cycloneiv_io_obuf \SYS_leds[6]~output (
	.i(\SYS_leds[6]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SYS_leds[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SYS_leds[6]~output .bus_hold = "false";
defparam \SYS_leds[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y91_N23
cycloneiv_io_obuf \SYS_leds[7]~output (
	.i(\SYS_leds[7]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SYS_leds[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SYS_leds[7]~output .bus_hold = "false";
defparam \SYS_leds[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y91_N9
cycloneiv_io_obuf \SYS_leds[8]~output (
	.i(\SYS_leds[8]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SYS_leds[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SYS_leds[8]~output .bus_hold = "false";
defparam \SYS_leds[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y91_N16
cycloneiv_io_obuf \SYS_leds[9]~output (
	.i(\SYS_leds[9]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SYS_leds[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \SYS_leds[9]~output .bus_hold = "false";
defparam \SYS_leds[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y91_N9
cycloneiv_io_obuf \SYS_leds[10]~output (
	.i(\SYS_leds[10]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SYS_leds[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \SYS_leds[10]~output .bus_hold = "false";
defparam \SYS_leds[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y91_N9
cycloneiv_io_obuf \SYS_leds[11]~output (
	.i(\SYS_leds[11]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SYS_leds[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \SYS_leds[11]~output .bus_hold = "false";
defparam \SYS_leds[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y91_N9
cycloneiv_io_obuf \SYS_leds[12]~output (
	.i(\SYS_leds[12]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SYS_leds[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \SYS_leds[12]~output .bus_hold = "false";
defparam \SYS_leds[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y91_N2
cycloneiv_io_obuf \SYS_leds[13]~output (
	.i(\SYS_leds[13]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SYS_leds[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \SYS_leds[13]~output .bus_hold = "false";
defparam \SYS_leds[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y91_N2
cycloneiv_io_obuf \SYS_leds[14]~output (
	.i(\SYS_leds[14]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SYS_leds[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \SYS_leds[14]~output .bus_hold = "false";
defparam \SYS_leds[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y91_N23
cycloneiv_io_obuf \SYS_leds[15]~output (
	.i(\SYS_leds[15]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SYS_leds[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \SYS_leds[15]~output .bus_hold = "false";
defparam \SYS_leds[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y91_N23
cycloneiv_io_obuf \SYS_leds[16]~output (
	.i(\SYS_leds[16]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SYS_leds[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \SYS_leds[16]~output .bus_hold = "false";
defparam \SYS_leds[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y91_N2
cycloneiv_io_obuf \SYS_leds[17]~output (
	.i(\SYS_leds[17]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SYS_leds[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \SYS_leds[17]~output .bus_hold = "false";
defparam \SYS_leds[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y91_N9
cycloneiv_io_obuf \SYS_leds[18]~output (
	.i(\SYS_leds[18]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SYS_leds[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \SYS_leds[18]~output .bus_hold = "false";
defparam \SYS_leds[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y91_N9
cycloneiv_io_obuf \SYS_leds[19]~output (
	.i(\SYS_leds[19]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SYS_leds[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \SYS_leds[19]~output .bus_hold = "false";
defparam \SYS_leds[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y91_N9
cycloneiv_io_obuf \SYS_leds[20]~output (
	.i(\SYS_leds[20]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SYS_leds[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \SYS_leds[20]~output .bus_hold = "false";
defparam \SYS_leds[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y91_N16
cycloneiv_io_obuf \SYS_leds[21]~output (
	.i(\SYS_leds[21]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SYS_leds[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \SYS_leds[21]~output .bus_hold = "false";
defparam \SYS_leds[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y91_N23
cycloneiv_io_obuf \SYS_leds[22]~output (
	.i(\SYS_leds[22]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SYS_leds[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \SYS_leds[22]~output .bus_hold = "false";
defparam \SYS_leds[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N23
cycloneiv_io_obuf \SYS_leds[23]~output (
	.i(\SYS_leds[23]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SYS_leds[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \SYS_leds[23]~output .bus_hold = "false";
defparam \SYS_leds[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y0_N16
cycloneiv_io_obuf \SYS_leds[24]~output (
	.i(\SYS_leds[24]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SYS_leds[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \SYS_leds[24]~output .bus_hold = "false";
defparam \SYS_leds[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y0_N2
cycloneiv_io_obuf \SYS_leds[25]~output (
	.i(\SYS_leds[25]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SYS_leds[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \SYS_leds[25]~output .bus_hold = "false";
defparam \SYS_leds[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y0_N2
cycloneiv_io_obuf \SYS_leds[26]~output (
	.i(\SYS_leds[26]$latch~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SYS_leds[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \SYS_leds[26]~output .bus_hold = "false";
defparam \SYS_leds[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y91_N2
cycloneiv_io_obuf \w_inst_address[0]~output (
	.i(\PC|PC[0]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_address[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_address[0]~output .bus_hold = "false";
defparam \w_inst_address[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y91_N9
cycloneiv_io_obuf \w_inst_address[1]~output (
	.i(\PC|PC[1]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_address[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_address[1]~output .bus_hold = "false";
defparam \w_inst_address[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y91_N9
cycloneiv_io_obuf \w_inst_address[2]~output (
	.i(\PC|PC[2]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_address[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_address[2]~output .bus_hold = "false";
defparam \w_inst_address[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y91_N23
cycloneiv_io_obuf \w_inst_address[3]~output (
	.i(\PC|PC[3]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_address[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_address[3]~output .bus_hold = "false";
defparam \w_inst_address[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y91_N2
cycloneiv_io_obuf \w_inst_address[4]~output (
	.i(\PC|PC[4]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_address[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_address[4]~output .bus_hold = "false";
defparam \w_inst_address[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y91_N16
cycloneiv_io_obuf \w_inst_address[5]~output (
	.i(\PC|PC[5]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_address[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_address[5]~output .bus_hold = "false";
defparam \w_inst_address[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y91_N2
cycloneiv_io_obuf \w_inst_address[6]~output (
	.i(\PC|PC[6]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_address[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_address[6]~output .bus_hold = "false";
defparam \w_inst_address[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y91_N16
cycloneiv_io_obuf \w_inst_address[7]~output (
	.i(\PC|PC[7]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_address[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_address[7]~output .bus_hold = "false";
defparam \w_inst_address[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y91_N9
cycloneiv_io_obuf \w_inst_val[0]~output (
	.i(\IMEM|RAM4|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val[0]~output .bus_hold = "false";
defparam \w_inst_val[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X90_Y91_N2
cycloneiv_io_obuf \w_inst_val[1]~output (
	.i(\IMEM|RAM4|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val[1]~output .bus_hold = "false";
defparam \w_inst_val[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y91_N9
cycloneiv_io_obuf \w_inst_val[2]~output (
	.i(\IMEM|RAM4|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val[2]~output .bus_hold = "false";
defparam \w_inst_val[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y91_N2
cycloneiv_io_obuf \w_inst_val[3]~output (
	.i(\IMEM|RAM4|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val[3]~output .bus_hold = "false";
defparam \w_inst_val[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y91_N2
cycloneiv_io_obuf \w_inst_val[4]~output (
	.i(\IMEM|RAM4|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val[4]~output .bus_hold = "false";
defparam \w_inst_val[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y91_N9
cycloneiv_io_obuf \w_inst_val[5]~output (
	.i(\IMEM|RAM4|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val[5]~output .bus_hold = "false";
defparam \w_inst_val[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X90_Y91_N23
cycloneiv_io_obuf \w_inst_val[6]~output (
	.i(\IMEM|RAM4|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val[6]~output .bus_hold = "false";
defparam \w_inst_val[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y91_N9
cycloneiv_io_obuf \w_inst_val[7]~output (
	.i(\IMEM|RAM4|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val[7]~output .bus_hold = "false";
defparam \w_inst_val[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y91_N2
cycloneiv_io_obuf \w_inst_val[8]~output (
	.i(\IMEM|RAM3|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val[8]~output .bus_hold = "false";
defparam \w_inst_val[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y91_N2
cycloneiv_io_obuf \w_inst_val[9]~output (
	.i(\IMEM|RAM3|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val[9]~output .bus_hold = "false";
defparam \w_inst_val[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y91_N16
cycloneiv_io_obuf \w_inst_val[10]~output (
	.i(\IMEM|RAM3|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val[10]~output .bus_hold = "false";
defparam \w_inst_val[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y91_N2
cycloneiv_io_obuf \w_inst_val[11]~output (
	.i(\IMEM|RAM3|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val[11]~output .bus_hold = "false";
defparam \w_inst_val[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y91_N9
cycloneiv_io_obuf \w_inst_val[12]~output (
	.i(\IMEM|RAM3|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val[12]~output .bus_hold = "false";
defparam \w_inst_val[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y91_N16
cycloneiv_io_obuf \w_inst_val[13]~output (
	.i(\IMEM|RAM3|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val[13]~output .bus_hold = "false";
defparam \w_inst_val[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X90_Y91_N9
cycloneiv_io_obuf \w_inst_val[14]~output (
	.i(\IMEM|RAM3|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val[14]~output .bus_hold = "false";
defparam \w_inst_val[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y91_N23
cycloneiv_io_obuf \w_inst_val[15]~output (
	.i(\IMEM|RAM3|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val[15]~output .bus_hold = "false";
defparam \w_inst_val[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y91_N23
cycloneiv_io_obuf \w_inst_val[16]~output (
	.i(\IMEM|RAM2|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val[16]~output .bus_hold = "false";
defparam \w_inst_val[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y91_N9
cycloneiv_io_obuf \w_inst_val[17]~output (
	.i(\IMEM|RAM2|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val[17]~output .bus_hold = "false";
defparam \w_inst_val[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y91_N16
cycloneiv_io_obuf \w_inst_val[18]~output (
	.i(\IMEM|RAM2|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val[18]~output .bus_hold = "false";
defparam \w_inst_val[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y91_N2
cycloneiv_io_obuf \w_inst_val[19]~output (
	.i(\IMEM|RAM2|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val[19]~output .bus_hold = "false";
defparam \w_inst_val[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y91_N16
cycloneiv_io_obuf \w_inst_val[20]~output (
	.i(\IMEM|RAM2|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val[20]~output .bus_hold = "false";
defparam \w_inst_val[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y91_N16
cycloneiv_io_obuf \w_inst_val[21]~output (
	.i(\IMEM|RAM2|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val[21]~output .bus_hold = "false";
defparam \w_inst_val[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y91_N16
cycloneiv_io_obuf \w_inst_val[22]~output (
	.i(\IMEM|RAM2|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val[22]~output .bus_hold = "false";
defparam \w_inst_val[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N16
cycloneiv_io_obuf \w_inst_val[23]~output (
	.i(\IMEM|RAM2|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val[23]~output .bus_hold = "false";
defparam \w_inst_val[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N16
cycloneiv_io_obuf \w_inst_val[24]~output (
	.i(\IMEM|RAM1|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val[24]~output .bus_hold = "false";
defparam \w_inst_val[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N23
cycloneiv_io_obuf \w_inst_val[25]~output (
	.i(\IMEM|RAM1|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val[25]~output .bus_hold = "false";
defparam \w_inst_val[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N16
cycloneiv_io_obuf \w_inst_val[26]~output (
	.i(\IMEM|RAM1|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val[26]~output .bus_hold = "false";
defparam \w_inst_val[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y91_N2
cycloneiv_io_obuf \w_inst_val[27]~output (
	.i(\IMEM|RAM1|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val[27]~output .bus_hold = "false";
defparam \w_inst_val[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N23
cycloneiv_io_obuf \w_inst_val[28]~output (
	.i(\IMEM|RAM1|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val[28]~output .bus_hold = "false";
defparam \w_inst_val[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y91_N23
cycloneiv_io_obuf \w_inst_val[29]~output (
	.i(\IMEM|RAM1|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val[29]~output .bus_hold = "false";
defparam \w_inst_val[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y91_N16
cycloneiv_io_obuf \w_inst_val[30]~output (
	.i(\IMEM|RAM1|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val[30]~output .bus_hold = "false";
defparam \w_inst_val[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y91_N9
cycloneiv_io_obuf \w_inst_val[31]~output (
	.i(\IMEM|RAM1|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val[31]~output .bus_hold = "false";
defparam \w_inst_val[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cycloneiv_io_obuf \w_inst_val_id[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val_id[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val_id[0]~output .bus_hold = "false";
defparam \w_inst_val_id[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X104_Y91_N2
cycloneiv_io_obuf \w_inst_val_id[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val_id[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val_id[1]~output .bus_hold = "false";
defparam \w_inst_val_id[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X99_Y91_N9
cycloneiv_io_obuf \w_inst_val_id[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val_id[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val_id[2]~output .bus_hold = "false";
defparam \w_inst_val_id[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y49_N9
cycloneiv_io_obuf \w_inst_val_id[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val_id[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val_id[3]~output .bus_hold = "false";
defparam \w_inst_val_id[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N2
cycloneiv_io_obuf \w_inst_val_id[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val_id[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val_id[4]~output .bus_hold = "false";
defparam \w_inst_val_id[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X92_Y0_N9
cycloneiv_io_obuf \w_inst_val_id[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val_id[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val_id[5]~output .bus_hold = "false";
defparam \w_inst_val_id[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N9
cycloneiv_io_obuf \w_inst_val_id[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val_id[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val_id[6]~output .bus_hold = "false";
defparam \w_inst_val_id[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y10_N9
cycloneiv_io_obuf \w_inst_val_id[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val_id[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val_id[7]~output .bus_hold = "false";
defparam \w_inst_val_id[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y77_N9
cycloneiv_io_obuf \w_inst_val_id[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val_id[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val_id[8]~output .bus_hold = "false";
defparam \w_inst_val_id[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X99_Y91_N23
cycloneiv_io_obuf \w_inst_val_id[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val_id[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val_id[9]~output .bus_hold = "false";
defparam \w_inst_val_id[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N16
cycloneiv_io_obuf \w_inst_val_id[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val_id[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val_id[10]~output .bus_hold = "false";
defparam \w_inst_val_id[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X106_Y0_N16
cycloneiv_io_obuf \w_inst_val_id[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val_id[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val_id[11]~output .bus_hold = "false";
defparam \w_inst_val_id[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y74_N2
cycloneiv_io_obuf \w_inst_val_id[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val_id[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val_id[12]~output .bus_hold = "false";
defparam \w_inst_val_id[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N23
cycloneiv_io_obuf \w_inst_val_id[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val_id[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val_id[13]~output .bus_hold = "false";
defparam \w_inst_val_id[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y91_N9
cycloneiv_io_obuf \w_inst_val_id[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val_id[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val_id[14]~output .bus_hold = "false";
defparam \w_inst_val_id[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y7_N2
cycloneiv_io_obuf \w_inst_val_id[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val_id[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val_id[15]~output .bus_hold = "false";
defparam \w_inst_val_id[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cycloneiv_io_obuf \w_inst_val_id[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val_id[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val_id[16]~output .bus_hold = "false";
defparam \w_inst_val_id[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N16
cycloneiv_io_obuf \w_inst_val_id[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val_id[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val_id[17]~output .bus_hold = "false";
defparam \w_inst_val_id[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X95_Y0_N16
cycloneiv_io_obuf \w_inst_val_id[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val_id[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val_id[18]~output .bus_hold = "false";
defparam \w_inst_val_id[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y48_N9
cycloneiv_io_obuf \w_inst_val_id[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val_id[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val_id[19]~output .bus_hold = "false";
defparam \w_inst_val_id[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y91_N9
cycloneiv_io_obuf \w_inst_val_id[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val_id[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val_id[20]~output .bus_hold = "false";
defparam \w_inst_val_id[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y0_N23
cycloneiv_io_obuf \w_inst_val_id[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val_id[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val_id[21]~output .bus_hold = "false";
defparam \w_inst_val_id[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y34_N9
cycloneiv_io_obuf \w_inst_val_id[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val_id[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val_id[22]~output .bus_hold = "false";
defparam \w_inst_val_id[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N9
cycloneiv_io_obuf \w_inst_val_id[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val_id[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val_id[23]~output .bus_hold = "false";
defparam \w_inst_val_id[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y0_N2
cycloneiv_io_obuf \w_inst_val_id[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val_id[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val_id[24]~output .bus_hold = "false";
defparam \w_inst_val_id[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X104_Y0_N16
cycloneiv_io_obuf \w_inst_val_id[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val_id[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val_id[25]~output .bus_hold = "false";
defparam \w_inst_val_id[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N9
cycloneiv_io_obuf \w_inst_val_id[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val_id[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val_id[26]~output .bus_hold = "false";
defparam \w_inst_val_id[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y84_N9
cycloneiv_io_obuf \w_inst_val_id[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val_id[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val_id[27]~output .bus_hold = "false";
defparam \w_inst_val_id[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X106_Y91_N2
cycloneiv_io_obuf \w_inst_val_id[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val_id[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val_id[28]~output .bus_hold = "false";
defparam \w_inst_val_id[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y91_N2
cycloneiv_io_obuf \w_inst_val_id[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val_id[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val_id[29]~output .bus_hold = "false";
defparam \w_inst_val_id[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X92_Y91_N9
cycloneiv_io_obuf \w_inst_val_id[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val_id[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val_id[30]~output .bus_hold = "false";
defparam \w_inst_val_id[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X108_Y0_N23
cycloneiv_io_obuf \w_inst_val_id[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_inst_val_id[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_inst_val_id[31]~output .bus_hold = "false";
defparam \w_inst_val_id[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y91_N23
cycloneiv_io_obuf \w_read_data1[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data1[0]~output .bus_hold = "false";
defparam \w_read_data1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N2
cycloneiv_io_obuf \w_read_data1[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data1[1]~output .bus_hold = "false";
defparam \w_read_data1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N9
cycloneiv_io_obuf \w_read_data1[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data1[2]~output .bus_hold = "false";
defparam \w_read_data1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneiv_io_obuf \w_read_data1[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data1[3]~output .bus_hold = "false";
defparam \w_read_data1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N2
cycloneiv_io_obuf \w_read_data1[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data1[4]~output .bus_hold = "false";
defparam \w_read_data1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X95_Y91_N2
cycloneiv_io_obuf \w_read_data1[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data1[5]~output .bus_hold = "false";
defparam \w_read_data1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N16
cycloneiv_io_obuf \w_read_data1[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data1[6]~output .bus_hold = "false";
defparam \w_read_data1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y91_N2
cycloneiv_io_obuf \w_read_data1[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data1[7]~output .bus_hold = "false";
defparam \w_read_data1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y91_N23
cycloneiv_io_obuf \w_read_data1[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data1[8]~output .bus_hold = "false";
defparam \w_read_data1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y91_N16
cycloneiv_io_obuf \w_read_data1[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data1[9]~output .bus_hold = "false";
defparam \w_read_data1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y91_N16
cycloneiv_io_obuf \w_read_data1[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data1[10]~output .bus_hold = "false";
defparam \w_read_data1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y70_N2
cycloneiv_io_obuf \w_read_data1[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data1[11]~output .bus_hold = "false";
defparam \w_read_data1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneiv_io_obuf \w_read_data1[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data1[12]~output .bus_hold = "false";
defparam \w_read_data1[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y13_N2
cycloneiv_io_obuf \w_read_data1[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data1[13]~output .bus_hold = "false";
defparam \w_read_data1[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y91_N2
cycloneiv_io_obuf \w_read_data1[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data1[14]~output .bus_hold = "false";
defparam \w_read_data1[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N2
cycloneiv_io_obuf \w_read_data1[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data1[15]~output .bus_hold = "false";
defparam \w_read_data1[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N23
cycloneiv_io_obuf \w_read_data1[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data1[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data1[16]~output .bus_hold = "false";
defparam \w_read_data1[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N23
cycloneiv_io_obuf \w_read_data1[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data1[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data1[17]~output .bus_hold = "false";
defparam \w_read_data1[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y53_N2
cycloneiv_io_obuf \w_read_data1[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data1[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data1[18]~output .bus_hold = "false";
defparam \w_read_data1[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X92_Y91_N2
cycloneiv_io_obuf \w_read_data1[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data1[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data1[19]~output .bus_hold = "false";
defparam \w_read_data1[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y91_N2
cycloneiv_io_obuf \w_read_data1[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data1[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data1[20]~output .bus_hold = "false";
defparam \w_read_data1[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cycloneiv_io_obuf \w_read_data1[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data1[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data1[21]~output .bus_hold = "false";
defparam \w_read_data1[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N9
cycloneiv_io_obuf \w_read_data1[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data1[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data1[22]~output .bus_hold = "false";
defparam \w_read_data1[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cycloneiv_io_obuf \w_read_data1[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data1[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data1[23]~output .bus_hold = "false";
defparam \w_read_data1[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y13_N9
cycloneiv_io_obuf \w_read_data1[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data1[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data1[24]~output .bus_hold = "false";
defparam \w_read_data1[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y91_N9
cycloneiv_io_obuf \w_read_data1[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data1[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data1[25]~output .bus_hold = "false";
defparam \w_read_data1[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N2
cycloneiv_io_obuf \w_read_data1[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data1[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data1[26]~output .bus_hold = "false";
defparam \w_read_data1[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y91_N23
cycloneiv_io_obuf \w_read_data1[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data1[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data1[27]~output .bus_hold = "false";
defparam \w_read_data1[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y91_N9
cycloneiv_io_obuf \w_read_data1[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data1[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data1[28]~output .bus_hold = "false";
defparam \w_read_data1[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N9
cycloneiv_io_obuf \w_read_data1[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data1[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data1[29]~output .bus_hold = "false";
defparam \w_read_data1[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y91_N2
cycloneiv_io_obuf \w_read_data1[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data1[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data1[30]~output .bus_hold = "false";
defparam \w_read_data1[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N2
cycloneiv_io_obuf \w_read_data1[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data1[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data1[31]~output .bus_hold = "false";
defparam \w_read_data1[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cycloneiv_io_obuf \w_read_data2[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data2[0]~output .bus_hold = "false";
defparam \w_read_data2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y54_N9
cycloneiv_io_obuf \w_read_data2[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data2[1]~output .bus_hold = "false";
defparam \w_read_data2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N2
cycloneiv_io_obuf \w_read_data2[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data2[2]~output .bus_hold = "false";
defparam \w_read_data2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y48_N2
cycloneiv_io_obuf \w_read_data2[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data2[3]~output .bus_hold = "false";
defparam \w_read_data2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N9
cycloneiv_io_obuf \w_read_data2[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data2[4]~output .bus_hold = "false";
defparam \w_read_data2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N23
cycloneiv_io_obuf \w_read_data2[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data2[5]~output .bus_hold = "false";
defparam \w_read_data2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N2
cycloneiv_io_obuf \w_read_data2[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data2[6]~output .bus_hold = "false";
defparam \w_read_data2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N16
cycloneiv_io_obuf \w_read_data2[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data2[7]~output .bus_hold = "false";
defparam \w_read_data2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X106_Y91_N16
cycloneiv_io_obuf \w_read_data2[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data2[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data2[8]~output .bus_hold = "false";
defparam \w_read_data2[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X108_Y91_N23
cycloneiv_io_obuf \w_read_data2[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data2[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data2[9]~output .bus_hold = "false";
defparam \w_read_data2[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X95_Y0_N2
cycloneiv_io_obuf \w_read_data2[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data2[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data2[10]~output .bus_hold = "false";
defparam \w_read_data2[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N9
cycloneiv_io_obuf \w_read_data2[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data2[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data2[11]~output .bus_hold = "false";
defparam \w_read_data2[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X90_Y0_N9
cycloneiv_io_obuf \w_read_data2[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data2[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data2[12]~output .bus_hold = "false";
defparam \w_read_data2[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X106_Y0_N2
cycloneiv_io_obuf \w_read_data2[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data2[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data2[13]~output .bus_hold = "false";
defparam \w_read_data2[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N9
cycloneiv_io_obuf \w_read_data2[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data2[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data2[14]~output .bus_hold = "false";
defparam \w_read_data2[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y22_N2
cycloneiv_io_obuf \w_read_data2[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data2[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data2[15]~output .bus_hold = "false";
defparam \w_read_data2[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y74_N9
cycloneiv_io_obuf \w_read_data2[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data2[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data2[16]~output .bus_hold = "false";
defparam \w_read_data2[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y28_N2
cycloneiv_io_obuf \w_read_data2[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data2[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data2[17]~output .bus_hold = "false";
defparam \w_read_data2[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y83_N2
cycloneiv_io_obuf \w_read_data2[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data2[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data2[18]~output .bus_hold = "false";
defparam \w_read_data2[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y91_N2
cycloneiv_io_obuf \w_read_data2[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data2[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data2[19]~output .bus_hold = "false";
defparam \w_read_data2[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N23
cycloneiv_io_obuf \w_read_data2[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data2[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data2[20]~output .bus_hold = "false";
defparam \w_read_data2[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X75_Y0_N9
cycloneiv_io_obuf \w_read_data2[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data2[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data2[21]~output .bus_hold = "false";
defparam \w_read_data2[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N16
cycloneiv_io_obuf \w_read_data2[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data2[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data2[22]~output .bus_hold = "false";
defparam \w_read_data2[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y91_N9
cycloneiv_io_obuf \w_read_data2[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data2[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data2[23]~output .bus_hold = "false";
defparam \w_read_data2[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y91_N16
cycloneiv_io_obuf \w_read_data2[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data2[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data2[24]~output .bus_hold = "false";
defparam \w_read_data2[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y61_N2
cycloneiv_io_obuf \w_read_data2[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data2[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data2[25]~output .bus_hold = "false";
defparam \w_read_data2[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X92_Y0_N23
cycloneiv_io_obuf \w_read_data2[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data2[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data2[26]~output .bus_hold = "false";
defparam \w_read_data2[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X101_Y91_N2
cycloneiv_io_obuf \w_read_data2[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data2[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data2[27]~output .bus_hold = "false";
defparam \w_read_data2[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X97_Y91_N9
cycloneiv_io_obuf \w_read_data2[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data2[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data2[28]~output .bus_hold = "false";
defparam \w_read_data2[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y91_N9
cycloneiv_io_obuf \w_read_data2[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data2[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data2[29]~output .bus_hold = "false";
defparam \w_read_data2[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cycloneiv_io_obuf \w_read_data2[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data2[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data2[30]~output .bus_hold = "false";
defparam \w_read_data2[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y35_N9
cycloneiv_io_obuf \w_read_data2[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_read_data2[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_read_data2[31]~output .bus_hold = "false";
defparam \w_read_data2[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X97_Y91_N2
cycloneiv_io_obuf \w_sign_extend[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_sign_extend[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_sign_extend[0]~output .bus_hold = "false";
defparam \w_sign_extend[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N9
cycloneiv_io_obuf \w_sign_extend[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_sign_extend[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_sign_extend[1]~output .bus_hold = "false";
defparam \w_sign_extend[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y15_N2
cycloneiv_io_obuf \w_sign_extend[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_sign_extend[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_sign_extend[2]~output .bus_hold = "false";
defparam \w_sign_extend[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y91_N16
cycloneiv_io_obuf \w_sign_extend[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_sign_extend[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_sign_extend[3]~output .bus_hold = "false";
defparam \w_sign_extend[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y52_N9
cycloneiv_io_obuf \w_sign_extend[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_sign_extend[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_sign_extend[4]~output .bus_hold = "false";
defparam \w_sign_extend[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y91_N9
cycloneiv_io_obuf \w_sign_extend[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_sign_extend[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_sign_extend[5]~output .bus_hold = "false";
defparam \w_sign_extend[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X99_Y0_N2
cycloneiv_io_obuf \w_sign_extend[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_sign_extend[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_sign_extend[6]~output .bus_hold = "false";
defparam \w_sign_extend[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneiv_io_obuf \w_sign_extend[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_sign_extend[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_sign_extend[7]~output .bus_hold = "false";
defparam \w_sign_extend[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N2
cycloneiv_io_obuf \w_sign_extend[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_sign_extend[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_sign_extend[8]~output .bus_hold = "false";
defparam \w_sign_extend[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cycloneiv_io_obuf \w_sign_extend[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_sign_extend[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_sign_extend[9]~output .bus_hold = "false";
defparam \w_sign_extend[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N9
cycloneiv_io_obuf \w_sign_extend[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_sign_extend[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_sign_extend[10]~output .bus_hold = "false";
defparam \w_sign_extend[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y57_N2
cycloneiv_io_obuf \w_sign_extend[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_sign_extend[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_sign_extend[11]~output .bus_hold = "false";
defparam \w_sign_extend[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y91_N9
cycloneiv_io_obuf \w_sign_extend[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_sign_extend[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_sign_extend[12]~output .bus_hold = "false";
defparam \w_sign_extend[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y91_N9
cycloneiv_io_obuf \w_sign_extend[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_sign_extend[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_sign_extend[13]~output .bus_hold = "false";
defparam \w_sign_extend[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y11_N2
cycloneiv_io_obuf \w_sign_extend[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_sign_extend[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_sign_extend[14]~output .bus_hold = "false";
defparam \w_sign_extend[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y70_N9
cycloneiv_io_obuf \w_sign_extend[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_sign_extend[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_sign_extend[15]~output .bus_hold = "false";
defparam \w_sign_extend[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N23
cycloneiv_io_obuf \w_sign_extend[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_sign_extend[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_sign_extend[16]~output .bus_hold = "false";
defparam \w_sign_extend[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y91_N2
cycloneiv_io_obuf \w_sign_extend[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_sign_extend[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_sign_extend[17]~output .bus_hold = "false";
defparam \w_sign_extend[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X90_Y0_N2
cycloneiv_io_obuf \w_sign_extend[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_sign_extend[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_sign_extend[18]~output .bus_hold = "false";
defparam \w_sign_extend[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X104_Y0_N23
cycloneiv_io_obuf \w_sign_extend[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_sign_extend[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_sign_extend[19]~output .bus_hold = "false";
defparam \w_sign_extend[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N23
cycloneiv_io_obuf \w_sign_extend[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_sign_extend[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_sign_extend[20]~output .bus_hold = "false";
defparam \w_sign_extend[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y91_N16
cycloneiv_io_obuf \w_sign_extend[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_sign_extend[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_sign_extend[21]~output .bus_hold = "false";
defparam \w_sign_extend[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y91_N16
cycloneiv_io_obuf \w_sign_extend[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_sign_extend[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_sign_extend[22]~output .bus_hold = "false";
defparam \w_sign_extend[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N9
cycloneiv_io_obuf \w_sign_extend[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_sign_extend[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_sign_extend[23]~output .bus_hold = "false";
defparam \w_sign_extend[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y0_N23
cycloneiv_io_obuf \w_sign_extend[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_sign_extend[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_sign_extend[24]~output .bus_hold = "false";
defparam \w_sign_extend[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N9
cycloneiv_io_obuf \w_sign_extend[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_sign_extend[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_sign_extend[25]~output .bus_hold = "false";
defparam \w_sign_extend[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y28_N9
cycloneiv_io_obuf \w_sign_extend[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_sign_extend[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_sign_extend[26]~output .bus_hold = "false";
defparam \w_sign_extend[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N16
cycloneiv_io_obuf \w_sign_extend[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_sign_extend[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_sign_extend[27]~output .bus_hold = "false";
defparam \w_sign_extend[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N9
cycloneiv_io_obuf \w_sign_extend[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_sign_extend[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_sign_extend[28]~output .bus_hold = "false";
defparam \w_sign_extend[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y0_N2
cycloneiv_io_obuf \w_sign_extend[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_sign_extend[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_sign_extend[29]~output .bus_hold = "false";
defparam \w_sign_extend[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y14_N2
cycloneiv_io_obuf \w_sign_extend[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_sign_extend[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_sign_extend[30]~output .bus_hold = "false";
defparam \w_sign_extend[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y91_N2
cycloneiv_io_obuf \w_sign_extend[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\w_sign_extend[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \w_sign_extend[31]~output .bus_hold = "false";
defparam \w_sign_extend[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X53_Y0_N22
cycloneiv_io_ibuf \SYS_output_sel[1]~input (
	.i(SYS_output_sel[1]),
	.ibar(gnd),
	.o(\SYS_output_sel[1]~input_o ));
// synopsys translate_off
defparam \SYS_output_sel[1]~input .bus_hold = "false";
defparam \SYS_output_sel[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y88_N16
cycloneiv_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X57_Y0_N15
cycloneiv_io_ibuf \SYS_reset~input (
	.i(SYS_reset),
	.ibar(gnd),
	.o(\SYS_reset~input_o ));
// synopsys translate_off
defparam \SYS_reset~input .bus_hold = "false";
defparam \SYS_reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y91_N8
cycloneiv_io_ibuf \SYS_pc_val[0]~input (
	.i(SYS_pc_val[0]),
	.ibar(gnd),
	.o(\SYS_pc_val[0]~input_o ));
// synopsys translate_off
defparam \SYS_pc_val[0]~input .bus_hold = "false";
defparam \SYS_pc_val[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G29
cycloneiv_clkctrl \SYS_reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\SYS_reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\SYS_reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \SYS_reset~inputclkctrl .clock_type = "global clock";
defparam \SYS_reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X61_Y87_N8
cycloneiv_lcell_comb \PC|PC[0]~1 (
// Equation(s):
// \PC|PC[0]~1_combout  = (GLOBAL(\SYS_reset~inputclkctrl_outclk ) & ((\PC|PC[0]~1_combout ))) # (!GLOBAL(\SYS_reset~inputclkctrl_outclk ) & (\SYS_pc_val[0]~input_o ))

	.dataa(\SYS_pc_val[0]~input_o ),
	.datab(gnd),
	.datac(\PC|PC[0]~1_combout ),
	.datad(\SYS_reset~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\PC|PC[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \PC|PC[0]~1 .lut_mask = 16'hF0AA;
defparam \PC|PC[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y87_N16
cycloneiv_lcell_comb \PC|PC[0]~2 (
// Equation(s):
// \PC|PC[0]~2_combout  = (\SYS_reset~input_o  & (\PC|PC[0]~1_combout )) # (!\SYS_reset~input_o  & ((\SYS_pc_val[0]~input_o )))

	.dataa(gnd),
	.datab(\SYS_reset~input_o ),
	.datac(\PC|PC[0]~1_combout ),
	.datad(\SYS_pc_val[0]~input_o ),
	.cin(gnd),
	.combout(\PC|PC[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \PC|PC[0]~2 .lut_mask = 16'hF3C0;
defparam \PC|PC[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y87_N12
cycloneiv_lcell_comb \IMEM|Add2~0 (
// Equation(s):
// \IMEM|Add2~0_combout  = \PC|PC[0]~2_combout  $ (VCC)
// \IMEM|Add2~1  = CARRY(\PC|PC[0]~2_combout )

	.dataa(\PC|PC[0]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\IMEM|Add2~0_combout ),
	.cout(\IMEM|Add2~1 ));
// synopsys translate_off
defparam \IMEM|Add2~0 .lut_mask = 16'h55AA;
defparam \IMEM|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X61_Y91_N8
cycloneiv_io_ibuf \SYS_pc_val[1]~input (
	.i(SYS_pc_val[1]),
	.ibar(gnd),
	.o(\SYS_pc_val[1]~input_o ));
// synopsys translate_off
defparam \SYS_pc_val[1]~input .bus_hold = "false";
defparam \SYS_pc_val[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y87_N10
cycloneiv_lcell_comb \PC|PC[1]~5 (
// Equation(s):
// \PC|PC[1]~5_combout  = (GLOBAL(\SYS_reset~inputclkctrl_outclk ) & (\PC|PC[1]~5_combout )) # (!GLOBAL(\SYS_reset~inputclkctrl_outclk ) & ((\SYS_pc_val[1]~input_o )))

	.dataa(\PC|PC[1]~5_combout ),
	.datab(gnd),
	.datac(\SYS_pc_val[1]~input_o ),
	.datad(\SYS_reset~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\PC|PC[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \PC|PC[1]~5 .lut_mask = 16'hAAF0;
defparam \PC|PC[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y87_N26
cycloneiv_lcell_comb \PC|PC[1]~6 (
// Equation(s):
// \PC|PC[1]~6_combout  = (\SYS_reset~input_o  & ((\PC|PC[1]~5_combout ))) # (!\SYS_reset~input_o  & (\SYS_pc_val[1]~input_o ))

	.dataa(gnd),
	.datab(\SYS_reset~input_o ),
	.datac(\SYS_pc_val[1]~input_o ),
	.datad(\PC|PC[1]~5_combout ),
	.cin(gnd),
	.combout(\PC|PC[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \PC|PC[1]~6 .lut_mask = 16'hFC30;
defparam \PC|PC[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y87_N14
cycloneiv_lcell_comb \IMEM|Add2~2 (
// Equation(s):
// \IMEM|Add2~2_combout  = (\PC|PC[1]~6_combout  & (\IMEM|Add2~1  & VCC)) # (!\PC|PC[1]~6_combout  & (!\IMEM|Add2~1 ))
// \IMEM|Add2~3  = CARRY((!\PC|PC[1]~6_combout  & !\IMEM|Add2~1 ))

	.dataa(\PC|PC[1]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IMEM|Add2~1 ),
	.combout(\IMEM|Add2~2_combout ),
	.cout(\IMEM|Add2~3 ));
// synopsys translate_off
defparam \IMEM|Add2~2 .lut_mask = 16'hA505;
defparam \IMEM|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X53_Y91_N1
cycloneiv_io_ibuf \SYS_pc_val[2]~input (
	.i(SYS_pc_val[2]),
	.ibar(gnd),
	.o(\SYS_pc_val[2]~input_o ));
// synopsys translate_off
defparam \SYS_pc_val[2]~input .bus_hold = "false";
defparam \SYS_pc_val[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y87_N12
cycloneiv_lcell_comb \PC|PC[2]~9 (
// Equation(s):
// \PC|PC[2]~9_combout  = (GLOBAL(\SYS_reset~inputclkctrl_outclk ) & ((\PC|PC[2]~9_combout ))) # (!GLOBAL(\SYS_reset~inputclkctrl_outclk ) & (\SYS_pc_val[2]~input_o ))

	.dataa(\SYS_pc_val[2]~input_o ),
	.datab(gnd),
	.datac(\SYS_reset~inputclkctrl_outclk ),
	.datad(\PC|PC[2]~9_combout ),
	.cin(gnd),
	.combout(\PC|PC[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \PC|PC[2]~9 .lut_mask = 16'hFA0A;
defparam \PC|PC[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y87_N4
cycloneiv_lcell_comb \PC|PC[2]~10 (
// Equation(s):
// \PC|PC[2]~10_combout  = (\SYS_reset~input_o  & (\PC|PC[2]~9_combout )) # (!\SYS_reset~input_o  & ((\SYS_pc_val[2]~input_o )))

	.dataa(\PC|PC[2]~9_combout ),
	.datab(\SYS_reset~input_o ),
	.datac(gnd),
	.datad(\SYS_pc_val[2]~input_o ),
	.cin(gnd),
	.combout(\PC|PC[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \PC|PC[2]~10 .lut_mask = 16'hBB88;
defparam \PC|PC[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y87_N16
cycloneiv_lcell_comb \IMEM|Add2~4 (
// Equation(s):
// \IMEM|Add2~4_combout  = (\PC|PC[2]~10_combout  & (\IMEM|Add2~3  $ (GND))) # (!\PC|PC[2]~10_combout  & (!\IMEM|Add2~3  & VCC))
// \IMEM|Add2~5  = CARRY((\PC|PC[2]~10_combout  & !\IMEM|Add2~3 ))

	.dataa(gnd),
	.datab(\PC|PC[2]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IMEM|Add2~3 ),
	.combout(\IMEM|Add2~4_combout ),
	.cout(\IMEM|Add2~5 ));
// synopsys translate_off
defparam \IMEM|Add2~4 .lut_mask = 16'hC30C;
defparam \IMEM|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X53_Y91_N22
cycloneiv_io_ibuf \SYS_pc_val[3]~input (
	.i(SYS_pc_val[3]),
	.ibar(gnd),
	.o(\SYS_pc_val[3]~input_o ));
// synopsys translate_off
defparam \SYS_pc_val[3]~input .bus_hold = "false";
defparam \SYS_pc_val[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y87_N30
cycloneiv_lcell_comb \PC|PC[3]~13 (
// Equation(s):
// \PC|PC[3]~13_combout  = (GLOBAL(\SYS_reset~inputclkctrl_outclk ) & ((\PC|PC[3]~13_combout ))) # (!GLOBAL(\SYS_reset~inputclkctrl_outclk ) & (\SYS_pc_val[3]~input_o ))

	.dataa(\SYS_pc_val[3]~input_o ),
	.datab(gnd),
	.datac(\PC|PC[3]~13_combout ),
	.datad(\SYS_reset~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\PC|PC[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \PC|PC[3]~13 .lut_mask = 16'hF0AA;
defparam \PC|PC[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y87_N6
cycloneiv_lcell_comb \PC|PC[3]~14 (
// Equation(s):
// \PC|PC[3]~14_combout  = (\SYS_reset~input_o  & (\PC|PC[3]~13_combout )) # (!\SYS_reset~input_o  & ((\SYS_pc_val[3]~input_o )))

	.dataa(gnd),
	.datab(\SYS_reset~input_o ),
	.datac(\PC|PC[3]~13_combout ),
	.datad(\SYS_pc_val[3]~input_o ),
	.cin(gnd),
	.combout(\PC|PC[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \PC|PC[3]~14 .lut_mask = 16'hF3C0;
defparam \PC|PC[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y87_N18
cycloneiv_lcell_comb \IMEM|Add2~6 (
// Equation(s):
// \IMEM|Add2~6_combout  = (\PC|PC[3]~14_combout  & (!\IMEM|Add2~5 )) # (!\PC|PC[3]~14_combout  & ((\IMEM|Add2~5 ) # (GND)))
// \IMEM|Add2~7  = CARRY((!\IMEM|Add2~5 ) # (!\PC|PC[3]~14_combout ))

	.dataa(\PC|PC[3]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IMEM|Add2~5 ),
	.combout(\IMEM|Add2~6_combout ),
	.cout(\IMEM|Add2~7 ));
// synopsys translate_off
defparam \IMEM|Add2~6 .lut_mask = 16'h5A5F;
defparam \IMEM|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X50_Y91_N1
cycloneiv_io_ibuf \SYS_pc_val[4]~input (
	.i(SYS_pc_val[4]),
	.ibar(gnd),
	.o(\SYS_pc_val[4]~input_o ));
// synopsys translate_off
defparam \SYS_pc_val[4]~input .bus_hold = "false";
defparam \SYS_pc_val[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y87_N0
cycloneiv_lcell_comb \PC|PC[4]~17 (
// Equation(s):
// \PC|PC[4]~17_combout  = (GLOBAL(\SYS_reset~inputclkctrl_outclk ) & ((\PC|PC[4]~17_combout ))) # (!GLOBAL(\SYS_reset~inputclkctrl_outclk ) & (\SYS_pc_val[4]~input_o ))

	.dataa(\SYS_pc_val[4]~input_o ),
	.datab(gnd),
	.datac(\SYS_reset~inputclkctrl_outclk ),
	.datad(\PC|PC[4]~17_combout ),
	.cin(gnd),
	.combout(\PC|PC[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \PC|PC[4]~17 .lut_mask = 16'hFA0A;
defparam \PC|PC[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y87_N24
cycloneiv_lcell_comb \PC|PC[4]~18 (
// Equation(s):
// \PC|PC[4]~18_combout  = (\SYS_reset~input_o  & ((\PC|PC[4]~17_combout ))) # (!\SYS_reset~input_o  & (\SYS_pc_val[4]~input_o ))

	.dataa(gnd),
	.datab(\SYS_reset~input_o ),
	.datac(\SYS_pc_val[4]~input_o ),
	.datad(\PC|PC[4]~17_combout ),
	.cin(gnd),
	.combout(\PC|PC[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \PC|PC[4]~18 .lut_mask = 16'hFC30;
defparam \PC|PC[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y87_N20
cycloneiv_lcell_comb \IMEM|Add2~8 (
// Equation(s):
// \IMEM|Add2~8_combout  = (\PC|PC[4]~18_combout  & (\IMEM|Add2~7  $ (GND))) # (!\PC|PC[4]~18_combout  & (!\IMEM|Add2~7  & VCC))
// \IMEM|Add2~9  = CARRY((\PC|PC[4]~18_combout  & !\IMEM|Add2~7 ))

	.dataa(gnd),
	.datab(\PC|PC[4]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IMEM|Add2~7 ),
	.combout(\IMEM|Add2~8_combout ),
	.cout(\IMEM|Add2~9 ));
// synopsys translate_off
defparam \IMEM|Add2~8 .lut_mask = 16'hC30C;
defparam \IMEM|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X88_Y91_N1
cycloneiv_io_ibuf \SYS_pc_val[5]~input (
	.i(SYS_pc_val[5]),
	.ibar(gnd),
	.o(\SYS_pc_val[5]~input_o ));
// synopsys translate_off
defparam \SYS_pc_val[5]~input .bus_hold = "false";
defparam \SYS_pc_val[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y87_N18
cycloneiv_lcell_comb \PC|PC[5]~21 (
// Equation(s):
// \PC|PC[5]~21_combout  = (GLOBAL(\SYS_reset~inputclkctrl_outclk ) & ((\PC|PC[5]~21_combout ))) # (!GLOBAL(\SYS_reset~inputclkctrl_outclk ) & (\SYS_pc_val[5]~input_o ))

	.dataa(\SYS_pc_val[5]~input_o ),
	.datab(gnd),
	.datac(\SYS_reset~inputclkctrl_outclk ),
	.datad(\PC|PC[5]~21_combout ),
	.cin(gnd),
	.combout(\PC|PC[5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \PC|PC[5]~21 .lut_mask = 16'hFA0A;
defparam \PC|PC[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y87_N2
cycloneiv_lcell_comb \PC|PC[5]~22 (
// Equation(s):
// \PC|PC[5]~22_combout  = (\SYS_reset~input_o  & ((\PC|PC[5]~21_combout ))) # (!\SYS_reset~input_o  & (\SYS_pc_val[5]~input_o ))

	.dataa(gnd),
	.datab(\SYS_reset~input_o ),
	.datac(\SYS_pc_val[5]~input_o ),
	.datad(\PC|PC[5]~21_combout ),
	.cin(gnd),
	.combout(\PC|PC[5]~22_combout ),
	.cout());
// synopsys translate_off
defparam \PC|PC[5]~22 .lut_mask = 16'hFC30;
defparam \PC|PC[5]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y87_N22
cycloneiv_lcell_comb \IMEM|Add2~10 (
// Equation(s):
// \IMEM|Add2~10_combout  = (\PC|PC[5]~22_combout  & (!\IMEM|Add2~9 )) # (!\PC|PC[5]~22_combout  & ((\IMEM|Add2~9 ) # (GND)))
// \IMEM|Add2~11  = CARRY((!\IMEM|Add2~9 ) # (!\PC|PC[5]~22_combout ))

	.dataa(gnd),
	.datab(\PC|PC[5]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IMEM|Add2~9 ),
	.combout(\IMEM|Add2~10_combout ),
	.cout(\IMEM|Add2~11 ));
// synopsys translate_off
defparam \IMEM|Add2~10 .lut_mask = 16'h3C3F;
defparam \IMEM|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X37_Y91_N22
cycloneiv_io_ibuf \SYS_pc_val[6]~input (
	.i(SYS_pc_val[6]),
	.ibar(gnd),
	.o(\SYS_pc_val[6]~input_o ));
// synopsys translate_off
defparam \SYS_pc_val[6]~input .bus_hold = "false";
defparam \SYS_pc_val[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y87_N28
cycloneiv_lcell_comb \PC|PC[6]~25 (
// Equation(s):
// \PC|PC[6]~25_combout  = (GLOBAL(\SYS_reset~inputclkctrl_outclk ) & ((\PC|PC[6]~25_combout ))) # (!GLOBAL(\SYS_reset~inputclkctrl_outclk ) & (\SYS_pc_val[6]~input_o ))

	.dataa(gnd),
	.datab(\SYS_pc_val[6]~input_o ),
	.datac(\SYS_reset~inputclkctrl_outclk ),
	.datad(\PC|PC[6]~25_combout ),
	.cin(gnd),
	.combout(\PC|PC[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \PC|PC[6]~25 .lut_mask = 16'hFC0C;
defparam \PC|PC[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y87_N20
cycloneiv_lcell_comb \PC|PC[6]~26 (
// Equation(s):
// \PC|PC[6]~26_combout  = (\SYS_reset~input_o  & ((\PC|PC[6]~25_combout ))) # (!\SYS_reset~input_o  & (\SYS_pc_val[6]~input_o ))

	.dataa(gnd),
	.datab(\SYS_reset~input_o ),
	.datac(\SYS_pc_val[6]~input_o ),
	.datad(\PC|PC[6]~25_combout ),
	.cin(gnd),
	.combout(\PC|PC[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \PC|PC[6]~26 .lut_mask = 16'hFC30;
defparam \PC|PC[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y87_N24
cycloneiv_lcell_comb \IMEM|Add2~12 (
// Equation(s):
// \IMEM|Add2~12_combout  = (\PC|PC[6]~26_combout  & (\IMEM|Add2~11  $ (GND))) # (!\PC|PC[6]~26_combout  & (!\IMEM|Add2~11  & VCC))
// \IMEM|Add2~13  = CARRY((\PC|PC[6]~26_combout  & !\IMEM|Add2~11 ))

	.dataa(\PC|PC[6]~26_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IMEM|Add2~11 ),
	.combout(\IMEM|Add2~12_combout ),
	.cout(\IMEM|Add2~13 ));
// synopsys translate_off
defparam \IMEM|Add2~12 .lut_mask = 16'hA50A;
defparam \IMEM|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X53_Y91_N15
cycloneiv_io_ibuf \SYS_pc_val[7]~input (
	.i(SYS_pc_val[7]),
	.ibar(gnd),
	.o(\SYS_pc_val[7]~input_o ));
// synopsys translate_off
defparam \SYS_pc_val[7]~input .bus_hold = "false";
defparam \SYS_pc_val[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y87_N22
cycloneiv_lcell_comb \PC|PC[7]~29 (
// Equation(s):
// \PC|PC[7]~29_combout  = (GLOBAL(\SYS_reset~inputclkctrl_outclk ) & ((\PC|PC[7]~29_combout ))) # (!GLOBAL(\SYS_reset~inputclkctrl_outclk ) & (\SYS_pc_val[7]~input_o ))

	.dataa(\SYS_pc_val[7]~input_o ),
	.datab(gnd),
	.datac(\PC|PC[7]~29_combout ),
	.datad(\SYS_reset~inputclkctrl_outclk ),
	.cin(gnd),
	.combout(\PC|PC[7]~29_combout ),
	.cout());
// synopsys translate_off
defparam \PC|PC[7]~29 .lut_mask = 16'hF0AA;
defparam \PC|PC[7]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y87_N14
cycloneiv_lcell_comb \PC|PC[7]~30 (
// Equation(s):
// \PC|PC[7]~30_combout  = (\SYS_reset~input_o  & (\PC|PC[7]~29_combout )) # (!\SYS_reset~input_o  & ((\SYS_pc_val[7]~input_o )))

	.dataa(gnd),
	.datab(\SYS_reset~input_o ),
	.datac(\PC|PC[7]~29_combout ),
	.datad(\SYS_pc_val[7]~input_o ),
	.cin(gnd),
	.combout(\PC|PC[7]~30_combout ),
	.cout());
// synopsys translate_off
defparam \PC|PC[7]~30 .lut_mask = 16'hF3C0;
defparam \PC|PC[7]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y87_N26
cycloneiv_lcell_comb \IMEM|Add2~14 (
// Equation(s):
// \IMEM|Add2~14_combout  = \IMEM|Add2~13  $ (\PC|PC[7]~30_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|PC[7]~30_combout ),
	.cin(\IMEM|Add2~13 ),
	.combout(\IMEM|Add2~14_combout ),
	.cout());
// synopsys translate_off
defparam \IMEM|Add2~14 .lut_mask = 16'h0FF0;
defparam \IMEM|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X65_Y87_N0
cycloneiv_ram_block \IMEM|RAM4|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\IMEM|Add2~14_combout ,\IMEM|Add2~12_combout ,\IMEM|Add2~10_combout ,\IMEM|Add2~8_combout ,\IMEM|Add2~6_combout ,\IMEM|Add2~4_combout ,\IMEM|Add2~2_combout ,\IMEM|Add2~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\IMEM|RAM4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \IMEM|RAM4|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \IMEM|RAM4|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \IMEM|RAM4|altsyncram_component|auto_generated|ram_block1a0 .init_file = "mem.hex";
defparam \IMEM|RAM4|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \IMEM|RAM4|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "IMEM:IMEM|IMEM_BRAM:RAM4|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ALTSYNCRAM";
defparam \IMEM|RAM4|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \IMEM|RAM4|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \IMEM|RAM4|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \IMEM|RAM4|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \IMEM|RAM4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \IMEM|RAM4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \IMEM|RAM4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \IMEM|RAM4|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \IMEM|RAM4|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \IMEM|RAM4|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \IMEM|RAM4|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \IMEM|RAM4|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \IMEM|RAM4|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \IMEM|RAM4|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \IMEM|RAM4|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \IMEM|RAM4|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \IMEM|RAM4|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \IMEM|RAM4|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \IMEM|RAM4|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800050000AC00010001400000002C0020000100000000240020;
// synopsys translate_on

// Location: IOIBUF_X53_Y0_N8
cycloneiv_io_ibuf \SYS_output_sel[2]~input (
	.i(SYS_output_sel[2]),
	.ibar(gnd),
	.o(\SYS_output_sel[2]~input_o ));
// synopsys translate_off
defparam \SYS_output_sel[2]~input .bus_hold = "false";
defparam \SYS_output_sel[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X73_Y89_N8
cycloneiv_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (!\SYS_output_sel[1]~input_o  & (\IMEM|RAM4|altsyncram_component|auto_generated|q_a [0] & !\SYS_output_sel[2]~input_o ))

	.dataa(\SYS_output_sel[1]~input_o ),
	.datab(\IMEM|RAM4|altsyncram_component|auto_generated|q_a [0]),
	.datac(gnd),
	.datad(\SYS_output_sel[2]~input_o ),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'h0044;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X63_Y0_N8
cycloneiv_io_ibuf \SYS_output_sel[4]~input (
	.i(SYS_output_sel[4]),
	.ibar(gnd),
	.o(\SYS_output_sel[4]~input_o ));
// synopsys translate_off
defparam \SYS_output_sel[4]~input .bus_hold = "false";
defparam \SYS_output_sel[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X61_Y0_N1
cycloneiv_io_ibuf \SYS_output_sel[6]~input (
	.i(SYS_output_sel[6]),
	.ibar(gnd),
	.o(\SYS_output_sel[6]~input_o ));
// synopsys translate_off
defparam \SYS_output_sel[6]~input .bus_hold = "false";
defparam \SYS_output_sel[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X63_Y0_N22
cycloneiv_io_ibuf \SYS_output_sel[5]~input (
	.i(SYS_output_sel[5]),
	.ibar(gnd),
	.o(\SYS_output_sel[5]~input_o ));
// synopsys translate_off
defparam \SYS_output_sel[5]~input .bus_hold = "false";
defparam \SYS_output_sel[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X61_Y0_N8
cycloneiv_io_ibuf \SYS_output_sel[7]~input (
	.i(SYS_output_sel[7]),
	.ibar(gnd),
	.o(\SYS_output_sel[7]~input_o ));
// synopsys translate_off
defparam \SYS_output_sel[7]~input .bus_hold = "false";
defparam \SYS_output_sel[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y1_N18
cycloneiv_lcell_comb \WideOr0~1 (
// Equation(s):
// \WideOr0~1_combout  = (!\SYS_output_sel[4]~input_o  & (!\SYS_output_sel[6]~input_o  & (!\SYS_output_sel[5]~input_o  & !\SYS_output_sel[7]~input_o )))

	.dataa(\SYS_output_sel[4]~input_o ),
	.datab(\SYS_output_sel[6]~input_o ),
	.datac(\SYS_output_sel[5]~input_o ),
	.datad(\SYS_output_sel[7]~input_o ),
	.cin(gnd),
	.combout(\WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr0~1 .lut_mask = 16'h0001;
defparam \WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y0_N15
cycloneiv_io_ibuf \SYS_output_sel[3]~input (
	.i(SYS_output_sel[3]),
	.ibar(gnd),
	.o(\SYS_output_sel[3]~input_o ));
// synopsys translate_off
defparam \SYS_output_sel[3]~input .bus_hold = "false";
defparam \SYS_output_sel[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X61_Y0_N15
cycloneiv_io_ibuf \SYS_output_sel[0]~input (
	.i(SYS_output_sel[0]),
	.ibar(gnd),
	.o(\SYS_output_sel[0]~input_o ));
// synopsys translate_off
defparam \SYS_output_sel[0]~input .bus_hold = "false";
defparam \SYS_output_sel[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y1_N10
cycloneiv_lcell_comb \WideOr0~0 (
// Equation(s):
// \WideOr0~0_combout  = (!\SYS_output_sel[3]~input_o  & ((\SYS_output_sel[1]~input_o  & (!\SYS_output_sel[2]~input_o )) # (!\SYS_output_sel[1]~input_o  & ((\SYS_output_sel[2]~input_o ) # (\SYS_output_sel[0]~input_o )))))

	.dataa(\SYS_output_sel[1]~input_o ),
	.datab(\SYS_output_sel[2]~input_o ),
	.datac(\SYS_output_sel[3]~input_o ),
	.datad(\SYS_output_sel[0]~input_o ),
	.cin(gnd),
	.combout(\WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr0~0 .lut_mask = 16'h0706;
defparam \WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y1_N28
cycloneiv_lcell_comb \WideOr0~2 (
// Equation(s):
// \WideOr0~2_combout  = (\WideOr0~1_combout  & \WideOr0~0_combout )

	.dataa(gnd),
	.datab(\WideOr0~1_combout ),
	.datac(gnd),
	.datad(\WideOr0~0_combout ),
	.cin(gnd),
	.combout(\WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr0~2 .lut_mask = 16'hCC00;
defparam \WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G26
cycloneiv_clkctrl \WideOr0~2clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\WideOr0~2_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\WideOr0~2clkctrl_outclk ));
// synopsys translate_off
defparam \WideOr0~2clkctrl .clock_type = "global clock";
defparam \WideOr0~2clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X79_Y89_N24
cycloneiv_lcell_comb \SYS_leds[0]$latch (
// Equation(s):
// \SYS_leds[0]$latch~combout  = (GLOBAL(\WideOr0~2clkctrl_outclk ) & (\Selector0~0_combout )) # (!GLOBAL(\WideOr0~2clkctrl_outclk ) & ((\SYS_leds[0]$latch~combout )))

	.dataa(\Selector0~0_combout ),
	.datab(gnd),
	.datac(\WideOr0~2clkctrl_outclk ),
	.datad(\SYS_leds[0]$latch~combout ),
	.cin(gnd),
	.combout(\SYS_leds[0]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \SYS_leds[0]$latch .lut_mask = 16'hAFA0;
defparam \SYS_leds[0]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y89_N10
cycloneiv_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (!\SYS_output_sel[2]~input_o  & (!\SYS_output_sel[1]~input_o  & \IMEM|RAM4|altsyncram_component|auto_generated|q_a [1]))

	.dataa(gnd),
	.datab(\SYS_output_sel[2]~input_o ),
	.datac(\SYS_output_sel[1]~input_o ),
	.datad(\IMEM|RAM4|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'h0300;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y89_N30
cycloneiv_lcell_comb \SYS_leds[1]$latch (
// Equation(s):
// \SYS_leds[1]$latch~combout  = (GLOBAL(\WideOr0~2clkctrl_outclk ) & (\Selector1~0_combout )) # (!GLOBAL(\WideOr0~2clkctrl_outclk ) & ((\SYS_leds[1]$latch~combout )))

	.dataa(\Selector1~0_combout ),
	.datab(gnd),
	.datac(\SYS_leds[1]$latch~combout ),
	.datad(\WideOr0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\SYS_leds[1]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \SYS_leds[1]$latch .lut_mask = 16'hAAF0;
defparam \SYS_leds[1]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y89_N12
cycloneiv_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (\IMEM|RAM4|altsyncram_component|auto_generated|q_a [2] & (!\SYS_output_sel[2]~input_o  & !\SYS_output_sel[1]~input_o ))

	.dataa(\IMEM|RAM4|altsyncram_component|auto_generated|q_a [2]),
	.datab(\SYS_output_sel[2]~input_o ),
	.datac(\SYS_output_sel[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'h0202;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y89_N16
cycloneiv_lcell_comb \SYS_leds[2]$latch (
// Equation(s):
// \SYS_leds[2]$latch~combout  = (GLOBAL(\WideOr0~2clkctrl_outclk ) & (\Selector2~0_combout )) # (!GLOBAL(\WideOr0~2clkctrl_outclk ) & ((\SYS_leds[2]$latch~combout )))

	.dataa(\Selector2~0_combout ),
	.datab(\SYS_leds[2]$latch~combout ),
	.datac(gnd),
	.datad(\WideOr0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\SYS_leds[2]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \SYS_leds[2]$latch .lut_mask = 16'hAACC;
defparam \SYS_leds[2]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y89_N8
cycloneiv_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (!\SYS_output_sel[2]~input_o  & (!\SYS_output_sel[1]~input_o  & \IMEM|RAM4|altsyncram_component|auto_generated|q_a [3]))

	.dataa(gnd),
	.datab(\SYS_output_sel[2]~input_o ),
	.datac(\SYS_output_sel[1]~input_o ),
	.datad(\IMEM|RAM4|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'h0300;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y89_N26
cycloneiv_lcell_comb \SYS_leds[3]$latch (
// Equation(s):
// \SYS_leds[3]$latch~combout  = (GLOBAL(\WideOr0~2clkctrl_outclk ) & (\Selector3~0_combout )) # (!GLOBAL(\WideOr0~2clkctrl_outclk ) & ((\SYS_leds[3]$latch~combout )))

	.dataa(\Selector3~0_combout ),
	.datab(gnd),
	.datac(\SYS_leds[3]$latch~combout ),
	.datad(\WideOr0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\SYS_leds[3]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \SYS_leds[3]$latch .lut_mask = 16'hAAF0;
defparam \SYS_leds[3]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y89_N14
cycloneiv_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (!\SYS_output_sel[1]~input_o  & (!\SYS_output_sel[2]~input_o  & \IMEM|RAM4|altsyncram_component|auto_generated|q_a [4]))

	.dataa(\SYS_output_sel[1]~input_o ),
	.datab(\SYS_output_sel[2]~input_o ),
	.datac(\IMEM|RAM4|altsyncram_component|auto_generated|q_a [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~0 .lut_mask = 16'h1010;
defparam \Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y89_N24
cycloneiv_lcell_comb \SYS_leds[4]$latch (
// Equation(s):
// \SYS_leds[4]$latch~combout  = (GLOBAL(\WideOr0~2clkctrl_outclk ) & (\Selector4~0_combout )) # (!GLOBAL(\WideOr0~2clkctrl_outclk ) & ((\SYS_leds[4]$latch~combout )))

	.dataa(\Selector4~0_combout ),
	.datab(gnd),
	.datac(\WideOr0~2clkctrl_outclk ),
	.datad(\SYS_leds[4]$latch~combout ),
	.cin(gnd),
	.combout(\SYS_leds[4]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \SYS_leds[4]$latch .lut_mask = 16'hAFA0;
defparam \SYS_leds[4]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y89_N24
cycloneiv_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (!\SYS_output_sel[2]~input_o  & (!\SYS_output_sel[1]~input_o  & \IMEM|RAM4|altsyncram_component|auto_generated|q_a [5]))

	.dataa(gnd),
	.datab(\SYS_output_sel[2]~input_o ),
	.datac(\SYS_output_sel[1]~input_o ),
	.datad(\IMEM|RAM4|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'h0300;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y89_N28
cycloneiv_lcell_comb \SYS_leds[5]$latch (
// Equation(s):
// \SYS_leds[5]$latch~combout  = (GLOBAL(\WideOr0~2clkctrl_outclk ) & (\Selector5~0_combout )) # (!GLOBAL(\WideOr0~2clkctrl_outclk ) & ((\SYS_leds[5]$latch~combout )))

	.dataa(gnd),
	.datab(\Selector5~0_combout ),
	.datac(\SYS_leds[5]$latch~combout ),
	.datad(\WideOr0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\SYS_leds[5]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \SYS_leds[5]$latch .lut_mask = 16'hCCF0;
defparam \SYS_leds[5]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y89_N18
cycloneiv_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = (!\SYS_output_sel[2]~input_o  & (!\SYS_output_sel[1]~input_o  & \IMEM|RAM4|altsyncram_component|auto_generated|q_a [6]))

	.dataa(gnd),
	.datab(\SYS_output_sel[2]~input_o ),
	.datac(\SYS_output_sel[1]~input_o ),
	.datad(\IMEM|RAM4|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~0 .lut_mask = 16'h0300;
defparam \Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y89_N22
cycloneiv_lcell_comb \SYS_leds[6]$latch (
// Equation(s):
// \SYS_leds[6]$latch~combout  = (GLOBAL(\WideOr0~2clkctrl_outclk ) & (\Selector6~0_combout )) # (!GLOBAL(\WideOr0~2clkctrl_outclk ) & ((\SYS_leds[6]$latch~combout )))

	.dataa(gnd),
	.datab(\Selector6~0_combout ),
	.datac(\SYS_leds[6]$latch~combout ),
	.datad(\WideOr0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\SYS_leds[6]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \SYS_leds[6]$latch .lut_mask = 16'hCCF0;
defparam \SYS_leds[6]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y89_N18
cycloneiv_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = (!\SYS_output_sel[2]~input_o  & (!\SYS_output_sel[1]~input_o  & \IMEM|RAM4|altsyncram_component|auto_generated|q_a [7]))

	.dataa(gnd),
	.datab(\SYS_output_sel[2]~input_o ),
	.datac(\SYS_output_sel[1]~input_o ),
	.datad(\IMEM|RAM4|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~0 .lut_mask = 16'h0300;
defparam \Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y89_N24
cycloneiv_lcell_comb \SYS_leds[7]$latch (
// Equation(s):
// \SYS_leds[7]$latch~combout  = (GLOBAL(\WideOr0~2clkctrl_outclk ) & ((\Selector7~0_combout ))) # (!GLOBAL(\WideOr0~2clkctrl_outclk ) & (\SYS_leds[7]$latch~combout ))

	.dataa(gnd),
	.datab(\SYS_leds[7]$latch~combout ),
	.datac(\Selector7~0_combout ),
	.datad(\WideOr0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\SYS_leds[7]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \SYS_leds[7]$latch .lut_mask = 16'hF0CC;
defparam \SYS_leds[7]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y89_N12
cycloneiv_lcell_comb \IMEM|Add1~0 (
// Equation(s):
// \IMEM|Add1~0_combout  = \PC|PC[1]~6_combout  $ (VCC)
// \IMEM|Add1~1  = CARRY(\PC|PC[1]~6_combout )

	.dataa(gnd),
	.datab(\PC|PC[1]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\IMEM|Add1~0_combout ),
	.cout(\IMEM|Add1~1 ));
// synopsys translate_off
defparam \IMEM|Add1~0 .lut_mask = 16'h33CC;
defparam \IMEM|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y89_N14
cycloneiv_lcell_comb \IMEM|Add1~2 (
// Equation(s):
// \IMEM|Add1~2_combout  = (\PC|PC[2]~10_combout  & (!\IMEM|Add1~1 )) # (!\PC|PC[2]~10_combout  & ((\IMEM|Add1~1 ) # (GND)))
// \IMEM|Add1~3  = CARRY((!\IMEM|Add1~1 ) # (!\PC|PC[2]~10_combout ))

	.dataa(\PC|PC[2]~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IMEM|Add1~1 ),
	.combout(\IMEM|Add1~2_combout ),
	.cout(\IMEM|Add1~3 ));
// synopsys translate_off
defparam \IMEM|Add1~2 .lut_mask = 16'h5A5F;
defparam \IMEM|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y89_N16
cycloneiv_lcell_comb \IMEM|Add1~4 (
// Equation(s):
// \IMEM|Add1~4_combout  = (\PC|PC[3]~14_combout  & (\IMEM|Add1~3  $ (GND))) # (!\PC|PC[3]~14_combout  & (!\IMEM|Add1~3  & VCC))
// \IMEM|Add1~5  = CARRY((\PC|PC[3]~14_combout  & !\IMEM|Add1~3 ))

	.dataa(\PC|PC[3]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IMEM|Add1~3 ),
	.combout(\IMEM|Add1~4_combout ),
	.cout(\IMEM|Add1~5 ));
// synopsys translate_off
defparam \IMEM|Add1~4 .lut_mask = 16'hA50A;
defparam \IMEM|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y89_N18
cycloneiv_lcell_comb \IMEM|Add1~6 (
// Equation(s):
// \IMEM|Add1~6_combout  = (\PC|PC[4]~18_combout  & (!\IMEM|Add1~5 )) # (!\PC|PC[4]~18_combout  & ((\IMEM|Add1~5 ) # (GND)))
// \IMEM|Add1~7  = CARRY((!\IMEM|Add1~5 ) # (!\PC|PC[4]~18_combout ))

	.dataa(\PC|PC[4]~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IMEM|Add1~5 ),
	.combout(\IMEM|Add1~6_combout ),
	.cout(\IMEM|Add1~7 ));
// synopsys translate_off
defparam \IMEM|Add1~6 .lut_mask = 16'h5A5F;
defparam \IMEM|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y89_N20
cycloneiv_lcell_comb \IMEM|Add1~8 (
// Equation(s):
// \IMEM|Add1~8_combout  = (\PC|PC[5]~22_combout  & (\IMEM|Add1~7  $ (GND))) # (!\PC|PC[5]~22_combout  & (!\IMEM|Add1~7  & VCC))
// \IMEM|Add1~9  = CARRY((\PC|PC[5]~22_combout  & !\IMEM|Add1~7 ))

	.dataa(\PC|PC[5]~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IMEM|Add1~7 ),
	.combout(\IMEM|Add1~8_combout ),
	.cout(\IMEM|Add1~9 ));
// synopsys translate_off
defparam \IMEM|Add1~8 .lut_mask = 16'hA50A;
defparam \IMEM|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y89_N22
cycloneiv_lcell_comb \IMEM|Add1~10 (
// Equation(s):
// \IMEM|Add1~10_combout  = (\PC|PC[6]~26_combout  & (!\IMEM|Add1~9 )) # (!\PC|PC[6]~26_combout  & ((\IMEM|Add1~9 ) # (GND)))
// \IMEM|Add1~11  = CARRY((!\IMEM|Add1~9 ) # (!\PC|PC[6]~26_combout ))

	.dataa(gnd),
	.datab(\PC|PC[6]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IMEM|Add1~9 ),
	.combout(\IMEM|Add1~10_combout ),
	.cout(\IMEM|Add1~11 ));
// synopsys translate_off
defparam \IMEM|Add1~10 .lut_mask = 16'h3C3F;
defparam \IMEM|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y89_N24
cycloneiv_lcell_comb \IMEM|Add1~12 (
// Equation(s):
// \IMEM|Add1~12_combout  = \IMEM|Add1~11  $ (!\PC|PC[7]~30_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|PC[7]~30_combout ),
	.cin(\IMEM|Add1~11 ),
	.combout(\IMEM|Add1~12_combout ),
	.cout());
// synopsys translate_off
defparam \IMEM|Add1~12 .lut_mask = 16'hF00F;
defparam \IMEM|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X65_Y89_N0
cycloneiv_ram_block \IMEM|RAM3|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\IMEM|Add1~12_combout ,\IMEM|Add1~10_combout ,\IMEM|Add1~8_combout ,\IMEM|Add1~6_combout ,\IMEM|Add1~4_combout ,\IMEM|Add1~2_combout ,\IMEM|Add1~0_combout ,\PC|PC[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\IMEM|RAM3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \IMEM|RAM3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \IMEM|RAM3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \IMEM|RAM3|altsyncram_component|auto_generated|ram_block1a0 .init_file = "mem.hex";
defparam \IMEM|RAM3|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \IMEM|RAM3|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "IMEM:IMEM|IMEM_BRAM:RAM3|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ALTSYNCRAM";
defparam \IMEM|RAM3|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \IMEM|RAM3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \IMEM|RAM3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \IMEM|RAM3|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \IMEM|RAM3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \IMEM|RAM3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \IMEM|RAM3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \IMEM|RAM3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \IMEM|RAM3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \IMEM|RAM3|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \IMEM|RAM3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \IMEM|RAM3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \IMEM|RAM3|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \IMEM|RAM3|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \IMEM|RAM3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \IMEM|RAM3|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \IMEM|RAM3|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \IMEM|RAM3|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \IMEM|RAM3|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800050000AC00010001400000002C0020000100000000240020;
// synopsys translate_on

// Location: LCCOMB_X72_Y89_N20
cycloneiv_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = (!\SYS_output_sel[2]~input_o  & (!\SYS_output_sel[1]~input_o  & \IMEM|RAM3|altsyncram_component|auto_generated|q_a [0]))

	.dataa(gnd),
	.datab(\SYS_output_sel[2]~input_o ),
	.datac(\SYS_output_sel[1]~input_o ),
	.datad(\IMEM|RAM3|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~0 .lut_mask = 16'h0300;
defparam \Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y89_N0
cycloneiv_lcell_comb \SYS_leds[8]$latch (
// Equation(s):
// \SYS_leds[8]$latch~combout  = (GLOBAL(\WideOr0~2clkctrl_outclk ) & (\Selector8~0_combout )) # (!GLOBAL(\WideOr0~2clkctrl_outclk ) & ((\SYS_leds[8]$latch~combout )))

	.dataa(gnd),
	.datab(\Selector8~0_combout ),
	.datac(\WideOr0~2clkctrl_outclk ),
	.datad(\SYS_leds[8]$latch~combout ),
	.cin(gnd),
	.combout(\SYS_leds[8]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \SYS_leds[8]$latch .lut_mask = 16'hCFC0;
defparam \SYS_leds[8]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y89_N6
cycloneiv_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = (!\SYS_output_sel[2]~input_o  & (!\SYS_output_sel[1]~input_o  & \IMEM|RAM3|altsyncram_component|auto_generated|q_a [1]))

	.dataa(gnd),
	.datab(\SYS_output_sel[2]~input_o ),
	.datac(\SYS_output_sel[1]~input_o ),
	.datad(\IMEM|RAM3|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~0 .lut_mask = 16'h0300;
defparam \Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y89_N0
cycloneiv_lcell_comb \SYS_leds[9]$latch (
// Equation(s):
// \SYS_leds[9]$latch~combout  = (GLOBAL(\WideOr0~2clkctrl_outclk ) & (\Selector9~0_combout )) # (!GLOBAL(\WideOr0~2clkctrl_outclk ) & ((\SYS_leds[9]$latch~combout )))

	.dataa(\Selector9~0_combout ),
	.datab(gnd),
	.datac(\WideOr0~2clkctrl_outclk ),
	.datad(\SYS_leds[9]$latch~combout ),
	.cin(gnd),
	.combout(\SYS_leds[9]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \SYS_leds[9]$latch .lut_mask = 16'hAFA0;
defparam \SYS_leds[9]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y89_N16
cycloneiv_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = (\IMEM|RAM3|altsyncram_component|auto_generated|q_a [2] & (!\SYS_output_sel[2]~input_o  & !\SYS_output_sel[1]~input_o ))

	.dataa(\IMEM|RAM3|altsyncram_component|auto_generated|q_a [2]),
	.datab(\SYS_output_sel[2]~input_o ),
	.datac(\SYS_output_sel[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~0 .lut_mask = 16'h0202;
defparam \Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y89_N0
cycloneiv_lcell_comb \SYS_leds[10]$latch (
// Equation(s):
// \SYS_leds[10]$latch~combout  = (GLOBAL(\WideOr0~2clkctrl_outclk ) & (\Selector10~0_combout )) # (!GLOBAL(\WideOr0~2clkctrl_outclk ) & ((\SYS_leds[10]$latch~combout )))

	.dataa(gnd),
	.datab(\Selector10~0_combout ),
	.datac(\WideOr0~2clkctrl_outclk ),
	.datad(\SYS_leds[10]$latch~combout ),
	.cin(gnd),
	.combout(\SYS_leds[10]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \SYS_leds[10]$latch .lut_mask = 16'hCFC0;
defparam \SYS_leds[10]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y89_N10
cycloneiv_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = (!\SYS_output_sel[2]~input_o  & (!\SYS_output_sel[1]~input_o  & \IMEM|RAM3|altsyncram_component|auto_generated|q_a [3]))

	.dataa(gnd),
	.datab(\SYS_output_sel[2]~input_o ),
	.datac(\SYS_output_sel[1]~input_o ),
	.datad(\IMEM|RAM3|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~0 .lut_mask = 16'h0300;
defparam \Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y89_N26
cycloneiv_lcell_comb \SYS_leds[11]$latch (
// Equation(s):
// \SYS_leds[11]$latch~combout  = (GLOBAL(\WideOr0~2clkctrl_outclk ) & (\Selector11~0_combout )) # (!GLOBAL(\WideOr0~2clkctrl_outclk ) & ((\SYS_leds[11]$latch~combout )))

	.dataa(\Selector11~0_combout ),
	.datab(gnd),
	.datac(\SYS_leds[11]$latch~combout ),
	.datad(\WideOr0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\SYS_leds[11]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \SYS_leds[11]$latch .lut_mask = 16'hAAF0;
defparam \SYS_leds[11]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y89_N12
cycloneiv_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = (!\SYS_output_sel[2]~input_o  & (!\SYS_output_sel[1]~input_o  & \IMEM|RAM3|altsyncram_component|auto_generated|q_a [4]))

	.dataa(gnd),
	.datab(\SYS_output_sel[2]~input_o ),
	.datac(\SYS_output_sel[1]~input_o ),
	.datad(\IMEM|RAM3|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~0 .lut_mask = 16'h0300;
defparam \Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y89_N28
cycloneiv_lcell_comb \SYS_leds[12]$latch (
// Equation(s):
// \SYS_leds[12]$latch~combout  = (GLOBAL(\WideOr0~2clkctrl_outclk ) & (\Selector12~0_combout )) # (!GLOBAL(\WideOr0~2clkctrl_outclk ) & ((\SYS_leds[12]$latch~combout )))

	.dataa(\Selector12~0_combout ),
	.datab(\SYS_leds[12]$latch~combout ),
	.datac(gnd),
	.datad(\WideOr0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\SYS_leds[12]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \SYS_leds[12]$latch .lut_mask = 16'hAACC;
defparam \SYS_leds[12]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y89_N22
cycloneiv_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = (!\SYS_output_sel[2]~input_o  & (!\SYS_output_sel[1]~input_o  & \IMEM|RAM3|altsyncram_component|auto_generated|q_a [5]))

	.dataa(gnd),
	.datab(\SYS_output_sel[2]~input_o ),
	.datac(\SYS_output_sel[1]~input_o ),
	.datad(\IMEM|RAM3|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~0 .lut_mask = 16'h0300;
defparam \Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y89_N30
cycloneiv_lcell_comb \SYS_leds[13]$latch (
// Equation(s):
// \SYS_leds[13]$latch~combout  = (GLOBAL(\WideOr0~2clkctrl_outclk ) & (\Selector13~0_combout )) # (!GLOBAL(\WideOr0~2clkctrl_outclk ) & ((\SYS_leds[13]$latch~combout )))

	.dataa(\Selector13~0_combout ),
	.datab(gnd),
	.datac(\SYS_leds[13]$latch~combout ),
	.datad(\WideOr0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\SYS_leds[13]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \SYS_leds[13]$latch .lut_mask = 16'hAAF0;
defparam \SYS_leds[13]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y89_N4
cycloneiv_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = (!\SYS_output_sel[2]~input_o  & (!\SYS_output_sel[1]~input_o  & \IMEM|RAM3|altsyncram_component|auto_generated|q_a [6]))

	.dataa(gnd),
	.datab(\SYS_output_sel[2]~input_o ),
	.datac(\SYS_output_sel[1]~input_o ),
	.datad(\IMEM|RAM3|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~0 .lut_mask = 16'h0300;
defparam \Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y89_N2
cycloneiv_lcell_comb \SYS_leds[14]$latch (
// Equation(s):
// \SYS_leds[14]$latch~combout  = (GLOBAL(\WideOr0~2clkctrl_outclk ) & (\Selector14~0_combout )) # (!GLOBAL(\WideOr0~2clkctrl_outclk ) & ((\SYS_leds[14]$latch~combout )))

	.dataa(\Selector14~0_combout ),
	.datab(gnd),
	.datac(\WideOr0~2clkctrl_outclk ),
	.datad(\SYS_leds[14]$latch~combout ),
	.cin(gnd),
	.combout(\SYS_leds[14]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \SYS_leds[14]$latch .lut_mask = 16'hAFA0;
defparam \SYS_leds[14]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y87_N24
cycloneiv_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = (!\SYS_output_sel[1]~input_o  & (!\SYS_output_sel[2]~input_o  & \IMEM|RAM3|altsyncram_component|auto_generated|q_a [7]))

	.dataa(\SYS_output_sel[1]~input_o ),
	.datab(gnd),
	.datac(\SYS_output_sel[2]~input_o ),
	.datad(\IMEM|RAM3|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~0 .lut_mask = 16'h0500;
defparam \Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y87_N0
cycloneiv_lcell_comb \SYS_leds[15]$latch (
// Equation(s):
// \SYS_leds[15]$latch~combout  = (GLOBAL(\WideOr0~2clkctrl_outclk ) & ((\Selector15~0_combout ))) # (!GLOBAL(\WideOr0~2clkctrl_outclk ) & (\SYS_leds[15]$latch~combout ))

	.dataa(gnd),
	.datab(\SYS_leds[15]$latch~combout ),
	.datac(\Selector15~0_combout ),
	.datad(\WideOr0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\SYS_leds[15]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \SYS_leds[15]$latch .lut_mask = 16'hF0CC;
defparam \SYS_leds[15]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y87_N14
cycloneiv_lcell_comb \IMEM|Add0~0 (
// Equation(s):
// \IMEM|Add0~0_combout  = \PC|PC[0]~2_combout  $ (VCC)
// \IMEM|Add0~1  = CARRY(\PC|PC[0]~2_combout )

	.dataa(\PC|PC[0]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\IMEM|Add0~0_combout ),
	.cout(\IMEM|Add0~1 ));
// synopsys translate_off
defparam \IMEM|Add0~0 .lut_mask = 16'h55AA;
defparam \IMEM|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y87_N16
cycloneiv_lcell_comb \IMEM|Add0~2 (
// Equation(s):
// \IMEM|Add0~2_combout  = (\PC|PC[1]~6_combout  & (!\IMEM|Add0~1 )) # (!\PC|PC[1]~6_combout  & ((\IMEM|Add0~1 ) # (GND)))
// \IMEM|Add0~3  = CARRY((!\IMEM|Add0~1 ) # (!\PC|PC[1]~6_combout ))

	.dataa(gnd),
	.datab(\PC|PC[1]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IMEM|Add0~1 ),
	.combout(\IMEM|Add0~2_combout ),
	.cout(\IMEM|Add0~3 ));
// synopsys translate_off
defparam \IMEM|Add0~2 .lut_mask = 16'h3C3F;
defparam \IMEM|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y87_N18
cycloneiv_lcell_comb \IMEM|Add0~4 (
// Equation(s):
// \IMEM|Add0~4_combout  = (\PC|PC[2]~10_combout  & (\IMEM|Add0~3  $ (GND))) # (!\PC|PC[2]~10_combout  & (!\IMEM|Add0~3  & VCC))
// \IMEM|Add0~5  = CARRY((\PC|PC[2]~10_combout  & !\IMEM|Add0~3 ))

	.dataa(\PC|PC[2]~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IMEM|Add0~3 ),
	.combout(\IMEM|Add0~4_combout ),
	.cout(\IMEM|Add0~5 ));
// synopsys translate_off
defparam \IMEM|Add0~4 .lut_mask = 16'hA50A;
defparam \IMEM|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y87_N20
cycloneiv_lcell_comb \IMEM|Add0~6 (
// Equation(s):
// \IMEM|Add0~6_combout  = (\PC|PC[3]~14_combout  & (!\IMEM|Add0~5 )) # (!\PC|PC[3]~14_combout  & ((\IMEM|Add0~5 ) # (GND)))
// \IMEM|Add0~7  = CARRY((!\IMEM|Add0~5 ) # (!\PC|PC[3]~14_combout ))

	.dataa(\PC|PC[3]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IMEM|Add0~5 ),
	.combout(\IMEM|Add0~6_combout ),
	.cout(\IMEM|Add0~7 ));
// synopsys translate_off
defparam \IMEM|Add0~6 .lut_mask = 16'h5A5F;
defparam \IMEM|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y87_N22
cycloneiv_lcell_comb \IMEM|Add0~8 (
// Equation(s):
// \IMEM|Add0~8_combout  = (\PC|PC[4]~18_combout  & (\IMEM|Add0~7  $ (GND))) # (!\PC|PC[4]~18_combout  & (!\IMEM|Add0~7  & VCC))
// \IMEM|Add0~9  = CARRY((\PC|PC[4]~18_combout  & !\IMEM|Add0~7 ))

	.dataa(\PC|PC[4]~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IMEM|Add0~7 ),
	.combout(\IMEM|Add0~8_combout ),
	.cout(\IMEM|Add0~9 ));
// synopsys translate_off
defparam \IMEM|Add0~8 .lut_mask = 16'hA50A;
defparam \IMEM|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y87_N24
cycloneiv_lcell_comb \IMEM|Add0~10 (
// Equation(s):
// \IMEM|Add0~10_combout  = (\PC|PC[5]~22_combout  & (!\IMEM|Add0~9 )) # (!\PC|PC[5]~22_combout  & ((\IMEM|Add0~9 ) # (GND)))
// \IMEM|Add0~11  = CARRY((!\IMEM|Add0~9 ) # (!\PC|PC[5]~22_combout ))

	.dataa(gnd),
	.datab(\PC|PC[5]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\IMEM|Add0~9 ),
	.combout(\IMEM|Add0~10_combout ),
	.cout(\IMEM|Add0~11 ));
// synopsys translate_off
defparam \IMEM|Add0~10 .lut_mask = 16'h3C3F;
defparam \IMEM|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y87_N26
cycloneiv_lcell_comb \IMEM|Add0~12 (
// Equation(s):
// \IMEM|Add0~12_combout  = (\PC|PC[6]~26_combout  & (\IMEM|Add0~11  $ (GND))) # (!\PC|PC[6]~26_combout  & (!\IMEM|Add0~11  & VCC))
// \IMEM|Add0~13  = CARRY((\PC|PC[6]~26_combout  & !\IMEM|Add0~11 ))

	.dataa(\PC|PC[6]~26_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\IMEM|Add0~11 ),
	.combout(\IMEM|Add0~12_combout ),
	.cout(\IMEM|Add0~13 ));
// synopsys translate_off
defparam \IMEM|Add0~12 .lut_mask = 16'hA50A;
defparam \IMEM|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y87_N28
cycloneiv_lcell_comb \IMEM|Add0~14 (
// Equation(s):
// \IMEM|Add0~14_combout  = \IMEM|Add0~13  $ (\PC|PC[7]~30_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|PC[7]~30_combout ),
	.cin(\IMEM|Add0~13 ),
	.combout(\IMEM|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \IMEM|Add0~14 .lut_mask = 16'h0FF0;
defparam \IMEM|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X52_Y87_N0
cycloneiv_ram_block \IMEM|RAM2|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\IMEM|Add0~14_combout ,\IMEM|Add0~12_combout ,\IMEM|Add0~10_combout ,\IMEM|Add0~8_combout ,\IMEM|Add0~6_combout ,\IMEM|Add0~4_combout ,\IMEM|Add0~2_combout ,\IMEM|Add0~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\IMEM|RAM2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \IMEM|RAM2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \IMEM|RAM2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \IMEM|RAM2|altsyncram_component|auto_generated|ram_block1a0 .init_file = "mem.hex";
defparam \IMEM|RAM2|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \IMEM|RAM2|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "IMEM:IMEM|IMEM_BRAM:RAM2|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ALTSYNCRAM";
defparam \IMEM|RAM2|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \IMEM|RAM2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \IMEM|RAM2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \IMEM|RAM2|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \IMEM|RAM2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \IMEM|RAM2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \IMEM|RAM2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \IMEM|RAM2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \IMEM|RAM2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \IMEM|RAM2|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \IMEM|RAM2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \IMEM|RAM2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \IMEM|RAM2|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \IMEM|RAM2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \IMEM|RAM2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \IMEM|RAM2|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \IMEM|RAM2|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \IMEM|RAM2|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \IMEM|RAM2|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800050000AC00010001400000002C0020000100000000240020;
// synopsys translate_on

// Location: LCCOMB_X49_Y87_N2
cycloneiv_lcell_comb \Selector16~0 (
// Equation(s):
// \Selector16~0_combout  = (\IMEM|RAM2|altsyncram_component|auto_generated|q_a [0] & (!\SYS_output_sel[2]~input_o  & !\SYS_output_sel[1]~input_o ))

	.dataa(\IMEM|RAM2|altsyncram_component|auto_generated|q_a [0]),
	.datab(\SYS_output_sel[2]~input_o ),
	.datac(\SYS_output_sel[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~0 .lut_mask = 16'h0202;
defparam \Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y87_N8
cycloneiv_lcell_comb \SYS_leds[16]$latch (
// Equation(s):
// \SYS_leds[16]$latch~combout  = (GLOBAL(\WideOr0~2clkctrl_outclk ) & (\Selector16~0_combout )) # (!GLOBAL(\WideOr0~2clkctrl_outclk ) & ((\SYS_leds[16]$latch~combout )))

	.dataa(gnd),
	.datab(\Selector16~0_combout ),
	.datac(\SYS_leds[16]$latch~combout ),
	.datad(\WideOr0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\SYS_leds[16]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \SYS_leds[16]$latch .lut_mask = 16'hCCF0;
defparam \SYS_leds[16]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y87_N12
cycloneiv_lcell_comb \Selector17~0 (
// Equation(s):
// \Selector17~0_combout  = (\IMEM|RAM2|altsyncram_component|auto_generated|q_a [1] & (!\SYS_output_sel[2]~input_o  & !\SYS_output_sel[1]~input_o ))

	.dataa(\IMEM|RAM2|altsyncram_component|auto_generated|q_a [1]),
	.datab(\SYS_output_sel[2]~input_o ),
	.datac(\SYS_output_sel[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector17~0 .lut_mask = 16'h0202;
defparam \Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y87_N0
cycloneiv_lcell_comb \SYS_leds[17]$latch (
// Equation(s):
// \SYS_leds[17]$latch~combout  = (GLOBAL(\WideOr0~2clkctrl_outclk ) & (\Selector17~0_combout )) # (!GLOBAL(\WideOr0~2clkctrl_outclk ) & ((\SYS_leds[17]$latch~combout )))

	.dataa(\Selector17~0_combout ),
	.datab(\SYS_leds[17]$latch~combout ),
	.datac(gnd),
	.datad(\WideOr0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\SYS_leds[17]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \SYS_leds[17]$latch .lut_mask = 16'hAACC;
defparam \SYS_leds[17]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y87_N6
cycloneiv_lcell_comb \Selector18~0 (
// Equation(s):
// \Selector18~0_combout  = (!\SYS_output_sel[1]~input_o  & (!\SYS_output_sel[2]~input_o  & \IMEM|RAM2|altsyncram_component|auto_generated|q_a [2]))

	.dataa(\SYS_output_sel[1]~input_o ),
	.datab(\SYS_output_sel[2]~input_o ),
	.datac(\IMEM|RAM2|altsyncram_component|auto_generated|q_a [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~0 .lut_mask = 16'h1010;
defparam \Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y87_N26
cycloneiv_lcell_comb \SYS_leds[18]$latch (
// Equation(s):
// \SYS_leds[18]$latch~combout  = (GLOBAL(\WideOr0~2clkctrl_outclk ) & (\Selector18~0_combout )) # (!GLOBAL(\WideOr0~2clkctrl_outclk ) & ((\SYS_leds[18]$latch~combout )))

	.dataa(\Selector18~0_combout ),
	.datab(gnd),
	.datac(\SYS_leds[18]$latch~combout ),
	.datad(\WideOr0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\SYS_leds[18]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \SYS_leds[18]$latch .lut_mask = 16'hAAF0;
defparam \SYS_leds[18]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y87_N16
cycloneiv_lcell_comb \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = (!\SYS_output_sel[1]~input_o  & (\IMEM|RAM2|altsyncram_component|auto_generated|q_a [3] & !\SYS_output_sel[2]~input_o ))

	.dataa(\SYS_output_sel[1]~input_o ),
	.datab(\IMEM|RAM2|altsyncram_component|auto_generated|q_a [3]),
	.datac(\SYS_output_sel[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~0 .lut_mask = 16'h0404;
defparam \Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y87_N28
cycloneiv_lcell_comb \SYS_leds[19]$latch (
// Equation(s):
// \SYS_leds[19]$latch~combout  = (GLOBAL(\WideOr0~2clkctrl_outclk ) & (\Selector19~0_combout )) # (!GLOBAL(\WideOr0~2clkctrl_outclk ) & ((\SYS_leds[19]$latch~combout )))

	.dataa(gnd),
	.datab(\Selector19~0_combout ),
	.datac(\SYS_leds[19]$latch~combout ),
	.datad(\WideOr0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\SYS_leds[19]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \SYS_leds[19]$latch .lut_mask = 16'hCCF0;
defparam \SYS_leds[19]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y87_N10
cycloneiv_lcell_comb \Selector20~0 (
// Equation(s):
// \Selector20~0_combout  = (!\SYS_output_sel[1]~input_o  & (!\SYS_output_sel[2]~input_o  & \IMEM|RAM2|altsyncram_component|auto_generated|q_a [4]))

	.dataa(\SYS_output_sel[1]~input_o ),
	.datab(\SYS_output_sel[2]~input_o ),
	.datac(\IMEM|RAM2|altsyncram_component|auto_generated|q_a [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~0 .lut_mask = 16'h1010;
defparam \Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y87_N30
cycloneiv_lcell_comb \SYS_leds[20]$latch (
// Equation(s):
// \SYS_leds[20]$latch~combout  = (GLOBAL(\WideOr0~2clkctrl_outclk ) & (\Selector20~0_combout )) # (!GLOBAL(\WideOr0~2clkctrl_outclk ) & ((\SYS_leds[20]$latch~combout )))

	.dataa(\Selector20~0_combout ),
	.datab(gnd),
	.datac(\SYS_leds[20]$latch~combout ),
	.datad(\WideOr0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\SYS_leds[20]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \SYS_leds[20]$latch .lut_mask = 16'hAAF0;
defparam \SYS_leds[20]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y87_N20
cycloneiv_lcell_comb \Selector21~0 (
// Equation(s):
// \Selector21~0_combout  = (!\SYS_output_sel[1]~input_o  & (\IMEM|RAM2|altsyncram_component|auto_generated|q_a [5] & !\SYS_output_sel[2]~input_o ))

	.dataa(\SYS_output_sel[1]~input_o ),
	.datab(\IMEM|RAM2|altsyncram_component|auto_generated|q_a [5]),
	.datac(\SYS_output_sel[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector21~0 .lut_mask = 16'h0404;
defparam \Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y87_N8
cycloneiv_lcell_comb \SYS_leds[21]$latch (
// Equation(s):
// \SYS_leds[21]$latch~combout  = (GLOBAL(\WideOr0~2clkctrl_outclk ) & (\Selector21~0_combout )) # (!GLOBAL(\WideOr0~2clkctrl_outclk ) & ((\SYS_leds[21]$latch~combout )))

	.dataa(gnd),
	.datab(\Selector21~0_combout ),
	.datac(\SYS_leds[21]$latch~combout ),
	.datad(\WideOr0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\SYS_leds[21]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \SYS_leds[21]$latch .lut_mask = 16'hCCF0;
defparam \SYS_leds[21]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y87_N22
cycloneiv_lcell_comb \Selector22~0 (
// Equation(s):
// \Selector22~0_combout  = (\IMEM|RAM2|altsyncram_component|auto_generated|q_a [6] & (!\SYS_output_sel[2]~input_o  & !\SYS_output_sel[1]~input_o ))

	.dataa(\IMEM|RAM2|altsyncram_component|auto_generated|q_a [6]),
	.datab(\SYS_output_sel[2]~input_o ),
	.datac(\SYS_output_sel[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector22~0 .lut_mask = 16'h0202;
defparam \Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y87_N18
cycloneiv_lcell_comb \SYS_leds[22]$latch (
// Equation(s):
// \SYS_leds[22]$latch~combout  = (GLOBAL(\WideOr0~2clkctrl_outclk ) & ((\Selector22~0_combout ))) # (!GLOBAL(\WideOr0~2clkctrl_outclk ) & (\SYS_leds[22]$latch~combout ))

	.dataa(gnd),
	.datab(\SYS_leds[22]$latch~combout ),
	.datac(\Selector22~0_combout ),
	.datad(\WideOr0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\SYS_leds[22]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \SYS_leds[22]$latch .lut_mask = 16'hF0CC;
defparam \SYS_leds[22]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y1_N26
cycloneiv_lcell_comb \Selector23~0 (
// Equation(s):
// \Selector23~0_combout  = (\IMEM|RAM2|altsyncram_component|auto_generated|q_a [7] & (!\SYS_output_sel[2]~input_o  & !\SYS_output_sel[1]~input_o ))

	.dataa(\IMEM|RAM2|altsyncram_component|auto_generated|q_a [7]),
	.datab(\SYS_output_sel[2]~input_o ),
	.datac(\SYS_output_sel[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~0 .lut_mask = 16'h0202;
defparam \Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y1_N24
cycloneiv_lcell_comb \SYS_leds[23]$latch (
// Equation(s):
// \SYS_leds[23]$latch~combout  = (GLOBAL(\WideOr0~2clkctrl_outclk ) & ((\Selector23~0_combout ))) # (!GLOBAL(\WideOr0~2clkctrl_outclk ) & (\SYS_leds[23]$latch~combout ))

	.dataa(gnd),
	.datab(\SYS_leds[23]$latch~combout ),
	.datac(\Selector23~0_combout ),
	.datad(\WideOr0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\SYS_leds[23]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \SYS_leds[23]$latch .lut_mask = 16'hF0CC;
defparam \SYS_leds[23]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X65_Y88_N0
cycloneiv_ram_block \IMEM|RAM1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(gnd),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\PC|PC[7]~30_combout ,\PC|PC[6]~26_combout ,\PC|PC[5]~22_combout ,\PC|PC[4]~18_combout ,\PC|PC[3]~14_combout ,\PC|PC[2]~10_combout ,\PC|PC[1]~6_combout ,\PC|PC[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\IMEM|RAM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \IMEM|RAM1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \IMEM|RAM1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \IMEM|RAM1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "mem.hex";
defparam \IMEM|RAM1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \IMEM|RAM1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "IMEM:IMEM|IMEM_BRAM:RAM1|altsyncram:altsyncram_component|altsyncram_vbh1:auto_generated|ALTSYNCRAM";
defparam \IMEM|RAM1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \IMEM|RAM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \IMEM|RAM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \IMEM|RAM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \IMEM|RAM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \IMEM|RAM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \IMEM|RAM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \IMEM|RAM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \IMEM|RAM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \IMEM|RAM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \IMEM|RAM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \IMEM|RAM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \IMEM|RAM1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \IMEM|RAM1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \IMEM|RAM1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \IMEM|RAM1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \IMEM|RAM1|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \IMEM|RAM1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \IMEM|RAM1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800050000AC00010001400000002C0020000100000000240020;
// synopsys translate_on

// Location: LCCOMB_X61_Y1_N22
cycloneiv_lcell_comb \Selector24~0 (
// Equation(s):
// \Selector24~0_combout  = (!\SYS_output_sel[2]~input_o  & (!\SYS_output_sel[1]~input_o  & \IMEM|RAM1|altsyncram_component|auto_generated|q_a [0]))

	.dataa(gnd),
	.datab(\SYS_output_sel[2]~input_o ),
	.datac(\SYS_output_sel[1]~input_o ),
	.datad(\IMEM|RAM1|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector24~0 .lut_mask = 16'h0300;
defparam \Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y1_N12
cycloneiv_lcell_comb \SYS_leds[24]$latch (
// Equation(s):
// \SYS_leds[24]$latch~combout  = (GLOBAL(\WideOr0~2clkctrl_outclk ) & ((\Selector24~0_combout ))) # (!GLOBAL(\WideOr0~2clkctrl_outclk ) & (\SYS_leds[24]$latch~combout ))

	.dataa(\SYS_leds[24]$latch~combout ),
	.datab(gnd),
	.datac(\Selector24~0_combout ),
	.datad(\WideOr0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\SYS_leds[24]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \SYS_leds[24]$latch .lut_mask = 16'hF0AA;
defparam \SYS_leds[24]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y1_N4
cycloneiv_lcell_comb \Selector25~0 (
// Equation(s):
// \Selector25~0_combout  = (\IMEM|RAM1|altsyncram_component|auto_generated|q_a [1] & (!\SYS_output_sel[2]~input_o  & !\SYS_output_sel[1]~input_o ))

	.dataa(\IMEM|RAM1|altsyncram_component|auto_generated|q_a [1]),
	.datab(\SYS_output_sel[2]~input_o ),
	.datac(\SYS_output_sel[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector25~0 .lut_mask = 16'h0202;
defparam \Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y1_N20
cycloneiv_lcell_comb \SYS_leds[25]$latch (
// Equation(s):
// \SYS_leds[25]$latch~combout  = (GLOBAL(\WideOr0~2clkctrl_outclk ) & ((\Selector25~0_combout ))) # (!GLOBAL(\WideOr0~2clkctrl_outclk ) & (\SYS_leds[25]$latch~combout ))

	.dataa(gnd),
	.datab(\SYS_leds[25]$latch~combout ),
	.datac(\Selector25~0_combout ),
	.datad(\WideOr0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\SYS_leds[25]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \SYS_leds[25]$latch .lut_mask = 16'hF0CC;
defparam \SYS_leds[25]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y1_N6
cycloneiv_lcell_comb \Selector26~0 (
// Equation(s):
// \Selector26~0_combout  = (!\SYS_output_sel[2]~input_o  & (!\SYS_output_sel[1]~input_o  & \IMEM|RAM1|altsyncram_component|auto_generated|q_a [2]))

	.dataa(gnd),
	.datab(\SYS_output_sel[2]~input_o ),
	.datac(\SYS_output_sel[1]~input_o ),
	.datad(\IMEM|RAM1|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector26~0 .lut_mask = 16'h0300;
defparam \Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y1_N8
cycloneiv_lcell_comb \SYS_leds[26]$latch (
// Equation(s):
// \SYS_leds[26]$latch~combout  = (GLOBAL(\WideOr0~2clkctrl_outclk ) & (\Selector26~0_combout )) # (!GLOBAL(\WideOr0~2clkctrl_outclk ) & ((\SYS_leds[26]$latch~combout )))

	.dataa(\Selector26~0_combout ),
	.datab(gnd),
	.datac(\SYS_leds[26]$latch~combout ),
	.datad(\WideOr0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\SYS_leds[26]$latch~combout ),
	.cout());
// synopsys translate_off
defparam \SYS_leds[26]$latch .lut_mask = 16'hAAF0;
defparam \SYS_leds[26]$latch .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X15_Y91_N8
cycloneiv_io_ibuf \SYS_clk~input (
	.i(SYS_clk),
	.ibar(gnd),
	.o(\SYS_clk~input_o ));
// synopsys translate_off
defparam \SYS_clk~input .bus_hold = "false";
defparam \SYS_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y91_N1
cycloneiv_io_ibuf \SYS_load~input (
	.i(SYS_load),
	.ibar(gnd),
	.o(\SYS_load~input_o ));
// synopsys translate_off
defparam \SYS_load~input .bus_hold = "false";
defparam \SYS_load~input .simulate_z_as = "z";
// synopsys translate_on

assign SYS_leds[0] = \SYS_leds[0]~output_o ;

assign SYS_leds[1] = \SYS_leds[1]~output_o ;

assign SYS_leds[2] = \SYS_leds[2]~output_o ;

assign SYS_leds[3] = \SYS_leds[3]~output_o ;

assign SYS_leds[4] = \SYS_leds[4]~output_o ;

assign SYS_leds[5] = \SYS_leds[5]~output_o ;

assign SYS_leds[6] = \SYS_leds[6]~output_o ;

assign SYS_leds[7] = \SYS_leds[7]~output_o ;

assign SYS_leds[8] = \SYS_leds[8]~output_o ;

assign SYS_leds[9] = \SYS_leds[9]~output_o ;

assign SYS_leds[10] = \SYS_leds[10]~output_o ;

assign SYS_leds[11] = \SYS_leds[11]~output_o ;

assign SYS_leds[12] = \SYS_leds[12]~output_o ;

assign SYS_leds[13] = \SYS_leds[13]~output_o ;

assign SYS_leds[14] = \SYS_leds[14]~output_o ;

assign SYS_leds[15] = \SYS_leds[15]~output_o ;

assign SYS_leds[16] = \SYS_leds[16]~output_o ;

assign SYS_leds[17] = \SYS_leds[17]~output_o ;

assign SYS_leds[18] = \SYS_leds[18]~output_o ;

assign SYS_leds[19] = \SYS_leds[19]~output_o ;

assign SYS_leds[20] = \SYS_leds[20]~output_o ;

assign SYS_leds[21] = \SYS_leds[21]~output_o ;

assign SYS_leds[22] = \SYS_leds[22]~output_o ;

assign SYS_leds[23] = \SYS_leds[23]~output_o ;

assign SYS_leds[24] = \SYS_leds[24]~output_o ;

assign SYS_leds[25] = \SYS_leds[25]~output_o ;

assign SYS_leds[26] = \SYS_leds[26]~output_o ;

assign w_inst_address[0] = \w_inst_address[0]~output_o ;

assign w_inst_address[1] = \w_inst_address[1]~output_o ;

assign w_inst_address[2] = \w_inst_address[2]~output_o ;

assign w_inst_address[3] = \w_inst_address[3]~output_o ;

assign w_inst_address[4] = \w_inst_address[4]~output_o ;

assign w_inst_address[5] = \w_inst_address[5]~output_o ;

assign w_inst_address[6] = \w_inst_address[6]~output_o ;

assign w_inst_address[7] = \w_inst_address[7]~output_o ;

assign w_inst_val[0] = \w_inst_val[0]~output_o ;

assign w_inst_val[1] = \w_inst_val[1]~output_o ;

assign w_inst_val[2] = \w_inst_val[2]~output_o ;

assign w_inst_val[3] = \w_inst_val[3]~output_o ;

assign w_inst_val[4] = \w_inst_val[4]~output_o ;

assign w_inst_val[5] = \w_inst_val[5]~output_o ;

assign w_inst_val[6] = \w_inst_val[6]~output_o ;

assign w_inst_val[7] = \w_inst_val[7]~output_o ;

assign w_inst_val[8] = \w_inst_val[8]~output_o ;

assign w_inst_val[9] = \w_inst_val[9]~output_o ;

assign w_inst_val[10] = \w_inst_val[10]~output_o ;

assign w_inst_val[11] = \w_inst_val[11]~output_o ;

assign w_inst_val[12] = \w_inst_val[12]~output_o ;

assign w_inst_val[13] = \w_inst_val[13]~output_o ;

assign w_inst_val[14] = \w_inst_val[14]~output_o ;

assign w_inst_val[15] = \w_inst_val[15]~output_o ;

assign w_inst_val[16] = \w_inst_val[16]~output_o ;

assign w_inst_val[17] = \w_inst_val[17]~output_o ;

assign w_inst_val[18] = \w_inst_val[18]~output_o ;

assign w_inst_val[19] = \w_inst_val[19]~output_o ;

assign w_inst_val[20] = \w_inst_val[20]~output_o ;

assign w_inst_val[21] = \w_inst_val[21]~output_o ;

assign w_inst_val[22] = \w_inst_val[22]~output_o ;

assign w_inst_val[23] = \w_inst_val[23]~output_o ;

assign w_inst_val[24] = \w_inst_val[24]~output_o ;

assign w_inst_val[25] = \w_inst_val[25]~output_o ;

assign w_inst_val[26] = \w_inst_val[26]~output_o ;

assign w_inst_val[27] = \w_inst_val[27]~output_o ;

assign w_inst_val[28] = \w_inst_val[28]~output_o ;

assign w_inst_val[29] = \w_inst_val[29]~output_o ;

assign w_inst_val[30] = \w_inst_val[30]~output_o ;

assign w_inst_val[31] = \w_inst_val[31]~output_o ;

assign w_inst_val_id[0] = \w_inst_val_id[0]~output_o ;

assign w_inst_val_id[1] = \w_inst_val_id[1]~output_o ;

assign w_inst_val_id[2] = \w_inst_val_id[2]~output_o ;

assign w_inst_val_id[3] = \w_inst_val_id[3]~output_o ;

assign w_inst_val_id[4] = \w_inst_val_id[4]~output_o ;

assign w_inst_val_id[5] = \w_inst_val_id[5]~output_o ;

assign w_inst_val_id[6] = \w_inst_val_id[6]~output_o ;

assign w_inst_val_id[7] = \w_inst_val_id[7]~output_o ;

assign w_inst_val_id[8] = \w_inst_val_id[8]~output_o ;

assign w_inst_val_id[9] = \w_inst_val_id[9]~output_o ;

assign w_inst_val_id[10] = \w_inst_val_id[10]~output_o ;

assign w_inst_val_id[11] = \w_inst_val_id[11]~output_o ;

assign w_inst_val_id[12] = \w_inst_val_id[12]~output_o ;

assign w_inst_val_id[13] = \w_inst_val_id[13]~output_o ;

assign w_inst_val_id[14] = \w_inst_val_id[14]~output_o ;

assign w_inst_val_id[15] = \w_inst_val_id[15]~output_o ;

assign w_inst_val_id[16] = \w_inst_val_id[16]~output_o ;

assign w_inst_val_id[17] = \w_inst_val_id[17]~output_o ;

assign w_inst_val_id[18] = \w_inst_val_id[18]~output_o ;

assign w_inst_val_id[19] = \w_inst_val_id[19]~output_o ;

assign w_inst_val_id[20] = \w_inst_val_id[20]~output_o ;

assign w_inst_val_id[21] = \w_inst_val_id[21]~output_o ;

assign w_inst_val_id[22] = \w_inst_val_id[22]~output_o ;

assign w_inst_val_id[23] = \w_inst_val_id[23]~output_o ;

assign w_inst_val_id[24] = \w_inst_val_id[24]~output_o ;

assign w_inst_val_id[25] = \w_inst_val_id[25]~output_o ;

assign w_inst_val_id[26] = \w_inst_val_id[26]~output_o ;

assign w_inst_val_id[27] = \w_inst_val_id[27]~output_o ;

assign w_inst_val_id[28] = \w_inst_val_id[28]~output_o ;

assign w_inst_val_id[29] = \w_inst_val_id[29]~output_o ;

assign w_inst_val_id[30] = \w_inst_val_id[30]~output_o ;

assign w_inst_val_id[31] = \w_inst_val_id[31]~output_o ;

assign w_read_data1[0] = \w_read_data1[0]~output_o ;

assign w_read_data1[1] = \w_read_data1[1]~output_o ;

assign w_read_data1[2] = \w_read_data1[2]~output_o ;

assign w_read_data1[3] = \w_read_data1[3]~output_o ;

assign w_read_data1[4] = \w_read_data1[4]~output_o ;

assign w_read_data1[5] = \w_read_data1[5]~output_o ;

assign w_read_data1[6] = \w_read_data1[6]~output_o ;

assign w_read_data1[7] = \w_read_data1[7]~output_o ;

assign w_read_data1[8] = \w_read_data1[8]~output_o ;

assign w_read_data1[9] = \w_read_data1[9]~output_o ;

assign w_read_data1[10] = \w_read_data1[10]~output_o ;

assign w_read_data1[11] = \w_read_data1[11]~output_o ;

assign w_read_data1[12] = \w_read_data1[12]~output_o ;

assign w_read_data1[13] = \w_read_data1[13]~output_o ;

assign w_read_data1[14] = \w_read_data1[14]~output_o ;

assign w_read_data1[15] = \w_read_data1[15]~output_o ;

assign w_read_data1[16] = \w_read_data1[16]~output_o ;

assign w_read_data1[17] = \w_read_data1[17]~output_o ;

assign w_read_data1[18] = \w_read_data1[18]~output_o ;

assign w_read_data1[19] = \w_read_data1[19]~output_o ;

assign w_read_data1[20] = \w_read_data1[20]~output_o ;

assign w_read_data1[21] = \w_read_data1[21]~output_o ;

assign w_read_data1[22] = \w_read_data1[22]~output_o ;

assign w_read_data1[23] = \w_read_data1[23]~output_o ;

assign w_read_data1[24] = \w_read_data1[24]~output_o ;

assign w_read_data1[25] = \w_read_data1[25]~output_o ;

assign w_read_data1[26] = \w_read_data1[26]~output_o ;

assign w_read_data1[27] = \w_read_data1[27]~output_o ;

assign w_read_data1[28] = \w_read_data1[28]~output_o ;

assign w_read_data1[29] = \w_read_data1[29]~output_o ;

assign w_read_data1[30] = \w_read_data1[30]~output_o ;

assign w_read_data1[31] = \w_read_data1[31]~output_o ;

assign w_read_data2[0] = \w_read_data2[0]~output_o ;

assign w_read_data2[1] = \w_read_data2[1]~output_o ;

assign w_read_data2[2] = \w_read_data2[2]~output_o ;

assign w_read_data2[3] = \w_read_data2[3]~output_o ;

assign w_read_data2[4] = \w_read_data2[4]~output_o ;

assign w_read_data2[5] = \w_read_data2[5]~output_o ;

assign w_read_data2[6] = \w_read_data2[6]~output_o ;

assign w_read_data2[7] = \w_read_data2[7]~output_o ;

assign w_read_data2[8] = \w_read_data2[8]~output_o ;

assign w_read_data2[9] = \w_read_data2[9]~output_o ;

assign w_read_data2[10] = \w_read_data2[10]~output_o ;

assign w_read_data2[11] = \w_read_data2[11]~output_o ;

assign w_read_data2[12] = \w_read_data2[12]~output_o ;

assign w_read_data2[13] = \w_read_data2[13]~output_o ;

assign w_read_data2[14] = \w_read_data2[14]~output_o ;

assign w_read_data2[15] = \w_read_data2[15]~output_o ;

assign w_read_data2[16] = \w_read_data2[16]~output_o ;

assign w_read_data2[17] = \w_read_data2[17]~output_o ;

assign w_read_data2[18] = \w_read_data2[18]~output_o ;

assign w_read_data2[19] = \w_read_data2[19]~output_o ;

assign w_read_data2[20] = \w_read_data2[20]~output_o ;

assign w_read_data2[21] = \w_read_data2[21]~output_o ;

assign w_read_data2[22] = \w_read_data2[22]~output_o ;

assign w_read_data2[23] = \w_read_data2[23]~output_o ;

assign w_read_data2[24] = \w_read_data2[24]~output_o ;

assign w_read_data2[25] = \w_read_data2[25]~output_o ;

assign w_read_data2[26] = \w_read_data2[26]~output_o ;

assign w_read_data2[27] = \w_read_data2[27]~output_o ;

assign w_read_data2[28] = \w_read_data2[28]~output_o ;

assign w_read_data2[29] = \w_read_data2[29]~output_o ;

assign w_read_data2[30] = \w_read_data2[30]~output_o ;

assign w_read_data2[31] = \w_read_data2[31]~output_o ;

assign w_sign_extend[0] = \w_sign_extend[0]~output_o ;

assign w_sign_extend[1] = \w_sign_extend[1]~output_o ;

assign w_sign_extend[2] = \w_sign_extend[2]~output_o ;

assign w_sign_extend[3] = \w_sign_extend[3]~output_o ;

assign w_sign_extend[4] = \w_sign_extend[4]~output_o ;

assign w_sign_extend[5] = \w_sign_extend[5]~output_o ;

assign w_sign_extend[6] = \w_sign_extend[6]~output_o ;

assign w_sign_extend[7] = \w_sign_extend[7]~output_o ;

assign w_sign_extend[8] = \w_sign_extend[8]~output_o ;

assign w_sign_extend[9] = \w_sign_extend[9]~output_o ;

assign w_sign_extend[10] = \w_sign_extend[10]~output_o ;

assign w_sign_extend[11] = \w_sign_extend[11]~output_o ;

assign w_sign_extend[12] = \w_sign_extend[12]~output_o ;

assign w_sign_extend[13] = \w_sign_extend[13]~output_o ;

assign w_sign_extend[14] = \w_sign_extend[14]~output_o ;

assign w_sign_extend[15] = \w_sign_extend[15]~output_o ;

assign w_sign_extend[16] = \w_sign_extend[16]~output_o ;

assign w_sign_extend[17] = \w_sign_extend[17]~output_o ;

assign w_sign_extend[18] = \w_sign_extend[18]~output_o ;

assign w_sign_extend[19] = \w_sign_extend[19]~output_o ;

assign w_sign_extend[20] = \w_sign_extend[20]~output_o ;

assign w_sign_extend[21] = \w_sign_extend[21]~output_o ;

assign w_sign_extend[22] = \w_sign_extend[22]~output_o ;

assign w_sign_extend[23] = \w_sign_extend[23]~output_o ;

assign w_sign_extend[24] = \w_sign_extend[24]~output_o ;

assign w_sign_extend[25] = \w_sign_extend[25]~output_o ;

assign w_sign_extend[26] = \w_sign_extend[26]~output_o ;

assign w_sign_extend[27] = \w_sign_extend[27]~output_o ;

assign w_sign_extend[28] = \w_sign_extend[28]~output_o ;

assign w_sign_extend[29] = \w_sign_extend[29]~output_o ;

assign w_sign_extend[30] = \w_sign_extend[30]~output_o ;

assign w_sign_extend[31] = \w_sign_extend[31]~output_o ;

endmodule
