FILE_TYPE=VERILOG_MAP;
PRIMITIVE 'TP_PAD_LS';
    DEFAULT_MODEL=TP_PAD_LS;
    UPPER_CASE=TRUE;
END_PRIMITIVE;
END.
