cb_no	,	V_2
register_offsets	,	V_5
parent	,	V_19
ENOMEM	,	V_45
"ti,max-irqs"	,	L_3
virq	,	V_8
"%s: no parent, giving up\n"	,	L_12
hwirq	,	V_9
"ti,max-crossbar-sources"	,	L_1
crossbar_writeb	,	F_5
irq_domain_alloc_irqs_parent	,	F_10
crossbar_writel	,	F_1
lock	,	V_13
irq_domain	,	V_6
crossbar_domain_alloc	,	F_11
write	,	V_23
crossbar_writew	,	F_3
err_base	,	V_48
node	,	V_38
full_name	,	V_54
size	,	V_39
"%s: unable to obtain parent domain\n"	,	L_13
crossbar_chip	,	V_29
reserved	,	V_41
domain	,	V_7
IRQ_TYPE_LEVEL_HIGH	,	V_22
pr_err	,	F_21
of_node	,	V_20
irqsr	,	V_43
args_count	,	V_21
GFP_KERNEL	,	V_46
"ti,irqs-reserved"	,	L_5
allocate_gic_irq	,	F_7
irq_data	,	V_30
out_hwirq	,	V_36
"Invalid skip entry\n"	,	L_8
ENODEV	,	V_17
nr_irqs	,	V_25
kfree	,	F_26
__be32	,	T_4
of_get_property	,	F_23
"ti,irqs-skip"	,	L_7
device_node	,	V_32
irq_no	,	V_1
of_property_read_u32	,	F_20
irq_hw_number_t	,	T_1
of_phandle_args	,	V_10
irq_map	,	V_15
cb	,	V_3
irq_domain_add_hierarchy	,	F_30
controller	,	V_33
err	,	V_12
d	,	V_24
max	,	V_40
irq_domain_get_irq_data	,	F_14
i	,	V_11
kcalloc	,	F_22
"ti,irqs-safe-map"	,	L_11
EINVAL	,	V_27
err_reg_offset	,	V_52
IRQ_RESERVED	,	V_50
__init	,	T_3
of_iomap	,	F_19
err_irq_map	,	V_49
max_crossbar_sources	,	V_28
data	,	V_26
safe_map	,	V_31
irq_domain_reset_irq_data	,	F_15
IRQ_FREE	,	V_16
crossbar_domain_xlate	,	F_16
crossbar_domain_free	,	F_13
u32	,	T_2
intspec	,	V_34
IRQ_SKIP	,	V_51
"Invalid reserved entry\n"	,	L_6
ret	,	V_44
crossbar_domain_ops	,	V_56
crossbar_of_init	,	F_17
int_max	,	V_14
err_cb	,	V_47
raw_spin_lock_init	,	F_25
crossbar_base	,	V_4
entry	,	V_42
out_type	,	V_37
"missing 'ti,max-crossbar-sources' property\n"	,	L_2
raw_spin_lock	,	F_8
"%s: failed to allocated domain\n"	,	L_14
parent_domain	,	V_53
of_property_read_u32_index	,	F_24
iounmap	,	F_27
np	,	V_18
ENXIO	,	V_55
"missing 'ti,max-irqs' property\n"	,	L_4
intsize	,	V_35
raw_spin_unlock	,	F_9
kzalloc	,	F_18
"Invalid reg-size property\n"	,	L_10
writel	,	F_2
"ti,reg-size"	,	L_9
writeb	,	F_6
irqcrossbar_init	,	F_28
writew	,	F_4
irq_find_host	,	F_29
irq_domain_set_hwirq_and_chip	,	F_12
