Package: yosys
Version: <%= VERSION -%>
Section: base
Priority: optional
Architecture: amd64
Maintainer: Blake Smith <blakesmith0@gmail.com>
Description: Yosys is a framework for RTL synthesis tools. It currently has extensive Verilog-2005 support and provides a basic set of synthesis algorithms for various application domains.
