Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/lheywang/Dev/SysEmbedded8/QsysTuto.qsys --block-symbol-file --output-directory=/home/lheywang/Dev/SysEmbedded8/QsysTuto --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading SysEmbedded8/QsysTuto.qsys
Progress: Reading input file
Progress: Adding HEX3_HEX0 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX3_HEX0
Progress: Adding HEX5_HEX4 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX5_HEX4
Progress: Adding INTERRUPTEURS [altera_avalon_pio 18.1]
Progress: Parameterizing module INTERRUPTEURS
Progress: Adding LEDR [altera_avalon_pio 18.1]
Progress: Parameterizing module LEDR
Progress: Adding MEMOIRE_ONCHIP [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module MEMOIRE_ONCHIP
Progress: Adding NiosII_CPU [altera_nios2_gen2 18.1]
Progress: Parameterizing module NiosII_CPU
Progress: Adding PWM_CTRL [altera_avalon_pio 18.1]
Progress: Parameterizing module PWM_CTRL
Progress: Adding PWM_STATUS [altera_avalon_pio 18.1]
Progress: Parameterizing module PWM_STATUS
Progress: Adding SYS_CLK_timer [altera_avalon_timer 18.1]
Progress: Parameterizing module SYS_CLK_timer
Progress: Adding SYS_MEL [altera_avalon_timer 18.1]
Progress: Parameterizing module SYS_MEL
Progress: Adding SYS_SEC [altera_avalon_timer 18.1]
Progress: Parameterizing module SYS_SEC
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: QsysTuto.INTERRUPTEURS: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: QsysTuto.PWM_STATUS: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: QsysTuto.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: QsysTuto.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: QsysTuto.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/lheywang/Dev/SysEmbedded8/QsysTuto.qsys --synthesis=VHDL --output-directory=/home/lheywang/Dev/SysEmbedded8/QsysTuto/synthesis --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading SysEmbedded8/QsysTuto.qsys
Progress: Reading input file
Progress: Adding HEX3_HEX0 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX3_HEX0
Progress: Adding HEX5_HEX4 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX5_HEX4
Progress: Adding INTERRUPTEURS [altera_avalon_pio 18.1]
Progress: Parameterizing module INTERRUPTEURS
Progress: Adding LEDR [altera_avalon_pio 18.1]
Progress: Parameterizing module LEDR
Progress: Adding MEMOIRE_ONCHIP [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module MEMOIRE_ONCHIP
Progress: Adding NiosII_CPU [altera_nios2_gen2 18.1]
Progress: Parameterizing module NiosII_CPU
Progress: Adding PWM_CTRL [altera_avalon_pio 18.1]
Progress: Parameterizing module PWM_CTRL
Progress: Adding PWM_STATUS [altera_avalon_pio 18.1]
Progress: Parameterizing module PWM_STATUS
Progress: Adding SYS_CLK_timer [altera_avalon_timer 18.1]
Progress: Parameterizing module SYS_CLK_timer
Progress: Adding SYS_MEL [altera_avalon_timer 18.1]
Progress: Parameterizing module SYS_MEL
Progress: Adding SYS_SEC [altera_avalon_timer 18.1]
Progress: Parameterizing module SYS_SEC
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: QsysTuto.INTERRUPTEURS: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: QsysTuto.PWM_STATUS: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: QsysTuto.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: QsysTuto.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: QsysTuto.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: QsysTuto: Generating QsysTuto "QsysTuto" for QUARTUS_SYNTH
Info: HEX3_HEX0: Starting RTL generation for module 'QsysTuto_HEX3_HEX0'
Info: HEX3_HEX0:   Generation command is [exec /home/lheywang/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/lheywang/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/lheywang/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/lheywang/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/lheywang/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/lheywang/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/lheywang/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/lheywang/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=QsysTuto_HEX3_HEX0 --dir=/tmp/alt0181_4313257380953837404.dir/0003_HEX3_HEX0_gen/ --quartus_dir=/home/lheywang/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt0181_4313257380953837404.dir/0003_HEX3_HEX0_gen//QsysTuto_HEX3_HEX0_component_configuration.pl  --do_build_sim=0  ]
Info: HEX3_HEX0: /home/lheywang/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl: error while loading shared libraries: libcrypt.so.1: cannot open shared object file: No such file or directory
Error: HEX3_HEX0: Failed to generate module QsysTuto_HEX3_HEX0
Info: HEX3_HEX0: Done RTL generation for module 'QsysTuto_HEX3_HEX0'
Info: HEX3_HEX0: "QsysTuto" instantiated altera_avalon_pio "HEX3_HEX0"
Error: Generation stopped, 18 or more modules remaining
Info: QsysTuto: Done "QsysTuto" with 16 modules, 3 files
Error: qsys-generate failed with exit code 1: 2 Errors, 0 Warnings
Info: Finished: Create HDL design files for synthesis
