static void F_1 ( unsigned V_1 )\r\n{\r\nF_2 ( V_1 + 0 , L_1 ) ;\r\nF_2 ( V_1 + 1 , L_2 ) ;\r\nF_2 ( V_1 + 2 , L_3 ) ;\r\nF_2 ( V_1 + 3 , L_4 ) ;\r\nV_2 = V_1 ;\r\n}\r\nstatic void T_1 F_3 ( void )\r\n{\r\nF_4 ( & V_3 ) ;\r\nF_2 ( 5 , L_5 ) ;\r\nF_5 ( 5 ) ;\r\nV_4 [ 0 ] . V_5 = F_6 ( 5 ) ;\r\nF_7 ( 1 , V_4 ,\r\nF_8 ( V_4 ) ) ;\r\n}\r\nstatic void T_1 F_9 ( void )\r\n{\r\nF_10 ( & V_6 ) ;\r\nF_11 () ;\r\n}\r\nstatic int F_12 ( int V_7 )\r\n{\r\nif ( ! F_13 ( V_2 ) )\r\nreturn - V_8 ;\r\nreturn ! F_14 ( V_2 + 2 * V_7 + 1 ) ;\r\n}\r\nstatic int F_15 ( int V_7 )\r\n{\r\nif ( ! F_13 ( V_2 ) )\r\nreturn - V_8 ;\r\nreturn F_14 ( V_2 + 2 * V_7 + 0 ) ;\r\n}\r\nstatic T_1 void F_16 ( void )\r\n{\r\nstruct V_9 * V_10 ;\r\nF_2 ( 1 , L_6 ) ;\r\nF_5 ( 1 ) ;\r\nV_11 [ 2 ] . V_12 = F_6 ( 1 ) ;\r\nV_10 = F_17 ( & V_13 . V_14 , L_7 ) ;\r\nif ( F_18 ( V_10 ) )\r\nF_19 ( L_8 , V_15 ) ;\r\nelse\r\nF_20 ( V_10 ) ;\r\nF_21 ( V_16 ,\r\nF_8 ( V_16 ) ) ;\r\nF_3 () ;\r\nF_22 ( & V_17 ) ;\r\nF_2 ( 2 , L_9 ) ;\r\nF_23 ( 2 , V_18 ) ;\r\nF_24 ( 1000 , 8 ) ;\r\nF_25 ( 0 , & V_19 ) ;\r\nF_25 ( 1 , & V_19 ) ;\r\nF_26 ( F_27 ( 0 ) , V_20 ,\r\nF_8 ( V_20 ) ) ;\r\nF_28 ( V_21 | V_22 , & V_23 ) ;\r\n}
