<html><body><samp><pre>
<!@TC:1757015694>
#Build: Synplify Pro (R) V-2023.09M-3, Build 307R, Jul 25 2024
#install: /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro
#OS: Linux 
#Hostname: jessica-IdeaPad-Slim-3-14IAH8

# Fri Sep  5 01:24:54 2025

#Implementation: synthesis


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-3
Install: /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro
OS: Ubuntu 22.04.5 LTS
Hostname: jessica-IdeaPad-Slim-3-14IAH8
max virtual memory: unlimited (bytes)
max user processes: 62417
max stack size: 8388608 (bytes)


Implementation : synthesis
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp202309synp1, Build 280R, Built Jun 20 2024 08:33:30, @5482938</a>

@N: : <!@TM:1757015697> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-3
Install: /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro
OS: Ubuntu 22.04.5 LTS
Hostname: jessica-IdeaPad-Slim-3-14IAH8
max virtual memory: unlimited (bytes)
max user processes: 62417
max stack size: 8388608 (bytes)


Implementation : synthesis
<a name=compilerReport2></a>Synopsys VHDL Compiler, Version comp202309synp1, Build 280R, Built Jun 20 2024 08:33:30, @5482938</a>

@N: : <!@TM:1757015697> | Running in 64-bit mode 
@N: : <!@TM:1757015697> | stack limit increased to max 
@N: : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert.vhd:92:7:92:18:@N::@XP_MSG">fir_hilbert.vhd(92)</a><!@TM:1757015697> | Top entity is set to fir_hilbert.
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1757015697> | Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_rtl_pack.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1757015697> | Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_rtl_pack.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1757015697> | Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/fir_hilbert_fir_hilbert_0_enumFIR_coefs.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1757015697> | Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/fir_hilbert_fir_hilbert_0_enum_params.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1757015697> | Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_top_kit.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1757015697> | Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1757015697> | Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1757015697> | Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1757015697> | Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1757015697> | Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1757015697> | Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1757015697> | Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1757015697> | Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1757015697> | Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1757015697> | Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_g5.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1757015697> | Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1757015697> | Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert.vhd'. 
VHDL syntax check successful!
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/vhd2008/std1164.vhd:889:16:889:18:@N:CD231:@XP_MSG">std1164.vhd(889)</a><!@TM:1757015697> | Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
Options changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 194MB peak: 194MB)


Process completed successfully.
# Fri Sep  5 01:24:54 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-3
Install: /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro
OS: Ubuntu 22.04.5 LTS
Hostname: jessica-IdeaPad-Slim-3-14IAH8
max virtual memory: unlimited (bytes)
max user processes: 62417
max stack size: 8388608 (bytes)


Implementation : synthesis
<a name=compilerReport3></a>Synopsys Verilog Compiler, Version comp202309synp1, Build 280R, Built Jun 20 2024 08:33:30, @5482938</a>

@N: : <!@TM:1757015697> | Running in 64-bit mode 
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1757015697> | Running Verilog Compiler in System Verilog mode 

@I::"/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/generic/acg5.v" (library work)
@I::"/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:21:13:21:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(21)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:61:13:61:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(61)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:88:13:88:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(88)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:118:13:118:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(118)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:168:13:168:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(168)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:213:13:213:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(213)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:232:13:232:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(232)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:281:13:281:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(281)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:335:13:335:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(335)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:657:13:657:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(657)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:761:13:761:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(761)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:795:13:795:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(795)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:1059:13:1059:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1059)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:1369:13:1369:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1369)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:1396:13:1396:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1396)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:1441:13:1441:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1441)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:1474:13:1474:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1474)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:1492:13:1492:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1492)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:1518:13:1518:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1518)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:1559:13:1559:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1559)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:1581:13:1581:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1581)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:1599:13:1599:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1599)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:1616:13:1616:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1616)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:1635:13:1635:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1635)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:1652:13:1652:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1652)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:1681:13:1681:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1681)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:1712:13:1712:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1712)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:1802:13:1802:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1802)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:2026:13:2026:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2026)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:2187:13:2187:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2187)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:2203:13:2203:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2203)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:2219:13:2219:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2219)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:2235:13:2235:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2235)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:2267:13:2267:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2267)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:2648:13:2648:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2648)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:3661:13:3661:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3661)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:3732:13:3732:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3732)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:3861:13:3861:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3861)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:3879:13:3879:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3879)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:3896:13:3896:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3896)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:3911:13:3911:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3911)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:3926:13:3926:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3926)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:3953:13:3953:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3953)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:4067:13:4067:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4067)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:4098:13:4098:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4098)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:4144:13:4144:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4144)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:4255:13:4255:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4255)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:4439:13:4439:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4439)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:4480:13:4480:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4480)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:4506:13:4506:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4506)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:4523:13:4523:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4523)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:4600:13:4600:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4600)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:5364:13:5364:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(5364)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:6174:13:6174:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6174)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:6283:13:6283:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6283)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:6321:13:6321:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6321)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:6394:13:6394:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6394)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:7283:13:7283:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(7283)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:8340:13:8340:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(8340)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:9299:13:9299:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(9299)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:10035:13:10035:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10035)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:10750:13:10750:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10750)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:10784:13:10784:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10784)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:10820:13:10820:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10820)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:10867:13:10867:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10867)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:10901:13:10901:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10901)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:11767:13:11767:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(11767)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:12810:13:12810:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12810)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:12822:15:12822:28:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12822)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:12833:13:12833:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12833)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:12846:13:12846:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12846)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v" (library CORECORDIC_LIB)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v" (library CORECORDIC_LIB)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v" (library CORECORDIC_LIB)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/CORECORDIC.v" (library CORECORDIC_LIB)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/envelope/envelope.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/start_pulse_generator.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/coord_rom.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sqrt.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/summ_sa.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/top_bf.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/int_calc.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/log_frac_calc.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/top_logc.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/top/top.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/MSS_syn_comps.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/MSS_syn_comps.v:798:13:798:26:@W:CG100:@XP_MSG">MSS_syn_comps.v(798)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

@N: : <!@TM:1757015697> | stack limit increased to max 
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 191MB peak: 191MB)


Process completed successfully.
# Fri Sep  5 01:24:54 2025

###########################################################]
###########################################################[
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1757015697> | Running Verilog Compiler in System Verilog mode 

@I::"/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/generic/acg5.v" (library work)
@I::"/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:21:13:21:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(21)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:61:13:61:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(61)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:88:13:88:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(88)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:118:13:118:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(118)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:168:13:168:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(168)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:213:13:213:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(213)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:232:13:232:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(232)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:281:13:281:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(281)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:335:13:335:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(335)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:657:13:657:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(657)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:761:13:761:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(761)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:795:13:795:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(795)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:1059:13:1059:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1059)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:1369:13:1369:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1369)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:1396:13:1396:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1396)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:1441:13:1441:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1441)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:1474:13:1474:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1474)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:1492:13:1492:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1492)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:1518:13:1518:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1518)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:1559:13:1559:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1559)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:1581:13:1581:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1581)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:1599:13:1599:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1599)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:1616:13:1616:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1616)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:1635:13:1635:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1635)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:1652:13:1652:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1652)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:1681:13:1681:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1681)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:1712:13:1712:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1712)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:1802:13:1802:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(1802)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:2026:13:2026:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2026)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:2187:13:2187:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2187)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:2203:13:2203:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2203)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:2219:13:2219:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2219)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:2235:13:2235:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2235)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:2267:13:2267:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2267)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:2648:13:2648:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(2648)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:3661:13:3661:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3661)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:3732:13:3732:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3732)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:3861:13:3861:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3861)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:3879:13:3879:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3879)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:3896:13:3896:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3896)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:3911:13:3911:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3911)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:3926:13:3926:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3926)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:3953:13:3953:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(3953)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:4067:13:4067:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4067)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:4098:13:4098:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4098)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:4144:13:4144:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4144)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:4255:13:4255:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4255)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:4439:13:4439:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4439)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:4480:13:4480:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4480)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:4506:13:4506:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4506)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:4523:13:4523:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4523)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:4600:13:4600:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(4600)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:5364:13:5364:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(5364)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:6174:13:6174:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6174)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:6283:13:6283:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6283)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:6321:13:6321:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6321)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:6394:13:6394:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(6394)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:7283:13:7283:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(7283)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:8340:13:8340:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(8340)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:9299:13:9299:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(9299)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:10035:13:10035:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10035)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:10750:13:10750:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10750)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:10784:13:10784:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10784)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:10820:13:10820:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10820)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:10867:13:10867:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10867)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:10901:13:10901:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(10901)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:11767:13:11767:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(11767)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:12810:13:12810:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12810)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:12822:15:12822:28:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12822)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:12833:13:12833:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12833)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v:12846:13:12846:26:@W:CG100:@XP_MSG">polarfire_syn_comps.v(12846)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v" (library CORECORDIC_LIB)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v" (library CORECORDIC_LIB)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v" (library CORECORDIC_LIB)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/CORECORDIC.v" (library CORECORDIC_LIB)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/envelope/envelope.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/start_pulse_generator.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/coord_rom.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sqrt.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/summ_sa.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/top_bf.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/int_calc.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/log_frac_calc.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/top_logc.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/top/top.v" (library work)
@I::"/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/MSS_syn_comps.v" (library work)
<font color=#A52A2A>@W:<a href="@W:CG100:@XP_HELP">CG100</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/MSS_syn_comps.v:798:13:798:26:@W:CG100:@XP_MSG">MSS_syn_comps.v(798)</a><!@TM:1757015697> | User defined pragma syn_black_box detected</font>

@N: : <!@TM:1757015697> | stack limit increased to max 
Verilog syntax check successful!
File /home/jessica/GITHUB/EchoCore/ultrasound/libero/synthesis/synwork/_verilog_hintfile changed - recompiling
File /home/jessica/GITHUB/EchoCore/ultrasound/libero/component/polarfire_syn_comps.v changed - recompiling
File /home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sqrt.v changed - recompiling
File /home/jessica/GITHUB/EchoCore/ultrasound/libero/component/MSS_syn_comps.v changed - recompiling
File readrf_vals_rf_vals_1_23258_initial_block changed - recompiling
File readrf_vals_rf_vals_2_23258_initial_block changed - recompiling
File readrf_vals_rf_vals_3_23258_initial_block changed - recompiling
File readrf_vals_rf_vals_4_23258_initial_block changed - recompiling
File coord_rom_16s_4s_x_rom_23258_initial_block changed - recompiling
File coord_rom_16s_4s_z_rom_23258_initial_block changed - recompiling
File log_frac_calc_48s_16s_17s_0s_1s_2s_log2_constants_23258_initial_block changed - recompiling
File log_frac_calc_48s_16s_17s_0s_1s_2s_cordic_x_constants_23258_initial_block changed - recompiling
@N:<a href="@N:CG775:@XP_HELP">CG775</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/CORECORDIC.v:66:7:66:47:@N:CG775:@XP_MSG">CORECORDIC.v(66)</a><!@TM:1757015697> | Component CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC not found in library "work" or "__hyper__lib__", but found in library CORECORDIC_LIB
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:116:7:116:20:@N:CG364:@XP_MSG">cordic_kit.v(116)</a><!@TM:1757015697> | Synthesizing module cordic_countS in library CORECORDIC_LIB.

	WIDTH=32'b00000000000000000000000000000100
	DCVALUE=32'b00000000000000000000000000001111
	BUILD_DC=32'b00000000000000000000000000000001
   Generated name = cordic_countS_4s_15s_1s
Running optimization stage 1 on cordic_countS_4s_15s_1s .......
Finished optimization stage 1 on cordic_countS_4s_15s_1s (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 192MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:451:7:451:28:@N:CG364:@XP_MSG">cordic_kit.v(451)</a><!@TM:1757015697> | Synthesizing module cordic_init_kickstart in library CORECORDIC_LIB.
Running optimization stage 1 on cordic_init_kickstart .......
Finished optimization stage 1 on cordic_init_kickstart (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 192MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/CORECORDIC.v:66:7:66:47:@N:CG364:@XP_MSG">CORECORDIC.v(66)</a><!@TM:1757015697> | Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC in library CORECORDIC_LIB.

	ARCHITECT=32'b00000000000000000000000000000010
	MODE=32'b00000000000000000000000000000010
	DP_OPTION=32'b00000000000000000000000000000000
	DP_WIDTH=32'b00000000000000000000000000010000
	IN_BITS=32'b00000000000000000000000000110000
	OUT_BITS=32'b00000000000000000000000000110000
	ROUND=32'b00000000000000000000000000000000
	ITERATIONS=32'b00000000000000000000000000010000
	COARSE=32'b00000000000000000000000000000000
	WORDSIZE_MAX=32'b00000000000000000000000000110000
	WORDSIZE_MIN=32'b00000000000000000000000000001000
	MODE_VECTOR=1'b1
	LOGITER=32'b00000000000000000000000000000100
	BITS00=32'b00000000000000000000000000110010
	BITS02=32'b00000000000000000000000001000100
	BITS0=32'b00000000000000000000000000110010
	BITS1=32'b00000000000000000000000000110010
	DP_BITS=32'b00000000000000000000000000110000
	EFFECT_OUT_BITS=32'b00000000000000000000000000110000
	IN_REG=32'b00000000000000000000000000000000
	OUT_REG=32'b00000000000000000000000000000000
	USE_RAM=32'b00000000000000000000000000000000
	URAM_MAXDEPTH=32'b00000000000000000000000000000000
	FPGA_FAMILY=32'b00000000000000000000000000010011
	DIE_SIZE=32'b00000000000000000000000000010100
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC_Z1_layer0
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:609:7:609:32:@N:CG364:@XP_MSG">cordic_kit.v(609)</a><!@TM:1757015697> | Synthesizing module cordic_coarse_pre_rotator in library CORECORDIC_LIB.

	IN_BITS=32'b00000000000000000000000000110000
	MODE_VECTOR=1'b1
	COARSE=32'b00000000000000000000000000000000
   Generated name = cordic_coarse_pre_rotator_48s_1_0s
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:621:21:621:26:@W:CG360:@XP_MSG">cordic_kit.v(621)</a><!@TM:1757015697> | Removing wire x2u_w, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:621:28:621:33:@W:CG360:@XP_MSG">cordic_kit.v(621)</a><!@TM:1757015697> | Removing wire y2u_w, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:621:35:621:40:@W:CG360:@XP_MSG">cordic_kit.v(621)</a><!@TM:1757015697> | Removing wire a2u_w, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:622:13:622:26:@W:CG360:@XP_MSG">cordic_kit.v(622)</a><!@TM:1757015697> | Removing wire coarse_flag_w, as there is no assignment to it.</font>
Running optimization stage 1 on cordic_coarse_pre_rotator_48s_1_0s .......
Finished optimization stage 1 on cordic_coarse_pre_rotator_48s_1_0s (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 192MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:73:7:73:26:@N:CG364:@XP_MSG">cordic_kit.v(73)</a><!@TM:1757015697> | Synthesizing module cordic_kitDelay_reg in library CORECORDIC_LIB.

	BITWIDTH=32'b00000000000000000000000000000010
	DELAY=32'b00000000000000000000000000010010
   Generated name = cordic_kitDelay_reg_2s_18s
Running optimization stage 1 on cordic_kitDelay_reg_2s_18s .......
Finished optimization stage 1 on cordic_kitDelay_reg_2s_18s (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 192MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:787:7:787:21:@N:CG364:@XP_MSG">cordic_kit.v(787)</a><!@TM:1757015697> | Synthesizing module cordic_signExt in library CORECORDIC_LIB.

	INWIDTH=32'b00000000000000000000000000110000
	OUTWIDTH=32'b00000000000000000000000000110000
	UNSIGNED=32'b00000000000000000000000000000000
	DROP_MSB=32'b00000000000000000000000000000000
   Generated name = cordic_signExt_48s_48_0s_0s
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:797:11:797:15:@W:CG360:@XP_MSG">cordic_kit.v(797)</a><!@TM:1757015697> | Removing wire u_sB, as there is no assignment to it.</font>
Running optimization stage 1 on cordic_signExt_48s_48_0s_0s .......
Finished optimization stage 1 on cordic_signExt_48s_48_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 192MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:507:7:507:27:@N:CG364:@XP_MSG">cordic_kit.v(507)</a><!@TM:1757015697> | Synthesizing module cordic_dp_bits_trans in library CORECORDIC_LIB.

	IN_BITS=32'b00000000000000000000000000110000
	DP_BITS=32'b00000000000000000000000000110000
   Generated name = cordic_dp_bits_trans_48s_48
Running optimization stage 1 on cordic_dp_bits_trans_48s_48 .......
Finished optimization stage 1 on cordic_dp_bits_trans_48s_48 (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 192MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:33:7:33:30:@N:CG364:@XP_MSG">cordic_kit.v(33)</a><!@TM:1757015697> | Synthesizing module cordic_kitDelay_bit_reg in library CORECORDIC_LIB.

	DELAY=32'b00000000000000000000000000010000
   Generated name = cordic_kitDelay_bit_reg_16s
Running optimization stage 1 on cordic_kitDelay_bit_reg_16s .......
Finished optimization stage 1 on cordic_kitDelay_bit_reg_16s (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 192MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v:33:7:33:56:@N:CG364:@XP_MSG">cordic_par.v(33)</a><!@TM:1757015697> | Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator in library CORECORDIC_LIB.

	IN_BITS=32'b00000000000000000000000000110000
	DP_BITS=32'b00000000000000000000000000110000
	ITERATIONS=32'b00000000000000000000000000010000
	LOGITER=32'b00000000000000000000000000000100
	MODE_VECTOR=1'b1
	MODE=32'b00000000000000000000000000000010
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:919:7:919:22:@N:CG364:@XP_MSG">cordic_kit.v(919)</a><!@TM:1757015697> | Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b1
	DP_BITS=32'b00000000000000000000000000110000
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000000000
   Generated name = cordic_par_calc_1_48_4_0s
Running optimization stage 1 on cordic_par_calc_1_48_4_0s .......
Finished optimization stage 1 on cordic_par_calc_1_48_4_0s (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 193MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v:26:7:26:45:@N:CG364:@XP_MSG">CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v(26)</a><!@TM:1757015697> | Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000110000
	ITERATION=32'b00000000000000000000000000000000
	IN_BITS=32'b00000000000000000000000000110000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_0s_48s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_0s_48s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_0s_48s (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 193MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:919:7:919:22:@N:CG364:@XP_MSG">cordic_kit.v(919)</a><!@TM:1757015697> | Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b1
	DP_BITS=32'b00000000000000000000000000110000
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000000001
   Generated name = cordic_par_calc_1_48_4_1s
Running optimization stage 1 on cordic_par_calc_1_48_4_1s .......
Finished optimization stage 1 on cordic_par_calc_1_48_4_1s (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 193MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v:26:7:26:45:@N:CG364:@XP_MSG">CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v(26)</a><!@TM:1757015697> | Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000110000
	ITERATION=32'b00000000000000000000000000000001
	IN_BITS=32'b00000000000000000000000000110000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_1s_48s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_1s_48s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_1s_48s (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 193MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:919:7:919:22:@N:CG364:@XP_MSG">cordic_kit.v(919)</a><!@TM:1757015697> | Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b1
	DP_BITS=32'b00000000000000000000000000110000
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000000010
   Generated name = cordic_par_calc_1_48_4_2s
Running optimization stage 1 on cordic_par_calc_1_48_4_2s .......
Finished optimization stage 1 on cordic_par_calc_1_48_4_2s (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 193MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v:26:7:26:45:@N:CG364:@XP_MSG">CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v(26)</a><!@TM:1757015697> | Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000110000
	ITERATION=32'b00000000000000000000000000000010
	IN_BITS=32'b00000000000000000000000000110000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_2s_48s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_2s_48s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_2s_48s (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 193MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:919:7:919:22:@N:CG364:@XP_MSG">cordic_kit.v(919)</a><!@TM:1757015697> | Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b1
	DP_BITS=32'b00000000000000000000000000110000
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000000011
   Generated name = cordic_par_calc_1_48_4_3s
Running optimization stage 1 on cordic_par_calc_1_48_4_3s .......
Finished optimization stage 1 on cordic_par_calc_1_48_4_3s (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 193MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v:26:7:26:45:@N:CG364:@XP_MSG">CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v(26)</a><!@TM:1757015697> | Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000110000
	ITERATION=32'b00000000000000000000000000000011
	IN_BITS=32'b00000000000000000000000000110000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_3s_48s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_3s_48s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_3s_48s (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 193MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:919:7:919:22:@N:CG364:@XP_MSG">cordic_kit.v(919)</a><!@TM:1757015697> | Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b1
	DP_BITS=32'b00000000000000000000000000110000
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000000100
   Generated name = cordic_par_calc_1_48_4_4s
Running optimization stage 1 on cordic_par_calc_1_48_4_4s .......
Finished optimization stage 1 on cordic_par_calc_1_48_4_4s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v:26:7:26:45:@N:CG364:@XP_MSG">CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v(26)</a><!@TM:1757015697> | Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000110000
	ITERATION=32'b00000000000000000000000000000100
	IN_BITS=32'b00000000000000000000000000110000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_4s_48s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_4s_48s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_4s_48s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:919:7:919:22:@N:CG364:@XP_MSG">cordic_kit.v(919)</a><!@TM:1757015697> | Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b1
	DP_BITS=32'b00000000000000000000000000110000
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000000101
   Generated name = cordic_par_calc_1_48_4_5s
Running optimization stage 1 on cordic_par_calc_1_48_4_5s .......
Finished optimization stage 1 on cordic_par_calc_1_48_4_5s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v:26:7:26:45:@N:CG364:@XP_MSG">CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v(26)</a><!@TM:1757015697> | Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000110000
	ITERATION=32'b00000000000000000000000000000101
	IN_BITS=32'b00000000000000000000000000110000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_5s_48s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_5s_48s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_5s_48s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:919:7:919:22:@N:CG364:@XP_MSG">cordic_kit.v(919)</a><!@TM:1757015697> | Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b1
	DP_BITS=32'b00000000000000000000000000110000
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000000110
   Generated name = cordic_par_calc_1_48_4_6s
Running optimization stage 1 on cordic_par_calc_1_48_4_6s .......
Finished optimization stage 1 on cordic_par_calc_1_48_4_6s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v:26:7:26:45:@N:CG364:@XP_MSG">CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v(26)</a><!@TM:1757015697> | Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000110000
	ITERATION=32'b00000000000000000000000000000110
	IN_BITS=32'b00000000000000000000000000110000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_6s_48s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_6s_48s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_6s_48s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:919:7:919:22:@N:CG364:@XP_MSG">cordic_kit.v(919)</a><!@TM:1757015697> | Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b1
	DP_BITS=32'b00000000000000000000000000110000
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000000111
   Generated name = cordic_par_calc_1_48_4_7s
Running optimization stage 1 on cordic_par_calc_1_48_4_7s .......
Finished optimization stage 1 on cordic_par_calc_1_48_4_7s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v:26:7:26:45:@N:CG364:@XP_MSG">CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v(26)</a><!@TM:1757015697> | Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000110000
	ITERATION=32'b00000000000000000000000000000111
	IN_BITS=32'b00000000000000000000000000110000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_7s_48s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_7s_48s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_7s_48s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:919:7:919:22:@N:CG364:@XP_MSG">cordic_kit.v(919)</a><!@TM:1757015697> | Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b1
	DP_BITS=32'b00000000000000000000000000110000
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000001000
   Generated name = cordic_par_calc_1_48_4_8s
Running optimization stage 1 on cordic_par_calc_1_48_4_8s .......
Finished optimization stage 1 on cordic_par_calc_1_48_4_8s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v:26:7:26:45:@N:CG364:@XP_MSG">CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v(26)</a><!@TM:1757015697> | Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000110000
	ITERATION=32'b00000000000000000000000000001000
	IN_BITS=32'b00000000000000000000000000110000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_8s_48s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_8s_48s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_8s_48s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:919:7:919:22:@N:CG364:@XP_MSG">cordic_kit.v(919)</a><!@TM:1757015697> | Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b1
	DP_BITS=32'b00000000000000000000000000110000
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000001001
   Generated name = cordic_par_calc_1_48_4_9s
Running optimization stage 1 on cordic_par_calc_1_48_4_9s .......
Finished optimization stage 1 on cordic_par_calc_1_48_4_9s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v:26:7:26:45:@N:CG364:@XP_MSG">CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v(26)</a><!@TM:1757015697> | Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000110000
	ITERATION=32'b00000000000000000000000000001001
	IN_BITS=32'b00000000000000000000000000110000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_9s_48s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_9s_48s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_9s_48s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:919:7:919:22:@N:CG364:@XP_MSG">cordic_kit.v(919)</a><!@TM:1757015697> | Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b1
	DP_BITS=32'b00000000000000000000000000110000
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000001010
   Generated name = cordic_par_calc_1_48_4_10s
Running optimization stage 1 on cordic_par_calc_1_48_4_10s .......
Finished optimization stage 1 on cordic_par_calc_1_48_4_10s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v:26:7:26:45:@N:CG364:@XP_MSG">CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v(26)</a><!@TM:1757015697> | Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000110000
	ITERATION=32'b00000000000000000000000000001010
	IN_BITS=32'b00000000000000000000000000110000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_10s_48s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_10s_48s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_10s_48s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:919:7:919:22:@N:CG364:@XP_MSG">cordic_kit.v(919)</a><!@TM:1757015697> | Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b1
	DP_BITS=32'b00000000000000000000000000110000
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000001011
   Generated name = cordic_par_calc_1_48_4_11s
Running optimization stage 1 on cordic_par_calc_1_48_4_11s .......
Finished optimization stage 1 on cordic_par_calc_1_48_4_11s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v:26:7:26:45:@N:CG364:@XP_MSG">CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v(26)</a><!@TM:1757015697> | Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000110000
	ITERATION=32'b00000000000000000000000000001011
	IN_BITS=32'b00000000000000000000000000110000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_11s_48s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_11s_48s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_11s_48s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:919:7:919:22:@N:CG364:@XP_MSG">cordic_kit.v(919)</a><!@TM:1757015697> | Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b1
	DP_BITS=32'b00000000000000000000000000110000
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000001100
   Generated name = cordic_par_calc_1_48_4_12s
Running optimization stage 1 on cordic_par_calc_1_48_4_12s .......
Finished optimization stage 1 on cordic_par_calc_1_48_4_12s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v:26:7:26:45:@N:CG364:@XP_MSG">CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v(26)</a><!@TM:1757015697> | Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000110000
	ITERATION=32'b00000000000000000000000000001100
	IN_BITS=32'b00000000000000000000000000110000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_12s_48s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_12s_48s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_12s_48s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:919:7:919:22:@N:CG364:@XP_MSG">cordic_kit.v(919)</a><!@TM:1757015697> | Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b1
	DP_BITS=32'b00000000000000000000000000110000
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000001101
   Generated name = cordic_par_calc_1_48_4_13s
Running optimization stage 1 on cordic_par_calc_1_48_4_13s .......
Finished optimization stage 1 on cordic_par_calc_1_48_4_13s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v:26:7:26:45:@N:CG364:@XP_MSG">CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v(26)</a><!@TM:1757015697> | Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000110000
	ITERATION=32'b00000000000000000000000000001101
	IN_BITS=32'b00000000000000000000000000110000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_13s_48s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_13s_48s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_13s_48s (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 194MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:919:7:919:22:@N:CG364:@XP_MSG">cordic_kit.v(919)</a><!@TM:1757015697> | Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b1
	DP_BITS=32'b00000000000000000000000000110000
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000001110
   Generated name = cordic_par_calc_1_48_4_14s
Running optimization stage 1 on cordic_par_calc_1_48_4_14s .......
Finished optimization stage 1 on cordic_par_calc_1_48_4_14s (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v:26:7:26:45:@N:CG364:@XP_MSG">CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v(26)</a><!@TM:1757015697> | Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000110000
	ITERATION=32'b00000000000000000000000000001110
	IN_BITS=32'b00000000000000000000000000110000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_14s_48s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_14s_48s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_14s_48s (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:919:7:919:22:@N:CG364:@XP_MSG">cordic_kit.v(919)</a><!@TM:1757015697> | Synthesizing module cordic_par_calc in library CORECORDIC_LIB.

	MODE_VECTOR=1'b1
	DP_BITS=32'b00000000000000000000000000110000
	LOGITER=32'b00000000000000000000000000000100
	ITER_NUM=32'b00000000000000000000000000001111
   Generated name = cordic_par_calc_1_48_4_15s
Running optimization stage 1 on cordic_par_calc_1_48_4_15s .......
Finished optimization stage 1 on cordic_par_calc_1_48_4_15s (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v:26:7:26:45:@N:CG364:@XP_MSG">CORECORDIC_C0_CORECORDIC_C0_0_CordicLUT_par.v(26)</a><!@TM:1757015697> | Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cROM_par in library CORECORDIC_LIB.

	DP_BITS=32'b00000000000000000000000000110000
	ITERATION=32'b00000000000000000000000000001111
	IN_BITS=32'b00000000000000000000000000110000
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_15s_48s
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_15s_48s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_15s_48s (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:365:7:365:25:@N:CG364:@XP_MSG">cordic_kit.v(365)</a><!@TM:1757015697> | Synthesizing module cordic_kitRoundTop in library CORECORDIC_LIB.

	INWIDTH=32'b00000000000000000000000000110000
	OUTWIDTH=32'b00000000000000000000000000110000
	ROUND=32'b00000000000000000000000000000000
	VALID_BIT=32'b00000000000000000000000000000001
   Generated name = cordic_kitRoundTop_48_48_0s_1s
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:787:7:787:21:@N:CG364:@XP_MSG">cordic_kit.v(787)</a><!@TM:1757015697> | Synthesizing module cordic_signExt in library CORECORDIC_LIB.

	INWIDTH=32'b00000000000000000000000000110000
	OUTWIDTH=32'b00000000000000000000000000110000
	UNSIGNED=32'b00000000000000000000000000000000
	DROP_MSB=32'b00000000000000000000000000000000
   Generated name = cordic_signExt_48_48_0s_0s
Running optimization stage 1 on cordic_signExt_48_48_0s_0s .......
Finished optimization stage 1 on cordic_signExt_48_48_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:73:7:73:26:@N:CG364:@XP_MSG">cordic_kit.v(73)</a><!@TM:1757015697> | Synthesizing module cordic_kitDelay_reg in library CORECORDIC_LIB.

	BITWIDTH=32'b00000000000000000000000000110000
	DELAY=32'b00000000000000000000000000000010
   Generated name = cordic_kitDelay_reg_48_2s
Running optimization stage 1 on cordic_kitDelay_reg_48_2s .......
Finished optimization stage 1 on cordic_kitDelay_reg_48_2s (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:33:7:33:30:@N:CG364:@XP_MSG">cordic_kit.v(33)</a><!@TM:1757015697> | Synthesizing module cordic_kitDelay_bit_reg in library CORECORDIC_LIB.

	DELAY=32'b00000000000000000000000000000010
   Generated name = cordic_kitDelay_bit_reg_2s
Running optimization stage 1 on cordic_kitDelay_bit_reg_2s .......
Finished optimization stage 1 on cordic_kitDelay_bit_reg_2s (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
Running optimization stage 1 on cordic_kitRoundTop_48_48_0s_1s .......
Finished optimization stage 1 on cordic_kitRoundTop_48_48_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:365:7:365:25:@N:CG364:@XP_MSG">cordic_kit.v(365)</a><!@TM:1757015697> | Synthesizing module cordic_kitRoundTop in library CORECORDIC_LIB.

	INWIDTH=32'b00000000000000000000000000110000
	OUTWIDTH=32'b00000000000000000000000000110000
	ROUND=32'b00000000000000000000000000000000
	VALID_BIT=32'b00000000000000000000000000000000
   Generated name = cordic_kitRoundTop_48_48_0s_0s
Running optimization stage 1 on cordic_kitRoundTop_48_48_0s_0s .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:375:9:375:15:@W:CL318:@XP_MSG">cordic_kit.v(375)</a><!@TM:1757015697> | *Output valido has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Finished optimization stage 1 on cordic_kitRoundTop_48_48_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:710:7:710:33:@N:CG364:@XP_MSG">cordic_kit.v(710)</a><!@TM:1757015697> | Synthesizing module cordic_coarse_post_rotator in library CORECORDIC_LIB.

	BITS=32'b00000000000000000000000000110000
	MODE_VECTOR=1'b1
	COARSE=32'b00000000000000000000000000000000
   Generated name = cordic_coarse_post_rotator_48_1_0s
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:722:18:722:21:@W:CG360:@XP_MSG">cordic_kit.v(722)</a><!@TM:1757015697> | Removing wire x_w, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:722:23:722:26:@W:CG360:@XP_MSG">cordic_kit.v(722)</a><!@TM:1757015697> | Removing wire y_w, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:722:28:722:31:@W:CG360:@XP_MSG">cordic_kit.v(722)</a><!@TM:1757015697> | Removing wire a_w, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:725:7:725:20:@W:CG360:@XP_MSG">cordic_kit.v(725)</a><!@TM:1757015697> | Removing wire coarse_flag_w, as there is no assignment to it.</font>
Running optimization stage 1 on cordic_coarse_post_rotator_48_1_0s .......
Finished optimization stage 1 on cordic_coarse_post_rotator_48_1_0s (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v:98:7:98:47:@N:CG364:@XP_MSG">cordic_par.v(98)</a><!@TM:1757015697> | Synthesizing module CORECORDIC_C0_CORECORDIC_C0_0_cordic_par in library CORECORDIC_LIB.

	IN_BITS=32'b00000000000000000000000000110000
	OUT_BITS=32'b00000000000000000000000000110000
	ITERATIONS=32'b00000000000000000000000000010000
	MODE_VECTOR=1'b1
	MODE=32'b00000000000000000000000000000010
	DP_OPTION=32'b00000000000000000000000000000000
	DP_BITS=32'b00000000000000000000000000110000
	EFFECT_OUT_BITS=32'b00000000000000000000000000110000
	ROUND=32'b00000000000000000000000000000000
	COARSE=32'b00000000000000000000000000000000
	IN_REG=32'b00000000000000000000000000000000
	OUT_REG=32'b00000000000000000000000000000000
	WORDSIZE_MAX=32'b00000000000000000000000000110000
	WORDSIZE_MIN=32'b00000000000000000000000000001000
	LOGITER=32'b00000000000000000000000000000100
   Generated name = CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_Z2_layer0
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v:189:11:189:12:@W:CG781:@XP_MSG">cordic_par.v(189)</a><!@TM:1757015697> | Input validi on instance roundy_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v:194:11:194:12:@W:CG781:@XP_MSG">cordic_par.v(194)</a><!@TM:1757015697> | Input validi on instance rounda_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v:128:21:128:31:@W:CG360:@XP_MSG">cordic_par.v(128)</a><!@TM:1757015697> | Removing wire iter_count, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v:129:21:129:29:@W:CG360:@XP_MSG">cordic_par.v(129)</a><!@TM:1757015697> | Removing wire romAngle, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v:132:7:132:19:@W:CG360:@XP_MSG">cordic_par.v(132)</a><!@TM:1757015697> | Removing wire ld_data2calc, as there is no assignment to it.</font>
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_Z2_layer0 .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_Z2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
Running optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC_Z1_layer0 .......
Finished optimization stage 1 on CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0.v:30:7:30:20:@N:CG364:@XP_MSG">CORECORDIC_C0.v(30)</a><!@TM:1757015697> | Synthesizing module CORECORDIC_C0 in library work.
Running optimization stage 1 on CORECORDIC_C0 .......
Finished optimization stage 1 on CORECORDIC_C0 (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay.v:1:7:1:25:@N:CG364:@XP_MSG">delay.v(1)</a><!@TM:1757015697> | Synthesizing module delay_line_signext in library work.
Running optimization stage 1 on delay_line_signext .......
Finished optimization stage 1 on delay_line_signext (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/envelope/envelope.v:9:7:9:15:@N:CG364:@XP_MSG">envelope.v(9)</a><!@TM:1757015697> | Synthesizing module envelope in library work.
@N:<a href="@N:CG794:@XP_HELP">CG794</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/envelope/envelope.v:101:12:101:25:@N:CG794:@XP_MSG">envelope.v(101)</a><!@TM:1757015697> | Using module fir_hilbert from library work
Running optimization stage 1 on envelope .......
Finished optimization stage 1 on envelope (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/start_pulse_generator.v:1:7:1:28:@N:CG364:@XP_MSG">start_pulse_generator.v(1)</a><!@TM:1757015697> | Synthesizing module start_pulse_generator in library work.
Running optimization stage 1 on start_pulse_generator .......
Finished optimization stage 1 on start_pulse_generator (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:1:7:1:18:@N:CG364:@XP_MSG">readrf_vals.v(1)</a><!@TM:1757015697> | Synthesizing module readrf_vals in library work.
Opening data file readrf_vals_rf_vals_1_23849_initial_block from directory .
Opening data file readrf_vals_rf_vals_2_23849_initial_block from directory .
Opening data file readrf_vals_rf_vals_3_23849_initial_block from directory .
Opening data file readrf_vals_rf_vals_4_23849_initial_block from directory .
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:17:0:17:7:@W:CG532:@XP_MSG">readrf_vals.v(17)</a><!@TM:1757015697> | Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</font>
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:107:25:107:30:@N:CG179:@XP_MSG">readrf_vals.v(107)</a><!@TM:1757015697> | Removing redundant assignment.
Running optimization stage 1 on readrf_vals .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:88:0:88:6:@N:CL189:@XP_MSG">readrf_vals.v(88)</a><!@TM:1757015697> | Register bit val1[15] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:88:0:88:6:@N:CL189:@XP_MSG">readrf_vals.v(88)</a><!@TM:1757015697> | Register bit val1[14] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:88:0:88:6:@N:CL189:@XP_MSG">readrf_vals.v(88)</a><!@TM:1757015697> | Register bit val1[13] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:88:0:88:6:@N:CL189:@XP_MSG">readrf_vals.v(88)</a><!@TM:1757015697> | Register bit val1[12] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:88:0:88:6:@N:CL189:@XP_MSG">readrf_vals.v(88)</a><!@TM:1757015697> | Register bit val1[11] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:88:0:88:6:@N:CL189:@XP_MSG">readrf_vals.v(88)</a><!@TM:1757015697> | Register bit val1[10] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:88:0:88:6:@N:CL189:@XP_MSG">readrf_vals.v(88)</a><!@TM:1757015697> | Register bit val1[9] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:88:0:88:6:@N:CL189:@XP_MSG">readrf_vals.v(88)</a><!@TM:1757015697> | Register bit val1[8] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:88:0:88:6:@N:CL189:@XP_MSG">readrf_vals.v(88)</a><!@TM:1757015697> | Register bit val2[15] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:88:0:88:6:@N:CL189:@XP_MSG">readrf_vals.v(88)</a><!@TM:1757015697> | Register bit val2[14] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:88:0:88:6:@N:CL189:@XP_MSG">readrf_vals.v(88)</a><!@TM:1757015697> | Register bit val2[13] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:88:0:88:6:@N:CL189:@XP_MSG">readrf_vals.v(88)</a><!@TM:1757015697> | Register bit val2[12] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:88:0:88:6:@N:CL189:@XP_MSG">readrf_vals.v(88)</a><!@TM:1757015697> | Register bit val2[11] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:88:0:88:6:@N:CL189:@XP_MSG">readrf_vals.v(88)</a><!@TM:1757015697> | Register bit val2[10] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:88:0:88:6:@N:CL189:@XP_MSG">readrf_vals.v(88)</a><!@TM:1757015697> | Register bit val2[9] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:88:0:88:6:@N:CL189:@XP_MSG">readrf_vals.v(88)</a><!@TM:1757015697> | Register bit val2[8] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:88:0:88:6:@N:CL189:@XP_MSG">readrf_vals.v(88)</a><!@TM:1757015697> | Register bit val3[15] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:88:0:88:6:@N:CL189:@XP_MSG">readrf_vals.v(88)</a><!@TM:1757015697> | Register bit val3[14] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:88:0:88:6:@N:CL189:@XP_MSG">readrf_vals.v(88)</a><!@TM:1757015697> | Register bit val3[13] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:88:0:88:6:@N:CL189:@XP_MSG">readrf_vals.v(88)</a><!@TM:1757015697> | Register bit val3[12] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:88:0:88:6:@N:CL189:@XP_MSG">readrf_vals.v(88)</a><!@TM:1757015697> | Register bit val3[11] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:88:0:88:6:@N:CL189:@XP_MSG">readrf_vals.v(88)</a><!@TM:1757015697> | Register bit val3[10] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:88:0:88:6:@N:CL189:@XP_MSG">readrf_vals.v(88)</a><!@TM:1757015697> | Register bit val3[9] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:88:0:88:6:@N:CL189:@XP_MSG">readrf_vals.v(88)</a><!@TM:1757015697> | Register bit val3[8] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:88:0:88:6:@N:CL189:@XP_MSG">readrf_vals.v(88)</a><!@TM:1757015697> | Register bit val4[15] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:88:0:88:6:@N:CL189:@XP_MSG">readrf_vals.v(88)</a><!@TM:1757015697> | Register bit val4[14] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:88:0:88:6:@N:CL189:@XP_MSG">readrf_vals.v(88)</a><!@TM:1757015697> | Register bit val4[13] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:88:0:88:6:@N:CL189:@XP_MSG">readrf_vals.v(88)</a><!@TM:1757015697> | Register bit val4[12] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:88:0:88:6:@N:CL189:@XP_MSG">readrf_vals.v(88)</a><!@TM:1757015697> | Register bit val4[11] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:88:0:88:6:@N:CL189:@XP_MSG">readrf_vals.v(88)</a><!@TM:1757015697> | Register bit val4[10] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:88:0:88:6:@N:CL189:@XP_MSG">readrf_vals.v(88)</a><!@TM:1757015697> | Register bit val4[9] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:88:0:88:6:@N:CL189:@XP_MSG">readrf_vals.v(88)</a><!@TM:1757015697> | Register bit val4[8] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:88:0:88:6:@W:CL279:@XP_MSG">readrf_vals.v(88)</a><!@TM:1757015697> | Pruning register bits 15 to 8 of val1[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:88:0:88:6:@W:CL279:@XP_MSG">readrf_vals.v(88)</a><!@TM:1757015697> | Pruning register bits 15 to 8 of val2[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:88:0:88:6:@W:CL279:@XP_MSG">readrf_vals.v(88)</a><!@TM:1757015697> | Pruning register bits 15 to 8 of val3[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:88:0:88:6:@W:CL279:@XP_MSG">readrf_vals.v(88)</a><!@TM:1757015697> | Pruning register bits 15 to 8 of val4[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Finished optimization stage 1 on readrf_vals (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/coord_rom.v:1:7:1:16:@N:CG364:@XP_MSG">coord_rom.v(1)</a><!@TM:1757015697> | Synthesizing module coord_rom in library work.

	NUM_CHANNELS=32'b00000000000000000000000000010000
	DATA_WIDTH=32'b00000000000000000000000000000100
   Generated name = coord_rom_16s_4s
Opening data file coord_rom_16s_4s_x_rom_23849_initial_block from directory .
Opening data file coord_rom_16s_4s_z_rom_23849_initial_block from directory .
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/coord_rom.v:14:0:14:7:@W:CG532:@XP_MSG">coord_rom.v(14)</a><!@TM:1757015697> | Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</font>
Running optimization stage 1 on coord_rom_16s_4s .......
Finished optimization stage 1 on coord_rom_16s_4s (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:1:7:1:16:@N:CG364:@XP_MSG">delay_con.v(1)</a><!@TM:1757015697> | Synthesizing module delay_con in library work.

	DATA_WIDTH=32'b00000000000000000000000000010000
	NUM_CHANNELS=32'b00000000000000000000000000010000
	MAX_DELAY=32'b00000000000000000000000100000000
	IDLE=32'b00000000000000000000000000000000
	LOAD_COORD=32'b00000000000000000000000000000001
	START_CALC=32'b00000000000000000000000000000010
	WAIT_VALID=32'b00000000000000000000000000000011
	STORE=32'b00000000000000000000000000000100
	INCREMENT=32'b00000000000000000000000000000101
	DONE=32'b00000000000000000000000000000110
   Generated name = delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sqrt.v:1:7:1:11:@N:CG364:@XP_MSG">sqrt.v(1)</a><!@TM:1757015697> | Synthesizing module sqrt in library work.
Running optimization stage 1 on sqrt .......
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sqrt.v:31:0:31:6:@W:CL265:@XP_MSG">sqrt.v(31)</a><!@TM:1757015697> | Removing unused bit 16 of r[17:0]. Either assign all bits or reduce the width of the signal.</font>
Finished optimization stage 1 on sqrt (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:1:7:1:17:@N:CG364:@XP_MSG">delay_calc.v(1)</a><!@TM:1757015697> | Synthesizing module delay_calc in library work.
Running optimization stage 1 on delay_calc .......
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:36:4:36:8:@W:CL118:@XP_MSG">delay_calc.v(36)</a><!@TM:1757015697> | Latch generated from always block for signal next_state[3:0]; possible missing assignment in an if or case statement.</font>
Finished optimization stage 1 on delay_calc (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v:1:7:1:19:@N:CG364:@XP_MSG">sample_delay.v(1)</a><!@TM:1757015697> | Synthesizing module sample_delay in library work.

	DATA_WIDTH=32'b00000000000000000000000000010000
	MAX_DELAY=32'b00000000000000000000000100000000
	ADDR_WIDTH=32'b00000000000000000000000000001000
   Generated name = sample_delay_16s_256s_8s
Running optimization stage 1 on sample_delay_16s_256s_8s .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v:19:4:19:10:@N:CL134:@XP_MSG">sample_delay.v(19)</a><!@TM:1757015697> | Found RAM buffer, depth=256, width=16
Finished optimization stage 1 on sample_delay_16s_256s_8s (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Running optimization stage 1 on delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s .......
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:CL118:@XP_MSG">delay_con.v(58)</a><!@TM:1757015697> | Latch generated from always block for signal z_ic[15][15:0]; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:CL118:@XP_MSG">delay_con.v(58)</a><!@TM:1757015697> | Latch generated from always block for signal z_ic[14][15:0]; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:CL118:@XP_MSG">delay_con.v(58)</a><!@TM:1757015697> | Latch generated from always block for signal z_ic[13][15:0]; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:CL118:@XP_MSG">delay_con.v(58)</a><!@TM:1757015697> | Latch generated from always block for signal z_ic[12][15:0]; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:CL118:@XP_MSG">delay_con.v(58)</a><!@TM:1757015697> | Latch generated from always block for signal z_ic[11][15:0]; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:CL118:@XP_MSG">delay_con.v(58)</a><!@TM:1757015697> | Latch generated from always block for signal z_ic[10][15:0]; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:CL118:@XP_MSG">delay_con.v(58)</a><!@TM:1757015697> | Latch generated from always block for signal z_ic[9][15:0]; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:CL118:@XP_MSG">delay_con.v(58)</a><!@TM:1757015697> | Latch generated from always block for signal z_ic[8][15:0]; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:CL118:@XP_MSG">delay_con.v(58)</a><!@TM:1757015697> | Latch generated from always block for signal z_ic[7][15:0]; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:CL118:@XP_MSG">delay_con.v(58)</a><!@TM:1757015697> | Latch generated from always block for signal z_ic[6][15:0]; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:CL118:@XP_MSG">delay_con.v(58)</a><!@TM:1757015697> | Latch generated from always block for signal z_ic[5][15:0]; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:CL118:@XP_MSG">delay_con.v(58)</a><!@TM:1757015697> | Latch generated from always block for signal z_ic[4][15:0]; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:CL118:@XP_MSG">delay_con.v(58)</a><!@TM:1757015697> | Latch generated from always block for signal z_ic[3][15:0]; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:CL118:@XP_MSG">delay_con.v(58)</a><!@TM:1757015697> | Latch generated from always block for signal z_ic[2][15:0]; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:CL118:@XP_MSG">delay_con.v(58)</a><!@TM:1757015697> | Latch generated from always block for signal z_ic[1][15:0]; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:CL118:@XP_MSG">delay_con.v(58)</a><!@TM:1757015697> | Latch generated from always block for signal z_ic[0][15:0]; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:CL118:@XP_MSG">delay_con.v(58)</a><!@TM:1757015697> | Latch generated from always block for signal x_ic[15][15:0]; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:CL118:@XP_MSG">delay_con.v(58)</a><!@TM:1757015697> | Latch generated from always block for signal x_ic[14][15:0]; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:CL118:@XP_MSG">delay_con.v(58)</a><!@TM:1757015697> | Latch generated from always block for signal x_ic[13][15:0]; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:CL118:@XP_MSG">delay_con.v(58)</a><!@TM:1757015697> | Latch generated from always block for signal x_ic[12][15:0]; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:CL118:@XP_MSG">delay_con.v(58)</a><!@TM:1757015697> | Latch generated from always block for signal x_ic[11][15:0]; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:CL118:@XP_MSG">delay_con.v(58)</a><!@TM:1757015697> | Latch generated from always block for signal x_ic[10][15:0]; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:CL118:@XP_MSG">delay_con.v(58)</a><!@TM:1757015697> | Latch generated from always block for signal x_ic[9][15:0]; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:CL118:@XP_MSG">delay_con.v(58)</a><!@TM:1757015697> | Latch generated from always block for signal x_ic[8][15:0]; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:CL118:@XP_MSG">delay_con.v(58)</a><!@TM:1757015697> | Latch generated from always block for signal x_ic[7][15:0]; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:CL118:@XP_MSG">delay_con.v(58)</a><!@TM:1757015697> | Latch generated from always block for signal x_ic[6][15:0]; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:CL118:@XP_MSG">delay_con.v(58)</a><!@TM:1757015697> | Latch generated from always block for signal x_ic[5][15:0]; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:CL118:@XP_MSG">delay_con.v(58)</a><!@TM:1757015697> | Latch generated from always block for signal x_ic[4][15:0]; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:CL118:@XP_MSG">delay_con.v(58)</a><!@TM:1757015697> | Latch generated from always block for signal x_ic[3][15:0]; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:CL118:@XP_MSG">delay_con.v(58)</a><!@TM:1757015697> | Latch generated from always block for signal x_ic[2][15:0]; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:CL118:@XP_MSG">delay_con.v(58)</a><!@TM:1757015697> | Latch generated from always block for signal x_ic[1][15:0]; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:CL118:@XP_MSG">delay_con.v(58)</a><!@TM:1757015697> | Latch generated from always block for signal x_ic[0][15:0]; possible missing assignment in an if or case statement.</font>
Finished optimization stage 1 on delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/summ_sa.v:1:7:1:14:@N:CG364:@XP_MSG">summ_sa.v(1)</a><!@TM:1757015697> | Synthesizing module summ_sa in library work.

	DATA_WIDTH=32'b00000000000000000000000000010000
	NUM_CHANNELS=32'b00000000000000000000000000010000
	SUM_WIDTH=32'b00000000000000000000000000010010
   Generated name = summ_sa_16s_16s_18s
Running optimization stage 1 on summ_sa_16s_16s_18s .......
Finished optimization stage 1 on summ_sa_16s_16s_18s (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/top_bf.v:1:7:1:13:@N:CG364:@XP_MSG">top_bf.v(1)</a><!@TM:1757015697> | Synthesizing module top_bf in library work.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/top_bf.v:13:15:13:22:@W:CG133:@XP_MSG">top_bf.v(13)</a><!@TM:1757015697> | Object x_f_reg is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/top_bf.v:13:24:13:31:@W:CG133:@XP_MSG">top_bf.v(13)</a><!@TM:1757015697> | Object z_f_reg is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on top_bf .......
Finished optimization stage 1 on top_bf (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/int_calc.v:1:7:1:15:@N:CG364:@XP_MSG">int_calc.v(1)</a><!@TM:1757015697> | Synthesizing module int_calc in library work.

	DATA_WIDTH=32'b00000000000000000000000000110000
	FRAC_WIDTH=32'b00000000000000000000000000010000
	MIN_THRESHOLD=32'b00000000000000000000000000000001
	NORM_WIDTH=32'b00000000000000000000000000010001
	SHIFT_WIDTH=32'b00000000000000000000000000000110
	IDLE=32'b00000000000000000000000000000000
	CALC_ZP=32'b00000000000000000000000000000001
	PROCESS=32'b00000000000000000000000000000010
	CALC_SHIFT=32'b00000000000000000000000000000011
	LOAD_DOUT=32'b00000000000000000000000000000100
	SEND=32'b00000000000000000000000000000101
   Generated name = int_calc_Z3_layer0
Running optimization stage 1 on int_calc_Z3_layer0 .......
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/int_calc.v:45:4:45:10:@W:CL271:@XP_MSG">int_calc.v(45)</a><!@TM:1757015697> | Pruning unused bits 47 to 16 of shift_reg[47:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Finished optimization stage 1 on int_calc_Z3_layer0 (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 199MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/log_frac_calc.v:1:7:1:20:@N:CG364:@XP_MSG">log_frac_calc.v(1)</a><!@TM:1757015697> | Synthesizing module log_frac_calc in library work.

	DATA_WIDTH=32'b00000000000000000000000000110000
	FRAC_WIDTH=32'b00000000000000000000000000010000
	NORM_WIDTH=32'b00000000000000000000000000010001
	IDLE=32'b00000000000000000000000000000000
	CALC=32'b00000000000000000000000000000001
	DONE=32'b00000000000000000000000000000010
   Generated name = log_frac_calc_48s_16s_17s_0s_1s_2s
Opening data file log_frac_calc_48s_16s_17s_0s_1s_2s_log2_constants_23849_initial_block from directory .
Opening data file log_frac_calc_48s_16s_17s_0s_1s_2s_cordic_x_constants_23849_initial_block from directory .
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/log_frac_calc.v:19:4:19:11:@W:CG532:@XP_MSG">log_frac_calc.v(19)</a><!@TM:1757015697> | Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/log_frac_calc.v:38:4:38:11:@W:CG532:@XP_MSG">log_frac_calc.v(38)</a><!@TM:1757015697> | Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</font>
Running optimization stage 1 on log_frac_calc_48s_16s_17s_0s_1s_2s .......
Finished optimization stage 1 on log_frac_calc_48s_16s_17s_0s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 199MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/top_logc.v:1:7:1:15:@N:CG364:@XP_MSG">top_logc.v(1)</a><!@TM:1757015697> | Synthesizing module top_logc in library work.
Running optimization stage 1 on top_logc .......
Finished optimization stage 1 on top_logc (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 199MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/top/top.v:9:7:9:10:@N:CG364:@XP_MSG">top.v(9)</a><!@TM:1757015697> | Synthesizing module top in library work.
Running optimization stage 1 on top .......
Finished optimization stage 1 on top (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 199MB)
Running optimization stage 2 on top .......
Finished optimization stage 2 on top (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 199MB)
Running optimization stage 2 on top_logc .......
Finished optimization stage 2 on top_logc (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 199MB)
Running optimization stage 2 on log_frac_calc_48s_16s_17s_0s_1s_2s .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/log_frac_calc.v:73:4:73:10:@N:CL201:@XP_MSG">log_frac_calc.v(73)</a><!@TM:1757015697> | Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on log_frac_calc_48s_16s_17s_0s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 201MB)
Running optimization stage 2 on int_calc_Z3_layer0 .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/int_calc.v:45:4:45:10:@N:CL201:@XP_MSG">int_calc.v(45)</a><!@TM:1757015697> | Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
Finished optimization stage 2 on int_calc_Z3_layer0 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 201MB)
Running optimization stage 2 on top_bf .......
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/top_bf.v:39:4:39:10:@W:CL177:@XP_MSG">top_bf.v(39)</a><!@TM:1757015697> | Sharing sequential element sum_en_reg and merging start_sum_reg. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/top_bf.v:39:4:39:10:@N:CL201:@XP_MSG">top_bf.v(39)</a><!@TM:1757015697> | Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/top_bf.v:13:15:13:22:@A:CL153:@XP_MSG">top_bf.v(13)</a><!@TM:1757015697> | *Unassigned bits of x_f_reg[15:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/top_bf.v:13:24:13:31:@A:CL153:@XP_MSG">top_bf.v(13)</a><!@TM:1757015697> | *Unassigned bits of z_f_reg[15:0] are referenced and tied to 0 -- simulation mismatch possible.
Finished optimization stage 2 on top_bf (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 201MB)
Running optimization stage 2 on summ_sa_16s_16s_18s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/summ_sa.v:8:10:8:19:@N:CL159:@XP_MSG">summ_sa.v(8)</a><!@TM:1757015697> | Input start_sum is unused.
Finished optimization stage 2 on summ_sa_16s_16s_18s (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 201MB)
Running optimization stage 2 on sample_delay_16s_256s_8s .......
Finished optimization stage 2 on sample_delay_16s_256s_8s (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 201MB)
Running optimization stage 2 on delay_calc .......
Finished optimization stage 2 on delay_calc (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 201MB)
Running optimization stage 2 on sqrt .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sqrt.v:31:0:31:6:@N:CL201:@XP_MSG">sqrt.v(31)</a><!@TM:1757015697> | Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on sqrt (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s .......
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:36:4:36:10:@N:CL201:@XP_MSG">delay_con.v(36)</a><!@TM:1757015697> | Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   110
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:36:4:36:10:@W:CL279:@XP_MSG">delay_con.v(36)</a><!@TM:1757015697> | Pruning register bits 15 to 1 of enable_buff[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Finished optimization stage 2 on delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on coord_rom_16s_4s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/coord_rom.v:5:10:5:13:@N:CL159:@XP_MSG">coord_rom.v(5)</a><!@TM:1757015697> | Input clk is unused.
Finished optimization stage 2 on coord_rom_16s_4s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on readrf_vals .......
Finished optimization stage 2 on readrf_vals (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on start_pulse_generator .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/start_pulse_generator.v:2:10:2:13:@N:CL159:@XP_MSG">start_pulse_generator.v(2)</a><!@TM:1757015697> | Input clk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/start_pulse_generator.v:3:10:3:15:@N:CL159:@XP_MSG">start_pulse_generator.v(3)</a><!@TM:1757015697> | Input reset is unused.
Finished optimization stage 2 on start_pulse_generator (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on envelope .......
Finished optimization stage 2 on envelope (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on delay_line_signext .......
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay.v:17:4:17:10:@N:CL135:@XP_MSG">delay.v(17)</a><!@TM:1757015697> | Found sequential shift shift_reg with address depth of 9 words and data bit width of 48.
Finished optimization stage 2 on delay_line_signext (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on CORECORDIC_C0 .......
Finished optimization stage 2 on CORECORDIC_C0 (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_Z2_layer0 .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_Z2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on cordic_coarse_post_rotator_48_1_0s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:716:8:716:13:@N:CL159:@XP_MSG">cordic_kit.v(716)</a><!@TM:1757015697> | Input nGrst is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:716:15:716:18:@N:CL159:@XP_MSG">cordic_kit.v(716)</a><!@TM:1757015697> | Input rst is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:716:20:716:23:@N:CL159:@XP_MSG">cordic_kit.v(716)</a><!@TM:1757015697> | Input clk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:717:14:717:25:@N:CL159:@XP_MSG">cordic_kit.v(717)</a><!@TM:1757015697> | Input coarse_flag is unused.
Finished optimization stage 2 on cordic_coarse_post_rotator_48_1_0s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on cordic_kitRoundTop_48_48_0s_0s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:373:25:373:31:@N:CL159:@XP_MSG">cordic_kit.v(373)</a><!@TM:1757015697> | Input validi is unused.
Finished optimization stage 2 on cordic_kitRoundTop_48_48_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on cordic_kitDelay_bit_reg_2s .......
Finished optimization stage 2 on cordic_kitDelay_bit_reg_2s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on cordic_kitDelay_reg_48_2s .......
Finished optimization stage 2 on cordic_kitDelay_reg_48_2s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on cordic_signExt_48_48_0s_0s .......
Finished optimization stage 2 on cordic_signExt_48_48_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on cordic_kitRoundTop_48_48_0s_1s .......
Finished optimization stage 2 on cordic_kitRoundTop_48_48_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_15s_48s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_15s_48s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on cordic_par_calc_1_48_4_15s .......
Finished optimization stage 2 on cordic_par_calc_1_48_4_15s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_14s_48s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_14s_48s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on cordic_par_calc_1_48_4_14s .......
Finished optimization stage 2 on cordic_par_calc_1_48_4_14s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_13s_48s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_13s_48s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on cordic_par_calc_1_48_4_13s .......
Finished optimization stage 2 on cordic_par_calc_1_48_4_13s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_12s_48s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_12s_48s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on cordic_par_calc_1_48_4_12s .......
Finished optimization stage 2 on cordic_par_calc_1_48_4_12s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_11s_48s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_11s_48s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on cordic_par_calc_1_48_4_11s .......
Finished optimization stage 2 on cordic_par_calc_1_48_4_11s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_10s_48s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_10s_48s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on cordic_par_calc_1_48_4_10s .......
Finished optimization stage 2 on cordic_par_calc_1_48_4_10s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_9s_48s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_9s_48s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on cordic_par_calc_1_48_4_9s .......
Finished optimization stage 2 on cordic_par_calc_1_48_4_9s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_8s_48s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_8s_48s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on cordic_par_calc_1_48_4_8s .......
Finished optimization stage 2 on cordic_par_calc_1_48_4_8s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_7s_48s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_7s_48s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on cordic_par_calc_1_48_4_7s .......
Finished optimization stage 2 on cordic_par_calc_1_48_4_7s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_6s_48s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_6s_48s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on cordic_par_calc_1_48_4_6s .......
Finished optimization stage 2 on cordic_par_calc_1_48_4_6s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_5s_48s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_5s_48s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on cordic_par_calc_1_48_4_5s .......
Finished optimization stage 2 on cordic_par_calc_1_48_4_5s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_4s_48s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_4s_48s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on cordic_par_calc_1_48_4_4s .......
Finished optimization stage 2 on cordic_par_calc_1_48_4_4s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_3s_48s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_3s_48s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on cordic_par_calc_1_48_4_3s .......
Finished optimization stage 2 on cordic_par_calc_1_48_4_3s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_2s_48s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_2s_48s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on cordic_par_calc_1_48_4_2s .......
Finished optimization stage 2 on cordic_par_calc_1_48_4_2s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_1s_48s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_1s_48s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on cordic_par_calc_1_48_4_1s .......
Finished optimization stage 2 on cordic_par_calc_1_48_4_1s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_0s_48s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cROM_par_48_0s_48s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on cordic_par_calc_1_48_4_0s .......
Finished optimization stage 2 on cordic_par_calc_1_48_4_0s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s .......
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on cordic_kitDelay_bit_reg_16s .......
Finished optimization stage 2 on cordic_kitDelay_bit_reg_16s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on cordic_dp_bits_trans_48s_48 .......
Finished optimization stage 2 on cordic_dp_bits_trans_48s_48 (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on cordic_signExt_48s_48_0s_0s .......
Finished optimization stage 2 on cordic_signExt_48s_48_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on cordic_kitDelay_reg_2s_18s .......
Finished optimization stage 2 on cordic_kitDelay_reg_2s_18s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on cordic_coarse_pre_rotator_48s_1_0s .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:615:8:615:13:@N:CL159:@XP_MSG">cordic_kit.v(615)</a><!@TM:1757015697> | Input nGrst is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:615:15:615:18:@N:CL159:@XP_MSG">cordic_kit.v(615)</a><!@TM:1757015697> | Input rst is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:615:20:615:23:@N:CL159:@XP_MSG">cordic_kit.v(615)</a><!@TM:1757015697> | Input clk is unused.
Finished optimization stage 2 on cordic_coarse_pre_rotator_48s_1_0s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC_Z1_layer0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/CORECORDIC.v:116:37:116:42:@N:CL159:@XP_MSG">CORECORDIC.v(116)</a><!@TM:1757015697> | Input DIN_A is unused.
Finished optimization stage 2 on CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on cordic_init_kickstart .......
Finished optimization stage 2 on cordic_init_kickstart (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)
Running optimization stage 2 on cordic_countS_4s_15s_1s .......
Finished optimization stage 2 on cordic_countS_4s_15s_1s (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 203MB)

For a summary of runtime per design unit, please see file:
==========================================================
Linked File:  <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/synthesis/synwork/layer0.duruntime:@XP_FILE">layer0.duruntime</a>



At c_ver Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 201MB peak: 203MB)


Process completed successfully.
# Fri Sep  5 01:24:57 2025

###########################################################]
###########################################################[
@N: : <!@TM:1757015697> | stack limit increased to max 
@N: : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert.vhd:92:7:92:18:@N::@XP_MSG">fir_hilbert.vhd(92)</a><!@TM:1757015697> | Top entity is set to fir_hilbert.
Options changed - recompiling
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1757015697> | Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_rtl_pack.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1757015697> | Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_rtl_pack.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1757015697> | Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/fir_hilbert_fir_hilbert_0_enumFIR_coefs.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1757015697> | Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/fir_hilbert_fir_hilbert_0_enum_params.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1757015697> | Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_top_kit.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1757015697> | Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1757015697> | Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1757015697> | Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1757015697> | Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1757015697> | Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1757015697> | Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1757015697> | Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1757015697> | Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1757015697> | Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1757015697> | Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_g5.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1757015697> | Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd'. 
@N:<a href="@N:CD140:@XP_HELP">CD140</a> : <!@TM:1757015697> | Using the VHDL 2008 Standard for file '/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert.vhd'. 
VHDL syntax check successful!
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="/usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro/lib/vhd2008/std1164.vhd:889:16:889:18:@N:CD231:@XP_MSG">std1164.vhd(889)</a><!@TM:1757015697> | Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert.vhd:92:7:92:18:@N:CD630:@XP_MSG">fir_hilbert.vhd(92)</a><!@TM:1757015697> | Synthesizing work.fir_hilbert.rtl.
<font color=#A52A2A>@W:<a href="@W:CD276:@XP_HELP">CD276</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd:68:4:68:16:@W:CD276:@XP_MSG">COREFIR.vhd(68)</a><!@TM:1757015697> | Map for port coef_on_slot of component fir_hilbert_fir_hilbert_0_corefir_pf not found</font>
<font color=#A52A2A>@W:<a href="@W:CD730:@XP_HELP">CD730</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert.vhd:214:0:214:13:@W:CD730:@XP_MSG">fir_hilbert.vhd(214)</a><!@TM:1757015697> | Component declaration has 30 ports but entity declares 31 ports</font>
<font color=#A52A2A>@W:<a href="@W:CD326:@XP_HELP">CD326</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert.vhd:214:0:214:13:@W:CD326:@XP_MSG">fir_hilbert.vhd(214)</a><!@TM:1757015697> | Port coef_on_slot of entity corefir_pf_lib.fir_hilbert_fir_hilbert_0_corefir_pf is unconnected. If a port needs to remain unconnected, use the keyword open.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd:20:7:20:43:@N:CD630:@XP_MSG">COREFIR.vhd(20)</a><!@TM:1757015697> | Synthesizing corefir_pf_lib.fir_hilbert_fir_hilbert_0_corefir_pf.rtl.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd:142:9:142:15:@W:CD638:@XP_MSG">COREFIR.vhd(142)</a><!@TM:1757015697> | Signal readyi is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd:145:9:145:18:@W:CD638:@XP_MSG">COREFIR.vhd(145)</a><!@TM:1757015697> | Signal datai_act is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd:146:9:146:18:@W:CD638:@XP_MSG">COREFIR.vhd(146)</a><!@TM:1757015697> | Signal coefi_act is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd:147:9:147:21:@W:CD638:@XP_MSG">COREFIR.vhd(147)</a><!@TM:1757015697> | Signal coef_sel_act is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd:148:9:148:24:@W:CD638:@XP_MSG">COREFIR.vhd(148)</a><!@TM:1757015697> | Signal datai_valid_act is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd:149:9:149:24:@W:CD638:@XP_MSG">COREFIR.vhd(149)</a><!@TM:1757015697> | Signal coefi_valid_act is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd:149:25:149:37:@W:CD638:@XP_MSG">COREFIR.vhd(149)</a><!@TM:1757015697> | Signal coef_ref_act is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd:150:9:150:20:@W:CD638:@XP_MSG">COREFIR.vhd(150)</a><!@TM:1757015697> | Signal coef_on_act is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_g5.vhd:33:7:33:44:@N:CD630:@XP_MSG">enum_fir_g5.vhd(33)</a><!@TM:1757015697> | Synthesizing corefir_pf_lib.fir_hilbert_fir_hilbert_0_enum_fir_g5.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd:55:7:55:22:@N:CD630:@XP_MSG">enum_fir_adv_g5.vhd(55)</a><!@TM:1757015697> | Synthesizing corefir_pf_lib.enum_fir_adv_g5.rtl.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd:231:9:231:27:@W:CD638:@XP_MSG">enum_fir_adv_g5.vhd(231)</a><!@TM:1757015697> | Signal row_taps_array_dbg is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd:232:9:232:18:@W:CD638:@XP_MSG">enum_fir_adv_g5.vhd(232)</a><!@TM:1757015697> | Signal cin_w_dbg is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd:235:9:235:12:@W:CD638:@XP_MSG">enum_fir_adv_g5.vhd(235)</a><!@TM:1757015697> | Signal p_w_1 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd:237:9:237:18:@W:CD638:@XP_MSG">enum_fir_adv_g5.vhd(237)</a><!@TM:1757015697> | Signal ddly_symm_0 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd:238:9:238:23:@W:CD638:@XP_MSG">enum_fir_adv_g5.vhd(238)</a><!@TM:1757015697> | Signal ddly_forw_test is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd:239:9:239:23:@W:CD638:@XP_MSG">enum_fir_adv_g5.vhd(239)</a><!@TM:1757015697> | Signal ddly_symm_test is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd:244:9:244:27:@W:CD638:@XP_MSG">enum_fir_adv_g5.vhd(244)</a><!@TM:1757015697> | Signal coef_on_tick_minus is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd:245:9:245:31:@W:CD638:@XP_MSG">enum_fir_adv_g5.vhd(245)</a><!@TM:1757015697> | Signal coefi_valid_tick_minus is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd:247:9:247:18:@W:CD638:@XP_MSG">enum_fir_adv_g5.vhd(247)</a><!@TM:1757015697> | Signal coefi_dly is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd:471:7:471:26:@N:CD630:@XP_MSG">enum_fir_adv_g5.vhd(471)</a><!@TM:1757015697> | Synthesizing corefir_pf_lib.enum_g5_latency_adv.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:297:7:297:21:@N:CD630:@XP_MSG">enum_kit.vhd(297)</a><!@TM:1757015697> | Synthesizing corefir_pf_lib.enum_kitcounts.rtl.
Post processing for corefir_pf_lib.enum_kitcounts.rtl
Running optimization stage 1 on enum_kitCountS .......
Finished optimization stage 1 on enum_kitCountS (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 195MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:42:7:42:28:@N:CD630:@XP_MSG">enum_kit.vhd(42)</a><!@TM:1757015697> | Synthesizing corefir_pf_lib.enum_kitdelay_bit_reg.rtl.
Post processing for corefir_pf_lib.enum_kitdelay_bit_reg.rtl
Running optimization stage 1 on enum_kitDelay_bit_reg .......
Finished optimization stage 1 on enum_kitDelay_bit_reg (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:386:7:386:19:@N:CD630:@XP_MSG">enum_kit.vhd(386)</a><!@TM:1757015697> | Synthesizing corefir_pf_lib.enum_kitedge.rtl.
Post processing for corefir_pf_lib.enum_kitedge.rtl
Running optimization stage 1 on enum_kitEdge .......
Finished optimization stage 1 on enum_kitEdge (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:42:7:42:28:@N:CD630:@XP_MSG">enum_kit.vhd(42)</a><!@TM:1757015697> | Synthesizing corefir_pf_lib.enum_kitdelay_bit_reg.rtl.
Post processing for corefir_pf_lib.enum_kitdelay_bit_reg.rtl
Running optimization stage 1 on enum_kitDelay_bit_reg .......
Finished optimization stage 1 on enum_kitDelay_bit_reg (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Post processing for corefir_pf_lib.enum_g5_latency_adv.rtl
Running optimization stage 1 on enum_g5_latency_adv .......
Finished optimization stage 1 on enum_g5_latency_adv (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd:35:7:35:27:@N:CD630:@XP_MSG">adv_dly_line.vhd(35)</a><!@TM:1757015697> | Synthesizing corefir_pf_lib.enum_dly_line_18x192.rtl.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd:78:9:78:14:@W:CD638:@XP_MSG">adv_dly_line.vhd(78)</a><!@TM:1757015697> | Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd:79:9:79:18:@W:CD638:@XP_MSG">adv_dly_line.vhd(79)</a><!@TM:1757015697> | Signal uram_dout is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for corefir_pf_lib.enum_dly_line_18x192.rtl
Running optimization stage 1 on enum_dly_line_18x192 .......
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd:47:4:47:8:@W:CL252:@XP_MSG">adv_dly_line.vhd(47)</a><!@TM:1757015697> | Bit 0 of signal dout is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd:47:4:47:8:@W:CL252:@XP_MSG">adv_dly_line.vhd(47)</a><!@TM:1757015697> | Bit 1 of signal dout is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd:47:4:47:8:@W:CL252:@XP_MSG">adv_dly_line.vhd(47)</a><!@TM:1757015697> | Bit 2 of signal dout is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd:47:4:47:8:@W:CL252:@XP_MSG">adv_dly_line.vhd(47)</a><!@TM:1757015697> | Bit 3 of signal dout is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd:47:4:47:8:@W:CL252:@XP_MSG">adv_dly_line.vhd(47)</a><!@TM:1757015697> | Bit 4 of signal dout is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd:47:4:47:8:@W:CL252:@XP_MSG">adv_dly_line.vhd(47)</a><!@TM:1757015697> | Bit 5 of signal dout is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd:47:4:47:8:@W:CL252:@XP_MSG">adv_dly_line.vhd(47)</a><!@TM:1757015697> | Bit 6 of signal dout is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd:47:4:47:8:@W:CL252:@XP_MSG">adv_dly_line.vhd(47)</a><!@TM:1757015697> | Bit 7 of signal dout is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd:47:4:47:8:@W:CL252:@XP_MSG">adv_dly_line.vhd(47)</a><!@TM:1757015697> | Bit 8 of signal dout is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd:47:4:47:8:@W:CL252:@XP_MSG">adv_dly_line.vhd(47)</a><!@TM:1757015697> | Bit 9 of signal dout is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd:47:4:47:8:@W:CL252:@XP_MSG">adv_dly_line.vhd(47)</a><!@TM:1757015697> | Bit 10 of signal dout is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd:47:4:47:8:@W:CL252:@XP_MSG">adv_dly_line.vhd(47)</a><!@TM:1757015697> | Bit 11 of signal dout is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd:47:4:47:8:@W:CL252:@XP_MSG">adv_dly_line.vhd(47)</a><!@TM:1757015697> | Bit 12 of signal dout is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd:47:4:47:8:@W:CL252:@XP_MSG">adv_dly_line.vhd(47)</a><!@TM:1757015697> | Bit 13 of signal dout is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd:47:4:47:8:@W:CL252:@XP_MSG">adv_dly_line.vhd(47)</a><!@TM:1757015697> | Bit 14 of signal dout is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd:47:4:47:8:@W:CL252:@XP_MSG">adv_dly_line.vhd(47)</a><!@TM:1757015697> | Bit 15 of signal dout is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd:47:4:47:8:@W:CL252:@XP_MSG">adv_dly_line.vhd(47)</a><!@TM:1757015697> | Bit 16 of signal dout is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd:47:4:47:8:@W:CL252:@XP_MSG">adv_dly_line.vhd(47)</a><!@TM:1757015697> | Bit 17 of signal dout is floating -- simulation mismatch possible.</font>
Finished optimization stage 1 on enum_dly_line_18x192 (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd:35:7:35:27:@N:CD630:@XP_MSG">adv_dly_line.vhd(35)</a><!@TM:1757015697> | Synthesizing corefir_pf_lib.enum_dly_line_18x192.rtl.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd:78:9:78:14:@W:CD638:@XP_MSG">adv_dly_line.vhd(78)</a><!@TM:1757015697> | Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd:79:9:79:18:@W:CD638:@XP_MSG">adv_dly_line.vhd(79)</a><!@TM:1757015697> | Signal uram_dout is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:91:7:91:24:@N:CD630:@XP_MSG">enum_kit.vhd(91)</a><!@TM:1757015697> | Synthesizing corefir_pf_lib.enum_kitdelay_reg.rtl.
Post processing for corefir_pf_lib.enum_kitdelay_reg.rtl
Running optimization stage 1 on enum_kitDelay_reg .......
Finished optimization stage 1 on enum_kitDelay_reg (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
Post processing for corefir_pf_lib.enum_dly_line_18x192.rtl
Running optimization stage 1 on enum_dly_line_18x192 .......
Finished optimization stage 1 on enum_dly_line_18x192 (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 196MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd:35:7:35:27:@N:CD630:@XP_MSG">adv_dly_line.vhd(35)</a><!@TM:1757015697> | Synthesizing corefir_pf_lib.enum_dly_line_18x192.rtl.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd:78:9:78:14:@W:CD638:@XP_MSG">adv_dly_line.vhd(78)</a><!@TM:1757015697> | Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd:79:9:79:18:@W:CD638:@XP_MSG">adv_dly_line.vhd(79)</a><!@TM:1757015697> | Signal uram_dout is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:91:7:91:24:@N:CD630:@XP_MSG">enum_kit.vhd(91)</a><!@TM:1757015697> | Synthesizing corefir_pf_lib.enum_kitdelay_reg.rtl.
Post processing for corefir_pf_lib.enum_kitdelay_reg.rtl
Running optimization stage 1 on enum_kitDelay_reg .......
Finished optimization stage 1 on enum_kitDelay_reg (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
Post processing for corefir_pf_lib.enum_dly_line_18x192.rtl
Running optimization stage 1 on enum_dly_line_18x192 .......
Finished optimization stage 1 on enum_dly_line_18x192 (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd:39:7:39:18:@N:CD630:@XP_MSG">enum_row_g5.vhd(39)</a><!@TM:1757015697> | Synthesizing corefir_pf_lib.enum_row_g5.rtl.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd:166:9:166:24:@W:CD638:@XP_MSG">enum_row_g5.vhd(166)</a><!@TM:1757015697> | Signal symm_datai_syst is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:91:7:91:24:@N:CD630:@XP_MSG">enum_kit.vhd(91)</a><!@TM:1757015697> | Synthesizing corefir_pf_lib.enum_kitdelay_reg.rtl.
Post processing for corefir_pf_lib.enum_kitdelay_reg.rtl
Running optimization stage 1 on enum_kitDelay_reg .......
Finished optimization stage 1 on enum_kitDelay_reg (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:153:7:153:33:@N:CD630:@XP_MSG">enum_kit.vhd(153)</a><!@TM:1757015697> | Synthesizing corefir_pf_lib.enum_kitdelay_bit_reg_attr.rtl.
Post processing for corefir_pf_lib.enum_kitdelay_bit_reg_attr.rtl
Running optimization stage 1 on enum_kitDelay_bit_reg_attr .......
Finished optimization stage 1 on enum_kitDelay_bit_reg_attr (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:153:7:153:33:@N:CD630:@XP_MSG">enum_kit.vhd(153)</a><!@TM:1757015697> | Synthesizing corefir_pf_lib.enum_kitdelay_bit_reg_attr.rtl.
Post processing for corefir_pf_lib.enum_kitdelay_bit_reg_attr.rtl
Running optimization stage 1 on enum_kitDelay_bit_reg_attr .......
Finished optimization stage 1 on enum_kitDelay_bit_reg_attr (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd:37:7:37:22:@N:CD630:@XP_MSG">enum_nibble_g5.vhd(37)</a><!@TM:1757015697> | Synthesizing corefir_pf_lib.enum_tap_nibble.rtl.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd:246:9:246:17:@W:CD638:@XP_MSG">enum_nibble_g5.vhd(246)</a><!@TM:1757015697> | Signal turnback is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:367:7:367:29:@N:CD630:@XP_MSG">enum_undernibble_g5.vhd(367)</a><!@TM:1757015697> | Synthesizing corefir_pf_lib.enum_tap_undernibble_3.rtl.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CD638:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1757015697> | Signal data_w_3 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:482:9:482:15:@W:CD638:@XP_MSG">enum_undernibble_g5.vhd(482)</a><!@TM:1757015697> | Signal coef_w_3 is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:34:7:34:18:@N:CD630:@XP_MSG">enum_tap_g5.vhd(34)</a><!@TM:1757015697> | Synthesizing corefir_pf_lib.enum_tap_g5.rtl.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:127:9:127:15:@W:CD638:@XP_MSG">enum_tap_g5.vhd(127)</a><!@TM:1757015697> | Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:129:9:129:20:@W:CD638:@XP_MSG">enum_tap_g5.vhd(129)</a><!@TM:1757015697> | Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:132:9:132:27:@W:CD638:@XP_MSG">enum_tap_g5.vhd(132)</a><!@TM:1757015697> | Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:134:9:134:14:@W:CD638:@XP_MSG">enum_tap_g5.vhd(134)</a><!@TM:1757015697> | Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CD638:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1757015697> | Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:117:7:117:26:@N:CD630:@XP_MSG">enum_macc_lib_g5.vhd(117)</a><!@TM:1757015697> | Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.
Running optimization stage 1 on MACC_PA_BC_ROM .......
Finished optimization stage 1 on MACC_PA_BC_ROM (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
Post processing for corefir_pf_lib.macc_pa_bc_rom_wrap.rtl
Running optimization stage 1 on MACC_PA_BC_ROM_wrap .......
Finished optimization stage 1 on MACC_PA_BC_ROM_wrap (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:434:7:434:17:@N:CD630:@XP_MSG">enum_kit.vhd(434)</a><!@TM:1757015697> | Synthesizing corefir_pf_lib.debug_init.rtl.
<font color=#A52A2A>@W:<a href="@W:CD286:@XP_HELP">CD286</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:434:7:434:17:@W:CD286:@XP_MSG">enum_kit.vhd(434)</a><!@TM:1757015697> | Creating black box for empty architecture debug_INIT </font>
Post processing for corefir_pf_lib.debug_init.rtl
Running optimization stage 1 on debug_INIT .......
Finished optimization stage 1 on debug_INIT (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
Post processing for corefir_pf_lib.enum_tap_g5.rtl
Running optimization stage 1 on enum_tap_g5 .......
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 0 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 1 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 2 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 3 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 4 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 5 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 6 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 7 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 8 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 9 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 10 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 11 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 12 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 13 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 14 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 15 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 16 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 17 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 0 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 1 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 2 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 3 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 4 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 5 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 6 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 7 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 8 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 9 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 10 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 11 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 12 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 13 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 14 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 15 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 16 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 17 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Finished optimization stage 1 on enum_tap_g5 (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 197MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:34:7:34:18:@N:CD630:@XP_MSG">enum_tap_g5.vhd(34)</a><!@TM:1757015697> | Synthesizing corefir_pf_lib.enum_tap_g5.rtl.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:127:9:127:15:@W:CD638:@XP_MSG">enum_tap_g5.vhd(127)</a><!@TM:1757015697> | Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:129:9:129:20:@W:CD638:@XP_MSG">enum_tap_g5.vhd(129)</a><!@TM:1757015697> | Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:132:9:132:27:@W:CD638:@XP_MSG">enum_tap_g5.vhd(132)</a><!@TM:1757015697> | Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:134:9:134:14:@W:CD638:@XP_MSG">enum_tap_g5.vhd(134)</a><!@TM:1757015697> | Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CD638:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1757015697> | Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:117:7:117:26:@N:CD630:@XP_MSG">enum_macc_lib_g5.vhd(117)</a><!@TM:1757015697> | Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.
Post processing for corefir_pf_lib.macc_pa_bc_rom_wrap.rtl
Running optimization stage 1 on MACC_PA_BC_ROM_wrap .......
Finished optimization stage 1 on MACC_PA_BC_ROM_wrap (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
Post processing for corefir_pf_lib.enum_tap_g5.rtl
Running optimization stage 1 on enum_tap_g5 .......
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 0 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 1 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 2 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 3 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 4 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 5 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 6 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 7 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 8 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 9 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 10 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 11 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 12 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 13 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 14 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 15 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 16 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 17 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 0 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 1 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 2 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 3 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 4 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 5 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 6 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 7 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 8 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 9 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 10 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 11 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 12 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 13 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 14 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 15 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 16 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 17 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Finished optimization stage 1 on enum_tap_g5 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:34:7:34:18:@N:CD630:@XP_MSG">enum_tap_g5.vhd(34)</a><!@TM:1757015697> | Synthesizing corefir_pf_lib.enum_tap_g5.rtl.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:127:9:127:15:@W:CD638:@XP_MSG">enum_tap_g5.vhd(127)</a><!@TM:1757015697> | Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:129:9:129:20:@W:CD638:@XP_MSG">enum_tap_g5.vhd(129)</a><!@TM:1757015697> | Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:132:9:132:27:@W:CD638:@XP_MSG">enum_tap_g5.vhd(132)</a><!@TM:1757015697> | Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:134:9:134:14:@W:CD638:@XP_MSG">enum_tap_g5.vhd(134)</a><!@TM:1757015697> | Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CD638:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1757015697> | Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:117:7:117:26:@N:CD630:@XP_MSG">enum_macc_lib_g5.vhd(117)</a><!@TM:1757015697> | Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.
Post processing for corefir_pf_lib.macc_pa_bc_rom_wrap.rtl
Running optimization stage 1 on MACC_PA_BC_ROM_wrap .......
Finished optimization stage 1 on MACC_PA_BC_ROM_wrap (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
Post processing for corefir_pf_lib.enum_tap_g5.rtl
Running optimization stage 1 on enum_tap_g5 .......
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 0 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 1 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 2 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 3 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 4 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 5 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 6 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 7 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 8 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 9 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 10 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 11 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 12 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 13 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 14 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 15 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 16 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 17 of input a of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 0 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 1 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 2 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 3 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 4 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 5 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 6 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 7 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 8 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:181:2:181:23:@W:CL245:@XP_MSG">enum_tap_g5.vhd(181)</a><!@TM:1757015697> | Bit 9 of input d of instance MACC_PA_BC_ROM_wrap_0 is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>

Only the first 100 messages of id 'CL245' are reported. To see all messages use 'report_messages -log /home/jessica/GITHUB/EchoCore/ultrasound/libero/synthesis/synlog/top_compiler.srr -id CL245' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL245} -count unlimited' in the Tcl shell.
Finished optimization stage 1 on enum_tap_g5 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:434:7:434:17:@N:CD630:@XP_MSG">enum_kit.vhd(434)</a><!@TM:1757015697> | Synthesizing corefir_pf_lib.debug_init.rtl.
<font color=#A52A2A>@W:<a href="@W:CD286:@XP_HELP">CD286</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:434:7:434:17:@W:CD286:@XP_MSG">enum_kit.vhd(434)</a><!@TM:1757015697> | Creating black box for empty architecture debug_INIT </font>
Post processing for corefir_pf_lib.debug_init.rtl
Running optimization stage 1 on debug_INIT .......
Finished optimization stage 1 on debug_INIT (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
Post processing for corefir_pf_lib.enum_tap_undernibble_3.rtl
Running optimization stage 1 on enum_tap_undernibble_3 .......
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1757015697> | Bit 0 of signal data_w_3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1757015697> | Bit 1 of signal data_w_3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1757015697> | Bit 2 of signal data_w_3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1757015697> | Bit 3 of signal data_w_3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1757015697> | Bit 4 of signal data_w_3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1757015697> | Bit 5 of signal data_w_3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1757015697> | Bit 6 of signal data_w_3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1757015697> | Bit 7 of signal data_w_3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1757015697> | Bit 8 of signal data_w_3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1757015697> | Bit 9 of signal data_w_3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1757015697> | Bit 10 of signal data_w_3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1757015697> | Bit 11 of signal data_w_3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1757015697> | Bit 12 of signal data_w_3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1757015697> | Bit 13 of signal data_w_3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1757015697> | Bit 14 of signal data_w_3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1757015697> | Bit 15 of signal data_w_3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1757015697> | Bit 16 of signal data_w_3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1757015697> | Bit 17 of signal data_w_3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:482:9:482:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(482)</a><!@TM:1757015697> | Bit 0 of signal coef_w_3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:482:9:482:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(482)</a><!@TM:1757015697> | Bit 1 of signal coef_w_3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:482:9:482:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(482)</a><!@TM:1757015697> | Bit 2 of signal coef_w_3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:482:9:482:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(482)</a><!@TM:1757015697> | Bit 3 of signal coef_w_3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:482:9:482:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(482)</a><!@TM:1757015697> | Bit 4 of signal coef_w_3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:482:9:482:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(482)</a><!@TM:1757015697> | Bit 5 of signal coef_w_3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:482:9:482:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(482)</a><!@TM:1757015697> | Bit 6 of signal coef_w_3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:482:9:482:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(482)</a><!@TM:1757015697> | Bit 7 of signal coef_w_3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:482:9:482:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(482)</a><!@TM:1757015697> | Bit 8 of signal coef_w_3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:482:9:482:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(482)</a><!@TM:1757015697> | Bit 9 of signal coef_w_3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:482:9:482:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(482)</a><!@TM:1757015697> | Bit 10 of signal coef_w_3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:482:9:482:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(482)</a><!@TM:1757015697> | Bit 11 of signal coef_w_3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:482:9:482:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(482)</a><!@TM:1757015697> | Bit 12 of signal coef_w_3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:482:9:482:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(482)</a><!@TM:1757015697> | Bit 13 of signal coef_w_3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:482:9:482:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(482)</a><!@TM:1757015697> | Bit 14 of signal coef_w_3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:482:9:482:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(482)</a><!@TM:1757015697> | Bit 15 of signal coef_w_3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:482:9:482:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(482)</a><!@TM:1757015697> | Bit 16 of signal coef_w_3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:482:9:482:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(482)</a><!@TM:1757015697> | Bit 17 of signal coef_w_3 is floating -- simulation mismatch possible.</font>
Finished optimization stage 1 on enum_tap_undernibble_3 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
Post processing for corefir_pf_lib.enum_tap_nibble.rtl
Running optimization stage 1 on enum_tap_nibble .......
Finished optimization stage 1 on enum_tap_nibble (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
Post processing for corefir_pf_lib.enum_row_g5.rtl
Running optimization stage 1 on enum_row_g5 .......
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd:78:4:78:13:@W:CL252:@XP_MSG">enum_row_g5.vhd(78)</a><!@TM:1757015697> | Bit 0 of signal row_datao is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd:78:4:78:13:@W:CL252:@XP_MSG">enum_row_g5.vhd(78)</a><!@TM:1757015697> | Bit 1 of signal row_datao is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd:78:4:78:13:@W:CL252:@XP_MSG">enum_row_g5.vhd(78)</a><!@TM:1757015697> | Bit 2 of signal row_datao is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd:78:4:78:13:@W:CL252:@XP_MSG">enum_row_g5.vhd(78)</a><!@TM:1757015697> | Bit 3 of signal row_datao is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd:78:4:78:13:@W:CL252:@XP_MSG">enum_row_g5.vhd(78)</a><!@TM:1757015697> | Bit 4 of signal row_datao is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd:78:4:78:13:@W:CL252:@XP_MSG">enum_row_g5.vhd(78)</a><!@TM:1757015697> | Bit 5 of signal row_datao is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd:78:4:78:13:@W:CL252:@XP_MSG">enum_row_g5.vhd(78)</a><!@TM:1757015697> | Bit 6 of signal row_datao is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd:78:4:78:13:@W:CL252:@XP_MSG">enum_row_g5.vhd(78)</a><!@TM:1757015697> | Bit 7 of signal row_datao is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd:78:4:78:13:@W:CL252:@XP_MSG">enum_row_g5.vhd(78)</a><!@TM:1757015697> | Bit 8 of signal row_datao is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd:78:4:78:13:@W:CL252:@XP_MSG">enum_row_g5.vhd(78)</a><!@TM:1757015697> | Bit 9 of signal row_datao is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd:78:4:78:13:@W:CL252:@XP_MSG">enum_row_g5.vhd(78)</a><!@TM:1757015697> | Bit 10 of signal row_datao is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd:78:4:78:13:@W:CL252:@XP_MSG">enum_row_g5.vhd(78)</a><!@TM:1757015697> | Bit 11 of signal row_datao is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd:78:4:78:13:@W:CL252:@XP_MSG">enum_row_g5.vhd(78)</a><!@TM:1757015697> | Bit 12 of signal row_datao is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd:78:4:78:13:@W:CL252:@XP_MSG">enum_row_g5.vhd(78)</a><!@TM:1757015697> | Bit 13 of signal row_datao is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd:78:4:78:13:@W:CL252:@XP_MSG">enum_row_g5.vhd(78)</a><!@TM:1757015697> | Bit 14 of signal row_datao is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd:78:4:78:13:@W:CL252:@XP_MSG">enum_row_g5.vhd(78)</a><!@TM:1757015697> | Bit 15 of signal row_datao is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd:78:4:78:13:@W:CL252:@XP_MSG">enum_row_g5.vhd(78)</a><!@TM:1757015697> | Bit 16 of signal row_datao is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd:78:4:78:13:@W:CL252:@XP_MSG">enum_row_g5.vhd(78)</a><!@TM:1757015697> | Bit 17 of signal row_datao is floating -- simulation mismatch possible.</font>
Finished optimization stage 1 on enum_row_g5 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 198MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd:39:7:39:18:@N:CD630:@XP_MSG">enum_row_g5.vhd(39)</a><!@TM:1757015697> | Synthesizing corefir_pf_lib.enum_row_g5.rtl.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd:166:9:166:24:@W:CD638:@XP_MSG">enum_row_g5.vhd(166)</a><!@TM:1757015697> | Signal symm_datai_syst is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd:37:7:37:22:@N:CD630:@XP_MSG">enum_nibble_g5.vhd(37)</a><!@TM:1757015697> | Synthesizing corefir_pf_lib.enum_tap_nibble.rtl.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd:246:9:246:17:@W:CD638:@XP_MSG">enum_nibble_g5.vhd(246)</a><!@TM:1757015697> | Signal turnback is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:367:7:367:29:@N:CD630:@XP_MSG">enum_undernibble_g5.vhd(367)</a><!@TM:1757015697> | Synthesizing corefir_pf_lib.enum_tap_undernibble_3.rtl.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CD638:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1757015697> | Signal data_w_6 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:482:9:482:15:@W:CD638:@XP_MSG">enum_undernibble_g5.vhd(482)</a><!@TM:1757015697> | Signal coef_w_6 is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:34:7:34:18:@N:CD630:@XP_MSG">enum_tap_g5.vhd(34)</a><!@TM:1757015697> | Synthesizing corefir_pf_lib.enum_tap_g5.rtl.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:127:9:127:15:@W:CD638:@XP_MSG">enum_tap_g5.vhd(127)</a><!@TM:1757015697> | Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:129:9:129:20:@W:CD638:@XP_MSG">enum_tap_g5.vhd(129)</a><!@TM:1757015697> | Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:132:9:132:27:@W:CD638:@XP_MSG">enum_tap_g5.vhd(132)</a><!@TM:1757015697> | Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:134:9:134:14:@W:CD638:@XP_MSG">enum_tap_g5.vhd(134)</a><!@TM:1757015697> | Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CD638:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1757015697> | Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for corefir_pf_lib.enum_tap_g5.rtl
Running optimization stage 1 on enum_tap_g5 .......
Finished optimization stage 1 on enum_tap_g5 (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 199MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:34:7:34:18:@N:CD630:@XP_MSG">enum_tap_g5.vhd(34)</a><!@TM:1757015697> | Synthesizing corefir_pf_lib.enum_tap_g5.rtl.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:127:9:127:15:@W:CD638:@XP_MSG">enum_tap_g5.vhd(127)</a><!@TM:1757015697> | Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:129:9:129:20:@W:CD638:@XP_MSG">enum_tap_g5.vhd(129)</a><!@TM:1757015697> | Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:132:9:132:27:@W:CD638:@XP_MSG">enum_tap_g5.vhd(132)</a><!@TM:1757015697> | Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:134:9:134:14:@W:CD638:@XP_MSG">enum_tap_g5.vhd(134)</a><!@TM:1757015697> | Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CD638:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1757015697> | Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:117:7:117:26:@N:CD630:@XP_MSG">enum_macc_lib_g5.vhd(117)</a><!@TM:1757015697> | Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.
Post processing for corefir_pf_lib.macc_pa_bc_rom_wrap.rtl
Running optimization stage 1 on MACC_PA_BC_ROM_wrap .......
Finished optimization stage 1 on MACC_PA_BC_ROM_wrap (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 199MB)
Post processing for corefir_pf_lib.enum_tap_g5.rtl
Running optimization stage 1 on enum_tap_g5 .......
Finished optimization stage 1 on enum_tap_g5 (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 199MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:34:7:34:18:@N:CD630:@XP_MSG">enum_tap_g5.vhd(34)</a><!@TM:1757015697> | Synthesizing corefir_pf_lib.enum_tap_g5.rtl.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:127:9:127:15:@W:CD638:@XP_MSG">enum_tap_g5.vhd(127)</a><!@TM:1757015697> | Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:129:9:129:20:@W:CD638:@XP_MSG">enum_tap_g5.vhd(129)</a><!@TM:1757015697> | Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:132:9:132:27:@W:CD638:@XP_MSG">enum_tap_g5.vhd(132)</a><!@TM:1757015697> | Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:134:9:134:14:@W:CD638:@XP_MSG">enum_tap_g5.vhd(134)</a><!@TM:1757015697> | Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CD638:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1757015697> | Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:117:7:117:26:@N:CD630:@XP_MSG">enum_macc_lib_g5.vhd(117)</a><!@TM:1757015697> | Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.
Post processing for corefir_pf_lib.macc_pa_bc_rom_wrap.rtl
Running optimization stage 1 on MACC_PA_BC_ROM_wrap .......
Finished optimization stage 1 on MACC_PA_BC_ROM_wrap (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 199MB)
Post processing for corefir_pf_lib.enum_tap_g5.rtl
Running optimization stage 1 on enum_tap_g5 .......
Finished optimization stage 1 on enum_tap_g5 (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 199MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:34:7:34:18:@N:CD630:@XP_MSG">enum_tap_g5.vhd(34)</a><!@TM:1757015697> | Synthesizing corefir_pf_lib.enum_tap_g5.rtl.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:127:9:127:15:@W:CD638:@XP_MSG">enum_tap_g5.vhd(127)</a><!@TM:1757015697> | Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:129:9:129:20:@W:CD638:@XP_MSG">enum_tap_g5.vhd(129)</a><!@TM:1757015697> | Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:132:9:132:27:@W:CD638:@XP_MSG">enum_tap_g5.vhd(132)</a><!@TM:1757015697> | Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:134:9:134:14:@W:CD638:@XP_MSG">enum_tap_g5.vhd(134)</a><!@TM:1757015697> | Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CD638:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1757015697> | Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:117:7:117:26:@N:CD630:@XP_MSG">enum_macc_lib_g5.vhd(117)</a><!@TM:1757015697> | Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.
Post processing for corefir_pf_lib.macc_pa_bc_rom_wrap.rtl
Running optimization stage 1 on MACC_PA_BC_ROM_wrap .......
Finished optimization stage 1 on MACC_PA_BC_ROM_wrap (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 199MB)
Post processing for corefir_pf_lib.enum_tap_g5.rtl
Running optimization stage 1 on enum_tap_g5 .......
Finished optimization stage 1 on enum_tap_g5 (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 199MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:434:7:434:17:@N:CD630:@XP_MSG">enum_kit.vhd(434)</a><!@TM:1757015697> | Synthesizing corefir_pf_lib.debug_init.rtl.
<font color=#A52A2A>@W:<a href="@W:CD286:@XP_HELP">CD286</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:434:7:434:17:@W:CD286:@XP_MSG">enum_kit.vhd(434)</a><!@TM:1757015697> | Creating black box for empty architecture debug_INIT </font>
Post processing for corefir_pf_lib.debug_init.rtl
Running optimization stage 1 on debug_INIT .......
Finished optimization stage 1 on debug_INIT (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Post processing for corefir_pf_lib.enum_tap_undernibble_3.rtl
Running optimization stage 1 on enum_tap_undernibble_3 .......
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1757015697> | Bit 0 of signal data_w_6 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1757015697> | Bit 1 of signal data_w_6 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1757015697> | Bit 2 of signal data_w_6 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1757015697> | Bit 3 of signal data_w_6 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1757015697> | Bit 4 of signal data_w_6 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1757015697> | Bit 5 of signal data_w_6 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1757015697> | Bit 6 of signal data_w_6 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1757015697> | Bit 7 of signal data_w_6 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1757015697> | Bit 8 of signal data_w_6 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1757015697> | Bit 9 of signal data_w_6 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1757015697> | Bit 10 of signal data_w_6 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1757015697> | Bit 11 of signal data_w_6 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1757015697> | Bit 12 of signal data_w_6 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1757015697> | Bit 13 of signal data_w_6 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1757015697> | Bit 14 of signal data_w_6 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1757015697> | Bit 15 of signal data_w_6 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1757015697> | Bit 16 of signal data_w_6 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1757015697> | Bit 17 of signal data_w_6 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:482:9:482:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(482)</a><!@TM:1757015697> | Bit 0 of signal coef_w_6 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:482:9:482:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(482)</a><!@TM:1757015697> | Bit 1 of signal coef_w_6 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:482:9:482:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(482)</a><!@TM:1757015697> | Bit 2 of signal coef_w_6 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:482:9:482:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(482)</a><!@TM:1757015697> | Bit 3 of signal coef_w_6 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:482:9:482:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(482)</a><!@TM:1757015697> | Bit 4 of signal coef_w_6 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:482:9:482:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(482)</a><!@TM:1757015697> | Bit 5 of signal coef_w_6 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:482:9:482:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(482)</a><!@TM:1757015697> | Bit 6 of signal coef_w_6 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:482:9:482:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(482)</a><!@TM:1757015697> | Bit 7 of signal coef_w_6 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:482:9:482:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(482)</a><!@TM:1757015697> | Bit 8 of signal coef_w_6 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:482:9:482:15:@W:CL252:@XP_MSG">enum_undernibble_g5.vhd(482)</a><!@TM:1757015697> | Bit 9 of signal coef_w_6 is floating -- simulation mismatch possible.</font>

Only the first 100 messages of id 'CL252' are reported. To see all messages use 'report_messages -log /home/jessica/GITHUB/EchoCore/ultrasound/libero/synthesis/synlog/top_compiler.srr -id CL252' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL252} -count unlimited' in the Tcl shell.
Finished optimization stage 1 on enum_tap_undernibble_3 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Post processing for corefir_pf_lib.enum_tap_nibble.rtl
Running optimization stage 1 on enum_tap_nibble .......
Finished optimization stage 1 on enum_tap_nibble (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
Post processing for corefir_pf_lib.enum_row_g5.rtl
Running optimization stage 1 on enum_row_g5 .......
Finished optimization stage 1 on enum_row_g5 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 200MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd:39:7:39:18:@N:CD630:@XP_MSG">enum_row_g5.vhd(39)</a><!@TM:1757015697> | Synthesizing corefir_pf_lib.enum_row_g5.rtl.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd:166:9:166:24:@W:CD638:@XP_MSG">enum_row_g5.vhd(166)</a><!@TM:1757015697> | Signal symm_datai_syst is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd:37:7:37:22:@N:CD630:@XP_MSG">enum_nibble_g5.vhd(37)</a><!@TM:1757015697> | Synthesizing corefir_pf_lib.enum_tap_nibble.rtl.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd:246:9:246:17:@W:CD638:@XP_MSG">enum_nibble_g5.vhd(246)</a><!@TM:1757015697> | Signal turnback is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:367:7:367:29:@N:CD630:@XP_MSG">enum_undernibble_g5.vhd(367)</a><!@TM:1757015697> | Synthesizing corefir_pf_lib.enum_tap_undernibble_3.rtl.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:481:9:481:15:@W:CD638:@XP_MSG">enum_undernibble_g5.vhd(481)</a><!@TM:1757015697> | Signal data_w_6 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:482:9:482:15:@W:CD638:@XP_MSG">enum_undernibble_g5.vhd(482)</a><!@TM:1757015697> | Signal coef_w_6 is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:34:7:34:18:@N:CD630:@XP_MSG">enum_tap_g5.vhd(34)</a><!@TM:1757015697> | Synthesizing corefir_pf_lib.enum_tap_g5.rtl.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:127:9:127:15:@W:CD638:@XP_MSG">enum_tap_g5.vhd(127)</a><!@TM:1757015697> | Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:129:9:129:20:@W:CD638:@XP_MSG">enum_tap_g5.vhd(129)</a><!@TM:1757015697> | Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:132:9:132:27:@W:CD638:@XP_MSG">enum_tap_g5.vhd(132)</a><!@TM:1757015697> | Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:134:9:134:14:@W:CD638:@XP_MSG">enum_tap_g5.vhd(134)</a><!@TM:1757015697> | Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CD638:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1757015697> | Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:117:7:117:26:@N:CD630:@XP_MSG">enum_macc_lib_g5.vhd(117)</a><!@TM:1757015697> | Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.
Post processing for corefir_pf_lib.macc_pa_bc_rom_wrap.rtl
Running optimization stage 1 on MACC_PA_BC_ROM_wrap .......
Finished optimization stage 1 on MACC_PA_BC_ROM_wrap (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 201MB)
Post processing for corefir_pf_lib.enum_tap_g5.rtl
Running optimization stage 1 on enum_tap_g5 .......
Finished optimization stage 1 on enum_tap_g5 (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 201MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:34:7:34:18:@N:CD630:@XP_MSG">enum_tap_g5.vhd(34)</a><!@TM:1757015697> | Synthesizing corefir_pf_lib.enum_tap_g5.rtl.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:127:9:127:15:@W:CD638:@XP_MSG">enum_tap_g5.vhd(127)</a><!@TM:1757015697> | Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:129:9:129:20:@W:CD638:@XP_MSG">enum_tap_g5.vhd(129)</a><!@TM:1757015697> | Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:132:9:132:27:@W:CD638:@XP_MSG">enum_tap_g5.vhd(132)</a><!@TM:1757015697> | Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:134:9:134:14:@W:CD638:@XP_MSG">enum_tap_g5.vhd(134)</a><!@TM:1757015697> | Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CD638:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1757015697> | Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:117:7:117:26:@N:CD630:@XP_MSG">enum_macc_lib_g5.vhd(117)</a><!@TM:1757015697> | Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.
Post processing for corefir_pf_lib.macc_pa_bc_rom_wrap.rtl
Running optimization stage 1 on MACC_PA_BC_ROM_wrap .......
Finished optimization stage 1 on MACC_PA_BC_ROM_wrap (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 201MB)
Post processing for corefir_pf_lib.enum_tap_g5.rtl
Running optimization stage 1 on enum_tap_g5 .......
Finished optimization stage 1 on enum_tap_g5 (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 201MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:34:7:34:18:@N:CD630:@XP_MSG">enum_tap_g5.vhd(34)</a><!@TM:1757015697> | Synthesizing corefir_pf_lib.enum_tap_g5.rtl.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:127:9:127:15:@W:CD638:@XP_MSG">enum_tap_g5.vhd(127)</a><!@TM:1757015697> | Signal mcanda is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:129:9:129:20:@W:CD638:@XP_MSG">enum_tap_g5.vhd(129)</a><!@TM:1757015697> | Signal symm_data18 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:132:9:132:27:@W:CD638:@XP_MSG">enum_tap_g5.vhd(132)</a><!@TM:1757015697> | Signal dbg_top_init_array is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:134:9:134:14:@W:CD638:@XP_MSG">enum_tap_g5.vhd(134)</a><!@TM:1757015697> | Signal rstnn is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:135:9:135:16:@W:CD638:@XP_MSG">enum_tap_g5.vhd(135)</a><!@TM:1757015697> | Signal coefo_w is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:117:7:117:26:@N:CD630:@XP_MSG">enum_macc_lib_g5.vhd(117)</a><!@TM:1757015697> | Synthesizing corefir_pf_lib.macc_pa_bc_rom_wrap.rtl.
Post processing for corefir_pf_lib.macc_pa_bc_rom_wrap.rtl
Running optimization stage 1 on MACC_PA_BC_ROM_wrap .......
Finished optimization stage 1 on MACC_PA_BC_ROM_wrap (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 202MB)
Post processing for corefir_pf_lib.enum_tap_g5.rtl
Running optimization stage 1 on enum_tap_g5 .......
Finished optimization stage 1 on enum_tap_g5 (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 202MB)
Post processing for corefir_pf_lib.enum_tap_undernibble_3.rtl
Running optimization stage 1 on enum_tap_undernibble_3 .......
Finished optimization stage 1 on enum_tap_undernibble_3 (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 202MB)
Post processing for corefir_pf_lib.enum_tap_nibble.rtl
Running optimization stage 1 on enum_tap_nibble .......
Finished optimization stage 1 on enum_tap_nibble (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 202MB)
Post processing for corefir_pf_lib.enum_row_g5.rtl
Running optimization stage 1 on enum_row_g5 .......
Finished optimization stage 1 on enum_row_g5 (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 202MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd:46:7:46:18:@N:CD630:@XP_MSG">enum_pad_g5.vhd(46)</a><!@TM:1757015697> | Synthesizing corefir_pf_lib.enum_pad_g5.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:91:7:91:24:@N:CD630:@XP_MSG">enum_kit.vhd(91)</a><!@TM:1757015697> | Synthesizing corefir_pf_lib.enum_kitdelay_reg.rtl.
Post processing for corefir_pf_lib.enum_kitdelay_reg.rtl
Running optimization stage 1 on enum_kitDelay_reg .......
Finished optimization stage 1 on enum_kitDelay_reg (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 202MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:91:7:91:24:@N:CD630:@XP_MSG">enum_kit.vhd(91)</a><!@TM:1757015697> | Synthesizing corefir_pf_lib.enum_kitdelay_reg.rtl.
Post processing for corefir_pf_lib.enum_kitdelay_reg.rtl
Running optimization stage 1 on enum_kitDelay_reg .......
Finished optimization stage 1 on enum_kitDelay_reg (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 202MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:42:7:42:28:@N:CD630:@XP_MSG">enum_kit.vhd(42)</a><!@TM:1757015697> | Synthesizing corefir_pf_lib.enum_kitdelay_bit_reg.rtl.
Post processing for corefir_pf_lib.enum_kitdelay_bit_reg.rtl
Running optimization stage 1 on enum_kitDelay_bit_reg .......
Finished optimization stage 1 on enum_kitDelay_bit_reg (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 202MB)
Post processing for corefir_pf_lib.enum_pad_g5.rtl
Running optimization stage 1 on enum_pad_g5 .......
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd:73:4:73:25:@W:CL240:@XP_MSG">enum_pad_g5.vhd(73)</a><!@TM:1757015697> | Signal coefi_valid_minus_row is floating; a simulation mismatch is possible.</font>
Finished optimization stage 1 on enum_pad_g5 (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 202MB)
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:42:7:42:28:@N:CD630:@XP_MSG">enum_kit.vhd(42)</a><!@TM:1757015697> | Synthesizing corefir_pf_lib.enum_kitdelay_bit_reg.rtl.
Post processing for corefir_pf_lib.enum_kitdelay_bit_reg.rtl
Running optimization stage 1 on enum_kitDelay_bit_reg .......
Finished optimization stage 1 on enum_kitDelay_bit_reg (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Post processing for corefir_pf_lib.enum_fir_adv_g5.rtl
Running optimization stage 1 on enum_fir_adv_g5 .......
Finished optimization stage 1 on enum_fir_adv_g5 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Post processing for corefir_pf_lib.fir_hilbert_fir_hilbert_0_enum_fir_g5.rtl
Running optimization stage 1 on fir_hilbert_fir_hilbert_0_enum_fir_g5 .......
Finished optimization stage 1 on fir_hilbert_fir_hilbert_0_enum_fir_g5 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Post processing for corefir_pf_lib.fir_hilbert_fir_hilbert_0_corefir_pf.rtl
Running optimization stage 1 on fir_hilbert_fir_hilbert_0_COREFIR_PF .......
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd:86:1:86:22:@W:CL240:@XP_MSG">COREFIR.vhd(86)</a><!@TM:1757015697> | Signal AXI4_M_CONFIGO_TVALID is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd:83:1:83:22:@W:CL240:@XP_MSG">COREFIR.vhd(83)</a><!@TM:1757015697> | Signal AXI4_S_CONFIGI_TREADY is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd:79:1:79:20:@W:CL240:@XP_MSG">COREFIR.vhd(79)</a><!@TM:1757015697> | Signal AXI4_S_COEFI_TREADY is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd:74:1:74:20:@W:CL240:@XP_MSG">COREFIR.vhd(74)</a><!@TM:1757015697> | Signal AXI4_M_DATAO_TVALID is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd:71:1:71:20:@W:CL240:@XP_MSG">COREFIR.vhd(71)</a><!@TM:1757015697> | Signal AXI4_S_DATAI_TREADY is floating; a simulation mismatch is possible.</font>
Finished optimization stage 1 on fir_hilbert_fir_hilbert_0_COREFIR_PF (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Post processing for work.fir_hilbert.rtl
Running optimization stage 1 on fir_hilbert .......
Finished optimization stage 1 on fir_hilbert (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_kitDelay_bit_reg_5 .......
Finished optimization stage 2 on enum_kitDelay_bit_reg_5 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_kitDelay_bit_reg_2 .......
Finished optimization stage 2 on enum_kitDelay_bit_reg_2 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_kitDelay_reg_18_7 .......
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:CL135:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1757015697> | Found sequential shift delayLine with address depth of 7 words and data bit width of 18.
Finished optimization stage 2 on enum_kitDelay_reg_18_7 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_kitDelay_reg_4_7 .......
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:CL135:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1757015697> | Found sequential shift delayLine with address depth of 7 words and data bit width of 4.
Finished optimization stage 2 on enum_kitDelay_reg_4_7 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_pad_g5_3_2_2_0_0_0_18_0_18 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd:66:4:66:9:@N:CL159:@XP_MSG">enum_pad_g5.vhd(66)</a><!@TM:1757015697> | Input coefi is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd:72:4:72:15:@N:CL159:@XP_MSG">enum_pad_g5.vhd(72)</a><!@TM:1757015697> | Input coefi_valid is unused.
Finished optimization stage 2 on enum_pad_g5_3_2_2_0_0_0_18_0_18 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on MACC_PA_BC_ROM_wrap_work_fir_hilbert_rtl_8layer1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:136:4:136:12:@N:CL159:@XP_MSG">enum_macc_lib_g5.vhd(136)</a><!@TM:1757015697> | Input nGrst_B2 is unused.
Finished optimization stage 2 on MACC_PA_BC_ROM_wrap_work_fir_hilbert_rtl_8layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_tap_g5_work_fir_hilbert_rtl_7layer1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:54:4:54:15:@N:CL159:@XP_MSG">enum_tap_g5.vhd(54)</a><!@TM:1757015697> | Input coefi_valid is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:57:4:57:14:@N:CL159:@XP_MSG">enum_tap_g5.vhd(57)</a><!@TM:1757015697> | Input symm_datai is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:59:4:59:9:@N:CL159:@XP_MSG">enum_tap_g5.vhd(59)</a><!@TM:1757015697> | Input coefi is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:62:4:62:12:@N:CL159:@XP_MSG">enum_tap_g5.vhd(62)</a><!@TM:1757015697> | Input coef_sel is unused.
Finished optimization stage 2 on enum_tap_g5_work_fir_hilbert_rtl_7layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on MACC_PA_BC_ROM_wrap_work_fir_hilbert_rtl_7layer1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:136:4:136:12:@N:CL159:@XP_MSG">enum_macc_lib_g5.vhd(136)</a><!@TM:1757015697> | Input nGrst_B2 is unused.
Finished optimization stage 2 on MACC_PA_BC_ROM_wrap_work_fir_hilbert_rtl_7layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_tap_g5_work_fir_hilbert_rtl_8layer1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:54:4:54:15:@N:CL159:@XP_MSG">enum_tap_g5.vhd(54)</a><!@TM:1757015697> | Input coefi_valid is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:57:4:57:14:@N:CL159:@XP_MSG">enum_tap_g5.vhd(57)</a><!@TM:1757015697> | Input symm_datai is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:59:4:59:9:@N:CL159:@XP_MSG">enum_tap_g5.vhd(59)</a><!@TM:1757015697> | Input coefi is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:62:4:62:12:@N:CL159:@XP_MSG">enum_tap_g5.vhd(62)</a><!@TM:1757015697> | Input coef_sel is unused.
Finished optimization stage 2 on enum_tap_g5_work_fir_hilbert_rtl_8layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on MACC_PA_BC_ROM_wrap_work_fir_hilbert_rtl_6layer1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:136:4:136:12:@N:CL159:@XP_MSG">enum_macc_lib_g5.vhd(136)</a><!@TM:1757015697> | Input nGrst_B2 is unused.
Finished optimization stage 2 on MACC_PA_BC_ROM_wrap_work_fir_hilbert_rtl_6layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_tap_g5_work_fir_hilbert_rtl_9layer1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:54:4:54:15:@N:CL159:@XP_MSG">enum_tap_g5.vhd(54)</a><!@TM:1757015697> | Input coefi_valid is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:57:4:57:14:@N:CL159:@XP_MSG">enum_tap_g5.vhd(57)</a><!@TM:1757015697> | Input symm_datai is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:59:4:59:9:@N:CL159:@XP_MSG">enum_tap_g5.vhd(59)</a><!@TM:1757015697> | Input coefi is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:62:4:62:12:@N:CL159:@XP_MSG">enum_tap_g5.vhd(62)</a><!@TM:1757015697> | Input coef_sel is unused.
Finished optimization stage 2 on enum_tap_g5_work_fir_hilbert_rtl_9layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_tap_undernibble_3_work_fir_hilbert_rtl_2layer1 .......
Finished optimization stage 2 on enum_tap_undernibble_3_work_fir_hilbert_rtl_2layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_tap_nibble_work_fir_hilbert_rtl_2layer1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd:75:4:75:27:@N:CL159:@XP_MSG">enum_nibble_g5.vhd(75)</a><!@TM:1757015697> | Input symm_datai_minus_nibble is unused.
Finished optimization stage 2 on enum_tap_nibble_work_fir_hilbert_rtl_2layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_row_g5_work_fir_hilbert_rtl_0layer1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd:76:4:76:23:@N:CL159:@XP_MSG">enum_row_g5.vhd(76)</a><!@TM:1757015697> | Input symm_data_minus_row is unused.
Finished optimization stage 2 on enum_row_g5_work_fir_hilbert_rtl_0layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on debug_INIT_96 .......
Finished optimization stage 2 on debug_INIT_96 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on MACC_PA_BC_ROM_wrap_work_fir_hilbert_rtl_5layer1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:136:4:136:12:@N:CL159:@XP_MSG">enum_macc_lib_g5.vhd(136)</a><!@TM:1757015697> | Input nGrst_B2 is unused.
Finished optimization stage 2 on MACC_PA_BC_ROM_wrap_work_fir_hilbert_rtl_5layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_tap_g5_work_fir_hilbert_rtl_3layer1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:54:4:54:15:@N:CL159:@XP_MSG">enum_tap_g5.vhd(54)</a><!@TM:1757015697> | Input coefi_valid is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:57:4:57:14:@N:CL159:@XP_MSG">enum_tap_g5.vhd(57)</a><!@TM:1757015697> | Input symm_datai is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:59:4:59:9:@N:CL159:@XP_MSG">enum_tap_g5.vhd(59)</a><!@TM:1757015697> | Input coefi is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:62:4:62:12:@N:CL159:@XP_MSG">enum_tap_g5.vhd(62)</a><!@TM:1757015697> | Input coef_sel is unused.
Finished optimization stage 2 on enum_tap_g5_work_fir_hilbert_rtl_3layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on MACC_PA_BC_ROM_wrap_work_fir_hilbert_rtl_4layer1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:136:4:136:12:@N:CL159:@XP_MSG">enum_macc_lib_g5.vhd(136)</a><!@TM:1757015697> | Input nGrst_B2 is unused.
Finished optimization stage 2 on MACC_PA_BC_ROM_wrap_work_fir_hilbert_rtl_4layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_tap_g5_work_fir_hilbert_rtl_4layer1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:54:4:54:15:@N:CL159:@XP_MSG">enum_tap_g5.vhd(54)</a><!@TM:1757015697> | Input coefi_valid is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:57:4:57:14:@N:CL159:@XP_MSG">enum_tap_g5.vhd(57)</a><!@TM:1757015697> | Input symm_datai is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:59:4:59:9:@N:CL159:@XP_MSG">enum_tap_g5.vhd(59)</a><!@TM:1757015697> | Input coefi is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:62:4:62:12:@N:CL159:@XP_MSG">enum_tap_g5.vhd(62)</a><!@TM:1757015697> | Input coef_sel is unused.
Finished optimization stage 2 on enum_tap_g5_work_fir_hilbert_rtl_4layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on MACC_PA_BC_ROM_wrap_work_fir_hilbert_rtl_3layer1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:136:4:136:12:@N:CL159:@XP_MSG">enum_macc_lib_g5.vhd(136)</a><!@TM:1757015697> | Input nGrst_B2 is unused.
Finished optimization stage 2 on MACC_PA_BC_ROM_wrap_work_fir_hilbert_rtl_3layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_tap_g5_work_fir_hilbert_rtl_5layer1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:54:4:54:15:@N:CL159:@XP_MSG">enum_tap_g5.vhd(54)</a><!@TM:1757015697> | Input coefi_valid is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:57:4:57:14:@N:CL159:@XP_MSG">enum_tap_g5.vhd(57)</a><!@TM:1757015697> | Input symm_datai is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:59:4:59:9:@N:CL159:@XP_MSG">enum_tap_g5.vhd(59)</a><!@TM:1757015697> | Input coefi is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:62:4:62:12:@N:CL159:@XP_MSG">enum_tap_g5.vhd(62)</a><!@TM:1757015697> | Input coef_sel is unused.
Finished optimization stage 2 on enum_tap_g5_work_fir_hilbert_rtl_5layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_tap_g5_work_fir_hilbert_rtl_6layer1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:54:4:54:15:@N:CL159:@XP_MSG">enum_tap_g5.vhd(54)</a><!@TM:1757015697> | Input coefi_valid is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:57:4:57:14:@N:CL159:@XP_MSG">enum_tap_g5.vhd(57)</a><!@TM:1757015697> | Input symm_datai is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:59:4:59:9:@N:CL159:@XP_MSG">enum_tap_g5.vhd(59)</a><!@TM:1757015697> | Input coefi is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:62:4:62:12:@N:CL159:@XP_MSG">enum_tap_g5.vhd(62)</a><!@TM:1757015697> | Input coef_sel is unused.
Finished optimization stage 2 on enum_tap_g5_work_fir_hilbert_rtl_6layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_tap_undernibble_3_work_fir_hilbert_rtl_1layer1 .......
Finished optimization stage 2 on enum_tap_undernibble_3_work_fir_hilbert_rtl_1layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_tap_nibble_work_fir_hilbert_rtl_1layer1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd:75:4:75:27:@N:CL159:@XP_MSG">enum_nibble_g5.vhd(75)</a><!@TM:1757015697> | Input symm_datai_minus_nibble is unused.
Finished optimization stage 2 on enum_tap_nibble_work_fir_hilbert_rtl_1layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_row_g5_work_fir_hilbert_rtl_1layer1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd:76:4:76:23:@N:CL159:@XP_MSG">enum_row_g5.vhd(76)</a><!@TM:1757015697> | Input symm_data_minus_row is unused.
Finished optimization stage 2 on enum_row_g5_work_fir_hilbert_rtl_1layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on debug_INIT_48 .......
Finished optimization stage 2 on debug_INIT_48 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on MACC_PA_BC_ROM_wrap_work_fir_hilbert_rtl_2layer1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:136:4:136:12:@N:CL159:@XP_MSG">enum_macc_lib_g5.vhd(136)</a><!@TM:1757015697> | Input nGrst_B2 is unused.
Finished optimization stage 2 on MACC_PA_BC_ROM_wrap_work_fir_hilbert_rtl_2layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_tap_g5_work_fir_hilbert_rtl_0layer1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:54:4:54:15:@N:CL159:@XP_MSG">enum_tap_g5.vhd(54)</a><!@TM:1757015697> | Input coefi_valid is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:57:4:57:14:@N:CL159:@XP_MSG">enum_tap_g5.vhd(57)</a><!@TM:1757015697> | Input symm_datai is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:59:4:59:9:@N:CL159:@XP_MSG">enum_tap_g5.vhd(59)</a><!@TM:1757015697> | Input coefi is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:62:4:62:12:@N:CL159:@XP_MSG">enum_tap_g5.vhd(62)</a><!@TM:1757015697> | Input coef_sel is unused.
Finished optimization stage 2 on enum_tap_g5_work_fir_hilbert_rtl_0layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on MACC_PA_BC_ROM_wrap_work_fir_hilbert_rtl_1layer1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:136:4:136:12:@N:CL159:@XP_MSG">enum_macc_lib_g5.vhd(136)</a><!@TM:1757015697> | Input nGrst_B2 is unused.
Finished optimization stage 2 on MACC_PA_BC_ROM_wrap_work_fir_hilbert_rtl_1layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_tap_g5_work_fir_hilbert_rtl_1layer1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:54:4:54:15:@N:CL159:@XP_MSG">enum_tap_g5.vhd(54)</a><!@TM:1757015697> | Input coefi_valid is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:57:4:57:14:@N:CL159:@XP_MSG">enum_tap_g5.vhd(57)</a><!@TM:1757015697> | Input symm_datai is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:59:4:59:9:@N:CL159:@XP_MSG">enum_tap_g5.vhd(59)</a><!@TM:1757015697> | Input coefi is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:62:4:62:12:@N:CL159:@XP_MSG">enum_tap_g5.vhd(62)</a><!@TM:1757015697> | Input coef_sel is unused.
Finished optimization stage 2 on enum_tap_g5_work_fir_hilbert_rtl_1layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on debug_INIT_16 .......
Finished optimization stage 2 on debug_INIT_16 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on MACC_PA_BC_ROM .......
Finished optimization stage 2 on MACC_PA_BC_ROM (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on MACC_PA_BC_ROM_wrap_work_fir_hilbert_rtl_0layer1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:136:4:136:12:@N:CL159:@XP_MSG">enum_macc_lib_g5.vhd(136)</a><!@TM:1757015697> | Input nGrst_B2 is unused.
Finished optimization stage 2 on MACC_PA_BC_ROM_wrap_work_fir_hilbert_rtl_0layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_tap_g5_work_fir_hilbert_rtl_2layer1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:54:4:54:15:@N:CL159:@XP_MSG">enum_tap_g5.vhd(54)</a><!@TM:1757015697> | Input coefi_valid is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:57:4:57:14:@N:CL159:@XP_MSG">enum_tap_g5.vhd(57)</a><!@TM:1757015697> | Input symm_datai is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:59:4:59:9:@N:CL159:@XP_MSG">enum_tap_g5.vhd(59)</a><!@TM:1757015697> | Input coefi is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:62:4:62:12:@N:CL159:@XP_MSG">enum_tap_g5.vhd(62)</a><!@TM:1757015697> | Input coef_sel is unused.
Finished optimization stage 2 on enum_tap_g5_work_fir_hilbert_rtl_2layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_tap_undernibble_3_work_fir_hilbert_rtl_0layer1 .......
Finished optimization stage 2 on enum_tap_undernibble_3_work_fir_hilbert_rtl_0layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_tap_nibble_work_fir_hilbert_rtl_0layer1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd:75:4:75:27:@N:CL159:@XP_MSG">enum_nibble_g5.vhd(75)</a><!@TM:1757015697> | Input symm_datai_minus_nibble is unused.
Finished optimization stage 2 on enum_tap_nibble_work_fir_hilbert_rtl_0layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_kitDelay_bit_reg_attr_3 .......
Finished optimization stage 2 on enum_kitDelay_bit_reg_attr_3 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_kitDelay_bit_reg_attr_2 .......
Finished optimization stage 2 on enum_kitDelay_bit_reg_attr_2 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_kitDelay_reg_48_2 .......
Finished optimization stage 2 on enum_kitDelay_reg_48_2 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_row_g5_work_fir_hilbert_rtl_2layer1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd:76:4:76:23:@N:CL159:@XP_MSG">enum_row_g5.vhd(76)</a><!@TM:1757015697> | Input symm_data_minus_row is unused.
Finished optimization stage 2 on enum_row_g5_work_fir_hilbert_rtl_2layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_kitDelay_reg_18_10 .......
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:CL135:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1757015697> | Found sequential shift delayLine with address depth of 10 words and data bit width of 18.
Finished optimization stage 2 on enum_kitDelay_reg_18_10 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_dly_line_18x192_18_10_1_0 .......
Finished optimization stage 2 on enum_dly_line_18x192_18_10_1_0 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_kitDelay_reg_18_13 .......
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:CL135:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1757015697> | Found sequential shift delayLine with address depth of 13 words and data bit width of 18.
Finished optimization stage 2 on enum_kitDelay_reg_18_13 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_dly_line_18x192_18_13_1_0 .......
Finished optimization stage 2 on enum_dly_line_18x192_18_13_1_0 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_dly_line_18x192_18_0_0_0 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd:42:4:42:9:@N:CL159:@XP_MSG">adv_dly_line.vhd(42)</a><!@TM:1757015697> | Input nGrst is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd:43:4:43:7:@N:CL159:@XP_MSG">adv_dly_line.vhd(43)</a><!@TM:1757015697> | Input rst is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd:44:4:44:7:@N:CL159:@XP_MSG">adv_dly_line.vhd(44)</a><!@TM:1757015697> | Input clk is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd:45:4:45:13:@N:CL159:@XP_MSG">adv_dly_line.vhd(45)</a><!@TM:1757015697> | Input din_valid is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/adv_dly_line.vhd:46:4:46:7:@N:CL159:@XP_MSG">adv_dly_line.vhd(46)</a><!@TM:1757015697> | Input din is unused.
Finished optimization stage 2 on enum_dly_line_18x192_18_0_0_0 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_kitDelay_bit_reg_3 .......
Finished optimization stage 2 on enum_kitDelay_bit_reg_3 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_kitEdge_1 .......
Finished optimization stage 2 on enum_kitEdge_1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_kitDelay_bit_reg_7 .......
Finished optimization stage 2 on enum_kitDelay_bit_reg_7 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_kitCountS_5_14_1 .......
Finished optimization stage 2 on enum_kitCountS_5_14_1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_g5_latency_adv_15_3_3_2_2_2_6 .......
Finished optimization stage 2 on enum_g5_latency_adv_15_3_3_2_2_2_6 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on enum_fir_adv_g5_work_fir_hilbert_rtl_0layer1 .......
Finished optimization stage 2 on enum_fir_adv_g5_work_fir_hilbert_rtl_0layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on fir_hilbert_fir_hilbert_0_enum_fir_g5_1_15_0_1_0_0_18_0_18_0_0_3_2_2_1_1_1_4_2 .......
Finished optimization stage 2 on fir_hilbert_fir_hilbert_0_enum_fir_g5_1_15_0_1_0_0_18_0_18_0_0_3_2_2_1_1_1_4_2 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on fir_hilbert_fir_hilbert_0_COREFIR_PF_work_fir_hilbert_rtl_0layer1 .......
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd:64:4:64:12:@N:CL159:@XP_MSG">COREFIR.vhd(64)</a><!@TM:1757015697> | Input COEF_REF is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd:67:4:67:8:@N:CL159:@XP_MSG">COREFIR.vhd(67)</a><!@TM:1757015697> | Input RCLK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd:70:1:70:20:@N:CL159:@XP_MSG">COREFIR.vhd(70)</a><!@TM:1757015697> | Input AXI4_S_DATAI_TVALID is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd:72:1:72:14:@N:CL159:@XP_MSG">COREFIR.vhd(72)</a><!@TM:1757015697> | Input AXI4_S_TDATAI is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd:75:1:75:20:@N:CL159:@XP_MSG">COREFIR.vhd(75)</a><!@TM:1757015697> | Input AXI4_M_DATAO_TREADY is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd:78:1:78:20:@N:CL159:@XP_MSG">COREFIR.vhd(78)</a><!@TM:1757015697> | Input AXI4_S_COEFI_TVALID is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd:80:1:80:13:@N:CL159:@XP_MSG">COREFIR.vhd(80)</a><!@TM:1757015697> | Input AXI4_S_COEFI is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd:82:1:82:22:@N:CL159:@XP_MSG">COREFIR.vhd(82)</a><!@TM:1757015697> | Input AXI4_S_CONFIGI_TVALID is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd:84:1:84:15:@N:CL159:@XP_MSG">COREFIR.vhd(84)</a><!@TM:1757015697> | Input AXI4_S_CONFIGI is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/COREFIR.vhd:87:1:87:22:@N:CL159:@XP_MSG">COREFIR.vhd(87)</a><!@TM:1757015697> | Input AXI4_M_CONFIGO_TREADY is unused.
Finished optimization stage 2 on fir_hilbert_fir_hilbert_0_COREFIR_PF_work_fir_hilbert_rtl_0layer1 (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)
Running optimization stage 2 on fir_hilbert .......
Finished optimization stage 2 on fir_hilbert (CPU Time 0h:00m:00s, Memory Used current: 203MB peak: 203MB)

For a summary of runtime per design unit, please see file:
==========================================================
Linked File:  <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/synthesis/synwork/layer1.duruntime:@XP_FILE">layer1.duruntime</a>



At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 203MB peak: 203MB)


Process completed successfully.
# Fri Sep  5 01:24:57 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-3
Install: /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro
OS: Ubuntu 22.04.5 LTS
Hostname: jessica-IdeaPad-Slim-3-14IAH8
max virtual memory: unlimited (bytes)
max user processes: 62417
max stack size: 8388608 (bytes)


Implementation : synthesis
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp202309synp1, Build 307R, Built Jul 25 2024 08:38:07, @5544113</a>

@N: : <!@TM:1757015697> | Running in 64-bit mode 
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd:260:2:260:14:@W:Z198:@XP_MSG">enum_nibble_g5.vhd(260)</a><!@TM:1757015697> | Unbound component debug_INIT_96 of instance debug_init_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:493:2:493:14:@W:Z198:@XP_MSG">enum_undernibble_g5.vhd(493)</a><!@TM:1757015697> | Unbound component debug_INIT_96 of instance debug_init_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:151:2:151:14:@W:Z198:@XP_MSG">enum_tap_g5.vhd(151)</a><!@TM:1757015697> | Unbound component debug_INIT_16 of instance debug_init_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:239:2:239:18:@W:Z198:@XP_MSG">enum_macc_lib_g5.vhd(239)</a><!@TM:1757015697> | Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:151:2:151:14:@W:Z198:@XP_MSG">enum_tap_g5.vhd(151)</a><!@TM:1757015697> | Unbound component debug_INIT_16 of instance debug_init_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:239:2:239:18:@W:Z198:@XP_MSG">enum_macc_lib_g5.vhd(239)</a><!@TM:1757015697> | Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:151:2:151:14:@W:Z198:@XP_MSG">enum_tap_g5.vhd(151)</a><!@TM:1757015697> | Unbound component debug_INIT_16 of instance debug_init_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:239:2:239:18:@W:Z198:@XP_MSG">enum_macc_lib_g5.vhd(239)</a><!@TM:1757015697> | Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:151:2:151:14:@W:Z198:@XP_MSG">enum_tap_g5.vhd(151)</a><!@TM:1757015697> | Unbound component debug_INIT_16 of instance debug_init_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:239:2:239:18:@W:Z198:@XP_MSG">enum_macc_lib_g5.vhd(239)</a><!@TM:1757015697> | Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd:260:2:260:14:@W:Z198:@XP_MSG">enum_nibble_g5.vhd(260)</a><!@TM:1757015697> | Unbound component debug_INIT_96 of instance debug_init_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:493:2:493:14:@W:Z198:@XP_MSG">enum_undernibble_g5.vhd(493)</a><!@TM:1757015697> | Unbound component debug_INIT_96 of instance debug_init_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:151:2:151:14:@W:Z198:@XP_MSG">enum_tap_g5.vhd(151)</a><!@TM:1757015697> | Unbound component debug_INIT_16 of instance debug_init_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:239:2:239:18:@W:Z198:@XP_MSG">enum_macc_lib_g5.vhd(239)</a><!@TM:1757015697> | Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:151:2:151:14:@W:Z198:@XP_MSG">enum_tap_g5.vhd(151)</a><!@TM:1757015697> | Unbound component debug_INIT_16 of instance debug_init_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:239:2:239:18:@W:Z198:@XP_MSG">enum_macc_lib_g5.vhd(239)</a><!@TM:1757015697> | Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:151:2:151:14:@W:Z198:@XP_MSG">enum_tap_g5.vhd(151)</a><!@TM:1757015697> | Unbound component debug_INIT_16 of instance debug_init_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:239:2:239:18:@W:Z198:@XP_MSG">enum_macc_lib_g5.vhd(239)</a><!@TM:1757015697> | Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:151:2:151:14:@W:Z198:@XP_MSG">enum_tap_g5.vhd(151)</a><!@TM:1757015697> | Unbound component debug_INIT_16 of instance debug_init_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd:260:2:260:14:@W:Z198:@XP_MSG">enum_nibble_g5.vhd(260)</a><!@TM:1757015697> | Unbound component debug_INIT_48 of instance debug_init_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:493:2:493:14:@W:Z198:@XP_MSG">enum_undernibble_g5.vhd(493)</a><!@TM:1757015697> | Unbound component debug_INIT_48 of instance debug_init_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:151:2:151:14:@W:Z198:@XP_MSG">enum_tap_g5.vhd(151)</a><!@TM:1757015697> | Unbound component debug_INIT_16 of instance debug_init_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:239:2:239:18:@W:Z198:@XP_MSG">enum_macc_lib_g5.vhd(239)</a><!@TM:1757015697> | Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:151:2:151:14:@W:Z198:@XP_MSG">enum_tap_g5.vhd(151)</a><!@TM:1757015697> | Unbound component debug_INIT_16 of instance debug_init_0 </font>
<font color=#A52A2A>@W:<a href="@W:Z198:@XP_HELP">Z198</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd:239:2:239:18:@W:Z198:@XP_MSG">enum_macc_lib_g5.vhd(239)</a><!@TM:1757015697> | Unbound component MACC_PA_BC_ROM of instance MACC_PA_BC_ROM_0 </font>

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
Linked File:  <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/synthesis/synwork/top_comp.linkerlog:@XP_FILE">top_comp.linkerlog</a>
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 214MB peak: 214MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Sep  5 01:24:57 2025

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
Linked File:  <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/synthesis/synwork/top_comp.rt.csv:@XP_FILE">top_comp.rt.csv</a>

@END

At c_hdl Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 37MB peak: 38MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime

Process completed successfully.
# Fri Sep  5 01:24:57 2025

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1757015694>
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-3
Install: /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro
OS: Ubuntu 22.04.5 LTS
Hostname: jessica-IdeaPad-Slim-3-14IAH8
max virtual memory: unlimited (bytes)
max user processes: 62417
max stack size: 8388608 (bytes)


Implementation : synthesis
<a name=compilerReport5></a>Synopsys Synopsys Netlist Linker, Version comp202309synp1, Build 307R, Built Jul 25 2024 08:38:07, @5544113</a>

@N: : <!@TM:1757015699> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 226MB peak: 226MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Sep  5 01:24:59 2025

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1757015694>
Premap Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1757015694>
# Fri Sep  5 01:24:59 2025


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-3
Install: /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro
OS: Ubuntu 22.04.5 LTS
Hostname: jessica-IdeaPad-Slim-3-14IAH8
max virtual memory: unlimited (bytes)
max user processes: 62417
max stack size: 8388608 (bytes)


Implementation : synthesis
<a name=mapperReport6></a>Synopsys Microchip Technology Pre-mapping, Version map202309actp1, Build 008R, Built Jul 25 2024 09:00:52, @5544113</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 503MB peak: 503MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 519MB peak: 519MB)

Reading constraint file: /home/jessica/GITHUB/EchoCore/ultrasound/libero/designer/top/synthesis.fdc
Linked File:  <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/synthesis/top_scck.rpt:@XP_FILE">top_scck.rpt</a>
See clock summary report "/home/jessica/GITHUB/EchoCore/ultrasound/libero/synthesis/top_scck.rpt"
@N:<a href="@N:MF472:@XP_HELP">MF472</a> : <!@TM:1757015702> | Synthesis running in Automatic Compile Point mode 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1757015702> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1757015702> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1757015702> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 548MB peak: 549MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 548MB peak: 549MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 552MB peak: 552MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 554MB peak: 554MB)


Vector Gate Optimization Enabled: Optimizing  Partial Hanging Logic. 
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:151:2:151:14:@W:BN114:@XP_MSG">enum_tap_g5.vhd(151)</a><!@TM:1757015702> | Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_fir_hilbert_rtl_7layer1(rtl)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:151:2:151:14:@W:BN114:@XP_MSG">enum_tap_g5.vhd(151)</a><!@TM:1757015702> | Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_fir_hilbert_rtl_9layer1(rtl)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:151:2:151:14:@W:BN114:@XP_MSG">enum_tap_g5.vhd(151)</a><!@TM:1757015702> | Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_fir_hilbert_rtl_1layer1(rtl)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:151:2:151:14:@W:BN114:@XP_MSG">enum_tap_g5.vhd(151)</a><!@TM:1757015702> | Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_fir_hilbert_rtl_8layer1(rtl)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:493:2:493:14:@W:BN114:@XP_MSG">enum_undernibble_g5.vhd(493)</a><!@TM:1757015702> | Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_undernibble_3_work_fir_hilbert_rtl_2layer1(rtl)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd:260:2:260:14:@W:BN114:@XP_MSG">enum_nibble_g5.vhd(260)</a><!@TM:1757015702> | Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_nibble_work_fir_hilbert_rtl_2layer1(rtl)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:151:2:151:14:@W:BN114:@XP_MSG">enum_tap_g5.vhd(151)</a><!@TM:1757015702> | Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_fir_hilbert_rtl_3layer1(rtl)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:151:2:151:14:@W:BN114:@XP_MSG">enum_tap_g5.vhd(151)</a><!@TM:1757015702> | Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_fir_hilbert_rtl_5layer1(rtl)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:151:2:151:14:@W:BN114:@XP_MSG">enum_tap_g5.vhd(151)</a><!@TM:1757015702> | Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_fir_hilbert_rtl_4layer1(rtl)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:151:2:151:14:@W:BN114:@XP_MSG">enum_tap_g5.vhd(151)</a><!@TM:1757015702> | Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_fir_hilbert_rtl_6layer1(rtl)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:493:2:493:14:@W:BN114:@XP_MSG">enum_undernibble_g5.vhd(493)</a><!@TM:1757015702> | Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_undernibble_3_work_fir_hilbert_rtl_1layer1(rtl)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd:260:2:260:14:@W:BN114:@XP_MSG">enum_nibble_g5.vhd(260)</a><!@TM:1757015702> | Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_nibble_work_fir_hilbert_rtl_1layer1(rtl)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:151:2:151:14:@W:BN114:@XP_MSG">enum_tap_g5.vhd(151)</a><!@TM:1757015702> | Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_fir_hilbert_rtl_0layer1(rtl)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_tap_g5.vhd:151:2:151:14:@W:BN114:@XP_MSG">enum_tap_g5.vhd(151)</a><!@TM:1757015702> | Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_g5_work_fir_hilbert_rtl_2layer1(rtl)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd:493:2:493:14:@W:BN114:@XP_MSG">enum_undernibble_g5.vhd(493)</a><!@TM:1757015702> | Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_undernibble_3_work_fir_hilbert_rtl_0layer1(rtl)) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd:260:2:260:14:@W:BN114:@XP_MSG">enum_nibble_g5.vhd(260)</a><!@TM:1757015702> | Removing instance debug_init_0 (in view: COREFIR_PF_LIB.enum_tap_nibble_work_fir_hilbert_rtl_0layer1(rtl)) because it does not drive other instances.</font>
NConnInternalConnection caching is on
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:467:2:467:8:@W:FX1172:@XP_MSG">cordic_kit.v(467)</a><!@TM:1757015702> | User-specified initial value defined for instance envelope_0.CORECORDIC_C0_0.CORECORDIC_C0_0.kickstart_0.rstoi is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:65:4:65:6:@W:FX1172:@XP_MSG">enum_kit.vhd(65)</a><!@TM:1757015702> | User-specified initial value defined for instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.dvalid_pipe_3.delayLine[0:4] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:65:4:65:6:@W:FX1172:@XP_MSG">enum_kit.vhd(65)</a><!@TM:1757015702> | User-specified initial value defined for instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.dvalid_pipe_1.delayLine[0:1] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1183:@XP_HELP">FX1183</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@W:FX1183:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1757015702> | User-specified initial value set for instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine[17:0] cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. </font>
<font color=#A52A2A>@W:<a href="@W:FX1183:@XP_HELP">FX1183</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@W:FX1183:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1757015702> | User-specified initial value set for instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.reload_sel_pad.symm_data_pipe_0.delayLine[3:0] cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:178:4:178:6:@W:FX1172:@XP_MSG">enum_kit.vhd(178)</a><!@TM:1757015702> | User-specified initial value defined for instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.rows_higher.1.a_row_higher.left_nibble_0.valid_pipe_0.delayLine[0:2] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:178:4:178:6:@W:FX1172:@XP_MSG">enum_kit.vhd(178)</a><!@TM:1757015702> | User-specified initial value defined for instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.rows_higher.1.a_row_higher.valid_pipe_0.delayLine[0:1] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@W:FX1172:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1757015702> | User-specified initial value defined for instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.rows_higher.1.a_row_higher.inter_advanced.end_dly_0.delayLine_1[47:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@W:FX1172:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1757015702> | User-specified initial value defined for instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.rows_higher.1.a_row_higher.inter_advanced.end_dly_0.delayLine_0[47:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1183:@XP_HELP">FX1183</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@W:FX1183:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1757015702> | User-specified initial value set for instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.non_symm_bus.1.dly_link_22.fabric_shift_reg.fabric_dly_0.delayLine[17:0] cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. </font>
<font color=#A52A2A>@W:<a href="@W:FX1183:@XP_HELP">FX1183</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@W:FX1183:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1757015702> | User-specified initial value set for instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.non_symm_bus.2.dly_link_22.fabric_shift_reg.fabric_dly_0.delayLine[17:0] cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:65:4:65:6:@W:FX1172:@XP_MSG">enum_kit.vhd(65)</a><!@TM:1757015702> | User-specified initial value defined for instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.async2sync_0.delayLine[0:2] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:65:4:65:6:@W:FX1172:@XP_MSG">enum_kit.vhd(65)</a><!@TM:1757015702> | User-specified initial value defined for instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.shift_reg_1.delayLine[0:6] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:88:0:88:6:@W:FX1172:@XP_MSG">readrf_vals.v(88)</a><!@TM:1757015702> | User-specified initial value defined for instance top_bf_0.read_vals.count[15:0] is being ignored due to limitations in architecture. </font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:88:0:88:6:@W:BN132:@XP_MSG">readrf_vals.v(88)</a><!@TM:1757015702> | Removing sequential instance top_bf_0.read_vals.val3_1[7:0] because it is equivalent to instance top_bf_0.read_vals.val2_1[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sqrt.v:31:0:31:6:@N:FX1171:@XP_MSG">sqrt.v(31)</a><!@TM:1757015702> | Found instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.uut.r[17] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sqrt.v:31:0:31:6:@N:FX1171:@XP_MSG">sqrt.v(31)</a><!@TM:1757015702> | Found instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.uut.r[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sqrt.v:31:0:31:6:@N:FX1171:@XP_MSG">sqrt.v(31)</a><!@TM:1757015702> | Found instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.uut.dout[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sqrt.v:31:0:31:6:@N:FX1171:@XP_MSG">sqrt.v(31)</a><!@TM:1757015702> | Found instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.uut.right[17:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sqrt.v:31:0:31:6:@N:FX1171:@XP_MSG">sqrt.v(31)</a><!@TM:1757015702> | Found instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.uut.q[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sqrt.v:31:0:31:6:@N:FX1171:@XP_MSG">sqrt.v(31)</a><!@TM:1757015702> | Found instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.uut.left[17:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sqrt.v:31:0:31:6:@N:FX1171:@XP_MSG">sqrt.v(31)</a><!@TM:1757015702> | Found instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.uut.a[31:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sqrt.v:31:0:31:6:@N:FX1171:@XP_MSG">sqrt.v(31)</a><!@TM:1757015702> | Found instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.uut.valid with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:67:0:67:6:@N:FX1171:@XP_MSG">delay_calc.v(67)</a><!@TM:1757015702> | Found instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.sum_sq[31:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:67:0:67:6:@N:FX1171:@XP_MSG">delay_calc.v(67)</a><!@TM:1757015702> | Found instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dz[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:67:0:67:6:@N:FX1171:@XP_MSG">delay_calc.v(67)</a><!@TM:1757015702> | Found instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:67:0:67:6:@N:FX1171:@XP_MSG">delay_calc.v(67)</a><!@TM:1757015702> | Found instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.enable with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:67:0:67:6:@N:FX1171:@XP_MSG">delay_calc.v(67)</a><!@TM:1757015702> | Found instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.done with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:67:0:67:6:@N:FX1171:@XP_MSG">delay_calc.v(67)</a><!@TM:1757015702> | Found instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.delay_out[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
<font color=#A52A2A>@W:<a href="@W:FX1172:@XP_HELP">FX1172</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:69:13:69:24:@W:FX1172:@XP_MSG">delay_con.v(69)</a><!@TM:1757015702> | User-specified initial value defined for instance top_bf_0.delay_ctrl.channel_idx[3:0] is being ignored due to limitations in architecture. </font>
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:36:4:36:10:@N:FX1171:@XP_MSG">delay_con.v(36)</a><!@TM:1757015702> | Found instance top_bf_0.delay_ctrl.calc_start with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:36:4:36:10:@N:FX1171:@XP_MSG">delay_con.v(36)</a><!@TM:1757015702> | Found instance top_bf_0.delay_ctrl.ready with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:36:4:36:10:@N:FX1171:@XP_MSG">delay_con.v(36)</a><!@TM:1757015702> | Found instance top_bf_0.delay_ctrl.enable_buff[0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/int_calc.v:45:4:45:10:@N:FX1171:@XP_MSG">int_calc.v(45)</a><!@TM:1757015702> | Found instance top_logc_0.int_calc_0.int_part[5:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/int_calc.v:45:4:45:10:@N:FX1171:@XP_MSG">int_calc.v(45)</a><!@TM:1757015702> | Found instance top_logc_0.int_calc_0.msb_index[5:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/int_calc.v:45:4:45:10:@N:FX1171:@XP_MSG">int_calc.v(45)</a><!@TM:1757015702> | Found instance top_logc_0.int_calc_0.shift_reg[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/int_calc.v:45:4:45:10:@N:FX1171:@XP_MSG">int_calc.v(45)</a><!@TM:1757015702> | Found instance top_logc_0.int_calc_0.zp_reg[47:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/int_calc.v:45:4:45:10:@N:FX1171:@XP_MSG">int_calc.v(45)</a><!@TM:1757015702> | Found instance top_logc_0.int_calc_0.out_valid with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/int_calc.v:45:4:45:10:@N:FX1171:@XP_MSG">int_calc.v(45)</a><!@TM:1757015702> | Found instance top_logc_0.int_calc_0.data_out[16:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/int_calc.v:45:4:45:10:@N:FX1171:@XP_MSG">int_calc.v(45)</a><!@TM:1757015702> | Found instance top_logc_0.int_calc_0.sample_reg[47:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/log_frac_calc.v:73:4:73:10:@N:FX1171:@XP_MSG">log_frac_calc.v(73)</a><!@TM:1757015702> | Found instance top_logc_0.log_frac_calc_0.x_reg[16:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/log_frac_calc.v:73:4:73:10:@N:FX1171:@XP_MSG">log_frac_calc.v(73)</a><!@TM:1757015702> | Found instance top_logc_0.log_frac_calc_0.log_frac_out[16:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/log_frac_calc.v:73:4:73:10:@N:FX1171:@XP_MSG">log_frac_calc.v(73)</a><!@TM:1757015702> | Found instance top_logc_0.log_frac_calc_0.z_reg[16:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N:<a href="@N:FX1171:@XP_HELP">FX1171</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/log_frac_calc.v:73:4:73:10:@N:FX1171:@XP_MSG">log_frac_calc.v(73)</a><!@TM:1757015702> | Found instance top_logc_0.log_frac_calc_0.out_valid with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 620MB peak: 620MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 620MB peak: 620MB)


Start optimization across hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 620MB peak: 620MB)

<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:36:4:36:8:@W:MO129:@XP_MSG">delay_calc.v(36)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.delay_calc_arr[0].delay_calc_inst.next_state[3] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:36:4:36:8:@W:MO129:@XP_MSG">delay_calc.v(36)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.delay_calc_arr[10].delay_calc_inst.next_state[3] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:36:4:36:8:@W:MO129:@XP_MSG">delay_calc.v(36)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.delay_calc_arr[11].delay_calc_inst.next_state[3] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:36:4:36:8:@W:MO129:@XP_MSG">delay_calc.v(36)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.delay_calc_arr[12].delay_calc_inst.next_state[3] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:36:4:36:8:@W:MO129:@XP_MSG">delay_calc.v(36)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.delay_calc_arr[13].delay_calc_inst.next_state[3] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:36:4:36:8:@W:MO129:@XP_MSG">delay_calc.v(36)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.delay_calc_arr[14].delay_calc_inst.next_state[3] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:36:4:36:8:@W:MO129:@XP_MSG">delay_calc.v(36)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.delay_calc_arr[15].delay_calc_inst.next_state[3] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:36:4:36:8:@W:MO129:@XP_MSG">delay_calc.v(36)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.delay_calc_arr[1].delay_calc_inst.next_state[3] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:36:4:36:8:@W:MO129:@XP_MSG">delay_calc.v(36)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.delay_calc_arr[2].delay_calc_inst.next_state[3] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:36:4:36:8:@W:MO129:@XP_MSG">delay_calc.v(36)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.next_state[3] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:36:4:36:8:@W:MO129:@XP_MSG">delay_calc.v(36)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.delay_calc_arr[4].delay_calc_inst.next_state[3] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:36:4:36:8:@W:MO129:@XP_MSG">delay_calc.v(36)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.delay_calc_arr[5].delay_calc_inst.next_state[3] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:36:4:36:8:@W:MO129:@XP_MSG">delay_calc.v(36)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.delay_calc_arr[6].delay_calc_inst.next_state[3] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:36:4:36:8:@W:MO129:@XP_MSG">delay_calc.v(36)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.delay_calc_arr[7].delay_calc_inst.next_state[3] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:36:4:36:8:@W:MO129:@XP_MSG">delay_calc.v(36)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.next_state[3] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:36:4:36:8:@W:MO129:@XP_MSG">delay_calc.v(36)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.delay_calc_arr[9].delay_calc_inst.next_state[3] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[15][0] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[15][1] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[15][2] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[15][3] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[15][4] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[15][5] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[15][6] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[15][7] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[15][8] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[15][9] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[15][10] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[15][11] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[15][12] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[15][13] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[15][14] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[15][15] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[14][0] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[14][1] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[14][2] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[14][3] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[14][4] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[14][5] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[14][6] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[14][7] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[14][8] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[14][9] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[14][10] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[14][11] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[14][12] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[14][13] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[14][14] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[14][15] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[13][0] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[13][1] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[13][2] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[13][3] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[13][4] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[13][5] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[13][6] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[13][7] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[13][8] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[13][9] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[13][10] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[13][11] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[13][12] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[13][13] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[13][14] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[13][15] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[12][0] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[12][1] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[12][2] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[12][3] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[12][4] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[12][5] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[12][6] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[12][7] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[12][8] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[12][9] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[12][10] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[12][11] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[12][12] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[12][13] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[12][14] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[12][15] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[11][0] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[11][1] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[11][2] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[11][3] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[11][4] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[11][5] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[11][6] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[11][7] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[11][8] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[11][9] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[11][10] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[11][11] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[11][12] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[11][13] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[11][14] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[11][15] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[10][0] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[10][1] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[10][2] is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MO129:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Sequential instance top_bf_0.delay_ctrl.z_ic[10][3] is reduced to a combinational gate by constant propagation.</font>

Only the first 100 messages of id 'MO129' are reported. To see all messages use 'report_messages -log /home/jessica/GITHUB/EchoCore/ultrasound/libero/synthesis/synlog/top_premap.srr -id MO129' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {MO129} -count unlimited' in the Tcl shell.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/summ_sa.v:29:4:29:10:@N:BN362:@XP_MSG">summ_sa.v(29)</a><!@TM:1757015702> | Removing sequential instance valid (in view: work.summ_sa_16s_16s_18s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_pad_g5.vhd:144:4:144:20:@N:BN115:@XP_MSG">enum_pad_g5.vhd(144)</a><!@TM:1757015702> | Removing instance reload_sel_pad\.symm_data_pipe_0 (in view: COREFIR_PF_LIB.enum_pad_g5_3_2_2_0_0_0_18_0_18(rtl)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd:420:2:420:15:@N:BN115:@XP_MSG">enum_nibble_g5.vhd(420)</a><!@TM:1757015702> | Removing instance cvalid_pipe_0 (in view: COREFIR_PF_LIB.enum_tap_nibble_work_fir_hilbert_rtl_2layer1(rtl)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd:395:2:395:15:@N:BN115:@XP_MSG">enum_row_g5.vhd(395)</a><!@TM:1757015702> | Removing instance cvalid_pipe_0 (in view: COREFIR_PF_LIB.enum_row_g5_work_fir_hilbert_rtl_0layer1(rtl)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd:357:2:357:15:@N:BN115:@XP_MSG">enum_row_g5.vhd(357)</a><!@TM:1757015702> | Removing instance dvalid_pipe_1 (in view: COREFIR_PF_LIB.enum_row_g5_work_fir_hilbert_rtl_0layer1(rtl)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd:455:4:455:13:@N:BN115:@XP_MSG">enum_row_g5.vhd(455)</a><!@TM:1757015702> | Removing instance inter_advanced\.end_dly_0 (in view: COREFIR_PF_LIB.enum_row_g5_work_fir_hilbert_rtl_0layer1(rtl)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd:420:2:420:15:@N:BN115:@XP_MSG">enum_nibble_g5.vhd(420)</a><!@TM:1757015702> | Removing instance cvalid_pipe_0 (in view: COREFIR_PF_LIB.enum_tap_nibble_work_fir_hilbert_rtl_1layer1(rtl)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd:395:2:395:15:@N:BN115:@XP_MSG">enum_row_g5.vhd(395)</a><!@TM:1757015702> | Removing instance cvalid_pipe_0 (in view: COREFIR_PF_LIB.enum_row_g5_work_fir_hilbert_rtl_1layer1(rtl)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd:420:2:420:15:@N:BN115:@XP_MSG">enum_nibble_g5.vhd(420)</a><!@TM:1757015702> | Removing instance cvalid_pipe_0 (in view: COREFIR_PF_LIB.enum_tap_nibble_work_fir_hilbert_rtl_0layer1(rtl)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_PF/enum_row_g5.vhd:395:2:395:15:@N:BN115:@XP_MSG">enum_row_g5.vhd(395)</a><!@TM:1757015702> | Removing instance cvalid_pipe_0 (in view: COREFIR_PF_LIB.enum_row_g5_work_fir_hilbert_rtl_2layer1(rtl)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd:404:2:404:13:@N:BN115:@XP_MSG">enum_fir_adv_g5.vhd(404)</a><!@TM:1757015702> | Removing instance dly_link_33 (in view: COREFIR_PF_LIB.enum_fir_adv_g5_work_fir_hilbert_rtl_0layer1(rtl)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd:421:4:421:15:@N:BN115:@XP_MSG">enum_fir_adv_g5.vhd(421)</a><!@TM:1757015702> | Removing instance symm_bus\.1\.dly_link_44 (in view: COREFIR_PF_LIB.enum_fir_adv_g5_work_fir_hilbert_rtl_0layer1(rtl)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/fir_hilbert/fir_hilbert_0/rtl/vhdl/core/enum_PF/enum_fir_adv_g5.vhd:421:4:421:15:@N:BN115:@XP_MSG">enum_fir_adv_g5.vhd(421)</a><!@TM:1757015702> | Removing instance symm_bus\.2\.dly_link_44 (in view: COREFIR_PF_LIB.enum_fir_adv_g5_work_fir_hilbert_rtl_0layer1(rtl)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:525:20:525:32:@N:BN115:@XP_MSG">cordic_kit.v(525)</a><!@TM:1757015702> | Removing instance sign_ext_x_0 (in view: CORECORDIC_LIB.cordic_dp_bits_trans_48s_48(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:530:20:530:32:@N:BN115:@XP_MSG">cordic_kit.v(530)</a><!@TM:1757015702> | Removing instance sign_ext_y_0 (in view: CORECORDIC_LIB.cordic_dp_bits_trans_48s_48(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:535:20:535:32:@N:BN115:@XP_MSG">cordic_kit.v(535)</a><!@TM:1757015702> | Removing instance sign_ext_a_0 (in view: CORECORDIC_LIB.cordic_dp_bits_trans_48s_48(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v:83:12:83:23:@N:BN115:@XP_MSG">cordic_par.v(83)</a><!@TM:1757015702> | Removing instance cLayer\[0\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v:83:12:83:23:@N:BN115:@XP_MSG">cordic_par.v(83)</a><!@TM:1757015702> | Removing instance cLayer\[3\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v:83:12:83:23:@N:BN115:@XP_MSG">cordic_par.v(83)</a><!@TM:1757015702> | Removing instance cLayer\[15\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v:83:12:83:23:@N:BN115:@XP_MSG">cordic_par.v(83)</a><!@TM:1757015702> | Removing instance cLayer\[13\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v:83:12:83:23:@N:BN115:@XP_MSG">cordic_par.v(83)</a><!@TM:1757015702> | Removing instance cLayer\[11\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v:83:12:83:23:@N:BN115:@XP_MSG">cordic_par.v(83)</a><!@TM:1757015702> | Removing instance cLayer\[1\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v:83:12:83:23:@N:BN115:@XP_MSG">cordic_par.v(83)</a><!@TM:1757015702> | Removing instance cLayer\[9\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v:83:12:83:23:@N:BN115:@XP_MSG">cordic_par.v(83)</a><!@TM:1757015702> | Removing instance cLayer\[10\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v:83:12:83:23:@N:BN115:@XP_MSG">cordic_par.v(83)</a><!@TM:1757015702> | Removing instance cLayer\[8\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v:83:12:83:23:@N:BN115:@XP_MSG">cordic_par.v(83)</a><!@TM:1757015702> | Removing instance cLayer\[6\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v:83:12:83:23:@N:BN115:@XP_MSG">cordic_par.v(83)</a><!@TM:1757015702> | Removing instance cLayer\[12\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v:83:12:83:23:@N:BN115:@XP_MSG">cordic_par.v(83)</a><!@TM:1757015702> | Removing instance cLayer\[4\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v:83:12:83:23:@N:BN115:@XP_MSG">cordic_par.v(83)</a><!@TM:1757015702> | Removing instance cLayer\[5\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v:83:12:83:23:@N:BN115:@XP_MSG">cordic_par.v(83)</a><!@TM:1757015702> | Removing instance cLayer\[2\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v:83:12:83:23:@N:BN115:@XP_MSG">cordic_par.v(83)</a><!@TM:1757015702> | Removing instance cLayer\[14\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v:83:12:83:23:@N:BN115:@XP_MSG">cordic_par.v(83)</a><!@TM:1757015702> | Removing instance cLayer\[7\]\.cordicRam_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog)) because it does not drive other instances.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:375:9:375:15:@N:MO111:@XP_MSG">cordic_kit.v(375)</a><!@TM:1757015702> | Tristate driver valido (in view: CORECORDIC_LIB.cordic_kitRoundTop_48_48_0s_0s_0(verilog)) on net valido (in view: CORECORDIC_LIB.cordic_kitRoundTop_48_48_0s_0s_0(verilog)) has its enable tied to GND.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:383:79:383:88:@N:BN115:@XP_MSG">cordic_kit.v(383)</a><!@TM:1757015702> | Removing instance sign_extend\.signExt_0 (in view: CORECORDIC_LIB.cordic_kitRoundTop_48_48_0s_0s_0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:383:79:383:88:@N:BN115:@XP_MSG">cordic_kit.v(383)</a><!@TM:1757015702> | Removing instance sign_extend\.signExt_0 (in view: CORECORDIC_LIB.cordic_kitRoundTop_48_48_0s_1s(verilog)) because it does not drive other instances.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:375:9:375:15:@N:MO111:@XP_MSG">cordic_kit.v(375)</a><!@TM:1757015702> | Tristate driver valido (in view: CORECORDIC_LIB.cordic_kitRoundTop_48_48_0s_0s_1(verilog)) on net valido (in view: CORECORDIC_LIB.cordic_kitRoundTop_48_48_0s_0s_1(verilog)) has its enable tied to GND.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:383:79:383:88:@N:BN115:@XP_MSG">cordic_kit.v(383)</a><!@TM:1757015702> | Removing instance sign_extend\.signExt_0 (in view: CORECORDIC_LIB.cordic_kitRoundTop_48_48_0s_0s_1(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v:198:51:198:63:@N:BN115:@XP_MSG">cordic_par.v(198)</a><!@TM:1757015702> | Removing instance post_rotat_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_Z2_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v:145:62:145:80:@N:BN115:@XP_MSG">cordic_par.v(145)</a><!@TM:1757015702> | Removing instance hold_coarse_flag_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_Z2_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v:186:55:186:63:@N:BN115:@XP_MSG">cordic_par.v(186)</a><!@TM:1757015702> | Removing instance roundy_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_Z2_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v:191:55:191:63:@N:BN115:@XP_MSG">cordic_par.v(191)</a><!@TM:1757015702> | Removing instance rounda_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_Z2_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v:136:42:136:53:@N:BN115:@XP_MSG">cordic_par.v(136)</a><!@TM:1757015702> | Removing instance pre_rotat_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_Z2_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v:154:40:154:54:@N:BN115:@XP_MSG">cordic_par.v(154)</a><!@TM:1757015702> | Removing instance trans_inp2dp_0 (in view: CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_Z2_layer0(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:940:2:940:8:@N:BN362:@XP_MSG">cordic_kit.v(940)</a><!@TM:1757015702> | Removing sequential instance yn[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_15s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:940:2:940:8:@N:BN362:@XP_MSG">cordic_kit.v(940)</a><!@TM:1757015702> | Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_15s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:940:2:940:8:@N:BN362:@XP_MSG">cordic_kit.v(940)</a><!@TM:1757015702> | Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_14s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:940:2:940:8:@N:BN362:@XP_MSG">cordic_kit.v(940)</a><!@TM:1757015702> | Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_13s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:940:2:940:8:@N:BN362:@XP_MSG">cordic_kit.v(940)</a><!@TM:1757015702> | Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_12s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:940:2:940:8:@N:BN362:@XP_MSG">cordic_kit.v(940)</a><!@TM:1757015702> | Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_11s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:940:2:940:8:@N:BN362:@XP_MSG">cordic_kit.v(940)</a><!@TM:1757015702> | Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_10s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:940:2:940:8:@N:BN362:@XP_MSG">cordic_kit.v(940)</a><!@TM:1757015702> | Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_9s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:940:2:940:8:@N:BN362:@XP_MSG">cordic_kit.v(940)</a><!@TM:1757015702> | Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_8s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:940:2:940:8:@N:BN362:@XP_MSG">cordic_kit.v(940)</a><!@TM:1757015702> | Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_7s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:940:2:940:8:@N:BN362:@XP_MSG">cordic_kit.v(940)</a><!@TM:1757015702> | Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_6s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:940:2:940:8:@N:BN362:@XP_MSG">cordic_kit.v(940)</a><!@TM:1757015702> | Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_5s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:940:2:940:8:@N:BN362:@XP_MSG">cordic_kit.v(940)</a><!@TM:1757015702> | Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_4s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:940:2:940:8:@N:BN362:@XP_MSG">cordic_kit.v(940)</a><!@TM:1757015702> | Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_3s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:940:2:940:8:@N:BN362:@XP_MSG">cordic_kit.v(940)</a><!@TM:1757015702> | Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_2s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:940:2:940:8:@N:BN362:@XP_MSG">cordic_kit.v(940)</a><!@TM:1757015702> | Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_1s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:940:2:940:8:@N:BN362:@XP_MSG">cordic_kit.v(940)</a><!@TM:1757015702> | Removing sequential instance an[47:0] (in view: CORECORDIC_LIB.cordic_par_calc_1_48_4_0s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/log_frac_calc.v:73:4:73:10:@N:BN362:@XP_MSG">log_frac_calc.v(73)</a><!@TM:1757015702> | Removing sequential instance out_valid (in view: work.log_frac_calc_48s_16s_17s_0s_1s_2s(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/top/top.v:69:22:69:45:@N:BN115:@XP_MSG">top.v(69)</a><!@TM:1757015702> | Removing instance start_pulse_generator_0 (in view: work.top(verilog)) because it does not drive other instances.

Finished optimization across hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 620MB peak: 620MB)


Started DisTri Cleanup (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 620MB peak: 620MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 620MB peak: 620MB)

@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1757015702> | Promoting Net clk on CLKINT  I_1  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1757015702> | Promoting Net reset_arst on CLKINT  I_2  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1757015702> | Promoting Net top_bf_0.delay_ctrl.un1_channel_idx[14] on CLKINT  I_1  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1757015702> | Promoting Net top_bf_0.delay_ctrl.un1_channel_idx[13] on CLKINT  I_2  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1757015702> | Promoting Net top_bf_0.delay_ctrl.un1_channel_idx[12] on CLKINT  I_3  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1757015702> | Promoting Net top_bf_0.delay_ctrl.un1_channel_idx[15] on CLKINT  I_4  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1757015702> | Promoting Net top_bf_0.delay_ctrl.un1_channel_idx[10] on CLKINT  I_5  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1757015702> | Promoting Net top_bf_0.delay_ctrl.un1_channel_idx[9] on CLKINT  I_6  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1757015702> | Promoting Net top_bf_0.delay_ctrl.un1_channel_idx[8] on CLKINT  I_7  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1757015702> | Promoting Net top_bf_0.delay_ctrl.un1_channel_idx[11] on CLKINT  I_8  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1757015702> | Promoting Net top_bf_0.delay_ctrl.un1_channel_idx[6] on CLKINT  I_9  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1757015702> | Promoting Net top_bf_0.delay_ctrl.un1_channel_idx[5] on CLKINT  I_10  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1757015702> | Promoting Net top_bf_0.delay_ctrl.un1_channel_idx[4] on CLKINT  I_11  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1757015702> | Promoting Net top_bf_0.delay_ctrl.un1_channel_idx[7] on CLKINT  I_12  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1757015702> | Promoting Net top_bf_0.delay_ctrl.un1_channel_idx[2] on CLKINT  I_13  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1757015702> | Promoting Net top_bf_0.delay_ctrl.un1_channel_idx[1] on CLKINT  I_14  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1757015702> | Promoting Net top_bf_0.delay_ctrl.un1_channel_idx[0] on CLKINT  I_15  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1757015702> | Promoting Net top_bf_0.delay_ctrl.un1_channel_idx[3] on CLKINT  I_16  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1757015702> | Promoting Net top_bf_0.delay_ctrl.delay_calc_arr\[3\]\.delay_calc_inst.un1_state_16 on CLKINT  I_1  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1757015702> | Promoting Net top_bf_0.delay_ctrl.delay_calc_arr\[7\]\.delay_calc_inst.un1_state_16 on CLKINT  I_1  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1757015702> | Promoting Net top_bf_0.delay_ctrl.delay_calc_arr\[5\]\.delay_calc_inst.un1_state_16 on CLKINT  I_1  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1757015702> | Promoting Net top_bf_0.delay_ctrl.delay_calc_arr\[8\]\.delay_calc_inst.un1_state_16 on CLKINT  I_1  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1757015702> | Promoting Net top_bf_0.delay_ctrl.delay_calc_arr\[13\]\.delay_calc_inst.un1_state_16 on CLKINT  I_1  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1757015702> | Promoting Net top_bf_0.delay_ctrl.delay_calc_arr\[14\]\.delay_calc_inst.un1_state_16 on CLKINT  I_1  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1757015702> | Promoting Net top_bf_0.delay_ctrl.delay_calc_arr\[12\]\.delay_calc_inst.un1_state_16 on CLKINT  I_1  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1757015702> | Promoting Net top_bf_0.delay_ctrl.delay_calc_arr\[6\]\.delay_calc_inst.un1_state_16 on CLKINT  I_1  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1757015702> | Promoting Net top_bf_0.delay_ctrl.delay_calc_arr\[9\]\.delay_calc_inst.un1_state_16 on CLKINT  I_1  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1757015702> | Promoting Net top_bf_0.delay_ctrl.delay_calc_arr\[0\]\.delay_calc_inst.un1_state_16 on CLKINT  I_1  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1757015702> | Promoting Net top_bf_0.delay_ctrl.delay_calc_arr\[1\]\.delay_calc_inst.un1_state_16 on CLKINT  I_1  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1757015702> | Promoting Net top_bf_0.delay_ctrl.delay_calc_arr\[2\]\.delay_calc_inst.un1_state_16 on CLKINT  I_1  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1757015702> | Promoting Net top_bf_0.delay_ctrl.delay_calc_arr\[11\]\.delay_calc_inst.un1_state_16 on CLKINT  I_1  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1757015702> | Promoting Net top_bf_0.delay_ctrl.delay_calc_arr\[4\]\.delay_calc_inst.un1_state_16 on CLKINT  I_1  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1757015702> | Promoting Net top_bf_0.delay_ctrl.delay_calc_arr\[10\]\.delay_calc_inst.un1_state_16 on CLKINT  I_1  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1757015702> | Promoting Net top_bf_0.delay_ctrl.delay_calc_arr\[15\]\.delay_calc_inst.un1_state_16 on CLKINT  I_1  
@N:<a href="@N:FX1185:@XP_HELP">FX1185</a> : <!@TM:1757015702> | Applying syn_allowed_resources blockrams=4,dsps=36 on compile point top_bf  
@N:<a href="@N:FX1184:@XP_HELP">FX1184</a> : <!@TM:1757015702> | Applying syn_allowed_resources blockrams=84,dsps=32 on top level netlist top  

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 624MB peak: 624MB)



<a name=mapperReport7></a>Clock Summary</a>
******************

          Start                                                                Requested     Requested     Clock        Clock               Clock
Level     Clock                                                                Frequency     Period        Type         Group               Load 
-------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                               100.0 MHz     10.000        system       system_clkgroup     0    
                                                                                                                                                 
0 -       top|clk                                                              100.0 MHz     10.000        inferred     (multiple)          6438 
                                                                                                                                                 
0 -       delay_calc_0|N_20_inferred_clock                                     100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_calc_1|N_20_inferred_clock                                     100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_calc_2|N_20_inferred_clock                                     100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_calc_3|N_20_inferred_clock                                     100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_calc_4|N_20_inferred_clock                                     100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_calc_5|N_20_inferred_clock                                     100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_calc_6|N_20_inferred_clock                                     100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_calc_7|N_20_inferred_clock                                     100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_calc_8|N_20_inferred_clock                                     100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_calc_9|N_20_inferred_clock                                     100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_calc_10|N_20_inferred_clock                                    100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_calc_11|N_20_inferred_clock                                    100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_calc_12|N_20_inferred_clock                                    100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_calc_13|N_20_inferred_clock                                    100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_calc_14|N_20_inferred_clock                                    100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_calc_15|N_20_inferred_clock                                    100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_725_inferred_clock     100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_726_inferred_clock     100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_727_inferred_clock     100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_728_inferred_clock     100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_729_inferred_clock     100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_730_inferred_clock     100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_731_inferred_clock     100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_732_inferred_clock     100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_733_inferred_clock     100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_734_inferred_clock     100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_735_inferred_clock     100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_736_inferred_clock     100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_737_inferred_clock     100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_738_inferred_clock     100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_739_inferred_clock     100.0 MHz     10.000        inferred     (multiple)          3    
                                                                                                                                                 
0 -       delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_740_inferred_clock     100.0 MHz     10.000        inferred     (multiple)          3    
=================================================================================================================================================



Clock Load Summary
***********************

                                                                     Clock     Source                                                                             Clock Pin                                                                     Non-clock Pin     Non-clock Pin                                                          
Clock                                                                Load      Pin                                                                                Seq Example                                                                   Seq Example       Comb Example                                                           
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                               0         -                                                                                  -                                                                             -                 -                                                                      
                                                                                                                                                                                                                                                                                                                                         
top|clk                                                              6438      clk(port)                                                                          top_logc_0.log_frac_calc_0.z_reg[16:0].C                                      -                 I_1.A(CLKINT)                                                          
                                                                                                                                                                                                                                                                                                                                         
delay_calc_0|N_20_inferred_clock                                     3         top_bf_0.delay_ctrl.delay_calc_arr\[8\]\.delay_calc_inst.un1_state_16.OUT(or)      top_bf_0.delay_ctrl.delay_calc_arr\[8\]\.delay_calc_inst.next_state[0].C      -                 top_bf_0.delay_ctrl.delay_calc_arr\[8\]\.delay_calc_inst.I_1.A(CLKINT) 
                                                                                                                                                                                                                                                                                                                                         
delay_calc_1|N_20_inferred_clock                                     3         top_bf_0.delay_ctrl.delay_calc_arr\[3\]\.delay_calc_inst.un1_state_16.OUT(or)      top_bf_0.delay_ctrl.delay_calc_arr\[3\]\.delay_calc_inst.next_state[0].C      -                 top_bf_0.delay_ctrl.delay_calc_arr\[3\]\.delay_calc_inst.I_1.A(CLKINT) 
                                                                                                                                                                                                                                                                                                                                         
delay_calc_2|N_20_inferred_clock                                     3         top_bf_0.delay_ctrl.delay_calc_arr\[7\]\.delay_calc_inst.un1_state_16.OUT(or)      top_bf_0.delay_ctrl.delay_calc_arr\[7\]\.delay_calc_inst.next_state[0].C      -                 top_bf_0.delay_ctrl.delay_calc_arr\[7\]\.delay_calc_inst.I_1.A(CLKINT) 
                                                                                                                                                                                                                                                                                                                                         
delay_calc_3|N_20_inferred_clock                                     3         top_bf_0.delay_ctrl.delay_calc_arr\[5\]\.delay_calc_inst.un1_state_16.OUT(or)      top_bf_0.delay_ctrl.delay_calc_arr\[5\]\.delay_calc_inst.next_state[0].C      -                 top_bf_0.delay_ctrl.delay_calc_arr\[5\]\.delay_calc_inst.I_1.A(CLKINT) 
                                                                                                                                                                                                                                                                                                                                         
delay_calc_4|N_20_inferred_clock                                     3         top_bf_0.delay_ctrl.delay_calc_arr\[6\]\.delay_calc_inst.un1_state_16.OUT(or)      top_bf_0.delay_ctrl.delay_calc_arr\[6\]\.delay_calc_inst.next_state[0].C      -                 top_bf_0.delay_ctrl.delay_calc_arr\[6\]\.delay_calc_inst.I_1.A(CLKINT) 
                                                                                                                                                                                                                                                                                                                                         
delay_calc_5|N_20_inferred_clock                                     3         top_bf_0.delay_ctrl.delay_calc_arr\[13\]\.delay_calc_inst.un1_state_16.OUT(or)     top_bf_0.delay_ctrl.delay_calc_arr\[13\]\.delay_calc_inst.next_state[0].C     -                 top_bf_0.delay_ctrl.delay_calc_arr\[13\]\.delay_calc_inst.I_1.A(CLKINT)
                                                                                                                                                                                                                                                                                                                                         
delay_calc_6|N_20_inferred_clock                                     3         top_bf_0.delay_ctrl.delay_calc_arr\[14\]\.delay_calc_inst.un1_state_16.OUT(or)     top_bf_0.delay_ctrl.delay_calc_arr\[14\]\.delay_calc_inst.next_state[0].C     -                 top_bf_0.delay_ctrl.delay_calc_arr\[14\]\.delay_calc_inst.I_1.A(CLKINT)
                                                                                                                                                                                                                                                                                                                                         
delay_calc_7|N_20_inferred_clock                                     3         top_bf_0.delay_ctrl.delay_calc_arr\[12\]\.delay_calc_inst.un1_state_16.OUT(or)     top_bf_0.delay_ctrl.delay_calc_arr\[12\]\.delay_calc_inst.next_state[0].C     -                 top_bf_0.delay_ctrl.delay_calc_arr\[12\]\.delay_calc_inst.I_1.A(CLKINT)
                                                                                                                                                                                                                                                                                                                                         
delay_calc_8|N_20_inferred_clock                                     3         top_bf_0.delay_ctrl.delay_calc_arr\[2\]\.delay_calc_inst.un1_state_16.OUT(or)      top_bf_0.delay_ctrl.delay_calc_arr\[2\]\.delay_calc_inst.next_state[0].C      -                 top_bf_0.delay_ctrl.delay_calc_arr\[2\]\.delay_calc_inst.I_1.A(CLKINT) 
                                                                                                                                                                                                                                                                                                                                         
delay_calc_9|N_20_inferred_clock                                     3         top_bf_0.delay_ctrl.delay_calc_arr\[9\]\.delay_calc_inst.un1_state_16.OUT(or)      top_bf_0.delay_ctrl.delay_calc_arr\[9\]\.delay_calc_inst.next_state[0].C      -                 top_bf_0.delay_ctrl.delay_calc_arr\[9\]\.delay_calc_inst.I_1.A(CLKINT) 
                                                                                                                                                                                                                                                                                                                                         
delay_calc_10|N_20_inferred_clock                                    3         top_bf_0.delay_ctrl.delay_calc_arr\[0\]\.delay_calc_inst.un1_state_16.OUT(or)      top_bf_0.delay_ctrl.delay_calc_arr\[0\]\.delay_calc_inst.next_state[0].C      -                 top_bf_0.delay_ctrl.delay_calc_arr\[0\]\.delay_calc_inst.I_1.A(CLKINT) 
                                                                                                                                                                                                                                                                                                                                         
delay_calc_11|N_20_inferred_clock                                    3         top_bf_0.delay_ctrl.delay_calc_arr\[1\]\.delay_calc_inst.un1_state_16.OUT(or)      top_bf_0.delay_ctrl.delay_calc_arr\[1\]\.delay_calc_inst.next_state[0].C      -                 top_bf_0.delay_ctrl.delay_calc_arr\[1\]\.delay_calc_inst.I_1.A(CLKINT) 
                                                                                                                                                                                                                                                                                                                                         
delay_calc_12|N_20_inferred_clock                                    3         top_bf_0.delay_ctrl.delay_calc_arr\[15\]\.delay_calc_inst.un1_state_16.OUT(or)     top_bf_0.delay_ctrl.delay_calc_arr\[15\]\.delay_calc_inst.next_state[0].C     -                 top_bf_0.delay_ctrl.delay_calc_arr\[15\]\.delay_calc_inst.I_1.A(CLKINT)
                                                                                                                                                                                                                                                                                                                                         
delay_calc_13|N_20_inferred_clock                                    3         top_bf_0.delay_ctrl.delay_calc_arr\[11\]\.delay_calc_inst.un1_state_16.OUT(or)     top_bf_0.delay_ctrl.delay_calc_arr\[11\]\.delay_calc_inst.next_state[0].C     -                 top_bf_0.delay_ctrl.delay_calc_arr\[11\]\.delay_calc_inst.I_1.A(CLKINT)
                                                                                                                                                                                                                                                                                                                                         
delay_calc_14|N_20_inferred_clock                                    3         top_bf_0.delay_ctrl.delay_calc_arr\[4\]\.delay_calc_inst.un1_state_16.OUT(or)      top_bf_0.delay_ctrl.delay_calc_arr\[4\]\.delay_calc_inst.next_state[0].C      -                 top_bf_0.delay_ctrl.delay_calc_arr\[4\]\.delay_calc_inst.I_1.A(CLKINT) 
                                                                                                                                                                                                                                                                                                                                         
delay_calc_15|N_20_inferred_clock                                    3         top_bf_0.delay_ctrl.delay_calc_arr\[10\]\.delay_calc_inst.un1_state_16.OUT(or)     top_bf_0.delay_ctrl.delay_calc_arr\[10\]\.delay_calc_inst.next_state[0].C     -                 top_bf_0.delay_ctrl.delay_calc_arr\[10\]\.delay_calc_inst.I_1.A(CLKINT)
                                                                                                                                                                                                                                                                                                                                         
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_725_inferred_clock     3         top_bf_0.delay_ctrl.un1_channel_idx_14.OUT(and)                                    top_bf_0.delay_ctrl.x_ic\[14\][0].C                                           -                 top_bf_0.delay_ctrl.I_1.A(CLKINT)                                      
                                                                                                                                                                                                                                                                                                                                         
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_726_inferred_clock     3         top_bf_0.delay_ctrl.un1_channel_idx_13.OUT(and)                                    top_bf_0.delay_ctrl.x_ic\[13\][0].C                                           -                 top_bf_0.delay_ctrl.I_2.A(CLKINT)                                      
                                                                                                                                                                                                                                                                                                                                         
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_727_inferred_clock     3         top_bf_0.delay_ctrl.un1_channel_idx_12.OUT(and)                                    top_bf_0.delay_ctrl.x_ic\[12\][0].C                                           -                 top_bf_0.delay_ctrl.I_3.A(CLKINT)                                      
                                                                                                                                                                                                                                                                                                                                         
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_728_inferred_clock     3         top_bf_0.delay_ctrl.un1_channel_idx_15.OUT(and)                                    top_bf_0.delay_ctrl.x_ic\[15\][0].C                                           -                 top_bf_0.delay_ctrl.I_4.A(CLKINT)                                      
                                                                                                                                                                                                                                                                                                                                         
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_729_inferred_clock     3         top_bf_0.delay_ctrl.un1_channel_idx_10.OUT(and)                                    top_bf_0.delay_ctrl.x_ic\[10\][0].C                                           -                 top_bf_0.delay_ctrl.I_5.A(CLKINT)                                      
                                                                                                                                                                                                                                                                                                                                         
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_730_inferred_clock     3         top_bf_0.delay_ctrl.un1_channel_idx_9.OUT(and)                                     top_bf_0.delay_ctrl.x_ic\[9\][0].C                                            -                 top_bf_0.delay_ctrl.I_6.A(CLKINT)                                      
                                                                                                                                                                                                                                                                                                                                         
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_731_inferred_clock     3         top_bf_0.delay_ctrl.un1_channel_idx_8.OUT(and)                                     top_bf_0.delay_ctrl.x_ic\[8\][0].C                                            -                 top_bf_0.delay_ctrl.I_7.A(CLKINT)                                      
                                                                                                                                                                                                                                                                                                                                         
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_732_inferred_clock     3         top_bf_0.delay_ctrl.un1_channel_idx_11.OUT(and)                                    top_bf_0.delay_ctrl.x_ic\[11\][0].C                                           -                 top_bf_0.delay_ctrl.I_8.A(CLKINT)                                      
                                                                                                                                                                                                                                                                                                                                         
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_733_inferred_clock     3         top_bf_0.delay_ctrl.un1_channel_idx_6.OUT(and)                                     top_bf_0.delay_ctrl.x_ic\[6\][0].C                                            -                 top_bf_0.delay_ctrl.I_9.A(CLKINT)                                      
                                                                                                                                                                                                                                                                                                                                         
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_734_inferred_clock     3         top_bf_0.delay_ctrl.un1_channel_idx_5.OUT(and)                                     top_bf_0.delay_ctrl.x_ic\[5\][0].C                                            -                 top_bf_0.delay_ctrl.I_10.A(CLKINT)                                     
                                                                                                                                                                                                                                                                                                                                         
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_735_inferred_clock     3         top_bf_0.delay_ctrl.un1_channel_idx_4.OUT(and)                                     top_bf_0.delay_ctrl.x_ic\[4\][0].C                                            -                 top_bf_0.delay_ctrl.I_11.A(CLKINT)                                     
                                                                                                                                                                                                                                                                                                                                         
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_736_inferred_clock     3         top_bf_0.delay_ctrl.un1_channel_idx_7.OUT(and)                                     top_bf_0.delay_ctrl.x_ic\[7\][0].C                                            -                 top_bf_0.delay_ctrl.I_12.A(CLKINT)                                     
                                                                                                                                                                                                                                                                                                                                         
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_737_inferred_clock     3         top_bf_0.delay_ctrl.un1_channel_idx_2.OUT(and)                                     top_bf_0.delay_ctrl.x_ic\[2\][0].C                                            -                 top_bf_0.delay_ctrl.I_13.A(CLKINT)                                     
                                                                                                                                                                                                                                                                                                                                         
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_738_inferred_clock     3         top_bf_0.delay_ctrl.un1_channel_idx_1.OUT(and)                                     top_bf_0.delay_ctrl.x_ic\[1\][0].C                                            -                 top_bf_0.delay_ctrl.I_14.A(CLKINT)                                     
                                                                                                                                                                                                                                                                                                                                         
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_739_inferred_clock     3         top_bf_0.delay_ctrl.un1_channel_idx_0.OUT(and)                                     top_bf_0.delay_ctrl.x_ic\[0\][0].C                                            -                 top_bf_0.delay_ctrl.I_15.A(CLKINT)                                     
                                                                                                                                                                                                                                                                                                                                         
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_740_inferred_clock     3         top_bf_0.delay_ctrl.un1_channel_idx_3.OUT(and)                                     top_bf_0.delay_ctrl.x_ic\[3\][0].C                                            -                 top_bf_0.delay_ctrl.I_16.A(CLKINT)                                     
=========================================================================================================================================================================================================================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/CORECORDIC/4.1.100/rtl/vlog/core/cordic_kit.v:128:2:128:8:@W:MT530:@XP_MSG">cordic_kit.v(128)</a><!@TM:1757015702> | Found inferred clock top|clk which controls 6438 sequential elements including envelope_0.CORECORDIC_C0_0.CORECORDIC_C0_0.kickstart_0.counter_0.Q[3:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MT530:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_728_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.x_ic\[15\][3]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MT530:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_725_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.x_ic\[14\][3]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MT530:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_726_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.x_ic\[13\][3]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MT530:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_727_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.x_ic\[12\][3]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MT530:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_732_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.x_ic\[11\][3]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MT530:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_729_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.x_ic\[10\][3]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MT530:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_730_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.x_ic\[9\][3]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MT530:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_731_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.x_ic\[8\][3]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MT530:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_736_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.x_ic\[7\][3]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MT530:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_733_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.x_ic\[6\][3]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MT530:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_734_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.x_ic\[5\][3]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MT530:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_735_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.x_ic\[4\][3]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MT530:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_740_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.x_ic\[3\][3]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MT530:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_737_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.x_ic\[2\][3]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MT530:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_738_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.x_ic\[1\][3]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:MT530:@XP_MSG">delay_con.v(58)</a><!@TM:1757015702> | Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_739_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.x_ic\[0\][3]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:36:4:36:8:@W:MT530:@XP_MSG">delay_calc.v(36)</a><!@TM:1757015702> | Found inferred clock delay_calc_0|N_20_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.delay_calc_arr\[8\]\.delay_calc_inst.next_state[2]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:36:4:36:8:@W:MT530:@XP_MSG">delay_calc.v(36)</a><!@TM:1757015702> | Found inferred clock delay_calc_1|N_20_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.delay_calc_arr\[3\]\.delay_calc_inst.next_state[2]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:36:4:36:8:@W:MT530:@XP_MSG">delay_calc.v(36)</a><!@TM:1757015702> | Found inferred clock delay_calc_2|N_20_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.delay_calc_arr\[7\]\.delay_calc_inst.next_state[2]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:36:4:36:8:@W:MT530:@XP_MSG">delay_calc.v(36)</a><!@TM:1757015702> | Found inferred clock delay_calc_3|N_20_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.delay_calc_arr\[5\]\.delay_calc_inst.next_state[2]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:36:4:36:8:@W:MT530:@XP_MSG">delay_calc.v(36)</a><!@TM:1757015702> | Found inferred clock delay_calc_4|N_20_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.delay_calc_arr\[6\]\.delay_calc_inst.next_state[2]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:36:4:36:8:@W:MT530:@XP_MSG">delay_calc.v(36)</a><!@TM:1757015702> | Found inferred clock delay_calc_5|N_20_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.delay_calc_arr\[13\]\.delay_calc_inst.next_state[2]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:36:4:36:8:@W:MT530:@XP_MSG">delay_calc.v(36)</a><!@TM:1757015702> | Found inferred clock delay_calc_6|N_20_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.delay_calc_arr\[14\]\.delay_calc_inst.next_state[2]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:36:4:36:8:@W:MT530:@XP_MSG">delay_calc.v(36)</a><!@TM:1757015702> | Found inferred clock delay_calc_7|N_20_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.delay_calc_arr\[12\]\.delay_calc_inst.next_state[2]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:36:4:36:8:@W:MT530:@XP_MSG">delay_calc.v(36)</a><!@TM:1757015702> | Found inferred clock delay_calc_8|N_20_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.delay_calc_arr\[2\]\.delay_calc_inst.next_state[2]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:36:4:36:8:@W:MT530:@XP_MSG">delay_calc.v(36)</a><!@TM:1757015702> | Found inferred clock delay_calc_9|N_20_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.delay_calc_arr\[9\]\.delay_calc_inst.next_state[2]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:36:4:36:8:@W:MT530:@XP_MSG">delay_calc.v(36)</a><!@TM:1757015702> | Found inferred clock delay_calc_10|N_20_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.delay_calc_arr\[0\]\.delay_calc_inst.next_state[2]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:36:4:36:8:@W:MT530:@XP_MSG">delay_calc.v(36)</a><!@TM:1757015702> | Found inferred clock delay_calc_11|N_20_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.delay_calc_arr\[1\]\.delay_calc_inst.next_state[2]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:36:4:36:8:@W:MT530:@XP_MSG">delay_calc.v(36)</a><!@TM:1757015702> | Found inferred clock delay_calc_12|N_20_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.delay_calc_arr\[15\]\.delay_calc_inst.next_state[2]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:36:4:36:8:@W:MT530:@XP_MSG">delay_calc.v(36)</a><!@TM:1757015702> | Found inferred clock delay_calc_13|N_20_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.delay_calc_arr\[11\]\.delay_calc_inst.next_state[2]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:36:4:36:8:@W:MT530:@XP_MSG">delay_calc.v(36)</a><!@TM:1757015702> | Found inferred clock delay_calc_14|N_20_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.delay_calc_arr\[4\]\.delay_calc_inst.next_state[2]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:36:4:36:8:@W:MT530:@XP_MSG">delay_calc.v(36)</a><!@TM:1757015702> | Found inferred clock delay_calc_15|N_20_inferred_clock which controls 3 sequential elements including top_bf_0.delay_ctrl.delay_calc_arr\[10\]\.delay_calc_inst.next_state[2]. This clock has no specified timing constraint which may adversely impact design performance. </font>

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1757015702> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1757015702> | Writing default property annotation file /home/jessica/GITHUB/EchoCore/ultrasound/libero/synthesis/top.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 624MB peak: 624MB)

Encoding state machine state[2:0] (in view: work.sqrt_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.sqrt_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.sqrt_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.sqrt_3(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.sqrt_4(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.sqrt_5(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.sqrt_6(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.sqrt_7(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.sqrt_8(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.sqrt_9(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.sqrt_10(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.sqrt_11(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.sqrt_12(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.sqrt_13(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.sqrt_14(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[2:0] (in view: work.sqrt_15(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state[4:0] (in view: work.delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   000 -> 00000
   001 -> 00011
   010 -> 00101
   011 -> 01001
   110 -> 10001
Encoding state machine state[3:0] (in view: work.top_bf(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/top_bf.v:39:4:39:10:@N:MO225:@XP_MSG">top_bf.v(39)</a><!@TM:1757015702> | There are no possible illegal states for state machine state[3:0] (in view: work.top_bf(verilog)); safe FSM implementation is not required.
Encoding state machine state[5:0] (in view: work.int_calc_Z3_layer0(verilog))
original code -> new code
   000 -> 000000
   001 -> 000011
   010 -> 000101
   011 -> 001001
   100 -> 010001
   101 -> 100001
Encoding state machine state[2:0] (in view: work.log_frac_calc_48s_16s_17s_0s_1s_2s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 625MB peak: 625MB)


Finished constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 629MB peak: 629MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 541MB peak: 629MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Fri Sep  5 01:25:02 2025

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1757015694>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1757015694>
# Fri Sep  5 01:25:03 2025


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-3
Install: /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro
OS: Ubuntu 22.04.5 LTS
Hostname: jessica-IdeaPad-Slim-3-14IAH8
max virtual memory: unlimited (bytes)
max user processes: 62417
max stack size: 8388608 (bytes)


Implementation : synthesis
<a name=mapperReport18></a>Synopsys Microchip Technology Mapper, Version map202309actp1, Build 008R, Built Jul 25 2024 09:00:52, @5544113</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 503MB peak: 503MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1757015722> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1757015722> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1757015722> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 516MB peak: 518MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 516MB peak: 518MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 516MB peak: 518MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 521MB peak: 521MB)


Vector Gate Optimization Enabled: Optimizing  Partial Hanging Logic. 

@N:<a href="@N:MF104:@XP_HELP">MF104</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v:33:7:33:56:@N:MF104:@XP_MSG">cordic_par.v(33)</a><!@TM:1757015722> | Found compile point of type hard on View view:CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog) 
@N:<a href="@N:MF104:@XP_HELP">MF104</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/top_bf.v:1:7:1:13:@N:MF104:@XP_MSG">top_bf.v(1)</a><!@TM:1757015722> | Found compile point of type hard on View view:work.top_bf(verilog) 

Synthesis running in Multiprocessing mode
Maximum number of parallel jobs set to 4
Multiprocessing started at : Fri Sep  5 01:25:03 2025
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <!@TM:1757015722> | Removing instance CP_fanout_cell_top_verilog_inst (in view: work.top_bf_acp(verilog)) because it does not drive other instances.</font> 
Mapping top_bf as a separate process
Mapping CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s as a separate process
Mapping top as a separate process
MCP Status: 3 jobs running

@N:<a href="@N:MF106:@XP_HELP">MF106</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/CORECORDIC_C0/CORECORDIC_C0_0/rtl/vlog/core/cordic_par.v:33:7:33:56:@N:MF106:@XP_MSG">cordic_par.v(33)</a><!@TM:1757015722> | Mapping Compile point view:CORECORDIC_LIB.CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s(verilog) because 
		 Mapper or mapping options changed.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 578MB peak: 578MB)

<font color=#A52A2A>@W:<a href="@W:FX147:@XP_HELP">FX147</a> : <!@TM:1757015722> | Found 1 instantiated DSPs or BlackBox DSP resources, but 0 are available. </font> 

Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 583MB peak: 583MB)

<font color=#A52A2A>@W:<a href="@W:FX147:@XP_HELP">FX147</a> : <!@TM:1757015722> | Found 1 instantiated DSPs or BlackBox DSP resources, but 0 are available. </font> 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 583MB peak: 583MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 583MB peak: 583MB)

<font color=#A52A2A>@W:<a href="@W:FX147:@XP_HELP">FX147</a> : <!@TM:1757015722> | Found 1 instantiated DSPs or BlackBox DSP resources, but 0 are available. </font> 
NConnInternalConnection caching is on
<font color=#A52A2A>@W:<a href="@W:FX147:@XP_HELP">FX147</a> : <!@TM:1757015722> | Found 1 instantiated DSPs or BlackBox DSP resources, but 0 are available. </font> 
<font color=#A52A2A>@W:<a href="@W:FX147:@XP_HELP">FX147</a> : <!@TM:1757015722> | Found 1 instantiated DSPs or BlackBox DSP resources, but 0 are available. </font> 

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 583MB peak: 583MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 583MB peak: 583MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 583MB peak: 583MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 583MB peak: 583MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:03s; Memory used current: 605MB peak: 605MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 608MB peak: 608MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		     6.48ns		1599 /      1539

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 608MB peak: 608MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 608MB peak: 608MB)


Finished mapping CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s
MCP Status: 2 jobs running

@N:<a href="@N:MF106:@XP_HELP">MF106</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/work/top/top.v:9:7:9:10:@N:MF106:@XP_MSG">top.v(9)</a><!@TM:1757015722> | Mapping Top level view:work.top(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 593MB peak: 593MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:BZ173:@XP_HELP">BZ173</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/log_frac_calc.v:95:41:95:59:@N:BZ173:@XP_MSG">log_frac_calc.v(95)</a><!@TM:1757015722> | ROM un9_z_reg[15:0] (in view: work.log_frac_calc_48s_16s_17s_0s_1s_2s(verilog)) mapped in logic.
@N:<a href="@N:BZ173:@XP_HELP">BZ173</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/log_frac_calc.v:93:33:93:55:@N:BZ173:@XP_MSG">log_frac_calc.v(93)</a><!@TM:1757015722> | ROM un1_i[14:0] (in view: work.log_frac_calc_48s_16s_17s_0s_1s_2s(verilog)) mapped in logic.
@N:<a href="@N:BZ173:@XP_HELP">BZ173</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/log_frac_calc.v:95:41:95:59:@N:BZ173:@XP_MSG">log_frac_calc.v(95)</a><!@TM:1757015722> | ROM un9_z_reg[15:0] (in view: work.log_frac_calc_48s_16s_17s_0s_1s_2s(verilog)) mapped in logic.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/log_frac_calc.v:95:41:95:59:@N:MO106:@XP_MSG">log_frac_calc.v(95)</a><!@TM:1757015722> | Found ROM un9_z_reg[15:0] (in view: work.log_frac_calc_48s_16s_17s_0s_1s_2s(verilog)) with 16 words by 16 bits.
@N:<a href="@N:BZ173:@XP_HELP">BZ173</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/log_frac_calc.v:93:33:93:55:@N:BZ173:@XP_MSG">log_frac_calc.v(93)</a><!@TM:1757015722> | ROM un1_i[14:0] (in view: work.log_frac_calc_48s_16s_17s_0s_1s_2s(verilog)) mapped in logic.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/log_frac_calc.v:93:33:93:55:@N:MO106:@XP_MSG">log_frac_calc.v(93)</a><!@TM:1757015722> | Found ROM un1_i[14:0] (in view: work.log_frac_calc_48s_16s_17s_0s_1s_2s(verilog)) with 16 words by 15 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 596MB peak: 596MB)

@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay.v:17:4:17:10:@N:MF135:@XP_MSG">delay.v(17)</a><!@TM:1757015722> | RAM envelope_0.delay_line_signext_0.shift_reg_seqshift[47:0] is 8 words by 48 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:MF135:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1757015722> | RAM envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.non_symm_bus\.1\.dly_link_22.fabric_shift_reg\.fabric_dly_0.delayLine_seqshift[17:0] is 16 words by 18 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:MF135:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1757015722> | RAM envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.non_symm_bus\.2\.dly_link_22.fabric_shift_reg\.fabric_dly_0.delayLine_seqshift[17:0] is 16 words by 18 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@N:MF135:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1757015722> | RAM envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_seqshift[17:0] is 8 words by 18 bits.
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay.v:17:4:17:10:@W:FX107:@XP_MSG">delay.v(17)</a><!@TM:1757015722> | RAM delay_line_signext_0.shift_reg_seqshift[46:0] (in view: work.envelope(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@W:FX107:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1757015722> | RAM fir_hilbert_0.fir_hilbert_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.non_symm_bus\.1\.dly_link_22.fabric_shift_reg\.fabric_dly_0.delayLine_seqshift[17:0] (in view: work.envelope(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@W:FX107:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1757015722> | RAM fir_hilbert_0.fir_hilbert_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.non_symm_bus\.2\.dly_link_22.fabric_shift_reg\.fabric_dly_0.delayLine_seqshift[17:0] (in view: work.envelope(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:116:4:116:6:@W:FX107:@XP_MSG">enum_kit.vhd(116)</a><!@TM:1757015722> | RAM fir_hilbert_0.fir_hilbert_0.enum_g5\.enum_fir_g5.adv_enum\.adv_enum_0.enum_pad_g5_0.data_pipe_0.delayLine_seqshift[17:0] (in view: work.envelope(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:314:4:314:6:@N:MO231:@XP_MSG">enum_kit.vhd(314)</a><!@TM:1757015722> | Found counter in view:COREFIR_PF_LIB.enum_g5_latency_adv_15_3_3_2_2_2_6(rtl) instance syst_counter_0.count[4:0] 
Encoding state machine state[5:0] (in view: work.int_calc_Z3_layer0(verilog))
original code -> new code
   000 -> 000000
   001 -> 000011
   010 -> 000101
   011 -> 001001
   100 -> 010001
   101 -> 100001
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1757015722> | Applying initial value "0" on instance state_i[0]. 
Encoding state machine state[2:0] (in view: work.log_frac_calc_48s_16s_17s_0s_1s_2s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/log_frac_calc.v:73:4:73:10:@N:MO231:@XP_MSG">log_frac_calc.v(73)</a><!@TM:1757015722> | Found counter in view:work.log_frac_calc_48s_16s_17s_0s_1s_2s(verilog) instance i[4:0] 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 597MB peak: 597MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:65:4:65:6:@W:BN132:@XP_MSG">enum_kit.vhd(65)</a><!@TM:1757015722> | Removing instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.async2sync_0.delayLine[0] because it is equivalent to instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.dvalid_pipe_0.delayLine[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:65:4:65:6:@W:BN132:@XP_MSG">enum_kit.vhd(65)</a><!@TM:1757015722> | Removing instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.enum_pad_g5_0.dvalid_pipe_0.delayLine[1] because it is equivalent to instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.async2sync_0.delayLine[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:65:4:65:6:@W:BN132:@XP_MSG">enum_kit.vhd(65)</a><!@TM:1757015722> | Removing instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.async2sync_0.delayLine[2] because it is equivalent to instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.dvalid_pipe_3.delayLine[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:400:4:400:6:@W:BN132:@XP_MSG">enum_kit.vhd(400)</a><!@TM:1757015722> | Removing instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.end_of_ngrst_0.d_flop1 because it is equivalent to instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.dvalid_pipe_3.delayLine[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_kit.vhd:400:4:400:6:@W:BN132:@XP_MSG">enum_kit.vhd(400)</a><!@TM:1757015722> | Removing instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.latency_0.end_of_ngrst_0.d_flop2 because it is equivalent to instance envelope_0.fir_hilbert_0.fir_hilbert_0.enum_g5.enum_fir_g5.adv_enum.adv_enum_0.dvalid_pipe_3.delayLine[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 601MB peak: 601MB)

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:03s; Memory used current: 605MB peak: 605MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 605MB peak: 605MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 605MB peak: 605MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 605MB peak: 605MB)


Finished preparing to map (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 605MB peak: 605MB)


Finished technology mapping (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 655MB peak: 655MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:05s		     3.70ns		 862 /       725

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:06s; Memory used current: 655MB peak: 655MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 655MB peak: 655MB)


Finished mapping top
MCP Status: 1 jobs running

@N:<a href="@N:MF106:@XP_HELP">MF106</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/top_bf.v:1:7:1:13:@N:MF106:@XP_MSG">top_bf.v(1)</a><!@TM:1757015722> | Mapping Compile point view:work.top_bf(verilog) because 
		 no database from previous run found.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 571MB peak: 571MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:BZ173:@XP_HELP">BZ173</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:99:16:99:33:@N:BZ173:@XP_MSG">readrf_vals.v(99)</a><!@TM:1757015722> | ROM val4_2[7:0] (in view: work.readrf_vals(verilog)) mapped in logic.
@N:<a href="@N:BZ173:@XP_HELP">BZ173</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:97:16:97:33:@N:BZ173:@XP_MSG">readrf_vals.v(97)</a><!@TM:1757015722> | ROM val2_2[7:0] (in view: work.readrf_vals(verilog)) mapped in logic.
@N:<a href="@N:BZ173:@XP_HELP">BZ173</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:96:16:96:33:@N:BZ173:@XP_MSG">readrf_vals.v(96)</a><!@TM:1757015722> | ROM val1_2[7:0] (in view: work.readrf_vals(verilog)) mapped in logic.
@N:<a href="@N:BZ173:@XP_HELP">BZ173</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:99:16:99:33:@N:BZ173:@XP_MSG">readrf_vals.v(99)</a><!@TM:1757015722> | ROM val4_2[7:0] (in view: work.readrf_vals(verilog)) mapped in logic.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:99:16:99:33:@N:MO106:@XP_MSG">readrf_vals.v(99)</a><!@TM:1757015722> | Found ROM val4_2[7:0] (in view: work.readrf_vals(verilog)) with 12 words by 8 bits.
@N:<a href="@N:BZ173:@XP_HELP">BZ173</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:97:16:97:33:@N:BZ173:@XP_MSG">readrf_vals.v(97)</a><!@TM:1757015722> | ROM val2_2[7:0] (in view: work.readrf_vals(verilog)) mapped in logic.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:97:16:97:33:@N:MO106:@XP_MSG">readrf_vals.v(97)</a><!@TM:1757015722> | Found ROM val2_2[7:0] (in view: work.readrf_vals(verilog)) with 1 words by 8 bits.
@N:<a href="@N:BZ173:@XP_HELP">BZ173</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:96:16:96:33:@N:BZ173:@XP_MSG">readrf_vals.v(96)</a><!@TM:1757015722> | ROM val1_2[7:0] (in view: work.readrf_vals(verilog)) mapped in logic.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:96:16:96:33:@N:MO106:@XP_MSG">readrf_vals.v(96)</a><!@TM:1757015722> | Found ROM val1_2[7:0] (in view: work.readrf_vals(verilog)) with 12 words by 8 bits.
@N:<a href="@N:BZ173:@XP_HELP">BZ173</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/coord_rom.v:51:12:51:24:@N:BZ173:@XP_MSG">coord_rom.v(51)</a><!@TM:1757015722> | ROM coord_inst.x_out_1[15:13] (in view: work.delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s(verilog)) mapped in logic.
@N:<a href="@N:BZ173:@XP_HELP">BZ173</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/coord_rom.v:51:12:51:24:@N:BZ173:@XP_MSG">coord_rom.v(51)</a><!@TM:1757015722> | ROM coord_inst.x_out_1[15:13] (in view: work.delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s(verilog)) mapped in logic.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/coord_rom.v:51:12:51:24:@N:MO106:@XP_MSG">coord_rom.v(51)</a><!@TM:1757015722> | Found ROM coord_inst.x_out_1[15:13] (in view: work.delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s(verilog)) with 4 words by 3 bits.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:BN132:@XP_MSG">delay_con.v(58)</a><!@TM:1757015722> | Removing sequential instance top_bf_0.delay_ctrl.x_ic[0][3] because it is equivalent to instance top_bf_0.delay_ctrl.x_ic[0][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:BN132:@XP_MSG">delay_con.v(58)</a><!@TM:1757015722> | Removing sequential instance top_bf_0.delay_ctrl.x_ic[1][3] because it is equivalent to instance top_bf_0.delay_ctrl.x_ic[1][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:BN132:@XP_MSG">delay_con.v(58)</a><!@TM:1757015722> | Removing sequential instance top_bf_0.delay_ctrl.x_ic[2][3] because it is equivalent to instance top_bf_0.delay_ctrl.x_ic[2][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:BN132:@XP_MSG">delay_con.v(58)</a><!@TM:1757015722> | Removing sequential instance top_bf_0.delay_ctrl.x_ic[3][3] because it is equivalent to instance top_bf_0.delay_ctrl.x_ic[3][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:BN132:@XP_MSG">delay_con.v(58)</a><!@TM:1757015722> | Removing sequential instance top_bf_0.delay_ctrl.x_ic[4][3] because it is equivalent to instance top_bf_0.delay_ctrl.x_ic[4][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:BN132:@XP_MSG">delay_con.v(58)</a><!@TM:1757015722> | Removing sequential instance top_bf_0.delay_ctrl.x_ic[5][3] because it is equivalent to instance top_bf_0.delay_ctrl.x_ic[5][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:BN132:@XP_MSG">delay_con.v(58)</a><!@TM:1757015722> | Removing sequential instance top_bf_0.delay_ctrl.x_ic[6][3] because it is equivalent to instance top_bf_0.delay_ctrl.x_ic[6][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:BN132:@XP_MSG">delay_con.v(58)</a><!@TM:1757015722> | Removing sequential instance top_bf_0.delay_ctrl.x_ic[7][3] because it is equivalent to instance top_bf_0.delay_ctrl.x_ic[7][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:BN132:@XP_MSG">delay_con.v(58)</a><!@TM:1757015722> | Removing sequential instance top_bf_0.delay_ctrl.x_ic[8][3] because it is equivalent to instance top_bf_0.delay_ctrl.x_ic[8][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:BN132:@XP_MSG">delay_con.v(58)</a><!@TM:1757015722> | Removing sequential instance top_bf_0.delay_ctrl.x_ic[9][3] because it is equivalent to instance top_bf_0.delay_ctrl.x_ic[9][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:BN132:@XP_MSG">delay_con.v(58)</a><!@TM:1757015722> | Removing sequential instance top_bf_0.delay_ctrl.x_ic[10][3] because it is equivalent to instance top_bf_0.delay_ctrl.x_ic[10][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:BN132:@XP_MSG">delay_con.v(58)</a><!@TM:1757015722> | Removing sequential instance top_bf_0.delay_ctrl.x_ic[11][3] because it is equivalent to instance top_bf_0.delay_ctrl.x_ic[11][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:BN132:@XP_MSG">delay_con.v(58)</a><!@TM:1757015722> | Removing sequential instance top_bf_0.delay_ctrl.x_ic[12][3] because it is equivalent to instance top_bf_0.delay_ctrl.x_ic[12][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:BN132:@XP_MSG">delay_con.v(58)</a><!@TM:1757015722> | Removing sequential instance top_bf_0.delay_ctrl.x_ic[13][3] because it is equivalent to instance top_bf_0.delay_ctrl.x_ic[13][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:BN132:@XP_MSG">delay_con.v(58)</a><!@TM:1757015722> | Removing sequential instance top_bf_0.delay_ctrl.x_ic[14][3] because it is equivalent to instance top_bf_0.delay_ctrl.x_ic[14][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_con.v:58:4:58:10:@W:BN132:@XP_MSG">delay_con.v(58)</a><!@TM:1757015722> | Removing sequential instance top_bf_0.delay_ctrl.x_ic[15][3] because it is equivalent to instance top_bf_0.delay_ctrl.x_ic[15][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v:19:4:19:10:@W:BN132:@XP_MSG">sample_delay.v(19)</a><!@TM:1757015722> | Removing sequential instance top_bf_0.delay_ctrl.sample_array[6].sd_inst.write_ptr[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[2].sd_inst.write_ptr[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v:19:4:19:10:@W:BN132:@XP_MSG">sample_delay.v(19)</a><!@TM:1757015722> | Removing sequential instance top_bf_0.delay_ctrl.sample_array[2].sd_inst.write_ptr[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[13].sd_inst.write_ptr[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v:19:4:19:10:@W:BN132:@XP_MSG">sample_delay.v(19)</a><!@TM:1757015722> | Removing sequential instance top_bf_0.delay_ctrl.sample_array[8].sd_inst.write_ptr[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[4].sd_inst.write_ptr[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v:19:4:19:10:@W:BN132:@XP_MSG">sample_delay.v(19)</a><!@TM:1757015722> | Removing sequential instance top_bf_0.delay_ctrl.sample_array[13].sd_inst.write_ptr[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[14].sd_inst.write_ptr[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v:19:4:19:10:@W:BN132:@XP_MSG">sample_delay.v(19)</a><!@TM:1757015722> | Removing sequential instance top_bf_0.delay_ctrl.sample_array[4].sd_inst.write_ptr[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[12].sd_inst.write_ptr[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v:19:4:19:10:@W:BN132:@XP_MSG">sample_delay.v(19)</a><!@TM:1757015722> | Removing sequential instance top_bf_0.delay_ctrl.sample_array[14].sd_inst.write_ptr[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[11].sd_inst.write_ptr[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v:19:4:19:10:@W:BN132:@XP_MSG">sample_delay.v(19)</a><!@TM:1757015722> | Removing sequential instance top_bf_0.delay_ctrl.sample_array[12].sd_inst.write_ptr[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[7].sd_inst.write_ptr[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v:19:4:19:10:@W:BN132:@XP_MSG">sample_delay.v(19)</a><!@TM:1757015722> | Removing sequential instance top_bf_0.delay_ctrl.sample_array[11].sd_inst.write_ptr[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[0].sd_inst.write_ptr[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v:19:4:19:10:@W:BN132:@XP_MSG">sample_delay.v(19)</a><!@TM:1757015722> | Removing sequential instance top_bf_0.delay_ctrl.sample_array[7].sd_inst.write_ptr[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[10].sd_inst.write_ptr[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v:19:4:19:10:@W:BN132:@XP_MSG">sample_delay.v(19)</a><!@TM:1757015722> | Removing sequential instance top_bf_0.delay_ctrl.sample_array[0].sd_inst.write_ptr[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[1].sd_inst.write_ptr[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v:19:4:19:10:@W:BN132:@XP_MSG">sample_delay.v(19)</a><!@TM:1757015722> | Removing sequential instance top_bf_0.delay_ctrl.sample_array[10].sd_inst.write_ptr[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[5].sd_inst.write_ptr[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v:19:4:19:10:@W:BN132:@XP_MSG">sample_delay.v(19)</a><!@TM:1757015722> | Removing sequential instance top_bf_0.delay_ctrl.sample_array[1].sd_inst.write_ptr[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[3].sd_inst.write_ptr[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v:19:4:19:10:@W:BN132:@XP_MSG">sample_delay.v(19)</a><!@TM:1757015722> | Removing sequential instance top_bf_0.delay_ctrl.sample_array[5].sd_inst.write_ptr[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[15].sd_inst.write_ptr[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v:19:4:19:10:@W:BN132:@XP_MSG">sample_delay.v(19)</a><!@TM:1757015722> | Removing sequential instance top_bf_0.delay_ctrl.sample_array[3].sd_inst.write_ptr[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[9].sd_inst.write_ptr[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v:25:29:25:43:@W:BN132:@XP_MSG">sample_delay.v(25)</a><!@TM:1757015722> | Removing user instance top_bf_0.delay_ctrl.sample_array[9].sd_inst.un1_write_ptr_0[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[3].sd_inst.un1_write_ptr_0[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v:25:29:25:43:@W:BN132:@XP_MSG">sample_delay.v(25)</a><!@TM:1757015722> | Removing user instance top_bf_0.delay_ctrl.sample_array[15].sd_inst.un1_write_ptr_0[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[5].sd_inst.un1_write_ptr_0[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v:25:29:25:43:@W:BN132:@XP_MSG">sample_delay.v(25)</a><!@TM:1757015722> | Removing user instance top_bf_0.delay_ctrl.sample_array[3].sd_inst.un1_write_ptr_0[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[1].sd_inst.un1_write_ptr_0[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v:25:29:25:43:@W:BN132:@XP_MSG">sample_delay.v(25)</a><!@TM:1757015722> | Removing user instance top_bf_0.delay_ctrl.sample_array[5].sd_inst.un1_write_ptr_0[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[10].sd_inst.un1_write_ptr_0[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v:25:29:25:43:@W:BN132:@XP_MSG">sample_delay.v(25)</a><!@TM:1757015722> | Removing user instance top_bf_0.delay_ctrl.sample_array[1].sd_inst.un1_write_ptr_0[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[0].sd_inst.un1_write_ptr_0[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v:25:29:25:43:@W:BN132:@XP_MSG">sample_delay.v(25)</a><!@TM:1757015722> | Removing user instance top_bf_0.delay_ctrl.sample_array[10].sd_inst.un1_write_ptr_0[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[7].sd_inst.un1_write_ptr_0[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v:25:29:25:43:@W:BN132:@XP_MSG">sample_delay.v(25)</a><!@TM:1757015722> | Removing user instance top_bf_0.delay_ctrl.sample_array[0].sd_inst.un1_write_ptr_0[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[11].sd_inst.un1_write_ptr_0[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v:25:29:25:43:@W:BN132:@XP_MSG">sample_delay.v(25)</a><!@TM:1757015722> | Removing user instance top_bf_0.delay_ctrl.sample_array[7].sd_inst.un1_write_ptr_0[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[12].sd_inst.un1_write_ptr_0[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v:25:29:25:43:@W:BN132:@XP_MSG">sample_delay.v(25)</a><!@TM:1757015722> | Removing user instance top_bf_0.delay_ctrl.sample_array[11].sd_inst.un1_write_ptr_0[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[14].sd_inst.un1_write_ptr_0[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v:25:29:25:43:@W:BN132:@XP_MSG">sample_delay.v(25)</a><!@TM:1757015722> | Removing user instance top_bf_0.delay_ctrl.sample_array[12].sd_inst.un1_write_ptr_0[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[4].sd_inst.un1_write_ptr_0[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v:25:29:25:43:@W:BN132:@XP_MSG">sample_delay.v(25)</a><!@TM:1757015722> | Removing user instance top_bf_0.delay_ctrl.sample_array[14].sd_inst.un1_write_ptr_0[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[13].sd_inst.un1_write_ptr_0[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v:25:29:25:43:@W:BN132:@XP_MSG">sample_delay.v(25)</a><!@TM:1757015722> | Removing user instance top_bf_0.delay_ctrl.sample_array[4].sd_inst.un1_write_ptr_0[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[8].sd_inst.un1_write_ptr_0[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v:25:29:25:43:@W:BN132:@XP_MSG">sample_delay.v(25)</a><!@TM:1757015722> | Removing user instance top_bf_0.delay_ctrl.sample_array[13].sd_inst.un1_write_ptr_0[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[2].sd_inst.un1_write_ptr_0[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v:25:29:25:43:@W:BN132:@XP_MSG">sample_delay.v(25)</a><!@TM:1757015722> | Removing user instance top_bf_0.delay_ctrl.sample_array[2].sd_inst.un1_write_ptr_0[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[6].sd_inst.un1_write_ptr_0[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v:25:29:25:43:@W:BN132:@XP_MSG">sample_delay.v(25)</a><!@TM:1757015722> | Removing user instance top_bf_0.delay_ctrl.sample_array[8].sd_inst.un1_write_ptr_0[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[6].sd_inst.un1_write_ptr_0[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v:19:4:19:10:@W:BN132:@XP_MSG">sample_delay.v(19)</a><!@TM:1757015722> | Removing sequential instance top_bf_0.delay_ctrl.sample_array[15].sd_inst.write_ptr[7:0] because it is equivalent to instance top_bf_0.delay_ctrl.sample_array[9].sd_inst.write_ptr[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 578MB peak: 578MB)

Encoding state machine state[3:0] (in view: work.top_bf(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/top_bf.v:39:4:39:10:@N:MO225:@XP_MSG">top_bf.v(39)</a><!@TM:1757015722> | There are no possible illegal states for state machine state[3:0] (in view: work.top_bf(verilog)); safe FSM implementation is not required.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:88:0:88:6:@W:BN132:@XP_MSG">readrf_vals.v(88)</a><!@TM:1757015722> | Removing instance top_bf_0.read_vals.val4_1[7] because it is equivalent to instance top_bf_0.read_vals.val4_1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:88:0:88:6:@W:BN132:@XP_MSG">readrf_vals.v(88)</a><!@TM:1757015722> | Removing instance top_bf_0.read_vals.val4_1[6] because it is equivalent to instance top_bf_0.read_vals.val4_1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:88:0:88:6:@W:BN132:@XP_MSG">readrf_vals.v(88)</a><!@TM:1757015722> | Removing instance top_bf_0.read_vals.val4_1[5] because it is equivalent to instance top_bf_0.read_vals.val4_1[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:88:0:88:6:@W:BN132:@XP_MSG">readrf_vals.v(88)</a><!@TM:1757015722> | Removing instance top_bf_0.read_vals.val4_1[3] because it is equivalent to instance top_bf_0.read_vals.val4_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:88:0:88:6:@W:BN132:@XP_MSG">readrf_vals.v(88)</a><!@TM:1757015722> | Removing instance top_bf_0.read_vals.val4_1[2] because it is equivalent to instance top_bf_0.read_vals.val4_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:88:0:88:6:@W:BN132:@XP_MSG">readrf_vals.v(88)</a><!@TM:1757015722> | Removing instance top_bf_0.read_vals.val4_1[1] because it is equivalent to instance top_bf_0.read_vals.val4_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:88:0:88:6:@W:BN132:@XP_MSG">readrf_vals.v(88)</a><!@TM:1757015722> | Removing instance top_bf_0.read_vals.val1_1[7] because it is equivalent to instance top_bf_0.read_vals.val1_1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:88:0:88:6:@W:BN132:@XP_MSG">readrf_vals.v(88)</a><!@TM:1757015722> | Removing instance top_bf_0.read_vals.val2_1[7] because it is equivalent to instance top_bf_0.read_vals.val2_1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:88:0:88:6:@W:BN132:@XP_MSG">readrf_vals.v(88)</a><!@TM:1757015722> | Removing instance top_bf_0.read_vals.val2_1[6] because it is equivalent to instance top_bf_0.read_vals.val2_1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:88:0:88:6:@W:BN132:@XP_MSG">readrf_vals.v(88)</a><!@TM:1757015722> | Removing instance top_bf_0.read_vals.val2_1[5] because it is equivalent to instance top_bf_0.read_vals.val2_1[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:88:0:88:6:@W:BN132:@XP_MSG">readrf_vals.v(88)</a><!@TM:1757015722> | Removing instance top_bf_0.read_vals.val2_1[4] because it is equivalent to instance top_bf_0.read_vals.val2_1[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:88:0:88:6:@W:BN132:@XP_MSG">readrf_vals.v(88)</a><!@TM:1757015722> | Removing instance top_bf_0.read_vals.val2_1[3] because it is equivalent to instance top_bf_0.read_vals.val2_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:88:0:88:6:@W:BN132:@XP_MSG">readrf_vals.v(88)</a><!@TM:1757015722> | Removing instance top_bf_0.read_vals.val2_1[2] because it is equivalent to instance top_bf_0.read_vals.val2_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:88:0:88:6:@W:BN132:@XP_MSG">readrf_vals.v(88)</a><!@TM:1757015722> | Removing instance top_bf_0.read_vals.val2_1[1] because it is equivalent to instance top_bf_0.read_vals.val2_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
Encoding state machine state[4:0] (in view: work.delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   000 -> 00000
   001 -> 00011
   010 -> 00101
   011 -> 01001
   110 -> 10001
@N:<a href="@N:FX493:@XP_HELP">FX493</a> : <!@TM:1757015722> | Applying initial value "0" on instance state_i[0]. 
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v:19:4:19:10:@W:FX107:@XP_MSG">sample_delay.v(19)</a><!@TM:1757015722> | RAM sample_array\[2\]\.sd_inst.buffer[7:0] (in view: work.delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v:19:4:19:10:@W:FX107:@XP_MSG">sample_delay.v(19)</a><!@TM:1757015722> | RAM sample_array\[0\]\.sd_inst.buffer[7:0] (in view: work.delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v:19:4:19:10:@W:FX107:@XP_MSG">sample_delay.v(19)</a><!@TM:1757015722> | RAM sample_array\[1\]\.sd_inst.buffer[7:0] (in view: work.delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sample_delay.v:19:4:19:10:@W:FX107:@XP_MSG">sample_delay.v(19)</a><!@TM:1757015722> | RAM sample_array\[3\]\.sd_inst.buffer[7:0] (in view: work.delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
Encoding state machine state[2:0] (in view: work.sqrt_top_bf(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sqrt.v:31:0:31:6:@N:MO231:@XP_MSG">sqrt.v(31)</a><!@TM:1757015722> | Found counter in view:work.sqrt_top_bf(verilog) instance i[4:0] 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sqrt.v:31:0:31:6:@N:BN362:@XP_MSG">sqrt.v(31)</a><!@TM:1757015722> | Removing sequential instance dout[8] (in view: work.sqrt_top_bf(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sqrt.v:31:0:31:6:@N:BN362:@XP_MSG">sqrt.v(31)</a><!@TM:1757015722> | Removing sequential instance dout[9] (in view: work.sqrt_top_bf(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sqrt.v:31:0:31:6:@N:BN362:@XP_MSG">sqrt.v(31)</a><!@TM:1757015722> | Removing sequential instance dout[10] (in view: work.sqrt_top_bf(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sqrt.v:31:0:31:6:@N:BN362:@XP_MSG">sqrt.v(31)</a><!@TM:1757015722> | Removing sequential instance dout[11] (in view: work.sqrt_top_bf(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sqrt.v:31:0:31:6:@N:BN362:@XP_MSG">sqrt.v(31)</a><!@TM:1757015722> | Removing sequential instance dout[12] (in view: work.sqrt_top_bf(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sqrt.v:31:0:31:6:@N:BN362:@XP_MSG">sqrt.v(31)</a><!@TM:1757015722> | Removing sequential instance dout[13] (in view: work.sqrt_top_bf(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sqrt.v:31:0:31:6:@N:BN362:@XP_MSG">sqrt.v(31)</a><!@TM:1757015722> | Removing sequential instance dout[14] (in view: work.sqrt_top_bf(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/sqrt.v:31:0:31:6:@N:BN362:@XP_MSG">sqrt.v(31)</a><!@TM:1757015722> | Removing sequential instance dout[15] (in view: work.sqrt_top_bf(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 579MB peak: 579MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:88:0:88:6:@W:BN132:@XP_MSG">readrf_vals.v(88)</a><!@TM:1757015722> | Removing instance top_bf_0.read_vals.val4_1[4] because it is equivalent to instance top_bf_0.read_vals.val1_1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/readrf_vals.v:88:0:88:6:@W:BN132:@XP_MSG">readrf_vals.v(88)</a><!@TM:1757015722> | Removing instance top_bf_0.read_vals.val4_1[0] because it is equivalent to instance top_bf_0.read_vals.val1_1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 584MB peak: 584MB)

NConnInternalConnection caching is on
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:67:0:67:6:@W:BN132:@XP_MSG">delay_calc.v(67)</a><!@TM:1757015722> | Removing instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[15] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:67:0:67:6:@W:BN132:@XP_MSG">delay_calc.v(67)</a><!@TM:1757015722> | Removing instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[14] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:67:0:67:6:@W:BN132:@XP_MSG">delay_calc.v(67)</a><!@TM:1757015722> | Removing instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[13] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:67:0:67:6:@W:BN132:@XP_MSG">delay_calc.v(67)</a><!@TM:1757015722> | Removing instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[12] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:67:0:67:6:@W:BN132:@XP_MSG">delay_calc.v(67)</a><!@TM:1757015722> | Removing instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[11] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:67:0:67:6:@W:BN132:@XP_MSG">delay_calc.v(67)</a><!@TM:1757015722> | Removing instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[9] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:67:0:67:6:@W:BN132:@XP_MSG">delay_calc.v(67)</a><!@TM:1757015722> | Removing instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[8] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:67:0:67:6:@W:BN132:@XP_MSG">delay_calc.v(67)</a><!@TM:1757015722> | Removing instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[7] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:67:0:67:6:@W:BN132:@XP_MSG">delay_calc.v(67)</a><!@TM:1757015722> | Removing instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[6] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:67:0:67:6:@W:BN132:@XP_MSG">delay_calc.v(67)</a><!@TM:1757015722> | Removing instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[5] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:67:0:67:6:@W:BN132:@XP_MSG">delay_calc.v(67)</a><!@TM:1757015722> | Removing instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[4] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:67:0:67:6:@W:BN132:@XP_MSG">delay_calc.v(67)</a><!@TM:1757015722> | Removing instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[2] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:67:0:67:6:@W:BN132:@XP_MSG">delay_calc.v(67)</a><!@TM:1757015722> | Removing instance top_bf_0.delay_ctrl.delay_calc_arr[8].delay_calc_inst.dx[10] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:67:0:67:6:@W:BN132:@XP_MSG">delay_calc.v(67)</a><!@TM:1757015722> | Removing instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[15] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:67:0:67:6:@W:BN132:@XP_MSG">delay_calc.v(67)</a><!@TM:1757015722> | Removing instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[14] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:67:0:67:6:@W:BN132:@XP_MSG">delay_calc.v(67)</a><!@TM:1757015722> | Removing instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[13] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:67:0:67:6:@W:BN132:@XP_MSG">delay_calc.v(67)</a><!@TM:1757015722> | Removing instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[12] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:67:0:67:6:@W:BN132:@XP_MSG">delay_calc.v(67)</a><!@TM:1757015722> | Removing instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[11] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:67:0:67:6:@W:BN132:@XP_MSG">delay_calc.v(67)</a><!@TM:1757015722> | Removing instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[9] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:67:0:67:6:@W:BN132:@XP_MSG">delay_calc.v(67)</a><!@TM:1757015722> | Removing instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[8] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:67:0:67:6:@W:BN132:@XP_MSG">delay_calc.v(67)</a><!@TM:1757015722> | Removing instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[7] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:67:0:67:6:@W:BN132:@XP_MSG">delay_calc.v(67)</a><!@TM:1757015722> | Removing instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[6] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:67:0:67:6:@W:BN132:@XP_MSG">delay_calc.v(67)</a><!@TM:1757015722> | Removing instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[5] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:67:0:67:6:@W:BN132:@XP_MSG">delay_calc.v(67)</a><!@TM:1757015722> | Removing instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[4] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:67:0:67:6:@W:BN132:@XP_MSG">delay_calc.v(67)</a><!@TM:1757015722> | Removing instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[2] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:67:0:67:6:@W:BN132:@XP_MSG">delay_calc.v(67)</a><!@TM:1757015722> | Removing instance top_bf_0.delay_ctrl.delay_calc_arr[7].delay_calc_inst.dx[15] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:67:0:67:6:@W:BN132:@XP_MSG">delay_calc.v(67)</a><!@TM:1757015722> | Removing instance top_bf_0.delay_ctrl.delay_calc_arr[7].delay_calc_inst.dx[14] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:67:0:67:6:@W:BN132:@XP_MSG">delay_calc.v(67)</a><!@TM:1757015722> | Removing instance top_bf_0.delay_ctrl.delay_calc_arr[7].delay_calc_inst.dx[13] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:67:0:67:6:@W:BN132:@XP_MSG">delay_calc.v(67)</a><!@TM:1757015722> | Removing instance top_bf_0.delay_ctrl.delay_calc_arr[7].delay_calc_inst.dx[12] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:67:0:67:6:@W:BN132:@XP_MSG">delay_calc.v(67)</a><!@TM:1757015722> | Removing instance top_bf_0.delay_ctrl.delay_calc_arr[7].delay_calc_inst.dx[11] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:67:0:67:6:@W:BN132:@XP_MSG">delay_calc.v(67)</a><!@TM:1757015722> | Removing instance top_bf_0.delay_ctrl.delay_calc_arr[7].delay_calc_inst.dx[10] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:67:0:67:6:@W:BN132:@XP_MSG">delay_calc.v(67)</a><!@TM:1757015722> | Removing instance top_bf_0.delay_ctrl.delay_calc_arr[7].delay_calc_inst.dx[9] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:67:0:67:6:@W:BN132:@XP_MSG">delay_calc.v(67)</a><!@TM:1757015722> | Removing instance top_bf_0.delay_ctrl.delay_calc_arr[7].delay_calc_inst.dx[8] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:67:0:67:6:@W:BN132:@XP_MSG">delay_calc.v(67)</a><!@TM:1757015722> | Removing instance top_bf_0.delay_ctrl.delay_calc_arr[7].delay_calc_inst.dx[7] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:67:0:67:6:@W:BN132:@XP_MSG">delay_calc.v(67)</a><!@TM:1757015722> | Removing instance top_bf_0.delay_ctrl.delay_calc_arr[7].delay_calc_inst.dx[6] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:67:0:67:6:@W:BN132:@XP_MSG">delay_calc.v(67)</a><!@TM:1757015722> | Removing instance top_bf_0.delay_ctrl.delay_calc_arr[7].delay_calc_inst.dx[5] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:67:0:67:6:@W:BN132:@XP_MSG">delay_calc.v(67)</a><!@TM:1757015722> | Removing instance top_bf_0.delay_ctrl.delay_calc_arr[7].delay_calc_inst.dx[4] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:67:0:67:6:@W:BN132:@XP_MSG">delay_calc.v(67)</a><!@TM:1757015722> | Removing instance top_bf_0.delay_ctrl.delay_calc_arr[7].delay_calc_inst.dx[2] because it is equivalent to instance top_bf_0.delay_ctrl.delay_calc_arr[3].delay_calc_inst.dx[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Only the first 100 messages of id 'BN132' are reported. To see all messages use 'report_messages -log /home/jessica/GITHUB/EchoCore/ultrasound/libero/synthesis/top_bf/top_bf.srr -id BN132' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN132} -count unlimited' in the Tcl shell.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/hdl/delay_calc.v:67:0:67:6:@N:BN362:@XP_MSG">delay_calc.v(67)</a><!@TM:1757015722> | Removing sequential instance delay_ctrl.delay_calc_arr\[0\]\.delay_calc_inst.dx[10] (in view: work.top_bf(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:03s; Memory used current: 600MB peak: 600MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 600MB peak: 600MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 600MB peak: 600MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 600MB peak: 600MB)

<font color=#A52A2A>@W:<a href="@W:FX134:@XP_HELP">FX134</a> : <!@TM:1757015722> | CRITICAL WARNING: Insufficient block RAM resources for mapping the memory element delay_ctrl.sample_array\[1\]\.sd_inst.buffer_buffer_3_0 in the design. Switch to a larger device. </font> 

Finished preparing to map (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 600MB peak: 600MB)


Finished technology mapping (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 600MB peak: 600MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:06s		     1.21ns		2202 /      2465

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 604MB peak: 604MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 604MB peak: 604MB)


Finished mapping top_bf
Multiprocessing finished at : Fri Sep  5 01:25:13 2025
Multiprocessing took 0h:00m:09s realtime, 0h:00m:20s cputime

<a name=mapperReport19></a>Summary of Compile Points :</a>
*************************** 
Name                                                                    Status       Reason                      Start Time                   End Time                     Realtime       CPU Time       Fast Synthesis
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s     Remapped     Mapping options changed     Fri Sep  5 01:25:04 2025     Fri Sep  5 01:25:09 2025     0h:00m:04s     0h:00m:04s     No            
top_bf                                                                  Mapped       No database                 Fri Sep  5 01:25:04 2025     Fri Sep  5 01:25:12 2025     0h:00m:08s     0h:00m:08s     No            
top                                                                     Mapped       No database                 Fri Sep  5 01:25:04 2025     Fri Sep  5 01:25:10 2025     0h:00m:06s     0h:00m:06s     No            
=======================================================================================================================================================================================================================
Total number of compile points: 3
===================================

Links to Compile point Reports:
******************************
Linked File:  <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/synthesis/top_bf/top_bf.srr:@XP_FILE">top_bf.srr</a>
Linked File:  <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/synthesis/top/top.srr:@XP_FILE">top.srr</a>
Linked File:  <a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/synthesis/CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s/CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s.srr:@XP_FILE">CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_48s_48_16s_4_1_2s.srr</a>

==============================


Start loading CP mapped netlist (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:21s; Memory used current: 669MB peak: 669MB)


Finished loading CP mapped netlist (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:22s; Memory used current: 676MB peak: 676MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:25s; Memory used current: 684MB peak: 684MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:25s; Memory used current: 684MB peak: 684MB)


Start Writing Netlists (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:26s; Memory used current: 683MB peak: 684MB)

Writing Analyst data base /home/jessica/GITHUB/EchoCore/ultrasound/libero/synthesis/synwork/top_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:27s; Memory used current: 683MB peak: 684MB)

Writing Verilog Simulation files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1757015722> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1757015722> | Synopsys Constraint File capacitance units using default value of 1pF  
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1757015722> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1757015722> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1757015722> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1757015722> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1757015722> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1757015722> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1757015722> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1757015722> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1757015722> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1757015722> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1757015722> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1757015722> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1757015722> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1757015722> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1757015722> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1757015722> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1757015722> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1757015722> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1757015722> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1757015722> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1757015722> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1757015722> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1757015722> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1757015722> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1757015722> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1757015722> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1757015722> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1757015722> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1757015722> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1757015722> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1757015722> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1757015722> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 
<font color=#A52A2A>@W:<a href="@W:BW156:@XP_HELP">BW156</a> : <!@TM:1757015722> | Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.</font> 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:30s; Memory used current: 683MB peak: 684MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:30s; Memory used current: 683MB peak: 684MB)


Start final timing analysis (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:30s; Memory used current: 683MB peak: 684MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1757015722> | Found inferred clock top|clk with period 10.00ns. Please declare a user-defined clock on port clk.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1757015722> | Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_728_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.N_728.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1757015722> | Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_725_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.N_725.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1757015722> | Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_726_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.N_726.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1757015722> | Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_727_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.N_727.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1757015722> | Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_732_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.N_732.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1757015722> | Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_729_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.N_729.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1757015722> | Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_730_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.N_730.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1757015722> | Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_731_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.N_731.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1757015722> | Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_736_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.N_736.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1757015722> | Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_733_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.N_733.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1757015722> | Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_734_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.N_734.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1757015722> | Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_735_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.N_735.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1757015722> | Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_740_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.N_740.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1757015722> | Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_737_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.N_737.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1757015722> | Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_738_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.N_738.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1757015722> | Found inferred clock delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_739_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.N_739.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1757015722> | Found inferred clock delay_calc_0|N_20_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.delay_calc_arr\[8\]\.delay_calc_inst.N_20_15.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1757015722> | Found inferred clock delay_calc_1|N_20_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.delay_calc_arr\[3\]\.delay_calc_inst.N_20_14.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1757015722> | Found inferred clock delay_calc_2|N_20_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.delay_calc_arr\[7\]\.delay_calc_inst.N_20_13.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1757015722> | Found inferred clock delay_calc_3|N_20_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.delay_calc_arr\[5\]\.delay_calc_inst.N_20_12.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1757015722> | Found inferred clock delay_calc_4|N_20_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.delay_calc_arr\[6\]\.delay_calc_inst.N_20_11.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1757015722> | Found inferred clock delay_calc_5|N_20_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.delay_calc_arr\[13\]\.delay_calc_inst.N_20_10.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1757015722> | Found inferred clock delay_calc_6|N_20_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.delay_calc_arr\[14\]\.delay_calc_inst.N_20_9.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1757015722> | Found inferred clock delay_calc_7|N_20_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.delay_calc_arr\[12\]\.delay_calc_inst.N_20_8.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1757015722> | Found inferred clock delay_calc_8|N_20_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.delay_calc_arr\[2\]\.delay_calc_inst.N_20_7.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1757015722> | Found inferred clock delay_calc_9|N_20_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.delay_calc_arr\[9\]\.delay_calc_inst.N_20_6.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1757015722> | Found inferred clock delay_calc_10|N_20_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.delay_calc_arr\[0\]\.delay_calc_inst.N_20_5.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1757015722> | Found inferred clock delay_calc_11|N_20_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.delay_calc_arr\[1\]\.delay_calc_inst.N_20_4.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1757015722> | Found inferred clock delay_calc_12|N_20_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.delay_calc_arr\[15\]\.delay_calc_inst.N_20_3.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1757015722> | Found inferred clock delay_calc_13|N_20_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.delay_calc_arr\[11\]\.delay_calc_inst.N_20_2.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1757015722> | Found inferred clock delay_calc_14|N_20_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.delay_calc_arr\[4\]\.delay_calc_inst.N_20_1.</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1757015722> | Found inferred clock delay_calc_15|N_20_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_bf_0.delay_ctrl.delay_calc_arr\[10\]\.delay_calc_inst.N_20_0.</font> 


<a name=timingReport20></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Fri Sep  5 01:25:22 2025
#


Top view:               top
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    /home/jessica/GITHUB/EchoCore/ultrasound/libero/designer/top/synthesis.fdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1757015722> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1757015722> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary21></a>Performance Summary</a>
*******************


Worst slack in design: 3.573

                                                                     Requested     Estimated     Requested     Estimated               Clock        Clock     
Starting Clock                                                       Frequency     Frequency     Period        Period        Slack     Type         Group     
--------------------------------------------------------------------------------------------------------------------------------------------------------------
delay_calc_0|N_20_inferred_clock                                     100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_calc_1|N_20_inferred_clock                                     100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_calc_2|N_20_inferred_clock                                     100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_calc_3|N_20_inferred_clock                                     100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_calc_4|N_20_inferred_clock                                     100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_calc_5|N_20_inferred_clock                                     100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_calc_6|N_20_inferred_clock                                     100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_calc_7|N_20_inferred_clock                                     100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_calc_8|N_20_inferred_clock                                     100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_calc_9|N_20_inferred_clock                                     100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_calc_10|N_20_inferred_clock                                    100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_calc_11|N_20_inferred_clock                                    100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_calc_12|N_20_inferred_clock                                    100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_calc_13|N_20_inferred_clock                                    100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_calc_14|N_20_inferred_clock                                    100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_calc_15|N_20_inferred_clock                                    100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_725_inferred_clock     100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_726_inferred_clock     100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_727_inferred_clock     100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_728_inferred_clock     100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_729_inferred_clock     100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_730_inferred_clock     100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_731_inferred_clock     100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_732_inferred_clock     100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_733_inferred_clock     100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_734_inferred_clock     100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_735_inferred_clock     100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_736_inferred_clock     100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_737_inferred_clock     100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_738_inferred_clock     100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_739_inferred_clock     100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_740_inferred_clock     100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
top|clk                                                              100.0 MHz     155.6 MHz     10.000        6.427         3.573     inferred     (multiple)
==============================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





<a name=clockRelationships22></a>Clock Relationships</a>
*******************

Clocks                                                                                                                              |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                          Ending                                                            |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top|clk                                                           top|clk                                                           |  10.000      3.573  |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_728_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_725_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_726_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_727_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_732_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_729_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_730_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_731_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_736_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_733_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_734_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_735_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_740_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_737_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_738_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_739_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_calc_0|N_20_inferred_clock                                  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_calc_1|N_20_inferred_clock                                  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_calc_2|N_20_inferred_clock                                  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_calc_3|N_20_inferred_clock                                  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_calc_4|N_20_inferred_clock                                  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_calc_5|N_20_inferred_clock                                  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_calc_6|N_20_inferred_clock                                  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_calc_7|N_20_inferred_clock                                  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_calc_8|N_20_inferred_clock                                  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_calc_9|N_20_inferred_clock                                  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_calc_10|N_20_inferred_clock                                 |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_calc_11|N_20_inferred_clock                                 |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_calc_12|N_20_inferred_clock                                 |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_calc_13|N_20_inferred_clock                                 |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_calc_14|N_20_inferred_clock                                 |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
top|clk                                                           delay_calc_15|N_20_inferred_clock                                 |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_728_inferred_clock  top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_725_inferred_clock  top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_726_inferred_clock  top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_727_inferred_clock  top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_732_inferred_clock  top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_729_inferred_clock  top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_730_inferred_clock  top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_731_inferred_clock  top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_736_inferred_clock  top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_733_inferred_clock  top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_734_inferred_clock  top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_735_inferred_clock  top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_740_inferred_clock  top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_737_inferred_clock  top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_738_inferred_clock  top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_739_inferred_clock  top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_calc_0|N_20_inferred_clock                                  top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_calc_1|N_20_inferred_clock                                  top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_calc_2|N_20_inferred_clock                                  top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_calc_3|N_20_inferred_clock                                  top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_calc_4|N_20_inferred_clock                                  top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_calc_5|N_20_inferred_clock                                  top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_calc_6|N_20_inferred_clock                                  top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_calc_7|N_20_inferred_clock                                  top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_calc_8|N_20_inferred_clock                                  top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_calc_9|N_20_inferred_clock                                  top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_calc_10|N_20_inferred_clock                                 top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_calc_11|N_20_inferred_clock                                 top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_calc_12|N_20_inferred_clock                                 top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_calc_13|N_20_inferred_clock                                 top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_calc_14|N_20_inferred_clock                                 top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
delay_calc_15|N_20_inferred_clock                                 top|clk                                                           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo23></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport24></a>Detailed Report for Clock: top|clk</a>
====================================



<a name=startingSlack25></a>Starting Points with Worst Slack</a>
********************************

                                                                          Starting                                                Arrival          
Instance                                                                  Reference     Type     Pin     Net                      Time        Slack
                                                                          Clock                                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------
top_bf_0.delay_ctrl.sample_array\[9\]\.sd_inst.write_ptr[0]               top|clk       SLE      Q       read_ptr_0               0.218       3.573
top_bf_0.delay_ctrl.sample_array\[9\]\.sd_inst.write_ptr[1]               top|clk       SLE      Q       write_ptr[1]             0.218       3.581
top_bf_0.delay_ctrl.sample_array\[9\]\.sd_inst.write_ptr[2]               top|clk       SLE      Q       write_ptr[2]             0.218       3.589
top_bf_0.delay_ctrl.sample_array\[9\]\.sd_inst.write_ptr[3]               top|clk       SLE      Q       write_ptr[3]             0.218       3.597
top_bf_0.delay_ctrl.sample_array\[9\]\.sd_inst.write_ptr[4]               top|clk       SLE      Q       write_ptr[4]             0.218       3.605
top_bf_0.delay_ctrl.delay_calc_arr\[0\]\.delay_calc_inst.delay_out[0]     top|clk       SLE      Q       delay_values\[0\][0]     0.218       3.785
top_bf_0.delay_ctrl.delay_calc_arr\[0\]\.delay_calc_inst.delay_out[1]     top|clk       SLE      Q       delay_values\[0\][1]     0.218       3.809
top_bf_0.delay_ctrl.delay_calc_arr\[0\]\.delay_calc_inst.delay_out[2]     top|clk       SLE      Q       delay_values\[0\][2]     0.218       3.817
top_bf_0.delay_ctrl.delay_calc_arr\[0\]\.delay_calc_inst.delay_out[3]     top|clk       SLE      Q       delay_values\[0\][3]     0.218       3.825
top_bf_0.delay_ctrl.delay_calc_arr\[0\]\.delay_calc_inst.delay_out[4]     top|clk       SLE      Q       delay_values\[0\][4]     0.218       3.833
===================================================================================================================================================


<a name=endingSlack26></a>Ending Points with Worst Slack</a>
******************************

                                           Starting                                                          Required          
Instance                                   Reference     Type     Pin     Net                                Time         Slack
                                           Clock                                                                               
-------------------------------------------------------------------------------------------------------------------------------
top_bf_0.summation_unit.sum_result[16]     top|clk       SLE      D       un123_sum_5_cry_7_RNI001IKK2_S     10.000       3.573
top_bf_0.summation_unit.sum_result[15]     top|clk       SLE      D       un123_sum_5_cry_7_RNI0G09AA1_S     10.000       3.589
top_bf_0.summation_unit.sum_result[14]     top|clk       SLE      D       un123_sum_5_cry_7_RNI08G45L2_S     10.000       3.605
top_bf_0.summation_unit.sum_result[13]     top|clk       SLE      D       un123_sum_5_cry_7_RNI048IIA1_S     10.000       3.621
top_bf_0.summation_unit.sum_result[12]     top|clk       SLE      D       un123_sum_5_cry_7_RNI02499L_S      10.000       3.637
top_bf_0.summation_unit.sum_result[11]     top|clk       SLE      D       un123_sum_5_cry_7_RNI01IKKA_S      10.000       3.653
top_bf_0.summation_unit.sum_result[10]     top|clk       SLE      D       un123_sum_5_cry_7_RNIG09AA52_S     10.000       3.669
top_bf_0.summation_unit.sum_result[9]      top|clk       SLE      D       un123_sum_5_cry_7_RNI8G45L21_S     10.000       3.685
top_bf_0.summation_unit.sum_result[8]      top|clk       SLE      D       un123_sum_5_cry_7_RNIMPKI3H_S      10.000       3.701
top_bf_0.summation_unit.sum_result[7]      top|clk       SLE      D       un123_sum_5_cry_7_RNICSRI172_S     10.000       3.717
===============================================================================================================================



<a name=worstPaths27></a>Worst Path Information</a>
<a href="/home/jessica/GITHUB/EchoCore/ultrasound/libero/synthesis/top.srr:srsf/home/jessica/GITHUB/EchoCore/ultrasound/libero/synthesis/top.srs:fp:468480:486153:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      6.427
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     3.573

    Number of logic level(s):                42
    Starting point:                          top_bf_0.delay_ctrl.sample_array\[9\]\.sd_inst.write_ptr[0] / Q
    Ending point:                            top_bf_0.summation_unit.sum_result[16] / D
    The start point is clocked by            top|clk [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            top|clk [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                    Pin           Pin               Arrival     No. of    
Name                                                                 Type         Name          Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------
top_bf_0.delay_ctrl.sample_array\[9\]\.sd_inst.write_ptr[0]          SLE          Q             Out     0.218     0.218 r     -         
read_ptr_0                                                           Net          -             -       0.818     -           41        
top_bf_0.delay_ctrl.sample_array\[0\]\.sd_inst.read_ptr_0_cry_0      ARI1         A             In      -         1.036 r     -         
top_bf_0.delay_ctrl.sample_array\[0\]\.sd_inst.read_ptr_0_cry_0      ARI1         FCO           Out     0.285     1.321 r     -         
read_ptr_0_cry_0                                                     Net          -             -       0.000     -           1         
top_bf_0.delay_ctrl.sample_array\[0\]\.sd_inst.read_ptr_0_cry_1      ARI1         FCI           In      -         1.321 r     -         
top_bf_0.delay_ctrl.sample_array\[0\]\.sd_inst.read_ptr_0_cry_1      ARI1         FCO           Out     0.008     1.329 r     -         
read_ptr_0_cry_1                                                     Net          -             -       0.000     -           1         
top_bf_0.delay_ctrl.sample_array\[0\]\.sd_inst.read_ptr_0_cry_2      ARI1         FCI           In      -         1.329 r     -         
top_bf_0.delay_ctrl.sample_array\[0\]\.sd_inst.read_ptr_0_cry_2      ARI1         FCO           Out     0.008     1.337 r     -         
read_ptr_0_cry_2                                                     Net          -             -       0.000     -           1         
top_bf_0.delay_ctrl.sample_array\[0\]\.sd_inst.read_ptr_0_cry_3      ARI1         FCI           In      -         1.337 r     -         
top_bf_0.delay_ctrl.sample_array\[0\]\.sd_inst.read_ptr_0_cry_3      ARI1         FCO           Out     0.008     1.345 r     -         
read_ptr_0_cry_3                                                     Net          -             -       0.000     -           1         
top_bf_0.delay_ctrl.sample_array\[0\]\.sd_inst.read_ptr_0_cry_4      ARI1         FCI           In      -         1.345 r     -         
top_bf_0.delay_ctrl.sample_array\[0\]\.sd_inst.read_ptr_0_cry_4      ARI1         FCO           Out     0.008     1.353 r     -         
read_ptr_0_cry_4                                                     Net          -             -       0.000     -           1         
top_bf_0.delay_ctrl.sample_array\[0\]\.sd_inst.read_ptr_0_cry_5      ARI1         FCI           In      -         1.353 r     -         
top_bf_0.delay_ctrl.sample_array\[0\]\.sd_inst.read_ptr_0_cry_5      ARI1         S             Out     0.300     1.653 r     -         
read_ptr[5]                                                          Net          -             -       0.649     -           4         
top_bf_0.delay_ctrl.sample_array\[0\]\.sd_inst.buffer_buffer_2_0     RAM64x12     R_ADDR[5]     In      -         2.302 r     -         
top_bf_0.delay_ctrl.sample_array\[0\]\.sd_inst.buffer_buffer_2_0     RAM64x12     R_DATA[0]     Out     0.920     3.222 r     -         
buffer_out_bus2[0]                                                   Net          -             -       0.118     -           1         
top_bf_0.summation_unit.un123_sum_5_m_m_1_0_wmux[0]                  ARI1         D             In      -         3.340 r     -         
top_bf_0.summation_unit.un123_sum_5_m_m_1_0_wmux[0]                  ARI1         Y             Out     0.363     3.703 r     -         
un123_sum_5_m_m_1_0_y0[0]                                            Net          -             -       0.118     -           1         
top_bf_0.summation_unit.un123_sum_5_m_m_1_0_wmux_0[0]                ARI1         A             In      -         3.821 r     -         
top_bf_0.summation_unit.un123_sum_5_m_m_1_0_wmux_0[0]                ARI1         Y             Out     0.126     3.947 f     -         
buffer_0[0]                                                          Net          -             -       0.118     -           1         
top_bf_0.summation_unit.un123_sum_5_m[0]                             CFG4         D             In      -         4.065 f     -         
top_bf_0.summation_unit.un123_sum_5_m[0]                             CFG4         Y             Out     0.192     4.256 f     -         
delayed_flat[0]                                                      Net          -             -       0.118     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_0                            ARI1         A             In      -         4.374 f     -         
top_bf_0.summation_unit.un123_sum_5_cry_0                            ARI1         FCO           Out     0.285     4.659 f     -         
un123_sum_5_cry_0                                                    Net          -             -       0.000     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_1                            ARI1         FCI           In      -         4.659 f     -         
top_bf_0.summation_unit.un123_sum_5_cry_1                            ARI1         S             Out     0.300     4.959 r     -         
un123_sum_5[1]                                                       Net          -             -       0.124     -           2         
top_bf_0.summation_unit.un123_sum_5_cry_1_RNIO3S6C8                  ARI1         C             In      -         5.083 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_1_RNIO3S6C8                  ARI1         Y             Out     0.307     5.390 r     -         
un123_sum_5_cry_1_RNIO3S6C8_Y                                        Net          -             -       0.118     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_2_RNI9M745I                  ARI1         A             In      -         5.508 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_2_RNI9M745I                  ARI1         FCO           Out     0.285     5.793 r     -         
un123_sum_5_cry_2_RNI9M745I_FCO                                      Net          -             -       0.000     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_2_RNI25NQHJ                  ARI1         FCI           In      -         5.793 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_2_RNI25NQHJ                  ARI1         FCO           Out     0.008     5.801 r     -         
un123_sum_5_cry_2_RNI25NQHJ_FCO                                      Net          -             -       0.000     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_3_RNI0RTBG81                 ARI1         FCI           In      -         5.801 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_3_RNI0RTBG81                 ARI1         FCO           Out     0.008     5.809 r     -         
un123_sum_5_cry_3_RNI0RTBG81_FCO                                     Net          -             -       0.000     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_3_RNISBD2T91                 ARI1         FCI           In      -         5.809 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_3_RNISBD2T91                 ARI1         FCO           Out     0.008     5.817 r     -         
un123_sum_5_cry_3_RNISBD2T91_FCO                                     Net          -             -       0.000     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_4_RNIOBAR6L2                 ARI1         FCI           In      -         5.817 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_4_RNIOBAR6L2                 ARI1         FCO           Out     0.008     5.825 r     -         
un123_sum_5_cry_4_RNIOBAR6L2_FCO                                     Net          -             -       0.000     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_4_RNIOVPHJM2                 ARI1         FCI           In      -         5.825 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_4_RNIOVPHJM2                 ARI1         FCO           Out     0.008     5.833 r     -         
un123_sum_5_cry_4_RNIOVPHJM2_FCO                                     Net          -             -       0.000     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_5_RNIIK3QJE1                 ARI1         FCI           In      -         5.833 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_5_RNIIK3QJE1                 ARI1         FCO           Out     0.008     5.841 r     -         
un123_sum_5_cry_5_RNIIK3QJE1_FCO                                     Net          -             -       0.000     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_5_RNIK9JG0G1                 ARI1         FCI           In      -         5.841 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_5_RNIK9JG0G1                 ARI1         FCO           Out     0.008     5.849 r     -         
un123_sum_5_cry_5_RNIK9JG0G1_FCO                                     Net          -             -       0.000     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_6_RNIDAMND13                 ARI1         FCI           In      -         5.849 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_6_RNIDAMND13                 ARI1         FCO           Out     0.008     5.857 r     -         
un123_sum_5_cry_6_RNIDAMND13_FCO                                     Net          -             -       0.000     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_6_RNII16EQ23                 ARI1         FCI           In      -         5.857 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_6_RNII16EQ23                 ARI1         FCO           Out     0.008     5.865 r     -         
un123_sum_5_cry_6_RNII16EQ23_FCO                                     Net          -             -       0.000     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNICSRI172                 ARI1         FCI           In      -         5.865 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNICSRI172                 ARI1         FCO           Out     0.008     5.873 r     -         
un123_sum_5_cry_7_RNICSRI172_FCO                                     Net          -             -       0.000     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNIKLB9E82                 ARI1         FCI           In      -         5.873 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNIKLB9E82                 ARI1         FCO           Out     0.008     5.881 r     -         
un123_sum_5_cry_7_RNIKLB9E82_FCO                                     Net          -             -       0.000     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNIMPKI3H                  ARI1         FCI           In      -         5.881 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNIMPKI3H                  ARI1         FCO           Out     0.008     5.889 r     -         
un123_sum_5_cry_7_RNIMPKI3H_FCO                                      Net          -             -       0.000     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNI48IIAH                  ARI1         FCI           In      -         5.889 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNI48IIAH                  ARI1         FCO           Out     0.008     5.897 r     -         
un123_sum_5_cry_7_RNI48IIAH_FCO                                      Net          -             -       0.000     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNI8G45L21                 ARI1         FCI           In      -         5.897 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNI8G45L21                 ARI1         FCO           Out     0.008     5.905 r     -         
un123_sum_5_cry_7_RNI8G45L21_FCO                                     Net          -             -       0.000     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNI8G45L21_0               ARI1         FCI           In      -         5.905 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNI8G45L21_0               ARI1         FCO           Out     0.008     5.913 r     -         
un123_sum_5_cry_7_RNI8G45L21_0_FCO                                   Net          -             -       0.000     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNIG09AA52                 ARI1         FCI           In      -         5.913 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNIG09AA52                 ARI1         FCO           Out     0.008     5.921 r     -         
un123_sum_5_cry_7_RNIG09AA52_FCO                                     Net          -             -       0.000     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNIG09AA52_0               ARI1         FCI           In      -         5.921 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNIG09AA52_0               ARI1         FCO           Out     0.008     5.929 r     -         
un123_sum_5_cry_7_RNIG09AA52_0_FCO                                   Net          -             -       0.000     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNI01IKKA                  ARI1         FCI           In      -         5.929 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNI01IKKA                  ARI1         FCO           Out     0.008     5.937 r     -         
un123_sum_5_cry_7_RNI01IKKA_FCO                                      Net          -             -       0.000     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNI01IKKA_0                ARI1         FCI           In      -         5.937 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNI01IKKA_0                ARI1         FCO           Out     0.008     5.945 r     -         
un123_sum_5_cry_7_RNI01IKKA_0_FCO                                    Net          -             -       0.000     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNI02499L                  ARI1         FCI           In      -         5.945 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNI02499L                  ARI1         FCO           Out     0.008     5.953 r     -         
un123_sum_5_cry_7_RNI02499L_FCO                                      Net          -             -       0.000     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNI02499L_0                ARI1         FCI           In      -         5.953 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNI02499L_0                ARI1         FCO           Out     0.008     5.961 r     -         
un123_sum_5_cry_7_RNI02499L_0_FCO                                    Net          -             -       0.000     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNI048IIA1                 ARI1         FCI           In      -         5.961 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNI048IIA1                 ARI1         FCO           Out     0.008     5.969 r     -         
un123_sum_5_cry_7_RNI048IIA1_FCO                                     Net          -             -       0.000     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNI048IIA1_0               ARI1         FCI           In      -         5.969 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNI048IIA1_0               ARI1         FCO           Out     0.008     5.977 r     -         
un123_sum_5_cry_7_RNI048IIA1_0_FCO                                   Net          -             -       0.000     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNI08G45L2                 ARI1         FCI           In      -         5.977 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNI08G45L2                 ARI1         FCO           Out     0.008     5.985 r     -         
un123_sum_5_cry_7_RNI08G45L2_FCO                                     Net          -             -       0.000     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNI08G45L2_0               ARI1         FCI           In      -         5.985 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNI08G45L2_0               ARI1         FCO           Out     0.008     5.993 r     -         
un123_sum_5_cry_7_RNI08G45L2_0_FCO                                   Net          -             -       0.000     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNI0G09AA1                 ARI1         FCI           In      -         5.993 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNI0G09AA1                 ARI1         FCO           Out     0.008     6.001 r     -         
un123_sum_5_cry_7_RNI0G09AA1_FCO                                     Net          -             -       0.000     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNI0G09AA1_0               ARI1         FCI           In      -         6.001 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNI0G09AA1_0               ARI1         FCO           Out     0.008     6.009 r     -         
un123_sum_5_cry_7_RNI0G09AA1_0_FCO                                   Net          -             -       0.000     -           1         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNI001IKK2                 ARI1         FCI           In      -         6.009 r     -         
top_bf_0.summation_unit.un123_sum_5_cry_7_RNI001IKK2                 ARI1         S             Out     0.300     6.309 r     -         
un123_sum_5_cry_7_RNI001IKK2_S                                       Net          -             -       0.118     -           1         
top_bf_0.summation_unit.sum_result[16]                               SLE          D             In      -         6.427 r     -         
========================================================================================================================================
Total path delay (propagation time + setup) of 6.427 is 4.128(64.2%) logic and 2.299(35.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:30s; Memory used current: 683MB peak: 684MB)


Finished timing report (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:30s; Memory used current: 683MB peak: 684MB)

---------------------------------------
<a name=resourceUsage28></a>Resource Usage Report for top </a>

Mapping to part: mpfs025tfcvg484-1
Cell usage:
CLKINT          34 uses
CFG1           15 uses
CFG2           334 uses
CFG3           601 uses
CFG4           1066 uses

Carry cells:
ARI1            2476 uses - used for arithmetic functions
ARI1            82 uses - used for Wide-Mux implementation
Total ARI1      2558 uses


Sequential Cells: 
SLE            4689 uses
SLE_INIT       14 uses - used for Seqshift to URAM mapping
Total SLE          4703 uses

DSP Blocks:   31 of 68 (45%)
 MACC_PA:        16 Mults
 MACC_PA_BC_ROM: 15 Mults

I/O ports: 26
I/O primitives: 26
INBUF          2 uses
OUTBUF         24 uses


Global Clock Buffers: 34

RAM/ROM usage summary
Block RAMs (RAM64x12) : 16
Block RAMs (RAM64x12) : 10 - RAMs inferred for SeqShift
Total Block RAMs (RAM64x12) : 26 of 204 (12%)

Total LUTs:    4574

Extra resources required for RAM and MACC_PA interface logic during P&R:

RAM64X12 Interface Logic : SLEs = 312; LUTs = 312;
RAM1K20  Interface Logic : SLEs = 0; LUTs = 0;
MACC_PA     Interface Logic : SLEs = 576; LUTs = 576;
MACC_PA_BC_ROM     Interface Logic : SLEs = 540; LUTs = 540;

Total number of SLEs after P&R:  4703 + 312 + 0 + 1116 = 6131;
Total number of LUTs after P&R:  4574 + 312 + 0 + 1116 = 6002;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:31s; Memory used current: 595MB peak: 684MB)

Process took 0h:00m:19s realtime, 0h:00m:31s cputime
# Fri Sep  5 01:25:22 2025

###########################################################]

</pre></samp></body></html>
