#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Mar 14 13:46:07 2024
# Process ID: 15884
# Current directory: C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24572 C:\Users\mati9\Documents\02-RedPitaya\lockin_red_pitaya\hardware\lockin.xpr
# Log file: C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/vivado.log
# Journal file: C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware\vivado.jou
# Running On: DESKTOP-TN92N90, OS: Windows, CPU Frequency: 3014 MHz, CPU Physical cores: 2, Host memory: 8588 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.srcs/sources_1/bd/system/system.bd}
update_module_reference system_signal_processing_LI_0_0
delete_bd_objs [get_bd_nets uP/axi_str_rxd_tvalid1_1] [get_bd_nets uP/axi_str_rxd_tdata1_1] [get_bd_intf_nets uP/ps7_0_axi_periph_M02_AXI] [get_bd_cells uP/fifo_2]
delete_bd_objs [get_bd_nets uP/axi_str_rxd_tvalid2_1] [get_bd_nets uP/axi_str_rxd_tdata2_1] [get_bd_intf_nets uP/ps7_0_axi_periph_M07_AXI] [get_bd_cells uP/fifo_3]
delete_bd_objs [get_bd_nets result_cuad_low_Dout] [get_bd_pins uP/axi_str_rxd_tdata2]
delete_bd_objs [get_bd_nets lock_in_data_out1_valid] [get_bd_pins uP/axi_str_rxd_tvalid1]
delete_bd_objs [get_bd_nets lock_in_data_out1_low] [get_bd_pins uP/axi_str_rxd_tdata1]
delete_bd_objs [get_bd_nets lock_in_data_out2_valid] [get_bd_pins uP/axi_str_rxd_tvalid2]
set_property location {4 1257 568} [get_bd_cells uP_control]
set_property location {5 1852 347} [get_bd_cells uP]
set_property location {4 1342 370} [get_bd_cells uP_control]
set_property location {5.5 2261 325} [get_bd_cells uP_control]
set_property location {4 1266 303} [get_bd_cells uP]
set_property location {5 1775 348} [get_bd_cells uP_control]
set_property location {5 1802 391} [get_bd_cells uP_control]
set_property location {5 1799 363} [get_bd_cells uP_control]
delete_bd_objs [get_bd_nets uP_control/gpio2_io_i1_1]
delete_bd_objs [get_bd_nets uP_control/gpio_io_i1_1]
delete_bd_objs [get_bd_nets uP_control/gpio_io_i2_1]
delete_bd_objs [get_bd_nets uP_control/gpio2_io_i_1]
delete_bd_objs [get_bd_pins uP_control/gpio_io_i2]
delete_bd_objs [get_bd_pins uP_control/gpio_io_i1]
delete_bd_objs [get_bd_nets result_cuad_high_Dout] [get_bd_pins uP_control/gpio2_io_i]
delete_bd_objs [get_bd_nets lock_in_data_out1_high] [get_bd_pins uP_control/gpio2_io_i1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
move_bd_cells [get_bd_cells uP_control] [get_bd_cells xlslice_0]
copy_bd_objs /  [get_bd_cells {uP_control/xlslice_0}]
set_property location {5 2060 496} [get_bd_cells xlslice_0]
move_bd_cells [get_bd_cells uP_control] [get_bd_cells xlslice_0]
copy_bd_objs /  [get_bd_cells {uP_control/xlslice_0}]
delete_bd_objs [get_bd_cells xlslice_0]
set_property -dict [list \
  CONFIG.DIN_FROM {63} \
  CONFIG.DIN_TO {32} \
  CONFIG.DIN_WIDTH {64} \
] [get_bd_cells uP_control/xlslice_1]
set_property -dict [list \
  CONFIG.DIN_FROM {31} \
  CONFIG.DIN_WIDTH {64} \
] [get_bd_cells uP_control/xlslice_0]
set_property name res_fase_up [get_bd_cells uP_control/xlslice_1]
set_property name res_fase_low [get_bd_cells uP_control/xlslice_0]
copy_bd_objs /  [get_bd_cells {uP_control/res_fase_up}]
move_bd_cells [get_bd_cells uP_control] [get_bd_cells res_fase_up]
copy_bd_objs /  [get_bd_cells {uP_control/res_fase_up}]
connect_bd_net [get_bd_pins res_fase_up/Dout] [get_bd_pins uP_control/res_fase_up/Din]
delete_bd_objs [get_bd_nets res_fase_up_Dout]
move_bd_cells [get_bd_cells uP_control] [get_bd_cells res_fase_up]
move_bd_cells [get_bd_cells /] [get_bd_cells uP_control/res_fase_up_1]
set_property location {5 1890 -728} [get_bd_cells res_fase_up_1]
set_property name res_cuad_up [get_bd_cells uP_control/res_fase_up_2]
set_property name res_cuad_up [get_bd_cells res_fase_up_1]
move_bd_cells [get_bd_cells uP_control] [get_bd_cells res_cuad_up]
move_bd_cells [get_bd_cells /] [get_bd_cells uP_control/res_cuad_up_1]
move_bd_cells [get_bd_cells uP_control] [get_bd_cells res_cuad_up_1]
set_property name res_cuad_low [get_bd_cells uP_control/res_cuad_up_1]
set_property -dict [list \
  CONFIG.DIN_FROM {31} \
  CONFIG.DIN_TO {0} \
] [get_bd_cells uP_control/res_cuad_low]
move_bd_cells [get_bd_cells /] [get_bd_cells uP_control/finished]
undo
move_bd_cells [get_bd_cells /] [get_bd_cells uP_control/enable]
undo
connect_bd_net [get_bd_pins uP_control/res_fase_up/Dout] [get_bd_pins uP_control/result_fase/gpio_io_i]
connect_bd_net [get_bd_pins uP_control/res_fase_low/Dout] [get_bd_pins uP_control/result_fase/gpio2_io_i]
connect_bd_net [get_bd_pins uP_control/res_cuad_up/Dout] [get_bd_pins uP_control/result_cuad/gpio_io_i]
connect_bd_net [get_bd_pins uP_control/res_cuad_low/Dout] [get_bd_pins uP_control/result_cuad/gpio2_io_i]
regenerate_bd_layout
connect_bd_net [get_bd_pins uP_control/res_cuad_up/Din] [get_bd_pins lock_in/processing_finished]
undo
connect_bd_net [get_bd_pins uP_control/res_cuad_up/Din] [get_bd_pins lock_in/data_out_cuad]
connect_bd_net [get_bd_pins uP_control/Din1] [get_bd_pins uP_control/res_cuad_low/Din]
connect_bd_net [get_bd_pins uP_control/res_fase_low/Din] [get_bd_pins lock_in/data_out_fase]
delete_bd_objs [get_bd_nets uP_control/Din_1]
connect_bd_net [get_bd_pins uP_control/Din2] [get_bd_pins uP_control/res_fase_up/Din]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 uP_control/axi_gpio_0
endgroup
set_property name noise_bits [get_bd_cells uP_control/axi_gpio_0]
connect_bd_net [get_bd_pins uP_control/s_axi_aclk] [get_bd_pins uP_control/noise_bits/s_axi_aclk]
connect_bd_net [get_bd_pins uP_control/s_axi_aresetn] [get_bd_pins uP_control/noise_bits/s_axi_aresetn]
connect_bd_intf_net [get_bd_intf_pins uP_control/noise_bits/S_AXI] -boundary_type upper [get_bd_intf_pins uP/ps7_0_axi_periph/M02_AXI]
delete_bd_objs [get_bd_nets bits_ruido_dout]
connect_bd_net [get_bd_pins data_source_0/simulation_noise] [get_bd_pins uP_control/noise_bits/gpio_io_o]
connect_bd_net [get_bd_pins uP_control/noise_bits/gpio_io_i] [get_bd_pins uP_control/noise_bits/gpio_io_o]
assign_bd_address
regenerate_bd_layout
update_module_reference system_signal_processing_LI_0_0
delete_bd_objs [get_bd_nets uP_control/res_cuad_up_Dout]
delete_bd_objs [get_bd_nets uP_control/res_cuad_low_Dout]
connect_bd_net [get_bd_pins uP_control/result_cuad/gpio_io_i] [get_bd_pins uP_control/res_cuad_low/Dout]
connect_bd_net [get_bd_pins uP_control/result_cuad/gpio2_io_i] [get_bd_pins uP_control/res_cuad_up/Dout]
delete_bd_objs [get_bd_nets uP_control/res_fase_up_Dout]
delete_bd_objs [get_bd_nets uP_control/res_fase_low_Dout]
connect_bd_net [get_bd_pins uP_control/res_fase_low/Dout] [get_bd_pins uP_control/result_fase/gpio_io_i]
connect_bd_net [get_bd_pins uP_control/result_fase/gpio2_io_i] [get_bd_pins uP_control/res_fase_up/Dout]
update_module_reference system_signal_processing_LI_0_0
regenerate_bd_layout
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_run impl_1
open_bd_design {C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.srcs/sources_1/bd/system/system.bd}
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
connect_bd_net [get_bd_pins uP/FCLK_CLK0] [get_bd_pins uP_control/s_axi_aclk] -boundary_type upper
connect_bd_net [get_bd_pins ADC/adc_clk] [get_bd_pins lock_in/clk]
connect_bd_net [get_bd_pins ADC/adc_clk] [get_bd_pins data_source_0/clock]
close [ open C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.srcs/sources_1/new/mux.v w ]
add_files C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.srcs/sources_1/new/mux.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference mux mux_0
set_property name selector_data_in [get_bd_cells mux_0]
set_property location {3 547 282} [get_bd_cells selector_data_in]
delete_bd_objs [get_bd_nets data_source_0_data]
connect_bd_net [get_bd_pins selector_data_in/data_out] [get_bd_pins uP/axi_str_rxd_tdata]
connect_bd_net [get_bd_pins selector_data_in/data_out] [get_bd_pins lock_in/data_in]
delete_bd_objs [get_bd_nets data_in_valid_1]
update_module_reference system_mux_0_0
connect_bd_net [get_bd_pins selector_data_in/data_out_valid] [get_bd_pins uP/axi_str_rxd_tvalid]
connect_bd_net [get_bd_pins data_source_0/data_valid] [get_bd_pins selector_data_in/data_in_0]
delete_bd_objs [get_bd_nets data_source_0_data_valid]
connect_bd_net [get_bd_pins data_source_0/data] [get_bd_pins selector_data_in/data_in_0]
connect_bd_net [get_bd_pins data_source_0/data_valid] [get_bd_pins selector_data_in/data_in_0_valid]
update_compile_order -fileset sources_1
connect_bd_net [get_bd_pins DAC/cfg_data] [get_bd_pins selector_data_in/data_out]
delete_bd_objs [get_bd_nets selector_data_in_data_out]
connect_bd_net [get_bd_pins selector_data_in/data_out] [get_bd_pins uP/axi_str_rxd_tdata]
connect_bd_net [get_bd_pins lock_in/data_in] [get_bd_pins selector_data_in/data_out]
connect_bd_net [get_bd_pins lock_in/data_in_valid] [get_bd_pins selector_data_in/data_out_valid]
connect_bd_net [get_bd_pins selector_data_in/data_in_1_valid] [get_bd_pins ADC/M_AXIS_PORT1_tvalid]
connect_bd_net [get_bd_pins ADC/M_AXIS_PORT1_tvalid] [get_bd_pins selector_data_in/data_in_1]
undo
connect_bd_net [get_bd_pins ADC/M_AXIS_PORT1_tdata] [get_bd_pins selector_data_in/data_in_1]
startgroup
set_property CONFIG.C_IS_DUAL {1} [get_bd_cells uP_control/noise_bits]
endgroup
set_property name noise_bits_and_data_select [get_bd_cells uP_control/noise_bits]
connect_bd_net [get_bd_pins uP_control/noise_bits_and_data_select/gpio2_io_i] [get_bd_pins selector_data_in/sel]
regenerate_bd_layout
save_bd_design
set_property location {3 909 544} [get_bd_cells selector_data_in]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
regenerate_bd_layout
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
refresh_design
open_bd_design {C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.srcs/sources_1/bd/system/system.bd}
delete_bd_objs [get_bd_nets uP_control/gpio2_io_i_1]
connect_bd_net [get_bd_pins uP_control/noise_bits_and_data_select/gpio2_io_o] [get_bd_pins selector_data_in/sel]
delete_bd_objs [get_bd_nets gpio2_io_i_1]
delete_bd_objs [get_bd_pins uP_control/gpio2_io_i]
connect_bd_net [get_bd_pins uP_control/noise_bits_and_data_select/gpio2_io_o] [get_bd_pins uP_control/noise_bits_and_data_select/gpio2_io_i]
connect_bd_net [get_bd_pins selector_data_in/sel] [get_bd_pins uP_control/noise_bits_and_data_select/gpio2_io_o]
connect_bd_net [get_bd_pins DAC/s_axis_tdata] [get_bd_pins data_source_0/data]
connect_bd_net [get_bd_pins DAC/s_axis_tvalid] [get_bd_pins data_source_0/data_valid]
regenerate_bd_layout
regenerate_bd_layout
set_property location {1 242 574} [get_bd_cells bits_ruido]
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 100 -input_pins -routable_nets -name timing_2
open_bd_design {C:/Users/mati9/Documents/02-RedPitaya/lockin_red_pitaya/hardware/lockin.srcs/sources_1/bd/system/system.bd}
update_module_reference system_data_source_0_0
update_module_reference system_signal_processing_LI_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
