// Seed: 1476645754
module module_0 (
    output supply0 id_0
);
  wire [-1 : (  -1  )] id_2 = id_2;
  assign module_1.id_0 = 0;
  logic id_3;
endmodule
macromodule module_1 (
    input  tri0 id_0,
    input  tri  id_1,
    input  tri  id_2,
    input  wor  id_3,
    output wor  id_4,
    input  wire id_5,
    output wor  id_6
);
  assign id_4 = 1;
  module_0 modCall_1 (id_4);
  wire id_8;
endmodule
module module_2 (
    input wand id_0
    , id_7,
    output uwire id_1,
    output tri id_2,
    input supply1 id_3,
    output wand id_4,
    output wand id_5
);
  assign id_2 = -1;
  module_0 modCall_1 (id_4);
endmodule
