// Seed: 701031440
module module_0 (
    input supply0 id_0,
    output supply1 id_1,
    output wor id_2,
    output supply0 id_3,
    input uwire id_4,
    input tri id_5,
    output wand id_6
);
  assign id_1 = 1'b0;
  logic [7:0] id_8;
  wire id_9;
  assign id_8[1-:1] = id_9;
endmodule
module module_0 (
    input supply1 id_0,
    output wand id_1,
    input wand id_2,
    output tri id_3,
    output tri1 id_4,
    input wor id_5,
    output tri module_1,
    input supply1 id_7,
    output wire id_8
);
  assign id_6 = id_5 != 1;
  module_0(
      id_0, id_1, id_1, id_8, id_5, id_5, id_6
  );
endmodule
