///////////////////////////////////////
// Change genargs to be a dictionary instead of arg passing
//
// Add testing infrasturcture. Separate tests into individual directories (maybe)
//
// Add Inouts
// Formulate typechecking as a compilation pass
//   Inputs can only be connected to 1 output or multiple inouts
//   inouts can not be connected to an output
//
// Metadata
// Add metadata to Wireables and to Definitions


//Adding Metadata
Module:
  Data ->
    Verilog
    Simulate
    Driver
    OtherData
  Circuit stuff

Primitives TODO:
-Add generators for constants
-And all other normal primitives

Possibly should check for cases of modules instantiated in its own module. We dont want module "recursion"
