

@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 7437 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@KP:ckid0_0       i_send_clk          port                   3943       ds_send_en_h   
@KP:ckid0_1       i_chk_clk           port                   1617       chk_pipe_v[7:0]
@KP:ckid0_2       i_reg_clk           port                   1877       reset_pipe[31] 
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

