Start time: 16:42:32 on Apr 12,2024
qverilog pat.sv 
-- Compiling module pat

Top level modules:
	pat
# vsim -lib work work.pat -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.pat(fast)
# run -all
# arr='{0, 1, 0, 2, 0, 3, 0, 4, 0, 5}
#  quit -f
# End time: 16:42:36 on Apr 12,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
