<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <header>
    <!-- ISE source project file created by Project Navigator.             -->
    <!--                                                                   -->
    <!-- This file contains project source information including a list of -->
    <!-- project source files, project and process properties.  This file, -->
    <!-- along with the project source files, is sufficient to open and    -->
    <!-- implement in ISE Project Navigator.                               -->
    <!--                                                                   -->
    <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->
  </header>

  <version xil_pn:ise_version="14.7" xil_pn:schema_version="2"/>

  <files>
    <file xil_pn:name="pipistrello_v2.ucf" xil_pn:type="FILE_UCF">
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="testbed/tb_atarisys1.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="PostMapSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="PostRouteSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="PostTranslateSimulation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="atarisys1_top.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../lib/bootstrap.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../lib/dac.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../lib/dvid.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../lib/POKEY.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../lib/scan_converter.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../lib/spi_flash.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../lib/tmds_encoder.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="testbed/ROMS_EXT_INDYTEMP.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../roms/atarisy1/PROM_5E.VHD" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../roms/atarisy1/ROM_2B.VHD" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../roms/atarisy1/ROM_5F.VHD" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../roms/atarisy1/ROM_10J.VHD" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../roms/atarisy1/ROM_11J.VHD" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../roms/indytemp/ROM_135.VHD" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../roms/indytemp/ROM_136.VHD" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../roms/indytemp/ROM_137.VHD" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../roms/indytemp/ROM_138.VHD" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../roms/indytemp/ROM_139.VHD" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../roms/indytemp/ROM_140.VHD" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../roms/indytemp/ROM_141.VHD" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../roms/indytemp/ROM_142.VHD" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../roms/indytemp/ROM_143.VHD" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../roms/indytemp/ROM_144.VHD" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../roms/indytemp/ROM_145.VHD" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../roms/indytemp/ROM_146.VHD" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../roms/indytemp/ROM_147.VHD" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../roms/indytemp/ROM_148.VHD" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../roms/indytemp/ROM_149.VHD" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../roms/indytemp/ROM_150.VHD" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../roms/indytemp/ROM_151.VHD" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../roms/indytemp/ROM_152.VHD" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../roms/indytemp/ROM_153.VHD" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../roms/indytemp/ROM_154.VHD" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../roms/indytemp/ROM_155.VHD" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../roms/indytemp/ROM_358.VHD" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../roms/indytemp/ROM_359.VHD" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../roms/indytemp/ROM_431.VHD" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../roms/indytemp/ROM_432.VHD" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../roms/indytemp/ROM_433.VHD" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../roms/indytemp/ROM_434.VHD" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../roms/indytemp/ROM_456.VHD" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../roms/indytemp/ROM_457.VHD" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../atarisys1/AUDIO.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../atarisys1/CRAMS.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../atarisys1/ATARISYS1.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../atarisys1/GPC.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../atarisys1/LINEBUF.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../atarisys1/LINECTR.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../atarisys1/LS299.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../atarisys1/PFHS.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../atarisys1/RAM_2K8.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../atarisys1/RGBI.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../atarisys1/SLAGS.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../atarisys1/SLAPSTIC.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../atarisys1/SYNGEN.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../atarisys1/TG68K.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="xilinx_pll.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../atarisys1/TMS5220.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../atarisys1/VIDEO.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../atarisys1/VRAMS.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../atarisys1/MAIN.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../lib/TG68K/TG68K_ALU.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../lib/TG68K/TG68K_Pack.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../lib/TG68K/TG68KdotC_Kernel.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../lib/T65/T65.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../lib/T65/T65_ALU.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../lib/T65/T65_MCode.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../lib/T65/T65_Pack.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../lib/jt51/jt51.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../lib/jt51/jt51_acc.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../lib/jt51/jt51_csr_ch.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../lib/jt51/jt51_csr_op.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../lib/jt51/jt51_eg.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../lib/jt51/jt51_exp2lin.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../lib/jt51/jt51_exprom.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../lib/jt51/jt51_kon.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../lib/jt51/jt51_lfo.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../lib/jt51/jt51_lfo_lfsr.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../lib/jt51/jt51_lin2exp.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../lib/jt51/jt51_mmr.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../lib/jt51/jt51_mod.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../lib/jt51/jt51_noise.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../lib/jt51/jt51_noise_lfsr.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../lib/jt51/jt51_op.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../lib/jt51/jt51_pg.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../lib/jt51/jt51_phinc_rom.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../lib/jt51/jt51_phrom.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../lib/jt51/jt51_pm.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../lib/jt51/jt51_reg.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../lib/jt51/jt51_sh.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../lib/jt51/jt51_timers.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../lib/debug/debug.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../lib/debug/async_receiver.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../lib/debug/async_transmitter.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../roms/indytemp/EEPROM.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../lib/LETA_REP.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../atarisys1/CART-INDY.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../atarisys1/MOHLB_TTL.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../atarisys1/MOHLB_LSI.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../lib/gamecube/gamecube.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../lib/bitmap/bmp_out.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
    <file xil_pn:name="../../lib/bitmap/bmp_pkg.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID=""/>
      <association xil_pn:name="Implementation" xil_pn:seqID=""/>
    </file>
  </files>

  <properties>
    <property xil_pn:name="Device" xil_pn:value="xc6slx45" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Device Family" xil_pn:value="Spartan6" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Enable Multi-Threading" xil_pn:value="2" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Enable Multi-Threading par spartan6" xil_pn:value="4" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Implementation Top" xil_pn:value="Architecture|ATARISYS1_TOP|RTL" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Implementation Top File" xil_pn:value="../../atarisys1_top.vhd" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Implementation Top Instance Path" xil_pn:value="/ATARISYS1_TOP" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Package" xil_pn:value="csg324" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Preferred Language" xil_pn:value="VHDL" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Property Specification in Project File" xil_pn:value="Store non-default values only" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Selected Module Instance Name" xil_pn:value="/TB_ATARISYS1" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Selected Simulation Root Source Node Behavioral" xil_pn:value="work.TB_ATARISYS1" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Simulator" xil_pn:value="ISim (VHDL/Verilog)" xil_pn:valueState="default"/>
    <property xil_pn:name="Speed Grade" xil_pn:value="-3" xil_pn:valueState="default"/>
    <property xil_pn:name="Synthesis Tool" xil_pn:value="XST (VHDL/Verilog)" xil_pn:valueState="default"/>
    <property xil_pn:name="Top-Level Source Type" xil_pn:value="HDL" xil_pn:valueState="default"/>
    <property xil_pn:name="Working Directory" xil_pn:value="iseconfig/build" xil_pn:valueState="non-default"/>
    <!--                                                                                  -->
    <!-- The following properties are for internal use only. These should not be modified.-->
    <!--                                                                                  -->
    <property xil_pn:name="PROP_BehavioralSimTop" xil_pn:value="Architecture|TB_ATARISYS1|RTL" xil_pn:valueState="non-default"/>
    <property xil_pn:name="PROP_DesignName" xil_pn:value="gauntlet_pipi" xil_pn:valueState="non-default"/>
    <property xil_pn:name="PROP_DevFamilyPMName" xil_pn:value="spartan6" xil_pn:valueState="default"/>
    <property xil_pn:name="PROP_intProjectCreationTimestamp" xil_pn:value="2020-04-20T20:20:20" xil_pn:valueState="non-default"/>
    <property xil_pn:name="PROP_intWbtProjectID" xil_pn:value="DEFACEDFACADEDECAFC0FFEEBABEF00D" xil_pn:valueState="non-default"/>
    <property xil_pn:name="PROP_intWorkingDirLocWRTProjDir" xil_pn:value="UnderProjDir" xil_pn:valueState="non-default"/>
    <property xil_pn:name="PROP_intWorkingDirUsed" xil_pn:value="Yes" xil_pn:valueState="non-default"/>
  </properties>

  <libraries/>

  <autoManagedFiles>
    <!-- The following files are identified by `include statements in verilog -->
    <!-- source files and are automatically managed by Project Navigator.     -->
    <!--                                                                      -->
    <!-- Do not hand-edit this section, as it will be overwritten when the    -->
    <!-- project is analyzed based on files automatically identified as       -->
    <!-- include files.                                                       -->
  </autoManagedFiles>

  <bindings/>

</project>
