[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   3832       tick       3679178       1646075       1590992       3679178 
      2   3832       tick       5332283       2492931       2473696       5332283 
      3   3832       tick       5218623       2441937       2418220       5218623 
      4   3832       tick       5431823       2539777       2518904       5431823 
      5   3832       tick       5330937       2492191       2475006       5330937 
      6   3832       tick       5327130       2491053       2471298       5327130 
      7   3832       tick       5331309       2493931       2475447       5331309 
      8   3832       tick       5327838       2491000       2474580       5327838 
      9   3832       tick       5332762       2493763       2473705       5332762 
     10   3832       tick       5336951       2494462       2478171       5336951 
     11   3832       tick       5328975       2492124       2475572       5328975 
     12   3832       tick       5329583       2491338       2472405       5329583 
     13   3832       tick       5318618       2488986       2468283       5318618 
     14   3832       tick       5142584       2402884       2386253       5142584 
     15   3832       tick       5514700       2576246       2542568       5514700 
     16   3832       tick       5315893       2486568       2457029       5315893 
     17   3832       tick       5324408       2489715       2447368       5324408 
     18   3832       tick       5314458       2485390       2439848       5314458 
     19   3832       exit       2338178       1093506       1069670       2338178 
