$date
	Tue Sep 12 15:15:08 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module HA_tb $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 1 # a $end
$var reg 1 $ b $end
$scope module HA $end
$var wire 1 # A $end
$var wire 1 % ABbar $end
$var wire 1 & Abar $end
$var wire 1 ' AbarB $end
$var wire 1 $ B $end
$var wire 1 ( Bbar $end
$var wire 1 " carry $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x(
x'
x&
x%
1$
1#
x"
x!
$end
#1
0(
0&
1"
#2
0%
0'
#3
0!
#10
0#
#11
1&
0"
#12
1'
#13
1!
#20
0$
1#
#21
1(
0'
0&
#22
1%
0!
#23
1!
#30
1$
0#
#31
0(
1&
0%
#32
1'
0!
#33
1!
#50
