// Seed: 3032644897
module module_0 ();
  logic [7:0][1 : 1] id_1;
  tri id_2;
  assign id_1 = id_1;
  assign id_1 = id_2;
  wire id_3;
  wire id_4;
  always #id_5 id_2 = 1;
  assign id_1 = id_5;
  tri  id_6 = 1'b0;
  wire id_7 = id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  output wire id_22;
  inout wire id_21;
  input wire id_20;
  input wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  id_23(
      .min({~id_20 - id_6, 1}), .id_0(id_18), .id_1("")
  );
  wire id_24;
  assign id_14 = (1);
  id_25(
      1, 1
  );
  assign id_8 = id_2;
  module_0();
  always_ff
    if (1'b0) begin
      if (id_24) id_10 <= 1;
      else id_17 <= {id_1, id_13};
    end else id_16 = id_19[1+:1+1];
endmodule
