Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date             : Fri Jul  2 19:37:38 2021
| Host             : DESKTOP-E9LJ9PB running 64-bit major release  (build 9200)
| Command          : report_power -file dual_port_ram_power_routed.rpt -pb dual_port_ram_power_summary_routed.pb -rpx dual_port_ram_power_routed.rpx
| Design           : dual_port_ram
| Device           : xc7k70tfbv676-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 6.750        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 6.653        |
| Device Static (W)        | 0.097        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 72.3         |
| Junction Temperature (C) | 37.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     0.247 |      309 |       --- |             --- |
|   LUT as Logic           |     0.209 |       97 |     41000 |            0.24 |
|   LUT as Distributed RAM |     0.031 |       88 |     13400 |            0.66 |
|   BUFG                   |     0.006 |        1 |        32 |            3.13 |
|   Register               |    <0.001 |       96 |     82000 |            0.12 |
|   Others                 |     0.000 |        2 |       --- |             --- |
| Signals                  |     0.824 |      286 |       --- |             --- |
| I/O                      |     5.582 |      147 |       300 |           49.00 |
| Static Power             |     0.097 |          |           |                 |
| Total                    |     6.750 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     1.194 |       1.157 |      0.036 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.462 |       0.450 |      0.012 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     2.604 |       2.603 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------+-----------+
| Name                    | Power (W) |
+-------------------------+-----------+
| dual_port_ram           |     6.653 |
|   data_a_IOBUF[0]_inst  |     0.049 |
|   data_a_IOBUF[1]_inst  |     0.049 |
|   data_a_IOBUF[2]_inst  |     0.049 |
|   data_a_IOBUF[3]_inst  |     0.049 |
|   data_a_IOBUF[4]_inst  |     0.049 |
|   data_a_IOBUF[5]_inst  |     0.049 |
|   data_a_IOBUF[6]_inst  |     0.049 |
|   data_a_IOBUF[7]_inst  |     0.049 |
|   data_b_IOBUF[0]_inst  |     0.031 |
|   data_b_IOBUF[1]_inst  |     0.031 |
|   data_b_IOBUF[2]_inst  |     0.031 |
|   data_b_IOBUF[3]_inst  |     0.031 |
|   data_b_IOBUF[4]_inst  |     0.031 |
|   data_b_IOBUF[5]_inst  |     0.031 |
|   data_b_IOBUF[6]_inst  |     0.031 |
|   data_b_IOBUF[7]_inst  |     0.031 |
|   ram_reg_r1_0_63_0_2   |     0.017 |
|   ram_reg_r1_0_63_12_14 |     0.001 |
|   ram_reg_r1_0_63_15_17 |     0.001 |
|   ram_reg_r1_0_63_18_20 |     0.001 |
|   ram_reg_r1_0_63_21_23 |     0.001 |
|   ram_reg_r1_0_63_24_26 |     0.001 |
|   ram_reg_r1_0_63_27_29 |     0.001 |
|   ram_reg_r1_0_63_3_5   |     0.016 |
|   ram_reg_r1_0_63_6_8   |     0.011 |
|   ram_reg_r1_0_63_9_11  |     0.001 |
|   ram_reg_r2_0_63_0_2   |     0.005 |
|   ram_reg_r2_0_63_3_5   |     0.005 |
|   ram_reg_r2_0_63_6_8   |     0.003 |
+-------------------------+-----------+


