
Bootloader_FW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009c80  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005b4  08009e10  08009e10  00019e10  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a3c4  0800a3c4  00020200  2**0
                  CONTENTS
  4 .ARM          00000008  0800a3c4  0800a3c4  0001a3c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a3cc  0800a3cc  00020200  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a3cc  0800a3cc  0001a3cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a3d0  0800a3d0  0001a3d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000200  20000000  0800a3d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000968  20000200  0800a5d4  00020200  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000b68  0800a5d4  00020b68  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020200  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012d42  00000000  00000000  00020230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002eca  00000000  00000000  00032f72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c98  00000000  00000000  00035e40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b60  00000000  00000000  00036ad8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028283  00000000  00000000  00037638  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ff8b  00000000  00000000  0005f8bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000eb6fb  00000000  00000000  0006f846  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0015af41  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000464c  00000000  00000000  0015af94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000200 	.word	0x20000200
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009df8 	.word	0x08009df8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000204 	.word	0x20000204
 80001cc:	08009df8 	.word	0x08009df8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a4 	b.w	8000fe8 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468c      	mov	ip, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	f040 8083 	bne.w	8000e3a <__udivmoddi4+0x116>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d947      	bls.n	8000dca <__udivmoddi4+0xa6>
 8000d3a:	fab2 f282 	clz	r2, r2
 8000d3e:	b142      	cbz	r2, 8000d52 <__udivmoddi4+0x2e>
 8000d40:	f1c2 0020 	rsb	r0, r2, #32
 8000d44:	fa24 f000 	lsr.w	r0, r4, r0
 8000d48:	4091      	lsls	r1, r2
 8000d4a:	4097      	lsls	r7, r2
 8000d4c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d50:	4094      	lsls	r4, r2
 8000d52:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d56:	0c23      	lsrs	r3, r4, #16
 8000d58:	fbbc f6f8 	udiv	r6, ip, r8
 8000d5c:	fa1f fe87 	uxth.w	lr, r7
 8000d60:	fb08 c116 	mls	r1, r8, r6, ip
 8000d64:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d68:	fb06 f10e 	mul.w	r1, r6, lr
 8000d6c:	4299      	cmp	r1, r3
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x60>
 8000d70:	18fb      	adds	r3, r7, r3
 8000d72:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d76:	f080 8119 	bcs.w	8000fac <__udivmoddi4+0x288>
 8000d7a:	4299      	cmp	r1, r3
 8000d7c:	f240 8116 	bls.w	8000fac <__udivmoddi4+0x288>
 8000d80:	3e02      	subs	r6, #2
 8000d82:	443b      	add	r3, r7
 8000d84:	1a5b      	subs	r3, r3, r1
 8000d86:	b2a4      	uxth	r4, r4
 8000d88:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d8c:	fb08 3310 	mls	r3, r8, r0, r3
 8000d90:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d94:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d98:	45a6      	cmp	lr, r4
 8000d9a:	d909      	bls.n	8000db0 <__udivmoddi4+0x8c>
 8000d9c:	193c      	adds	r4, r7, r4
 8000d9e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da2:	f080 8105 	bcs.w	8000fb0 <__udivmoddi4+0x28c>
 8000da6:	45a6      	cmp	lr, r4
 8000da8:	f240 8102 	bls.w	8000fb0 <__udivmoddi4+0x28c>
 8000dac:	3802      	subs	r0, #2
 8000dae:	443c      	add	r4, r7
 8000db0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000db4:	eba4 040e 	sub.w	r4, r4, lr
 8000db8:	2600      	movs	r6, #0
 8000dba:	b11d      	cbz	r5, 8000dc4 <__udivmoddi4+0xa0>
 8000dbc:	40d4      	lsrs	r4, r2
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc4:	4631      	mov	r1, r6
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	b902      	cbnz	r2, 8000dce <__udivmoddi4+0xaa>
 8000dcc:	deff      	udf	#255	; 0xff
 8000dce:	fab2 f282 	clz	r2, r2
 8000dd2:	2a00      	cmp	r2, #0
 8000dd4:	d150      	bne.n	8000e78 <__udivmoddi4+0x154>
 8000dd6:	1bcb      	subs	r3, r1, r7
 8000dd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ddc:	fa1f f887 	uxth.w	r8, r7
 8000de0:	2601      	movs	r6, #1
 8000de2:	fbb3 fcfe 	udiv	ip, r3, lr
 8000de6:	0c21      	lsrs	r1, r4, #16
 8000de8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000dec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000df0:	fb08 f30c 	mul.w	r3, r8, ip
 8000df4:	428b      	cmp	r3, r1
 8000df6:	d907      	bls.n	8000e08 <__udivmoddi4+0xe4>
 8000df8:	1879      	adds	r1, r7, r1
 8000dfa:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dfe:	d202      	bcs.n	8000e06 <__udivmoddi4+0xe2>
 8000e00:	428b      	cmp	r3, r1
 8000e02:	f200 80e9 	bhi.w	8000fd8 <__udivmoddi4+0x2b4>
 8000e06:	4684      	mov	ip, r0
 8000e08:	1ac9      	subs	r1, r1, r3
 8000e0a:	b2a3      	uxth	r3, r4
 8000e0c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e10:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e14:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e18:	fb08 f800 	mul.w	r8, r8, r0
 8000e1c:	45a0      	cmp	r8, r4
 8000e1e:	d907      	bls.n	8000e30 <__udivmoddi4+0x10c>
 8000e20:	193c      	adds	r4, r7, r4
 8000e22:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e26:	d202      	bcs.n	8000e2e <__udivmoddi4+0x10a>
 8000e28:	45a0      	cmp	r8, r4
 8000e2a:	f200 80d9 	bhi.w	8000fe0 <__udivmoddi4+0x2bc>
 8000e2e:	4618      	mov	r0, r3
 8000e30:	eba4 0408 	sub.w	r4, r4, r8
 8000e34:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e38:	e7bf      	b.n	8000dba <__udivmoddi4+0x96>
 8000e3a:	428b      	cmp	r3, r1
 8000e3c:	d909      	bls.n	8000e52 <__udivmoddi4+0x12e>
 8000e3e:	2d00      	cmp	r5, #0
 8000e40:	f000 80b1 	beq.w	8000fa6 <__udivmoddi4+0x282>
 8000e44:	2600      	movs	r6, #0
 8000e46:	e9c5 0100 	strd	r0, r1, [r5]
 8000e4a:	4630      	mov	r0, r6
 8000e4c:	4631      	mov	r1, r6
 8000e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e52:	fab3 f683 	clz	r6, r3
 8000e56:	2e00      	cmp	r6, #0
 8000e58:	d14a      	bne.n	8000ef0 <__udivmoddi4+0x1cc>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d302      	bcc.n	8000e64 <__udivmoddi4+0x140>
 8000e5e:	4282      	cmp	r2, r0
 8000e60:	f200 80b8 	bhi.w	8000fd4 <__udivmoddi4+0x2b0>
 8000e64:	1a84      	subs	r4, r0, r2
 8000e66:	eb61 0103 	sbc.w	r1, r1, r3
 8000e6a:	2001      	movs	r0, #1
 8000e6c:	468c      	mov	ip, r1
 8000e6e:	2d00      	cmp	r5, #0
 8000e70:	d0a8      	beq.n	8000dc4 <__udivmoddi4+0xa0>
 8000e72:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e76:	e7a5      	b.n	8000dc4 <__udivmoddi4+0xa0>
 8000e78:	f1c2 0320 	rsb	r3, r2, #32
 8000e7c:	fa20 f603 	lsr.w	r6, r0, r3
 8000e80:	4097      	lsls	r7, r2
 8000e82:	fa01 f002 	lsl.w	r0, r1, r2
 8000e86:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e8a:	40d9      	lsrs	r1, r3
 8000e8c:	4330      	orrs	r0, r6
 8000e8e:	0c03      	lsrs	r3, r0, #16
 8000e90:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e94:	fa1f f887 	uxth.w	r8, r7
 8000e98:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e9c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ea0:	fb06 f108 	mul.w	r1, r6, r8
 8000ea4:	4299      	cmp	r1, r3
 8000ea6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eaa:	d909      	bls.n	8000ec0 <__udivmoddi4+0x19c>
 8000eac:	18fb      	adds	r3, r7, r3
 8000eae:	f106 3cff 	add.w	ip, r6, #4294967295
 8000eb2:	f080 808d 	bcs.w	8000fd0 <__udivmoddi4+0x2ac>
 8000eb6:	4299      	cmp	r1, r3
 8000eb8:	f240 808a 	bls.w	8000fd0 <__udivmoddi4+0x2ac>
 8000ebc:	3e02      	subs	r6, #2
 8000ebe:	443b      	add	r3, r7
 8000ec0:	1a5b      	subs	r3, r3, r1
 8000ec2:	b281      	uxth	r1, r0
 8000ec4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ec8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ecc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed0:	fb00 f308 	mul.w	r3, r0, r8
 8000ed4:	428b      	cmp	r3, r1
 8000ed6:	d907      	bls.n	8000ee8 <__udivmoddi4+0x1c4>
 8000ed8:	1879      	adds	r1, r7, r1
 8000eda:	f100 3cff 	add.w	ip, r0, #4294967295
 8000ede:	d273      	bcs.n	8000fc8 <__udivmoddi4+0x2a4>
 8000ee0:	428b      	cmp	r3, r1
 8000ee2:	d971      	bls.n	8000fc8 <__udivmoddi4+0x2a4>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	4439      	add	r1, r7
 8000ee8:	1acb      	subs	r3, r1, r3
 8000eea:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000eee:	e778      	b.n	8000de2 <__udivmoddi4+0xbe>
 8000ef0:	f1c6 0c20 	rsb	ip, r6, #32
 8000ef4:	fa03 f406 	lsl.w	r4, r3, r6
 8000ef8:	fa22 f30c 	lsr.w	r3, r2, ip
 8000efc:	431c      	orrs	r4, r3
 8000efe:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f02:	fa01 f306 	lsl.w	r3, r1, r6
 8000f06:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f0a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f0e:	431f      	orrs	r7, r3
 8000f10:	0c3b      	lsrs	r3, r7, #16
 8000f12:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f16:	fa1f f884 	uxth.w	r8, r4
 8000f1a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f1e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f22:	fb09 fa08 	mul.w	sl, r9, r8
 8000f26:	458a      	cmp	sl, r1
 8000f28:	fa02 f206 	lsl.w	r2, r2, r6
 8000f2c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f30:	d908      	bls.n	8000f44 <__udivmoddi4+0x220>
 8000f32:	1861      	adds	r1, r4, r1
 8000f34:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f38:	d248      	bcs.n	8000fcc <__udivmoddi4+0x2a8>
 8000f3a:	458a      	cmp	sl, r1
 8000f3c:	d946      	bls.n	8000fcc <__udivmoddi4+0x2a8>
 8000f3e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f42:	4421      	add	r1, r4
 8000f44:	eba1 010a 	sub.w	r1, r1, sl
 8000f48:	b2bf      	uxth	r7, r7
 8000f4a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f4e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f52:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f56:	fb00 f808 	mul.w	r8, r0, r8
 8000f5a:	45b8      	cmp	r8, r7
 8000f5c:	d907      	bls.n	8000f6e <__udivmoddi4+0x24a>
 8000f5e:	19e7      	adds	r7, r4, r7
 8000f60:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f64:	d22e      	bcs.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f66:	45b8      	cmp	r8, r7
 8000f68:	d92c      	bls.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f6a:	3802      	subs	r0, #2
 8000f6c:	4427      	add	r7, r4
 8000f6e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f72:	eba7 0708 	sub.w	r7, r7, r8
 8000f76:	fba0 8902 	umull	r8, r9, r0, r2
 8000f7a:	454f      	cmp	r7, r9
 8000f7c:	46c6      	mov	lr, r8
 8000f7e:	4649      	mov	r1, r9
 8000f80:	d31a      	bcc.n	8000fb8 <__udivmoddi4+0x294>
 8000f82:	d017      	beq.n	8000fb4 <__udivmoddi4+0x290>
 8000f84:	b15d      	cbz	r5, 8000f9e <__udivmoddi4+0x27a>
 8000f86:	ebb3 020e 	subs.w	r2, r3, lr
 8000f8a:	eb67 0701 	sbc.w	r7, r7, r1
 8000f8e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f92:	40f2      	lsrs	r2, r6
 8000f94:	ea4c 0202 	orr.w	r2, ip, r2
 8000f98:	40f7      	lsrs	r7, r6
 8000f9a:	e9c5 2700 	strd	r2, r7, [r5]
 8000f9e:	2600      	movs	r6, #0
 8000fa0:	4631      	mov	r1, r6
 8000fa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fa6:	462e      	mov	r6, r5
 8000fa8:	4628      	mov	r0, r5
 8000faa:	e70b      	b.n	8000dc4 <__udivmoddi4+0xa0>
 8000fac:	4606      	mov	r6, r0
 8000fae:	e6e9      	b.n	8000d84 <__udivmoddi4+0x60>
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	e6fd      	b.n	8000db0 <__udivmoddi4+0x8c>
 8000fb4:	4543      	cmp	r3, r8
 8000fb6:	d2e5      	bcs.n	8000f84 <__udivmoddi4+0x260>
 8000fb8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fbc:	eb69 0104 	sbc.w	r1, r9, r4
 8000fc0:	3801      	subs	r0, #1
 8000fc2:	e7df      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fc4:	4608      	mov	r0, r1
 8000fc6:	e7d2      	b.n	8000f6e <__udivmoddi4+0x24a>
 8000fc8:	4660      	mov	r0, ip
 8000fca:	e78d      	b.n	8000ee8 <__udivmoddi4+0x1c4>
 8000fcc:	4681      	mov	r9, r0
 8000fce:	e7b9      	b.n	8000f44 <__udivmoddi4+0x220>
 8000fd0:	4666      	mov	r6, ip
 8000fd2:	e775      	b.n	8000ec0 <__udivmoddi4+0x19c>
 8000fd4:	4630      	mov	r0, r6
 8000fd6:	e74a      	b.n	8000e6e <__udivmoddi4+0x14a>
 8000fd8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fdc:	4439      	add	r1, r7
 8000fde:	e713      	b.n	8000e08 <__udivmoddi4+0xe4>
 8000fe0:	3802      	subs	r0, #2
 8000fe2:	443c      	add	r4, r7
 8000fe4:	e724      	b.n	8000e30 <__udivmoddi4+0x10c>
 8000fe6:	bf00      	nop

08000fe8 <__aeabi_idiv0>:
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop

08000fec <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b088      	sub	sp, #32
 8000ff0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ff2:	f107 030c 	add.w	r3, r7, #12
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	601a      	str	r2, [r3, #0]
 8000ffa:	605a      	str	r2, [r3, #4]
 8000ffc:	609a      	str	r2, [r3, #8]
 8000ffe:	60da      	str	r2, [r3, #12]
 8001000:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001002:	4b25      	ldr	r3, [pc, #148]	; (8001098 <MX_GPIO_Init+0xac>)
 8001004:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001006:	4a24      	ldr	r2, [pc, #144]	; (8001098 <MX_GPIO_Init+0xac>)
 8001008:	f043 0304 	orr.w	r3, r3, #4
 800100c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800100e:	4b22      	ldr	r3, [pc, #136]	; (8001098 <MX_GPIO_Init+0xac>)
 8001010:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001012:	f003 0304 	and.w	r3, r3, #4
 8001016:	60bb      	str	r3, [r7, #8]
 8001018:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800101a:	4b1f      	ldr	r3, [pc, #124]	; (8001098 <MX_GPIO_Init+0xac>)
 800101c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800101e:	4a1e      	ldr	r2, [pc, #120]	; (8001098 <MX_GPIO_Init+0xac>)
 8001020:	f043 0301 	orr.w	r3, r3, #1
 8001024:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001026:	4b1c      	ldr	r3, [pc, #112]	; (8001098 <MX_GPIO_Init+0xac>)
 8001028:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800102a:	f003 0301 	and.w	r3, r3, #1
 800102e:	607b      	str	r3, [r7, #4]
 8001030:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001032:	4b19      	ldr	r3, [pc, #100]	; (8001098 <MX_GPIO_Init+0xac>)
 8001034:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001036:	4a18      	ldr	r2, [pc, #96]	; (8001098 <MX_GPIO_Init+0xac>)
 8001038:	f043 0302 	orr.w	r3, r3, #2
 800103c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800103e:	4b16      	ldr	r3, [pc, #88]	; (8001098 <MX_GPIO_Init+0xac>)
 8001040:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001042:	f003 0302 	and.w	r3, r3, #2
 8001046:	603b      	str	r3, [r7, #0]
 8001048:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(user_led_GPIO_Port, user_led_Pin, GPIO_PIN_RESET);
 800104a:	2200      	movs	r2, #0
 800104c:	2120      	movs	r1, #32
 800104e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001052:	f001 fabb 	bl	80025cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = user_button_Pin;
 8001056:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800105a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800105c:	2300      	movs	r3, #0
 800105e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001060:	2301      	movs	r3, #1
 8001062:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(user_button_GPIO_Port, &GPIO_InitStruct);
 8001064:	f107 030c 	add.w	r3, r7, #12
 8001068:	4619      	mov	r1, r3
 800106a:	480c      	ldr	r0, [pc, #48]	; (800109c <MX_GPIO_Init+0xb0>)
 800106c:	f001 f904 	bl	8002278 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = user_led_Pin;
 8001070:	2320      	movs	r3, #32
 8001072:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001074:	2301      	movs	r3, #1
 8001076:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001078:	2300      	movs	r3, #0
 800107a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800107c:	2303      	movs	r3, #3
 800107e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(user_led_GPIO_Port, &GPIO_InitStruct);
 8001080:	f107 030c 	add.w	r3, r7, #12
 8001084:	4619      	mov	r1, r3
 8001086:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800108a:	f001 f8f5 	bl	8002278 <HAL_GPIO_Init>

}
 800108e:	bf00      	nop
 8001090:	3720      	adds	r7, #32
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}
 8001096:	bf00      	nop
 8001098:	40021000 	.word	0x40021000
 800109c:	48000800 	.word	0x48000800

080010a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010a0:	b5b0      	push	{r4, r5, r7, lr}
 80010a2:	b08c      	sub	sp, #48	; 0x30
 80010a4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010a6:	f000 fc3b 	bl	8001920 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010aa:	f000 f871 	bl	8001190 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010ae:	f7ff ff9d 	bl	8000fec <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80010b2:	f000 fb27 	bl	8001704 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80010b6:	f000 fb55 	bl	8001764 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  // Khi ng ngoi vi giao tip:
  sim7600_init() ;
 80010ba:	f004 f8a9 	bl	8005210 <sim7600_init>
  terminal_init() ;
 80010be:	f004 f96b 	bl	8005398 <terminal_init>
  // 2. Tip theo, kim tra version hin ti v version ang c trn server
  // 2.1. Ly d liu version trn server

  // 2.2. Ly d liu hin ti t b nh FLASH

  Flash_erase(500) ;
 80010c2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80010c6:	f003 fea7 	bl	8004e18 <Flash_erase>

  uint8_t x[20] = "datalogger_1.0.0.bin" ;
 80010ca:	4b2c      	ldr	r3, [pc, #176]	; (800117c <main+0xdc>)
 80010cc:	f107 0418 	add.w	r4, r7, #24
 80010d0:	461d      	mov	r5, r3
 80010d2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010d4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010d6:	682b      	ldr	r3, [r5, #0]
 80010d8:	6023      	str	r3, [r4, #0]
  Flash_write( 0x080FA000, x, strlen((char*)x) ) ;
 80010da:	f107 0318 	add.w	r3, r7, #24
 80010de:	4618      	mov	r0, r3
 80010e0:	f7ff f876 	bl	80001d0 <strlen>
 80010e4:	4603      	mov	r3, r0
 80010e6:	461a      	mov	r2, r3
 80010e8:	f107 0318 	add.w	r3, r7, #24
 80010ec:	4619      	mov	r1, r3
 80010ee:	4824      	ldr	r0, [pc, #144]	; (8001180 <main+0xe0>)
 80010f0:	f003 feba 	bl	8004e68 <Flash_write>

  // Ly version hin ti trong FLASH
  char currentVersion[24] = {0} ;
 80010f4:	2300      	movs	r3, #0
 80010f6:	603b      	str	r3, [r7, #0]
 80010f8:	1d3b      	adds	r3, r7, #4
 80010fa:	2200      	movs	r2, #0
 80010fc:	601a      	str	r2, [r3, #0]
 80010fe:	605a      	str	r2, [r3, #4]
 8001100:	609a      	str	r2, [r3, #8]
 8001102:	60da      	str	r2, [r3, #12]
 8001104:	611a      	str	r2, [r3, #16]
  memcpy( currentVersion, getCurrentVersion(), 24 ) ;
 8001106:	f000 f8c7 	bl	8001298 <getCurrentVersion>
 800110a:	4603      	mov	r3, r0
 800110c:	463c      	mov	r4, r7
 800110e:	461d      	mov	r5, r3
 8001110:	6828      	ldr	r0, [r5, #0]
 8001112:	6869      	ldr	r1, [r5, #4]
 8001114:	68aa      	ldr	r2, [r5, #8]
 8001116:	68eb      	ldr	r3, [r5, #12]
 8001118:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800111a:	6928      	ldr	r0, [r5, #16]
 800111c:	6969      	ldr	r1, [r5, #20]
 800111e:	c403      	stmia	r4!, {r0, r1}

  _Bool isHaveNewVersion = 0 ;
 8001120:	2300      	movs	r3, #0
 8001122:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  // Ly version trn module sim
  if( strstr( getCheckVersion(), currentVersion ) == NULL )
 8001126:	f000 f95b 	bl	80013e0 <getCheckVersion>
 800112a:	4602      	mov	r2, r0
 800112c:	463b      	mov	r3, r7
 800112e:	4619      	mov	r1, r3
 8001130:	4610      	mov	r0, r2
 8001132:	f005 f8cf 	bl	80062d4 <strstr>
 8001136:	4603      	mov	r3, r0
 8001138:	2b00      	cmp	r3, #0
 800113a:	d103      	bne.n	8001144 <main+0xa4>
	  // Ngha l  c version mi
	  isHaveNewVersion = 1 ;
 800113c:	2301      	movs	r3, #1
 800113e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8001142:	e002      	b.n	800114a <main+0xaa>
  else
	  isHaveNewVersion = 0 ;
 8001144:	2300      	movs	r3, #0
 8001146:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f


  if( isHaveNewVersion == 1) {
 800114a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800114e:	2b00      	cmp	r3, #0
 8001150:	d00f      	beq.n	8001172 <main+0xd2>
	  terminal_println( "There is new version: ", 200 ) ;
 8001152:	21c8      	movs	r1, #200	; 0xc8
 8001154:	480b      	ldr	r0, [pc, #44]	; (8001184 <main+0xe4>)
 8001156:	f004 f989 	bl	800546c <terminal_println>
  	  terminal_print( getCheckVersion(), 200 ) ;
 800115a:	f000 f941 	bl	80013e0 <getCheckVersion>
 800115e:	4603      	mov	r3, r0
 8001160:	21c8      	movs	r1, #200	; 0xc8
 8001162:	4618      	mov	r0, r3
 8001164:	f004 f96c 	bl	8005440 <terminal_print>
  	  terminal_println( "Going to FOTA", 200 ) ;
 8001168:	21c8      	movs	r1, #200	; 0xc8
 800116a:	4807      	ldr	r0, [pc, #28]	; (8001188 <main+0xe8>)
 800116c:	f004 f97e 	bl	800546c <terminal_println>
 8001170:	e003      	b.n	800117a <main+0xda>
  }else
	  terminal_println( "Version is up to date.", 200 ) ;
 8001172:	21c8      	movs	r1, #200	; 0xc8
 8001174:	4805      	ldr	r0, [pc, #20]	; (800118c <main+0xec>)
 8001176:	f004 f979 	bl	800546c <terminal_println>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800117a:	e7fe      	b.n	800117a <main+0xda>
 800117c:	08009e50 	.word	0x08009e50
 8001180:	080fa000 	.word	0x080fa000
 8001184:	08009e10 	.word	0x08009e10
 8001188:	08009e28 	.word	0x08009e28
 800118c:	08009e38 	.word	0x08009e38

08001190 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b0b8      	sub	sp, #224	; 0xe0
 8001194:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001196:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800119a:	2244      	movs	r2, #68	; 0x44
 800119c:	2100      	movs	r1, #0
 800119e:	4618      	mov	r0, r3
 80011a0:	f004 f9f0 	bl	8005584 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011a4:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80011a8:	2200      	movs	r2, #0
 80011aa:	601a      	str	r2, [r3, #0]
 80011ac:	605a      	str	r2, [r3, #4]
 80011ae:	609a      	str	r2, [r3, #8]
 80011b0:	60da      	str	r2, [r3, #12]
 80011b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80011b4:	463b      	mov	r3, r7
 80011b6:	2288      	movs	r2, #136	; 0x88
 80011b8:	2100      	movs	r1, #0
 80011ba:	4618      	mov	r0, r3
 80011bc:	f004 f9e2 	bl	8005584 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011c0:	2302      	movs	r3, #2
 80011c2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011c6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80011ca:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011ce:	2310      	movs	r3, #16
 80011d0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80011d4:	2300      	movs	r3, #0
 80011d6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011da:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80011de:	4618      	mov	r0, r3
 80011e0:	f001 fa70 	bl	80026c4 <HAL_RCC_OscConfig>
 80011e4:	4603      	mov	r3, r0
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d001      	beq.n	80011ee <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80011ea:	f000 f92b 	bl	8001444 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011ee:	230f      	movs	r3, #15
 80011f0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80011f4:	2301      	movs	r3, #1
 80011f6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011fa:	2300      	movs	r3, #0
 80011fc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001200:	2300      	movs	r3, #0
 8001202:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001206:	2300      	movs	r3, #0
 8001208:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800120c:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001210:	2100      	movs	r1, #0
 8001212:	4618      	mov	r0, r3
 8001214:	f001 fe3c 	bl	8002e90 <HAL_RCC_ClockConfig>
 8001218:	4603      	mov	r3, r0
 800121a:	2b00      	cmp	r3, #0
 800121c:	d001      	beq.n	8001222 <SystemClock_Config+0x92>
  {
    Error_Handler();
 800121e:	f000 f911 	bl	8001444 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2;
 8001222:	2303      	movs	r3, #3
 8001224:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001226:	2300      	movs	r3, #0
 8001228:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800122a:	2300      	movs	r3, #0
 800122c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800122e:	463b      	mov	r3, r7
 8001230:	4618      	mov	r0, r3
 8001232:	f002 f833 	bl	800329c <HAL_RCCEx_PeriphCLKConfig>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d001      	beq.n	8001240 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 800123c:	f000 f902 	bl	8001444 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001240:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001244:	f001 f9e8 	bl	8002618 <HAL_PWREx_ControlVoltageScaling>
 8001248:	4603      	mov	r3, r0
 800124a:	2b00      	cmp	r3, #0
 800124c:	d001      	beq.n	8001252 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800124e:	f000 f8f9 	bl	8001444 <Error_Handler>
  }
}
 8001252:	bf00      	nop
 8001254:	37e0      	adds	r7, #224	; 0xe0
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}
	...

0800125c <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

/*__________________________________________________________________________________________________________________________________________*/
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 800125c:	b580      	push	{r7, lr}
 800125e:	b082      	sub	sp, #8
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
	if( huart->Instance == USART1 )
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	4a08      	ldr	r2, [pc, #32]	; (800128c <HAL_UART_RxCpltCallback+0x30>)
 800126a:	4293      	cmp	r3, r2
 800126c:	d102      	bne.n	8001274 <HAL_UART_RxCpltCallback+0x18>
		sim7600_irqProcess() ;
 800126e:	f003 ffdf 	bl	8005230 <sim7600_irqProcess>
	else if( huart->Instance == USART2 )
		terminal_irqProcess() ;
}
 8001272:	e006      	b.n	8001282 <HAL_UART_RxCpltCallback+0x26>
	else if( huart->Instance == USART2 )
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	4a05      	ldr	r2, [pc, #20]	; (8001290 <HAL_UART_RxCpltCallback+0x34>)
 800127a:	4293      	cmp	r3, r2
 800127c:	d101      	bne.n	8001282 <HAL_UART_RxCpltCallback+0x26>
		terminal_irqProcess() ;
 800127e:	f004 f89b 	bl	80053b8 <terminal_irqProcess>
}
 8001282:	bf00      	nop
 8001284:	3708      	adds	r7, #8
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}
 800128a:	bf00      	nop
 800128c:	40013800 	.word	0x40013800
 8001290:	40004400 	.word	0x40004400
 8001294:	00000000 	.word	0x00000000

08001298 <getCurrentVersion>:
}



/*__________________________________________________________________________________________________________________________________________*/
char *getCurrentVersion() {
 8001298:	b580      	push	{r7, lr}
 800129a:	b08a      	sub	sp, #40	; 0x28
 800129c:	af00      	add	r7, sp, #0
	// version: 1.0.0FF
	static char version[24] ;
	memset( version, 0 , 24 ) ;
 800129e:	2218      	movs	r2, #24
 80012a0:	2100      	movs	r1, #0
 80012a2:	484d      	ldr	r0, [pc, #308]	; (80013d8 <getCurrentVersion+0x140>)
 80012a4:	f004 f96e 	bl	8005584 <memset>

	char firstDW[8] = {0} ;
 80012a8:	2300      	movs	r3, #0
 80012aa:	617b      	str	r3, [r7, #20]
 80012ac:	2300      	movs	r3, #0
 80012ae:	61bb      	str	r3, [r7, #24]
	char secondDW[8] = {0} ;
 80012b0:	2300      	movs	r3, #0
 80012b2:	60fb      	str	r3, [r7, #12]
 80012b4:	2300      	movs	r3, #0
 80012b6:	613b      	str	r3, [r7, #16]
	char thirdDW[8] = {0} ;
 80012b8:	2300      	movs	r3, #0
 80012ba:	607b      	str	r3, [r7, #4]
 80012bc:	2300      	movs	r3, #0
 80012be:	60bb      	str	r3, [r7, #8]
	memcpy( firstDW, Flash_read_doubleWord(0x080FA000), 8 ) ;
 80012c0:	4846      	ldr	r0, [pc, #280]	; (80013dc <getCurrentVersion+0x144>)
 80012c2:	f04f 0100 	mov.w	r1, #0
 80012c6:	f003 ff55 	bl	8005174 <Flash_read_doubleWord>
 80012ca:	4602      	mov	r2, r0
 80012cc:	f107 0314 	add.w	r3, r7, #20
 80012d0:	6810      	ldr	r0, [r2, #0]
 80012d2:	6851      	ldr	r1, [r2, #4]
 80012d4:	c303      	stmia	r3!, {r0, r1}
	memcpy( secondDW, Flash_read_doubleWord(0x080FA008), 8 ) ;
 80012d6:	a13c      	add	r1, pc, #240	; (adr r1, 80013c8 <getCurrentVersion+0x130>)
 80012d8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80012dc:	f003 ff4a 	bl	8005174 <Flash_read_doubleWord>
 80012e0:	4602      	mov	r2, r0
 80012e2:	f107 030c 	add.w	r3, r7, #12
 80012e6:	6810      	ldr	r0, [r2, #0]
 80012e8:	6851      	ldr	r1, [r2, #4]
 80012ea:	c303      	stmia	r3!, {r0, r1}
	memcpy( thirdDW, Flash_read_doubleWord(0x080FA010), 8 ) ;
 80012ec:	a138      	add	r1, pc, #224	; (adr r1, 80013d0 <getCurrentVersion+0x138>)
 80012ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 80012f2:	f003 ff3f 	bl	8005174 <Flash_read_doubleWord>
 80012f6:	4602      	mov	r2, r0
 80012f8:	1d3b      	adds	r3, r7, #4
 80012fa:	6810      	ldr	r0, [r2, #0]
 80012fc:	6851      	ldr	r1, [r2, #4]
 80012fe:	c303      	stmia	r3!, {r0, r1}

	for( int i = 0 ; i < 8 ; i++ )
 8001300:	2300      	movs	r3, #0
 8001302:	627b      	str	r3, [r7, #36]	; 0x24
 8001304:	e00c      	b.n	8001320 <getCurrentVersion+0x88>
		version[i] = firstDW[i] ;
 8001306:	f107 0214 	add.w	r2, r7, #20
 800130a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800130c:	4413      	add	r3, r2
 800130e:	7819      	ldrb	r1, [r3, #0]
 8001310:	4a31      	ldr	r2, [pc, #196]	; (80013d8 <getCurrentVersion+0x140>)
 8001312:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001314:	4413      	add	r3, r2
 8001316:	460a      	mov	r2, r1
 8001318:	701a      	strb	r2, [r3, #0]
	for( int i = 0 ; i < 8 ; i++ )
 800131a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800131c:	3301      	adds	r3, #1
 800131e:	627b      	str	r3, [r7, #36]	; 0x24
 8001320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001322:	2b07      	cmp	r3, #7
 8001324:	ddef      	ble.n	8001306 <getCurrentVersion+0x6e>
	for( int i = 0 ; i < 8 ; i++ ) {
 8001326:	2300      	movs	r3, #0
 8001328:	623b      	str	r3, [r7, #32]
 800132a:	e01f      	b.n	800136c <getCurrentVersion+0xd4>
		if( secondDW[i] == 0xFF || secondDW[i] == 0x00 )
 800132c:	f107 020c 	add.w	r2, r7, #12
 8001330:	6a3b      	ldr	r3, [r7, #32]
 8001332:	4413      	add	r3, r2
 8001334:	781b      	ldrb	r3, [r3, #0]
 8001336:	2bff      	cmp	r3, #255	; 0xff
 8001338:	d006      	beq.n	8001348 <getCurrentVersion+0xb0>
 800133a:	f107 020c 	add.w	r2, r7, #12
 800133e:	6a3b      	ldr	r3, [r7, #32]
 8001340:	4413      	add	r3, r2
 8001342:	781b      	ldrb	r3, [r3, #0]
 8001344:	2b00      	cmp	r3, #0
 8001346:	d105      	bne.n	8001354 <getCurrentVersion+0xbc>
			version[ i + 8 ] = 0x00 ;
 8001348:	6a3b      	ldr	r3, [r7, #32]
 800134a:	3308      	adds	r3, #8
 800134c:	4a22      	ldr	r2, [pc, #136]	; (80013d8 <getCurrentVersion+0x140>)
 800134e:	2100      	movs	r1, #0
 8001350:	54d1      	strb	r1, [r2, r3]
 8001352:	e008      	b.n	8001366 <getCurrentVersion+0xce>
		else
			version[ i + 8 ] = secondDW[i] ;
 8001354:	6a3b      	ldr	r3, [r7, #32]
 8001356:	3308      	adds	r3, #8
 8001358:	f107 010c 	add.w	r1, r7, #12
 800135c:	6a3a      	ldr	r2, [r7, #32]
 800135e:	440a      	add	r2, r1
 8001360:	7811      	ldrb	r1, [r2, #0]
 8001362:	4a1d      	ldr	r2, [pc, #116]	; (80013d8 <getCurrentVersion+0x140>)
 8001364:	54d1      	strb	r1, [r2, r3]
	for( int i = 0 ; i < 8 ; i++ ) {
 8001366:	6a3b      	ldr	r3, [r7, #32]
 8001368:	3301      	adds	r3, #1
 800136a:	623b      	str	r3, [r7, #32]
 800136c:	6a3b      	ldr	r3, [r7, #32]
 800136e:	2b07      	cmp	r3, #7
 8001370:	dddc      	ble.n	800132c <getCurrentVersion+0x94>
	}
	for( int i = 0 ; i < 8 ; i++ ) {
 8001372:	2300      	movs	r3, #0
 8001374:	61fb      	str	r3, [r7, #28]
 8001376:	e01c      	b.n	80013b2 <getCurrentVersion+0x11a>
		if( thirdDW[i] == 0xFF || thirdDW[i] == 0x00 )
 8001378:	1d3a      	adds	r2, r7, #4
 800137a:	69fb      	ldr	r3, [r7, #28]
 800137c:	4413      	add	r3, r2
 800137e:	781b      	ldrb	r3, [r3, #0]
 8001380:	2bff      	cmp	r3, #255	; 0xff
 8001382:	d005      	beq.n	8001390 <getCurrentVersion+0xf8>
 8001384:	1d3a      	adds	r2, r7, #4
 8001386:	69fb      	ldr	r3, [r7, #28]
 8001388:	4413      	add	r3, r2
 800138a:	781b      	ldrb	r3, [r3, #0]
 800138c:	2b00      	cmp	r3, #0
 800138e:	d105      	bne.n	800139c <getCurrentVersion+0x104>
			version[ i + 16 ] = 0x00 ;
 8001390:	69fb      	ldr	r3, [r7, #28]
 8001392:	3310      	adds	r3, #16
 8001394:	4a10      	ldr	r2, [pc, #64]	; (80013d8 <getCurrentVersion+0x140>)
 8001396:	2100      	movs	r1, #0
 8001398:	54d1      	strb	r1, [r2, r3]
 800139a:	e007      	b.n	80013ac <getCurrentVersion+0x114>
		else
			version[ i + 16 ] = thirdDW[i] ;
 800139c:	69fb      	ldr	r3, [r7, #28]
 800139e:	3310      	adds	r3, #16
 80013a0:	1d39      	adds	r1, r7, #4
 80013a2:	69fa      	ldr	r2, [r7, #28]
 80013a4:	440a      	add	r2, r1
 80013a6:	7811      	ldrb	r1, [r2, #0]
 80013a8:	4a0b      	ldr	r2, [pc, #44]	; (80013d8 <getCurrentVersion+0x140>)
 80013aa:	54d1      	strb	r1, [r2, r3]
	for( int i = 0 ; i < 8 ; i++ ) {
 80013ac:	69fb      	ldr	r3, [r7, #28]
 80013ae:	3301      	adds	r3, #1
 80013b0:	61fb      	str	r3, [r7, #28]
 80013b2:	69fb      	ldr	r3, [r7, #28]
 80013b4:	2b07      	cmp	r3, #7
 80013b6:	dddf      	ble.n	8001378 <getCurrentVersion+0xe0>
	}

	return version ;
 80013b8:	4b07      	ldr	r3, [pc, #28]	; (80013d8 <getCurrentVersion+0x140>)
}
 80013ba:	4618      	mov	r0, r3
 80013bc:	3728      	adds	r7, #40	; 0x28
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	f3af 8000 	nop.w
 80013c8:	080fa008 	.word	0x080fa008
 80013cc:	00000000 	.word	0x00000000
 80013d0:	080fa010 	.word	0x080fa010
 80013d4:	00000000 	.word	0x00000000
 80013d8:	2000021c 	.word	0x2000021c
 80013dc:	080fa000 	.word	0x080fa000

080013e0 <getCheckVersion>:



/*__________________________________________________________________________________________________________________________________________*/
char *getCheckVersion() {
 80013e0:	b5b0      	push	{r4, r5, r7, lr}
 80013e2:	af00      	add	r7, sp, #0
	// version: 1.0.0FF
	static char version[24] ;
	memset( version, 0 , 24 ) ;
 80013e4:	2218      	movs	r2, #24
 80013e6:	2100      	movs	r1, #0
 80013e8:	4811      	ldr	r0, [pc, #68]	; (8001430 <getCheckVersion+0x50>)
 80013ea:	f004 f8cb 	bl	8005584 <memset>

	sim7600_sendCmd( "AT+FSCD=E:", "OK", 200 ) ;
 80013ee:	22c8      	movs	r2, #200	; 0xc8
 80013f0:	4910      	ldr	r1, [pc, #64]	; (8001434 <getCheckVersion+0x54>)
 80013f2:	4811      	ldr	r0, [pc, #68]	; (8001438 <getCheckVersion+0x58>)
 80013f4:	f003 ff4a 	bl	800528c <sim7600_sendCmd>
	sim7600_sendCmd( "AT+FSLS", "OK", 200 ) ;
 80013f8:	22c8      	movs	r2, #200	; 0xc8
 80013fa:	490e      	ldr	r1, [pc, #56]	; (8001434 <getCheckVersion+0x54>)
 80013fc:	480f      	ldr	r0, [pc, #60]	; (800143c <getCheckVersion+0x5c>)
 80013fe:	f003 ff45 	bl	800528c <sim7600_sendCmd>

	memcpy( version, strstr( sim7600_read(), "datalogger:" ), 24 ) ;
 8001402:	f003 ffbf 	bl	8005384 <sim7600_read>
 8001406:	4603      	mov	r3, r0
 8001408:	490d      	ldr	r1, [pc, #52]	; (8001440 <getCheckVersion+0x60>)
 800140a:	4618      	mov	r0, r3
 800140c:	f004 ff62 	bl	80062d4 <strstr>
 8001410:	4603      	mov	r3, r0
 8001412:	4a07      	ldr	r2, [pc, #28]	; (8001430 <getCheckVersion+0x50>)
 8001414:	4614      	mov	r4, r2
 8001416:	461d      	mov	r5, r3
 8001418:	6828      	ldr	r0, [r5, #0]
 800141a:	6869      	ldr	r1, [r5, #4]
 800141c:	68aa      	ldr	r2, [r5, #8]
 800141e:	68eb      	ldr	r3, [r5, #12]
 8001420:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001422:	6928      	ldr	r0, [r5, #16]
 8001424:	6969      	ldr	r1, [r5, #20]
 8001426:	c403      	stmia	r4!, {r0, r1}

	return version ;
 8001428:	4b01      	ldr	r3, [pc, #4]	; (8001430 <getCheckVersion+0x50>)
}
 800142a:	4618      	mov	r0, r3
 800142c:	bdb0      	pop	{r4, r5, r7, pc}
 800142e:	bf00      	nop
 8001430:	20000234 	.word	0x20000234
 8001434:	08009e88 	.word	0x08009e88
 8001438:	08009e8c 	.word	0x08009e8c
 800143c:	08009e98 	.word	0x08009e98
 8001440:	08009ea0 	.word	0x08009ea0

08001444 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001444:	b480      	push	{r7}
 8001446:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001448:	b672      	cpsid	i
}
 800144a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800144c:	e7fe      	b.n	800144c <Error_Handler+0x8>
	...

08001450 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001450:	b480      	push	{r7}
 8001452:	b083      	sub	sp, #12
 8001454:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001456:	4b0f      	ldr	r3, [pc, #60]	; (8001494 <HAL_MspInit+0x44>)
 8001458:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800145a:	4a0e      	ldr	r2, [pc, #56]	; (8001494 <HAL_MspInit+0x44>)
 800145c:	f043 0301 	orr.w	r3, r3, #1
 8001460:	6613      	str	r3, [r2, #96]	; 0x60
 8001462:	4b0c      	ldr	r3, [pc, #48]	; (8001494 <HAL_MspInit+0x44>)
 8001464:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001466:	f003 0301 	and.w	r3, r3, #1
 800146a:	607b      	str	r3, [r7, #4]
 800146c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800146e:	4b09      	ldr	r3, [pc, #36]	; (8001494 <HAL_MspInit+0x44>)
 8001470:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001472:	4a08      	ldr	r2, [pc, #32]	; (8001494 <HAL_MspInit+0x44>)
 8001474:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001478:	6593      	str	r3, [r2, #88]	; 0x58
 800147a:	4b06      	ldr	r3, [pc, #24]	; (8001494 <HAL_MspInit+0x44>)
 800147c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800147e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001482:	603b      	str	r3, [r7, #0]
 8001484:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001486:	bf00      	nop
 8001488:	370c      	adds	r7, #12
 800148a:	46bd      	mov	sp, r7
 800148c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001490:	4770      	bx	lr
 8001492:	bf00      	nop
 8001494:	40021000 	.word	0x40021000

08001498 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001498:	b480      	push	{r7}
 800149a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800149c:	e7fe      	b.n	800149c <NMI_Handler+0x4>

0800149e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800149e:	b480      	push	{r7}
 80014a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014a2:	e7fe      	b.n	80014a2 <HardFault_Handler+0x4>

080014a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014a4:	b480      	push	{r7}
 80014a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014a8:	e7fe      	b.n	80014a8 <MemManage_Handler+0x4>

080014aa <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014aa:	b480      	push	{r7}
 80014ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014ae:	e7fe      	b.n	80014ae <BusFault_Handler+0x4>

080014b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014b0:	b480      	push	{r7}
 80014b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014b4:	e7fe      	b.n	80014b4 <UsageFault_Handler+0x4>

080014b6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014b6:	b480      	push	{r7}
 80014b8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014ba:	bf00      	nop
 80014bc:	46bd      	mov	sp, r7
 80014be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c2:	4770      	bx	lr

080014c4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014c4:	b480      	push	{r7}
 80014c6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014c8:	bf00      	nop
 80014ca:	46bd      	mov	sp, r7
 80014cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d0:	4770      	bx	lr

080014d2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014d2:	b480      	push	{r7}
 80014d4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014d6:	bf00      	nop
 80014d8:	46bd      	mov	sp, r7
 80014da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014de:	4770      	bx	lr

080014e0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014e4:	f000 fa78 	bl	80019d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014e8:	bf00      	nop
 80014ea:	bd80      	pop	{r7, pc}

080014ec <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80014f0:	4802      	ldr	r0, [pc, #8]	; (80014fc <USART1_IRQHandler+0x10>)
 80014f2:	f002 fcb5 	bl	8003e60 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80014f6:	bf00      	nop
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	bf00      	nop
 80014fc:	20000a4c 	.word	0x20000a4c

08001500 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001504:	4802      	ldr	r0, [pc, #8]	; (8001510 <USART2_IRQHandler+0x10>)
 8001506:	f002 fcab 	bl	8003e60 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800150a:	bf00      	nop
 800150c:	bd80      	pop	{r7, pc}
 800150e:	bf00      	nop
 8001510:	20000ad0 	.word	0x20000ad0

08001514 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001514:	b480      	push	{r7}
 8001516:	af00      	add	r7, sp, #0
	return 1;
 8001518:	2301      	movs	r3, #1
}
 800151a:	4618      	mov	r0, r3
 800151c:	46bd      	mov	sp, r7
 800151e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001522:	4770      	bx	lr

08001524 <_kill>:

int _kill(int pid, int sig)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b082      	sub	sp, #8
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
 800152c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800152e:	f003 fff1 	bl	8005514 <__errno>
 8001532:	4603      	mov	r3, r0
 8001534:	2216      	movs	r2, #22
 8001536:	601a      	str	r2, [r3, #0]
	return -1;
 8001538:	f04f 33ff 	mov.w	r3, #4294967295
}
 800153c:	4618      	mov	r0, r3
 800153e:	3708      	adds	r7, #8
 8001540:	46bd      	mov	sp, r7
 8001542:	bd80      	pop	{r7, pc}

08001544 <_exit>:

void _exit (int status)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b082      	sub	sp, #8
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800154c:	f04f 31ff 	mov.w	r1, #4294967295
 8001550:	6878      	ldr	r0, [r7, #4]
 8001552:	f7ff ffe7 	bl	8001524 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001556:	e7fe      	b.n	8001556 <_exit+0x12>

08001558 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b086      	sub	sp, #24
 800155c:	af00      	add	r7, sp, #0
 800155e:	60f8      	str	r0, [r7, #12]
 8001560:	60b9      	str	r1, [r7, #8]
 8001562:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001564:	2300      	movs	r3, #0
 8001566:	617b      	str	r3, [r7, #20]
 8001568:	e00a      	b.n	8001580 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800156a:	f3af 8000 	nop.w
 800156e:	4601      	mov	r1, r0
 8001570:	68bb      	ldr	r3, [r7, #8]
 8001572:	1c5a      	adds	r2, r3, #1
 8001574:	60ba      	str	r2, [r7, #8]
 8001576:	b2ca      	uxtb	r2, r1
 8001578:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800157a:	697b      	ldr	r3, [r7, #20]
 800157c:	3301      	adds	r3, #1
 800157e:	617b      	str	r3, [r7, #20]
 8001580:	697a      	ldr	r2, [r7, #20]
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	429a      	cmp	r2, r3
 8001586:	dbf0      	blt.n	800156a <_read+0x12>
	}

return len;
 8001588:	687b      	ldr	r3, [r7, #4]
}
 800158a:	4618      	mov	r0, r3
 800158c:	3718      	adds	r7, #24
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}

08001592 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001592:	b580      	push	{r7, lr}
 8001594:	b086      	sub	sp, #24
 8001596:	af00      	add	r7, sp, #0
 8001598:	60f8      	str	r0, [r7, #12]
 800159a:	60b9      	str	r1, [r7, #8]
 800159c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800159e:	2300      	movs	r3, #0
 80015a0:	617b      	str	r3, [r7, #20]
 80015a2:	e009      	b.n	80015b8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80015a4:	68bb      	ldr	r3, [r7, #8]
 80015a6:	1c5a      	adds	r2, r3, #1
 80015a8:	60ba      	str	r2, [r7, #8]
 80015aa:	781b      	ldrb	r3, [r3, #0]
 80015ac:	4618      	mov	r0, r3
 80015ae:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015b2:	697b      	ldr	r3, [r7, #20]
 80015b4:	3301      	adds	r3, #1
 80015b6:	617b      	str	r3, [r7, #20]
 80015b8:	697a      	ldr	r2, [r7, #20]
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	429a      	cmp	r2, r3
 80015be:	dbf1      	blt.n	80015a4 <_write+0x12>
	}
	return len;
 80015c0:	687b      	ldr	r3, [r7, #4]
}
 80015c2:	4618      	mov	r0, r3
 80015c4:	3718      	adds	r7, #24
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}

080015ca <_close>:

int _close(int file)
{
 80015ca:	b480      	push	{r7}
 80015cc:	b083      	sub	sp, #12
 80015ce:	af00      	add	r7, sp, #0
 80015d0:	6078      	str	r0, [r7, #4]
	return -1;
 80015d2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015d6:	4618      	mov	r0, r3
 80015d8:	370c      	adds	r7, #12
 80015da:	46bd      	mov	sp, r7
 80015dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e0:	4770      	bx	lr

080015e2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80015e2:	b480      	push	{r7}
 80015e4:	b083      	sub	sp, #12
 80015e6:	af00      	add	r7, sp, #0
 80015e8:	6078      	str	r0, [r7, #4]
 80015ea:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80015f2:	605a      	str	r2, [r3, #4]
	return 0;
 80015f4:	2300      	movs	r3, #0
}
 80015f6:	4618      	mov	r0, r3
 80015f8:	370c      	adds	r7, #12
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr

08001602 <_isatty>:

int _isatty(int file)
{
 8001602:	b480      	push	{r7}
 8001604:	b083      	sub	sp, #12
 8001606:	af00      	add	r7, sp, #0
 8001608:	6078      	str	r0, [r7, #4]
	return 1;
 800160a:	2301      	movs	r3, #1
}
 800160c:	4618      	mov	r0, r3
 800160e:	370c      	adds	r7, #12
 8001610:	46bd      	mov	sp, r7
 8001612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001616:	4770      	bx	lr

08001618 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001618:	b480      	push	{r7}
 800161a:	b085      	sub	sp, #20
 800161c:	af00      	add	r7, sp, #0
 800161e:	60f8      	str	r0, [r7, #12]
 8001620:	60b9      	str	r1, [r7, #8]
 8001622:	607a      	str	r2, [r7, #4]
	return 0;
 8001624:	2300      	movs	r3, #0
}
 8001626:	4618      	mov	r0, r3
 8001628:	3714      	adds	r7, #20
 800162a:	46bd      	mov	sp, r7
 800162c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001630:	4770      	bx	lr
	...

08001634 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b086      	sub	sp, #24
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800163c:	4a14      	ldr	r2, [pc, #80]	; (8001690 <_sbrk+0x5c>)
 800163e:	4b15      	ldr	r3, [pc, #84]	; (8001694 <_sbrk+0x60>)
 8001640:	1ad3      	subs	r3, r2, r3
 8001642:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001644:	697b      	ldr	r3, [r7, #20]
 8001646:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001648:	4b13      	ldr	r3, [pc, #76]	; (8001698 <_sbrk+0x64>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	2b00      	cmp	r3, #0
 800164e:	d102      	bne.n	8001656 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001650:	4b11      	ldr	r3, [pc, #68]	; (8001698 <_sbrk+0x64>)
 8001652:	4a12      	ldr	r2, [pc, #72]	; (800169c <_sbrk+0x68>)
 8001654:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001656:	4b10      	ldr	r3, [pc, #64]	; (8001698 <_sbrk+0x64>)
 8001658:	681a      	ldr	r2, [r3, #0]
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	4413      	add	r3, r2
 800165e:	693a      	ldr	r2, [r7, #16]
 8001660:	429a      	cmp	r2, r3
 8001662:	d207      	bcs.n	8001674 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001664:	f003 ff56 	bl	8005514 <__errno>
 8001668:	4603      	mov	r3, r0
 800166a:	220c      	movs	r2, #12
 800166c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800166e:	f04f 33ff 	mov.w	r3, #4294967295
 8001672:	e009      	b.n	8001688 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001674:	4b08      	ldr	r3, [pc, #32]	; (8001698 <_sbrk+0x64>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800167a:	4b07      	ldr	r3, [pc, #28]	; (8001698 <_sbrk+0x64>)
 800167c:	681a      	ldr	r2, [r3, #0]
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	4413      	add	r3, r2
 8001682:	4a05      	ldr	r2, [pc, #20]	; (8001698 <_sbrk+0x64>)
 8001684:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001686:	68fb      	ldr	r3, [r7, #12]
}
 8001688:	4618      	mov	r0, r3
 800168a:	3718      	adds	r7, #24
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}
 8001690:	20018000 	.word	0x20018000
 8001694:	00000400 	.word	0x00000400
 8001698:	2000024c 	.word	0x2000024c
 800169c:	20000b68 	.word	0x20000b68

080016a0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80016a0:	b480      	push	{r7}
 80016a2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80016a4:	4b15      	ldr	r3, [pc, #84]	; (80016fc <SystemInit+0x5c>)
 80016a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80016aa:	4a14      	ldr	r2, [pc, #80]	; (80016fc <SystemInit+0x5c>)
 80016ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80016b0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80016b4:	4b12      	ldr	r3, [pc, #72]	; (8001700 <SystemInit+0x60>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	4a11      	ldr	r2, [pc, #68]	; (8001700 <SystemInit+0x60>)
 80016ba:	f043 0301 	orr.w	r3, r3, #1
 80016be:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80016c0:	4b0f      	ldr	r3, [pc, #60]	; (8001700 <SystemInit+0x60>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80016c6:	4b0e      	ldr	r3, [pc, #56]	; (8001700 <SystemInit+0x60>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	4a0d      	ldr	r2, [pc, #52]	; (8001700 <SystemInit+0x60>)
 80016cc:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80016d0:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80016d4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80016d6:	4b0a      	ldr	r3, [pc, #40]	; (8001700 <SystemInit+0x60>)
 80016d8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80016dc:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80016de:	4b08      	ldr	r3, [pc, #32]	; (8001700 <SystemInit+0x60>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	4a07      	ldr	r2, [pc, #28]	; (8001700 <SystemInit+0x60>)
 80016e4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80016e8:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80016ea:	4b05      	ldr	r3, [pc, #20]	; (8001700 <SystemInit+0x60>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	619a      	str	r2, [r3, #24]
}
 80016f0:	bf00      	nop
 80016f2:	46bd      	mov	sp, r7
 80016f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f8:	4770      	bx	lr
 80016fa:	bf00      	nop
 80016fc:	e000ed00 	.word	0xe000ed00
 8001700:	40021000 	.word	0x40021000

08001704 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001708:	4b14      	ldr	r3, [pc, #80]	; (800175c <MX_USART1_UART_Init+0x58>)
 800170a:	4a15      	ldr	r2, [pc, #84]	; (8001760 <MX_USART1_UART_Init+0x5c>)
 800170c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800170e:	4b13      	ldr	r3, [pc, #76]	; (800175c <MX_USART1_UART_Init+0x58>)
 8001710:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001714:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001716:	4b11      	ldr	r3, [pc, #68]	; (800175c <MX_USART1_UART_Init+0x58>)
 8001718:	2200      	movs	r2, #0
 800171a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800171c:	4b0f      	ldr	r3, [pc, #60]	; (800175c <MX_USART1_UART_Init+0x58>)
 800171e:	2200      	movs	r2, #0
 8001720:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001722:	4b0e      	ldr	r3, [pc, #56]	; (800175c <MX_USART1_UART_Init+0x58>)
 8001724:	2200      	movs	r2, #0
 8001726:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001728:	4b0c      	ldr	r3, [pc, #48]	; (800175c <MX_USART1_UART_Init+0x58>)
 800172a:	220c      	movs	r2, #12
 800172c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800172e:	4b0b      	ldr	r3, [pc, #44]	; (800175c <MX_USART1_UART_Init+0x58>)
 8001730:	2200      	movs	r2, #0
 8001732:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001734:	4b09      	ldr	r3, [pc, #36]	; (800175c <MX_USART1_UART_Init+0x58>)
 8001736:	2200      	movs	r2, #0
 8001738:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800173a:	4b08      	ldr	r3, [pc, #32]	; (800175c <MX_USART1_UART_Init+0x58>)
 800173c:	2200      	movs	r2, #0
 800173e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001740:	4b06      	ldr	r3, [pc, #24]	; (800175c <MX_USART1_UART_Init+0x58>)
 8001742:	2200      	movs	r2, #0
 8001744:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001746:	4805      	ldr	r0, [pc, #20]	; (800175c <MX_USART1_UART_Init+0x58>)
 8001748:	f002 fa64 	bl	8003c14 <HAL_UART_Init>
 800174c:	4603      	mov	r3, r0
 800174e:	2b00      	cmp	r3, #0
 8001750:	d001      	beq.n	8001756 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001752:	f7ff fe77 	bl	8001444 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001756:	bf00      	nop
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	20000a4c 	.word	0x20000a4c
 8001760:	40013800 	.word	0x40013800

08001764 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001768:	4b14      	ldr	r3, [pc, #80]	; (80017bc <MX_USART2_UART_Init+0x58>)
 800176a:	4a15      	ldr	r2, [pc, #84]	; (80017c0 <MX_USART2_UART_Init+0x5c>)
 800176c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800176e:	4b13      	ldr	r3, [pc, #76]	; (80017bc <MX_USART2_UART_Init+0x58>)
 8001770:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001774:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001776:	4b11      	ldr	r3, [pc, #68]	; (80017bc <MX_USART2_UART_Init+0x58>)
 8001778:	2200      	movs	r2, #0
 800177a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800177c:	4b0f      	ldr	r3, [pc, #60]	; (80017bc <MX_USART2_UART_Init+0x58>)
 800177e:	2200      	movs	r2, #0
 8001780:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001782:	4b0e      	ldr	r3, [pc, #56]	; (80017bc <MX_USART2_UART_Init+0x58>)
 8001784:	2200      	movs	r2, #0
 8001786:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001788:	4b0c      	ldr	r3, [pc, #48]	; (80017bc <MX_USART2_UART_Init+0x58>)
 800178a:	220c      	movs	r2, #12
 800178c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800178e:	4b0b      	ldr	r3, [pc, #44]	; (80017bc <MX_USART2_UART_Init+0x58>)
 8001790:	2200      	movs	r2, #0
 8001792:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001794:	4b09      	ldr	r3, [pc, #36]	; (80017bc <MX_USART2_UART_Init+0x58>)
 8001796:	2200      	movs	r2, #0
 8001798:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800179a:	4b08      	ldr	r3, [pc, #32]	; (80017bc <MX_USART2_UART_Init+0x58>)
 800179c:	2200      	movs	r2, #0
 800179e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80017a0:	4b06      	ldr	r3, [pc, #24]	; (80017bc <MX_USART2_UART_Init+0x58>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80017a6:	4805      	ldr	r0, [pc, #20]	; (80017bc <MX_USART2_UART_Init+0x58>)
 80017a8:	f002 fa34 	bl	8003c14 <HAL_UART_Init>
 80017ac:	4603      	mov	r3, r0
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d001      	beq.n	80017b6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80017b2:	f7ff fe47 	bl	8001444 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80017b6:	bf00      	nop
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop
 80017bc:	20000ad0 	.word	0x20000ad0
 80017c0:	40004400 	.word	0x40004400

080017c4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b08c      	sub	sp, #48	; 0x30
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017cc:	f107 031c 	add.w	r3, r7, #28
 80017d0:	2200      	movs	r2, #0
 80017d2:	601a      	str	r2, [r3, #0]
 80017d4:	605a      	str	r2, [r3, #4]
 80017d6:	609a      	str	r2, [r3, #8]
 80017d8:	60da      	str	r2, [r3, #12]
 80017da:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	4a36      	ldr	r2, [pc, #216]	; (80018bc <HAL_UART_MspInit+0xf8>)
 80017e2:	4293      	cmp	r3, r2
 80017e4:	d130      	bne.n	8001848 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80017e6:	4b36      	ldr	r3, [pc, #216]	; (80018c0 <HAL_UART_MspInit+0xfc>)
 80017e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017ea:	4a35      	ldr	r2, [pc, #212]	; (80018c0 <HAL_UART_MspInit+0xfc>)
 80017ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80017f0:	6613      	str	r3, [r2, #96]	; 0x60
 80017f2:	4b33      	ldr	r3, [pc, #204]	; (80018c0 <HAL_UART_MspInit+0xfc>)
 80017f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017fa:	61bb      	str	r3, [r7, #24]
 80017fc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017fe:	4b30      	ldr	r3, [pc, #192]	; (80018c0 <HAL_UART_MspInit+0xfc>)
 8001800:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001802:	4a2f      	ldr	r2, [pc, #188]	; (80018c0 <HAL_UART_MspInit+0xfc>)
 8001804:	f043 0302 	orr.w	r3, r3, #2
 8001808:	64d3      	str	r3, [r2, #76]	; 0x4c
 800180a:	4b2d      	ldr	r3, [pc, #180]	; (80018c0 <HAL_UART_MspInit+0xfc>)
 800180c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800180e:	f003 0302 	and.w	r3, r3, #2
 8001812:	617b      	str	r3, [r7, #20]
 8001814:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = SIM7600E_TX_Pin|SIM7600E_RX_Pin;
 8001816:	23c0      	movs	r3, #192	; 0xc0
 8001818:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800181a:	2302      	movs	r3, #2
 800181c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800181e:	2300      	movs	r3, #0
 8001820:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001822:	2303      	movs	r3, #3
 8001824:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001826:	2307      	movs	r3, #7
 8001828:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800182a:	f107 031c 	add.w	r3, r7, #28
 800182e:	4619      	mov	r1, r3
 8001830:	4824      	ldr	r0, [pc, #144]	; (80018c4 <HAL_UART_MspInit+0x100>)
 8001832:	f000 fd21 	bl	8002278 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001836:	2200      	movs	r2, #0
 8001838:	2100      	movs	r1, #0
 800183a:	2025      	movs	r0, #37	; 0x25
 800183c:	f000 f9c7 	bl	8001bce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001840:	2025      	movs	r0, #37	; 0x25
 8001842:	f000 f9e0 	bl	8001c06 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001846:	e035      	b.n	80018b4 <HAL_UART_MspInit+0xf0>
  else if(uartHandle->Instance==USART2)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	4a1e      	ldr	r2, [pc, #120]	; (80018c8 <HAL_UART_MspInit+0x104>)
 800184e:	4293      	cmp	r3, r2
 8001850:	d130      	bne.n	80018b4 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001852:	4b1b      	ldr	r3, [pc, #108]	; (80018c0 <HAL_UART_MspInit+0xfc>)
 8001854:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001856:	4a1a      	ldr	r2, [pc, #104]	; (80018c0 <HAL_UART_MspInit+0xfc>)
 8001858:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800185c:	6593      	str	r3, [r2, #88]	; 0x58
 800185e:	4b18      	ldr	r3, [pc, #96]	; (80018c0 <HAL_UART_MspInit+0xfc>)
 8001860:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001862:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001866:	613b      	str	r3, [r7, #16]
 8001868:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800186a:	4b15      	ldr	r3, [pc, #84]	; (80018c0 <HAL_UART_MspInit+0xfc>)
 800186c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800186e:	4a14      	ldr	r2, [pc, #80]	; (80018c0 <HAL_UART_MspInit+0xfc>)
 8001870:	f043 0301 	orr.w	r3, r3, #1
 8001874:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001876:	4b12      	ldr	r3, [pc, #72]	; (80018c0 <HAL_UART_MspInit+0xfc>)
 8001878:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800187a:	f003 0301 	and.w	r3, r3, #1
 800187e:	60fb      	str	r3, [r7, #12]
 8001880:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TERMINAL_TX_Pin|TERMINAL_RX_Pin;
 8001882:	230c      	movs	r3, #12
 8001884:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001886:	2302      	movs	r3, #2
 8001888:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800188a:	2300      	movs	r3, #0
 800188c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800188e:	2303      	movs	r3, #3
 8001890:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001892:	2307      	movs	r3, #7
 8001894:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001896:	f107 031c 	add.w	r3, r7, #28
 800189a:	4619      	mov	r1, r3
 800189c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018a0:	f000 fcea 	bl	8002278 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80018a4:	2200      	movs	r2, #0
 80018a6:	2100      	movs	r1, #0
 80018a8:	2026      	movs	r0, #38	; 0x26
 80018aa:	f000 f990 	bl	8001bce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80018ae:	2026      	movs	r0, #38	; 0x26
 80018b0:	f000 f9a9 	bl	8001c06 <HAL_NVIC_EnableIRQ>
}
 80018b4:	bf00      	nop
 80018b6:	3730      	adds	r7, #48	; 0x30
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}
 80018bc:	40013800 	.word	0x40013800
 80018c0:	40021000 	.word	0x40021000
 80018c4:	48000400 	.word	0x48000400
 80018c8:	40004400 	.word	0x40004400

080018cc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80018cc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001904 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80018d0:	f7ff fee6 	bl	80016a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80018d4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80018d6:	e003      	b.n	80018e0 <LoopCopyDataInit>

080018d8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80018d8:	4b0b      	ldr	r3, [pc, #44]	; (8001908 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80018da:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80018dc:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80018de:	3104      	adds	r1, #4

080018e0 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80018e0:	480a      	ldr	r0, [pc, #40]	; (800190c <LoopForever+0xa>)
	ldr	r3, =_edata
 80018e2:	4b0b      	ldr	r3, [pc, #44]	; (8001910 <LoopForever+0xe>)
	adds	r2, r0, r1
 80018e4:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80018e6:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80018e8:	d3f6      	bcc.n	80018d8 <CopyDataInit>
	ldr	r2, =_sbss
 80018ea:	4a0a      	ldr	r2, [pc, #40]	; (8001914 <LoopForever+0x12>)
	b	LoopFillZerobss
 80018ec:	e002      	b.n	80018f4 <LoopFillZerobss>

080018ee <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80018ee:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80018f0:	f842 3b04 	str.w	r3, [r2], #4

080018f4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80018f4:	4b08      	ldr	r3, [pc, #32]	; (8001918 <LoopForever+0x16>)
	cmp	r2, r3
 80018f6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80018f8:	d3f9      	bcc.n	80018ee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80018fa:	f003 fe11 	bl	8005520 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80018fe:	f7ff fbcf 	bl	80010a0 <main>

08001902 <LoopForever>:

LoopForever:
    b LoopForever
 8001902:	e7fe      	b.n	8001902 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001904:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8001908:	0800a3d4 	.word	0x0800a3d4
	ldr	r0, =_sdata
 800190c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001910:	20000200 	.word	0x20000200
	ldr	r2, =_sbss
 8001914:	20000200 	.word	0x20000200
	ldr	r3, = _ebss
 8001918:	20000b68 	.word	0x20000b68

0800191c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800191c:	e7fe      	b.n	800191c <ADC1_2_IRQHandler>
	...

08001920 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b082      	sub	sp, #8
 8001924:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001926:	2300      	movs	r3, #0
 8001928:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800192a:	4b0c      	ldr	r3, [pc, #48]	; (800195c <HAL_Init+0x3c>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	4a0b      	ldr	r2, [pc, #44]	; (800195c <HAL_Init+0x3c>)
 8001930:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001934:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001936:	2003      	movs	r0, #3
 8001938:	f000 f93e 	bl	8001bb8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800193c:	2000      	movs	r0, #0
 800193e:	f000 f80f 	bl	8001960 <HAL_InitTick>
 8001942:	4603      	mov	r3, r0
 8001944:	2b00      	cmp	r3, #0
 8001946:	d002      	beq.n	800194e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001948:	2301      	movs	r3, #1
 800194a:	71fb      	strb	r3, [r7, #7]
 800194c:	e001      	b.n	8001952 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800194e:	f7ff fd7f 	bl	8001450 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001952:	79fb      	ldrb	r3, [r7, #7]
}
 8001954:	4618      	mov	r0, r3
 8001956:	3708      	adds	r7, #8
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}
 800195c:	40022000 	.word	0x40022000

08001960 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b084      	sub	sp, #16
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001968:	2300      	movs	r3, #0
 800196a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800196c:	4b17      	ldr	r3, [pc, #92]	; (80019cc <HAL_InitTick+0x6c>)
 800196e:	781b      	ldrb	r3, [r3, #0]
 8001970:	2b00      	cmp	r3, #0
 8001972:	d023      	beq.n	80019bc <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001974:	4b16      	ldr	r3, [pc, #88]	; (80019d0 <HAL_InitTick+0x70>)
 8001976:	681a      	ldr	r2, [r3, #0]
 8001978:	4b14      	ldr	r3, [pc, #80]	; (80019cc <HAL_InitTick+0x6c>)
 800197a:	781b      	ldrb	r3, [r3, #0]
 800197c:	4619      	mov	r1, r3
 800197e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001982:	fbb3 f3f1 	udiv	r3, r3, r1
 8001986:	fbb2 f3f3 	udiv	r3, r2, r3
 800198a:	4618      	mov	r0, r3
 800198c:	f000 f949 	bl	8001c22 <HAL_SYSTICK_Config>
 8001990:	4603      	mov	r3, r0
 8001992:	2b00      	cmp	r3, #0
 8001994:	d10f      	bne.n	80019b6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	2b0f      	cmp	r3, #15
 800199a:	d809      	bhi.n	80019b0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800199c:	2200      	movs	r2, #0
 800199e:	6879      	ldr	r1, [r7, #4]
 80019a0:	f04f 30ff 	mov.w	r0, #4294967295
 80019a4:	f000 f913 	bl	8001bce <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80019a8:	4a0a      	ldr	r2, [pc, #40]	; (80019d4 <HAL_InitTick+0x74>)
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	6013      	str	r3, [r2, #0]
 80019ae:	e007      	b.n	80019c0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80019b0:	2301      	movs	r3, #1
 80019b2:	73fb      	strb	r3, [r7, #15]
 80019b4:	e004      	b.n	80019c0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80019b6:	2301      	movs	r3, #1
 80019b8:	73fb      	strb	r3, [r7, #15]
 80019ba:	e001      	b.n	80019c0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80019bc:	2301      	movs	r3, #1
 80019be:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80019c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80019c2:	4618      	mov	r0, r3
 80019c4:	3710      	adds	r7, #16
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	20000008 	.word	0x20000008
 80019d0:	20000000 	.word	0x20000000
 80019d4:	20000004 	.word	0x20000004

080019d8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019d8:	b480      	push	{r7}
 80019da:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80019dc:	4b06      	ldr	r3, [pc, #24]	; (80019f8 <HAL_IncTick+0x20>)
 80019de:	781b      	ldrb	r3, [r3, #0]
 80019e0:	461a      	mov	r2, r3
 80019e2:	4b06      	ldr	r3, [pc, #24]	; (80019fc <HAL_IncTick+0x24>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	4413      	add	r3, r2
 80019e8:	4a04      	ldr	r2, [pc, #16]	; (80019fc <HAL_IncTick+0x24>)
 80019ea:	6013      	str	r3, [r2, #0]
}
 80019ec:	bf00      	nop
 80019ee:	46bd      	mov	sp, r7
 80019f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f4:	4770      	bx	lr
 80019f6:	bf00      	nop
 80019f8:	20000008 	.word	0x20000008
 80019fc:	20000b54 	.word	0x20000b54

08001a00 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a00:	b480      	push	{r7}
 8001a02:	af00      	add	r7, sp, #0
  return uwTick;
 8001a04:	4b03      	ldr	r3, [pc, #12]	; (8001a14 <HAL_GetTick+0x14>)
 8001a06:	681b      	ldr	r3, [r3, #0]
}
 8001a08:	4618      	mov	r0, r3
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a10:	4770      	bx	lr
 8001a12:	bf00      	nop
 8001a14:	20000b54 	.word	0x20000b54

08001a18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	b085      	sub	sp, #20
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	f003 0307 	and.w	r3, r3, #7
 8001a26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a28:	4b0c      	ldr	r3, [pc, #48]	; (8001a5c <__NVIC_SetPriorityGrouping+0x44>)
 8001a2a:	68db      	ldr	r3, [r3, #12]
 8001a2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a2e:	68ba      	ldr	r2, [r7, #8]
 8001a30:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001a34:	4013      	ands	r3, r2
 8001a36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a3c:	68bb      	ldr	r3, [r7, #8]
 8001a3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a40:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001a44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a4a:	4a04      	ldr	r2, [pc, #16]	; (8001a5c <__NVIC_SetPriorityGrouping+0x44>)
 8001a4c:	68bb      	ldr	r3, [r7, #8]
 8001a4e:	60d3      	str	r3, [r2, #12]
}
 8001a50:	bf00      	nop
 8001a52:	3714      	adds	r7, #20
 8001a54:	46bd      	mov	sp, r7
 8001a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5a:	4770      	bx	lr
 8001a5c:	e000ed00 	.word	0xe000ed00

08001a60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a60:	b480      	push	{r7}
 8001a62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a64:	4b04      	ldr	r3, [pc, #16]	; (8001a78 <__NVIC_GetPriorityGrouping+0x18>)
 8001a66:	68db      	ldr	r3, [r3, #12]
 8001a68:	0a1b      	lsrs	r3, r3, #8
 8001a6a:	f003 0307 	and.w	r3, r3, #7
}
 8001a6e:	4618      	mov	r0, r3
 8001a70:	46bd      	mov	sp, r7
 8001a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a76:	4770      	bx	lr
 8001a78:	e000ed00 	.word	0xe000ed00

08001a7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b083      	sub	sp, #12
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	4603      	mov	r3, r0
 8001a84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	db0b      	blt.n	8001aa6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a8e:	79fb      	ldrb	r3, [r7, #7]
 8001a90:	f003 021f 	and.w	r2, r3, #31
 8001a94:	4907      	ldr	r1, [pc, #28]	; (8001ab4 <__NVIC_EnableIRQ+0x38>)
 8001a96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a9a:	095b      	lsrs	r3, r3, #5
 8001a9c:	2001      	movs	r0, #1
 8001a9e:	fa00 f202 	lsl.w	r2, r0, r2
 8001aa2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001aa6:	bf00      	nop
 8001aa8:	370c      	adds	r7, #12
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab0:	4770      	bx	lr
 8001ab2:	bf00      	nop
 8001ab4:	e000e100 	.word	0xe000e100

08001ab8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	b083      	sub	sp, #12
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	4603      	mov	r3, r0
 8001ac0:	6039      	str	r1, [r7, #0]
 8001ac2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ac4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	db0a      	blt.n	8001ae2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	b2da      	uxtb	r2, r3
 8001ad0:	490c      	ldr	r1, [pc, #48]	; (8001b04 <__NVIC_SetPriority+0x4c>)
 8001ad2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ad6:	0112      	lsls	r2, r2, #4
 8001ad8:	b2d2      	uxtb	r2, r2
 8001ada:	440b      	add	r3, r1
 8001adc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ae0:	e00a      	b.n	8001af8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ae2:	683b      	ldr	r3, [r7, #0]
 8001ae4:	b2da      	uxtb	r2, r3
 8001ae6:	4908      	ldr	r1, [pc, #32]	; (8001b08 <__NVIC_SetPriority+0x50>)
 8001ae8:	79fb      	ldrb	r3, [r7, #7]
 8001aea:	f003 030f 	and.w	r3, r3, #15
 8001aee:	3b04      	subs	r3, #4
 8001af0:	0112      	lsls	r2, r2, #4
 8001af2:	b2d2      	uxtb	r2, r2
 8001af4:	440b      	add	r3, r1
 8001af6:	761a      	strb	r2, [r3, #24]
}
 8001af8:	bf00      	nop
 8001afa:	370c      	adds	r7, #12
 8001afc:	46bd      	mov	sp, r7
 8001afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b02:	4770      	bx	lr
 8001b04:	e000e100 	.word	0xe000e100
 8001b08:	e000ed00 	.word	0xe000ed00

08001b0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	b089      	sub	sp, #36	; 0x24
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	60f8      	str	r0, [r7, #12]
 8001b14:	60b9      	str	r1, [r7, #8]
 8001b16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	f003 0307 	and.w	r3, r3, #7
 8001b1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b20:	69fb      	ldr	r3, [r7, #28]
 8001b22:	f1c3 0307 	rsb	r3, r3, #7
 8001b26:	2b04      	cmp	r3, #4
 8001b28:	bf28      	it	cs
 8001b2a:	2304      	movcs	r3, #4
 8001b2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b2e:	69fb      	ldr	r3, [r7, #28]
 8001b30:	3304      	adds	r3, #4
 8001b32:	2b06      	cmp	r3, #6
 8001b34:	d902      	bls.n	8001b3c <NVIC_EncodePriority+0x30>
 8001b36:	69fb      	ldr	r3, [r7, #28]
 8001b38:	3b03      	subs	r3, #3
 8001b3a:	e000      	b.n	8001b3e <NVIC_EncodePriority+0x32>
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b40:	f04f 32ff 	mov.w	r2, #4294967295
 8001b44:	69bb      	ldr	r3, [r7, #24]
 8001b46:	fa02 f303 	lsl.w	r3, r2, r3
 8001b4a:	43da      	mvns	r2, r3
 8001b4c:	68bb      	ldr	r3, [r7, #8]
 8001b4e:	401a      	ands	r2, r3
 8001b50:	697b      	ldr	r3, [r7, #20]
 8001b52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b54:	f04f 31ff 	mov.w	r1, #4294967295
 8001b58:	697b      	ldr	r3, [r7, #20]
 8001b5a:	fa01 f303 	lsl.w	r3, r1, r3
 8001b5e:	43d9      	mvns	r1, r3
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b64:	4313      	orrs	r3, r2
         );
}
 8001b66:	4618      	mov	r0, r3
 8001b68:	3724      	adds	r7, #36	; 0x24
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b70:	4770      	bx	lr
	...

08001b74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b082      	sub	sp, #8
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	3b01      	subs	r3, #1
 8001b80:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001b84:	d301      	bcc.n	8001b8a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b86:	2301      	movs	r3, #1
 8001b88:	e00f      	b.n	8001baa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b8a:	4a0a      	ldr	r2, [pc, #40]	; (8001bb4 <SysTick_Config+0x40>)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	3b01      	subs	r3, #1
 8001b90:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b92:	210f      	movs	r1, #15
 8001b94:	f04f 30ff 	mov.w	r0, #4294967295
 8001b98:	f7ff ff8e 	bl	8001ab8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b9c:	4b05      	ldr	r3, [pc, #20]	; (8001bb4 <SysTick_Config+0x40>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ba2:	4b04      	ldr	r3, [pc, #16]	; (8001bb4 <SysTick_Config+0x40>)
 8001ba4:	2207      	movs	r2, #7
 8001ba6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ba8:	2300      	movs	r3, #0
}
 8001baa:	4618      	mov	r0, r3
 8001bac:	3708      	adds	r7, #8
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bd80      	pop	{r7, pc}
 8001bb2:	bf00      	nop
 8001bb4:	e000e010 	.word	0xe000e010

08001bb8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b082      	sub	sp, #8
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001bc0:	6878      	ldr	r0, [r7, #4]
 8001bc2:	f7ff ff29 	bl	8001a18 <__NVIC_SetPriorityGrouping>
}
 8001bc6:	bf00      	nop
 8001bc8:	3708      	adds	r7, #8
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}

08001bce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bce:	b580      	push	{r7, lr}
 8001bd0:	b086      	sub	sp, #24
 8001bd2:	af00      	add	r7, sp, #0
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	60b9      	str	r1, [r7, #8]
 8001bd8:	607a      	str	r2, [r7, #4]
 8001bda:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001be0:	f7ff ff3e 	bl	8001a60 <__NVIC_GetPriorityGrouping>
 8001be4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001be6:	687a      	ldr	r2, [r7, #4]
 8001be8:	68b9      	ldr	r1, [r7, #8]
 8001bea:	6978      	ldr	r0, [r7, #20]
 8001bec:	f7ff ff8e 	bl	8001b0c <NVIC_EncodePriority>
 8001bf0:	4602      	mov	r2, r0
 8001bf2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bf6:	4611      	mov	r1, r2
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	f7ff ff5d 	bl	8001ab8 <__NVIC_SetPriority>
}
 8001bfe:	bf00      	nop
 8001c00:	3718      	adds	r7, #24
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}

08001c06 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c06:	b580      	push	{r7, lr}
 8001c08:	b082      	sub	sp, #8
 8001c0a:	af00      	add	r7, sp, #0
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c14:	4618      	mov	r0, r3
 8001c16:	f7ff ff31 	bl	8001a7c <__NVIC_EnableIRQ>
}
 8001c1a:	bf00      	nop
 8001c1c:	3708      	adds	r7, #8
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}

08001c22 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c22:	b580      	push	{r7, lr}
 8001c24:	b082      	sub	sp, #8
 8001c26:	af00      	add	r7, sp, #0
 8001c28:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c2a:	6878      	ldr	r0, [r7, #4]
 8001c2c:	f7ff ffa2 	bl	8001b74 <SysTick_Config>
 8001c30:	4603      	mov	r3, r0
}
 8001c32:	4618      	mov	r0, r3
 8001c34:	3708      	adds	r7, #8
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}

08001c3a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001c3a:	b480      	push	{r7}
 8001c3c:	b085      	sub	sp, #20
 8001c3e:	af00      	add	r7, sp, #0
 8001c40:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001c42:	2300      	movs	r3, #0
 8001c44:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001c4c:	b2db      	uxtb	r3, r3
 8001c4e:	2b02      	cmp	r3, #2
 8001c50:	d008      	beq.n	8001c64 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	2204      	movs	r2, #4
 8001c56:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001c60:	2301      	movs	r3, #1
 8001c62:	e022      	b.n	8001caa <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	681a      	ldr	r2, [r3, #0]
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f022 020e 	bic.w	r2, r2, #14
 8001c72:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	681a      	ldr	r2, [r3, #0]
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f022 0201 	bic.w	r2, r2, #1
 8001c82:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c88:	f003 021c 	and.w	r2, r3, #28
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c90:	2101      	movs	r1, #1
 8001c92:	fa01 f202 	lsl.w	r2, r1, r2
 8001c96:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	2201      	movs	r2, #1
 8001c9c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8001ca8:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8001caa:	4618      	mov	r0, r3
 8001cac:	3714      	adds	r7, #20
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb4:	4770      	bx	lr

08001cb6 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001cb6:	b580      	push	{r7, lr}
 8001cb8:	b084      	sub	sp, #16
 8001cba:	af00      	add	r7, sp, #0
 8001cbc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001cc8:	b2db      	uxtb	r3, r3
 8001cca:	2b02      	cmp	r3, #2
 8001ccc:	d005      	beq.n	8001cda <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	2204      	movs	r2, #4
 8001cd2:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8001cd4:	2301      	movs	r3, #1
 8001cd6:	73fb      	strb	r3, [r7, #15]
 8001cd8:	e029      	b.n	8001d2e <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	681a      	ldr	r2, [r3, #0]
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	f022 020e 	bic.w	r2, r2, #14
 8001ce8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	681a      	ldr	r2, [r3, #0]
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f022 0201 	bic.w	r2, r2, #1
 8001cf8:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cfe:	f003 021c 	and.w	r2, r3, #28
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d06:	2101      	movs	r1, #1
 8001d08:	fa01 f202 	lsl.w	r2, r1, r2
 8001d0c:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	2201      	movs	r2, #1
 8001d12:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	2200      	movs	r2, #0
 8001d1a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d003      	beq.n	8001d2e <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d2a:	6878      	ldr	r0, [r7, #4]
 8001d2c:	4798      	blx	r3
    }
  }
  return status;
 8001d2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d30:	4618      	mov	r0, r3
 8001d32:	3710      	adds	r7, #16
 8001d34:	46bd      	mov	sp, r7
 8001d36:	bd80      	pop	{r7, pc}

08001d38 <HAL_FLASH_Program>:
  *                are stored the data for the row fast program
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b086      	sub	sp, #24
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	60f8      	str	r0, [r7, #12]
 8001d40:	60b9      	str	r1, [r7, #8]
 8001d42:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  uint32_t prog_bit = 0;
 8001d46:	2300      	movs	r3, #0
 8001d48:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001d4a:	4b2f      	ldr	r3, [pc, #188]	; (8001e08 <HAL_FLASH_Program+0xd0>)
 8001d4c:	781b      	ldrb	r3, [r3, #0]
 8001d4e:	2b01      	cmp	r3, #1
 8001d50:	d101      	bne.n	8001d56 <HAL_FLASH_Program+0x1e>
 8001d52:	2302      	movs	r3, #2
 8001d54:	e053      	b.n	8001dfe <HAL_FLASH_Program+0xc6>
 8001d56:	4b2c      	ldr	r3, [pc, #176]	; (8001e08 <HAL_FLASH_Program+0xd0>)
 8001d58:	2201      	movs	r2, #1
 8001d5a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001d5c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001d60:	f000 f894 	bl	8001e8c <FLASH_WaitForLastOperation>
 8001d64:	4603      	mov	r3, r0
 8001d66:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 8001d68:	7dfb      	ldrb	r3, [r7, #23]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d143      	bne.n	8001df6 <HAL_FLASH_Program+0xbe>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001d6e:	4b26      	ldr	r3, [pc, #152]	; (8001e08 <HAL_FLASH_Program+0xd0>)
 8001d70:	2200      	movs	r2, #0
 8001d72:	605a      	str	r2, [r3, #4]

    /* Deactivate the data cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8001d74:	4b25      	ldr	r3, [pc, #148]	; (8001e0c <HAL_FLASH_Program+0xd4>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d009      	beq.n	8001d94 <HAL_FLASH_Program+0x5c>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8001d80:	4b22      	ldr	r3, [pc, #136]	; (8001e0c <HAL_FLASH_Program+0xd4>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	4a21      	ldr	r2, [pc, #132]	; (8001e0c <HAL_FLASH_Program+0xd4>)
 8001d86:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001d8a:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8001d8c:	4b1e      	ldr	r3, [pc, #120]	; (8001e08 <HAL_FLASH_Program+0xd0>)
 8001d8e:	2202      	movs	r2, #2
 8001d90:	771a      	strb	r2, [r3, #28]
 8001d92:	e002      	b.n	8001d9a <HAL_FLASH_Program+0x62>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8001d94:	4b1c      	ldr	r3, [pc, #112]	; (8001e08 <HAL_FLASH_Program+0xd0>)
 8001d96:	2200      	movs	r2, #0
 8001d98:	771a      	strb	r2, [r3, #28]
    }

    if(TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d107      	bne.n	8001db0 <HAL_FLASH_Program+0x78>
    {
      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 8001da0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001da4:	68b8      	ldr	r0, [r7, #8]
 8001da6:	f000 f8c7 	bl	8001f38 <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 8001daa:	2301      	movs	r3, #1
 8001dac:	613b      	str	r3, [r7, #16]
 8001dae:	e010      	b.n	8001dd2 <HAL_FLASH_Program+0x9a>
    }
    else if((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	2b01      	cmp	r3, #1
 8001db4:	d002      	beq.n	8001dbc <HAL_FLASH_Program+0x84>
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	2b02      	cmp	r3, #2
 8001dba:	d10a      	bne.n	8001dd2 <HAL_FLASH_Program+0x9a>
    {
      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	4619      	mov	r1, r3
 8001dc0:	68b8      	ldr	r0, [r7, #8]
 8001dc2:	f000 f8df 	bl	8001f84 <FLASH_Program_Fast>

      /* If it is the last row, the bit will be cleared at the end of the operation */
      if(TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	2b02      	cmp	r3, #2
 8001dca:	d102      	bne.n	8001dd2 <HAL_FLASH_Program+0x9a>
      {
        prog_bit = FLASH_CR_FSTPG;
 8001dcc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001dd0:	613b      	str	r3, [r7, #16]
    {
      /* Nothing to do */
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001dd2:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001dd6:	f000 f859 	bl	8001e8c <FLASH_WaitForLastOperation>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    if (prog_bit != 0U)
 8001dde:	693b      	ldr	r3, [r7, #16]
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d006      	beq.n	8001df2 <HAL_FLASH_Program+0xba>
    {
      CLEAR_BIT(FLASH->CR, prog_bit);
 8001de4:	4b09      	ldr	r3, [pc, #36]	; (8001e0c <HAL_FLASH_Program+0xd4>)
 8001de6:	695a      	ldr	r2, [r3, #20]
 8001de8:	693b      	ldr	r3, [r7, #16]
 8001dea:	43db      	mvns	r3, r3
 8001dec:	4907      	ldr	r1, [pc, #28]	; (8001e0c <HAL_FLASH_Program+0xd4>)
 8001dee:	4013      	ands	r3, r2
 8001df0:	614b      	str	r3, [r1, #20]
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8001df2:	f000 f9fd 	bl	80021f0 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001df6:	4b04      	ldr	r3, [pc, #16]	; (8001e08 <HAL_FLASH_Program+0xd0>)
 8001df8:	2200      	movs	r2, #0
 8001dfa:	701a      	strb	r2, [r3, #0]

  return status;
 8001dfc:	7dfb      	ldrb	r3, [r7, #23]
}
 8001dfe:	4618      	mov	r0, r3
 8001e00:	3718      	adds	r7, #24
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	bf00      	nop
 8001e08:	2000000c 	.word	0x2000000c
 8001e0c:	40022000 	.word	0x40022000

08001e10 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b083      	sub	sp, #12
 8001e14:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001e16:	2300      	movs	r3, #0
 8001e18:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8001e1a:	4b0b      	ldr	r3, [pc, #44]	; (8001e48 <HAL_FLASH_Unlock+0x38>)
 8001e1c:	695b      	ldr	r3, [r3, #20]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	da0b      	bge.n	8001e3a <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001e22:	4b09      	ldr	r3, [pc, #36]	; (8001e48 <HAL_FLASH_Unlock+0x38>)
 8001e24:	4a09      	ldr	r2, [pc, #36]	; (8001e4c <HAL_FLASH_Unlock+0x3c>)
 8001e26:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001e28:	4b07      	ldr	r3, [pc, #28]	; (8001e48 <HAL_FLASH_Unlock+0x38>)
 8001e2a:	4a09      	ldr	r2, [pc, #36]	; (8001e50 <HAL_FLASH_Unlock+0x40>)
 8001e2c:	609a      	str	r2, [r3, #8]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8001e2e:	4b06      	ldr	r3, [pc, #24]	; (8001e48 <HAL_FLASH_Unlock+0x38>)
 8001e30:	695b      	ldr	r3, [r3, #20]
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	da01      	bge.n	8001e3a <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8001e36:	2301      	movs	r3, #1
 8001e38:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8001e3a:	79fb      	ldrb	r3, [r7, #7]
}
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	370c      	adds	r7, #12
 8001e40:	46bd      	mov	sp, r7
 8001e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e46:	4770      	bx	lr
 8001e48:	40022000 	.word	0x40022000
 8001e4c:	45670123 	.word	0x45670123
 8001e50:	cdef89ab 	.word	0xcdef89ab

08001e54 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8001e54:	b480      	push	{r7}
 8001e56:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8001e58:	4b05      	ldr	r3, [pc, #20]	; (8001e70 <HAL_FLASH_Lock+0x1c>)
 8001e5a:	695b      	ldr	r3, [r3, #20]
 8001e5c:	4a04      	ldr	r2, [pc, #16]	; (8001e70 <HAL_FLASH_Lock+0x1c>)
 8001e5e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001e62:	6153      	str	r3, [r2, #20]

  return HAL_OK;
 8001e64:	2300      	movs	r3, #0
}
 8001e66:	4618      	mov	r0, r3
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6e:	4770      	bx	lr
 8001e70:	40022000 	.word	0x40022000

08001e74 <HAL_FLASH_GetError>:
  *            @arg HAL_FLASH_ERROR_RD: FLASH PCROP read error
  *            @arg HAL_FLASH_ERROR_OPTV: FLASH Option validity error
  *            @arg FLASH_FLAG_PEMPTY : FLASH Boot from not programmed flash (apply only for STM32L43x/STM32L44x devices)
  */
uint32_t HAL_FLASH_GetError(void)
{
 8001e74:	b480      	push	{r7}
 8001e76:	af00      	add	r7, sp, #0
   return pFlash.ErrorCode;
 8001e78:	4b03      	ldr	r3, [pc, #12]	; (8001e88 <HAL_FLASH_GetError+0x14>)
 8001e7a:	685b      	ldr	r3, [r3, #4]
}
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e84:	4770      	bx	lr
 8001e86:	bf00      	nop
 8001e88:	2000000c 	.word	0x2000000c

08001e8c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b084      	sub	sp, #16
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 8001e94:	f7ff fdb4 	bl	8001a00 <HAL_GetTick>
 8001e98:	60f8      	str	r0, [r7, #12]
  uint32_t error;

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8001e9a:	e00d      	b.n	8001eb8 <FLASH_WaitForLastOperation+0x2c>
  {
    if(Timeout != HAL_MAX_DELAY)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ea2:	d009      	beq.n	8001eb8 <FLASH_WaitForLastOperation+0x2c>
    {
      if((HAL_GetTick() - tickstart) >= Timeout)
 8001ea4:	f7ff fdac 	bl	8001a00 <HAL_GetTick>
 8001ea8:	4602      	mov	r2, r0
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	1ad3      	subs	r3, r2, r3
 8001eae:	687a      	ldr	r2, [r7, #4]
 8001eb0:	429a      	cmp	r2, r3
 8001eb2:	d801      	bhi.n	8001eb8 <FLASH_WaitForLastOperation+0x2c>
      {
        return HAL_TIMEOUT;
 8001eb4:	2303      	movs	r3, #3
 8001eb6:	e037      	b.n	8001f28 <FLASH_WaitForLastOperation+0x9c>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8001eb8:	4b1d      	ldr	r3, [pc, #116]	; (8001f30 <FLASH_WaitForLastOperation+0xa4>)
 8001eba:	691b      	ldr	r3, [r3, #16]
 8001ebc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d1eb      	bne.n	8001e9c <FLASH_WaitForLastOperation+0x10>
      }
    }
  }

  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 8001ec4:	4b1a      	ldr	r3, [pc, #104]	; (8001f30 <FLASH_WaitForLastOperation+0xa4>)
 8001ec6:	691a      	ldr	r2, [r3, #16]
 8001ec8:	f24c 33fa 	movw	r3, #50170	; 0xc3fa
 8001ecc:	4013      	ands	r3, r2
 8001ece:	60bb      	str	r3, [r7, #8]

  if(error != 0u)
 8001ed0:	68bb      	ldr	r3, [r7, #8]
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d01e      	beq.n	8001f14 <FLASH_WaitForLastOperation+0x88>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= error;
 8001ed6:	4b17      	ldr	r3, [pc, #92]	; (8001f34 <FLASH_WaitForLastOperation+0xa8>)
 8001ed8:	685a      	ldr	r2, [r3, #4]
 8001eda:	68bb      	ldr	r3, [r7, #8]
 8001edc:	4313      	orrs	r3, r2
 8001ede:	4a15      	ldr	r2, [pc, #84]	; (8001f34 <FLASH_WaitForLastOperation+0xa8>)
 8001ee0:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 8001ee2:	68bb      	ldr	r3, [r7, #8]
 8001ee4:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d007      	beq.n	8001efc <FLASH_WaitForLastOperation+0x70>
 8001eec:	4b10      	ldr	r3, [pc, #64]	; (8001f30 <FLASH_WaitForLastOperation+0xa4>)
 8001eee:	699a      	ldr	r2, [r3, #24]
 8001ef0:	68bb      	ldr	r3, [r7, #8]
 8001ef2:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8001ef6:	490e      	ldr	r1, [pc, #56]	; (8001f30 <FLASH_WaitForLastOperation+0xa4>)
 8001ef8:	4313      	orrs	r3, r2
 8001efa:	618b      	str	r3, [r1, #24]
 8001efc:	68bb      	ldr	r3, [r7, #8]
 8001efe:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d004      	beq.n	8001f10 <FLASH_WaitForLastOperation+0x84>
 8001f06:	4a0a      	ldr	r2, [pc, #40]	; (8001f30 <FLASH_WaitForLastOperation+0xa4>)
 8001f08:	68bb      	ldr	r3, [r7, #8]
 8001f0a:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8001f0e:	6113      	str	r3, [r2, #16]

    return HAL_ERROR;
 8001f10:	2301      	movs	r3, #1
 8001f12:	e009      	b.n	8001f28 <FLASH_WaitForLastOperation+0x9c>
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8001f14:	4b06      	ldr	r3, [pc, #24]	; (8001f30 <FLASH_WaitForLastOperation+0xa4>)
 8001f16:	691b      	ldr	r3, [r3, #16]
 8001f18:	f003 0301 	and.w	r3, r3, #1
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d002      	beq.n	8001f26 <FLASH_WaitForLastOperation+0x9a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001f20:	4b03      	ldr	r3, [pc, #12]	; (8001f30 <FLASH_WaitForLastOperation+0xa4>)
 8001f22:	2201      	movs	r2, #1
 8001f24:	611a      	str	r2, [r3, #16]
  }

  /* If there is an error flag set */
  return HAL_OK;
 8001f26:	2300      	movs	r3, #0
}
 8001f28:	4618      	mov	r0, r3
 8001f2a:	3710      	adds	r7, #16
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}
 8001f30:	40022000 	.word	0x40022000
 8001f34:	2000000c 	.word	0x2000000c

08001f38 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b085      	sub	sp, #20
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	60f8      	str	r0, [r7, #12]
 8001f40:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8001f44:	4b0e      	ldr	r3, [pc, #56]	; (8001f80 <FLASH_Program_DoubleWord+0x48>)
 8001f46:	695b      	ldr	r3, [r3, #20]
 8001f48:	4a0d      	ldr	r2, [pc, #52]	; (8001f80 <FLASH_Program_DoubleWord+0x48>)
 8001f4a:	f043 0301 	orr.w	r3, r3, #1
 8001f4e:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	683a      	ldr	r2, [r7, #0]
 8001f54:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8001f56:	f3bf 8f6f 	isb	sy
}
 8001f5a:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4U) = (uint32_t)(Data >> 32);
 8001f5c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001f60:	f04f 0200 	mov.w	r2, #0
 8001f64:	f04f 0300 	mov.w	r3, #0
 8001f68:	000a      	movs	r2, r1
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	68f9      	ldr	r1, [r7, #12]
 8001f6e:	3104      	adds	r1, #4
 8001f70:	4613      	mov	r3, r2
 8001f72:	600b      	str	r3, [r1, #0]
}
 8001f74:	bf00      	nop
 8001f76:	3714      	adds	r7, #20
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7e:	4770      	bx	lr
 8001f80:	40022000 	.word	0x40022000

08001f84 <FLASH_Program_Fast>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 8001f84:	b480      	push	{r7}
 8001f86:	b089      	sub	sp, #36	; 0x24
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
 8001f8c:	6039      	str	r1, [r7, #0]
  uint32_t primask_bit;
  uint8_t row_index = (2*FLASH_NB_DOUBLE_WORDS_IN_ROW);
 8001f8e:	2340      	movs	r3, #64	; 0x40
 8001f90:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *dest_addr = (__IO uint32_t*)Address;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	61bb      	str	r3, [r7, #24]
  __IO uint32_t *src_addr = (__IO uint32_t*)DataAddress;
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8001f9a:	4b14      	ldr	r3, [pc, #80]	; (8001fec <FLASH_Program_Fast+0x68>)
 8001f9c:	695b      	ldr	r3, [r3, #20]
 8001f9e:	4a13      	ldr	r2, [pc, #76]	; (8001fec <FLASH_Program_Fast+0x68>)
 8001fa0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001fa4:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001fa6:	f3ef 8310 	mrs	r3, PRIMASK
 8001faa:	60fb      	str	r3, [r7, #12]
  return(result);
 8001fac:	68fb      	ldr	r3, [r7, #12]

  /* Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 8001fae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8001fb0:	b672      	cpsid	i
}
 8001fb2:	bf00      	nop
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 8001fb4:	697b      	ldr	r3, [r7, #20]
 8001fb6:	681a      	ldr	r2, [r3, #0]
 8001fb8:	69bb      	ldr	r3, [r7, #24]
 8001fba:	601a      	str	r2, [r3, #0]
    dest_addr++;
 8001fbc:	69bb      	ldr	r3, [r7, #24]
 8001fbe:	3304      	adds	r3, #4
 8001fc0:	61bb      	str	r3, [r7, #24]
    src_addr++;
 8001fc2:	697b      	ldr	r3, [r7, #20]
 8001fc4:	3304      	adds	r3, #4
 8001fc6:	617b      	str	r3, [r7, #20]
    row_index--;
 8001fc8:	7ffb      	ldrb	r3, [r7, #31]
 8001fca:	3b01      	subs	r3, #1
 8001fcc:	77fb      	strb	r3, [r7, #31]
  } while (row_index != 0U);
 8001fce:	7ffb      	ldrb	r3, [r7, #31]
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d1ef      	bne.n	8001fb4 <FLASH_Program_Fast+0x30>
 8001fd4:	693b      	ldr	r3, [r7, #16]
 8001fd6:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001fd8:	68bb      	ldr	r3, [r7, #8]
 8001fda:	f383 8810 	msr	PRIMASK, r3
}
 8001fde:	bf00      	nop

  /* Re-enable the interrupts */
  __set_PRIMASK(primask_bit);
}
 8001fe0:	bf00      	nop
 8001fe2:	3724      	adds	r7, #36	; 0x24
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fea:	4770      	bx	lr
 8001fec:	40022000 	.word	0x40022000

08001ff0 <HAL_FLASHEx_Erase>:
  *         the pages have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b084      	sub	sp, #16
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
 8001ff8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t page_index;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001ffa:	4b4c      	ldr	r3, [pc, #304]	; (800212c <HAL_FLASHEx_Erase+0x13c>)
 8001ffc:	781b      	ldrb	r3, [r3, #0]
 8001ffe:	2b01      	cmp	r3, #1
 8002000:	d101      	bne.n	8002006 <HAL_FLASHEx_Erase+0x16>
 8002002:	2302      	movs	r3, #2
 8002004:	e08d      	b.n	8002122 <HAL_FLASHEx_Erase+0x132>
 8002006:	4b49      	ldr	r3, [pc, #292]	; (800212c <HAL_FLASHEx_Erase+0x13c>)
 8002008:	2201      	movs	r2, #1
 800200a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800200c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002010:	f7ff ff3c 	bl	8001e8c <FLASH_WaitForLastOperation>
 8002014:	4603      	mov	r3, r0
 8002016:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8002018:	7bfb      	ldrb	r3, [r7, #15]
 800201a:	2b00      	cmp	r3, #0
 800201c:	d17d      	bne.n	800211a <HAL_FLASHEx_Erase+0x12a>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800201e:	4b43      	ldr	r3, [pc, #268]	; (800212c <HAL_FLASHEx_Erase+0x13c>)
 8002020:	2200      	movs	r2, #0
 8002022:	605a      	str	r2, [r3, #4]

    /* Deactivate the cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 8002024:	4b42      	ldr	r3, [pc, #264]	; (8002130 <HAL_FLASHEx_Erase+0x140>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800202c:	2b00      	cmp	r3, #0
 800202e:	d019      	beq.n	8002064 <HAL_FLASHEx_Erase+0x74>
    {
      /* Disable instruction cache  */
      __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8002030:	4b3f      	ldr	r3, [pc, #252]	; (8002130 <HAL_FLASHEx_Erase+0x140>)
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	4a3e      	ldr	r2, [pc, #248]	; (8002130 <HAL_FLASHEx_Erase+0x140>)
 8002036:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800203a:	6013      	str	r3, [r2, #0]

      if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 800203c:	4b3c      	ldr	r3, [pc, #240]	; (8002130 <HAL_FLASHEx_Erase+0x140>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002044:	2b00      	cmp	r3, #0
 8002046:	d009      	beq.n	800205c <HAL_FLASHEx_Erase+0x6c>
      {
        /* Disable data cache  */
        __HAL_FLASH_DATA_CACHE_DISABLE();
 8002048:	4b39      	ldr	r3, [pc, #228]	; (8002130 <HAL_FLASHEx_Erase+0x140>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	4a38      	ldr	r2, [pc, #224]	; (8002130 <HAL_FLASHEx_Erase+0x140>)
 800204e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002052:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 8002054:	4b35      	ldr	r3, [pc, #212]	; (800212c <HAL_FLASHEx_Erase+0x13c>)
 8002056:	2203      	movs	r2, #3
 8002058:	771a      	strb	r2, [r3, #28]
 800205a:	e016      	b.n	800208a <HAL_FLASHEx_Erase+0x9a>
      }
      else
      {
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 800205c:	4b33      	ldr	r3, [pc, #204]	; (800212c <HAL_FLASHEx_Erase+0x13c>)
 800205e:	2201      	movs	r2, #1
 8002060:	771a      	strb	r2, [r3, #28]
 8002062:	e012      	b.n	800208a <HAL_FLASHEx_Erase+0x9a>
      }
    }
    else if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8002064:	4b32      	ldr	r3, [pc, #200]	; (8002130 <HAL_FLASHEx_Erase+0x140>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800206c:	2b00      	cmp	r3, #0
 800206e:	d009      	beq.n	8002084 <HAL_FLASHEx_Erase+0x94>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8002070:	4b2f      	ldr	r3, [pc, #188]	; (8002130 <HAL_FLASHEx_Erase+0x140>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	4a2e      	ldr	r2, [pc, #184]	; (8002130 <HAL_FLASHEx_Erase+0x140>)
 8002076:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800207a:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 800207c:	4b2b      	ldr	r3, [pc, #172]	; (800212c <HAL_FLASHEx_Erase+0x13c>)
 800207e:	2202      	movs	r2, #2
 8002080:	771a      	strb	r2, [r3, #28]
 8002082:	e002      	b.n	800208a <HAL_FLASHEx_Erase+0x9a>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8002084:	4b29      	ldr	r3, [pc, #164]	; (800212c <HAL_FLASHEx_Erase+0x13c>)
 8002086:	2200      	movs	r2, #0
 8002088:	771a      	strb	r2, [r3, #28]
    }

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	2b01      	cmp	r3, #1
 8002090:	d113      	bne.n	80020ba <HAL_FLASHEx_Erase+0xca>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	685b      	ldr	r3, [r3, #4]
 8002096:	4618      	mov	r0, r3
 8002098:	f000 f84c 	bl	8002134 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800209c:	f24c 3050 	movw	r0, #50000	; 0xc350
 80020a0:	f7ff fef4 	bl	8001e8c <FLASH_WaitForLastOperation>
 80020a4:	4603      	mov	r3, r0
 80020a6:	73fb      	strb	r3, [r7, #15]
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
      /* If the erase operation is completed, disable the MER1 and MER2 Bits */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 80020a8:	4b21      	ldr	r3, [pc, #132]	; (8002130 <HAL_FLASHEx_Erase+0x140>)
 80020aa:	695b      	ldr	r3, [r3, #20]
 80020ac:	4a20      	ldr	r2, [pc, #128]	; (8002130 <HAL_FLASHEx_Erase+0x140>)
 80020ae:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80020b2:	f023 0304 	bic.w	r3, r3, #4
 80020b6:	6153      	str	r3, [r2, #20]
 80020b8:	e02d      	b.n	8002116 <HAL_FLASHEx_Erase+0x126>
#endif
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	f04f 32ff 	mov.w	r2, #4294967295
 80020c0:	601a      	str	r2, [r3, #0]

      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	689b      	ldr	r3, [r3, #8]
 80020c6:	60bb      	str	r3, [r7, #8]
 80020c8:	e01d      	b.n	8002106 <HAL_FLASHEx_Erase+0x116>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	685b      	ldr	r3, [r3, #4]
 80020ce:	4619      	mov	r1, r3
 80020d0:	68b8      	ldr	r0, [r7, #8]
 80020d2:	f000 f857 	bl	8002184 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80020d6:	f24c 3050 	movw	r0, #50000	; 0xc350
 80020da:	f7ff fed7 	bl	8001e8c <FLASH_WaitForLastOperation>
 80020de:	4603      	mov	r3, r0
 80020e0:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the PER Bit */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 80020e2:	4b13      	ldr	r3, [pc, #76]	; (8002130 <HAL_FLASHEx_Erase+0x140>)
 80020e4:	695b      	ldr	r3, [r3, #20]
 80020e6:	4a12      	ldr	r2, [pc, #72]	; (8002130 <HAL_FLASHEx_Erase+0x140>)
 80020e8:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80020ec:	f023 0302 	bic.w	r3, r3, #2
 80020f0:	6153      	str	r3, [r2, #20]

        if (status != HAL_OK)
 80020f2:	7bfb      	ldrb	r3, [r7, #15]
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d003      	beq.n	8002100 <HAL_FLASHEx_Erase+0x110>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = page_index;
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	68ba      	ldr	r2, [r7, #8]
 80020fc:	601a      	str	r2, [r3, #0]
          break;
 80020fe:	e00a      	b.n	8002116 <HAL_FLASHEx_Erase+0x126>
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8002100:	68bb      	ldr	r3, [r7, #8]
 8002102:	3301      	adds	r3, #1
 8002104:	60bb      	str	r3, [r7, #8]
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	689a      	ldr	r2, [r3, #8]
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	68db      	ldr	r3, [r3, #12]
 800210e:	4413      	add	r3, r2
 8002110:	68ba      	ldr	r2, [r7, #8]
 8002112:	429a      	cmp	r2, r3
 8002114:	d3d9      	bcc.n	80020ca <HAL_FLASHEx_Erase+0xda>
        }
      }
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8002116:	f000 f86b 	bl	80021f0 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800211a:	4b04      	ldr	r3, [pc, #16]	; (800212c <HAL_FLASHEx_Erase+0x13c>)
 800211c:	2200      	movs	r2, #0
 800211e:	701a      	strb	r2, [r3, #0]

  return status;
 8002120:	7bfb      	ldrb	r3, [r7, #15]
}
 8002122:	4618      	mov	r0, r3
 8002124:	3710      	adds	r7, #16
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}
 800212a:	bf00      	nop
 800212c:	2000000c 	.word	0x2000000c
 8002130:	40022000 	.word	0x40022000

08002134 <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8002134:	b480      	push	{r7}
 8002136:	b083      	sub	sp, #12
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if((Banks & FLASH_BANK_1) != 0U)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	f003 0301 	and.w	r3, r3, #1
 8002142:	2b00      	cmp	r3, #0
 8002144:	d005      	beq.n	8002152 <FLASH_MassErase+0x1e>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 8002146:	4b0e      	ldr	r3, [pc, #56]	; (8002180 <FLASH_MassErase+0x4c>)
 8002148:	695b      	ldr	r3, [r3, #20]
 800214a:	4a0d      	ldr	r2, [pc, #52]	; (8002180 <FLASH_MassErase+0x4c>)
 800214c:	f043 0304 	orr.w	r3, r3, #4
 8002150:	6153      	str	r3, [r2, #20]
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
    /* Set the Mass Erase Bit for the bank 2 if requested */
    if((Banks & FLASH_BANK_2) != 0U)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	f003 0302 	and.w	r3, r3, #2
 8002158:	2b00      	cmp	r3, #0
 800215a:	d005      	beq.n	8002168 <FLASH_MassErase+0x34>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER2);
 800215c:	4b08      	ldr	r3, [pc, #32]	; (8002180 <FLASH_MassErase+0x4c>)
 800215e:	695b      	ldr	r3, [r3, #20]
 8002160:	4a07      	ldr	r2, [pc, #28]	; (8002180 <FLASH_MassErase+0x4c>)
 8002162:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002166:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002168:	4b05      	ldr	r3, [pc, #20]	; (8002180 <FLASH_MassErase+0x4c>)
 800216a:	695b      	ldr	r3, [r3, #20]
 800216c:	4a04      	ldr	r2, [pc, #16]	; (8002180 <FLASH_MassErase+0x4c>)
 800216e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002172:	6153      	str	r3, [r2, #20]
}
 8002174:	bf00      	nop
 8002176:	370c      	adds	r7, #12
 8002178:	46bd      	mov	sp, r7
 800217a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217e:	4770      	bx	lr
 8002180:	40022000 	.word	0x40022000

08002184 <FLASH_PageErase>:
  *            @arg FLASH_BANK_1: Page in bank 1 to be erased
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 8002184:	b480      	push	{r7}
 8002186:	b083      	sub	sp, #12
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
 800218c:	6039      	str	r1, [r7, #0]
  else
#endif
  {
    assert_param(IS_FLASH_BANK_EXCLUSIVE(Banks));

    if((Banks & FLASH_BANK_1) != 0U)
 800218e:	683b      	ldr	r3, [r7, #0]
 8002190:	f003 0301 	and.w	r3, r3, #1
 8002194:	2b00      	cmp	r3, #0
 8002196:	d006      	beq.n	80021a6 <FLASH_PageErase+0x22>
    {
      CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);
 8002198:	4b14      	ldr	r3, [pc, #80]	; (80021ec <FLASH_PageErase+0x68>)
 800219a:	695b      	ldr	r3, [r3, #20]
 800219c:	4a13      	ldr	r2, [pc, #76]	; (80021ec <FLASH_PageErase+0x68>)
 800219e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80021a2:	6153      	str	r3, [r2, #20]
 80021a4:	e005      	b.n	80021b2 <FLASH_PageErase+0x2e>
    }
    else
    {
      SET_BIT(FLASH->CR, FLASH_CR_BKER);
 80021a6:	4b11      	ldr	r3, [pc, #68]	; (80021ec <FLASH_PageErase+0x68>)
 80021a8:	695b      	ldr	r3, [r3, #20]
 80021aa:	4a10      	ldr	r2, [pc, #64]	; (80021ec <FLASH_PageErase+0x68>)
 80021ac:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80021b0:	6153      	str	r3, [r2, #20]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 80021b2:	4b0e      	ldr	r3, [pc, #56]	; (80021ec <FLASH_PageErase+0x68>)
 80021b4:	695b      	ldr	r3, [r3, #20]
 80021b6:	f423 62ff 	bic.w	r2, r3, #2040	; 0x7f8
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	00db      	lsls	r3, r3, #3
 80021be:	f403 63ff 	and.w	r3, r3, #2040	; 0x7f8
 80021c2:	490a      	ldr	r1, [pc, #40]	; (80021ec <FLASH_PageErase+0x68>)
 80021c4:	4313      	orrs	r3, r2
 80021c6:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 80021c8:	4b08      	ldr	r3, [pc, #32]	; (80021ec <FLASH_PageErase+0x68>)
 80021ca:	695b      	ldr	r3, [r3, #20]
 80021cc:	4a07      	ldr	r2, [pc, #28]	; (80021ec <FLASH_PageErase+0x68>)
 80021ce:	f043 0302 	orr.w	r3, r3, #2
 80021d2:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80021d4:	4b05      	ldr	r3, [pc, #20]	; (80021ec <FLASH_PageErase+0x68>)
 80021d6:	695b      	ldr	r3, [r3, #20]
 80021d8:	4a04      	ldr	r2, [pc, #16]	; (80021ec <FLASH_PageErase+0x68>)
 80021da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021de:	6153      	str	r3, [r2, #20]
}
 80021e0:	bf00      	nop
 80021e2:	370c      	adds	r7, #12
 80021e4:	46bd      	mov	sp, r7
 80021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ea:	4770      	bx	lr
 80021ec:	40022000 	.word	0x40022000

080021f0 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 80021f0:	b480      	push	{r7}
 80021f2:	b083      	sub	sp, #12
 80021f4:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 80021f6:	4b1e      	ldr	r3, [pc, #120]	; (8002270 <FLASH_FlushCaches+0x80>)
 80021f8:	7f1b      	ldrb	r3, [r3, #28]
 80021fa:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 80021fc:	79fb      	ldrb	r3, [r7, #7]
 80021fe:	2b01      	cmp	r3, #1
 8002200:	d002      	beq.n	8002208 <FLASH_FlushCaches+0x18>
 8002202:	79fb      	ldrb	r3, [r7, #7]
 8002204:	2b03      	cmp	r3, #3
 8002206:	d111      	bne.n	800222c <FLASH_FlushCaches+0x3c>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8002208:	4b1a      	ldr	r3, [pc, #104]	; (8002274 <FLASH_FlushCaches+0x84>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4a19      	ldr	r2, [pc, #100]	; (8002274 <FLASH_FlushCaches+0x84>)
 800220e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002212:	6013      	str	r3, [r2, #0]
 8002214:	4b17      	ldr	r3, [pc, #92]	; (8002274 <FLASH_FlushCaches+0x84>)
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4a16      	ldr	r2, [pc, #88]	; (8002274 <FLASH_FlushCaches+0x84>)
 800221a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800221e:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002220:	4b14      	ldr	r3, [pc, #80]	; (8002274 <FLASH_FlushCaches+0x84>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	4a13      	ldr	r2, [pc, #76]	; (8002274 <FLASH_FlushCaches+0x84>)
 8002226:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800222a:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 800222c:	79fb      	ldrb	r3, [r7, #7]
 800222e:	2b02      	cmp	r3, #2
 8002230:	d002      	beq.n	8002238 <FLASH_FlushCaches+0x48>
 8002232:	79fb      	ldrb	r3, [r7, #7]
 8002234:	2b03      	cmp	r3, #3
 8002236:	d111      	bne.n	800225c <FLASH_FlushCaches+0x6c>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8002238:	4b0e      	ldr	r3, [pc, #56]	; (8002274 <FLASH_FlushCaches+0x84>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a0d      	ldr	r2, [pc, #52]	; (8002274 <FLASH_FlushCaches+0x84>)
 800223e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002242:	6013      	str	r3, [r2, #0]
 8002244:	4b0b      	ldr	r3, [pc, #44]	; (8002274 <FLASH_FlushCaches+0x84>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4a0a      	ldr	r2, [pc, #40]	; (8002274 <FLASH_FlushCaches+0x84>)
 800224a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800224e:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8002250:	4b08      	ldr	r3, [pc, #32]	; (8002274 <FLASH_FlushCaches+0x84>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4a07      	ldr	r2, [pc, #28]	; (8002274 <FLASH_FlushCaches+0x84>)
 8002256:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800225a:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 800225c:	4b04      	ldr	r3, [pc, #16]	; (8002270 <FLASH_FlushCaches+0x80>)
 800225e:	2200      	movs	r2, #0
 8002260:	771a      	strb	r2, [r3, #28]
}
 8002262:	bf00      	nop
 8002264:	370c      	adds	r7, #12
 8002266:	46bd      	mov	sp, r7
 8002268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226c:	4770      	bx	lr
 800226e:	bf00      	nop
 8002270:	2000000c 	.word	0x2000000c
 8002274:	40022000 	.word	0x40022000

08002278 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002278:	b480      	push	{r7}
 800227a:	b087      	sub	sp, #28
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
 8002280:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002282:	2300      	movs	r3, #0
 8002284:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002286:	e17f      	b.n	8002588 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	681a      	ldr	r2, [r3, #0]
 800228c:	2101      	movs	r1, #1
 800228e:	697b      	ldr	r3, [r7, #20]
 8002290:	fa01 f303 	lsl.w	r3, r1, r3
 8002294:	4013      	ands	r3, r2
 8002296:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	2b00      	cmp	r3, #0
 800229c:	f000 8171 	beq.w	8002582 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	685b      	ldr	r3, [r3, #4]
 80022a4:	2b01      	cmp	r3, #1
 80022a6:	d00b      	beq.n	80022c0 <HAL_GPIO_Init+0x48>
 80022a8:	683b      	ldr	r3, [r7, #0]
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	2b02      	cmp	r3, #2
 80022ae:	d007      	beq.n	80022c0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80022b4:	2b11      	cmp	r3, #17
 80022b6:	d003      	beq.n	80022c0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	2b12      	cmp	r3, #18
 80022be:	d130      	bne.n	8002322 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	689b      	ldr	r3, [r3, #8]
 80022c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80022c6:	697b      	ldr	r3, [r7, #20]
 80022c8:	005b      	lsls	r3, r3, #1
 80022ca:	2203      	movs	r2, #3
 80022cc:	fa02 f303 	lsl.w	r3, r2, r3
 80022d0:	43db      	mvns	r3, r3
 80022d2:	693a      	ldr	r2, [r7, #16]
 80022d4:	4013      	ands	r3, r2
 80022d6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	68da      	ldr	r2, [r3, #12]
 80022dc:	697b      	ldr	r3, [r7, #20]
 80022de:	005b      	lsls	r3, r3, #1
 80022e0:	fa02 f303 	lsl.w	r3, r2, r3
 80022e4:	693a      	ldr	r2, [r7, #16]
 80022e6:	4313      	orrs	r3, r2
 80022e8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	693a      	ldr	r2, [r7, #16]
 80022ee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80022f6:	2201      	movs	r2, #1
 80022f8:	697b      	ldr	r3, [r7, #20]
 80022fa:	fa02 f303 	lsl.w	r3, r2, r3
 80022fe:	43db      	mvns	r3, r3
 8002300:	693a      	ldr	r2, [r7, #16]
 8002302:	4013      	ands	r3, r2
 8002304:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	091b      	lsrs	r3, r3, #4
 800230c:	f003 0201 	and.w	r2, r3, #1
 8002310:	697b      	ldr	r3, [r7, #20]
 8002312:	fa02 f303 	lsl.w	r3, r2, r3
 8002316:	693a      	ldr	r2, [r7, #16]
 8002318:	4313      	orrs	r3, r2
 800231a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	693a      	ldr	r2, [r7, #16]
 8002320:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	f003 0303 	and.w	r3, r3, #3
 800232a:	2b03      	cmp	r3, #3
 800232c:	d118      	bne.n	8002360 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002332:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002334:	2201      	movs	r2, #1
 8002336:	697b      	ldr	r3, [r7, #20]
 8002338:	fa02 f303 	lsl.w	r3, r2, r3
 800233c:	43db      	mvns	r3, r3
 800233e:	693a      	ldr	r2, [r7, #16]
 8002340:	4013      	ands	r3, r2
 8002342:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8002344:	683b      	ldr	r3, [r7, #0]
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	08db      	lsrs	r3, r3, #3
 800234a:	f003 0201 	and.w	r2, r3, #1
 800234e:	697b      	ldr	r3, [r7, #20]
 8002350:	fa02 f303 	lsl.w	r3, r2, r3
 8002354:	693a      	ldr	r2, [r7, #16]
 8002356:	4313      	orrs	r3, r2
 8002358:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	693a      	ldr	r2, [r7, #16]
 800235e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	68db      	ldr	r3, [r3, #12]
 8002364:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002366:	697b      	ldr	r3, [r7, #20]
 8002368:	005b      	lsls	r3, r3, #1
 800236a:	2203      	movs	r2, #3
 800236c:	fa02 f303 	lsl.w	r3, r2, r3
 8002370:	43db      	mvns	r3, r3
 8002372:	693a      	ldr	r2, [r7, #16]
 8002374:	4013      	ands	r3, r2
 8002376:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	689a      	ldr	r2, [r3, #8]
 800237c:	697b      	ldr	r3, [r7, #20]
 800237e:	005b      	lsls	r3, r3, #1
 8002380:	fa02 f303 	lsl.w	r3, r2, r3
 8002384:	693a      	ldr	r2, [r7, #16]
 8002386:	4313      	orrs	r3, r2
 8002388:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	693a      	ldr	r2, [r7, #16]
 800238e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	2b02      	cmp	r3, #2
 8002396:	d003      	beq.n	80023a0 <HAL_GPIO_Init+0x128>
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	685b      	ldr	r3, [r3, #4]
 800239c:	2b12      	cmp	r3, #18
 800239e:	d123      	bne.n	80023e8 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80023a0:	697b      	ldr	r3, [r7, #20]
 80023a2:	08da      	lsrs	r2, r3, #3
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	3208      	adds	r2, #8
 80023a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80023ac:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80023ae:	697b      	ldr	r3, [r7, #20]
 80023b0:	f003 0307 	and.w	r3, r3, #7
 80023b4:	009b      	lsls	r3, r3, #2
 80023b6:	220f      	movs	r2, #15
 80023b8:	fa02 f303 	lsl.w	r3, r2, r3
 80023bc:	43db      	mvns	r3, r3
 80023be:	693a      	ldr	r2, [r7, #16]
 80023c0:	4013      	ands	r3, r2
 80023c2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	691a      	ldr	r2, [r3, #16]
 80023c8:	697b      	ldr	r3, [r7, #20]
 80023ca:	f003 0307 	and.w	r3, r3, #7
 80023ce:	009b      	lsls	r3, r3, #2
 80023d0:	fa02 f303 	lsl.w	r3, r2, r3
 80023d4:	693a      	ldr	r2, [r7, #16]
 80023d6:	4313      	orrs	r3, r2
 80023d8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80023da:	697b      	ldr	r3, [r7, #20]
 80023dc:	08da      	lsrs	r2, r3, #3
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	3208      	adds	r2, #8
 80023e2:	6939      	ldr	r1, [r7, #16]
 80023e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80023ee:	697b      	ldr	r3, [r7, #20]
 80023f0:	005b      	lsls	r3, r3, #1
 80023f2:	2203      	movs	r2, #3
 80023f4:	fa02 f303 	lsl.w	r3, r2, r3
 80023f8:	43db      	mvns	r3, r3
 80023fa:	693a      	ldr	r2, [r7, #16]
 80023fc:	4013      	ands	r3, r2
 80023fe:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	685b      	ldr	r3, [r3, #4]
 8002404:	f003 0203 	and.w	r2, r3, #3
 8002408:	697b      	ldr	r3, [r7, #20]
 800240a:	005b      	lsls	r3, r3, #1
 800240c:	fa02 f303 	lsl.w	r3, r2, r3
 8002410:	693a      	ldr	r2, [r7, #16]
 8002412:	4313      	orrs	r3, r2
 8002414:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	693a      	ldr	r2, [r7, #16]
 800241a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	685b      	ldr	r3, [r3, #4]
 8002420:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002424:	2b00      	cmp	r3, #0
 8002426:	f000 80ac 	beq.w	8002582 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800242a:	4b5f      	ldr	r3, [pc, #380]	; (80025a8 <HAL_GPIO_Init+0x330>)
 800242c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800242e:	4a5e      	ldr	r2, [pc, #376]	; (80025a8 <HAL_GPIO_Init+0x330>)
 8002430:	f043 0301 	orr.w	r3, r3, #1
 8002434:	6613      	str	r3, [r2, #96]	; 0x60
 8002436:	4b5c      	ldr	r3, [pc, #368]	; (80025a8 <HAL_GPIO_Init+0x330>)
 8002438:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800243a:	f003 0301 	and.w	r3, r3, #1
 800243e:	60bb      	str	r3, [r7, #8]
 8002440:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002442:	4a5a      	ldr	r2, [pc, #360]	; (80025ac <HAL_GPIO_Init+0x334>)
 8002444:	697b      	ldr	r3, [r7, #20]
 8002446:	089b      	lsrs	r3, r3, #2
 8002448:	3302      	adds	r3, #2
 800244a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800244e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002450:	697b      	ldr	r3, [r7, #20]
 8002452:	f003 0303 	and.w	r3, r3, #3
 8002456:	009b      	lsls	r3, r3, #2
 8002458:	220f      	movs	r2, #15
 800245a:	fa02 f303 	lsl.w	r3, r2, r3
 800245e:	43db      	mvns	r3, r3
 8002460:	693a      	ldr	r2, [r7, #16]
 8002462:	4013      	ands	r3, r2
 8002464:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800246c:	d025      	beq.n	80024ba <HAL_GPIO_Init+0x242>
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	4a4f      	ldr	r2, [pc, #316]	; (80025b0 <HAL_GPIO_Init+0x338>)
 8002472:	4293      	cmp	r3, r2
 8002474:	d01f      	beq.n	80024b6 <HAL_GPIO_Init+0x23e>
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	4a4e      	ldr	r2, [pc, #312]	; (80025b4 <HAL_GPIO_Init+0x33c>)
 800247a:	4293      	cmp	r3, r2
 800247c:	d019      	beq.n	80024b2 <HAL_GPIO_Init+0x23a>
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	4a4d      	ldr	r2, [pc, #308]	; (80025b8 <HAL_GPIO_Init+0x340>)
 8002482:	4293      	cmp	r3, r2
 8002484:	d013      	beq.n	80024ae <HAL_GPIO_Init+0x236>
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	4a4c      	ldr	r2, [pc, #304]	; (80025bc <HAL_GPIO_Init+0x344>)
 800248a:	4293      	cmp	r3, r2
 800248c:	d00d      	beq.n	80024aa <HAL_GPIO_Init+0x232>
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	4a4b      	ldr	r2, [pc, #300]	; (80025c0 <HAL_GPIO_Init+0x348>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d007      	beq.n	80024a6 <HAL_GPIO_Init+0x22e>
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	4a4a      	ldr	r2, [pc, #296]	; (80025c4 <HAL_GPIO_Init+0x34c>)
 800249a:	4293      	cmp	r3, r2
 800249c:	d101      	bne.n	80024a2 <HAL_GPIO_Init+0x22a>
 800249e:	2306      	movs	r3, #6
 80024a0:	e00c      	b.n	80024bc <HAL_GPIO_Init+0x244>
 80024a2:	2307      	movs	r3, #7
 80024a4:	e00a      	b.n	80024bc <HAL_GPIO_Init+0x244>
 80024a6:	2305      	movs	r3, #5
 80024a8:	e008      	b.n	80024bc <HAL_GPIO_Init+0x244>
 80024aa:	2304      	movs	r3, #4
 80024ac:	e006      	b.n	80024bc <HAL_GPIO_Init+0x244>
 80024ae:	2303      	movs	r3, #3
 80024b0:	e004      	b.n	80024bc <HAL_GPIO_Init+0x244>
 80024b2:	2302      	movs	r3, #2
 80024b4:	e002      	b.n	80024bc <HAL_GPIO_Init+0x244>
 80024b6:	2301      	movs	r3, #1
 80024b8:	e000      	b.n	80024bc <HAL_GPIO_Init+0x244>
 80024ba:	2300      	movs	r3, #0
 80024bc:	697a      	ldr	r2, [r7, #20]
 80024be:	f002 0203 	and.w	r2, r2, #3
 80024c2:	0092      	lsls	r2, r2, #2
 80024c4:	4093      	lsls	r3, r2
 80024c6:	693a      	ldr	r2, [r7, #16]
 80024c8:	4313      	orrs	r3, r2
 80024ca:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80024cc:	4937      	ldr	r1, [pc, #220]	; (80025ac <HAL_GPIO_Init+0x334>)
 80024ce:	697b      	ldr	r3, [r7, #20]
 80024d0:	089b      	lsrs	r3, r3, #2
 80024d2:	3302      	adds	r3, #2
 80024d4:	693a      	ldr	r2, [r7, #16]
 80024d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80024da:	4b3b      	ldr	r3, [pc, #236]	; (80025c8 <HAL_GPIO_Init+0x350>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	43db      	mvns	r3, r3
 80024e4:	693a      	ldr	r2, [r7, #16]
 80024e6:	4013      	ands	r3, r2
 80024e8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80024ea:	683b      	ldr	r3, [r7, #0]
 80024ec:	685b      	ldr	r3, [r3, #4]
 80024ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d003      	beq.n	80024fe <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80024f6:	693a      	ldr	r2, [r7, #16]
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	4313      	orrs	r3, r2
 80024fc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80024fe:	4a32      	ldr	r2, [pc, #200]	; (80025c8 <HAL_GPIO_Init+0x350>)
 8002500:	693b      	ldr	r3, [r7, #16]
 8002502:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8002504:	4b30      	ldr	r3, [pc, #192]	; (80025c8 <HAL_GPIO_Init+0x350>)
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	43db      	mvns	r3, r3
 800250e:	693a      	ldr	r2, [r7, #16]
 8002510:	4013      	ands	r3, r2
 8002512:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	685b      	ldr	r3, [r3, #4]
 8002518:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800251c:	2b00      	cmp	r3, #0
 800251e:	d003      	beq.n	8002528 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002520:	693a      	ldr	r2, [r7, #16]
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	4313      	orrs	r3, r2
 8002526:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002528:	4a27      	ldr	r2, [pc, #156]	; (80025c8 <HAL_GPIO_Init+0x350>)
 800252a:	693b      	ldr	r3, [r7, #16]
 800252c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800252e:	4b26      	ldr	r3, [pc, #152]	; (80025c8 <HAL_GPIO_Init+0x350>)
 8002530:	689b      	ldr	r3, [r3, #8]
 8002532:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	43db      	mvns	r3, r3
 8002538:	693a      	ldr	r2, [r7, #16]
 800253a:	4013      	ands	r3, r2
 800253c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	685b      	ldr	r3, [r3, #4]
 8002542:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002546:	2b00      	cmp	r3, #0
 8002548:	d003      	beq.n	8002552 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800254a:	693a      	ldr	r2, [r7, #16]
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	4313      	orrs	r3, r2
 8002550:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002552:	4a1d      	ldr	r2, [pc, #116]	; (80025c8 <HAL_GPIO_Init+0x350>)
 8002554:	693b      	ldr	r3, [r7, #16]
 8002556:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002558:	4b1b      	ldr	r3, [pc, #108]	; (80025c8 <HAL_GPIO_Init+0x350>)
 800255a:	68db      	ldr	r3, [r3, #12]
 800255c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	43db      	mvns	r3, r3
 8002562:	693a      	ldr	r2, [r7, #16]
 8002564:	4013      	ands	r3, r2
 8002566:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002570:	2b00      	cmp	r3, #0
 8002572:	d003      	beq.n	800257c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002574:	693a      	ldr	r2, [r7, #16]
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	4313      	orrs	r3, r2
 800257a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800257c:	4a12      	ldr	r2, [pc, #72]	; (80025c8 <HAL_GPIO_Init+0x350>)
 800257e:	693b      	ldr	r3, [r7, #16]
 8002580:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002582:	697b      	ldr	r3, [r7, #20]
 8002584:	3301      	adds	r3, #1
 8002586:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	681a      	ldr	r2, [r3, #0]
 800258c:	697b      	ldr	r3, [r7, #20]
 800258e:	fa22 f303 	lsr.w	r3, r2, r3
 8002592:	2b00      	cmp	r3, #0
 8002594:	f47f ae78 	bne.w	8002288 <HAL_GPIO_Init+0x10>
  }
}
 8002598:	bf00      	nop
 800259a:	bf00      	nop
 800259c:	371c      	adds	r7, #28
 800259e:	46bd      	mov	sp, r7
 80025a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a4:	4770      	bx	lr
 80025a6:	bf00      	nop
 80025a8:	40021000 	.word	0x40021000
 80025ac:	40010000 	.word	0x40010000
 80025b0:	48000400 	.word	0x48000400
 80025b4:	48000800 	.word	0x48000800
 80025b8:	48000c00 	.word	0x48000c00
 80025bc:	48001000 	.word	0x48001000
 80025c0:	48001400 	.word	0x48001400
 80025c4:	48001800 	.word	0x48001800
 80025c8:	40010400 	.word	0x40010400

080025cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b083      	sub	sp, #12
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
 80025d4:	460b      	mov	r3, r1
 80025d6:	807b      	strh	r3, [r7, #2]
 80025d8:	4613      	mov	r3, r2
 80025da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80025dc:	787b      	ldrb	r3, [r7, #1]
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d003      	beq.n	80025ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80025e2:	887a      	ldrh	r2, [r7, #2]
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80025e8:	e002      	b.n	80025f0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80025ea:	887a      	ldrh	r2, [r7, #2]
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	629a      	str	r2, [r3, #40]	; 0x28
}
 80025f0:	bf00      	nop
 80025f2:	370c      	adds	r7, #12
 80025f4:	46bd      	mov	sp, r7
 80025f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fa:	4770      	bx	lr

080025fc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80025fc:	b480      	push	{r7}
 80025fe:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002600:	4b04      	ldr	r3, [pc, #16]	; (8002614 <HAL_PWREx_GetVoltageRange+0x18>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002608:	4618      	mov	r0, r3
 800260a:	46bd      	mov	sp, r7
 800260c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002610:	4770      	bx	lr
 8002612:	bf00      	nop
 8002614:	40007000 	.word	0x40007000

08002618 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002618:	b480      	push	{r7}
 800261a:	b085      	sub	sp, #20
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002626:	d130      	bne.n	800268a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002628:	4b23      	ldr	r3, [pc, #140]	; (80026b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002630:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002634:	d038      	beq.n	80026a8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002636:	4b20      	ldr	r3, [pc, #128]	; (80026b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800263e:	4a1e      	ldr	r2, [pc, #120]	; (80026b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002640:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002644:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002646:	4b1d      	ldr	r3, [pc, #116]	; (80026bc <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	2232      	movs	r2, #50	; 0x32
 800264c:	fb02 f303 	mul.w	r3, r2, r3
 8002650:	4a1b      	ldr	r2, [pc, #108]	; (80026c0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002652:	fba2 2303 	umull	r2, r3, r2, r3
 8002656:	0c9b      	lsrs	r3, r3, #18
 8002658:	3301      	adds	r3, #1
 800265a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800265c:	e002      	b.n	8002664 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	3b01      	subs	r3, #1
 8002662:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002664:	4b14      	ldr	r3, [pc, #80]	; (80026b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002666:	695b      	ldr	r3, [r3, #20]
 8002668:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800266c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002670:	d102      	bne.n	8002678 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d1f2      	bne.n	800265e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002678:	4b0f      	ldr	r3, [pc, #60]	; (80026b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800267a:	695b      	ldr	r3, [r3, #20]
 800267c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002680:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002684:	d110      	bne.n	80026a8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002686:	2303      	movs	r3, #3
 8002688:	e00f      	b.n	80026aa <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800268a:	4b0b      	ldr	r3, [pc, #44]	; (80026b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002692:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002696:	d007      	beq.n	80026a8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002698:	4b07      	ldr	r3, [pc, #28]	; (80026b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80026a0:	4a05      	ldr	r2, [pc, #20]	; (80026b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80026a2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80026a6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80026a8:	2300      	movs	r3, #0
}
 80026aa:	4618      	mov	r0, r3
 80026ac:	3714      	adds	r7, #20
 80026ae:	46bd      	mov	sp, r7
 80026b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b4:	4770      	bx	lr
 80026b6:	bf00      	nop
 80026b8:	40007000 	.word	0x40007000
 80026bc:	20000000 	.word	0x20000000
 80026c0:	431bde83 	.word	0x431bde83

080026c4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b088      	sub	sp, #32
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d101      	bne.n	80026d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80026d2:	2301      	movs	r3, #1
 80026d4:	e3d4      	b.n	8002e80 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80026d6:	4ba1      	ldr	r3, [pc, #644]	; (800295c <HAL_RCC_OscConfig+0x298>)
 80026d8:	689b      	ldr	r3, [r3, #8]
 80026da:	f003 030c 	and.w	r3, r3, #12
 80026de:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80026e0:	4b9e      	ldr	r3, [pc, #632]	; (800295c <HAL_RCC_OscConfig+0x298>)
 80026e2:	68db      	ldr	r3, [r3, #12]
 80026e4:	f003 0303 	and.w	r3, r3, #3
 80026e8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f003 0310 	and.w	r3, r3, #16
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	f000 80e4 	beq.w	80028c0 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80026f8:	69bb      	ldr	r3, [r7, #24]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d007      	beq.n	800270e <HAL_RCC_OscConfig+0x4a>
 80026fe:	69bb      	ldr	r3, [r7, #24]
 8002700:	2b0c      	cmp	r3, #12
 8002702:	f040 808b 	bne.w	800281c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002706:	697b      	ldr	r3, [r7, #20]
 8002708:	2b01      	cmp	r3, #1
 800270a:	f040 8087 	bne.w	800281c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800270e:	4b93      	ldr	r3, [pc, #588]	; (800295c <HAL_RCC_OscConfig+0x298>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f003 0302 	and.w	r3, r3, #2
 8002716:	2b00      	cmp	r3, #0
 8002718:	d005      	beq.n	8002726 <HAL_RCC_OscConfig+0x62>
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	699b      	ldr	r3, [r3, #24]
 800271e:	2b00      	cmp	r3, #0
 8002720:	d101      	bne.n	8002726 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002722:	2301      	movs	r3, #1
 8002724:	e3ac      	b.n	8002e80 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6a1a      	ldr	r2, [r3, #32]
 800272a:	4b8c      	ldr	r3, [pc, #560]	; (800295c <HAL_RCC_OscConfig+0x298>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f003 0308 	and.w	r3, r3, #8
 8002732:	2b00      	cmp	r3, #0
 8002734:	d004      	beq.n	8002740 <HAL_RCC_OscConfig+0x7c>
 8002736:	4b89      	ldr	r3, [pc, #548]	; (800295c <HAL_RCC_OscConfig+0x298>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800273e:	e005      	b.n	800274c <HAL_RCC_OscConfig+0x88>
 8002740:	4b86      	ldr	r3, [pc, #536]	; (800295c <HAL_RCC_OscConfig+0x298>)
 8002742:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002746:	091b      	lsrs	r3, r3, #4
 8002748:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800274c:	4293      	cmp	r3, r2
 800274e:	d223      	bcs.n	8002798 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6a1b      	ldr	r3, [r3, #32]
 8002754:	4618      	mov	r0, r3
 8002756:	f000 fd41 	bl	80031dc <RCC_SetFlashLatencyFromMSIRange>
 800275a:	4603      	mov	r3, r0
 800275c:	2b00      	cmp	r3, #0
 800275e:	d001      	beq.n	8002764 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002760:	2301      	movs	r3, #1
 8002762:	e38d      	b.n	8002e80 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002764:	4b7d      	ldr	r3, [pc, #500]	; (800295c <HAL_RCC_OscConfig+0x298>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4a7c      	ldr	r2, [pc, #496]	; (800295c <HAL_RCC_OscConfig+0x298>)
 800276a:	f043 0308 	orr.w	r3, r3, #8
 800276e:	6013      	str	r3, [r2, #0]
 8002770:	4b7a      	ldr	r3, [pc, #488]	; (800295c <HAL_RCC_OscConfig+0x298>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	6a1b      	ldr	r3, [r3, #32]
 800277c:	4977      	ldr	r1, [pc, #476]	; (800295c <HAL_RCC_OscConfig+0x298>)
 800277e:	4313      	orrs	r3, r2
 8002780:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002782:	4b76      	ldr	r3, [pc, #472]	; (800295c <HAL_RCC_OscConfig+0x298>)
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	69db      	ldr	r3, [r3, #28]
 800278e:	021b      	lsls	r3, r3, #8
 8002790:	4972      	ldr	r1, [pc, #456]	; (800295c <HAL_RCC_OscConfig+0x298>)
 8002792:	4313      	orrs	r3, r2
 8002794:	604b      	str	r3, [r1, #4]
 8002796:	e025      	b.n	80027e4 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002798:	4b70      	ldr	r3, [pc, #448]	; (800295c <HAL_RCC_OscConfig+0x298>)
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	4a6f      	ldr	r2, [pc, #444]	; (800295c <HAL_RCC_OscConfig+0x298>)
 800279e:	f043 0308 	orr.w	r3, r3, #8
 80027a2:	6013      	str	r3, [r2, #0]
 80027a4:	4b6d      	ldr	r3, [pc, #436]	; (800295c <HAL_RCC_OscConfig+0x298>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6a1b      	ldr	r3, [r3, #32]
 80027b0:	496a      	ldr	r1, [pc, #424]	; (800295c <HAL_RCC_OscConfig+0x298>)
 80027b2:	4313      	orrs	r3, r2
 80027b4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80027b6:	4b69      	ldr	r3, [pc, #420]	; (800295c <HAL_RCC_OscConfig+0x298>)
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	69db      	ldr	r3, [r3, #28]
 80027c2:	021b      	lsls	r3, r3, #8
 80027c4:	4965      	ldr	r1, [pc, #404]	; (800295c <HAL_RCC_OscConfig+0x298>)
 80027c6:	4313      	orrs	r3, r2
 80027c8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80027ca:	69bb      	ldr	r3, [r7, #24]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d109      	bne.n	80027e4 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6a1b      	ldr	r3, [r3, #32]
 80027d4:	4618      	mov	r0, r3
 80027d6:	f000 fd01 	bl	80031dc <RCC_SetFlashLatencyFromMSIRange>
 80027da:	4603      	mov	r3, r0
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d001      	beq.n	80027e4 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80027e0:	2301      	movs	r3, #1
 80027e2:	e34d      	b.n	8002e80 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80027e4:	f000 fc36 	bl	8003054 <HAL_RCC_GetSysClockFreq>
 80027e8:	4602      	mov	r2, r0
 80027ea:	4b5c      	ldr	r3, [pc, #368]	; (800295c <HAL_RCC_OscConfig+0x298>)
 80027ec:	689b      	ldr	r3, [r3, #8]
 80027ee:	091b      	lsrs	r3, r3, #4
 80027f0:	f003 030f 	and.w	r3, r3, #15
 80027f4:	495a      	ldr	r1, [pc, #360]	; (8002960 <HAL_RCC_OscConfig+0x29c>)
 80027f6:	5ccb      	ldrb	r3, [r1, r3]
 80027f8:	f003 031f 	and.w	r3, r3, #31
 80027fc:	fa22 f303 	lsr.w	r3, r2, r3
 8002800:	4a58      	ldr	r2, [pc, #352]	; (8002964 <HAL_RCC_OscConfig+0x2a0>)
 8002802:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002804:	4b58      	ldr	r3, [pc, #352]	; (8002968 <HAL_RCC_OscConfig+0x2a4>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4618      	mov	r0, r3
 800280a:	f7ff f8a9 	bl	8001960 <HAL_InitTick>
 800280e:	4603      	mov	r3, r0
 8002810:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002812:	7bfb      	ldrb	r3, [r7, #15]
 8002814:	2b00      	cmp	r3, #0
 8002816:	d052      	beq.n	80028be <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002818:	7bfb      	ldrb	r3, [r7, #15]
 800281a:	e331      	b.n	8002e80 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	699b      	ldr	r3, [r3, #24]
 8002820:	2b00      	cmp	r3, #0
 8002822:	d032      	beq.n	800288a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002824:	4b4d      	ldr	r3, [pc, #308]	; (800295c <HAL_RCC_OscConfig+0x298>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4a4c      	ldr	r2, [pc, #304]	; (800295c <HAL_RCC_OscConfig+0x298>)
 800282a:	f043 0301 	orr.w	r3, r3, #1
 800282e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002830:	f7ff f8e6 	bl	8001a00 <HAL_GetTick>
 8002834:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002836:	e008      	b.n	800284a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002838:	f7ff f8e2 	bl	8001a00 <HAL_GetTick>
 800283c:	4602      	mov	r2, r0
 800283e:	693b      	ldr	r3, [r7, #16]
 8002840:	1ad3      	subs	r3, r2, r3
 8002842:	2b02      	cmp	r3, #2
 8002844:	d901      	bls.n	800284a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002846:	2303      	movs	r3, #3
 8002848:	e31a      	b.n	8002e80 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800284a:	4b44      	ldr	r3, [pc, #272]	; (800295c <HAL_RCC_OscConfig+0x298>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f003 0302 	and.w	r3, r3, #2
 8002852:	2b00      	cmp	r3, #0
 8002854:	d0f0      	beq.n	8002838 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002856:	4b41      	ldr	r3, [pc, #260]	; (800295c <HAL_RCC_OscConfig+0x298>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	4a40      	ldr	r2, [pc, #256]	; (800295c <HAL_RCC_OscConfig+0x298>)
 800285c:	f043 0308 	orr.w	r3, r3, #8
 8002860:	6013      	str	r3, [r2, #0]
 8002862:	4b3e      	ldr	r3, [pc, #248]	; (800295c <HAL_RCC_OscConfig+0x298>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6a1b      	ldr	r3, [r3, #32]
 800286e:	493b      	ldr	r1, [pc, #236]	; (800295c <HAL_RCC_OscConfig+0x298>)
 8002870:	4313      	orrs	r3, r2
 8002872:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002874:	4b39      	ldr	r3, [pc, #228]	; (800295c <HAL_RCC_OscConfig+0x298>)
 8002876:	685b      	ldr	r3, [r3, #4]
 8002878:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	69db      	ldr	r3, [r3, #28]
 8002880:	021b      	lsls	r3, r3, #8
 8002882:	4936      	ldr	r1, [pc, #216]	; (800295c <HAL_RCC_OscConfig+0x298>)
 8002884:	4313      	orrs	r3, r2
 8002886:	604b      	str	r3, [r1, #4]
 8002888:	e01a      	b.n	80028c0 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800288a:	4b34      	ldr	r3, [pc, #208]	; (800295c <HAL_RCC_OscConfig+0x298>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4a33      	ldr	r2, [pc, #204]	; (800295c <HAL_RCC_OscConfig+0x298>)
 8002890:	f023 0301 	bic.w	r3, r3, #1
 8002894:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002896:	f7ff f8b3 	bl	8001a00 <HAL_GetTick>
 800289a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800289c:	e008      	b.n	80028b0 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800289e:	f7ff f8af 	bl	8001a00 <HAL_GetTick>
 80028a2:	4602      	mov	r2, r0
 80028a4:	693b      	ldr	r3, [r7, #16]
 80028a6:	1ad3      	subs	r3, r2, r3
 80028a8:	2b02      	cmp	r3, #2
 80028aa:	d901      	bls.n	80028b0 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80028ac:	2303      	movs	r3, #3
 80028ae:	e2e7      	b.n	8002e80 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80028b0:	4b2a      	ldr	r3, [pc, #168]	; (800295c <HAL_RCC_OscConfig+0x298>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f003 0302 	and.w	r3, r3, #2
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d1f0      	bne.n	800289e <HAL_RCC_OscConfig+0x1da>
 80028bc:	e000      	b.n	80028c0 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80028be:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f003 0301 	and.w	r3, r3, #1
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d074      	beq.n	80029b6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80028cc:	69bb      	ldr	r3, [r7, #24]
 80028ce:	2b08      	cmp	r3, #8
 80028d0:	d005      	beq.n	80028de <HAL_RCC_OscConfig+0x21a>
 80028d2:	69bb      	ldr	r3, [r7, #24]
 80028d4:	2b0c      	cmp	r3, #12
 80028d6:	d10e      	bne.n	80028f6 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80028d8:	697b      	ldr	r3, [r7, #20]
 80028da:	2b03      	cmp	r3, #3
 80028dc:	d10b      	bne.n	80028f6 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028de:	4b1f      	ldr	r3, [pc, #124]	; (800295c <HAL_RCC_OscConfig+0x298>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d064      	beq.n	80029b4 <HAL_RCC_OscConfig+0x2f0>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d160      	bne.n	80029b4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80028f2:	2301      	movs	r3, #1
 80028f4:	e2c4      	b.n	8002e80 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028fe:	d106      	bne.n	800290e <HAL_RCC_OscConfig+0x24a>
 8002900:	4b16      	ldr	r3, [pc, #88]	; (800295c <HAL_RCC_OscConfig+0x298>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	4a15      	ldr	r2, [pc, #84]	; (800295c <HAL_RCC_OscConfig+0x298>)
 8002906:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800290a:	6013      	str	r3, [r2, #0]
 800290c:	e01d      	b.n	800294a <HAL_RCC_OscConfig+0x286>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	685b      	ldr	r3, [r3, #4]
 8002912:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002916:	d10c      	bne.n	8002932 <HAL_RCC_OscConfig+0x26e>
 8002918:	4b10      	ldr	r3, [pc, #64]	; (800295c <HAL_RCC_OscConfig+0x298>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4a0f      	ldr	r2, [pc, #60]	; (800295c <HAL_RCC_OscConfig+0x298>)
 800291e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002922:	6013      	str	r3, [r2, #0]
 8002924:	4b0d      	ldr	r3, [pc, #52]	; (800295c <HAL_RCC_OscConfig+0x298>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4a0c      	ldr	r2, [pc, #48]	; (800295c <HAL_RCC_OscConfig+0x298>)
 800292a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800292e:	6013      	str	r3, [r2, #0]
 8002930:	e00b      	b.n	800294a <HAL_RCC_OscConfig+0x286>
 8002932:	4b0a      	ldr	r3, [pc, #40]	; (800295c <HAL_RCC_OscConfig+0x298>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	4a09      	ldr	r2, [pc, #36]	; (800295c <HAL_RCC_OscConfig+0x298>)
 8002938:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800293c:	6013      	str	r3, [r2, #0]
 800293e:	4b07      	ldr	r3, [pc, #28]	; (800295c <HAL_RCC_OscConfig+0x298>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	4a06      	ldr	r2, [pc, #24]	; (800295c <HAL_RCC_OscConfig+0x298>)
 8002944:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002948:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d01c      	beq.n	800298c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002952:	f7ff f855 	bl	8001a00 <HAL_GetTick>
 8002956:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002958:	e011      	b.n	800297e <HAL_RCC_OscConfig+0x2ba>
 800295a:	bf00      	nop
 800295c:	40021000 	.word	0x40021000
 8002960:	08009ec4 	.word	0x08009ec4
 8002964:	20000000 	.word	0x20000000
 8002968:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800296c:	f7ff f848 	bl	8001a00 <HAL_GetTick>
 8002970:	4602      	mov	r2, r0
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	1ad3      	subs	r3, r2, r3
 8002976:	2b64      	cmp	r3, #100	; 0x64
 8002978:	d901      	bls.n	800297e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800297a:	2303      	movs	r3, #3
 800297c:	e280      	b.n	8002e80 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800297e:	4baf      	ldr	r3, [pc, #700]	; (8002c3c <HAL_RCC_OscConfig+0x578>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002986:	2b00      	cmp	r3, #0
 8002988:	d0f0      	beq.n	800296c <HAL_RCC_OscConfig+0x2a8>
 800298a:	e014      	b.n	80029b6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800298c:	f7ff f838 	bl	8001a00 <HAL_GetTick>
 8002990:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002992:	e008      	b.n	80029a6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002994:	f7ff f834 	bl	8001a00 <HAL_GetTick>
 8002998:	4602      	mov	r2, r0
 800299a:	693b      	ldr	r3, [r7, #16]
 800299c:	1ad3      	subs	r3, r2, r3
 800299e:	2b64      	cmp	r3, #100	; 0x64
 80029a0:	d901      	bls.n	80029a6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80029a2:	2303      	movs	r3, #3
 80029a4:	e26c      	b.n	8002e80 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80029a6:	4ba5      	ldr	r3, [pc, #660]	; (8002c3c <HAL_RCC_OscConfig+0x578>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d1f0      	bne.n	8002994 <HAL_RCC_OscConfig+0x2d0>
 80029b2:	e000      	b.n	80029b6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f003 0302 	and.w	r3, r3, #2
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d060      	beq.n	8002a84 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80029c2:	69bb      	ldr	r3, [r7, #24]
 80029c4:	2b04      	cmp	r3, #4
 80029c6:	d005      	beq.n	80029d4 <HAL_RCC_OscConfig+0x310>
 80029c8:	69bb      	ldr	r3, [r7, #24]
 80029ca:	2b0c      	cmp	r3, #12
 80029cc:	d119      	bne.n	8002a02 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80029ce:	697b      	ldr	r3, [r7, #20]
 80029d0:	2b02      	cmp	r3, #2
 80029d2:	d116      	bne.n	8002a02 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80029d4:	4b99      	ldr	r3, [pc, #612]	; (8002c3c <HAL_RCC_OscConfig+0x578>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d005      	beq.n	80029ec <HAL_RCC_OscConfig+0x328>
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	68db      	ldr	r3, [r3, #12]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d101      	bne.n	80029ec <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80029e8:	2301      	movs	r3, #1
 80029ea:	e249      	b.n	8002e80 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029ec:	4b93      	ldr	r3, [pc, #588]	; (8002c3c <HAL_RCC_OscConfig+0x578>)
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	691b      	ldr	r3, [r3, #16]
 80029f8:	061b      	lsls	r3, r3, #24
 80029fa:	4990      	ldr	r1, [pc, #576]	; (8002c3c <HAL_RCC_OscConfig+0x578>)
 80029fc:	4313      	orrs	r3, r2
 80029fe:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a00:	e040      	b.n	8002a84 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	68db      	ldr	r3, [r3, #12]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d023      	beq.n	8002a52 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a0a:	4b8c      	ldr	r3, [pc, #560]	; (8002c3c <HAL_RCC_OscConfig+0x578>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4a8b      	ldr	r2, [pc, #556]	; (8002c3c <HAL_RCC_OscConfig+0x578>)
 8002a10:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a14:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a16:	f7fe fff3 	bl	8001a00 <HAL_GetTick>
 8002a1a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a1c:	e008      	b.n	8002a30 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a1e:	f7fe ffef 	bl	8001a00 <HAL_GetTick>
 8002a22:	4602      	mov	r2, r0
 8002a24:	693b      	ldr	r3, [r7, #16]
 8002a26:	1ad3      	subs	r3, r2, r3
 8002a28:	2b02      	cmp	r3, #2
 8002a2a:	d901      	bls.n	8002a30 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002a2c:	2303      	movs	r3, #3
 8002a2e:	e227      	b.n	8002e80 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a30:	4b82      	ldr	r3, [pc, #520]	; (8002c3c <HAL_RCC_OscConfig+0x578>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d0f0      	beq.n	8002a1e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a3c:	4b7f      	ldr	r3, [pc, #508]	; (8002c3c <HAL_RCC_OscConfig+0x578>)
 8002a3e:	685b      	ldr	r3, [r3, #4]
 8002a40:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	691b      	ldr	r3, [r3, #16]
 8002a48:	061b      	lsls	r3, r3, #24
 8002a4a:	497c      	ldr	r1, [pc, #496]	; (8002c3c <HAL_RCC_OscConfig+0x578>)
 8002a4c:	4313      	orrs	r3, r2
 8002a4e:	604b      	str	r3, [r1, #4]
 8002a50:	e018      	b.n	8002a84 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a52:	4b7a      	ldr	r3, [pc, #488]	; (8002c3c <HAL_RCC_OscConfig+0x578>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	4a79      	ldr	r2, [pc, #484]	; (8002c3c <HAL_RCC_OscConfig+0x578>)
 8002a58:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002a5c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a5e:	f7fe ffcf 	bl	8001a00 <HAL_GetTick>
 8002a62:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002a64:	e008      	b.n	8002a78 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a66:	f7fe ffcb 	bl	8001a00 <HAL_GetTick>
 8002a6a:	4602      	mov	r2, r0
 8002a6c:	693b      	ldr	r3, [r7, #16]
 8002a6e:	1ad3      	subs	r3, r2, r3
 8002a70:	2b02      	cmp	r3, #2
 8002a72:	d901      	bls.n	8002a78 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002a74:	2303      	movs	r3, #3
 8002a76:	e203      	b.n	8002e80 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002a78:	4b70      	ldr	r3, [pc, #448]	; (8002c3c <HAL_RCC_OscConfig+0x578>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d1f0      	bne.n	8002a66 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f003 0308 	and.w	r3, r3, #8
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d03c      	beq.n	8002b0a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	695b      	ldr	r3, [r3, #20]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d01c      	beq.n	8002ad2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a98:	4b68      	ldr	r3, [pc, #416]	; (8002c3c <HAL_RCC_OscConfig+0x578>)
 8002a9a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a9e:	4a67      	ldr	r2, [pc, #412]	; (8002c3c <HAL_RCC_OscConfig+0x578>)
 8002aa0:	f043 0301 	orr.w	r3, r3, #1
 8002aa4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002aa8:	f7fe ffaa 	bl	8001a00 <HAL_GetTick>
 8002aac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002aae:	e008      	b.n	8002ac2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ab0:	f7fe ffa6 	bl	8001a00 <HAL_GetTick>
 8002ab4:	4602      	mov	r2, r0
 8002ab6:	693b      	ldr	r3, [r7, #16]
 8002ab8:	1ad3      	subs	r3, r2, r3
 8002aba:	2b02      	cmp	r3, #2
 8002abc:	d901      	bls.n	8002ac2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002abe:	2303      	movs	r3, #3
 8002ac0:	e1de      	b.n	8002e80 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002ac2:	4b5e      	ldr	r3, [pc, #376]	; (8002c3c <HAL_RCC_OscConfig+0x578>)
 8002ac4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002ac8:	f003 0302 	and.w	r3, r3, #2
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d0ef      	beq.n	8002ab0 <HAL_RCC_OscConfig+0x3ec>
 8002ad0:	e01b      	b.n	8002b0a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ad2:	4b5a      	ldr	r3, [pc, #360]	; (8002c3c <HAL_RCC_OscConfig+0x578>)
 8002ad4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002ad8:	4a58      	ldr	r2, [pc, #352]	; (8002c3c <HAL_RCC_OscConfig+0x578>)
 8002ada:	f023 0301 	bic.w	r3, r3, #1
 8002ade:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ae2:	f7fe ff8d 	bl	8001a00 <HAL_GetTick>
 8002ae6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002ae8:	e008      	b.n	8002afc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002aea:	f7fe ff89 	bl	8001a00 <HAL_GetTick>
 8002aee:	4602      	mov	r2, r0
 8002af0:	693b      	ldr	r3, [r7, #16]
 8002af2:	1ad3      	subs	r3, r2, r3
 8002af4:	2b02      	cmp	r3, #2
 8002af6:	d901      	bls.n	8002afc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002af8:	2303      	movs	r3, #3
 8002afa:	e1c1      	b.n	8002e80 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002afc:	4b4f      	ldr	r3, [pc, #316]	; (8002c3c <HAL_RCC_OscConfig+0x578>)
 8002afe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b02:	f003 0302 	and.w	r3, r3, #2
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d1ef      	bne.n	8002aea <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f003 0304 	and.w	r3, r3, #4
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	f000 80a6 	beq.w	8002c64 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b18:	2300      	movs	r3, #0
 8002b1a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002b1c:	4b47      	ldr	r3, [pc, #284]	; (8002c3c <HAL_RCC_OscConfig+0x578>)
 8002b1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d10d      	bne.n	8002b44 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b28:	4b44      	ldr	r3, [pc, #272]	; (8002c3c <HAL_RCC_OscConfig+0x578>)
 8002b2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b2c:	4a43      	ldr	r2, [pc, #268]	; (8002c3c <HAL_RCC_OscConfig+0x578>)
 8002b2e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b32:	6593      	str	r3, [r2, #88]	; 0x58
 8002b34:	4b41      	ldr	r3, [pc, #260]	; (8002c3c <HAL_RCC_OscConfig+0x578>)
 8002b36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b3c:	60bb      	str	r3, [r7, #8]
 8002b3e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b40:	2301      	movs	r3, #1
 8002b42:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b44:	4b3e      	ldr	r3, [pc, #248]	; (8002c40 <HAL_RCC_OscConfig+0x57c>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d118      	bne.n	8002b82 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002b50:	4b3b      	ldr	r3, [pc, #236]	; (8002c40 <HAL_RCC_OscConfig+0x57c>)
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	4a3a      	ldr	r2, [pc, #232]	; (8002c40 <HAL_RCC_OscConfig+0x57c>)
 8002b56:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b5a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b5c:	f7fe ff50 	bl	8001a00 <HAL_GetTick>
 8002b60:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b62:	e008      	b.n	8002b76 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b64:	f7fe ff4c 	bl	8001a00 <HAL_GetTick>
 8002b68:	4602      	mov	r2, r0
 8002b6a:	693b      	ldr	r3, [r7, #16]
 8002b6c:	1ad3      	subs	r3, r2, r3
 8002b6e:	2b02      	cmp	r3, #2
 8002b70:	d901      	bls.n	8002b76 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002b72:	2303      	movs	r3, #3
 8002b74:	e184      	b.n	8002e80 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b76:	4b32      	ldr	r3, [pc, #200]	; (8002c40 <HAL_RCC_OscConfig+0x57c>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d0f0      	beq.n	8002b64 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	689b      	ldr	r3, [r3, #8]
 8002b86:	2b01      	cmp	r3, #1
 8002b88:	d108      	bne.n	8002b9c <HAL_RCC_OscConfig+0x4d8>
 8002b8a:	4b2c      	ldr	r3, [pc, #176]	; (8002c3c <HAL_RCC_OscConfig+0x578>)
 8002b8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b90:	4a2a      	ldr	r2, [pc, #168]	; (8002c3c <HAL_RCC_OscConfig+0x578>)
 8002b92:	f043 0301 	orr.w	r3, r3, #1
 8002b96:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002b9a:	e024      	b.n	8002be6 <HAL_RCC_OscConfig+0x522>
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	689b      	ldr	r3, [r3, #8]
 8002ba0:	2b05      	cmp	r3, #5
 8002ba2:	d110      	bne.n	8002bc6 <HAL_RCC_OscConfig+0x502>
 8002ba4:	4b25      	ldr	r3, [pc, #148]	; (8002c3c <HAL_RCC_OscConfig+0x578>)
 8002ba6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002baa:	4a24      	ldr	r2, [pc, #144]	; (8002c3c <HAL_RCC_OscConfig+0x578>)
 8002bac:	f043 0304 	orr.w	r3, r3, #4
 8002bb0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002bb4:	4b21      	ldr	r3, [pc, #132]	; (8002c3c <HAL_RCC_OscConfig+0x578>)
 8002bb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bba:	4a20      	ldr	r2, [pc, #128]	; (8002c3c <HAL_RCC_OscConfig+0x578>)
 8002bbc:	f043 0301 	orr.w	r3, r3, #1
 8002bc0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002bc4:	e00f      	b.n	8002be6 <HAL_RCC_OscConfig+0x522>
 8002bc6:	4b1d      	ldr	r3, [pc, #116]	; (8002c3c <HAL_RCC_OscConfig+0x578>)
 8002bc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bcc:	4a1b      	ldr	r2, [pc, #108]	; (8002c3c <HAL_RCC_OscConfig+0x578>)
 8002bce:	f023 0301 	bic.w	r3, r3, #1
 8002bd2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002bd6:	4b19      	ldr	r3, [pc, #100]	; (8002c3c <HAL_RCC_OscConfig+0x578>)
 8002bd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bdc:	4a17      	ldr	r2, [pc, #92]	; (8002c3c <HAL_RCC_OscConfig+0x578>)
 8002bde:	f023 0304 	bic.w	r3, r3, #4
 8002be2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	689b      	ldr	r3, [r3, #8]
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d016      	beq.n	8002c1c <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bee:	f7fe ff07 	bl	8001a00 <HAL_GetTick>
 8002bf2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002bf4:	e00a      	b.n	8002c0c <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bf6:	f7fe ff03 	bl	8001a00 <HAL_GetTick>
 8002bfa:	4602      	mov	r2, r0
 8002bfc:	693b      	ldr	r3, [r7, #16]
 8002bfe:	1ad3      	subs	r3, r2, r3
 8002c00:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c04:	4293      	cmp	r3, r2
 8002c06:	d901      	bls.n	8002c0c <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8002c08:	2303      	movs	r3, #3
 8002c0a:	e139      	b.n	8002e80 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c0c:	4b0b      	ldr	r3, [pc, #44]	; (8002c3c <HAL_RCC_OscConfig+0x578>)
 8002c0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c12:	f003 0302 	and.w	r3, r3, #2
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d0ed      	beq.n	8002bf6 <HAL_RCC_OscConfig+0x532>
 8002c1a:	e01a      	b.n	8002c52 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c1c:	f7fe fef0 	bl	8001a00 <HAL_GetTick>
 8002c20:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002c22:	e00f      	b.n	8002c44 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c24:	f7fe feec 	bl	8001a00 <HAL_GetTick>
 8002c28:	4602      	mov	r2, r0
 8002c2a:	693b      	ldr	r3, [r7, #16]
 8002c2c:	1ad3      	subs	r3, r2, r3
 8002c2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c32:	4293      	cmp	r3, r2
 8002c34:	d906      	bls.n	8002c44 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002c36:	2303      	movs	r3, #3
 8002c38:	e122      	b.n	8002e80 <HAL_RCC_OscConfig+0x7bc>
 8002c3a:	bf00      	nop
 8002c3c:	40021000 	.word	0x40021000
 8002c40:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002c44:	4b90      	ldr	r3, [pc, #576]	; (8002e88 <HAL_RCC_OscConfig+0x7c4>)
 8002c46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c4a:	f003 0302 	and.w	r3, r3, #2
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d1e8      	bne.n	8002c24 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002c52:	7ffb      	ldrb	r3, [r7, #31]
 8002c54:	2b01      	cmp	r3, #1
 8002c56:	d105      	bne.n	8002c64 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c58:	4b8b      	ldr	r3, [pc, #556]	; (8002e88 <HAL_RCC_OscConfig+0x7c4>)
 8002c5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c5c:	4a8a      	ldr	r2, [pc, #552]	; (8002e88 <HAL_RCC_OscConfig+0x7c4>)
 8002c5e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002c62:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	f000 8108 	beq.w	8002e7e <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c72:	2b02      	cmp	r3, #2
 8002c74:	f040 80d0 	bne.w	8002e18 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002c78:	4b83      	ldr	r3, [pc, #524]	; (8002e88 <HAL_RCC_OscConfig+0x7c4>)
 8002c7a:	68db      	ldr	r3, [r3, #12]
 8002c7c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c7e:	697b      	ldr	r3, [r7, #20]
 8002c80:	f003 0203 	and.w	r2, r3, #3
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c88:	429a      	cmp	r2, r3
 8002c8a:	d130      	bne.n	8002cee <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002c8c:	697b      	ldr	r3, [r7, #20]
 8002c8e:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c96:	3b01      	subs	r3, #1
 8002c98:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c9a:	429a      	cmp	r2, r3
 8002c9c:	d127      	bne.n	8002cee <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002c9e:	697b      	ldr	r3, [r7, #20]
 8002ca0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ca8:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002caa:	429a      	cmp	r2, r3
 8002cac:	d11f      	bne.n	8002cee <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002cae:	697b      	ldr	r3, [r7, #20]
 8002cb0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cb4:	687a      	ldr	r2, [r7, #4]
 8002cb6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002cb8:	2a07      	cmp	r2, #7
 8002cba:	bf14      	ite	ne
 8002cbc:	2201      	movne	r2, #1
 8002cbe:	2200      	moveq	r2, #0
 8002cc0:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d113      	bne.n	8002cee <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002cc6:	697b      	ldr	r3, [r7, #20]
 8002cc8:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cd0:	085b      	lsrs	r3, r3, #1
 8002cd2:	3b01      	subs	r3, #1
 8002cd4:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002cd6:	429a      	cmp	r2, r3
 8002cd8:	d109      	bne.n	8002cee <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002cda:	697b      	ldr	r3, [r7, #20]
 8002cdc:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ce4:	085b      	lsrs	r3, r3, #1
 8002ce6:	3b01      	subs	r3, #1
 8002ce8:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002cea:	429a      	cmp	r2, r3
 8002cec:	d06e      	beq.n	8002dcc <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002cee:	69bb      	ldr	r3, [r7, #24]
 8002cf0:	2b0c      	cmp	r3, #12
 8002cf2:	d069      	beq.n	8002dc8 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002cf4:	4b64      	ldr	r3, [pc, #400]	; (8002e88 <HAL_RCC_OscConfig+0x7c4>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d105      	bne.n	8002d0c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002d00:	4b61      	ldr	r3, [pc, #388]	; (8002e88 <HAL_RCC_OscConfig+0x7c4>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d001      	beq.n	8002d10 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	e0b7      	b.n	8002e80 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002d10:	4b5d      	ldr	r3, [pc, #372]	; (8002e88 <HAL_RCC_OscConfig+0x7c4>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	4a5c      	ldr	r2, [pc, #368]	; (8002e88 <HAL_RCC_OscConfig+0x7c4>)
 8002d16:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002d1a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002d1c:	f7fe fe70 	bl	8001a00 <HAL_GetTick>
 8002d20:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d22:	e008      	b.n	8002d36 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d24:	f7fe fe6c 	bl	8001a00 <HAL_GetTick>
 8002d28:	4602      	mov	r2, r0
 8002d2a:	693b      	ldr	r3, [r7, #16]
 8002d2c:	1ad3      	subs	r3, r2, r3
 8002d2e:	2b02      	cmp	r3, #2
 8002d30:	d901      	bls.n	8002d36 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002d32:	2303      	movs	r3, #3
 8002d34:	e0a4      	b.n	8002e80 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d36:	4b54      	ldr	r3, [pc, #336]	; (8002e88 <HAL_RCC_OscConfig+0x7c4>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d1f0      	bne.n	8002d24 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002d42:	4b51      	ldr	r3, [pc, #324]	; (8002e88 <HAL_RCC_OscConfig+0x7c4>)
 8002d44:	68da      	ldr	r2, [r3, #12]
 8002d46:	4b51      	ldr	r3, [pc, #324]	; (8002e8c <HAL_RCC_OscConfig+0x7c8>)
 8002d48:	4013      	ands	r3, r2
 8002d4a:	687a      	ldr	r2, [r7, #4]
 8002d4c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002d4e:	687a      	ldr	r2, [r7, #4]
 8002d50:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002d52:	3a01      	subs	r2, #1
 8002d54:	0112      	lsls	r2, r2, #4
 8002d56:	4311      	orrs	r1, r2
 8002d58:	687a      	ldr	r2, [r7, #4]
 8002d5a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002d5c:	0212      	lsls	r2, r2, #8
 8002d5e:	4311      	orrs	r1, r2
 8002d60:	687a      	ldr	r2, [r7, #4]
 8002d62:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002d64:	0852      	lsrs	r2, r2, #1
 8002d66:	3a01      	subs	r2, #1
 8002d68:	0552      	lsls	r2, r2, #21
 8002d6a:	4311      	orrs	r1, r2
 8002d6c:	687a      	ldr	r2, [r7, #4]
 8002d6e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002d70:	0852      	lsrs	r2, r2, #1
 8002d72:	3a01      	subs	r2, #1
 8002d74:	0652      	lsls	r2, r2, #25
 8002d76:	4311      	orrs	r1, r2
 8002d78:	687a      	ldr	r2, [r7, #4]
 8002d7a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002d7c:	0912      	lsrs	r2, r2, #4
 8002d7e:	0452      	lsls	r2, r2, #17
 8002d80:	430a      	orrs	r2, r1
 8002d82:	4941      	ldr	r1, [pc, #260]	; (8002e88 <HAL_RCC_OscConfig+0x7c4>)
 8002d84:	4313      	orrs	r3, r2
 8002d86:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002d88:	4b3f      	ldr	r3, [pc, #252]	; (8002e88 <HAL_RCC_OscConfig+0x7c4>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4a3e      	ldr	r2, [pc, #248]	; (8002e88 <HAL_RCC_OscConfig+0x7c4>)
 8002d8e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002d92:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002d94:	4b3c      	ldr	r3, [pc, #240]	; (8002e88 <HAL_RCC_OscConfig+0x7c4>)
 8002d96:	68db      	ldr	r3, [r3, #12]
 8002d98:	4a3b      	ldr	r2, [pc, #236]	; (8002e88 <HAL_RCC_OscConfig+0x7c4>)
 8002d9a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002d9e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002da0:	f7fe fe2e 	bl	8001a00 <HAL_GetTick>
 8002da4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002da6:	e008      	b.n	8002dba <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002da8:	f7fe fe2a 	bl	8001a00 <HAL_GetTick>
 8002dac:	4602      	mov	r2, r0
 8002dae:	693b      	ldr	r3, [r7, #16]
 8002db0:	1ad3      	subs	r3, r2, r3
 8002db2:	2b02      	cmp	r3, #2
 8002db4:	d901      	bls.n	8002dba <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002db6:	2303      	movs	r3, #3
 8002db8:	e062      	b.n	8002e80 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002dba:	4b33      	ldr	r3, [pc, #204]	; (8002e88 <HAL_RCC_OscConfig+0x7c4>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d0f0      	beq.n	8002da8 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002dc6:	e05a      	b.n	8002e7e <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002dc8:	2301      	movs	r3, #1
 8002dca:	e059      	b.n	8002e80 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002dcc:	4b2e      	ldr	r3, [pc, #184]	; (8002e88 <HAL_RCC_OscConfig+0x7c4>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d152      	bne.n	8002e7e <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002dd8:	4b2b      	ldr	r3, [pc, #172]	; (8002e88 <HAL_RCC_OscConfig+0x7c4>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4a2a      	ldr	r2, [pc, #168]	; (8002e88 <HAL_RCC_OscConfig+0x7c4>)
 8002dde:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002de2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002de4:	4b28      	ldr	r3, [pc, #160]	; (8002e88 <HAL_RCC_OscConfig+0x7c4>)
 8002de6:	68db      	ldr	r3, [r3, #12]
 8002de8:	4a27      	ldr	r2, [pc, #156]	; (8002e88 <HAL_RCC_OscConfig+0x7c4>)
 8002dea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002dee:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002df0:	f7fe fe06 	bl	8001a00 <HAL_GetTick>
 8002df4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002df6:	e008      	b.n	8002e0a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002df8:	f7fe fe02 	bl	8001a00 <HAL_GetTick>
 8002dfc:	4602      	mov	r2, r0
 8002dfe:	693b      	ldr	r3, [r7, #16]
 8002e00:	1ad3      	subs	r3, r2, r3
 8002e02:	2b02      	cmp	r3, #2
 8002e04:	d901      	bls.n	8002e0a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002e06:	2303      	movs	r3, #3
 8002e08:	e03a      	b.n	8002e80 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e0a:	4b1f      	ldr	r3, [pc, #124]	; (8002e88 <HAL_RCC_OscConfig+0x7c4>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d0f0      	beq.n	8002df8 <HAL_RCC_OscConfig+0x734>
 8002e16:	e032      	b.n	8002e7e <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002e18:	69bb      	ldr	r3, [r7, #24]
 8002e1a:	2b0c      	cmp	r3, #12
 8002e1c:	d02d      	beq.n	8002e7a <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e1e:	4b1a      	ldr	r3, [pc, #104]	; (8002e88 <HAL_RCC_OscConfig+0x7c4>)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	4a19      	ldr	r2, [pc, #100]	; (8002e88 <HAL_RCC_OscConfig+0x7c4>)
 8002e24:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002e28:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8002e2a:	4b17      	ldr	r3, [pc, #92]	; (8002e88 <HAL_RCC_OscConfig+0x7c4>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d105      	bne.n	8002e42 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8002e36:	4b14      	ldr	r3, [pc, #80]	; (8002e88 <HAL_RCC_OscConfig+0x7c4>)
 8002e38:	68db      	ldr	r3, [r3, #12]
 8002e3a:	4a13      	ldr	r2, [pc, #76]	; (8002e88 <HAL_RCC_OscConfig+0x7c4>)
 8002e3c:	f023 0303 	bic.w	r3, r3, #3
 8002e40:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002e42:	4b11      	ldr	r3, [pc, #68]	; (8002e88 <HAL_RCC_OscConfig+0x7c4>)
 8002e44:	68db      	ldr	r3, [r3, #12]
 8002e46:	4a10      	ldr	r2, [pc, #64]	; (8002e88 <HAL_RCC_OscConfig+0x7c4>)
 8002e48:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002e4c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e50:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e52:	f7fe fdd5 	bl	8001a00 <HAL_GetTick>
 8002e56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e58:	e008      	b.n	8002e6c <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e5a:	f7fe fdd1 	bl	8001a00 <HAL_GetTick>
 8002e5e:	4602      	mov	r2, r0
 8002e60:	693b      	ldr	r3, [r7, #16]
 8002e62:	1ad3      	subs	r3, r2, r3
 8002e64:	2b02      	cmp	r3, #2
 8002e66:	d901      	bls.n	8002e6c <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8002e68:	2303      	movs	r3, #3
 8002e6a:	e009      	b.n	8002e80 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e6c:	4b06      	ldr	r3, [pc, #24]	; (8002e88 <HAL_RCC_OscConfig+0x7c4>)
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d1f0      	bne.n	8002e5a <HAL_RCC_OscConfig+0x796>
 8002e78:	e001      	b.n	8002e7e <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	e000      	b.n	8002e80 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8002e7e:	2300      	movs	r3, #0
}
 8002e80:	4618      	mov	r0, r3
 8002e82:	3720      	adds	r7, #32
 8002e84:	46bd      	mov	sp, r7
 8002e86:	bd80      	pop	{r7, pc}
 8002e88:	40021000 	.word	0x40021000
 8002e8c:	f99d808c 	.word	0xf99d808c

08002e90 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b084      	sub	sp, #16
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
 8002e98:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d101      	bne.n	8002ea4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ea0:	2301      	movs	r3, #1
 8002ea2:	e0c8      	b.n	8003036 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002ea4:	4b66      	ldr	r3, [pc, #408]	; (8003040 <HAL_RCC_ClockConfig+0x1b0>)
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f003 0307 	and.w	r3, r3, #7
 8002eac:	683a      	ldr	r2, [r7, #0]
 8002eae:	429a      	cmp	r2, r3
 8002eb0:	d910      	bls.n	8002ed4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002eb2:	4b63      	ldr	r3, [pc, #396]	; (8003040 <HAL_RCC_ClockConfig+0x1b0>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f023 0207 	bic.w	r2, r3, #7
 8002eba:	4961      	ldr	r1, [pc, #388]	; (8003040 <HAL_RCC_ClockConfig+0x1b0>)
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	4313      	orrs	r3, r2
 8002ec0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ec2:	4b5f      	ldr	r3, [pc, #380]	; (8003040 <HAL_RCC_ClockConfig+0x1b0>)
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f003 0307 	and.w	r3, r3, #7
 8002eca:	683a      	ldr	r2, [r7, #0]
 8002ecc:	429a      	cmp	r2, r3
 8002ece:	d001      	beq.n	8002ed4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	e0b0      	b.n	8003036 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f003 0301 	and.w	r3, r3, #1
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d04c      	beq.n	8002f7a <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	685b      	ldr	r3, [r3, #4]
 8002ee4:	2b03      	cmp	r3, #3
 8002ee6:	d107      	bne.n	8002ef8 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ee8:	4b56      	ldr	r3, [pc, #344]	; (8003044 <HAL_RCC_ClockConfig+0x1b4>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d121      	bne.n	8002f38 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8002ef4:	2301      	movs	r3, #1
 8002ef6:	e09e      	b.n	8003036 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	2b02      	cmp	r3, #2
 8002efe:	d107      	bne.n	8002f10 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f00:	4b50      	ldr	r3, [pc, #320]	; (8003044 <HAL_RCC_ClockConfig+0x1b4>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d115      	bne.n	8002f38 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	e092      	b.n	8003036 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	685b      	ldr	r3, [r3, #4]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d107      	bne.n	8002f28 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002f18:	4b4a      	ldr	r3, [pc, #296]	; (8003044 <HAL_RCC_ClockConfig+0x1b4>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f003 0302 	and.w	r3, r3, #2
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d109      	bne.n	8002f38 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002f24:	2301      	movs	r3, #1
 8002f26:	e086      	b.n	8003036 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f28:	4b46      	ldr	r3, [pc, #280]	; (8003044 <HAL_RCC_ClockConfig+0x1b4>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d101      	bne.n	8002f38 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002f34:	2301      	movs	r3, #1
 8002f36:	e07e      	b.n	8003036 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002f38:	4b42      	ldr	r3, [pc, #264]	; (8003044 <HAL_RCC_ClockConfig+0x1b4>)
 8002f3a:	689b      	ldr	r3, [r3, #8]
 8002f3c:	f023 0203 	bic.w	r2, r3, #3
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	493f      	ldr	r1, [pc, #252]	; (8003044 <HAL_RCC_ClockConfig+0x1b4>)
 8002f46:	4313      	orrs	r3, r2
 8002f48:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f4a:	f7fe fd59 	bl	8001a00 <HAL_GetTick>
 8002f4e:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f50:	e00a      	b.n	8002f68 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f52:	f7fe fd55 	bl	8001a00 <HAL_GetTick>
 8002f56:	4602      	mov	r2, r0
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	1ad3      	subs	r3, r2, r3
 8002f5c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f60:	4293      	cmp	r3, r2
 8002f62:	d901      	bls.n	8002f68 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8002f64:	2303      	movs	r3, #3
 8002f66:	e066      	b.n	8003036 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f68:	4b36      	ldr	r3, [pc, #216]	; (8003044 <HAL_RCC_ClockConfig+0x1b4>)
 8002f6a:	689b      	ldr	r3, [r3, #8]
 8002f6c:	f003 020c 	and.w	r2, r3, #12
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	009b      	lsls	r3, r3, #2
 8002f76:	429a      	cmp	r2, r3
 8002f78:	d1eb      	bne.n	8002f52 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f003 0302 	and.w	r3, r3, #2
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d008      	beq.n	8002f98 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f86:	4b2f      	ldr	r3, [pc, #188]	; (8003044 <HAL_RCC_ClockConfig+0x1b4>)
 8002f88:	689b      	ldr	r3, [r3, #8]
 8002f8a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	689b      	ldr	r3, [r3, #8]
 8002f92:	492c      	ldr	r1, [pc, #176]	; (8003044 <HAL_RCC_ClockConfig+0x1b4>)
 8002f94:	4313      	orrs	r3, r2
 8002f96:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002f98:	4b29      	ldr	r3, [pc, #164]	; (8003040 <HAL_RCC_ClockConfig+0x1b0>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f003 0307 	and.w	r3, r3, #7
 8002fa0:	683a      	ldr	r2, [r7, #0]
 8002fa2:	429a      	cmp	r2, r3
 8002fa4:	d210      	bcs.n	8002fc8 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fa6:	4b26      	ldr	r3, [pc, #152]	; (8003040 <HAL_RCC_ClockConfig+0x1b0>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f023 0207 	bic.w	r2, r3, #7
 8002fae:	4924      	ldr	r1, [pc, #144]	; (8003040 <HAL_RCC_ClockConfig+0x1b0>)
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	4313      	orrs	r3, r2
 8002fb4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fb6:	4b22      	ldr	r3, [pc, #136]	; (8003040 <HAL_RCC_ClockConfig+0x1b0>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f003 0307 	and.w	r3, r3, #7
 8002fbe:	683a      	ldr	r2, [r7, #0]
 8002fc0:	429a      	cmp	r2, r3
 8002fc2:	d001      	beq.n	8002fc8 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8002fc4:	2301      	movs	r3, #1
 8002fc6:	e036      	b.n	8003036 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f003 0304 	and.w	r3, r3, #4
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d008      	beq.n	8002fe6 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002fd4:	4b1b      	ldr	r3, [pc, #108]	; (8003044 <HAL_RCC_ClockConfig+0x1b4>)
 8002fd6:	689b      	ldr	r3, [r3, #8]
 8002fd8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	68db      	ldr	r3, [r3, #12]
 8002fe0:	4918      	ldr	r1, [pc, #96]	; (8003044 <HAL_RCC_ClockConfig+0x1b4>)
 8002fe2:	4313      	orrs	r3, r2
 8002fe4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f003 0308 	and.w	r3, r3, #8
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d009      	beq.n	8003006 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002ff2:	4b14      	ldr	r3, [pc, #80]	; (8003044 <HAL_RCC_ClockConfig+0x1b4>)
 8002ff4:	689b      	ldr	r3, [r3, #8]
 8002ff6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	691b      	ldr	r3, [r3, #16]
 8002ffe:	00db      	lsls	r3, r3, #3
 8003000:	4910      	ldr	r1, [pc, #64]	; (8003044 <HAL_RCC_ClockConfig+0x1b4>)
 8003002:	4313      	orrs	r3, r2
 8003004:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003006:	f000 f825 	bl	8003054 <HAL_RCC_GetSysClockFreq>
 800300a:	4602      	mov	r2, r0
 800300c:	4b0d      	ldr	r3, [pc, #52]	; (8003044 <HAL_RCC_ClockConfig+0x1b4>)
 800300e:	689b      	ldr	r3, [r3, #8]
 8003010:	091b      	lsrs	r3, r3, #4
 8003012:	f003 030f 	and.w	r3, r3, #15
 8003016:	490c      	ldr	r1, [pc, #48]	; (8003048 <HAL_RCC_ClockConfig+0x1b8>)
 8003018:	5ccb      	ldrb	r3, [r1, r3]
 800301a:	f003 031f 	and.w	r3, r3, #31
 800301e:	fa22 f303 	lsr.w	r3, r2, r3
 8003022:	4a0a      	ldr	r2, [pc, #40]	; (800304c <HAL_RCC_ClockConfig+0x1bc>)
 8003024:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003026:	4b0a      	ldr	r3, [pc, #40]	; (8003050 <HAL_RCC_ClockConfig+0x1c0>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	4618      	mov	r0, r3
 800302c:	f7fe fc98 	bl	8001960 <HAL_InitTick>
 8003030:	4603      	mov	r3, r0
 8003032:	72fb      	strb	r3, [r7, #11]

  return status;
 8003034:	7afb      	ldrb	r3, [r7, #11]
}
 8003036:	4618      	mov	r0, r3
 8003038:	3710      	adds	r7, #16
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}
 800303e:	bf00      	nop
 8003040:	40022000 	.word	0x40022000
 8003044:	40021000 	.word	0x40021000
 8003048:	08009ec4 	.word	0x08009ec4
 800304c:	20000000 	.word	0x20000000
 8003050:	20000004 	.word	0x20000004

08003054 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003054:	b480      	push	{r7}
 8003056:	b089      	sub	sp, #36	; 0x24
 8003058:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800305a:	2300      	movs	r3, #0
 800305c:	61fb      	str	r3, [r7, #28]
 800305e:	2300      	movs	r3, #0
 8003060:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003062:	4b3e      	ldr	r3, [pc, #248]	; (800315c <HAL_RCC_GetSysClockFreq+0x108>)
 8003064:	689b      	ldr	r3, [r3, #8]
 8003066:	f003 030c 	and.w	r3, r3, #12
 800306a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800306c:	4b3b      	ldr	r3, [pc, #236]	; (800315c <HAL_RCC_GetSysClockFreq+0x108>)
 800306e:	68db      	ldr	r3, [r3, #12]
 8003070:	f003 0303 	and.w	r3, r3, #3
 8003074:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003076:	693b      	ldr	r3, [r7, #16]
 8003078:	2b00      	cmp	r3, #0
 800307a:	d005      	beq.n	8003088 <HAL_RCC_GetSysClockFreq+0x34>
 800307c:	693b      	ldr	r3, [r7, #16]
 800307e:	2b0c      	cmp	r3, #12
 8003080:	d121      	bne.n	80030c6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	2b01      	cmp	r3, #1
 8003086:	d11e      	bne.n	80030c6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003088:	4b34      	ldr	r3, [pc, #208]	; (800315c <HAL_RCC_GetSysClockFreq+0x108>)
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f003 0308 	and.w	r3, r3, #8
 8003090:	2b00      	cmp	r3, #0
 8003092:	d107      	bne.n	80030a4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003094:	4b31      	ldr	r3, [pc, #196]	; (800315c <HAL_RCC_GetSysClockFreq+0x108>)
 8003096:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800309a:	0a1b      	lsrs	r3, r3, #8
 800309c:	f003 030f 	and.w	r3, r3, #15
 80030a0:	61fb      	str	r3, [r7, #28]
 80030a2:	e005      	b.n	80030b0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80030a4:	4b2d      	ldr	r3, [pc, #180]	; (800315c <HAL_RCC_GetSysClockFreq+0x108>)
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	091b      	lsrs	r3, r3, #4
 80030aa:	f003 030f 	and.w	r3, r3, #15
 80030ae:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80030b0:	4a2b      	ldr	r2, [pc, #172]	; (8003160 <HAL_RCC_GetSysClockFreq+0x10c>)
 80030b2:	69fb      	ldr	r3, [r7, #28]
 80030b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030b8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80030ba:	693b      	ldr	r3, [r7, #16]
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d10d      	bne.n	80030dc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80030c0:	69fb      	ldr	r3, [r7, #28]
 80030c2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80030c4:	e00a      	b.n	80030dc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80030c6:	693b      	ldr	r3, [r7, #16]
 80030c8:	2b04      	cmp	r3, #4
 80030ca:	d102      	bne.n	80030d2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80030cc:	4b25      	ldr	r3, [pc, #148]	; (8003164 <HAL_RCC_GetSysClockFreq+0x110>)
 80030ce:	61bb      	str	r3, [r7, #24]
 80030d0:	e004      	b.n	80030dc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80030d2:	693b      	ldr	r3, [r7, #16]
 80030d4:	2b08      	cmp	r3, #8
 80030d6:	d101      	bne.n	80030dc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80030d8:	4b23      	ldr	r3, [pc, #140]	; (8003168 <HAL_RCC_GetSysClockFreq+0x114>)
 80030da:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80030dc:	693b      	ldr	r3, [r7, #16]
 80030de:	2b0c      	cmp	r3, #12
 80030e0:	d134      	bne.n	800314c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80030e2:	4b1e      	ldr	r3, [pc, #120]	; (800315c <HAL_RCC_GetSysClockFreq+0x108>)
 80030e4:	68db      	ldr	r3, [r3, #12]
 80030e6:	f003 0303 	and.w	r3, r3, #3
 80030ea:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80030ec:	68bb      	ldr	r3, [r7, #8]
 80030ee:	2b02      	cmp	r3, #2
 80030f0:	d003      	beq.n	80030fa <HAL_RCC_GetSysClockFreq+0xa6>
 80030f2:	68bb      	ldr	r3, [r7, #8]
 80030f4:	2b03      	cmp	r3, #3
 80030f6:	d003      	beq.n	8003100 <HAL_RCC_GetSysClockFreq+0xac>
 80030f8:	e005      	b.n	8003106 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80030fa:	4b1a      	ldr	r3, [pc, #104]	; (8003164 <HAL_RCC_GetSysClockFreq+0x110>)
 80030fc:	617b      	str	r3, [r7, #20]
      break;
 80030fe:	e005      	b.n	800310c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003100:	4b19      	ldr	r3, [pc, #100]	; (8003168 <HAL_RCC_GetSysClockFreq+0x114>)
 8003102:	617b      	str	r3, [r7, #20]
      break;
 8003104:	e002      	b.n	800310c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003106:	69fb      	ldr	r3, [r7, #28]
 8003108:	617b      	str	r3, [r7, #20]
      break;
 800310a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800310c:	4b13      	ldr	r3, [pc, #76]	; (800315c <HAL_RCC_GetSysClockFreq+0x108>)
 800310e:	68db      	ldr	r3, [r3, #12]
 8003110:	091b      	lsrs	r3, r3, #4
 8003112:	f003 0307 	and.w	r3, r3, #7
 8003116:	3301      	adds	r3, #1
 8003118:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800311a:	4b10      	ldr	r3, [pc, #64]	; (800315c <HAL_RCC_GetSysClockFreq+0x108>)
 800311c:	68db      	ldr	r3, [r3, #12]
 800311e:	0a1b      	lsrs	r3, r3, #8
 8003120:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003124:	697a      	ldr	r2, [r7, #20]
 8003126:	fb02 f203 	mul.w	r2, r2, r3
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003130:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003132:	4b0a      	ldr	r3, [pc, #40]	; (800315c <HAL_RCC_GetSysClockFreq+0x108>)
 8003134:	68db      	ldr	r3, [r3, #12]
 8003136:	0e5b      	lsrs	r3, r3, #25
 8003138:	f003 0303 	and.w	r3, r3, #3
 800313c:	3301      	adds	r3, #1
 800313e:	005b      	lsls	r3, r3, #1
 8003140:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003142:	697a      	ldr	r2, [r7, #20]
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	fbb2 f3f3 	udiv	r3, r2, r3
 800314a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800314c:	69bb      	ldr	r3, [r7, #24]
}
 800314e:	4618      	mov	r0, r3
 8003150:	3724      	adds	r7, #36	; 0x24
 8003152:	46bd      	mov	sp, r7
 8003154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003158:	4770      	bx	lr
 800315a:	bf00      	nop
 800315c:	40021000 	.word	0x40021000
 8003160:	08009edc 	.word	0x08009edc
 8003164:	00f42400 	.word	0x00f42400
 8003168:	007a1200 	.word	0x007a1200

0800316c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800316c:	b480      	push	{r7}
 800316e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003170:	4b03      	ldr	r3, [pc, #12]	; (8003180 <HAL_RCC_GetHCLKFreq+0x14>)
 8003172:	681b      	ldr	r3, [r3, #0]
}
 8003174:	4618      	mov	r0, r3
 8003176:	46bd      	mov	sp, r7
 8003178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317c:	4770      	bx	lr
 800317e:	bf00      	nop
 8003180:	20000000 	.word	0x20000000

08003184 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003188:	f7ff fff0 	bl	800316c <HAL_RCC_GetHCLKFreq>
 800318c:	4602      	mov	r2, r0
 800318e:	4b06      	ldr	r3, [pc, #24]	; (80031a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003190:	689b      	ldr	r3, [r3, #8]
 8003192:	0a1b      	lsrs	r3, r3, #8
 8003194:	f003 0307 	and.w	r3, r3, #7
 8003198:	4904      	ldr	r1, [pc, #16]	; (80031ac <HAL_RCC_GetPCLK1Freq+0x28>)
 800319a:	5ccb      	ldrb	r3, [r1, r3]
 800319c:	f003 031f 	and.w	r3, r3, #31
 80031a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80031a4:	4618      	mov	r0, r3
 80031a6:	bd80      	pop	{r7, pc}
 80031a8:	40021000 	.word	0x40021000
 80031ac:	08009ed4 	.word	0x08009ed4

080031b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80031b4:	f7ff ffda 	bl	800316c <HAL_RCC_GetHCLKFreq>
 80031b8:	4602      	mov	r2, r0
 80031ba:	4b06      	ldr	r3, [pc, #24]	; (80031d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80031bc:	689b      	ldr	r3, [r3, #8]
 80031be:	0adb      	lsrs	r3, r3, #11
 80031c0:	f003 0307 	and.w	r3, r3, #7
 80031c4:	4904      	ldr	r1, [pc, #16]	; (80031d8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80031c6:	5ccb      	ldrb	r3, [r1, r3]
 80031c8:	f003 031f 	and.w	r3, r3, #31
 80031cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80031d0:	4618      	mov	r0, r3
 80031d2:	bd80      	pop	{r7, pc}
 80031d4:	40021000 	.word	0x40021000
 80031d8:	08009ed4 	.word	0x08009ed4

080031dc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	b086      	sub	sp, #24
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80031e4:	2300      	movs	r3, #0
 80031e6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80031e8:	4b2a      	ldr	r3, [pc, #168]	; (8003294 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80031ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d003      	beq.n	80031fc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80031f4:	f7ff fa02 	bl	80025fc <HAL_PWREx_GetVoltageRange>
 80031f8:	6178      	str	r0, [r7, #20]
 80031fa:	e014      	b.n	8003226 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80031fc:	4b25      	ldr	r3, [pc, #148]	; (8003294 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80031fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003200:	4a24      	ldr	r2, [pc, #144]	; (8003294 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003202:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003206:	6593      	str	r3, [r2, #88]	; 0x58
 8003208:	4b22      	ldr	r3, [pc, #136]	; (8003294 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800320a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800320c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003210:	60fb      	str	r3, [r7, #12]
 8003212:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003214:	f7ff f9f2 	bl	80025fc <HAL_PWREx_GetVoltageRange>
 8003218:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800321a:	4b1e      	ldr	r3, [pc, #120]	; (8003294 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800321c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800321e:	4a1d      	ldr	r2, [pc, #116]	; (8003294 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003220:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003224:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003226:	697b      	ldr	r3, [r7, #20]
 8003228:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800322c:	d10b      	bne.n	8003246 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	2b80      	cmp	r3, #128	; 0x80
 8003232:	d919      	bls.n	8003268 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2ba0      	cmp	r3, #160	; 0xa0
 8003238:	d902      	bls.n	8003240 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800323a:	2302      	movs	r3, #2
 800323c:	613b      	str	r3, [r7, #16]
 800323e:	e013      	b.n	8003268 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003240:	2301      	movs	r3, #1
 8003242:	613b      	str	r3, [r7, #16]
 8003244:	e010      	b.n	8003268 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2b80      	cmp	r3, #128	; 0x80
 800324a:	d902      	bls.n	8003252 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800324c:	2303      	movs	r3, #3
 800324e:	613b      	str	r3, [r7, #16]
 8003250:	e00a      	b.n	8003268 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2b80      	cmp	r3, #128	; 0x80
 8003256:	d102      	bne.n	800325e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003258:	2302      	movs	r3, #2
 800325a:	613b      	str	r3, [r7, #16]
 800325c:	e004      	b.n	8003268 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2b70      	cmp	r3, #112	; 0x70
 8003262:	d101      	bne.n	8003268 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003264:	2301      	movs	r3, #1
 8003266:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003268:	4b0b      	ldr	r3, [pc, #44]	; (8003298 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f023 0207 	bic.w	r2, r3, #7
 8003270:	4909      	ldr	r1, [pc, #36]	; (8003298 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003272:	693b      	ldr	r3, [r7, #16]
 8003274:	4313      	orrs	r3, r2
 8003276:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003278:	4b07      	ldr	r3, [pc, #28]	; (8003298 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f003 0307 	and.w	r3, r3, #7
 8003280:	693a      	ldr	r2, [r7, #16]
 8003282:	429a      	cmp	r2, r3
 8003284:	d001      	beq.n	800328a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003286:	2301      	movs	r3, #1
 8003288:	e000      	b.n	800328c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800328a:	2300      	movs	r3, #0
}
 800328c:	4618      	mov	r0, r3
 800328e:	3718      	adds	r7, #24
 8003290:	46bd      	mov	sp, r7
 8003292:	bd80      	pop	{r7, pc}
 8003294:	40021000 	.word	0x40021000
 8003298:	40022000 	.word	0x40022000

0800329c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b086      	sub	sp, #24
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80032a4:	2300      	movs	r3, #0
 80032a6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80032a8:	2300      	movs	r3, #0
 80032aa:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d041      	beq.n	800333c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80032bc:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80032c0:	d02a      	beq.n	8003318 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80032c2:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80032c6:	d824      	bhi.n	8003312 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80032c8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80032cc:	d008      	beq.n	80032e0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80032ce:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80032d2:	d81e      	bhi.n	8003312 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d00a      	beq.n	80032ee <HAL_RCCEx_PeriphCLKConfig+0x52>
 80032d8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80032dc:	d010      	beq.n	8003300 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80032de:	e018      	b.n	8003312 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80032e0:	4b86      	ldr	r3, [pc, #536]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032e2:	68db      	ldr	r3, [r3, #12]
 80032e4:	4a85      	ldr	r2, [pc, #532]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032ea:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80032ec:	e015      	b.n	800331a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	3304      	adds	r3, #4
 80032f2:	2100      	movs	r1, #0
 80032f4:	4618      	mov	r0, r3
 80032f6:	f000 fabb 	bl	8003870 <RCCEx_PLLSAI1_Config>
 80032fa:	4603      	mov	r3, r0
 80032fc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80032fe:	e00c      	b.n	800331a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	3320      	adds	r3, #32
 8003304:	2100      	movs	r1, #0
 8003306:	4618      	mov	r0, r3
 8003308:	f000 fba6 	bl	8003a58 <RCCEx_PLLSAI2_Config>
 800330c:	4603      	mov	r3, r0
 800330e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003310:	e003      	b.n	800331a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003312:	2301      	movs	r3, #1
 8003314:	74fb      	strb	r3, [r7, #19]
      break;
 8003316:	e000      	b.n	800331a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003318:	bf00      	nop
    }

    if(ret == HAL_OK)
 800331a:	7cfb      	ldrb	r3, [r7, #19]
 800331c:	2b00      	cmp	r3, #0
 800331e:	d10b      	bne.n	8003338 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003320:	4b76      	ldr	r3, [pc, #472]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003322:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003326:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800332e:	4973      	ldr	r1, [pc, #460]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003330:	4313      	orrs	r3, r2
 8003332:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003336:	e001      	b.n	800333c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003338:	7cfb      	ldrb	r3, [r7, #19]
 800333a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003344:	2b00      	cmp	r3, #0
 8003346:	d041      	beq.n	80033cc <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800334c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003350:	d02a      	beq.n	80033a8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003352:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003356:	d824      	bhi.n	80033a2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003358:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800335c:	d008      	beq.n	8003370 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800335e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003362:	d81e      	bhi.n	80033a2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003364:	2b00      	cmp	r3, #0
 8003366:	d00a      	beq.n	800337e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003368:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800336c:	d010      	beq.n	8003390 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800336e:	e018      	b.n	80033a2 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003370:	4b62      	ldr	r3, [pc, #392]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003372:	68db      	ldr	r3, [r3, #12]
 8003374:	4a61      	ldr	r2, [pc, #388]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003376:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800337a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800337c:	e015      	b.n	80033aa <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	3304      	adds	r3, #4
 8003382:	2100      	movs	r1, #0
 8003384:	4618      	mov	r0, r3
 8003386:	f000 fa73 	bl	8003870 <RCCEx_PLLSAI1_Config>
 800338a:	4603      	mov	r3, r0
 800338c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800338e:	e00c      	b.n	80033aa <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	3320      	adds	r3, #32
 8003394:	2100      	movs	r1, #0
 8003396:	4618      	mov	r0, r3
 8003398:	f000 fb5e 	bl	8003a58 <RCCEx_PLLSAI2_Config>
 800339c:	4603      	mov	r3, r0
 800339e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80033a0:	e003      	b.n	80033aa <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80033a2:	2301      	movs	r3, #1
 80033a4:	74fb      	strb	r3, [r7, #19]
      break;
 80033a6:	e000      	b.n	80033aa <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80033a8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80033aa:	7cfb      	ldrb	r3, [r7, #19]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d10b      	bne.n	80033c8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80033b0:	4b52      	ldr	r3, [pc, #328]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033b6:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80033be:	494f      	ldr	r1, [pc, #316]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033c0:	4313      	orrs	r3, r2
 80033c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80033c6:	e001      	b.n	80033cc <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033c8:	7cfb      	ldrb	r3, [r7, #19]
 80033ca:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	f000 80a0 	beq.w	800351a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80033da:	2300      	movs	r3, #0
 80033dc:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80033de:	4b47      	ldr	r3, [pc, #284]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d101      	bne.n	80033ee <HAL_RCCEx_PeriphCLKConfig+0x152>
 80033ea:	2301      	movs	r3, #1
 80033ec:	e000      	b.n	80033f0 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80033ee:	2300      	movs	r3, #0
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d00d      	beq.n	8003410 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033f4:	4b41      	ldr	r3, [pc, #260]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033f8:	4a40      	ldr	r2, [pc, #256]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033fe:	6593      	str	r3, [r2, #88]	; 0x58
 8003400:	4b3e      	ldr	r3, [pc, #248]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003402:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003404:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003408:	60bb      	str	r3, [r7, #8]
 800340a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800340c:	2301      	movs	r3, #1
 800340e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003410:	4b3b      	ldr	r3, [pc, #236]	; (8003500 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	4a3a      	ldr	r2, [pc, #232]	; (8003500 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003416:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800341a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800341c:	f7fe faf0 	bl	8001a00 <HAL_GetTick>
 8003420:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003422:	e009      	b.n	8003438 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003424:	f7fe faec 	bl	8001a00 <HAL_GetTick>
 8003428:	4602      	mov	r2, r0
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	1ad3      	subs	r3, r2, r3
 800342e:	2b02      	cmp	r3, #2
 8003430:	d902      	bls.n	8003438 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003432:	2303      	movs	r3, #3
 8003434:	74fb      	strb	r3, [r7, #19]
        break;
 8003436:	e005      	b.n	8003444 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003438:	4b31      	ldr	r3, [pc, #196]	; (8003500 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003440:	2b00      	cmp	r3, #0
 8003442:	d0ef      	beq.n	8003424 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003444:	7cfb      	ldrb	r3, [r7, #19]
 8003446:	2b00      	cmp	r3, #0
 8003448:	d15c      	bne.n	8003504 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800344a:	4b2c      	ldr	r3, [pc, #176]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800344c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003450:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003454:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003456:	697b      	ldr	r3, [r7, #20]
 8003458:	2b00      	cmp	r3, #0
 800345a:	d01f      	beq.n	800349c <HAL_RCCEx_PeriphCLKConfig+0x200>
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003462:	697a      	ldr	r2, [r7, #20]
 8003464:	429a      	cmp	r2, r3
 8003466:	d019      	beq.n	800349c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003468:	4b24      	ldr	r3, [pc, #144]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800346a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800346e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003472:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003474:	4b21      	ldr	r3, [pc, #132]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003476:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800347a:	4a20      	ldr	r2, [pc, #128]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800347c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003480:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003484:	4b1d      	ldr	r3, [pc, #116]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003486:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800348a:	4a1c      	ldr	r2, [pc, #112]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800348c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003490:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003494:	4a19      	ldr	r2, [pc, #100]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003496:	697b      	ldr	r3, [r7, #20]
 8003498:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800349c:	697b      	ldr	r3, [r7, #20]
 800349e:	f003 0301 	and.w	r3, r3, #1
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d016      	beq.n	80034d4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034a6:	f7fe faab 	bl	8001a00 <HAL_GetTick>
 80034aa:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80034ac:	e00b      	b.n	80034c6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034ae:	f7fe faa7 	bl	8001a00 <HAL_GetTick>
 80034b2:	4602      	mov	r2, r0
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	1ad3      	subs	r3, r2, r3
 80034b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80034bc:	4293      	cmp	r3, r2
 80034be:	d902      	bls.n	80034c6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80034c0:	2303      	movs	r3, #3
 80034c2:	74fb      	strb	r3, [r7, #19]
            break;
 80034c4:	e006      	b.n	80034d4 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80034c6:	4b0d      	ldr	r3, [pc, #52]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034cc:	f003 0302 	and.w	r3, r3, #2
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d0ec      	beq.n	80034ae <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80034d4:	7cfb      	ldrb	r3, [r7, #19]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d10c      	bne.n	80034f4 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80034da:	4b08      	ldr	r3, [pc, #32]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034e0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80034ea:	4904      	ldr	r1, [pc, #16]	; (80034fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034ec:	4313      	orrs	r3, r2
 80034ee:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80034f2:	e009      	b.n	8003508 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80034f4:	7cfb      	ldrb	r3, [r7, #19]
 80034f6:	74bb      	strb	r3, [r7, #18]
 80034f8:	e006      	b.n	8003508 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80034fa:	bf00      	nop
 80034fc:	40021000 	.word	0x40021000
 8003500:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003504:	7cfb      	ldrb	r3, [r7, #19]
 8003506:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003508:	7c7b      	ldrb	r3, [r7, #17]
 800350a:	2b01      	cmp	r3, #1
 800350c:	d105      	bne.n	800351a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800350e:	4b9e      	ldr	r3, [pc, #632]	; (8003788 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003510:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003512:	4a9d      	ldr	r2, [pc, #628]	; (8003788 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003514:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003518:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f003 0301 	and.w	r3, r3, #1
 8003522:	2b00      	cmp	r3, #0
 8003524:	d00a      	beq.n	800353c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003526:	4b98      	ldr	r3, [pc, #608]	; (8003788 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003528:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800352c:	f023 0203 	bic.w	r2, r3, #3
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003534:	4994      	ldr	r1, [pc, #592]	; (8003788 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003536:	4313      	orrs	r3, r2
 8003538:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f003 0302 	and.w	r3, r3, #2
 8003544:	2b00      	cmp	r3, #0
 8003546:	d00a      	beq.n	800355e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003548:	4b8f      	ldr	r3, [pc, #572]	; (8003788 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800354a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800354e:	f023 020c 	bic.w	r2, r3, #12
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003556:	498c      	ldr	r1, [pc, #560]	; (8003788 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003558:	4313      	orrs	r3, r2
 800355a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f003 0304 	and.w	r3, r3, #4
 8003566:	2b00      	cmp	r3, #0
 8003568:	d00a      	beq.n	8003580 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800356a:	4b87      	ldr	r3, [pc, #540]	; (8003788 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800356c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003570:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003578:	4983      	ldr	r1, [pc, #524]	; (8003788 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800357a:	4313      	orrs	r3, r2
 800357c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f003 0308 	and.w	r3, r3, #8
 8003588:	2b00      	cmp	r3, #0
 800358a:	d00a      	beq.n	80035a2 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800358c:	4b7e      	ldr	r3, [pc, #504]	; (8003788 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800358e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003592:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800359a:	497b      	ldr	r1, [pc, #492]	; (8003788 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800359c:	4313      	orrs	r3, r2
 800359e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f003 0310 	and.w	r3, r3, #16
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d00a      	beq.n	80035c4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80035ae:	4b76      	ldr	r3, [pc, #472]	; (8003788 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035b4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80035bc:	4972      	ldr	r1, [pc, #456]	; (8003788 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035be:	4313      	orrs	r3, r2
 80035c0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f003 0320 	and.w	r3, r3, #32
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d00a      	beq.n	80035e6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80035d0:	4b6d      	ldr	r3, [pc, #436]	; (8003788 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035d6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035de:	496a      	ldr	r1, [pc, #424]	; (8003788 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035e0:	4313      	orrs	r3, r2
 80035e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d00a      	beq.n	8003608 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80035f2:	4b65      	ldr	r3, [pc, #404]	; (8003788 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035f8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003600:	4961      	ldr	r1, [pc, #388]	; (8003788 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003602:	4313      	orrs	r3, r2
 8003604:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003610:	2b00      	cmp	r3, #0
 8003612:	d00a      	beq.n	800362a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003614:	4b5c      	ldr	r3, [pc, #368]	; (8003788 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003616:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800361a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003622:	4959      	ldr	r1, [pc, #356]	; (8003788 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003624:	4313      	orrs	r3, r2
 8003626:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003632:	2b00      	cmp	r3, #0
 8003634:	d00a      	beq.n	800364c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003636:	4b54      	ldr	r3, [pc, #336]	; (8003788 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003638:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800363c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003644:	4950      	ldr	r1, [pc, #320]	; (8003788 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003646:	4313      	orrs	r3, r2
 8003648:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003654:	2b00      	cmp	r3, #0
 8003656:	d00a      	beq.n	800366e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003658:	4b4b      	ldr	r3, [pc, #300]	; (8003788 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800365a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800365e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003666:	4948      	ldr	r1, [pc, #288]	; (8003788 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003668:	4313      	orrs	r3, r2
 800366a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003676:	2b00      	cmp	r3, #0
 8003678:	d00a      	beq.n	8003690 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800367a:	4b43      	ldr	r3, [pc, #268]	; (8003788 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800367c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003680:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003688:	493f      	ldr	r1, [pc, #252]	; (8003788 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800368a:	4313      	orrs	r3, r2
 800368c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003698:	2b00      	cmp	r3, #0
 800369a:	d028      	beq.n	80036ee <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800369c:	4b3a      	ldr	r3, [pc, #232]	; (8003788 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800369e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036a2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80036aa:	4937      	ldr	r1, [pc, #220]	; (8003788 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036ac:	4313      	orrs	r3, r2
 80036ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80036b6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80036ba:	d106      	bne.n	80036ca <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80036bc:	4b32      	ldr	r3, [pc, #200]	; (8003788 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036be:	68db      	ldr	r3, [r3, #12]
 80036c0:	4a31      	ldr	r2, [pc, #196]	; (8003788 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036c2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80036c6:	60d3      	str	r3, [r2, #12]
 80036c8:	e011      	b.n	80036ee <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80036ce:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80036d2:	d10c      	bne.n	80036ee <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	3304      	adds	r3, #4
 80036d8:	2101      	movs	r1, #1
 80036da:	4618      	mov	r0, r3
 80036dc:	f000 f8c8 	bl	8003870 <RCCEx_PLLSAI1_Config>
 80036e0:	4603      	mov	r3, r0
 80036e2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80036e4:	7cfb      	ldrb	r3, [r7, #19]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d001      	beq.n	80036ee <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80036ea:	7cfb      	ldrb	r3, [r7, #19]
 80036ec:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d028      	beq.n	800374c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80036fa:	4b23      	ldr	r3, [pc, #140]	; (8003788 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003700:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003708:	491f      	ldr	r1, [pc, #124]	; (8003788 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800370a:	4313      	orrs	r3, r2
 800370c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003714:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003718:	d106      	bne.n	8003728 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800371a:	4b1b      	ldr	r3, [pc, #108]	; (8003788 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800371c:	68db      	ldr	r3, [r3, #12]
 800371e:	4a1a      	ldr	r2, [pc, #104]	; (8003788 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003720:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003724:	60d3      	str	r3, [r2, #12]
 8003726:	e011      	b.n	800374c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800372c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003730:	d10c      	bne.n	800374c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	3304      	adds	r3, #4
 8003736:	2101      	movs	r1, #1
 8003738:	4618      	mov	r0, r3
 800373a:	f000 f899 	bl	8003870 <RCCEx_PLLSAI1_Config>
 800373e:	4603      	mov	r3, r0
 8003740:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003742:	7cfb      	ldrb	r3, [r7, #19]
 8003744:	2b00      	cmp	r3, #0
 8003746:	d001      	beq.n	800374c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003748:	7cfb      	ldrb	r3, [r7, #19]
 800374a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003754:	2b00      	cmp	r3, #0
 8003756:	d02b      	beq.n	80037b0 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003758:	4b0b      	ldr	r3, [pc, #44]	; (8003788 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800375a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800375e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003766:	4908      	ldr	r1, [pc, #32]	; (8003788 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003768:	4313      	orrs	r3, r2
 800376a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003772:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003776:	d109      	bne.n	800378c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003778:	4b03      	ldr	r3, [pc, #12]	; (8003788 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800377a:	68db      	ldr	r3, [r3, #12]
 800377c:	4a02      	ldr	r2, [pc, #8]	; (8003788 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800377e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003782:	60d3      	str	r3, [r2, #12]
 8003784:	e014      	b.n	80037b0 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003786:	bf00      	nop
 8003788:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003790:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003794:	d10c      	bne.n	80037b0 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	3304      	adds	r3, #4
 800379a:	2101      	movs	r1, #1
 800379c:	4618      	mov	r0, r3
 800379e:	f000 f867 	bl	8003870 <RCCEx_PLLSAI1_Config>
 80037a2:	4603      	mov	r3, r0
 80037a4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80037a6:	7cfb      	ldrb	r3, [r7, #19]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d001      	beq.n	80037b0 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80037ac:	7cfb      	ldrb	r3, [r7, #19]
 80037ae:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d02f      	beq.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80037bc:	4b2b      	ldr	r3, [pc, #172]	; (800386c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80037be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037c2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80037ca:	4928      	ldr	r1, [pc, #160]	; (800386c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80037cc:	4313      	orrs	r3, r2
 80037ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80037d6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80037da:	d10d      	bne.n	80037f8 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	3304      	adds	r3, #4
 80037e0:	2102      	movs	r1, #2
 80037e2:	4618      	mov	r0, r3
 80037e4:	f000 f844 	bl	8003870 <RCCEx_PLLSAI1_Config>
 80037e8:	4603      	mov	r3, r0
 80037ea:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80037ec:	7cfb      	ldrb	r3, [r7, #19]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d014      	beq.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80037f2:	7cfb      	ldrb	r3, [r7, #19]
 80037f4:	74bb      	strb	r3, [r7, #18]
 80037f6:	e011      	b.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80037fc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003800:	d10c      	bne.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	3320      	adds	r3, #32
 8003806:	2102      	movs	r1, #2
 8003808:	4618      	mov	r0, r3
 800380a:	f000 f925 	bl	8003a58 <RCCEx_PLLSAI2_Config>
 800380e:	4603      	mov	r3, r0
 8003810:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003812:	7cfb      	ldrb	r3, [r7, #19]
 8003814:	2b00      	cmp	r3, #0
 8003816:	d001      	beq.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003818:	7cfb      	ldrb	r3, [r7, #19]
 800381a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003824:	2b00      	cmp	r3, #0
 8003826:	d00a      	beq.n	800383e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003828:	4b10      	ldr	r3, [pc, #64]	; (800386c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800382a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800382e:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003836:	490d      	ldr	r1, [pc, #52]	; (800386c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003838:	4313      	orrs	r3, r2
 800383a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003846:	2b00      	cmp	r3, #0
 8003848:	d00b      	beq.n	8003862 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800384a:	4b08      	ldr	r3, [pc, #32]	; (800386c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800384c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003850:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800385a:	4904      	ldr	r1, [pc, #16]	; (800386c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800385c:	4313      	orrs	r3, r2
 800385e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003862:	7cbb      	ldrb	r3, [r7, #18]
}
 8003864:	4618      	mov	r0, r3
 8003866:	3718      	adds	r7, #24
 8003868:	46bd      	mov	sp, r7
 800386a:	bd80      	pop	{r7, pc}
 800386c:	40021000 	.word	0x40021000

08003870 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	b084      	sub	sp, #16
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
 8003878:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800387a:	2300      	movs	r3, #0
 800387c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800387e:	4b75      	ldr	r3, [pc, #468]	; (8003a54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003880:	68db      	ldr	r3, [r3, #12]
 8003882:	f003 0303 	and.w	r3, r3, #3
 8003886:	2b00      	cmp	r3, #0
 8003888:	d018      	beq.n	80038bc <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800388a:	4b72      	ldr	r3, [pc, #456]	; (8003a54 <RCCEx_PLLSAI1_Config+0x1e4>)
 800388c:	68db      	ldr	r3, [r3, #12]
 800388e:	f003 0203 	and.w	r2, r3, #3
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	429a      	cmp	r2, r3
 8003898:	d10d      	bne.n	80038b6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
       ||
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d009      	beq.n	80038b6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80038a2:	4b6c      	ldr	r3, [pc, #432]	; (8003a54 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038a4:	68db      	ldr	r3, [r3, #12]
 80038a6:	091b      	lsrs	r3, r3, #4
 80038a8:	f003 0307 	and.w	r3, r3, #7
 80038ac:	1c5a      	adds	r2, r3, #1
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	685b      	ldr	r3, [r3, #4]
       ||
 80038b2:	429a      	cmp	r2, r3
 80038b4:	d047      	beq.n	8003946 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80038b6:	2301      	movs	r3, #1
 80038b8:	73fb      	strb	r3, [r7, #15]
 80038ba:	e044      	b.n	8003946 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	2b03      	cmp	r3, #3
 80038c2:	d018      	beq.n	80038f6 <RCCEx_PLLSAI1_Config+0x86>
 80038c4:	2b03      	cmp	r3, #3
 80038c6:	d825      	bhi.n	8003914 <RCCEx_PLLSAI1_Config+0xa4>
 80038c8:	2b01      	cmp	r3, #1
 80038ca:	d002      	beq.n	80038d2 <RCCEx_PLLSAI1_Config+0x62>
 80038cc:	2b02      	cmp	r3, #2
 80038ce:	d009      	beq.n	80038e4 <RCCEx_PLLSAI1_Config+0x74>
 80038d0:	e020      	b.n	8003914 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80038d2:	4b60      	ldr	r3, [pc, #384]	; (8003a54 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f003 0302 	and.w	r3, r3, #2
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d11d      	bne.n	800391a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80038de:	2301      	movs	r3, #1
 80038e0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80038e2:	e01a      	b.n	800391a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80038e4:	4b5b      	ldr	r3, [pc, #364]	; (8003a54 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d116      	bne.n	800391e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80038f0:	2301      	movs	r3, #1
 80038f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80038f4:	e013      	b.n	800391e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80038f6:	4b57      	ldr	r3, [pc, #348]	; (8003a54 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d10f      	bne.n	8003922 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003902:	4b54      	ldr	r3, [pc, #336]	; (8003a54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800390a:	2b00      	cmp	r3, #0
 800390c:	d109      	bne.n	8003922 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800390e:	2301      	movs	r3, #1
 8003910:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003912:	e006      	b.n	8003922 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003914:	2301      	movs	r3, #1
 8003916:	73fb      	strb	r3, [r7, #15]
      break;
 8003918:	e004      	b.n	8003924 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800391a:	bf00      	nop
 800391c:	e002      	b.n	8003924 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800391e:	bf00      	nop
 8003920:	e000      	b.n	8003924 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003922:	bf00      	nop
    }

    if(status == HAL_OK)
 8003924:	7bfb      	ldrb	r3, [r7, #15]
 8003926:	2b00      	cmp	r3, #0
 8003928:	d10d      	bne.n	8003946 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800392a:	4b4a      	ldr	r3, [pc, #296]	; (8003a54 <RCCEx_PLLSAI1_Config+0x1e4>)
 800392c:	68db      	ldr	r3, [r3, #12]
 800392e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6819      	ldr	r1, [r3, #0]
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	685b      	ldr	r3, [r3, #4]
 800393a:	3b01      	subs	r3, #1
 800393c:	011b      	lsls	r3, r3, #4
 800393e:	430b      	orrs	r3, r1
 8003940:	4944      	ldr	r1, [pc, #272]	; (8003a54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003942:	4313      	orrs	r3, r2
 8003944:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003946:	7bfb      	ldrb	r3, [r7, #15]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d17d      	bne.n	8003a48 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800394c:	4b41      	ldr	r3, [pc, #260]	; (8003a54 <RCCEx_PLLSAI1_Config+0x1e4>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4a40      	ldr	r2, [pc, #256]	; (8003a54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003952:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003956:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003958:	f7fe f852 	bl	8001a00 <HAL_GetTick>
 800395c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800395e:	e009      	b.n	8003974 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003960:	f7fe f84e 	bl	8001a00 <HAL_GetTick>
 8003964:	4602      	mov	r2, r0
 8003966:	68bb      	ldr	r3, [r7, #8]
 8003968:	1ad3      	subs	r3, r2, r3
 800396a:	2b02      	cmp	r3, #2
 800396c:	d902      	bls.n	8003974 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800396e:	2303      	movs	r3, #3
 8003970:	73fb      	strb	r3, [r7, #15]
        break;
 8003972:	e005      	b.n	8003980 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003974:	4b37      	ldr	r3, [pc, #220]	; (8003a54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800397c:	2b00      	cmp	r3, #0
 800397e:	d1ef      	bne.n	8003960 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003980:	7bfb      	ldrb	r3, [r7, #15]
 8003982:	2b00      	cmp	r3, #0
 8003984:	d160      	bne.n	8003a48 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	2b00      	cmp	r3, #0
 800398a:	d111      	bne.n	80039b0 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800398c:	4b31      	ldr	r3, [pc, #196]	; (8003a54 <RCCEx_PLLSAI1_Config+0x1e4>)
 800398e:	691b      	ldr	r3, [r3, #16]
 8003990:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003994:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003998:	687a      	ldr	r2, [r7, #4]
 800399a:	6892      	ldr	r2, [r2, #8]
 800399c:	0211      	lsls	r1, r2, #8
 800399e:	687a      	ldr	r2, [r7, #4]
 80039a0:	68d2      	ldr	r2, [r2, #12]
 80039a2:	0912      	lsrs	r2, r2, #4
 80039a4:	0452      	lsls	r2, r2, #17
 80039a6:	430a      	orrs	r2, r1
 80039a8:	492a      	ldr	r1, [pc, #168]	; (8003a54 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039aa:	4313      	orrs	r3, r2
 80039ac:	610b      	str	r3, [r1, #16]
 80039ae:	e027      	b.n	8003a00 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	2b01      	cmp	r3, #1
 80039b4:	d112      	bne.n	80039dc <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80039b6:	4b27      	ldr	r3, [pc, #156]	; (8003a54 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039b8:	691b      	ldr	r3, [r3, #16]
 80039ba:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80039be:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80039c2:	687a      	ldr	r2, [r7, #4]
 80039c4:	6892      	ldr	r2, [r2, #8]
 80039c6:	0211      	lsls	r1, r2, #8
 80039c8:	687a      	ldr	r2, [r7, #4]
 80039ca:	6912      	ldr	r2, [r2, #16]
 80039cc:	0852      	lsrs	r2, r2, #1
 80039ce:	3a01      	subs	r2, #1
 80039d0:	0552      	lsls	r2, r2, #21
 80039d2:	430a      	orrs	r2, r1
 80039d4:	491f      	ldr	r1, [pc, #124]	; (8003a54 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039d6:	4313      	orrs	r3, r2
 80039d8:	610b      	str	r3, [r1, #16]
 80039da:	e011      	b.n	8003a00 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80039dc:	4b1d      	ldr	r3, [pc, #116]	; (8003a54 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039de:	691b      	ldr	r3, [r3, #16]
 80039e0:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80039e4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80039e8:	687a      	ldr	r2, [r7, #4]
 80039ea:	6892      	ldr	r2, [r2, #8]
 80039ec:	0211      	lsls	r1, r2, #8
 80039ee:	687a      	ldr	r2, [r7, #4]
 80039f0:	6952      	ldr	r2, [r2, #20]
 80039f2:	0852      	lsrs	r2, r2, #1
 80039f4:	3a01      	subs	r2, #1
 80039f6:	0652      	lsls	r2, r2, #25
 80039f8:	430a      	orrs	r2, r1
 80039fa:	4916      	ldr	r1, [pc, #88]	; (8003a54 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039fc:	4313      	orrs	r3, r2
 80039fe:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003a00:	4b14      	ldr	r3, [pc, #80]	; (8003a54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4a13      	ldr	r2, [pc, #76]	; (8003a54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a06:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003a0a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a0c:	f7fd fff8 	bl	8001a00 <HAL_GetTick>
 8003a10:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003a12:	e009      	b.n	8003a28 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003a14:	f7fd fff4 	bl	8001a00 <HAL_GetTick>
 8003a18:	4602      	mov	r2, r0
 8003a1a:	68bb      	ldr	r3, [r7, #8]
 8003a1c:	1ad3      	subs	r3, r2, r3
 8003a1e:	2b02      	cmp	r3, #2
 8003a20:	d902      	bls.n	8003a28 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003a22:	2303      	movs	r3, #3
 8003a24:	73fb      	strb	r3, [r7, #15]
          break;
 8003a26:	e005      	b.n	8003a34 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003a28:	4b0a      	ldr	r3, [pc, #40]	; (8003a54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d0ef      	beq.n	8003a14 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003a34:	7bfb      	ldrb	r3, [r7, #15]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d106      	bne.n	8003a48 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003a3a:	4b06      	ldr	r3, [pc, #24]	; (8003a54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a3c:	691a      	ldr	r2, [r3, #16]
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	699b      	ldr	r3, [r3, #24]
 8003a42:	4904      	ldr	r1, [pc, #16]	; (8003a54 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a44:	4313      	orrs	r3, r2
 8003a46:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003a48:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	3710      	adds	r7, #16
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	bd80      	pop	{r7, pc}
 8003a52:	bf00      	nop
 8003a54:	40021000 	.word	0x40021000

08003a58 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b084      	sub	sp, #16
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
 8003a60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003a62:	2300      	movs	r3, #0
 8003a64:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003a66:	4b6a      	ldr	r3, [pc, #424]	; (8003c10 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a68:	68db      	ldr	r3, [r3, #12]
 8003a6a:	f003 0303 	and.w	r3, r3, #3
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d018      	beq.n	8003aa4 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003a72:	4b67      	ldr	r3, [pc, #412]	; (8003c10 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a74:	68db      	ldr	r3, [r3, #12]
 8003a76:	f003 0203 	and.w	r2, r3, #3
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	429a      	cmp	r2, r3
 8003a80:	d10d      	bne.n	8003a9e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
       ||
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d009      	beq.n	8003a9e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003a8a:	4b61      	ldr	r3, [pc, #388]	; (8003c10 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a8c:	68db      	ldr	r3, [r3, #12]
 8003a8e:	091b      	lsrs	r3, r3, #4
 8003a90:	f003 0307 	and.w	r3, r3, #7
 8003a94:	1c5a      	adds	r2, r3, #1
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	685b      	ldr	r3, [r3, #4]
       ||
 8003a9a:	429a      	cmp	r2, r3
 8003a9c:	d047      	beq.n	8003b2e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	73fb      	strb	r3, [r7, #15]
 8003aa2:	e044      	b.n	8003b2e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	2b03      	cmp	r3, #3
 8003aaa:	d018      	beq.n	8003ade <RCCEx_PLLSAI2_Config+0x86>
 8003aac:	2b03      	cmp	r3, #3
 8003aae:	d825      	bhi.n	8003afc <RCCEx_PLLSAI2_Config+0xa4>
 8003ab0:	2b01      	cmp	r3, #1
 8003ab2:	d002      	beq.n	8003aba <RCCEx_PLLSAI2_Config+0x62>
 8003ab4:	2b02      	cmp	r3, #2
 8003ab6:	d009      	beq.n	8003acc <RCCEx_PLLSAI2_Config+0x74>
 8003ab8:	e020      	b.n	8003afc <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003aba:	4b55      	ldr	r3, [pc, #340]	; (8003c10 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f003 0302 	and.w	r3, r3, #2
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d11d      	bne.n	8003b02 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003ac6:	2301      	movs	r3, #1
 8003ac8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003aca:	e01a      	b.n	8003b02 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003acc:	4b50      	ldr	r3, [pc, #320]	; (8003c10 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d116      	bne.n	8003b06 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003ad8:	2301      	movs	r3, #1
 8003ada:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003adc:	e013      	b.n	8003b06 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003ade:	4b4c      	ldr	r3, [pc, #304]	; (8003c10 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d10f      	bne.n	8003b0a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003aea:	4b49      	ldr	r3, [pc, #292]	; (8003c10 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d109      	bne.n	8003b0a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003af6:	2301      	movs	r3, #1
 8003af8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003afa:	e006      	b.n	8003b0a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003afc:	2301      	movs	r3, #1
 8003afe:	73fb      	strb	r3, [r7, #15]
      break;
 8003b00:	e004      	b.n	8003b0c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003b02:	bf00      	nop
 8003b04:	e002      	b.n	8003b0c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003b06:	bf00      	nop
 8003b08:	e000      	b.n	8003b0c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003b0a:	bf00      	nop
    }

    if(status == HAL_OK)
 8003b0c:	7bfb      	ldrb	r3, [r7, #15]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d10d      	bne.n	8003b2e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003b12:	4b3f      	ldr	r3, [pc, #252]	; (8003c10 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b14:	68db      	ldr	r3, [r3, #12]
 8003b16:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6819      	ldr	r1, [r3, #0]
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	685b      	ldr	r3, [r3, #4]
 8003b22:	3b01      	subs	r3, #1
 8003b24:	011b      	lsls	r3, r3, #4
 8003b26:	430b      	orrs	r3, r1
 8003b28:	4939      	ldr	r1, [pc, #228]	; (8003c10 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003b2e:	7bfb      	ldrb	r3, [r7, #15]
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d167      	bne.n	8003c04 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003b34:	4b36      	ldr	r3, [pc, #216]	; (8003c10 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	4a35      	ldr	r2, [pc, #212]	; (8003c10 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b3a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b3e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b40:	f7fd ff5e 	bl	8001a00 <HAL_GetTick>
 8003b44:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003b46:	e009      	b.n	8003b5c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003b48:	f7fd ff5a 	bl	8001a00 <HAL_GetTick>
 8003b4c:	4602      	mov	r2, r0
 8003b4e:	68bb      	ldr	r3, [r7, #8]
 8003b50:	1ad3      	subs	r3, r2, r3
 8003b52:	2b02      	cmp	r3, #2
 8003b54:	d902      	bls.n	8003b5c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003b56:	2303      	movs	r3, #3
 8003b58:	73fb      	strb	r3, [r7, #15]
        break;
 8003b5a:	e005      	b.n	8003b68 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003b5c:	4b2c      	ldr	r3, [pc, #176]	; (8003c10 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d1ef      	bne.n	8003b48 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003b68:	7bfb      	ldrb	r3, [r7, #15]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d14a      	bne.n	8003c04 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d111      	bne.n	8003b98 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003b74:	4b26      	ldr	r3, [pc, #152]	; (8003c10 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b76:	695b      	ldr	r3, [r3, #20]
 8003b78:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003b7c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b80:	687a      	ldr	r2, [r7, #4]
 8003b82:	6892      	ldr	r2, [r2, #8]
 8003b84:	0211      	lsls	r1, r2, #8
 8003b86:	687a      	ldr	r2, [r7, #4]
 8003b88:	68d2      	ldr	r2, [r2, #12]
 8003b8a:	0912      	lsrs	r2, r2, #4
 8003b8c:	0452      	lsls	r2, r2, #17
 8003b8e:	430a      	orrs	r2, r1
 8003b90:	491f      	ldr	r1, [pc, #124]	; (8003c10 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b92:	4313      	orrs	r3, r2
 8003b94:	614b      	str	r3, [r1, #20]
 8003b96:	e011      	b.n	8003bbc <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003b98:	4b1d      	ldr	r3, [pc, #116]	; (8003c10 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b9a:	695b      	ldr	r3, [r3, #20]
 8003b9c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003ba0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003ba4:	687a      	ldr	r2, [r7, #4]
 8003ba6:	6892      	ldr	r2, [r2, #8]
 8003ba8:	0211      	lsls	r1, r2, #8
 8003baa:	687a      	ldr	r2, [r7, #4]
 8003bac:	6912      	ldr	r2, [r2, #16]
 8003bae:	0852      	lsrs	r2, r2, #1
 8003bb0:	3a01      	subs	r2, #1
 8003bb2:	0652      	lsls	r2, r2, #25
 8003bb4:	430a      	orrs	r2, r1
 8003bb6:	4916      	ldr	r1, [pc, #88]	; (8003c10 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bb8:	4313      	orrs	r3, r2
 8003bba:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003bbc:	4b14      	ldr	r3, [pc, #80]	; (8003c10 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	4a13      	ldr	r2, [pc, #76]	; (8003c10 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bc2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003bc6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bc8:	f7fd ff1a 	bl	8001a00 <HAL_GetTick>
 8003bcc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003bce:	e009      	b.n	8003be4 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003bd0:	f7fd ff16 	bl	8001a00 <HAL_GetTick>
 8003bd4:	4602      	mov	r2, r0
 8003bd6:	68bb      	ldr	r3, [r7, #8]
 8003bd8:	1ad3      	subs	r3, r2, r3
 8003bda:	2b02      	cmp	r3, #2
 8003bdc:	d902      	bls.n	8003be4 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003bde:	2303      	movs	r3, #3
 8003be0:	73fb      	strb	r3, [r7, #15]
          break;
 8003be2:	e005      	b.n	8003bf0 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003be4:	4b0a      	ldr	r3, [pc, #40]	; (8003c10 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d0ef      	beq.n	8003bd0 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003bf0:	7bfb      	ldrb	r3, [r7, #15]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d106      	bne.n	8003c04 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003bf6:	4b06      	ldr	r3, [pc, #24]	; (8003c10 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bf8:	695a      	ldr	r2, [r3, #20]
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	695b      	ldr	r3, [r3, #20]
 8003bfe:	4904      	ldr	r1, [pc, #16]	; (8003c10 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c00:	4313      	orrs	r3, r2
 8003c02:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003c04:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c06:	4618      	mov	r0, r3
 8003c08:	3710      	adds	r7, #16
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	bd80      	pop	{r7, pc}
 8003c0e:	bf00      	nop
 8003c10:	40021000 	.word	0x40021000

08003c14 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b082      	sub	sp, #8
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d101      	bne.n	8003c26 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003c22:	2301      	movs	r3, #1
 8003c24:	e040      	b.n	8003ca8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d106      	bne.n	8003c3c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	2200      	movs	r2, #0
 8003c32:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003c36:	6878      	ldr	r0, [r7, #4]
 8003c38:	f7fd fdc4 	bl	80017c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2224      	movs	r2, #36	; 0x24
 8003c40:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	681a      	ldr	r2, [r3, #0]
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f022 0201 	bic.w	r2, r2, #1
 8003c50:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003c52:	6878      	ldr	r0, [r7, #4]
 8003c54:	f000 fb26 	bl	80042a4 <UART_SetConfig>
 8003c58:	4603      	mov	r3, r0
 8003c5a:	2b01      	cmp	r3, #1
 8003c5c:	d101      	bne.n	8003c62 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003c5e:	2301      	movs	r3, #1
 8003c60:	e022      	b.n	8003ca8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d002      	beq.n	8003c70 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003c6a:	6878      	ldr	r0, [r7, #4]
 8003c6c:	f000 fda4 	bl	80047b8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	685a      	ldr	r2, [r3, #4]
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003c7e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	689a      	ldr	r2, [r3, #8]
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003c8e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	681a      	ldr	r2, [r3, #0]
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f042 0201 	orr.w	r2, r2, #1
 8003c9e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003ca0:	6878      	ldr	r0, [r7, #4]
 8003ca2:	f000 fe2b 	bl	80048fc <UART_CheckIdleState>
 8003ca6:	4603      	mov	r3, r0
}
 8003ca8:	4618      	mov	r0, r3
 8003caa:	3708      	adds	r7, #8
 8003cac:	46bd      	mov	sp, r7
 8003cae:	bd80      	pop	{r7, pc}

08003cb0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b08a      	sub	sp, #40	; 0x28
 8003cb4:	af02      	add	r7, sp, #8
 8003cb6:	60f8      	str	r0, [r7, #12]
 8003cb8:	60b9      	str	r1, [r7, #8]
 8003cba:	603b      	str	r3, [r7, #0]
 8003cbc:	4613      	mov	r3, r2
 8003cbe:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003cc4:	2b20      	cmp	r3, #32
 8003cc6:	f040 8082 	bne.w	8003dce <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003cca:	68bb      	ldr	r3, [r7, #8]
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d002      	beq.n	8003cd6 <HAL_UART_Transmit+0x26>
 8003cd0:	88fb      	ldrh	r3, [r7, #6]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d101      	bne.n	8003cda <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003cd6:	2301      	movs	r3, #1
 8003cd8:	e07a      	b.n	8003dd0 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8003ce0:	2b01      	cmp	r3, #1
 8003ce2:	d101      	bne.n	8003ce8 <HAL_UART_Transmit+0x38>
 8003ce4:	2302      	movs	r3, #2
 8003ce6:	e073      	b.n	8003dd0 <HAL_UART_Transmit+0x120>
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	2201      	movs	r2, #1
 8003cec:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	2221      	movs	r2, #33	; 0x21
 8003cfc:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003cfe:	f7fd fe7f 	bl	8001a00 <HAL_GetTick>
 8003d02:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	88fa      	ldrh	r2, [r7, #6]
 8003d08:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	88fa      	ldrh	r2, [r7, #6]
 8003d10:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	689b      	ldr	r3, [r3, #8]
 8003d18:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d1c:	d108      	bne.n	8003d30 <HAL_UART_Transmit+0x80>
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	691b      	ldr	r3, [r3, #16]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d104      	bne.n	8003d30 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8003d26:	2300      	movs	r3, #0
 8003d28:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003d2a:	68bb      	ldr	r3, [r7, #8]
 8003d2c:	61bb      	str	r3, [r7, #24]
 8003d2e:	e003      	b.n	8003d38 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8003d30:	68bb      	ldr	r3, [r7, #8]
 8003d32:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003d34:	2300      	movs	r3, #0
 8003d36:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8003d40:	e02d      	b.n	8003d9e <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003d42:	683b      	ldr	r3, [r7, #0]
 8003d44:	9300      	str	r3, [sp, #0]
 8003d46:	697b      	ldr	r3, [r7, #20]
 8003d48:	2200      	movs	r2, #0
 8003d4a:	2180      	movs	r1, #128	; 0x80
 8003d4c:	68f8      	ldr	r0, [r7, #12]
 8003d4e:	f000 fe1e 	bl	800498e <UART_WaitOnFlagUntilTimeout>
 8003d52:	4603      	mov	r3, r0
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d001      	beq.n	8003d5c <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8003d58:	2303      	movs	r3, #3
 8003d5a:	e039      	b.n	8003dd0 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8003d5c:	69fb      	ldr	r3, [r7, #28]
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d10b      	bne.n	8003d7a <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003d62:	69bb      	ldr	r3, [r7, #24]
 8003d64:	881a      	ldrh	r2, [r3, #0]
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003d6e:	b292      	uxth	r2, r2
 8003d70:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003d72:	69bb      	ldr	r3, [r7, #24]
 8003d74:	3302      	adds	r3, #2
 8003d76:	61bb      	str	r3, [r7, #24]
 8003d78:	e008      	b.n	8003d8c <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003d7a:	69fb      	ldr	r3, [r7, #28]
 8003d7c:	781a      	ldrb	r2, [r3, #0]
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	b292      	uxth	r2, r2
 8003d84:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003d86:	69fb      	ldr	r3, [r7, #28]
 8003d88:	3301      	adds	r3, #1
 8003d8a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003d92:	b29b      	uxth	r3, r3
 8003d94:	3b01      	subs	r3, #1
 8003d96:	b29a      	uxth	r2, r3
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003da4:	b29b      	uxth	r3, r3
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d1cb      	bne.n	8003d42 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003daa:	683b      	ldr	r3, [r7, #0]
 8003dac:	9300      	str	r3, [sp, #0]
 8003dae:	697b      	ldr	r3, [r7, #20]
 8003db0:	2200      	movs	r2, #0
 8003db2:	2140      	movs	r1, #64	; 0x40
 8003db4:	68f8      	ldr	r0, [r7, #12]
 8003db6:	f000 fdea 	bl	800498e <UART_WaitOnFlagUntilTimeout>
 8003dba:	4603      	mov	r3, r0
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d001      	beq.n	8003dc4 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8003dc0:	2303      	movs	r3, #3
 8003dc2:	e005      	b.n	8003dd0 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	2220      	movs	r2, #32
 8003dc8:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8003dca:	2300      	movs	r3, #0
 8003dcc:	e000      	b.n	8003dd0 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8003dce:	2302      	movs	r3, #2
  }
}
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	3720      	adds	r7, #32
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	bd80      	pop	{r7, pc}

08003dd8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b084      	sub	sp, #16
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	60f8      	str	r0, [r7, #12]
 8003de0:	60b9      	str	r1, [r7, #8]
 8003de2:	4613      	mov	r3, r2
 8003de4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003dea:	2b20      	cmp	r3, #32
 8003dec:	d131      	bne.n	8003e52 <HAL_UART_Receive_IT+0x7a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003dee:	68bb      	ldr	r3, [r7, #8]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d002      	beq.n	8003dfa <HAL_UART_Receive_IT+0x22>
 8003df4:	88fb      	ldrh	r3, [r7, #6]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d101      	bne.n	8003dfe <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	e02a      	b.n	8003e54 <HAL_UART_Receive_IT+0x7c>
    }

    __HAL_LOCK(huart);
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8003e04:	2b01      	cmp	r3, #1
 8003e06:	d101      	bne.n	8003e0c <HAL_UART_Receive_IT+0x34>
 8003e08:	2302      	movs	r3, #2
 8003e0a:	e023      	b.n	8003e54 <HAL_UART_Receive_IT+0x7c>
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	2201      	movs	r2, #1
 8003e10:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	2200      	movs	r2, #0
 8003e18:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	4a0f      	ldr	r2, [pc, #60]	; (8003e5c <HAL_UART_Receive_IT+0x84>)
 8003e20:	4293      	cmp	r3, r2
 8003e22:	d00e      	beq.n	8003e42 <HAL_UART_Receive_IT+0x6a>
    {
      /* Check that USART RTOEN bit is set */
      if(READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	685b      	ldr	r3, [r3, #4]
 8003e2a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d007      	beq.n	8003e42 <HAL_UART_Receive_IT+0x6a>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	681a      	ldr	r2, [r3, #0]
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003e40:	601a      	str	r2, [r3, #0]
      }
    }

    return(UART_Start_Receive_IT(huart, pData, Size));
 8003e42:	88fb      	ldrh	r3, [r7, #6]
 8003e44:	461a      	mov	r2, r3
 8003e46:	68b9      	ldr	r1, [r7, #8]
 8003e48:	68f8      	ldr	r0, [r7, #12]
 8003e4a:	f000 fe1d 	bl	8004a88 <UART_Start_Receive_IT>
 8003e4e:	4603      	mov	r3, r0
 8003e50:	e000      	b.n	8003e54 <HAL_UART_Receive_IT+0x7c>
  }
  else
  {
    return HAL_BUSY;
 8003e52:	2302      	movs	r3, #2
  }
}
 8003e54:	4618      	mov	r0, r3
 8003e56:	3710      	adds	r7, #16
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	bd80      	pop	{r7, pc}
 8003e5c:	40008000 	.word	0x40008000

08003e60 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b088      	sub	sp, #32
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	69db      	ldr	r3, [r3, #28]
 8003e6e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	689b      	ldr	r3, [r3, #8]
 8003e7e:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003e80:	69fa      	ldr	r2, [r7, #28]
 8003e82:	f640 030f 	movw	r3, #2063	; 0x80f
 8003e86:	4013      	ands	r3, r2
 8003e88:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8003e8a:	693b      	ldr	r3, [r7, #16]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d113      	bne.n	8003eb8 <HAL_UART_IRQHandler+0x58>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003e90:	69fb      	ldr	r3, [r7, #28]
 8003e92:	f003 0320 	and.w	r3, r3, #32
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d00e      	beq.n	8003eb8 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003e9a:	69bb      	ldr	r3, [r7, #24]
 8003e9c:	f003 0320 	and.w	r3, r3, #32
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d009      	beq.n	8003eb8 <HAL_UART_IRQHandler+0x58>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	f000 81ce 	beq.w	800424a <HAL_UART_IRQHandler+0x3ea>
      {
        huart->RxISR(huart);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003eb2:	6878      	ldr	r0, [r7, #4]
 8003eb4:	4798      	blx	r3
      }
      return;
 8003eb6:	e1c8      	b.n	800424a <HAL_UART_IRQHandler+0x3ea>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8003eb8:	693b      	ldr	r3, [r7, #16]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	f000 80e3 	beq.w	8004086 <HAL_UART_IRQHandler+0x226>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003ec0:	697b      	ldr	r3, [r7, #20]
 8003ec2:	f003 0301 	and.w	r3, r3, #1
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d105      	bne.n	8003ed6 <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003eca:	69ba      	ldr	r2, [r7, #24]
 8003ecc:	4ba6      	ldr	r3, [pc, #664]	; (8004168 <HAL_UART_IRQHandler+0x308>)
 8003ece:	4013      	ands	r3, r2
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	f000 80d8 	beq.w	8004086 <HAL_UART_IRQHandler+0x226>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003ed6:	69fb      	ldr	r3, [r7, #28]
 8003ed8:	f003 0301 	and.w	r3, r3, #1
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d010      	beq.n	8003f02 <HAL_UART_IRQHandler+0xa2>
 8003ee0:	69bb      	ldr	r3, [r7, #24]
 8003ee2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d00b      	beq.n	8003f02 <HAL_UART_IRQHandler+0xa2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	2201      	movs	r2, #1
 8003ef0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003ef8:	f043 0201 	orr.w	r2, r3, #1
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003f02:	69fb      	ldr	r3, [r7, #28]
 8003f04:	f003 0302 	and.w	r3, r3, #2
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d010      	beq.n	8003f2e <HAL_UART_IRQHandler+0xce>
 8003f0c:	697b      	ldr	r3, [r7, #20]
 8003f0e:	f003 0301 	and.w	r3, r3, #1
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d00b      	beq.n	8003f2e <HAL_UART_IRQHandler+0xce>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	2202      	movs	r2, #2
 8003f1c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003f24:	f043 0204 	orr.w	r2, r3, #4
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003f2e:	69fb      	ldr	r3, [r7, #28]
 8003f30:	f003 0304 	and.w	r3, r3, #4
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d010      	beq.n	8003f5a <HAL_UART_IRQHandler+0xfa>
 8003f38:	697b      	ldr	r3, [r7, #20]
 8003f3a:	f003 0301 	and.w	r3, r3, #1
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d00b      	beq.n	8003f5a <HAL_UART_IRQHandler+0xfa>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	2204      	movs	r2, #4
 8003f48:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003f50:	f043 0202 	orr.w	r2, r3, #2
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003f5a:	69fb      	ldr	r3, [r7, #28]
 8003f5c:	f003 0308 	and.w	r3, r3, #8
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d015      	beq.n	8003f90 <HAL_UART_IRQHandler+0x130>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003f64:	69bb      	ldr	r3, [r7, #24]
 8003f66:	f003 0320 	and.w	r3, r3, #32
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d104      	bne.n	8003f78 <HAL_UART_IRQHandler+0x118>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003f6e:	697b      	ldr	r3, [r7, #20]
 8003f70:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d00b      	beq.n	8003f90 <HAL_UART_IRQHandler+0x130>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	2208      	movs	r2, #8
 8003f7e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003f86:	f043 0208 	orr.w	r2, r3, #8
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003f90:	69fb      	ldr	r3, [r7, #28]
 8003f92:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d011      	beq.n	8003fbe <HAL_UART_IRQHandler+0x15e>
 8003f9a:	69bb      	ldr	r3, [r7, #24]
 8003f9c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d00c      	beq.n	8003fbe <HAL_UART_IRQHandler+0x15e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003fac:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003fb4:	f043 0220 	orr.w	r2, r3, #32
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	f000 8142 	beq.w	800424e <HAL_UART_IRQHandler+0x3ee>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003fca:	69fb      	ldr	r3, [r7, #28]
 8003fcc:	f003 0320 	and.w	r3, r3, #32
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d00c      	beq.n	8003fee <HAL_UART_IRQHandler+0x18e>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003fd4:	69bb      	ldr	r3, [r7, #24]
 8003fd6:	f003 0320 	and.w	r3, r3, #32
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d007      	beq.n	8003fee <HAL_UART_IRQHandler+0x18e>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d003      	beq.n	8003fee <HAL_UART_IRQHandler+0x18e>
        {
          huart->RxISR(huart);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003fea:	6878      	ldr	r0, [r7, #4]
 8003fec:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003ff4:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	689b      	ldr	r3, [r3, #8]
 8003ffc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004000:	2b40      	cmp	r3, #64	; 0x40
 8004002:	d004      	beq.n	800400e <HAL_UART_IRQHandler+0x1ae>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800400a:	2b00      	cmp	r3, #0
 800400c:	d031      	beq.n	8004072 <HAL_UART_IRQHandler+0x212>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800400e:	6878      	ldr	r0, [r7, #4]
 8004010:	f000 fdc2 	bl	8004b98 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	689b      	ldr	r3, [r3, #8]
 800401a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800401e:	2b40      	cmp	r3, #64	; 0x40
 8004020:	d123      	bne.n	800406a <HAL_UART_IRQHandler+0x20a>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	689a      	ldr	r2, [r3, #8]
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004030:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004036:	2b00      	cmp	r3, #0
 8004038:	d013      	beq.n	8004062 <HAL_UART_IRQHandler+0x202>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800403e:	4a4b      	ldr	r2, [pc, #300]	; (800416c <HAL_UART_IRQHandler+0x30c>)
 8004040:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004046:	4618      	mov	r0, r3
 8004048:	f7fd fe35 	bl	8001cb6 <HAL_DMA_Abort_IT>
 800404c:	4603      	mov	r3, r0
 800404e:	2b00      	cmp	r3, #0
 8004050:	d017      	beq.n	8004082 <HAL_UART_IRQHandler+0x222>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004056:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004058:	687a      	ldr	r2, [r7, #4]
 800405a:	6f12      	ldr	r2, [r2, #112]	; 0x70
 800405c:	4610      	mov	r0, r2
 800405e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004060:	e00f      	b.n	8004082 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004062:	6878      	ldr	r0, [r7, #4]
 8004064:	f000 f908 	bl	8004278 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004068:	e00b      	b.n	8004082 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800406a:	6878      	ldr	r0, [r7, #4]
 800406c:	f000 f904 	bl	8004278 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004070:	e007      	b.n	8004082 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004072:	6878      	ldr	r0, [r7, #4]
 8004074:	f000 f900 	bl	8004278 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2200      	movs	r2, #0
 800407c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8004080:	e0e5      	b.n	800424e <HAL_UART_IRQHandler+0x3ee>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004082:	bf00      	nop
    return;
 8004084:	e0e3      	b.n	800424e <HAL_UART_IRQHandler+0x3ee>

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800408a:	2b01      	cmp	r3, #1
 800408c:	f040 80a9 	bne.w	80041e2 <HAL_UART_IRQHandler+0x382>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 8004090:	69fb      	ldr	r3, [r7, #28]
 8004092:	f003 0310 	and.w	r3, r3, #16
 8004096:	2b00      	cmp	r3, #0
 8004098:	f000 80a3 	beq.w	80041e2 <HAL_UART_IRQHandler+0x382>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 800409c:	69bb      	ldr	r3, [r7, #24]
 800409e:	f003 0310 	and.w	r3, r3, #16
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	f000 809d 	beq.w	80041e2 <HAL_UART_IRQHandler+0x382>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	2210      	movs	r2, #16
 80040ae:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	689b      	ldr	r3, [r3, #8]
 80040b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040ba:	2b40      	cmp	r3, #64	; 0x40
 80040bc:	d158      	bne.n	8004170 <HAL_UART_IRQHandler+0x310>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	813b      	strh	r3, [r7, #8]
      if (  (nb_remaining_rx_data > 0U)
 80040c8:	893b      	ldrh	r3, [r7, #8]
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	f000 80c1 	beq.w	8004252 <HAL_UART_IRQHandler+0x3f2>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80040d6:	893a      	ldrh	r2, [r7, #8]
 80040d8:	429a      	cmp	r2, r3
 80040da:	f080 80ba 	bcs.w	8004252 <HAL_UART_IRQHandler+0x3f2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	893a      	ldrh	r2, [r7, #8]
 80040e2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f003 0320 	and.w	r3, r3, #32
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d12a      	bne.n	800414c <HAL_UART_IRQHandler+0x2ec>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	681a      	ldr	r2, [r3, #0]
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004104:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	689a      	ldr	r2, [r3, #8]
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f022 0201 	bic.w	r2, r2, #1
 8004114:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	689a      	ldr	r2, [r3, #8]
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004124:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2220      	movs	r2, #32
 800412a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2200      	movs	r2, #0
 8004130:	661a      	str	r2, [r3, #96]	; 0x60

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	681a      	ldr	r2, [r3, #0]
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f022 0210 	bic.w	r2, r2, #16
 8004140:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004146:	4618      	mov	r0, r3
 8004148:	f7fd fd77 	bl	8001c3a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004158:	b29b      	uxth	r3, r3
 800415a:	1ad3      	subs	r3, r2, r3
 800415c:	b29b      	uxth	r3, r3
 800415e:	4619      	mov	r1, r3
 8004160:	6878      	ldr	r0, [r7, #4]
 8004162:	f000 f893 	bl	800428c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8004166:	e074      	b.n	8004252 <HAL_UART_IRQHandler+0x3f2>
 8004168:	04000120 	.word	0x04000120
 800416c:	08004bf7 	.word	0x08004bf7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800417c:	b29b      	uxth	r3, r3
 800417e:	1ad3      	subs	r3, r2, r3
 8004180:	817b      	strh	r3, [r7, #10]
      if (  (huart->RxXferCount > 0U)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004188:	b29b      	uxth	r3, r3
 800418a:	2b00      	cmp	r3, #0
 800418c:	d063      	beq.n	8004256 <HAL_UART_IRQHandler+0x3f6>
          &&(nb_rx_data > 0U) )
 800418e:	897b      	ldrh	r3, [r7, #10]
 8004190:	2b00      	cmp	r3, #0
 8004192:	d060      	beq.n	8004256 <HAL_UART_IRQHandler+0x3f6>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	681a      	ldr	r2, [r3, #0]
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80041a2:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	689a      	ldr	r2, [r3, #8]
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f022 0201 	bic.w	r2, r2, #1
 80041b2:	609a      	str	r2, [r3, #8]
#endif

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2220      	movs	r2, #32
 80041b8:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	2200      	movs	r2, #0
 80041be:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2200      	movs	r2, #0
 80041c4:	665a      	str	r2, [r3, #100]	; 0x64

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	681a      	ldr	r2, [r3, #0]
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f022 0210 	bic.w	r2, r2, #16
 80041d4:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80041d6:	897b      	ldrh	r3, [r7, #10]
 80041d8:	4619      	mov	r1, r3
 80041da:	6878      	ldr	r0, [r7, #4]
 80041dc:	f000 f856 	bl	800428c <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80041e0:	e039      	b.n	8004256 <HAL_UART_IRQHandler+0x3f6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80041e2:	69fb      	ldr	r3, [r7, #28]
 80041e4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d00d      	beq.n	8004208 <HAL_UART_IRQHandler+0x3a8>
 80041ec:	697b      	ldr	r3, [r7, #20]
 80041ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d008      	beq.n	8004208 <HAL_UART_IRQHandler+0x3a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80041fe:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004200:	6878      	ldr	r0, [r7, #4]
 8004202:	f000 fdff 	bl	8004e04 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004206:	e029      	b.n	800425c <HAL_UART_IRQHandler+0x3fc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004208:	69fb      	ldr	r3, [r7, #28]
 800420a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800420e:	2b00      	cmp	r3, #0
 8004210:	d00d      	beq.n	800422e <HAL_UART_IRQHandler+0x3ce>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004212:	69bb      	ldr	r3, [r7, #24]
 8004214:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004218:	2b00      	cmp	r3, #0
 800421a:	d008      	beq.n	800422e <HAL_UART_IRQHandler+0x3ce>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004220:	2b00      	cmp	r3, #0
 8004222:	d01a      	beq.n	800425a <HAL_UART_IRQHandler+0x3fa>
    {
      huart->TxISR(huart);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004228:	6878      	ldr	r0, [r7, #4]
 800422a:	4798      	blx	r3
    }
    return;
 800422c:	e015      	b.n	800425a <HAL_UART_IRQHandler+0x3fa>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800422e:	69fb      	ldr	r3, [r7, #28]
 8004230:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004234:	2b00      	cmp	r3, #0
 8004236:	d011      	beq.n	800425c <HAL_UART_IRQHandler+0x3fc>
 8004238:	69bb      	ldr	r3, [r7, #24]
 800423a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800423e:	2b00      	cmp	r3, #0
 8004240:	d00c      	beq.n	800425c <HAL_UART_IRQHandler+0x3fc>
  {
    UART_EndTransmit_IT(huart);
 8004242:	6878      	ldr	r0, [r7, #4]
 8004244:	f000 fced 	bl	8004c22 <UART_EndTransmit_IT>
    return;
 8004248:	e008      	b.n	800425c <HAL_UART_IRQHandler+0x3fc>
      return;
 800424a:	bf00      	nop
 800424c:	e006      	b.n	800425c <HAL_UART_IRQHandler+0x3fc>
    return;
 800424e:	bf00      	nop
 8004250:	e004      	b.n	800425c <HAL_UART_IRQHandler+0x3fc>
      return;
 8004252:	bf00      	nop
 8004254:	e002      	b.n	800425c <HAL_UART_IRQHandler+0x3fc>
      return;
 8004256:	bf00      	nop
 8004258:	e000      	b.n	800425c <HAL_UART_IRQHandler+0x3fc>
    return;
 800425a:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800425c:	3720      	adds	r7, #32
 800425e:	46bd      	mov	sp, r7
 8004260:	bd80      	pop	{r7, pc}
 8004262:	bf00      	nop

08004264 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004264:	b480      	push	{r7}
 8004266:	b083      	sub	sp, #12
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800426c:	bf00      	nop
 800426e:	370c      	adds	r7, #12
 8004270:	46bd      	mov	sp, r7
 8004272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004276:	4770      	bx	lr

08004278 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004278:	b480      	push	{r7}
 800427a:	b083      	sub	sp, #12
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004280:	bf00      	nop
 8004282:	370c      	adds	r7, #12
 8004284:	46bd      	mov	sp, r7
 8004286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428a:	4770      	bx	lr

0800428c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800428c:	b480      	push	{r7}
 800428e:	b083      	sub	sp, #12
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
 8004294:	460b      	mov	r3, r1
 8004296:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004298:	bf00      	nop
 800429a:	370c      	adds	r7, #12
 800429c:	46bd      	mov	sp, r7
 800429e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a2:	4770      	bx	lr

080042a4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80042a4:	b5b0      	push	{r4, r5, r7, lr}
 80042a6:	b088      	sub	sp, #32
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80042ac:	2300      	movs	r3, #0
 80042ae:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	689a      	ldr	r2, [r3, #8]
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	691b      	ldr	r3, [r3, #16]
 80042b8:	431a      	orrs	r2, r3
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	695b      	ldr	r3, [r3, #20]
 80042be:	431a      	orrs	r2, r3
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	69db      	ldr	r3, [r3, #28]
 80042c4:	4313      	orrs	r3, r2
 80042c6:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	681a      	ldr	r2, [r3, #0]
 80042ce:	4bad      	ldr	r3, [pc, #692]	; (8004584 <UART_SetConfig+0x2e0>)
 80042d0:	4013      	ands	r3, r2
 80042d2:	687a      	ldr	r2, [r7, #4]
 80042d4:	6812      	ldr	r2, [r2, #0]
 80042d6:	69f9      	ldr	r1, [r7, #28]
 80042d8:	430b      	orrs	r3, r1
 80042da:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	68da      	ldr	r2, [r3, #12]
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	430a      	orrs	r2, r1
 80042f0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	699b      	ldr	r3, [r3, #24]
 80042f6:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4aa2      	ldr	r2, [pc, #648]	; (8004588 <UART_SetConfig+0x2e4>)
 80042fe:	4293      	cmp	r3, r2
 8004300:	d004      	beq.n	800430c <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	6a1b      	ldr	r3, [r3, #32]
 8004306:	69fa      	ldr	r2, [r7, #28]
 8004308:	4313      	orrs	r3, r2
 800430a:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	689b      	ldr	r3, [r3, #8]
 8004312:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	69fa      	ldr	r2, [r7, #28]
 800431c:	430a      	orrs	r2, r1
 800431e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	4a99      	ldr	r2, [pc, #612]	; (800458c <UART_SetConfig+0x2e8>)
 8004326:	4293      	cmp	r3, r2
 8004328:	d121      	bne.n	800436e <UART_SetConfig+0xca>
 800432a:	4b99      	ldr	r3, [pc, #612]	; (8004590 <UART_SetConfig+0x2ec>)
 800432c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004330:	f003 0303 	and.w	r3, r3, #3
 8004334:	2b03      	cmp	r3, #3
 8004336:	d817      	bhi.n	8004368 <UART_SetConfig+0xc4>
 8004338:	a201      	add	r2, pc, #4	; (adr r2, 8004340 <UART_SetConfig+0x9c>)
 800433a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800433e:	bf00      	nop
 8004340:	08004351 	.word	0x08004351
 8004344:	0800435d 	.word	0x0800435d
 8004348:	08004357 	.word	0x08004357
 800434c:	08004363 	.word	0x08004363
 8004350:	2301      	movs	r3, #1
 8004352:	76fb      	strb	r3, [r7, #27]
 8004354:	e0e7      	b.n	8004526 <UART_SetConfig+0x282>
 8004356:	2302      	movs	r3, #2
 8004358:	76fb      	strb	r3, [r7, #27]
 800435a:	e0e4      	b.n	8004526 <UART_SetConfig+0x282>
 800435c:	2304      	movs	r3, #4
 800435e:	76fb      	strb	r3, [r7, #27]
 8004360:	e0e1      	b.n	8004526 <UART_SetConfig+0x282>
 8004362:	2308      	movs	r3, #8
 8004364:	76fb      	strb	r3, [r7, #27]
 8004366:	e0de      	b.n	8004526 <UART_SetConfig+0x282>
 8004368:	2310      	movs	r3, #16
 800436a:	76fb      	strb	r3, [r7, #27]
 800436c:	e0db      	b.n	8004526 <UART_SetConfig+0x282>
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	4a88      	ldr	r2, [pc, #544]	; (8004594 <UART_SetConfig+0x2f0>)
 8004374:	4293      	cmp	r3, r2
 8004376:	d132      	bne.n	80043de <UART_SetConfig+0x13a>
 8004378:	4b85      	ldr	r3, [pc, #532]	; (8004590 <UART_SetConfig+0x2ec>)
 800437a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800437e:	f003 030c 	and.w	r3, r3, #12
 8004382:	2b0c      	cmp	r3, #12
 8004384:	d828      	bhi.n	80043d8 <UART_SetConfig+0x134>
 8004386:	a201      	add	r2, pc, #4	; (adr r2, 800438c <UART_SetConfig+0xe8>)
 8004388:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800438c:	080043c1 	.word	0x080043c1
 8004390:	080043d9 	.word	0x080043d9
 8004394:	080043d9 	.word	0x080043d9
 8004398:	080043d9 	.word	0x080043d9
 800439c:	080043cd 	.word	0x080043cd
 80043a0:	080043d9 	.word	0x080043d9
 80043a4:	080043d9 	.word	0x080043d9
 80043a8:	080043d9 	.word	0x080043d9
 80043ac:	080043c7 	.word	0x080043c7
 80043b0:	080043d9 	.word	0x080043d9
 80043b4:	080043d9 	.word	0x080043d9
 80043b8:	080043d9 	.word	0x080043d9
 80043bc:	080043d3 	.word	0x080043d3
 80043c0:	2300      	movs	r3, #0
 80043c2:	76fb      	strb	r3, [r7, #27]
 80043c4:	e0af      	b.n	8004526 <UART_SetConfig+0x282>
 80043c6:	2302      	movs	r3, #2
 80043c8:	76fb      	strb	r3, [r7, #27]
 80043ca:	e0ac      	b.n	8004526 <UART_SetConfig+0x282>
 80043cc:	2304      	movs	r3, #4
 80043ce:	76fb      	strb	r3, [r7, #27]
 80043d0:	e0a9      	b.n	8004526 <UART_SetConfig+0x282>
 80043d2:	2308      	movs	r3, #8
 80043d4:	76fb      	strb	r3, [r7, #27]
 80043d6:	e0a6      	b.n	8004526 <UART_SetConfig+0x282>
 80043d8:	2310      	movs	r3, #16
 80043da:	76fb      	strb	r3, [r7, #27]
 80043dc:	e0a3      	b.n	8004526 <UART_SetConfig+0x282>
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4a6d      	ldr	r2, [pc, #436]	; (8004598 <UART_SetConfig+0x2f4>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d120      	bne.n	800442a <UART_SetConfig+0x186>
 80043e8:	4b69      	ldr	r3, [pc, #420]	; (8004590 <UART_SetConfig+0x2ec>)
 80043ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043ee:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80043f2:	2b30      	cmp	r3, #48	; 0x30
 80043f4:	d013      	beq.n	800441e <UART_SetConfig+0x17a>
 80043f6:	2b30      	cmp	r3, #48	; 0x30
 80043f8:	d814      	bhi.n	8004424 <UART_SetConfig+0x180>
 80043fa:	2b20      	cmp	r3, #32
 80043fc:	d009      	beq.n	8004412 <UART_SetConfig+0x16e>
 80043fe:	2b20      	cmp	r3, #32
 8004400:	d810      	bhi.n	8004424 <UART_SetConfig+0x180>
 8004402:	2b00      	cmp	r3, #0
 8004404:	d002      	beq.n	800440c <UART_SetConfig+0x168>
 8004406:	2b10      	cmp	r3, #16
 8004408:	d006      	beq.n	8004418 <UART_SetConfig+0x174>
 800440a:	e00b      	b.n	8004424 <UART_SetConfig+0x180>
 800440c:	2300      	movs	r3, #0
 800440e:	76fb      	strb	r3, [r7, #27]
 8004410:	e089      	b.n	8004526 <UART_SetConfig+0x282>
 8004412:	2302      	movs	r3, #2
 8004414:	76fb      	strb	r3, [r7, #27]
 8004416:	e086      	b.n	8004526 <UART_SetConfig+0x282>
 8004418:	2304      	movs	r3, #4
 800441a:	76fb      	strb	r3, [r7, #27]
 800441c:	e083      	b.n	8004526 <UART_SetConfig+0x282>
 800441e:	2308      	movs	r3, #8
 8004420:	76fb      	strb	r3, [r7, #27]
 8004422:	e080      	b.n	8004526 <UART_SetConfig+0x282>
 8004424:	2310      	movs	r3, #16
 8004426:	76fb      	strb	r3, [r7, #27]
 8004428:	e07d      	b.n	8004526 <UART_SetConfig+0x282>
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	4a5b      	ldr	r2, [pc, #364]	; (800459c <UART_SetConfig+0x2f8>)
 8004430:	4293      	cmp	r3, r2
 8004432:	d120      	bne.n	8004476 <UART_SetConfig+0x1d2>
 8004434:	4b56      	ldr	r3, [pc, #344]	; (8004590 <UART_SetConfig+0x2ec>)
 8004436:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800443a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800443e:	2bc0      	cmp	r3, #192	; 0xc0
 8004440:	d013      	beq.n	800446a <UART_SetConfig+0x1c6>
 8004442:	2bc0      	cmp	r3, #192	; 0xc0
 8004444:	d814      	bhi.n	8004470 <UART_SetConfig+0x1cc>
 8004446:	2b80      	cmp	r3, #128	; 0x80
 8004448:	d009      	beq.n	800445e <UART_SetConfig+0x1ba>
 800444a:	2b80      	cmp	r3, #128	; 0x80
 800444c:	d810      	bhi.n	8004470 <UART_SetConfig+0x1cc>
 800444e:	2b00      	cmp	r3, #0
 8004450:	d002      	beq.n	8004458 <UART_SetConfig+0x1b4>
 8004452:	2b40      	cmp	r3, #64	; 0x40
 8004454:	d006      	beq.n	8004464 <UART_SetConfig+0x1c0>
 8004456:	e00b      	b.n	8004470 <UART_SetConfig+0x1cc>
 8004458:	2300      	movs	r3, #0
 800445a:	76fb      	strb	r3, [r7, #27]
 800445c:	e063      	b.n	8004526 <UART_SetConfig+0x282>
 800445e:	2302      	movs	r3, #2
 8004460:	76fb      	strb	r3, [r7, #27]
 8004462:	e060      	b.n	8004526 <UART_SetConfig+0x282>
 8004464:	2304      	movs	r3, #4
 8004466:	76fb      	strb	r3, [r7, #27]
 8004468:	e05d      	b.n	8004526 <UART_SetConfig+0x282>
 800446a:	2308      	movs	r3, #8
 800446c:	76fb      	strb	r3, [r7, #27]
 800446e:	e05a      	b.n	8004526 <UART_SetConfig+0x282>
 8004470:	2310      	movs	r3, #16
 8004472:	76fb      	strb	r3, [r7, #27]
 8004474:	e057      	b.n	8004526 <UART_SetConfig+0x282>
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	4a49      	ldr	r2, [pc, #292]	; (80045a0 <UART_SetConfig+0x2fc>)
 800447c:	4293      	cmp	r3, r2
 800447e:	d125      	bne.n	80044cc <UART_SetConfig+0x228>
 8004480:	4b43      	ldr	r3, [pc, #268]	; (8004590 <UART_SetConfig+0x2ec>)
 8004482:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004486:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800448a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800448e:	d017      	beq.n	80044c0 <UART_SetConfig+0x21c>
 8004490:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004494:	d817      	bhi.n	80044c6 <UART_SetConfig+0x222>
 8004496:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800449a:	d00b      	beq.n	80044b4 <UART_SetConfig+0x210>
 800449c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80044a0:	d811      	bhi.n	80044c6 <UART_SetConfig+0x222>
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d003      	beq.n	80044ae <UART_SetConfig+0x20a>
 80044a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80044aa:	d006      	beq.n	80044ba <UART_SetConfig+0x216>
 80044ac:	e00b      	b.n	80044c6 <UART_SetConfig+0x222>
 80044ae:	2300      	movs	r3, #0
 80044b0:	76fb      	strb	r3, [r7, #27]
 80044b2:	e038      	b.n	8004526 <UART_SetConfig+0x282>
 80044b4:	2302      	movs	r3, #2
 80044b6:	76fb      	strb	r3, [r7, #27]
 80044b8:	e035      	b.n	8004526 <UART_SetConfig+0x282>
 80044ba:	2304      	movs	r3, #4
 80044bc:	76fb      	strb	r3, [r7, #27]
 80044be:	e032      	b.n	8004526 <UART_SetConfig+0x282>
 80044c0:	2308      	movs	r3, #8
 80044c2:	76fb      	strb	r3, [r7, #27]
 80044c4:	e02f      	b.n	8004526 <UART_SetConfig+0x282>
 80044c6:	2310      	movs	r3, #16
 80044c8:	76fb      	strb	r3, [r7, #27]
 80044ca:	e02c      	b.n	8004526 <UART_SetConfig+0x282>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	4a2d      	ldr	r2, [pc, #180]	; (8004588 <UART_SetConfig+0x2e4>)
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d125      	bne.n	8004522 <UART_SetConfig+0x27e>
 80044d6:	4b2e      	ldr	r3, [pc, #184]	; (8004590 <UART_SetConfig+0x2ec>)
 80044d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044dc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80044e0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80044e4:	d017      	beq.n	8004516 <UART_SetConfig+0x272>
 80044e6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80044ea:	d817      	bhi.n	800451c <UART_SetConfig+0x278>
 80044ec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80044f0:	d00b      	beq.n	800450a <UART_SetConfig+0x266>
 80044f2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80044f6:	d811      	bhi.n	800451c <UART_SetConfig+0x278>
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d003      	beq.n	8004504 <UART_SetConfig+0x260>
 80044fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004500:	d006      	beq.n	8004510 <UART_SetConfig+0x26c>
 8004502:	e00b      	b.n	800451c <UART_SetConfig+0x278>
 8004504:	2300      	movs	r3, #0
 8004506:	76fb      	strb	r3, [r7, #27]
 8004508:	e00d      	b.n	8004526 <UART_SetConfig+0x282>
 800450a:	2302      	movs	r3, #2
 800450c:	76fb      	strb	r3, [r7, #27]
 800450e:	e00a      	b.n	8004526 <UART_SetConfig+0x282>
 8004510:	2304      	movs	r3, #4
 8004512:	76fb      	strb	r3, [r7, #27]
 8004514:	e007      	b.n	8004526 <UART_SetConfig+0x282>
 8004516:	2308      	movs	r3, #8
 8004518:	76fb      	strb	r3, [r7, #27]
 800451a:	e004      	b.n	8004526 <UART_SetConfig+0x282>
 800451c:	2310      	movs	r3, #16
 800451e:	76fb      	strb	r3, [r7, #27]
 8004520:	e001      	b.n	8004526 <UART_SetConfig+0x282>
 8004522:	2310      	movs	r3, #16
 8004524:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	4a17      	ldr	r2, [pc, #92]	; (8004588 <UART_SetConfig+0x2e4>)
 800452c:	4293      	cmp	r3, r2
 800452e:	f040 8087 	bne.w	8004640 <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004532:	7efb      	ldrb	r3, [r7, #27]
 8004534:	2b08      	cmp	r3, #8
 8004536:	d837      	bhi.n	80045a8 <UART_SetConfig+0x304>
 8004538:	a201      	add	r2, pc, #4	; (adr r2, 8004540 <UART_SetConfig+0x29c>)
 800453a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800453e:	bf00      	nop
 8004540:	08004565 	.word	0x08004565
 8004544:	080045a9 	.word	0x080045a9
 8004548:	0800456d 	.word	0x0800456d
 800454c:	080045a9 	.word	0x080045a9
 8004550:	08004573 	.word	0x08004573
 8004554:	080045a9 	.word	0x080045a9
 8004558:	080045a9 	.word	0x080045a9
 800455c:	080045a9 	.word	0x080045a9
 8004560:	0800457b 	.word	0x0800457b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004564:	f7fe fe0e 	bl	8003184 <HAL_RCC_GetPCLK1Freq>
 8004568:	6178      	str	r0, [r7, #20]
        break;
 800456a:	e022      	b.n	80045b2 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800456c:	4b0d      	ldr	r3, [pc, #52]	; (80045a4 <UART_SetConfig+0x300>)
 800456e:	617b      	str	r3, [r7, #20]
        break;
 8004570:	e01f      	b.n	80045b2 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004572:	f7fe fd6f 	bl	8003054 <HAL_RCC_GetSysClockFreq>
 8004576:	6178      	str	r0, [r7, #20]
        break;
 8004578:	e01b      	b.n	80045b2 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800457a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800457e:	617b      	str	r3, [r7, #20]
        break;
 8004580:	e017      	b.n	80045b2 <UART_SetConfig+0x30e>
 8004582:	bf00      	nop
 8004584:	efff69f3 	.word	0xefff69f3
 8004588:	40008000 	.word	0x40008000
 800458c:	40013800 	.word	0x40013800
 8004590:	40021000 	.word	0x40021000
 8004594:	40004400 	.word	0x40004400
 8004598:	40004800 	.word	0x40004800
 800459c:	40004c00 	.word	0x40004c00
 80045a0:	40005000 	.word	0x40005000
 80045a4:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80045a8:	2300      	movs	r3, #0
 80045aa:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80045ac:	2301      	movs	r3, #1
 80045ae:	76bb      	strb	r3, [r7, #26]
        break;
 80045b0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80045b2:	697b      	ldr	r3, [r7, #20]
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	f000 80f1 	beq.w	800479c <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	685a      	ldr	r2, [r3, #4]
 80045be:	4613      	mov	r3, r2
 80045c0:	005b      	lsls	r3, r3, #1
 80045c2:	4413      	add	r3, r2
 80045c4:	697a      	ldr	r2, [r7, #20]
 80045c6:	429a      	cmp	r2, r3
 80045c8:	d305      	bcc.n	80045d6 <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	685b      	ldr	r3, [r3, #4]
 80045ce:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80045d0:	697a      	ldr	r2, [r7, #20]
 80045d2:	429a      	cmp	r2, r3
 80045d4:	d902      	bls.n	80045dc <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 80045d6:	2301      	movs	r3, #1
 80045d8:	76bb      	strb	r3, [r7, #26]
 80045da:	e0df      	b.n	800479c <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80045dc:	697b      	ldr	r3, [r7, #20]
 80045de:	4618      	mov	r0, r3
 80045e0:	f04f 0100 	mov.w	r1, #0
 80045e4:	f04f 0200 	mov.w	r2, #0
 80045e8:	f04f 0300 	mov.w	r3, #0
 80045ec:	020b      	lsls	r3, r1, #8
 80045ee:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80045f2:	0202      	lsls	r2, r0, #8
 80045f4:	6879      	ldr	r1, [r7, #4]
 80045f6:	6849      	ldr	r1, [r1, #4]
 80045f8:	0849      	lsrs	r1, r1, #1
 80045fa:	4608      	mov	r0, r1
 80045fc:	f04f 0100 	mov.w	r1, #0
 8004600:	1814      	adds	r4, r2, r0
 8004602:	eb43 0501 	adc.w	r5, r3, r1
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	685b      	ldr	r3, [r3, #4]
 800460a:	461a      	mov	r2, r3
 800460c:	f04f 0300 	mov.w	r3, #0
 8004610:	4620      	mov	r0, r4
 8004612:	4629      	mov	r1, r5
 8004614:	f7fc fb38 	bl	8000c88 <__aeabi_uldivmod>
 8004618:	4602      	mov	r2, r0
 800461a:	460b      	mov	r3, r1
 800461c:	4613      	mov	r3, r2
 800461e:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004620:	693b      	ldr	r3, [r7, #16]
 8004622:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004626:	d308      	bcc.n	800463a <UART_SetConfig+0x396>
 8004628:	693b      	ldr	r3, [r7, #16]
 800462a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800462e:	d204      	bcs.n	800463a <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	693a      	ldr	r2, [r7, #16]
 8004636:	60da      	str	r2, [r3, #12]
 8004638:	e0b0      	b.n	800479c <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 800463a:	2301      	movs	r3, #1
 800463c:	76bb      	strb	r3, [r7, #26]
 800463e:	e0ad      	b.n	800479c <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	69db      	ldr	r3, [r3, #28]
 8004644:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004648:	d15c      	bne.n	8004704 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 800464a:	7efb      	ldrb	r3, [r7, #27]
 800464c:	2b08      	cmp	r3, #8
 800464e:	d828      	bhi.n	80046a2 <UART_SetConfig+0x3fe>
 8004650:	a201      	add	r2, pc, #4	; (adr r2, 8004658 <UART_SetConfig+0x3b4>)
 8004652:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004656:	bf00      	nop
 8004658:	0800467d 	.word	0x0800467d
 800465c:	08004685 	.word	0x08004685
 8004660:	0800468d 	.word	0x0800468d
 8004664:	080046a3 	.word	0x080046a3
 8004668:	08004693 	.word	0x08004693
 800466c:	080046a3 	.word	0x080046a3
 8004670:	080046a3 	.word	0x080046a3
 8004674:	080046a3 	.word	0x080046a3
 8004678:	0800469b 	.word	0x0800469b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800467c:	f7fe fd82 	bl	8003184 <HAL_RCC_GetPCLK1Freq>
 8004680:	6178      	str	r0, [r7, #20]
        break;
 8004682:	e013      	b.n	80046ac <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004684:	f7fe fd94 	bl	80031b0 <HAL_RCC_GetPCLK2Freq>
 8004688:	6178      	str	r0, [r7, #20]
        break;
 800468a:	e00f      	b.n	80046ac <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800468c:	4b49      	ldr	r3, [pc, #292]	; (80047b4 <UART_SetConfig+0x510>)
 800468e:	617b      	str	r3, [r7, #20]
        break;
 8004690:	e00c      	b.n	80046ac <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004692:	f7fe fcdf 	bl	8003054 <HAL_RCC_GetSysClockFreq>
 8004696:	6178      	str	r0, [r7, #20]
        break;
 8004698:	e008      	b.n	80046ac <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800469a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800469e:	617b      	str	r3, [r7, #20]
        break;
 80046a0:	e004      	b.n	80046ac <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 80046a2:	2300      	movs	r3, #0
 80046a4:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80046a6:	2301      	movs	r3, #1
 80046a8:	76bb      	strb	r3, [r7, #26]
        break;
 80046aa:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80046ac:	697b      	ldr	r3, [r7, #20]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d074      	beq.n	800479c <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80046b2:	697b      	ldr	r3, [r7, #20]
 80046b4:	005a      	lsls	r2, r3, #1
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	685b      	ldr	r3, [r3, #4]
 80046ba:	085b      	lsrs	r3, r3, #1
 80046bc:	441a      	add	r2, r3
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	685b      	ldr	r3, [r3, #4]
 80046c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80046c6:	b29b      	uxth	r3, r3
 80046c8:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80046ca:	693b      	ldr	r3, [r7, #16]
 80046cc:	2b0f      	cmp	r3, #15
 80046ce:	d916      	bls.n	80046fe <UART_SetConfig+0x45a>
 80046d0:	693b      	ldr	r3, [r7, #16]
 80046d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80046d6:	d212      	bcs.n	80046fe <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80046d8:	693b      	ldr	r3, [r7, #16]
 80046da:	b29b      	uxth	r3, r3
 80046dc:	f023 030f 	bic.w	r3, r3, #15
 80046e0:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80046e2:	693b      	ldr	r3, [r7, #16]
 80046e4:	085b      	lsrs	r3, r3, #1
 80046e6:	b29b      	uxth	r3, r3
 80046e8:	f003 0307 	and.w	r3, r3, #7
 80046ec:	b29a      	uxth	r2, r3
 80046ee:	89fb      	ldrh	r3, [r7, #14]
 80046f0:	4313      	orrs	r3, r2
 80046f2:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	89fa      	ldrh	r2, [r7, #14]
 80046fa:	60da      	str	r2, [r3, #12]
 80046fc:	e04e      	b.n	800479c <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 80046fe:	2301      	movs	r3, #1
 8004700:	76bb      	strb	r3, [r7, #26]
 8004702:	e04b      	b.n	800479c <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004704:	7efb      	ldrb	r3, [r7, #27]
 8004706:	2b08      	cmp	r3, #8
 8004708:	d827      	bhi.n	800475a <UART_SetConfig+0x4b6>
 800470a:	a201      	add	r2, pc, #4	; (adr r2, 8004710 <UART_SetConfig+0x46c>)
 800470c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004710:	08004735 	.word	0x08004735
 8004714:	0800473d 	.word	0x0800473d
 8004718:	08004745 	.word	0x08004745
 800471c:	0800475b 	.word	0x0800475b
 8004720:	0800474b 	.word	0x0800474b
 8004724:	0800475b 	.word	0x0800475b
 8004728:	0800475b 	.word	0x0800475b
 800472c:	0800475b 	.word	0x0800475b
 8004730:	08004753 	.word	0x08004753
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004734:	f7fe fd26 	bl	8003184 <HAL_RCC_GetPCLK1Freq>
 8004738:	6178      	str	r0, [r7, #20]
        break;
 800473a:	e013      	b.n	8004764 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800473c:	f7fe fd38 	bl	80031b0 <HAL_RCC_GetPCLK2Freq>
 8004740:	6178      	str	r0, [r7, #20]
        break;
 8004742:	e00f      	b.n	8004764 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004744:	4b1b      	ldr	r3, [pc, #108]	; (80047b4 <UART_SetConfig+0x510>)
 8004746:	617b      	str	r3, [r7, #20]
        break;
 8004748:	e00c      	b.n	8004764 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800474a:	f7fe fc83 	bl	8003054 <HAL_RCC_GetSysClockFreq>
 800474e:	6178      	str	r0, [r7, #20]
        break;
 8004750:	e008      	b.n	8004764 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004752:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004756:	617b      	str	r3, [r7, #20]
        break;
 8004758:	e004      	b.n	8004764 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 800475a:	2300      	movs	r3, #0
 800475c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800475e:	2301      	movs	r3, #1
 8004760:	76bb      	strb	r3, [r7, #26]
        break;
 8004762:	bf00      	nop
    }

    if (pclk != 0U)
 8004764:	697b      	ldr	r3, [r7, #20]
 8004766:	2b00      	cmp	r3, #0
 8004768:	d018      	beq.n	800479c <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	685b      	ldr	r3, [r3, #4]
 800476e:	085a      	lsrs	r2, r3, #1
 8004770:	697b      	ldr	r3, [r7, #20]
 8004772:	441a      	add	r2, r3
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	685b      	ldr	r3, [r3, #4]
 8004778:	fbb2 f3f3 	udiv	r3, r2, r3
 800477c:	b29b      	uxth	r3, r3
 800477e:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004780:	693b      	ldr	r3, [r7, #16]
 8004782:	2b0f      	cmp	r3, #15
 8004784:	d908      	bls.n	8004798 <UART_SetConfig+0x4f4>
 8004786:	693b      	ldr	r3, [r7, #16]
 8004788:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800478c:	d204      	bcs.n	8004798 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	693a      	ldr	r2, [r7, #16]
 8004794:	60da      	str	r2, [r3, #12]
 8004796:	e001      	b.n	800479c <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8004798:	2301      	movs	r3, #1
 800479a:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2200      	movs	r2, #0
 80047a0:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2200      	movs	r2, #0
 80047a6:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80047a8:	7ebb      	ldrb	r3, [r7, #26]
}
 80047aa:	4618      	mov	r0, r3
 80047ac:	3720      	adds	r7, #32
 80047ae:	46bd      	mov	sp, r7
 80047b0:	bdb0      	pop	{r4, r5, r7, pc}
 80047b2:	bf00      	nop
 80047b4:	00f42400 	.word	0x00f42400

080047b8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80047b8:	b480      	push	{r7}
 80047ba:	b083      	sub	sp, #12
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047c4:	f003 0301 	and.w	r3, r3, #1
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d00a      	beq.n	80047e2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	685b      	ldr	r3, [r3, #4]
 80047d2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	430a      	orrs	r2, r1
 80047e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047e6:	f003 0302 	and.w	r3, r3, #2
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d00a      	beq.n	8004804 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	685b      	ldr	r3, [r3, #4]
 80047f4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	430a      	orrs	r2, r1
 8004802:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004808:	f003 0304 	and.w	r3, r3, #4
 800480c:	2b00      	cmp	r3, #0
 800480e:	d00a      	beq.n	8004826 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	685b      	ldr	r3, [r3, #4]
 8004816:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	430a      	orrs	r2, r1
 8004824:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800482a:	f003 0308 	and.w	r3, r3, #8
 800482e:	2b00      	cmp	r3, #0
 8004830:	d00a      	beq.n	8004848 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	685b      	ldr	r3, [r3, #4]
 8004838:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	430a      	orrs	r2, r1
 8004846:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800484c:	f003 0310 	and.w	r3, r3, #16
 8004850:	2b00      	cmp	r3, #0
 8004852:	d00a      	beq.n	800486a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	689b      	ldr	r3, [r3, #8]
 800485a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	430a      	orrs	r2, r1
 8004868:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800486e:	f003 0320 	and.w	r3, r3, #32
 8004872:	2b00      	cmp	r3, #0
 8004874:	d00a      	beq.n	800488c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	689b      	ldr	r3, [r3, #8]
 800487c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	430a      	orrs	r2, r1
 800488a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004890:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004894:	2b00      	cmp	r3, #0
 8004896:	d01a      	beq.n	80048ce <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	685b      	ldr	r3, [r3, #4]
 800489e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	430a      	orrs	r2, r1
 80048ac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048b2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80048b6:	d10a      	bne.n	80048ce <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	685b      	ldr	r3, [r3, #4]
 80048be:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	430a      	orrs	r2, r1
 80048cc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d00a      	beq.n	80048f0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	685b      	ldr	r3, [r3, #4]
 80048e0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	430a      	orrs	r2, r1
 80048ee:	605a      	str	r2, [r3, #4]
  }
}
 80048f0:	bf00      	nop
 80048f2:	370c      	adds	r7, #12
 80048f4:	46bd      	mov	sp, r7
 80048f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fa:	4770      	bx	lr

080048fc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80048fc:	b580      	push	{r7, lr}
 80048fe:	b086      	sub	sp, #24
 8004900:	af02      	add	r7, sp, #8
 8004902:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2200      	movs	r2, #0
 8004908:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800490c:	f7fd f878 	bl	8001a00 <HAL_GetTick>
 8004910:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f003 0308 	and.w	r3, r3, #8
 800491c:	2b08      	cmp	r3, #8
 800491e:	d10e      	bne.n	800493e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004920:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004924:	9300      	str	r3, [sp, #0]
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	2200      	movs	r2, #0
 800492a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800492e:	6878      	ldr	r0, [r7, #4]
 8004930:	f000 f82d 	bl	800498e <UART_WaitOnFlagUntilTimeout>
 8004934:	4603      	mov	r3, r0
 8004936:	2b00      	cmp	r3, #0
 8004938:	d001      	beq.n	800493e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800493a:	2303      	movs	r3, #3
 800493c:	e023      	b.n	8004986 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f003 0304 	and.w	r3, r3, #4
 8004948:	2b04      	cmp	r3, #4
 800494a:	d10e      	bne.n	800496a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800494c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004950:	9300      	str	r3, [sp, #0]
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	2200      	movs	r2, #0
 8004956:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800495a:	6878      	ldr	r0, [r7, #4]
 800495c:	f000 f817 	bl	800498e <UART_WaitOnFlagUntilTimeout>
 8004960:	4603      	mov	r3, r0
 8004962:	2b00      	cmp	r3, #0
 8004964:	d001      	beq.n	800496a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004966:	2303      	movs	r3, #3
 8004968:	e00d      	b.n	8004986 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2220      	movs	r2, #32
 800496e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2220      	movs	r2, #32
 8004974:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	2200      	movs	r2, #0
 800497a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2200      	movs	r2, #0
 8004980:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8004984:	2300      	movs	r3, #0
}
 8004986:	4618      	mov	r0, r3
 8004988:	3710      	adds	r7, #16
 800498a:	46bd      	mov	sp, r7
 800498c:	bd80      	pop	{r7, pc}

0800498e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800498e:	b580      	push	{r7, lr}
 8004990:	b084      	sub	sp, #16
 8004992:	af00      	add	r7, sp, #0
 8004994:	60f8      	str	r0, [r7, #12]
 8004996:	60b9      	str	r1, [r7, #8]
 8004998:	603b      	str	r3, [r7, #0]
 800499a:	4613      	mov	r3, r2
 800499c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800499e:	e05e      	b.n	8004a5e <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80049a0:	69bb      	ldr	r3, [r7, #24]
 80049a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049a6:	d05a      	beq.n	8004a5e <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049a8:	f7fd f82a 	bl	8001a00 <HAL_GetTick>
 80049ac:	4602      	mov	r2, r0
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	1ad3      	subs	r3, r2, r3
 80049b2:	69ba      	ldr	r2, [r7, #24]
 80049b4:	429a      	cmp	r2, r3
 80049b6:	d302      	bcc.n	80049be <UART_WaitOnFlagUntilTimeout+0x30>
 80049b8:	69bb      	ldr	r3, [r7, #24]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d11b      	bne.n	80049f6 <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	681a      	ldr	r2, [r3, #0]
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80049cc:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	689a      	ldr	r2, [r3, #8]
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f022 0201 	bic.w	r2, r2, #1
 80049dc:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	2220      	movs	r2, #32
 80049e2:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	2220      	movs	r2, #32
 80049e8:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	2200      	movs	r2, #0
 80049ee:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80049f2:	2303      	movs	r3, #3
 80049f4:	e043      	b.n	8004a7e <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f003 0304 	and.w	r3, r3, #4
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d02c      	beq.n	8004a5e <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	69db      	ldr	r3, [r3, #28]
 8004a0a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004a0e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004a12:	d124      	bne.n	8004a5e <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004a1c:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	681a      	ldr	r2, [r3, #0]
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004a2c:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	689a      	ldr	r2, [r3, #8]
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f022 0201 	bic.w	r2, r2, #1
 8004a3c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	2220      	movs	r2, #32
 8004a42:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	2220      	movs	r2, #32
 8004a48:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	2220      	movs	r2, #32
 8004a4e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	2200      	movs	r2, #0
 8004a56:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8004a5a:	2303      	movs	r3, #3
 8004a5c:	e00f      	b.n	8004a7e <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	69da      	ldr	r2, [r3, #28]
 8004a64:	68bb      	ldr	r3, [r7, #8]
 8004a66:	4013      	ands	r3, r2
 8004a68:	68ba      	ldr	r2, [r7, #8]
 8004a6a:	429a      	cmp	r2, r3
 8004a6c:	bf0c      	ite	eq
 8004a6e:	2301      	moveq	r3, #1
 8004a70:	2300      	movne	r3, #0
 8004a72:	b2db      	uxtb	r3, r3
 8004a74:	461a      	mov	r2, r3
 8004a76:	79fb      	ldrb	r3, [r7, #7]
 8004a78:	429a      	cmp	r2, r3
 8004a7a:	d091      	beq.n	80049a0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004a7c:	2300      	movs	r3, #0
}
 8004a7e:	4618      	mov	r0, r3
 8004a80:	3710      	adds	r7, #16
 8004a82:	46bd      	mov	sp, r7
 8004a84:	bd80      	pop	{r7, pc}
	...

08004a88 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004a88:	b480      	push	{r7}
 8004a8a:	b085      	sub	sp, #20
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	60f8      	str	r0, [r7, #12]
 8004a90:	60b9      	str	r1, [r7, #8]
 8004a92:	4613      	mov	r3, r2
 8004a94:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	68ba      	ldr	r2, [r7, #8]
 8004a9a:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	88fa      	ldrh	r2, [r7, #6]
 8004aa0:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	88fa      	ldrh	r2, [r7, #6]
 8004aa8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	2200      	movs	r2, #0
 8004ab0:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	689b      	ldr	r3, [r3, #8]
 8004ab6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004aba:	d10e      	bne.n	8004ada <UART_Start_Receive_IT+0x52>
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	691b      	ldr	r3, [r3, #16]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d105      	bne.n	8004ad0 <UART_Start_Receive_IT+0x48>
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	f240 12ff 	movw	r2, #511	; 0x1ff
 8004aca:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004ace:	e02d      	b.n	8004b2c <UART_Start_Receive_IT+0xa4>
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	22ff      	movs	r2, #255	; 0xff
 8004ad4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004ad8:	e028      	b.n	8004b2c <UART_Start_Receive_IT+0xa4>
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	689b      	ldr	r3, [r3, #8]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d10d      	bne.n	8004afe <UART_Start_Receive_IT+0x76>
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	691b      	ldr	r3, [r3, #16]
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d104      	bne.n	8004af4 <UART_Start_Receive_IT+0x6c>
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	22ff      	movs	r2, #255	; 0xff
 8004aee:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004af2:	e01b      	b.n	8004b2c <UART_Start_Receive_IT+0xa4>
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	227f      	movs	r2, #127	; 0x7f
 8004af8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004afc:	e016      	b.n	8004b2c <UART_Start_Receive_IT+0xa4>
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	689b      	ldr	r3, [r3, #8]
 8004b02:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004b06:	d10d      	bne.n	8004b24 <UART_Start_Receive_IT+0x9c>
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	691b      	ldr	r3, [r3, #16]
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d104      	bne.n	8004b1a <UART_Start_Receive_IT+0x92>
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	227f      	movs	r2, #127	; 0x7f
 8004b14:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004b18:	e008      	b.n	8004b2c <UART_Start_Receive_IT+0xa4>
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	223f      	movs	r2, #63	; 0x3f
 8004b1e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004b22:	e003      	b.n	8004b2c <UART_Start_Receive_IT+0xa4>
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	2200      	movs	r2, #0
 8004b28:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	2200      	movs	r2, #0
 8004b30:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	2222      	movs	r2, #34	; 0x22
 8004b38:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	689a      	ldr	r2, [r3, #8]
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f042 0201 	orr.w	r2, r2, #1
 8004b48:	609a      	str	r2, [r3, #8]
    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	689b      	ldr	r3, [r3, #8]
 8004b4e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b52:	d107      	bne.n	8004b64 <UART_Start_Receive_IT+0xdc>
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	691b      	ldr	r3, [r3, #16]
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d103      	bne.n	8004b64 <UART_Start_Receive_IT+0xdc>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	4a0c      	ldr	r2, [pc, #48]	; (8004b90 <UART_Start_Receive_IT+0x108>)
 8004b60:	665a      	str	r2, [r3, #100]	; 0x64
 8004b62:	e002      	b.n	8004b6a <UART_Start_Receive_IT+0xe2>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	4a0b      	ldr	r2, [pc, #44]	; (8004b94 <UART_Start_Receive_IT+0x10c>)
 8004b68:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	681a      	ldr	r2, [r3, #0]
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8004b80:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8004b82:	2300      	movs	r3, #0
}
 8004b84:	4618      	mov	r0, r3
 8004b86:	3714      	adds	r7, #20
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8e:	4770      	bx	lr
 8004b90:	08004d2d 	.word	0x08004d2d
 8004b94:	08004c55 	.word	0x08004c55

08004b98 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004b98:	b480      	push	{r7}
 8004b9a:	b083      	sub	sp, #12
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	681a      	ldr	r2, [r3, #0]
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004bae:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	689a      	ldr	r2, [r3, #8]
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f022 0201 	bic.w	r2, r2, #1
 8004bbe:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004bc4:	2b01      	cmp	r3, #1
 8004bc6:	d107      	bne.n	8004bd8 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	681a      	ldr	r2, [r3, #0]
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f022 0210 	bic.w	r2, r2, #16
 8004bd6:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2220      	movs	r2, #32
 8004bdc:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	2200      	movs	r2, #0
 8004be2:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2200      	movs	r2, #0
 8004be8:	665a      	str	r2, [r3, #100]	; 0x64
}
 8004bea:	bf00      	nop
 8004bec:	370c      	adds	r7, #12
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf4:	4770      	bx	lr

08004bf6 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004bf6:	b580      	push	{r7, lr}
 8004bf8:	b084      	sub	sp, #16
 8004bfa:	af00      	add	r7, sp, #0
 8004bfc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c02:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	2200      	movs	r2, #0
 8004c08:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	2200      	movs	r2, #0
 8004c10:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004c14:	68f8      	ldr	r0, [r7, #12]
 8004c16:	f7ff fb2f 	bl	8004278 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004c1a:	bf00      	nop
 8004c1c:	3710      	adds	r7, #16
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	bd80      	pop	{r7, pc}

08004c22 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004c22:	b580      	push	{r7, lr}
 8004c24:	b082      	sub	sp, #8
 8004c26:	af00      	add	r7, sp, #0
 8004c28:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	681a      	ldr	r2, [r3, #0]
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c38:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	2220      	movs	r2, #32
 8004c3e:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2200      	movs	r2, #0
 8004c44:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004c46:	6878      	ldr	r0, [r7, #4]
 8004c48:	f7ff fb0c 	bl	8004264 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004c4c:	bf00      	nop
 8004c4e:	3708      	adds	r7, #8
 8004c50:	46bd      	mov	sp, r7
 8004c52:	bd80      	pop	{r7, pc}

08004c54 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b084      	sub	sp, #16
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004c62:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004c68:	2b22      	cmp	r3, #34	; 0x22
 8004c6a:	d151      	bne.n	8004d10 <UART_RxISR_8BIT+0xbc>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8004c72:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004c74:	89bb      	ldrh	r3, [r7, #12]
 8004c76:	b2d9      	uxtb	r1, r3
 8004c78:	89fb      	ldrh	r3, [r7, #14]
 8004c7a:	b2da      	uxtb	r2, r3
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c80:	400a      	ands	r2, r1
 8004c82:	b2d2      	uxtb	r2, r2
 8004c84:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c8a:	1c5a      	adds	r2, r3, #1
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004c96:	b29b      	uxth	r3, r3
 8004c98:	3b01      	subs	r3, #1
 8004c9a:	b29a      	uxth	r2, r3
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004ca8:	b29b      	uxth	r3, r3
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d13a      	bne.n	8004d24 <UART_RxISR_8BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	681a      	ldr	r2, [r3, #0]
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004cbc:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	689a      	ldr	r2, [r3, #8]
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f022 0201 	bic.w	r2, r2, #1
 8004ccc:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	2220      	movs	r2, #32
 8004cd2:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004cde:	2b01      	cmp	r3, #1
 8004ce0:	d10f      	bne.n	8004d02 <UART_RxISR_8BIT+0xae>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	681a      	ldr	r2, [r3, #0]
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f022 0210 	bic.w	r2, r2, #16
 8004cf0:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004cf8:	4619      	mov	r1, r3
 8004cfa:	6878      	ldr	r0, [r7, #4]
 8004cfc:	f7ff fac6 	bl	800428c <HAL_UARTEx_RxEventCallback>
 8004d00:	e002      	b.n	8004d08 <UART_RxISR_8BIT+0xb4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004d02:	6878      	ldr	r0, [r7, #4]
 8004d04:	f7fc faaa 	bl	800125c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	661a      	str	r2, [r3, #96]	; 0x60
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004d0e:	e009      	b.n	8004d24 <UART_RxISR_8BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	8b1b      	ldrh	r3, [r3, #24]
 8004d16:	b29a      	uxth	r2, r3
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f042 0208 	orr.w	r2, r2, #8
 8004d20:	b292      	uxth	r2, r2
 8004d22:	831a      	strh	r2, [r3, #24]
}
 8004d24:	bf00      	nop
 8004d26:	3710      	adds	r7, #16
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	bd80      	pop	{r7, pc}

08004d2c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b084      	sub	sp, #16
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004d3a:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004d40:	2b22      	cmp	r3, #34	; 0x22
 8004d42:	d151      	bne.n	8004de8 <UART_RxISR_16BIT+0xbc>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8004d4a:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d50:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 8004d52:	89ba      	ldrh	r2, [r7, #12]
 8004d54:	89fb      	ldrh	r3, [r7, #14]
 8004d56:	4013      	ands	r3, r2
 8004d58:	b29a      	uxth	r2, r3
 8004d5a:	68bb      	ldr	r3, [r7, #8]
 8004d5c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d62:	1c9a      	adds	r2, r3, #2
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004d6e:	b29b      	uxth	r3, r3
 8004d70:	3b01      	subs	r3, #1
 8004d72:	b29a      	uxth	r2, r3
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004d80:	b29b      	uxth	r3, r3
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d13a      	bne.n	8004dfc <UART_RxISR_16BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	681a      	ldr	r2, [r3, #0]
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004d94:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	689a      	ldr	r2, [r3, #8]
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f022 0201 	bic.w	r2, r2, #1
 8004da4:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2220      	movs	r2, #32
 8004daa:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2200      	movs	r2, #0
 8004db0:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004db6:	2b01      	cmp	r3, #1
 8004db8:	d10f      	bne.n	8004dda <UART_RxISR_16BIT+0xae>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	681a      	ldr	r2, [r3, #0]
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f022 0210 	bic.w	r2, r2, #16
 8004dc8:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004dd0:	4619      	mov	r1, r3
 8004dd2:	6878      	ldr	r0, [r7, #4]
 8004dd4:	f7ff fa5a 	bl	800428c <HAL_UARTEx_RxEventCallback>
 8004dd8:	e002      	b.n	8004de0 <UART_RxISR_16BIT+0xb4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004dda:	6878      	ldr	r0, [r7, #4]
 8004ddc:	f7fc fa3e 	bl	800125c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2200      	movs	r2, #0
 8004de4:	661a      	str	r2, [r3, #96]	; 0x60
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004de6:	e009      	b.n	8004dfc <UART_RxISR_16BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	8b1b      	ldrh	r3, [r3, #24]
 8004dee:	b29a      	uxth	r2, r3
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f042 0208 	orr.w	r2, r2, #8
 8004df8:	b292      	uxth	r2, r2
 8004dfa:	831a      	strh	r2, [r3, #24]
}
 8004dfc:	bf00      	nop
 8004dfe:	3710      	adds	r7, #16
 8004e00:	46bd      	mov	sp, r7
 8004e02:	bd80      	pop	{r7, pc}

08004e04 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004e04:	b480      	push	{r7}
 8004e06:	b083      	sub	sp, #12
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004e0c:	bf00      	nop
 8004e0e:	370c      	adds	r7, #12
 8004e10:	46bd      	mov	sp, r7
 8004e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e16:	4770      	bx	lr

08004e18 <Flash_erase>:

#include <hw.h>


/*_________________________________________________________________________________________________________________________________*/
void Flash_erase( uint32_t _page ) {
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b086      	sub	sp, #24
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
	FLASH_EraseInitTypeDef EraseStruct ;
	static uint32_t PageEraseERROR_Addr  ;
	HAL_FLASH_Unlock() ;
 8004e20:	f7fc fff6 	bl	8001e10 <HAL_FLASH_Unlock>

	if( (int)_page <= 255 )
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2bff      	cmp	r3, #255	; 0xff
 8004e28:	dc02      	bgt.n	8004e30 <Flash_erase+0x18>
		EraseStruct.Banks = FLASH_BANK_1 ;
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	60fb      	str	r3, [r7, #12]
 8004e2e:	e001      	b.n	8004e34 <Flash_erase+0x1c>
	else
		EraseStruct.Banks = FLASH_BANK_2 ;
 8004e30:	2302      	movs	r3, #2
 8004e32:	60fb      	str	r3, [r7, #12]
	EraseStruct.NbPages = 1 ;
 8004e34:	2301      	movs	r3, #1
 8004e36:	617b      	str	r3, [r7, #20]
	EraseStruct.TypeErase = FLASH_TYPEERASE_PAGES ;
 8004e38:	2300      	movs	r3, #0
 8004e3a:	60bb      	str	r3, [r7, #8]
	EraseStruct.Page = _page ;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	613b      	str	r3, [r7, #16]

	if( HAL_FLASHEx_Erase( &EraseStruct, &PageEraseERROR_Addr ) != HAL_OK )
 8004e40:	f107 0308 	add.w	r3, r7, #8
 8004e44:	4907      	ldr	r1, [pc, #28]	; (8004e64 <Flash_erase+0x4c>)
 8004e46:	4618      	mov	r0, r3
 8004e48:	f7fd f8d2 	bl	8001ff0 <HAL_FLASHEx_Erase>
 8004e4c:	4603      	mov	r3, r0
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d002      	beq.n	8004e58 <Flash_erase+0x40>
		return (void)HAL_FLASH_GetError() ;
 8004e52:	f7fd f80f 	bl	8001e74 <HAL_FLASH_GetError>
 8004e56:	e001      	b.n	8004e5c <Flash_erase+0x44>

	HAL_FLASH_Lock() ;
 8004e58:	f7fc fffc 	bl	8001e54 <HAL_FLASH_Lock>
}
 8004e5c:	3718      	adds	r7, #24
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	bd80      	pop	{r7, pc}
 8004e62:	bf00      	nop
 8004e64:	20000250 	.word	0x20000250

08004e68 <Flash_write>:



/*_________________________________________________________________________________________________________________________________*/
void  Flash_write( uint32_t _address, const uint8_t* _data, int _dataLength ) {
 8004e68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e6c:	b097      	sub	sp, #92	; 0x5c
 8004e6e:	af00      	add	r7, sp, #0
 8004e70:	6378      	str	r0, [r7, #52]	; 0x34
 8004e72:	6339      	str	r1, [r7, #48]	; 0x30
 8004e74:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004e76:	466b      	mov	r3, sp
 8004e78:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_FLASH_Unlock() ;
 8004e7a:	f7fc ffc9 	bl	8001e10 <HAL_FLASH_Unlock>

	// round to double word ( 8 byte )
	unsigned int dwLen = 0 ;
 8004e7e:	2300      	movs	r3, #0
 8004e80:	64bb      	str	r3, [r7, #72]	; 0x48
	if( ( _dataLength % 8 == 0 ) && ( _dataLength >= 8 ) ) dwLen = _dataLength ;
 8004e82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e84:	f003 0307 	and.w	r3, r3, #7
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d105      	bne.n	8004e98 <Flash_write+0x30>
 8004e8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e8e:	2b07      	cmp	r3, #7
 8004e90:	dd02      	ble.n	8004e98 <Flash_write+0x30>
 8004e92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e94:	64bb      	str	r3, [r7, #72]	; 0x48
 8004e96:	e02a      	b.n	8004eee <Flash_write+0x86>
	else if( ( _dataLength % 8 > 0 ) && ( _dataLength > 8 ) ) dwLen = _dataLength + ( 8 - ( _dataLength % 8 ) ) ;
 8004e98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e9a:	4259      	negs	r1, r3
 8004e9c:	f003 0207 	and.w	r2, r3, #7
 8004ea0:	f001 0307 	and.w	r3, r1, #7
 8004ea4:	bf58      	it	pl
 8004ea6:	425a      	negpl	r2, r3
 8004ea8:	2a00      	cmp	r2, #0
 8004eaa:	dd10      	ble.n	8004ece <Flash_write+0x66>
 8004eac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004eae:	2b08      	cmp	r3, #8
 8004eb0:	dd0d      	ble.n	8004ece <Flash_write+0x66>
 8004eb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004eb4:	4259      	negs	r1, r3
 8004eb6:	f003 0207 	and.w	r2, r3, #7
 8004eba:	f001 0307 	and.w	r3, r1, #7
 8004ebe:	bf58      	it	pl
 8004ec0:	425a      	negpl	r2, r3
 8004ec2:	f1c2 0208 	rsb	r2, r2, #8
 8004ec6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ec8:	4413      	add	r3, r2
 8004eca:	64bb      	str	r3, [r7, #72]	; 0x48
 8004ecc:	e00f      	b.n	8004eee <Flash_write+0x86>
	else if( _dataLength < 8 ) dwLen = _dataLength + ( 8 - ( _dataLength % 8 ) ) ;
 8004ece:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ed0:	2b07      	cmp	r3, #7
 8004ed2:	dc0c      	bgt.n	8004eee <Flash_write+0x86>
 8004ed4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ed6:	4259      	negs	r1, r3
 8004ed8:	f003 0207 	and.w	r2, r3, #7
 8004edc:	f001 0307 	and.w	r3, r1, #7
 8004ee0:	bf58      	it	pl
 8004ee2:	425a      	negpl	r2, r3
 8004ee4:	f1c2 0208 	rsb	r2, r2, #8
 8004ee8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004eea:	4413      	add	r3, r2
 8004eec:	64bb      	str	r3, [r7, #72]	; 0x48

	uint8_t dataArr[ dwLen + 1 ] ;
 8004eee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004ef0:	1c5c      	adds	r4, r3, #1
 8004ef2:	4623      	mov	r3, r4
 8004ef4:	3b01      	subs	r3, #1
 8004ef6:	643b      	str	r3, [r7, #64]	; 0x40
 8004ef8:	4622      	mov	r2, r4
 8004efa:	f04f 0300 	mov.w	r3, #0
 8004efe:	f04f 0000 	mov.w	r0, #0
 8004f02:	f04f 0100 	mov.w	r1, #0
 8004f06:	00d9      	lsls	r1, r3, #3
 8004f08:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004f0c:	00d0      	lsls	r0, r2, #3
 8004f0e:	4622      	mov	r2, r4
 8004f10:	f04f 0300 	mov.w	r3, #0
 8004f14:	f04f 0000 	mov.w	r0, #0
 8004f18:	f04f 0100 	mov.w	r1, #0
 8004f1c:	00d9      	lsls	r1, r3, #3
 8004f1e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004f22:	00d0      	lsls	r0, r2, #3
 8004f24:	1de3      	adds	r3, r4, #7
 8004f26:	08db      	lsrs	r3, r3, #3
 8004f28:	00db      	lsls	r3, r3, #3
 8004f2a:	ebad 0d03 	sub.w	sp, sp, r3
 8004f2e:	466b      	mov	r3, sp
 8004f30:	3300      	adds	r3, #0
 8004f32:	63fb      	str	r3, [r7, #60]	; 0x3c
	memset( (char*)dataArr, 0x00, _dataLength + 1 ) ;
 8004f34:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8004f36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f38:	3301      	adds	r3, #1
 8004f3a:	461a      	mov	r2, r3
 8004f3c:	2100      	movs	r1, #0
 8004f3e:	f000 fb21 	bl	8005584 <memset>
	memcpy( (char*)dataArr, (char*)_data, _dataLength ) ;
 8004f42:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8004f44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f46:	461a      	mov	r2, r3
 8004f48:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004f4a:	f000 fb0d 	bl	8005568 <memcpy>
	for( int i = 0 ; i < dwLen ; i++ )
 8004f4e:	2300      	movs	r3, #0
 8004f50:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004f52:	e008      	b.n	8004f66 <Flash_write+0xfe>
		dataArr[ i + _dataLength ] = 0xFF ;
 8004f54:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004f56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f58:	18d1      	adds	r1, r2, r3
 8004f5a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004f5c:	23ff      	movs	r3, #255	; 0xff
 8004f5e:	5453      	strb	r3, [r2, r1]
	for( int i = 0 ; i < dwLen ; i++ )
 8004f60:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004f62:	3301      	adds	r3, #1
 8004f64:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004f66:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004f68:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	d8f2      	bhi.n	8004f54 <Flash_write+0xec>

	uint64_t data = 0x0000000000000000 ;
 8004f6e:	f04f 0200 	mov.w	r2, #0
 8004f72:	f04f 0300 	mov.w	r3, #0
 8004f76:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50

	for( unsigned int i = 0; i < dwLen; i += 8 ) {
 8004f7a:	2300      	movs	r3, #0
 8004f7c:	647b      	str	r3, [r7, #68]	; 0x44
 8004f7e:	e0eb      	b.n	8005158 <Flash_write+0x2f0>
		data |= dataArr[ i + 7 ] ; data <<= 8 ;
 8004f80:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004f82:	1dda      	adds	r2, r3, #7
 8004f84:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f86:	5c9b      	ldrb	r3, [r3, r2]
 8004f88:	b2d8      	uxtb	r0, r3
 8004f8a:	f04f 0100 	mov.w	r1, #0
 8004f8e:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004f92:	ea42 0400 	orr.w	r4, r2, r0
 8004f96:	623c      	str	r4, [r7, #32]
 8004f98:	430b      	orrs	r3, r1
 8004f9a:	627b      	str	r3, [r7, #36]	; 0x24
 8004f9c:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8004fa0:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
 8004fa4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004fa8:	f04f 0000 	mov.w	r0, #0
 8004fac:	f04f 0100 	mov.w	r1, #0
 8004fb0:	0219      	lsls	r1, r3, #8
 8004fb2:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 8004fb6:	0210      	lsls	r0, r2, #8
 8004fb8:	e9c7 0114 	strd	r0, r1, [r7, #80]	; 0x50
		data |= dataArr[ i + 6 ] ; data <<= 8 ;
 8004fbc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004fbe:	1d9a      	adds	r2, r3, #6
 8004fc0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004fc2:	5c9b      	ldrb	r3, [r3, r2]
 8004fc4:	b2d8      	uxtb	r0, r3
 8004fc6:	f04f 0100 	mov.w	r1, #0
 8004fca:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004fce:	ea42 0400 	orr.w	r4, r2, r0
 8004fd2:	61bc      	str	r4, [r7, #24]
 8004fd4:	430b      	orrs	r3, r1
 8004fd6:	61fb      	str	r3, [r7, #28]
 8004fd8:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8004fdc:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
 8004fe0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004fe4:	f04f 0000 	mov.w	r0, #0
 8004fe8:	f04f 0100 	mov.w	r1, #0
 8004fec:	0219      	lsls	r1, r3, #8
 8004fee:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 8004ff2:	0210      	lsls	r0, r2, #8
 8004ff4:	e9c7 0114 	strd	r0, r1, [r7, #80]	; 0x50
		data |= dataArr[ i + 5 ] ; data <<= 8 ;
 8004ff8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004ffa:	1d5a      	adds	r2, r3, #5
 8004ffc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ffe:	5c9b      	ldrb	r3, [r3, r2]
 8005000:	b2d8      	uxtb	r0, r3
 8005002:	f04f 0100 	mov.w	r1, #0
 8005006:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800500a:	ea42 0400 	orr.w	r4, r2, r0
 800500e:	613c      	str	r4, [r7, #16]
 8005010:	430b      	orrs	r3, r1
 8005012:	617b      	str	r3, [r7, #20]
 8005014:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8005018:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
 800501c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005020:	f04f 0000 	mov.w	r0, #0
 8005024:	f04f 0100 	mov.w	r1, #0
 8005028:	0219      	lsls	r1, r3, #8
 800502a:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 800502e:	0210      	lsls	r0, r2, #8
 8005030:	e9c7 0114 	strd	r0, r1, [r7, #80]	; 0x50
		data |= dataArr[ i + 4 ] ; data <<= 8 ;
 8005034:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005036:	1d1a      	adds	r2, r3, #4
 8005038:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800503a:	5c9b      	ldrb	r3, [r3, r2]
 800503c:	b2d8      	uxtb	r0, r3
 800503e:	f04f 0100 	mov.w	r1, #0
 8005042:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005046:	ea42 0400 	orr.w	r4, r2, r0
 800504a:	60bc      	str	r4, [r7, #8]
 800504c:	430b      	orrs	r3, r1
 800504e:	60fb      	str	r3, [r7, #12]
 8005050:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8005054:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
 8005058:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800505c:	f04f 0000 	mov.w	r0, #0
 8005060:	f04f 0100 	mov.w	r1, #0
 8005064:	0219      	lsls	r1, r3, #8
 8005066:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 800506a:	0210      	lsls	r0, r2, #8
 800506c:	e9c7 0114 	strd	r0, r1, [r7, #80]	; 0x50
		data |= dataArr[ i + 3 ] ; data <<= 8 ;
 8005070:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005072:	1cda      	adds	r2, r3, #3
 8005074:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005076:	5c9b      	ldrb	r3, [r3, r2]
 8005078:	b2d8      	uxtb	r0, r3
 800507a:	f04f 0100 	mov.w	r1, #0
 800507e:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005082:	ea42 0400 	orr.w	r4, r2, r0
 8005086:	603c      	str	r4, [r7, #0]
 8005088:	430b      	orrs	r3, r1
 800508a:	607b      	str	r3, [r7, #4]
 800508c:	e9d7 3400 	ldrd	r3, r4, [r7]
 8005090:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
 8005094:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005098:	f04f 0000 	mov.w	r0, #0
 800509c:	f04f 0100 	mov.w	r1, #0
 80050a0:	0219      	lsls	r1, r3, #8
 80050a2:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 80050a6:	0210      	lsls	r0, r2, #8
 80050a8:	e9c7 0114 	strd	r0, r1, [r7, #80]	; 0x50
		data |= dataArr[ i + 2 ] ; data <<= 8 ;
 80050ac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80050ae:	1c9a      	adds	r2, r3, #2
 80050b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80050b2:	5c9b      	ldrb	r3, [r3, r2]
 80050b4:	b2d8      	uxtb	r0, r3
 80050b6:	f04f 0100 	mov.w	r1, #0
 80050ba:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80050be:	ea42 0500 	orr.w	r5, r2, r0
 80050c2:	ea43 0601 	orr.w	r6, r3, r1
 80050c6:	e9c7 5614 	strd	r5, r6, [r7, #80]	; 0x50
 80050ca:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80050ce:	f04f 0000 	mov.w	r0, #0
 80050d2:	f04f 0100 	mov.w	r1, #0
 80050d6:	0219      	lsls	r1, r3, #8
 80050d8:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 80050dc:	0210      	lsls	r0, r2, #8
 80050de:	e9c7 0114 	strd	r0, r1, [r7, #80]	; 0x50
		data |= dataArr[ i + 1 ] ; data <<= 8 ;
 80050e2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80050e4:	1c5a      	adds	r2, r3, #1
 80050e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80050e8:	5c9b      	ldrb	r3, [r3, r2]
 80050ea:	b2d8      	uxtb	r0, r3
 80050ec:	f04f 0100 	mov.w	r1, #0
 80050f0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80050f4:	ea42 0a00 	orr.w	sl, r2, r0
 80050f8:	ea43 0b01 	orr.w	fp, r3, r1
 80050fc:	e9c7 ab14 	strd	sl, fp, [r7, #80]	; 0x50
 8005100:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005104:	f04f 0000 	mov.w	r0, #0
 8005108:	f04f 0100 	mov.w	r1, #0
 800510c:	0219      	lsls	r1, r3, #8
 800510e:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 8005112:	0210      	lsls	r0, r2, #8
 8005114:	e9c7 0114 	strd	r0, r1, [r7, #80]	; 0x50
		data |= dataArr[ i + 0 ] ;
 8005118:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800511a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800511c:	4413      	add	r3, r2
 800511e:	781b      	ldrb	r3, [r3, #0]
 8005120:	b2d8      	uxtb	r0, r3
 8005122:	f04f 0100 	mov.w	r1, #0
 8005126:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800512a:	ea42 0800 	orr.w	r8, r2, r0
 800512e:	ea43 0901 	orr.w	r9, r3, r1
 8005132:	e9c7 8914 	strd	r8, r9, [r7, #80]	; 0x50

		HAL_FLASH_Program( FLASH_TYPEPROGRAM_DOUBLEWORD, _address + i, data ) ;
 8005136:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005138:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800513a:	18d1      	adds	r1, r2, r3
 800513c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005140:	2000      	movs	r0, #0
 8005142:	f7fc fdf9 	bl	8001d38 <HAL_FLASH_Program>
		data = 0x0000000000000000 ;
 8005146:	f04f 0200 	mov.w	r2, #0
 800514a:	f04f 0300 	mov.w	r3, #0
 800514e:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
	for( unsigned int i = 0; i < dwLen; i += 8 ) {
 8005152:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005154:	3308      	adds	r3, #8
 8005156:	647b      	str	r3, [r7, #68]	; 0x44
 8005158:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800515a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800515c:	429a      	cmp	r2, r3
 800515e:	f4ff af0f 	bcc.w	8004f80 <Flash_write+0x118>
	}


	HAL_FLASH_Lock() ;
 8005162:	f7fc fe77 	bl	8001e54 <HAL_FLASH_Lock>
 8005166:	f8d7 d028 	ldr.w	sp, [r7, #40]	; 0x28
}
 800516a:	bf00      	nop
 800516c:	375c      	adds	r7, #92	; 0x5c
 800516e:	46bd      	mov	sp, r7
 8005170:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005174 <Flash_read_doubleWord>:
}



/*_________________________________________________________________________________________________________________________________*/
char* Flash_read_doubleWord( uint64_t _Address ) {
 8005174:	b580      	push	{r7, lr}
 8005176:	b088      	sub	sp, #32
 8005178:	af00      	add	r7, sp, #0
 800517a:	e9c7 0100 	strd	r0, r1, [r7]
	static char result[ 8 + 1 ] ;
	char temp[8] = {0} ;
 800517e:	2300      	movs	r3, #0
 8005180:	617b      	str	r3, [r7, #20]
 8005182:	2300      	movs	r3, #0
 8005184:	61bb      	str	r3, [r7, #24]
	memset( result, 0x00 , 8 + 1 ) ;
 8005186:	2209      	movs	r2, #9
 8005188:	2100      	movs	r1, #0
 800518a:	4820      	ldr	r0, [pc, #128]	; (800520c <Flash_read_doubleWord+0x98>)
 800518c:	f000 f9fa 	bl	8005584 <memset>
	memset( temp, 0xFF , 8 ) ;
 8005190:	f107 0314 	add.w	r3, r7, #20
 8005194:	2208      	movs	r2, #8
 8005196:	21ff      	movs	r1, #255	; 0xff
 8005198:	4618      	mov	r0, r3
 800519a:	f000 f9f3 	bl	8005584 <memset>
	uint64_t data[1] ;
	*data = *(__IO uint64_t *)_Address ;
 800519e:	683b      	ldr	r3, [r7, #0]
 80051a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051a4:	e9c7 2302 	strd	r2, r3, [r7, #8]

	for( int i = 0; i < 8; i++ ){
 80051a8:	2300      	movs	r3, #0
 80051aa:	61fb      	str	r3, [r7, #28]
 80051ac:	e01e      	b.n	80051ec <Flash_read_doubleWord+0x78>
		temp[i] &= data[0] ;
 80051ae:	f107 0214 	add.w	r2, r7, #20
 80051b2:	69fb      	ldr	r3, [r7, #28]
 80051b4:	4413      	add	r3, r2
 80051b6:	7819      	ldrb	r1, [r3, #0]
 80051b8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80051bc:	b2d3      	uxtb	r3, r2
 80051be:	400b      	ands	r3, r1
 80051c0:	b2d9      	uxtb	r1, r3
 80051c2:	f107 0214 	add.w	r2, r7, #20
 80051c6:	69fb      	ldr	r3, [r7, #28]
 80051c8:	4413      	add	r3, r2
 80051ca:	460a      	mov	r2, r1
 80051cc:	701a      	strb	r2, [r3, #0]
		data[0] >>= 8 ;
 80051ce:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80051d2:	f04f 0200 	mov.w	r2, #0
 80051d6:	f04f 0300 	mov.w	r3, #0
 80051da:	0a02      	lsrs	r2, r0, #8
 80051dc:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 80051e0:	0a0b      	lsrs	r3, r1, #8
 80051e2:	e9c7 2302 	strd	r2, r3, [r7, #8]
	for( int i = 0; i < 8; i++ ){
 80051e6:	69fb      	ldr	r3, [r7, #28]
 80051e8:	3301      	adds	r3, #1
 80051ea:	61fb      	str	r3, [r7, #28]
 80051ec:	69fb      	ldr	r3, [r7, #28]
 80051ee:	2b07      	cmp	r3, #7
 80051f0:	dddd      	ble.n	80051ae <Flash_read_doubleWord+0x3a>
	}

	memcpy( result, temp, 8 ) ;
 80051f2:	4b06      	ldr	r3, [pc, #24]	; (800520c <Flash_read_doubleWord+0x98>)
 80051f4:	461a      	mov	r2, r3
 80051f6:	f107 0314 	add.w	r3, r7, #20
 80051fa:	e893 0003 	ldmia.w	r3, {r0, r1}
 80051fe:	e882 0003 	stmia.w	r2, {r0, r1}
	return result ;
 8005202:	4b02      	ldr	r3, [pc, #8]	; (800520c <Flash_read_doubleWord+0x98>)
}
 8005204:	4618      	mov	r0, r3
 8005206:	3720      	adds	r7, #32
 8005208:	46bd      	mov	sp, r7
 800520a:	bd80      	pop	{r7, pc}
 800520c:	20000254 	.word	0x20000254

08005210 <sim7600_init>:
char sim_rxByte[ 1 ] = {0} ;
unsigned int sim_rxCnt = 0 ;



void sim7600_init() {
 8005210:	b580      	push	{r7, lr}
 8005212:	af00      	add	r7, sp, #0
	sim7600_memreset() ;
 8005214:	f000 f8a0 	bl	8005358 <sim7600_memreset>
	HAL_UART_Receive_IT( &SIM_UART_TXRX, (uint8_t*)sim_rxByte, 1 ) ;
 8005218:	2201      	movs	r2, #1
 800521a:	4903      	ldr	r1, [pc, #12]	; (8005228 <sim7600_init+0x18>)
 800521c:	4803      	ldr	r0, [pc, #12]	; (800522c <sim7600_init+0x1c>)
 800521e:	f7fe fddb 	bl	8003dd8 <HAL_UART_Receive_IT>
}
 8005222:	bf00      	nop
 8005224:	bd80      	pop	{r7, pc}
 8005226:	bf00      	nop
 8005228:	20000648 	.word	0x20000648
 800522c:	20000a4c 	.word	0x20000a4c

08005230 <sim7600_irqProcess>:



void sim7600_irqProcess() {
 8005230:	b580      	push	{r7, lr}
 8005232:	af00      	add	r7, sp, #0
	if(  sim_rxByte[0] == '\r' ){
 8005234:	4b10      	ldr	r3, [pc, #64]	; (8005278 <sim7600_irqProcess+0x48>)
 8005236:	781b      	ldrb	r3, [r3, #0]
 8005238:	2b0d      	cmp	r3, #13
 800523a:	d106      	bne.n	800524a <sim7600_irqProcess+0x1a>
		sim_rxDone_Flag = 1 ;
 800523c:	4b0f      	ldr	r3, [pc, #60]	; (800527c <sim7600_irqProcess+0x4c>)
 800523e:	2201      	movs	r2, #1
 8005240:	701a      	strb	r2, [r3, #0]
 8005242:	4b0d      	ldr	r3, [pc, #52]	; (8005278 <sim7600_irqProcess+0x48>)
 8005244:	2200      	movs	r2, #0
 8005246:	701a      	strb	r2, [r3, #0]
 8005248:	e00f      	b.n	800526a <sim7600_irqProcess+0x3a>
		memset( sim_rxByte, 0, 1 ) ;
	}else{
		sim_rxData[ sim_rxCnt ] = sim_rxByte[0] ;
 800524a:	4b0d      	ldr	r3, [pc, #52]	; (8005280 <sim7600_irqProcess+0x50>)
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	4a0a      	ldr	r2, [pc, #40]	; (8005278 <sim7600_irqProcess+0x48>)
 8005250:	7811      	ldrb	r1, [r2, #0]
 8005252:	4a0c      	ldr	r2, [pc, #48]	; (8005284 <sim7600_irqProcess+0x54>)
 8005254:	54d1      	strb	r1, [r2, r3]
		if ( sim_rxCnt < SIM_RXDATA_MAX ) sim_rxCnt++ ;
 8005256:	4b0a      	ldr	r3, [pc, #40]	; (8005280 <sim7600_irqProcess+0x50>)
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800525e:	d204      	bcs.n	800526a <sim7600_irqProcess+0x3a>
 8005260:	4b07      	ldr	r3, [pc, #28]	; (8005280 <sim7600_irqProcess+0x50>)
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	3301      	adds	r3, #1
 8005266:	4a06      	ldr	r2, [pc, #24]	; (8005280 <sim7600_irqProcess+0x50>)
 8005268:	6013      	str	r3, [r2, #0]
	}
	HAL_UART_Receive_IT( &SIM_UART_TXRX, (uint8_t*)sim_rxByte, 1 ) ;
 800526a:	2201      	movs	r2, #1
 800526c:	4902      	ldr	r1, [pc, #8]	; (8005278 <sim7600_irqProcess+0x48>)
 800526e:	4806      	ldr	r0, [pc, #24]	; (8005288 <sim7600_irqProcess+0x58>)
 8005270:	f7fe fdb2 	bl	8003dd8 <HAL_UART_Receive_IT>
}
 8005274:	bf00      	nop
 8005276:	bd80      	pop	{r7, pc}
 8005278:	20000648 	.word	0x20000648
 800527c:	2000025d 	.word	0x2000025d
 8005280:	2000064c 	.word	0x2000064c
 8005284:	20000260 	.word	0x20000260
 8005288:	20000a4c 	.word	0x20000a4c

0800528c <sim7600_sendCmd>:



_Bool sim7600_sendCmd( const char* _cmd, const char* _expectedAnswer, unsigned int _timeOut ) {
 800528c:	b580      	push	{r7, lr}
 800528e:	b086      	sub	sp, #24
 8005290:	af00      	add	r7, sp, #0
 8005292:	60f8      	str	r0, [r7, #12]
 8005294:	60b9      	str	r1, [r7, #8]
 8005296:	607a      	str	r2, [r7, #4]
	_Bool answer=0;
 8005298:	2300      	movs	r3, #0
 800529a:	75fb      	strb	r3, [r7, #23]

    sim7600_memreset() ;
 800529c:	f000 f85c 	bl	8005358 <sim7600_memreset>

    HAL_UART_Transmit( &SIM_UART_DEBUG, (uint8_t*)("-> @sim7600e: "), strlen ("-> @sim7600e: "), _timeOut) ;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	220e      	movs	r2, #14
 80052a4:	4927      	ldr	r1, [pc, #156]	; (8005344 <sim7600_sendCmd+0xb8>)
 80052a6:	4828      	ldr	r0, [pc, #160]	; (8005348 <sim7600_sendCmd+0xbc>)
 80052a8:	f7fe fd02 	bl	8003cb0 <HAL_UART_Transmit>
    HAL_UART_Transmit( &SIM_UART_DEBUG, (uint8_t*)_cmd, strlen (_cmd), _timeOut) ;
 80052ac:	68f8      	ldr	r0, [r7, #12]
 80052ae:	f7fa ff8f 	bl	80001d0 <strlen>
 80052b2:	4603      	mov	r3, r0
 80052b4:	b29a      	uxth	r2, r3
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	68f9      	ldr	r1, [r7, #12]
 80052ba:	4823      	ldr	r0, [pc, #140]	; (8005348 <sim7600_sendCmd+0xbc>)
 80052bc:	f7fe fcf8 	bl	8003cb0 <HAL_UART_Transmit>
    HAL_UART_Transmit( &SIM_UART_DEBUG, (uint8_t*)("\n"), strlen ("\n"), _timeOut) ;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2201      	movs	r2, #1
 80052c4:	4921      	ldr	r1, [pc, #132]	; (800534c <sim7600_sendCmd+0xc0>)
 80052c6:	4820      	ldr	r0, [pc, #128]	; (8005348 <sim7600_sendCmd+0xbc>)
 80052c8:	f7fe fcf2 	bl	8003cb0 <HAL_UART_Transmit>

    // Bt u gi lnh AT ngay ti y
    HAL_UART_Transmit( &SIM_UART_TXRX, (uint8_t*)_cmd, strlen (_cmd), _timeOut) ;
 80052cc:	68f8      	ldr	r0, [r7, #12]
 80052ce:	f7fa ff7f 	bl	80001d0 <strlen>
 80052d2:	4603      	mov	r3, r0
 80052d4:	b29a      	uxth	r2, r3
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	68f9      	ldr	r1, [r7, #12]
 80052da:	481d      	ldr	r0, [pc, #116]	; (8005350 <sim7600_sendCmd+0xc4>)
 80052dc:	f7fe fce8 	bl	8003cb0 <HAL_UART_Transmit>

    // lnh ny  bt u ly mc t.g  check Timeout
    uint32_t tickStart = HAL_GetTick() ;
 80052e0:	f7fc fb8e 	bl	8001a00 <HAL_GetTick>
 80052e4:	6138      	str	r0, [r7, #16]


    while( answer == 0 ) {
 80052e6:	e010      	b.n	800530a <sim7600_sendCmd+0x7e>
    	// Kim tra thi gian phn hi, nu lu qu timeout th break, v bo li
		if ( (unsigned long)( HAL_GetTick() - tickStart )  >=  _timeOut )
 80052e8:	f7fc fb8a 	bl	8001a00 <HAL_GetTick>
 80052ec:	4602      	mov	r2, r0
 80052ee:	693b      	ldr	r3, [r7, #16]
 80052f0:	1ad3      	subs	r3, r2, r3
 80052f2:	687a      	ldr	r2, [r7, #4]
 80052f4:	429a      	cmp	r2, r3
 80052f6:	d90f      	bls.n	8005318 <sim7600_sendCmd+0x8c>
			break ;

		// Nu c thi la OK, answer == 1, thot khi vng while
		if ( strstr( sim_rxData, _expectedAnswer) != NULL )
 80052f8:	68b9      	ldr	r1, [r7, #8]
 80052fa:	4816      	ldr	r0, [pc, #88]	; (8005354 <sim7600_sendCmd+0xc8>)
 80052fc:	f000 ffea 	bl	80062d4 <strstr>
 8005300:	4603      	mov	r3, r0
 8005302:	2b00      	cmp	r3, #0
 8005304:	d001      	beq.n	800530a <sim7600_sendCmd+0x7e>
			answer = 1;
 8005306:	2301      	movs	r3, #1
 8005308:	75fb      	strb	r3, [r7, #23]
    while( answer == 0 ) {
 800530a:	7dfb      	ldrb	r3, [r7, #23]
 800530c:	f083 0301 	eor.w	r3, r3, #1
 8005310:	b2db      	uxtb	r3, r3
 8005312:	2b00      	cmp	r3, #0
 8005314:	d1e8      	bne.n	80052e8 <sim7600_sendCmd+0x5c>
 8005316:	e000      	b.n	800531a <sim7600_sendCmd+0x8e>
			break ;
 8005318:	bf00      	nop
	}

    // In thng tin m module sim  phn hi v :
    HAL_UART_Transmit( &SIM_UART_DEBUG, (uint8_t*)sim_rxData, strlen( sim_rxData ), _timeOut) ;
 800531a:	480e      	ldr	r0, [pc, #56]	; (8005354 <sim7600_sendCmd+0xc8>)
 800531c:	f7fa ff58 	bl	80001d0 <strlen>
 8005320:	4603      	mov	r3, r0
 8005322:	b29a      	uxth	r2, r3
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	490b      	ldr	r1, [pc, #44]	; (8005354 <sim7600_sendCmd+0xc8>)
 8005328:	4807      	ldr	r0, [pc, #28]	; (8005348 <sim7600_sendCmd+0xbc>)
 800532a:	f7fe fcc1 	bl	8003cb0 <HAL_UART_Transmit>
    HAL_UART_Transmit( &SIM_UART_DEBUG, (uint8_t*)("\n"), strlen ("\n"), _timeOut) ;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	2201      	movs	r2, #1
 8005332:	4906      	ldr	r1, [pc, #24]	; (800534c <sim7600_sendCmd+0xc0>)
 8005334:	4804      	ldr	r0, [pc, #16]	; (8005348 <sim7600_sendCmd+0xbc>)
 8005336:	f7fe fcbb 	bl	8003cb0 <HAL_UART_Transmit>

    return answer;
 800533a:	7dfb      	ldrb	r3, [r7, #23]
}
 800533c:	4618      	mov	r0, r3
 800533e:	3718      	adds	r7, #24
 8005340:	46bd      	mov	sp, r7
 8005342:	bd80      	pop	{r7, pc}
 8005344:	08009eac 	.word	0x08009eac
 8005348:	20000ad0 	.word	0x20000ad0
 800534c:	08009ebc 	.word	0x08009ebc
 8005350:	20000a4c 	.word	0x20000a4c
 8005354:	20000260 	.word	0x20000260

08005358 <sim7600_memreset>:



void sim7600_memreset() {
 8005358:	b580      	push	{r7, lr}
 800535a:	af00      	add	r7, sp, #0
    sim_rxCnt = 0 ;
 800535c:	4b06      	ldr	r3, [pc, #24]	; (8005378 <sim7600_memreset+0x20>)
 800535e:	2200      	movs	r2, #0
 8005360:	601a      	str	r2, [r3, #0]
    sim_rxDone_Flag = 0 ;
 8005362:	4b06      	ldr	r3, [pc, #24]	; (800537c <sim7600_memreset+0x24>)
 8005364:	2200      	movs	r2, #0
 8005366:	701a      	strb	r2, [r3, #0]
    memset( sim_rxData, 0, SIM_RXDATA_MAX );
 8005368:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800536c:	2100      	movs	r1, #0
 800536e:	4804      	ldr	r0, [pc, #16]	; (8005380 <sim7600_memreset+0x28>)
 8005370:	f000 f908 	bl	8005584 <memset>
}
 8005374:	bf00      	nop
 8005376:	bd80      	pop	{r7, pc}
 8005378:	2000064c 	.word	0x2000064c
 800537c:	2000025d 	.word	0x2000025d
 8005380:	20000260 	.word	0x20000260

08005384 <sim7600_read>:
	return sim_rxDone_Flag ;
}



char* sim7600_read() {
 8005384:	b480      	push	{r7}
 8005386:	af00      	add	r7, sp, #0
	return sim_rxData ;
 8005388:	4b02      	ldr	r3, [pc, #8]	; (8005394 <sim7600_read+0x10>)
}
 800538a:	4618      	mov	r0, r3
 800538c:	46bd      	mov	sp, r7
 800538e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005392:	4770      	bx	lr
 8005394:	20000260 	.word	0x20000260

08005398 <terminal_init>:
_Bool terminal_rxDone_Flag = 0 ;
static char terminal_rxData[ TERMINAL_RXDATA_MAX ] = {0} ;
char rxByte[1] = {0} ;
unsigned int rxCnt = 0 ;

void terminal_init() {
 8005398:	b580      	push	{r7, lr}
 800539a:	af00      	add	r7, sp, #0
	terminal_memreset() ;
 800539c:	f000 f83a 	bl	8005414 <terminal_memreset>
	HAL_UART_Receive_IT( &TERMINAL_TXRX, (uint8_t*)rxByte, 1 ) ;
 80053a0:	2201      	movs	r2, #1
 80053a2:	4903      	ldr	r1, [pc, #12]	; (80053b0 <terminal_init+0x18>)
 80053a4:	4803      	ldr	r0, [pc, #12]	; (80053b4 <terminal_init+0x1c>)
 80053a6:	f7fe fd17 	bl	8003dd8 <HAL_UART_Receive_IT>
}
 80053aa:	bf00      	nop
 80053ac:	bd80      	pop	{r7, pc}
 80053ae:	bf00      	nop
 80053b0:	20000a3c 	.word	0x20000a3c
 80053b4:	20000ad0 	.word	0x20000ad0

080053b8 <terminal_irqProcess>:



void terminal_irqProcess() {
 80053b8:	b580      	push	{r7, lr}
 80053ba:	af00      	add	r7, sp, #0
	if(  rxByte[0] == '\r' ){
 80053bc:	4b10      	ldr	r3, [pc, #64]	; (8005400 <terminal_irqProcess+0x48>)
 80053be:	781b      	ldrb	r3, [r3, #0]
 80053c0:	2b0d      	cmp	r3, #13
 80053c2:	d106      	bne.n	80053d2 <terminal_irqProcess+0x1a>
		terminal_rxDone_Flag = 1 ;
 80053c4:	4b0f      	ldr	r3, [pc, #60]	; (8005404 <terminal_irqProcess+0x4c>)
 80053c6:	2201      	movs	r2, #1
 80053c8:	701a      	strb	r2, [r3, #0]
 80053ca:	4b0d      	ldr	r3, [pc, #52]	; (8005400 <terminal_irqProcess+0x48>)
 80053cc:	2200      	movs	r2, #0
 80053ce:	701a      	strb	r2, [r3, #0]
 80053d0:	e00f      	b.n	80053f2 <terminal_irqProcess+0x3a>
		memset( rxByte, 0, 1 ) ;
	}else{
		terminal_rxData[ rxCnt ] = rxByte[0] ;
 80053d2:	4b0d      	ldr	r3, [pc, #52]	; (8005408 <terminal_irqProcess+0x50>)
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	4a0a      	ldr	r2, [pc, #40]	; (8005400 <terminal_irqProcess+0x48>)
 80053d8:	7811      	ldrb	r1, [r2, #0]
 80053da:	4a0c      	ldr	r2, [pc, #48]	; (800540c <terminal_irqProcess+0x54>)
 80053dc:	54d1      	strb	r1, [r2, r3]
		if ( rxCnt < TERMINAL_RXDATA_MAX ) rxCnt++ ;
 80053de:	4b0a      	ldr	r3, [pc, #40]	; (8005408 <terminal_irqProcess+0x50>)
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80053e6:	d204      	bcs.n	80053f2 <terminal_irqProcess+0x3a>
 80053e8:	4b07      	ldr	r3, [pc, #28]	; (8005408 <terminal_irqProcess+0x50>)
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	3301      	adds	r3, #1
 80053ee:	4a06      	ldr	r2, [pc, #24]	; (8005408 <terminal_irqProcess+0x50>)
 80053f0:	6013      	str	r3, [r2, #0]
	}
	HAL_UART_Receive_IT( &TERMINAL_TXRX, (uint8_t*)rxByte, 1 ) ;
 80053f2:	2201      	movs	r2, #1
 80053f4:	4902      	ldr	r1, [pc, #8]	; (8005400 <terminal_irqProcess+0x48>)
 80053f6:	4806      	ldr	r0, [pc, #24]	; (8005410 <terminal_irqProcess+0x58>)
 80053f8:	f7fe fcee 	bl	8003dd8 <HAL_UART_Receive_IT>
}
 80053fc:	bf00      	nop
 80053fe:	bd80      	pop	{r7, pc}
 8005400:	20000a3c 	.word	0x20000a3c
 8005404:	20000650 	.word	0x20000650
 8005408:	20000a40 	.word	0x20000a40
 800540c:	20000654 	.word	0x20000654
 8005410:	20000ad0 	.word	0x20000ad0

08005414 <terminal_memreset>:



void terminal_memreset() {
 8005414:	b580      	push	{r7, lr}
 8005416:	af00      	add	r7, sp, #0
    rxCnt = 0 ;
 8005418:	4b06      	ldr	r3, [pc, #24]	; (8005434 <terminal_memreset+0x20>)
 800541a:	2200      	movs	r2, #0
 800541c:	601a      	str	r2, [r3, #0]
    terminal_rxDone_Flag = 0 ;
 800541e:	4b06      	ldr	r3, [pc, #24]	; (8005438 <terminal_memreset+0x24>)
 8005420:	2200      	movs	r2, #0
 8005422:	701a      	strb	r2, [r3, #0]
    memset( terminal_rxData, 0, TERMINAL_RXDATA_MAX );
 8005424:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005428:	2100      	movs	r1, #0
 800542a:	4804      	ldr	r0, [pc, #16]	; (800543c <terminal_memreset+0x28>)
 800542c:	f000 f8aa 	bl	8005584 <memset>
}
 8005430:	bf00      	nop
 8005432:	bd80      	pop	{r7, pc}
 8005434:	20000a40 	.word	0x20000a40
 8005438:	20000650 	.word	0x20000650
 800543c:	20000654 	.word	0x20000654

08005440 <terminal_print>:
	return terminal_rxData ;
}



void terminal_print( const char* _info, unsigned int _timeout ) {
 8005440:	b580      	push	{r7, lr}
 8005442:	b082      	sub	sp, #8
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
 8005448:	6039      	str	r1, [r7, #0]
	HAL_UART_Transmit( &TERMINAL_TXRX, (uint8_t*)_info, strlen( _info ), _timeout ) ;
 800544a:	6878      	ldr	r0, [r7, #4]
 800544c:	f7fa fec0 	bl	80001d0 <strlen>
 8005450:	4603      	mov	r3, r0
 8005452:	b29a      	uxth	r2, r3
 8005454:	683b      	ldr	r3, [r7, #0]
 8005456:	6879      	ldr	r1, [r7, #4]
 8005458:	4803      	ldr	r0, [pc, #12]	; (8005468 <terminal_print+0x28>)
 800545a:	f7fe fc29 	bl	8003cb0 <HAL_UART_Transmit>
}
 800545e:	bf00      	nop
 8005460:	3708      	adds	r7, #8
 8005462:	46bd      	mov	sp, r7
 8005464:	bd80      	pop	{r7, pc}
 8005466:	bf00      	nop
 8005468:	20000ad0 	.word	0x20000ad0

0800546c <terminal_println>:



void terminal_println( const char* _info, unsigned int _timeout ) {
 800546c:	b5b0      	push	{r4, r5, r7, lr}
 800546e:	b084      	sub	sp, #16
 8005470:	af00      	add	r7, sp, #0
 8005472:	6078      	str	r0, [r7, #4]
 8005474:	6039      	str	r1, [r7, #0]
 8005476:	466b      	mov	r3, sp
 8005478:	461d      	mov	r5, r3
	char info[ strlen( _info ) + 2 ]  ;
 800547a:	6878      	ldr	r0, [r7, #4]
 800547c:	f7fa fea8 	bl	80001d0 <strlen>
 8005480:	4603      	mov	r3, r0
 8005482:	1c9c      	adds	r4, r3, #2
 8005484:	4623      	mov	r3, r4
 8005486:	3b01      	subs	r3, #1
 8005488:	60fb      	str	r3, [r7, #12]
 800548a:	4620      	mov	r0, r4
 800548c:	f04f 0100 	mov.w	r1, #0
 8005490:	f04f 0200 	mov.w	r2, #0
 8005494:	f04f 0300 	mov.w	r3, #0
 8005498:	00cb      	lsls	r3, r1, #3
 800549a:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800549e:	00c2      	lsls	r2, r0, #3
 80054a0:	4620      	mov	r0, r4
 80054a2:	f04f 0100 	mov.w	r1, #0
 80054a6:	f04f 0200 	mov.w	r2, #0
 80054aa:	f04f 0300 	mov.w	r3, #0
 80054ae:	00cb      	lsls	r3, r1, #3
 80054b0:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80054b4:	00c2      	lsls	r2, r0, #3
 80054b6:	1de3      	adds	r3, r4, #7
 80054b8:	08db      	lsrs	r3, r3, #3
 80054ba:	00db      	lsls	r3, r3, #3
 80054bc:	ebad 0d03 	sub.w	sp, sp, r3
 80054c0:	466b      	mov	r3, sp
 80054c2:	3300      	adds	r3, #0
 80054c4:	60bb      	str	r3, [r7, #8]
	memset( info, 0, strlen( _info ) + 2 ) ;
 80054c6:	68bc      	ldr	r4, [r7, #8]
 80054c8:	6878      	ldr	r0, [r7, #4]
 80054ca:	f7fa fe81 	bl	80001d0 <strlen>
 80054ce:	4603      	mov	r3, r0
 80054d0:	3302      	adds	r3, #2
 80054d2:	461a      	mov	r2, r3
 80054d4:	2100      	movs	r1, #0
 80054d6:	4620      	mov	r0, r4
 80054d8:	f000 f854 	bl	8005584 <memset>
	sprintf( info, "\n%s", _info ) ;
 80054dc:	68bb      	ldr	r3, [r7, #8]
 80054de:	687a      	ldr	r2, [r7, #4]
 80054e0:	490a      	ldr	r1, [pc, #40]	; (800550c <terminal_println+0xa0>)
 80054e2:	4618      	mov	r0, r3
 80054e4:	f000 fed6 	bl	8006294 <siprintf>

	HAL_UART_Transmit( &TERMINAL_TXRX, (uint8_t*)info, strlen( info ), _timeout ) ;
 80054e8:	68bc      	ldr	r4, [r7, #8]
 80054ea:	68bb      	ldr	r3, [r7, #8]
 80054ec:	4618      	mov	r0, r3
 80054ee:	f7fa fe6f 	bl	80001d0 <strlen>
 80054f2:	4603      	mov	r3, r0
 80054f4:	b29a      	uxth	r2, r3
 80054f6:	683b      	ldr	r3, [r7, #0]
 80054f8:	4621      	mov	r1, r4
 80054fa:	4805      	ldr	r0, [pc, #20]	; (8005510 <terminal_println+0xa4>)
 80054fc:	f7fe fbd8 	bl	8003cb0 <HAL_UART_Transmit>
 8005500:	46ad      	mov	sp, r5
}
 8005502:	bf00      	nop
 8005504:	3710      	adds	r7, #16
 8005506:	46bd      	mov	sp, r7
 8005508:	bdb0      	pop	{r4, r5, r7, pc}
 800550a:	bf00      	nop
 800550c:	08009ec0 	.word	0x08009ec0
 8005510:	20000ad0 	.word	0x20000ad0

08005514 <__errno>:
 8005514:	4b01      	ldr	r3, [pc, #4]	; (800551c <__errno+0x8>)
 8005516:	6818      	ldr	r0, [r3, #0]
 8005518:	4770      	bx	lr
 800551a:	bf00      	nop
 800551c:	2000002c 	.word	0x2000002c

08005520 <__libc_init_array>:
 8005520:	b570      	push	{r4, r5, r6, lr}
 8005522:	4d0d      	ldr	r5, [pc, #52]	; (8005558 <__libc_init_array+0x38>)
 8005524:	4c0d      	ldr	r4, [pc, #52]	; (800555c <__libc_init_array+0x3c>)
 8005526:	1b64      	subs	r4, r4, r5
 8005528:	10a4      	asrs	r4, r4, #2
 800552a:	2600      	movs	r6, #0
 800552c:	42a6      	cmp	r6, r4
 800552e:	d109      	bne.n	8005544 <__libc_init_array+0x24>
 8005530:	4d0b      	ldr	r5, [pc, #44]	; (8005560 <__libc_init_array+0x40>)
 8005532:	4c0c      	ldr	r4, [pc, #48]	; (8005564 <__libc_init_array+0x44>)
 8005534:	f004 fc60 	bl	8009df8 <_init>
 8005538:	1b64      	subs	r4, r4, r5
 800553a:	10a4      	asrs	r4, r4, #2
 800553c:	2600      	movs	r6, #0
 800553e:	42a6      	cmp	r6, r4
 8005540:	d105      	bne.n	800554e <__libc_init_array+0x2e>
 8005542:	bd70      	pop	{r4, r5, r6, pc}
 8005544:	f855 3b04 	ldr.w	r3, [r5], #4
 8005548:	4798      	blx	r3
 800554a:	3601      	adds	r6, #1
 800554c:	e7ee      	b.n	800552c <__libc_init_array+0xc>
 800554e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005552:	4798      	blx	r3
 8005554:	3601      	adds	r6, #1
 8005556:	e7f2      	b.n	800553e <__libc_init_array+0x1e>
 8005558:	0800a3cc 	.word	0x0800a3cc
 800555c:	0800a3cc 	.word	0x0800a3cc
 8005560:	0800a3cc 	.word	0x0800a3cc
 8005564:	0800a3d0 	.word	0x0800a3d0

08005568 <memcpy>:
 8005568:	440a      	add	r2, r1
 800556a:	4291      	cmp	r1, r2
 800556c:	f100 33ff 	add.w	r3, r0, #4294967295
 8005570:	d100      	bne.n	8005574 <memcpy+0xc>
 8005572:	4770      	bx	lr
 8005574:	b510      	push	{r4, lr}
 8005576:	f811 4b01 	ldrb.w	r4, [r1], #1
 800557a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800557e:	4291      	cmp	r1, r2
 8005580:	d1f9      	bne.n	8005576 <memcpy+0xe>
 8005582:	bd10      	pop	{r4, pc}

08005584 <memset>:
 8005584:	4402      	add	r2, r0
 8005586:	4603      	mov	r3, r0
 8005588:	4293      	cmp	r3, r2
 800558a:	d100      	bne.n	800558e <memset+0xa>
 800558c:	4770      	bx	lr
 800558e:	f803 1b01 	strb.w	r1, [r3], #1
 8005592:	e7f9      	b.n	8005588 <memset+0x4>

08005594 <__cvt>:
 8005594:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005598:	ec55 4b10 	vmov	r4, r5, d0
 800559c:	2d00      	cmp	r5, #0
 800559e:	460e      	mov	r6, r1
 80055a0:	4619      	mov	r1, r3
 80055a2:	462b      	mov	r3, r5
 80055a4:	bfbb      	ittet	lt
 80055a6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80055aa:	461d      	movlt	r5, r3
 80055ac:	2300      	movge	r3, #0
 80055ae:	232d      	movlt	r3, #45	; 0x2d
 80055b0:	700b      	strb	r3, [r1, #0]
 80055b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80055b4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80055b8:	4691      	mov	r9, r2
 80055ba:	f023 0820 	bic.w	r8, r3, #32
 80055be:	bfbc      	itt	lt
 80055c0:	4622      	movlt	r2, r4
 80055c2:	4614      	movlt	r4, r2
 80055c4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80055c8:	d005      	beq.n	80055d6 <__cvt+0x42>
 80055ca:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80055ce:	d100      	bne.n	80055d2 <__cvt+0x3e>
 80055d0:	3601      	adds	r6, #1
 80055d2:	2102      	movs	r1, #2
 80055d4:	e000      	b.n	80055d8 <__cvt+0x44>
 80055d6:	2103      	movs	r1, #3
 80055d8:	ab03      	add	r3, sp, #12
 80055da:	9301      	str	r3, [sp, #4]
 80055dc:	ab02      	add	r3, sp, #8
 80055de:	9300      	str	r3, [sp, #0]
 80055e0:	ec45 4b10 	vmov	d0, r4, r5
 80055e4:	4653      	mov	r3, sl
 80055e6:	4632      	mov	r2, r6
 80055e8:	f001 fdce 	bl	8007188 <_dtoa_r>
 80055ec:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80055f0:	4607      	mov	r7, r0
 80055f2:	d102      	bne.n	80055fa <__cvt+0x66>
 80055f4:	f019 0f01 	tst.w	r9, #1
 80055f8:	d022      	beq.n	8005640 <__cvt+0xac>
 80055fa:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80055fe:	eb07 0906 	add.w	r9, r7, r6
 8005602:	d110      	bne.n	8005626 <__cvt+0x92>
 8005604:	783b      	ldrb	r3, [r7, #0]
 8005606:	2b30      	cmp	r3, #48	; 0x30
 8005608:	d10a      	bne.n	8005620 <__cvt+0x8c>
 800560a:	2200      	movs	r2, #0
 800560c:	2300      	movs	r3, #0
 800560e:	4620      	mov	r0, r4
 8005610:	4629      	mov	r1, r5
 8005612:	f7fb fa59 	bl	8000ac8 <__aeabi_dcmpeq>
 8005616:	b918      	cbnz	r0, 8005620 <__cvt+0x8c>
 8005618:	f1c6 0601 	rsb	r6, r6, #1
 800561c:	f8ca 6000 	str.w	r6, [sl]
 8005620:	f8da 3000 	ldr.w	r3, [sl]
 8005624:	4499      	add	r9, r3
 8005626:	2200      	movs	r2, #0
 8005628:	2300      	movs	r3, #0
 800562a:	4620      	mov	r0, r4
 800562c:	4629      	mov	r1, r5
 800562e:	f7fb fa4b 	bl	8000ac8 <__aeabi_dcmpeq>
 8005632:	b108      	cbz	r0, 8005638 <__cvt+0xa4>
 8005634:	f8cd 900c 	str.w	r9, [sp, #12]
 8005638:	2230      	movs	r2, #48	; 0x30
 800563a:	9b03      	ldr	r3, [sp, #12]
 800563c:	454b      	cmp	r3, r9
 800563e:	d307      	bcc.n	8005650 <__cvt+0xbc>
 8005640:	9b03      	ldr	r3, [sp, #12]
 8005642:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005644:	1bdb      	subs	r3, r3, r7
 8005646:	4638      	mov	r0, r7
 8005648:	6013      	str	r3, [r2, #0]
 800564a:	b004      	add	sp, #16
 800564c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005650:	1c59      	adds	r1, r3, #1
 8005652:	9103      	str	r1, [sp, #12]
 8005654:	701a      	strb	r2, [r3, #0]
 8005656:	e7f0      	b.n	800563a <__cvt+0xa6>

08005658 <__exponent>:
 8005658:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800565a:	4603      	mov	r3, r0
 800565c:	2900      	cmp	r1, #0
 800565e:	bfb8      	it	lt
 8005660:	4249      	neglt	r1, r1
 8005662:	f803 2b02 	strb.w	r2, [r3], #2
 8005666:	bfb4      	ite	lt
 8005668:	222d      	movlt	r2, #45	; 0x2d
 800566a:	222b      	movge	r2, #43	; 0x2b
 800566c:	2909      	cmp	r1, #9
 800566e:	7042      	strb	r2, [r0, #1]
 8005670:	dd2a      	ble.n	80056c8 <__exponent+0x70>
 8005672:	f10d 0407 	add.w	r4, sp, #7
 8005676:	46a4      	mov	ip, r4
 8005678:	270a      	movs	r7, #10
 800567a:	46a6      	mov	lr, r4
 800567c:	460a      	mov	r2, r1
 800567e:	fb91 f6f7 	sdiv	r6, r1, r7
 8005682:	fb07 1516 	mls	r5, r7, r6, r1
 8005686:	3530      	adds	r5, #48	; 0x30
 8005688:	2a63      	cmp	r2, #99	; 0x63
 800568a:	f104 34ff 	add.w	r4, r4, #4294967295
 800568e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005692:	4631      	mov	r1, r6
 8005694:	dcf1      	bgt.n	800567a <__exponent+0x22>
 8005696:	3130      	adds	r1, #48	; 0x30
 8005698:	f1ae 0502 	sub.w	r5, lr, #2
 800569c:	f804 1c01 	strb.w	r1, [r4, #-1]
 80056a0:	1c44      	adds	r4, r0, #1
 80056a2:	4629      	mov	r1, r5
 80056a4:	4561      	cmp	r1, ip
 80056a6:	d30a      	bcc.n	80056be <__exponent+0x66>
 80056a8:	f10d 0209 	add.w	r2, sp, #9
 80056ac:	eba2 020e 	sub.w	r2, r2, lr
 80056b0:	4565      	cmp	r5, ip
 80056b2:	bf88      	it	hi
 80056b4:	2200      	movhi	r2, #0
 80056b6:	4413      	add	r3, r2
 80056b8:	1a18      	subs	r0, r3, r0
 80056ba:	b003      	add	sp, #12
 80056bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80056be:	f811 2b01 	ldrb.w	r2, [r1], #1
 80056c2:	f804 2f01 	strb.w	r2, [r4, #1]!
 80056c6:	e7ed      	b.n	80056a4 <__exponent+0x4c>
 80056c8:	2330      	movs	r3, #48	; 0x30
 80056ca:	3130      	adds	r1, #48	; 0x30
 80056cc:	7083      	strb	r3, [r0, #2]
 80056ce:	70c1      	strb	r1, [r0, #3]
 80056d0:	1d03      	adds	r3, r0, #4
 80056d2:	e7f1      	b.n	80056b8 <__exponent+0x60>

080056d4 <_printf_float>:
 80056d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056d8:	ed2d 8b02 	vpush	{d8}
 80056dc:	b08d      	sub	sp, #52	; 0x34
 80056de:	460c      	mov	r4, r1
 80056e0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80056e4:	4616      	mov	r6, r2
 80056e6:	461f      	mov	r7, r3
 80056e8:	4605      	mov	r5, r0
 80056ea:	f002 fea9 	bl	8008440 <_localeconv_r>
 80056ee:	f8d0 a000 	ldr.w	sl, [r0]
 80056f2:	4650      	mov	r0, sl
 80056f4:	f7fa fd6c 	bl	80001d0 <strlen>
 80056f8:	2300      	movs	r3, #0
 80056fa:	930a      	str	r3, [sp, #40]	; 0x28
 80056fc:	6823      	ldr	r3, [r4, #0]
 80056fe:	9305      	str	r3, [sp, #20]
 8005700:	f8d8 3000 	ldr.w	r3, [r8]
 8005704:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005708:	3307      	adds	r3, #7
 800570a:	f023 0307 	bic.w	r3, r3, #7
 800570e:	f103 0208 	add.w	r2, r3, #8
 8005712:	f8c8 2000 	str.w	r2, [r8]
 8005716:	e9d3 2300 	ldrd	r2, r3, [r3]
 800571a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800571e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005722:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005726:	9307      	str	r3, [sp, #28]
 8005728:	f8cd 8018 	str.w	r8, [sp, #24]
 800572c:	ee08 0a10 	vmov	s16, r0
 8005730:	4b9f      	ldr	r3, [pc, #636]	; (80059b0 <_printf_float+0x2dc>)
 8005732:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005736:	f04f 32ff 	mov.w	r2, #4294967295
 800573a:	f7fb f9f7 	bl	8000b2c <__aeabi_dcmpun>
 800573e:	bb88      	cbnz	r0, 80057a4 <_printf_float+0xd0>
 8005740:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005744:	4b9a      	ldr	r3, [pc, #616]	; (80059b0 <_printf_float+0x2dc>)
 8005746:	f04f 32ff 	mov.w	r2, #4294967295
 800574a:	f7fb f9d1 	bl	8000af0 <__aeabi_dcmple>
 800574e:	bb48      	cbnz	r0, 80057a4 <_printf_float+0xd0>
 8005750:	2200      	movs	r2, #0
 8005752:	2300      	movs	r3, #0
 8005754:	4640      	mov	r0, r8
 8005756:	4649      	mov	r1, r9
 8005758:	f7fb f9c0 	bl	8000adc <__aeabi_dcmplt>
 800575c:	b110      	cbz	r0, 8005764 <_printf_float+0x90>
 800575e:	232d      	movs	r3, #45	; 0x2d
 8005760:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005764:	4b93      	ldr	r3, [pc, #588]	; (80059b4 <_printf_float+0x2e0>)
 8005766:	4894      	ldr	r0, [pc, #592]	; (80059b8 <_printf_float+0x2e4>)
 8005768:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800576c:	bf94      	ite	ls
 800576e:	4698      	movls	r8, r3
 8005770:	4680      	movhi	r8, r0
 8005772:	2303      	movs	r3, #3
 8005774:	6123      	str	r3, [r4, #16]
 8005776:	9b05      	ldr	r3, [sp, #20]
 8005778:	f023 0204 	bic.w	r2, r3, #4
 800577c:	6022      	str	r2, [r4, #0]
 800577e:	f04f 0900 	mov.w	r9, #0
 8005782:	9700      	str	r7, [sp, #0]
 8005784:	4633      	mov	r3, r6
 8005786:	aa0b      	add	r2, sp, #44	; 0x2c
 8005788:	4621      	mov	r1, r4
 800578a:	4628      	mov	r0, r5
 800578c:	f000 f9d8 	bl	8005b40 <_printf_common>
 8005790:	3001      	adds	r0, #1
 8005792:	f040 8090 	bne.w	80058b6 <_printf_float+0x1e2>
 8005796:	f04f 30ff 	mov.w	r0, #4294967295
 800579a:	b00d      	add	sp, #52	; 0x34
 800579c:	ecbd 8b02 	vpop	{d8}
 80057a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057a4:	4642      	mov	r2, r8
 80057a6:	464b      	mov	r3, r9
 80057a8:	4640      	mov	r0, r8
 80057aa:	4649      	mov	r1, r9
 80057ac:	f7fb f9be 	bl	8000b2c <__aeabi_dcmpun>
 80057b0:	b140      	cbz	r0, 80057c4 <_printf_float+0xf0>
 80057b2:	464b      	mov	r3, r9
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	bfbc      	itt	lt
 80057b8:	232d      	movlt	r3, #45	; 0x2d
 80057ba:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80057be:	487f      	ldr	r0, [pc, #508]	; (80059bc <_printf_float+0x2e8>)
 80057c0:	4b7f      	ldr	r3, [pc, #508]	; (80059c0 <_printf_float+0x2ec>)
 80057c2:	e7d1      	b.n	8005768 <_printf_float+0x94>
 80057c4:	6863      	ldr	r3, [r4, #4]
 80057c6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80057ca:	9206      	str	r2, [sp, #24]
 80057cc:	1c5a      	adds	r2, r3, #1
 80057ce:	d13f      	bne.n	8005850 <_printf_float+0x17c>
 80057d0:	2306      	movs	r3, #6
 80057d2:	6063      	str	r3, [r4, #4]
 80057d4:	9b05      	ldr	r3, [sp, #20]
 80057d6:	6861      	ldr	r1, [r4, #4]
 80057d8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80057dc:	2300      	movs	r3, #0
 80057de:	9303      	str	r3, [sp, #12]
 80057e0:	ab0a      	add	r3, sp, #40	; 0x28
 80057e2:	e9cd b301 	strd	fp, r3, [sp, #4]
 80057e6:	ab09      	add	r3, sp, #36	; 0x24
 80057e8:	ec49 8b10 	vmov	d0, r8, r9
 80057ec:	9300      	str	r3, [sp, #0]
 80057ee:	6022      	str	r2, [r4, #0]
 80057f0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80057f4:	4628      	mov	r0, r5
 80057f6:	f7ff fecd 	bl	8005594 <__cvt>
 80057fa:	9b06      	ldr	r3, [sp, #24]
 80057fc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80057fe:	2b47      	cmp	r3, #71	; 0x47
 8005800:	4680      	mov	r8, r0
 8005802:	d108      	bne.n	8005816 <_printf_float+0x142>
 8005804:	1cc8      	adds	r0, r1, #3
 8005806:	db02      	blt.n	800580e <_printf_float+0x13a>
 8005808:	6863      	ldr	r3, [r4, #4]
 800580a:	4299      	cmp	r1, r3
 800580c:	dd41      	ble.n	8005892 <_printf_float+0x1be>
 800580e:	f1ab 0b02 	sub.w	fp, fp, #2
 8005812:	fa5f fb8b 	uxtb.w	fp, fp
 8005816:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800581a:	d820      	bhi.n	800585e <_printf_float+0x18a>
 800581c:	3901      	subs	r1, #1
 800581e:	465a      	mov	r2, fp
 8005820:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005824:	9109      	str	r1, [sp, #36]	; 0x24
 8005826:	f7ff ff17 	bl	8005658 <__exponent>
 800582a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800582c:	1813      	adds	r3, r2, r0
 800582e:	2a01      	cmp	r2, #1
 8005830:	4681      	mov	r9, r0
 8005832:	6123      	str	r3, [r4, #16]
 8005834:	dc02      	bgt.n	800583c <_printf_float+0x168>
 8005836:	6822      	ldr	r2, [r4, #0]
 8005838:	07d2      	lsls	r2, r2, #31
 800583a:	d501      	bpl.n	8005840 <_printf_float+0x16c>
 800583c:	3301      	adds	r3, #1
 800583e:	6123      	str	r3, [r4, #16]
 8005840:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005844:	2b00      	cmp	r3, #0
 8005846:	d09c      	beq.n	8005782 <_printf_float+0xae>
 8005848:	232d      	movs	r3, #45	; 0x2d
 800584a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800584e:	e798      	b.n	8005782 <_printf_float+0xae>
 8005850:	9a06      	ldr	r2, [sp, #24]
 8005852:	2a47      	cmp	r2, #71	; 0x47
 8005854:	d1be      	bne.n	80057d4 <_printf_float+0x100>
 8005856:	2b00      	cmp	r3, #0
 8005858:	d1bc      	bne.n	80057d4 <_printf_float+0x100>
 800585a:	2301      	movs	r3, #1
 800585c:	e7b9      	b.n	80057d2 <_printf_float+0xfe>
 800585e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005862:	d118      	bne.n	8005896 <_printf_float+0x1c2>
 8005864:	2900      	cmp	r1, #0
 8005866:	6863      	ldr	r3, [r4, #4]
 8005868:	dd0b      	ble.n	8005882 <_printf_float+0x1ae>
 800586a:	6121      	str	r1, [r4, #16]
 800586c:	b913      	cbnz	r3, 8005874 <_printf_float+0x1a0>
 800586e:	6822      	ldr	r2, [r4, #0]
 8005870:	07d0      	lsls	r0, r2, #31
 8005872:	d502      	bpl.n	800587a <_printf_float+0x1a6>
 8005874:	3301      	adds	r3, #1
 8005876:	440b      	add	r3, r1
 8005878:	6123      	str	r3, [r4, #16]
 800587a:	65a1      	str	r1, [r4, #88]	; 0x58
 800587c:	f04f 0900 	mov.w	r9, #0
 8005880:	e7de      	b.n	8005840 <_printf_float+0x16c>
 8005882:	b913      	cbnz	r3, 800588a <_printf_float+0x1b6>
 8005884:	6822      	ldr	r2, [r4, #0]
 8005886:	07d2      	lsls	r2, r2, #31
 8005888:	d501      	bpl.n	800588e <_printf_float+0x1ba>
 800588a:	3302      	adds	r3, #2
 800588c:	e7f4      	b.n	8005878 <_printf_float+0x1a4>
 800588e:	2301      	movs	r3, #1
 8005890:	e7f2      	b.n	8005878 <_printf_float+0x1a4>
 8005892:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005896:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005898:	4299      	cmp	r1, r3
 800589a:	db05      	blt.n	80058a8 <_printf_float+0x1d4>
 800589c:	6823      	ldr	r3, [r4, #0]
 800589e:	6121      	str	r1, [r4, #16]
 80058a0:	07d8      	lsls	r0, r3, #31
 80058a2:	d5ea      	bpl.n	800587a <_printf_float+0x1a6>
 80058a4:	1c4b      	adds	r3, r1, #1
 80058a6:	e7e7      	b.n	8005878 <_printf_float+0x1a4>
 80058a8:	2900      	cmp	r1, #0
 80058aa:	bfd4      	ite	le
 80058ac:	f1c1 0202 	rsble	r2, r1, #2
 80058b0:	2201      	movgt	r2, #1
 80058b2:	4413      	add	r3, r2
 80058b4:	e7e0      	b.n	8005878 <_printf_float+0x1a4>
 80058b6:	6823      	ldr	r3, [r4, #0]
 80058b8:	055a      	lsls	r2, r3, #21
 80058ba:	d407      	bmi.n	80058cc <_printf_float+0x1f8>
 80058bc:	6923      	ldr	r3, [r4, #16]
 80058be:	4642      	mov	r2, r8
 80058c0:	4631      	mov	r1, r6
 80058c2:	4628      	mov	r0, r5
 80058c4:	47b8      	blx	r7
 80058c6:	3001      	adds	r0, #1
 80058c8:	d12c      	bne.n	8005924 <_printf_float+0x250>
 80058ca:	e764      	b.n	8005796 <_printf_float+0xc2>
 80058cc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80058d0:	f240 80e0 	bls.w	8005a94 <_printf_float+0x3c0>
 80058d4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80058d8:	2200      	movs	r2, #0
 80058da:	2300      	movs	r3, #0
 80058dc:	f7fb f8f4 	bl	8000ac8 <__aeabi_dcmpeq>
 80058e0:	2800      	cmp	r0, #0
 80058e2:	d034      	beq.n	800594e <_printf_float+0x27a>
 80058e4:	4a37      	ldr	r2, [pc, #220]	; (80059c4 <_printf_float+0x2f0>)
 80058e6:	2301      	movs	r3, #1
 80058e8:	4631      	mov	r1, r6
 80058ea:	4628      	mov	r0, r5
 80058ec:	47b8      	blx	r7
 80058ee:	3001      	adds	r0, #1
 80058f0:	f43f af51 	beq.w	8005796 <_printf_float+0xc2>
 80058f4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80058f8:	429a      	cmp	r2, r3
 80058fa:	db02      	blt.n	8005902 <_printf_float+0x22e>
 80058fc:	6823      	ldr	r3, [r4, #0]
 80058fe:	07d8      	lsls	r0, r3, #31
 8005900:	d510      	bpl.n	8005924 <_printf_float+0x250>
 8005902:	ee18 3a10 	vmov	r3, s16
 8005906:	4652      	mov	r2, sl
 8005908:	4631      	mov	r1, r6
 800590a:	4628      	mov	r0, r5
 800590c:	47b8      	blx	r7
 800590e:	3001      	adds	r0, #1
 8005910:	f43f af41 	beq.w	8005796 <_printf_float+0xc2>
 8005914:	f04f 0800 	mov.w	r8, #0
 8005918:	f104 091a 	add.w	r9, r4, #26
 800591c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800591e:	3b01      	subs	r3, #1
 8005920:	4543      	cmp	r3, r8
 8005922:	dc09      	bgt.n	8005938 <_printf_float+0x264>
 8005924:	6823      	ldr	r3, [r4, #0]
 8005926:	079b      	lsls	r3, r3, #30
 8005928:	f100 8105 	bmi.w	8005b36 <_printf_float+0x462>
 800592c:	68e0      	ldr	r0, [r4, #12]
 800592e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005930:	4298      	cmp	r0, r3
 8005932:	bfb8      	it	lt
 8005934:	4618      	movlt	r0, r3
 8005936:	e730      	b.n	800579a <_printf_float+0xc6>
 8005938:	2301      	movs	r3, #1
 800593a:	464a      	mov	r2, r9
 800593c:	4631      	mov	r1, r6
 800593e:	4628      	mov	r0, r5
 8005940:	47b8      	blx	r7
 8005942:	3001      	adds	r0, #1
 8005944:	f43f af27 	beq.w	8005796 <_printf_float+0xc2>
 8005948:	f108 0801 	add.w	r8, r8, #1
 800594c:	e7e6      	b.n	800591c <_printf_float+0x248>
 800594e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005950:	2b00      	cmp	r3, #0
 8005952:	dc39      	bgt.n	80059c8 <_printf_float+0x2f4>
 8005954:	4a1b      	ldr	r2, [pc, #108]	; (80059c4 <_printf_float+0x2f0>)
 8005956:	2301      	movs	r3, #1
 8005958:	4631      	mov	r1, r6
 800595a:	4628      	mov	r0, r5
 800595c:	47b8      	blx	r7
 800595e:	3001      	adds	r0, #1
 8005960:	f43f af19 	beq.w	8005796 <_printf_float+0xc2>
 8005964:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005968:	4313      	orrs	r3, r2
 800596a:	d102      	bne.n	8005972 <_printf_float+0x29e>
 800596c:	6823      	ldr	r3, [r4, #0]
 800596e:	07d9      	lsls	r1, r3, #31
 8005970:	d5d8      	bpl.n	8005924 <_printf_float+0x250>
 8005972:	ee18 3a10 	vmov	r3, s16
 8005976:	4652      	mov	r2, sl
 8005978:	4631      	mov	r1, r6
 800597a:	4628      	mov	r0, r5
 800597c:	47b8      	blx	r7
 800597e:	3001      	adds	r0, #1
 8005980:	f43f af09 	beq.w	8005796 <_printf_float+0xc2>
 8005984:	f04f 0900 	mov.w	r9, #0
 8005988:	f104 0a1a 	add.w	sl, r4, #26
 800598c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800598e:	425b      	negs	r3, r3
 8005990:	454b      	cmp	r3, r9
 8005992:	dc01      	bgt.n	8005998 <_printf_float+0x2c4>
 8005994:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005996:	e792      	b.n	80058be <_printf_float+0x1ea>
 8005998:	2301      	movs	r3, #1
 800599a:	4652      	mov	r2, sl
 800599c:	4631      	mov	r1, r6
 800599e:	4628      	mov	r0, r5
 80059a0:	47b8      	blx	r7
 80059a2:	3001      	adds	r0, #1
 80059a4:	f43f aef7 	beq.w	8005796 <_printf_float+0xc2>
 80059a8:	f109 0901 	add.w	r9, r9, #1
 80059ac:	e7ee      	b.n	800598c <_printf_float+0x2b8>
 80059ae:	bf00      	nop
 80059b0:	7fefffff 	.word	0x7fefffff
 80059b4:	08009f10 	.word	0x08009f10
 80059b8:	08009f14 	.word	0x08009f14
 80059bc:	08009f1c 	.word	0x08009f1c
 80059c0:	08009f18 	.word	0x08009f18
 80059c4:	08009f20 	.word	0x08009f20
 80059c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80059ca:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80059cc:	429a      	cmp	r2, r3
 80059ce:	bfa8      	it	ge
 80059d0:	461a      	movge	r2, r3
 80059d2:	2a00      	cmp	r2, #0
 80059d4:	4691      	mov	r9, r2
 80059d6:	dc37      	bgt.n	8005a48 <_printf_float+0x374>
 80059d8:	f04f 0b00 	mov.w	fp, #0
 80059dc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80059e0:	f104 021a 	add.w	r2, r4, #26
 80059e4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80059e6:	9305      	str	r3, [sp, #20]
 80059e8:	eba3 0309 	sub.w	r3, r3, r9
 80059ec:	455b      	cmp	r3, fp
 80059ee:	dc33      	bgt.n	8005a58 <_printf_float+0x384>
 80059f0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80059f4:	429a      	cmp	r2, r3
 80059f6:	db3b      	blt.n	8005a70 <_printf_float+0x39c>
 80059f8:	6823      	ldr	r3, [r4, #0]
 80059fa:	07da      	lsls	r2, r3, #31
 80059fc:	d438      	bmi.n	8005a70 <_printf_float+0x39c>
 80059fe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005a00:	9b05      	ldr	r3, [sp, #20]
 8005a02:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005a04:	1ad3      	subs	r3, r2, r3
 8005a06:	eba2 0901 	sub.w	r9, r2, r1
 8005a0a:	4599      	cmp	r9, r3
 8005a0c:	bfa8      	it	ge
 8005a0e:	4699      	movge	r9, r3
 8005a10:	f1b9 0f00 	cmp.w	r9, #0
 8005a14:	dc35      	bgt.n	8005a82 <_printf_float+0x3ae>
 8005a16:	f04f 0800 	mov.w	r8, #0
 8005a1a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005a1e:	f104 0a1a 	add.w	sl, r4, #26
 8005a22:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005a26:	1a9b      	subs	r3, r3, r2
 8005a28:	eba3 0309 	sub.w	r3, r3, r9
 8005a2c:	4543      	cmp	r3, r8
 8005a2e:	f77f af79 	ble.w	8005924 <_printf_float+0x250>
 8005a32:	2301      	movs	r3, #1
 8005a34:	4652      	mov	r2, sl
 8005a36:	4631      	mov	r1, r6
 8005a38:	4628      	mov	r0, r5
 8005a3a:	47b8      	blx	r7
 8005a3c:	3001      	adds	r0, #1
 8005a3e:	f43f aeaa 	beq.w	8005796 <_printf_float+0xc2>
 8005a42:	f108 0801 	add.w	r8, r8, #1
 8005a46:	e7ec      	b.n	8005a22 <_printf_float+0x34e>
 8005a48:	4613      	mov	r3, r2
 8005a4a:	4631      	mov	r1, r6
 8005a4c:	4642      	mov	r2, r8
 8005a4e:	4628      	mov	r0, r5
 8005a50:	47b8      	blx	r7
 8005a52:	3001      	adds	r0, #1
 8005a54:	d1c0      	bne.n	80059d8 <_printf_float+0x304>
 8005a56:	e69e      	b.n	8005796 <_printf_float+0xc2>
 8005a58:	2301      	movs	r3, #1
 8005a5a:	4631      	mov	r1, r6
 8005a5c:	4628      	mov	r0, r5
 8005a5e:	9205      	str	r2, [sp, #20]
 8005a60:	47b8      	blx	r7
 8005a62:	3001      	adds	r0, #1
 8005a64:	f43f ae97 	beq.w	8005796 <_printf_float+0xc2>
 8005a68:	9a05      	ldr	r2, [sp, #20]
 8005a6a:	f10b 0b01 	add.w	fp, fp, #1
 8005a6e:	e7b9      	b.n	80059e4 <_printf_float+0x310>
 8005a70:	ee18 3a10 	vmov	r3, s16
 8005a74:	4652      	mov	r2, sl
 8005a76:	4631      	mov	r1, r6
 8005a78:	4628      	mov	r0, r5
 8005a7a:	47b8      	blx	r7
 8005a7c:	3001      	adds	r0, #1
 8005a7e:	d1be      	bne.n	80059fe <_printf_float+0x32a>
 8005a80:	e689      	b.n	8005796 <_printf_float+0xc2>
 8005a82:	9a05      	ldr	r2, [sp, #20]
 8005a84:	464b      	mov	r3, r9
 8005a86:	4442      	add	r2, r8
 8005a88:	4631      	mov	r1, r6
 8005a8a:	4628      	mov	r0, r5
 8005a8c:	47b8      	blx	r7
 8005a8e:	3001      	adds	r0, #1
 8005a90:	d1c1      	bne.n	8005a16 <_printf_float+0x342>
 8005a92:	e680      	b.n	8005796 <_printf_float+0xc2>
 8005a94:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005a96:	2a01      	cmp	r2, #1
 8005a98:	dc01      	bgt.n	8005a9e <_printf_float+0x3ca>
 8005a9a:	07db      	lsls	r3, r3, #31
 8005a9c:	d538      	bpl.n	8005b10 <_printf_float+0x43c>
 8005a9e:	2301      	movs	r3, #1
 8005aa0:	4642      	mov	r2, r8
 8005aa2:	4631      	mov	r1, r6
 8005aa4:	4628      	mov	r0, r5
 8005aa6:	47b8      	blx	r7
 8005aa8:	3001      	adds	r0, #1
 8005aaa:	f43f ae74 	beq.w	8005796 <_printf_float+0xc2>
 8005aae:	ee18 3a10 	vmov	r3, s16
 8005ab2:	4652      	mov	r2, sl
 8005ab4:	4631      	mov	r1, r6
 8005ab6:	4628      	mov	r0, r5
 8005ab8:	47b8      	blx	r7
 8005aba:	3001      	adds	r0, #1
 8005abc:	f43f ae6b 	beq.w	8005796 <_printf_float+0xc2>
 8005ac0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	2300      	movs	r3, #0
 8005ac8:	f7fa fffe 	bl	8000ac8 <__aeabi_dcmpeq>
 8005acc:	b9d8      	cbnz	r0, 8005b06 <_printf_float+0x432>
 8005ace:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005ad0:	f108 0201 	add.w	r2, r8, #1
 8005ad4:	3b01      	subs	r3, #1
 8005ad6:	4631      	mov	r1, r6
 8005ad8:	4628      	mov	r0, r5
 8005ada:	47b8      	blx	r7
 8005adc:	3001      	adds	r0, #1
 8005ade:	d10e      	bne.n	8005afe <_printf_float+0x42a>
 8005ae0:	e659      	b.n	8005796 <_printf_float+0xc2>
 8005ae2:	2301      	movs	r3, #1
 8005ae4:	4652      	mov	r2, sl
 8005ae6:	4631      	mov	r1, r6
 8005ae8:	4628      	mov	r0, r5
 8005aea:	47b8      	blx	r7
 8005aec:	3001      	adds	r0, #1
 8005aee:	f43f ae52 	beq.w	8005796 <_printf_float+0xc2>
 8005af2:	f108 0801 	add.w	r8, r8, #1
 8005af6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005af8:	3b01      	subs	r3, #1
 8005afa:	4543      	cmp	r3, r8
 8005afc:	dcf1      	bgt.n	8005ae2 <_printf_float+0x40e>
 8005afe:	464b      	mov	r3, r9
 8005b00:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005b04:	e6dc      	b.n	80058c0 <_printf_float+0x1ec>
 8005b06:	f04f 0800 	mov.w	r8, #0
 8005b0a:	f104 0a1a 	add.w	sl, r4, #26
 8005b0e:	e7f2      	b.n	8005af6 <_printf_float+0x422>
 8005b10:	2301      	movs	r3, #1
 8005b12:	4642      	mov	r2, r8
 8005b14:	e7df      	b.n	8005ad6 <_printf_float+0x402>
 8005b16:	2301      	movs	r3, #1
 8005b18:	464a      	mov	r2, r9
 8005b1a:	4631      	mov	r1, r6
 8005b1c:	4628      	mov	r0, r5
 8005b1e:	47b8      	blx	r7
 8005b20:	3001      	adds	r0, #1
 8005b22:	f43f ae38 	beq.w	8005796 <_printf_float+0xc2>
 8005b26:	f108 0801 	add.w	r8, r8, #1
 8005b2a:	68e3      	ldr	r3, [r4, #12]
 8005b2c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005b2e:	1a5b      	subs	r3, r3, r1
 8005b30:	4543      	cmp	r3, r8
 8005b32:	dcf0      	bgt.n	8005b16 <_printf_float+0x442>
 8005b34:	e6fa      	b.n	800592c <_printf_float+0x258>
 8005b36:	f04f 0800 	mov.w	r8, #0
 8005b3a:	f104 0919 	add.w	r9, r4, #25
 8005b3e:	e7f4      	b.n	8005b2a <_printf_float+0x456>

08005b40 <_printf_common>:
 8005b40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b44:	4616      	mov	r6, r2
 8005b46:	4699      	mov	r9, r3
 8005b48:	688a      	ldr	r2, [r1, #8]
 8005b4a:	690b      	ldr	r3, [r1, #16]
 8005b4c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005b50:	4293      	cmp	r3, r2
 8005b52:	bfb8      	it	lt
 8005b54:	4613      	movlt	r3, r2
 8005b56:	6033      	str	r3, [r6, #0]
 8005b58:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005b5c:	4607      	mov	r7, r0
 8005b5e:	460c      	mov	r4, r1
 8005b60:	b10a      	cbz	r2, 8005b66 <_printf_common+0x26>
 8005b62:	3301      	adds	r3, #1
 8005b64:	6033      	str	r3, [r6, #0]
 8005b66:	6823      	ldr	r3, [r4, #0]
 8005b68:	0699      	lsls	r1, r3, #26
 8005b6a:	bf42      	ittt	mi
 8005b6c:	6833      	ldrmi	r3, [r6, #0]
 8005b6e:	3302      	addmi	r3, #2
 8005b70:	6033      	strmi	r3, [r6, #0]
 8005b72:	6825      	ldr	r5, [r4, #0]
 8005b74:	f015 0506 	ands.w	r5, r5, #6
 8005b78:	d106      	bne.n	8005b88 <_printf_common+0x48>
 8005b7a:	f104 0a19 	add.w	sl, r4, #25
 8005b7e:	68e3      	ldr	r3, [r4, #12]
 8005b80:	6832      	ldr	r2, [r6, #0]
 8005b82:	1a9b      	subs	r3, r3, r2
 8005b84:	42ab      	cmp	r3, r5
 8005b86:	dc26      	bgt.n	8005bd6 <_printf_common+0x96>
 8005b88:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005b8c:	1e13      	subs	r3, r2, #0
 8005b8e:	6822      	ldr	r2, [r4, #0]
 8005b90:	bf18      	it	ne
 8005b92:	2301      	movne	r3, #1
 8005b94:	0692      	lsls	r2, r2, #26
 8005b96:	d42b      	bmi.n	8005bf0 <_printf_common+0xb0>
 8005b98:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005b9c:	4649      	mov	r1, r9
 8005b9e:	4638      	mov	r0, r7
 8005ba0:	47c0      	blx	r8
 8005ba2:	3001      	adds	r0, #1
 8005ba4:	d01e      	beq.n	8005be4 <_printf_common+0xa4>
 8005ba6:	6823      	ldr	r3, [r4, #0]
 8005ba8:	68e5      	ldr	r5, [r4, #12]
 8005baa:	6832      	ldr	r2, [r6, #0]
 8005bac:	f003 0306 	and.w	r3, r3, #6
 8005bb0:	2b04      	cmp	r3, #4
 8005bb2:	bf08      	it	eq
 8005bb4:	1aad      	subeq	r5, r5, r2
 8005bb6:	68a3      	ldr	r3, [r4, #8]
 8005bb8:	6922      	ldr	r2, [r4, #16]
 8005bba:	bf0c      	ite	eq
 8005bbc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005bc0:	2500      	movne	r5, #0
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	bfc4      	itt	gt
 8005bc6:	1a9b      	subgt	r3, r3, r2
 8005bc8:	18ed      	addgt	r5, r5, r3
 8005bca:	2600      	movs	r6, #0
 8005bcc:	341a      	adds	r4, #26
 8005bce:	42b5      	cmp	r5, r6
 8005bd0:	d11a      	bne.n	8005c08 <_printf_common+0xc8>
 8005bd2:	2000      	movs	r0, #0
 8005bd4:	e008      	b.n	8005be8 <_printf_common+0xa8>
 8005bd6:	2301      	movs	r3, #1
 8005bd8:	4652      	mov	r2, sl
 8005bda:	4649      	mov	r1, r9
 8005bdc:	4638      	mov	r0, r7
 8005bde:	47c0      	blx	r8
 8005be0:	3001      	adds	r0, #1
 8005be2:	d103      	bne.n	8005bec <_printf_common+0xac>
 8005be4:	f04f 30ff 	mov.w	r0, #4294967295
 8005be8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005bec:	3501      	adds	r5, #1
 8005bee:	e7c6      	b.n	8005b7e <_printf_common+0x3e>
 8005bf0:	18e1      	adds	r1, r4, r3
 8005bf2:	1c5a      	adds	r2, r3, #1
 8005bf4:	2030      	movs	r0, #48	; 0x30
 8005bf6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005bfa:	4422      	add	r2, r4
 8005bfc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005c00:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005c04:	3302      	adds	r3, #2
 8005c06:	e7c7      	b.n	8005b98 <_printf_common+0x58>
 8005c08:	2301      	movs	r3, #1
 8005c0a:	4622      	mov	r2, r4
 8005c0c:	4649      	mov	r1, r9
 8005c0e:	4638      	mov	r0, r7
 8005c10:	47c0      	blx	r8
 8005c12:	3001      	adds	r0, #1
 8005c14:	d0e6      	beq.n	8005be4 <_printf_common+0xa4>
 8005c16:	3601      	adds	r6, #1
 8005c18:	e7d9      	b.n	8005bce <_printf_common+0x8e>
	...

08005c1c <_printf_i>:
 8005c1c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005c20:	460c      	mov	r4, r1
 8005c22:	4691      	mov	r9, r2
 8005c24:	7e27      	ldrb	r7, [r4, #24]
 8005c26:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005c28:	2f78      	cmp	r7, #120	; 0x78
 8005c2a:	4680      	mov	r8, r0
 8005c2c:	469a      	mov	sl, r3
 8005c2e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005c32:	d807      	bhi.n	8005c44 <_printf_i+0x28>
 8005c34:	2f62      	cmp	r7, #98	; 0x62
 8005c36:	d80a      	bhi.n	8005c4e <_printf_i+0x32>
 8005c38:	2f00      	cmp	r7, #0
 8005c3a:	f000 80d8 	beq.w	8005dee <_printf_i+0x1d2>
 8005c3e:	2f58      	cmp	r7, #88	; 0x58
 8005c40:	f000 80a3 	beq.w	8005d8a <_printf_i+0x16e>
 8005c44:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005c48:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005c4c:	e03a      	b.n	8005cc4 <_printf_i+0xa8>
 8005c4e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005c52:	2b15      	cmp	r3, #21
 8005c54:	d8f6      	bhi.n	8005c44 <_printf_i+0x28>
 8005c56:	a001      	add	r0, pc, #4	; (adr r0, 8005c5c <_printf_i+0x40>)
 8005c58:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005c5c:	08005cb5 	.word	0x08005cb5
 8005c60:	08005cc9 	.word	0x08005cc9
 8005c64:	08005c45 	.word	0x08005c45
 8005c68:	08005c45 	.word	0x08005c45
 8005c6c:	08005c45 	.word	0x08005c45
 8005c70:	08005c45 	.word	0x08005c45
 8005c74:	08005cc9 	.word	0x08005cc9
 8005c78:	08005c45 	.word	0x08005c45
 8005c7c:	08005c45 	.word	0x08005c45
 8005c80:	08005c45 	.word	0x08005c45
 8005c84:	08005c45 	.word	0x08005c45
 8005c88:	08005dd5 	.word	0x08005dd5
 8005c8c:	08005cf9 	.word	0x08005cf9
 8005c90:	08005db7 	.word	0x08005db7
 8005c94:	08005c45 	.word	0x08005c45
 8005c98:	08005c45 	.word	0x08005c45
 8005c9c:	08005df7 	.word	0x08005df7
 8005ca0:	08005c45 	.word	0x08005c45
 8005ca4:	08005cf9 	.word	0x08005cf9
 8005ca8:	08005c45 	.word	0x08005c45
 8005cac:	08005c45 	.word	0x08005c45
 8005cb0:	08005dbf 	.word	0x08005dbf
 8005cb4:	680b      	ldr	r3, [r1, #0]
 8005cb6:	1d1a      	adds	r2, r3, #4
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	600a      	str	r2, [r1, #0]
 8005cbc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005cc0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005cc4:	2301      	movs	r3, #1
 8005cc6:	e0a3      	b.n	8005e10 <_printf_i+0x1f4>
 8005cc8:	6825      	ldr	r5, [r4, #0]
 8005cca:	6808      	ldr	r0, [r1, #0]
 8005ccc:	062e      	lsls	r6, r5, #24
 8005cce:	f100 0304 	add.w	r3, r0, #4
 8005cd2:	d50a      	bpl.n	8005cea <_printf_i+0xce>
 8005cd4:	6805      	ldr	r5, [r0, #0]
 8005cd6:	600b      	str	r3, [r1, #0]
 8005cd8:	2d00      	cmp	r5, #0
 8005cda:	da03      	bge.n	8005ce4 <_printf_i+0xc8>
 8005cdc:	232d      	movs	r3, #45	; 0x2d
 8005cde:	426d      	negs	r5, r5
 8005ce0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005ce4:	485e      	ldr	r0, [pc, #376]	; (8005e60 <_printf_i+0x244>)
 8005ce6:	230a      	movs	r3, #10
 8005ce8:	e019      	b.n	8005d1e <_printf_i+0x102>
 8005cea:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005cee:	6805      	ldr	r5, [r0, #0]
 8005cf0:	600b      	str	r3, [r1, #0]
 8005cf2:	bf18      	it	ne
 8005cf4:	b22d      	sxthne	r5, r5
 8005cf6:	e7ef      	b.n	8005cd8 <_printf_i+0xbc>
 8005cf8:	680b      	ldr	r3, [r1, #0]
 8005cfa:	6825      	ldr	r5, [r4, #0]
 8005cfc:	1d18      	adds	r0, r3, #4
 8005cfe:	6008      	str	r0, [r1, #0]
 8005d00:	0628      	lsls	r0, r5, #24
 8005d02:	d501      	bpl.n	8005d08 <_printf_i+0xec>
 8005d04:	681d      	ldr	r5, [r3, #0]
 8005d06:	e002      	b.n	8005d0e <_printf_i+0xf2>
 8005d08:	0669      	lsls	r1, r5, #25
 8005d0a:	d5fb      	bpl.n	8005d04 <_printf_i+0xe8>
 8005d0c:	881d      	ldrh	r5, [r3, #0]
 8005d0e:	4854      	ldr	r0, [pc, #336]	; (8005e60 <_printf_i+0x244>)
 8005d10:	2f6f      	cmp	r7, #111	; 0x6f
 8005d12:	bf0c      	ite	eq
 8005d14:	2308      	moveq	r3, #8
 8005d16:	230a      	movne	r3, #10
 8005d18:	2100      	movs	r1, #0
 8005d1a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005d1e:	6866      	ldr	r6, [r4, #4]
 8005d20:	60a6      	str	r6, [r4, #8]
 8005d22:	2e00      	cmp	r6, #0
 8005d24:	bfa2      	ittt	ge
 8005d26:	6821      	ldrge	r1, [r4, #0]
 8005d28:	f021 0104 	bicge.w	r1, r1, #4
 8005d2c:	6021      	strge	r1, [r4, #0]
 8005d2e:	b90d      	cbnz	r5, 8005d34 <_printf_i+0x118>
 8005d30:	2e00      	cmp	r6, #0
 8005d32:	d04d      	beq.n	8005dd0 <_printf_i+0x1b4>
 8005d34:	4616      	mov	r6, r2
 8005d36:	fbb5 f1f3 	udiv	r1, r5, r3
 8005d3a:	fb03 5711 	mls	r7, r3, r1, r5
 8005d3e:	5dc7      	ldrb	r7, [r0, r7]
 8005d40:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005d44:	462f      	mov	r7, r5
 8005d46:	42bb      	cmp	r3, r7
 8005d48:	460d      	mov	r5, r1
 8005d4a:	d9f4      	bls.n	8005d36 <_printf_i+0x11a>
 8005d4c:	2b08      	cmp	r3, #8
 8005d4e:	d10b      	bne.n	8005d68 <_printf_i+0x14c>
 8005d50:	6823      	ldr	r3, [r4, #0]
 8005d52:	07df      	lsls	r7, r3, #31
 8005d54:	d508      	bpl.n	8005d68 <_printf_i+0x14c>
 8005d56:	6923      	ldr	r3, [r4, #16]
 8005d58:	6861      	ldr	r1, [r4, #4]
 8005d5a:	4299      	cmp	r1, r3
 8005d5c:	bfde      	ittt	le
 8005d5e:	2330      	movle	r3, #48	; 0x30
 8005d60:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005d64:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005d68:	1b92      	subs	r2, r2, r6
 8005d6a:	6122      	str	r2, [r4, #16]
 8005d6c:	f8cd a000 	str.w	sl, [sp]
 8005d70:	464b      	mov	r3, r9
 8005d72:	aa03      	add	r2, sp, #12
 8005d74:	4621      	mov	r1, r4
 8005d76:	4640      	mov	r0, r8
 8005d78:	f7ff fee2 	bl	8005b40 <_printf_common>
 8005d7c:	3001      	adds	r0, #1
 8005d7e:	d14c      	bne.n	8005e1a <_printf_i+0x1fe>
 8005d80:	f04f 30ff 	mov.w	r0, #4294967295
 8005d84:	b004      	add	sp, #16
 8005d86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d8a:	4835      	ldr	r0, [pc, #212]	; (8005e60 <_printf_i+0x244>)
 8005d8c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005d90:	6823      	ldr	r3, [r4, #0]
 8005d92:	680e      	ldr	r6, [r1, #0]
 8005d94:	061f      	lsls	r7, r3, #24
 8005d96:	f856 5b04 	ldr.w	r5, [r6], #4
 8005d9a:	600e      	str	r6, [r1, #0]
 8005d9c:	d514      	bpl.n	8005dc8 <_printf_i+0x1ac>
 8005d9e:	07d9      	lsls	r1, r3, #31
 8005da0:	bf44      	itt	mi
 8005da2:	f043 0320 	orrmi.w	r3, r3, #32
 8005da6:	6023      	strmi	r3, [r4, #0]
 8005da8:	b91d      	cbnz	r5, 8005db2 <_printf_i+0x196>
 8005daa:	6823      	ldr	r3, [r4, #0]
 8005dac:	f023 0320 	bic.w	r3, r3, #32
 8005db0:	6023      	str	r3, [r4, #0]
 8005db2:	2310      	movs	r3, #16
 8005db4:	e7b0      	b.n	8005d18 <_printf_i+0xfc>
 8005db6:	6823      	ldr	r3, [r4, #0]
 8005db8:	f043 0320 	orr.w	r3, r3, #32
 8005dbc:	6023      	str	r3, [r4, #0]
 8005dbe:	2378      	movs	r3, #120	; 0x78
 8005dc0:	4828      	ldr	r0, [pc, #160]	; (8005e64 <_printf_i+0x248>)
 8005dc2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005dc6:	e7e3      	b.n	8005d90 <_printf_i+0x174>
 8005dc8:	065e      	lsls	r6, r3, #25
 8005dca:	bf48      	it	mi
 8005dcc:	b2ad      	uxthmi	r5, r5
 8005dce:	e7e6      	b.n	8005d9e <_printf_i+0x182>
 8005dd0:	4616      	mov	r6, r2
 8005dd2:	e7bb      	b.n	8005d4c <_printf_i+0x130>
 8005dd4:	680b      	ldr	r3, [r1, #0]
 8005dd6:	6826      	ldr	r6, [r4, #0]
 8005dd8:	6960      	ldr	r0, [r4, #20]
 8005dda:	1d1d      	adds	r5, r3, #4
 8005ddc:	600d      	str	r5, [r1, #0]
 8005dde:	0635      	lsls	r5, r6, #24
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	d501      	bpl.n	8005de8 <_printf_i+0x1cc>
 8005de4:	6018      	str	r0, [r3, #0]
 8005de6:	e002      	b.n	8005dee <_printf_i+0x1d2>
 8005de8:	0671      	lsls	r1, r6, #25
 8005dea:	d5fb      	bpl.n	8005de4 <_printf_i+0x1c8>
 8005dec:	8018      	strh	r0, [r3, #0]
 8005dee:	2300      	movs	r3, #0
 8005df0:	6123      	str	r3, [r4, #16]
 8005df2:	4616      	mov	r6, r2
 8005df4:	e7ba      	b.n	8005d6c <_printf_i+0x150>
 8005df6:	680b      	ldr	r3, [r1, #0]
 8005df8:	1d1a      	adds	r2, r3, #4
 8005dfa:	600a      	str	r2, [r1, #0]
 8005dfc:	681e      	ldr	r6, [r3, #0]
 8005dfe:	6862      	ldr	r2, [r4, #4]
 8005e00:	2100      	movs	r1, #0
 8005e02:	4630      	mov	r0, r6
 8005e04:	f7fa f9ec 	bl	80001e0 <memchr>
 8005e08:	b108      	cbz	r0, 8005e0e <_printf_i+0x1f2>
 8005e0a:	1b80      	subs	r0, r0, r6
 8005e0c:	6060      	str	r0, [r4, #4]
 8005e0e:	6863      	ldr	r3, [r4, #4]
 8005e10:	6123      	str	r3, [r4, #16]
 8005e12:	2300      	movs	r3, #0
 8005e14:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005e18:	e7a8      	b.n	8005d6c <_printf_i+0x150>
 8005e1a:	6923      	ldr	r3, [r4, #16]
 8005e1c:	4632      	mov	r2, r6
 8005e1e:	4649      	mov	r1, r9
 8005e20:	4640      	mov	r0, r8
 8005e22:	47d0      	blx	sl
 8005e24:	3001      	adds	r0, #1
 8005e26:	d0ab      	beq.n	8005d80 <_printf_i+0x164>
 8005e28:	6823      	ldr	r3, [r4, #0]
 8005e2a:	079b      	lsls	r3, r3, #30
 8005e2c:	d413      	bmi.n	8005e56 <_printf_i+0x23a>
 8005e2e:	68e0      	ldr	r0, [r4, #12]
 8005e30:	9b03      	ldr	r3, [sp, #12]
 8005e32:	4298      	cmp	r0, r3
 8005e34:	bfb8      	it	lt
 8005e36:	4618      	movlt	r0, r3
 8005e38:	e7a4      	b.n	8005d84 <_printf_i+0x168>
 8005e3a:	2301      	movs	r3, #1
 8005e3c:	4632      	mov	r2, r6
 8005e3e:	4649      	mov	r1, r9
 8005e40:	4640      	mov	r0, r8
 8005e42:	47d0      	blx	sl
 8005e44:	3001      	adds	r0, #1
 8005e46:	d09b      	beq.n	8005d80 <_printf_i+0x164>
 8005e48:	3501      	adds	r5, #1
 8005e4a:	68e3      	ldr	r3, [r4, #12]
 8005e4c:	9903      	ldr	r1, [sp, #12]
 8005e4e:	1a5b      	subs	r3, r3, r1
 8005e50:	42ab      	cmp	r3, r5
 8005e52:	dcf2      	bgt.n	8005e3a <_printf_i+0x21e>
 8005e54:	e7eb      	b.n	8005e2e <_printf_i+0x212>
 8005e56:	2500      	movs	r5, #0
 8005e58:	f104 0619 	add.w	r6, r4, #25
 8005e5c:	e7f5      	b.n	8005e4a <_printf_i+0x22e>
 8005e5e:	bf00      	nop
 8005e60:	08009f22 	.word	0x08009f22
 8005e64:	08009f33 	.word	0x08009f33

08005e68 <_scanf_float>:
 8005e68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e6c:	b087      	sub	sp, #28
 8005e6e:	4617      	mov	r7, r2
 8005e70:	9303      	str	r3, [sp, #12]
 8005e72:	688b      	ldr	r3, [r1, #8]
 8005e74:	1e5a      	subs	r2, r3, #1
 8005e76:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8005e7a:	bf83      	ittte	hi
 8005e7c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8005e80:	195b      	addhi	r3, r3, r5
 8005e82:	9302      	strhi	r3, [sp, #8]
 8005e84:	2300      	movls	r3, #0
 8005e86:	bf86      	itte	hi
 8005e88:	f240 135d 	movwhi	r3, #349	; 0x15d
 8005e8c:	608b      	strhi	r3, [r1, #8]
 8005e8e:	9302      	strls	r3, [sp, #8]
 8005e90:	680b      	ldr	r3, [r1, #0]
 8005e92:	468b      	mov	fp, r1
 8005e94:	2500      	movs	r5, #0
 8005e96:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8005e9a:	f84b 3b1c 	str.w	r3, [fp], #28
 8005e9e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8005ea2:	4680      	mov	r8, r0
 8005ea4:	460c      	mov	r4, r1
 8005ea6:	465e      	mov	r6, fp
 8005ea8:	46aa      	mov	sl, r5
 8005eaa:	46a9      	mov	r9, r5
 8005eac:	9501      	str	r5, [sp, #4]
 8005eae:	68a2      	ldr	r2, [r4, #8]
 8005eb0:	b152      	cbz	r2, 8005ec8 <_scanf_float+0x60>
 8005eb2:	683b      	ldr	r3, [r7, #0]
 8005eb4:	781b      	ldrb	r3, [r3, #0]
 8005eb6:	2b4e      	cmp	r3, #78	; 0x4e
 8005eb8:	d864      	bhi.n	8005f84 <_scanf_float+0x11c>
 8005eba:	2b40      	cmp	r3, #64	; 0x40
 8005ebc:	d83c      	bhi.n	8005f38 <_scanf_float+0xd0>
 8005ebe:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8005ec2:	b2c8      	uxtb	r0, r1
 8005ec4:	280e      	cmp	r0, #14
 8005ec6:	d93a      	bls.n	8005f3e <_scanf_float+0xd6>
 8005ec8:	f1b9 0f00 	cmp.w	r9, #0
 8005ecc:	d003      	beq.n	8005ed6 <_scanf_float+0x6e>
 8005ece:	6823      	ldr	r3, [r4, #0]
 8005ed0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005ed4:	6023      	str	r3, [r4, #0]
 8005ed6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005eda:	f1ba 0f01 	cmp.w	sl, #1
 8005ede:	f200 8113 	bhi.w	8006108 <_scanf_float+0x2a0>
 8005ee2:	455e      	cmp	r6, fp
 8005ee4:	f200 8105 	bhi.w	80060f2 <_scanf_float+0x28a>
 8005ee8:	2501      	movs	r5, #1
 8005eea:	4628      	mov	r0, r5
 8005eec:	b007      	add	sp, #28
 8005eee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ef2:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8005ef6:	2a0d      	cmp	r2, #13
 8005ef8:	d8e6      	bhi.n	8005ec8 <_scanf_float+0x60>
 8005efa:	a101      	add	r1, pc, #4	; (adr r1, 8005f00 <_scanf_float+0x98>)
 8005efc:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005f00:	0800603f 	.word	0x0800603f
 8005f04:	08005ec9 	.word	0x08005ec9
 8005f08:	08005ec9 	.word	0x08005ec9
 8005f0c:	08005ec9 	.word	0x08005ec9
 8005f10:	0800609f 	.word	0x0800609f
 8005f14:	08006077 	.word	0x08006077
 8005f18:	08005ec9 	.word	0x08005ec9
 8005f1c:	08005ec9 	.word	0x08005ec9
 8005f20:	0800604d 	.word	0x0800604d
 8005f24:	08005ec9 	.word	0x08005ec9
 8005f28:	08005ec9 	.word	0x08005ec9
 8005f2c:	08005ec9 	.word	0x08005ec9
 8005f30:	08005ec9 	.word	0x08005ec9
 8005f34:	08006005 	.word	0x08006005
 8005f38:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8005f3c:	e7db      	b.n	8005ef6 <_scanf_float+0x8e>
 8005f3e:	290e      	cmp	r1, #14
 8005f40:	d8c2      	bhi.n	8005ec8 <_scanf_float+0x60>
 8005f42:	a001      	add	r0, pc, #4	; (adr r0, 8005f48 <_scanf_float+0xe0>)
 8005f44:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005f48:	08005ff7 	.word	0x08005ff7
 8005f4c:	08005ec9 	.word	0x08005ec9
 8005f50:	08005ff7 	.word	0x08005ff7
 8005f54:	0800608b 	.word	0x0800608b
 8005f58:	08005ec9 	.word	0x08005ec9
 8005f5c:	08005fa5 	.word	0x08005fa5
 8005f60:	08005fe1 	.word	0x08005fe1
 8005f64:	08005fe1 	.word	0x08005fe1
 8005f68:	08005fe1 	.word	0x08005fe1
 8005f6c:	08005fe1 	.word	0x08005fe1
 8005f70:	08005fe1 	.word	0x08005fe1
 8005f74:	08005fe1 	.word	0x08005fe1
 8005f78:	08005fe1 	.word	0x08005fe1
 8005f7c:	08005fe1 	.word	0x08005fe1
 8005f80:	08005fe1 	.word	0x08005fe1
 8005f84:	2b6e      	cmp	r3, #110	; 0x6e
 8005f86:	d809      	bhi.n	8005f9c <_scanf_float+0x134>
 8005f88:	2b60      	cmp	r3, #96	; 0x60
 8005f8a:	d8b2      	bhi.n	8005ef2 <_scanf_float+0x8a>
 8005f8c:	2b54      	cmp	r3, #84	; 0x54
 8005f8e:	d077      	beq.n	8006080 <_scanf_float+0x218>
 8005f90:	2b59      	cmp	r3, #89	; 0x59
 8005f92:	d199      	bne.n	8005ec8 <_scanf_float+0x60>
 8005f94:	2d07      	cmp	r5, #7
 8005f96:	d197      	bne.n	8005ec8 <_scanf_float+0x60>
 8005f98:	2508      	movs	r5, #8
 8005f9a:	e029      	b.n	8005ff0 <_scanf_float+0x188>
 8005f9c:	2b74      	cmp	r3, #116	; 0x74
 8005f9e:	d06f      	beq.n	8006080 <_scanf_float+0x218>
 8005fa0:	2b79      	cmp	r3, #121	; 0x79
 8005fa2:	e7f6      	b.n	8005f92 <_scanf_float+0x12a>
 8005fa4:	6821      	ldr	r1, [r4, #0]
 8005fa6:	05c8      	lsls	r0, r1, #23
 8005fa8:	d51a      	bpl.n	8005fe0 <_scanf_float+0x178>
 8005faa:	9b02      	ldr	r3, [sp, #8]
 8005fac:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8005fb0:	6021      	str	r1, [r4, #0]
 8005fb2:	f109 0901 	add.w	r9, r9, #1
 8005fb6:	b11b      	cbz	r3, 8005fc0 <_scanf_float+0x158>
 8005fb8:	3b01      	subs	r3, #1
 8005fba:	3201      	adds	r2, #1
 8005fbc:	9302      	str	r3, [sp, #8]
 8005fbe:	60a2      	str	r2, [r4, #8]
 8005fc0:	68a3      	ldr	r3, [r4, #8]
 8005fc2:	3b01      	subs	r3, #1
 8005fc4:	60a3      	str	r3, [r4, #8]
 8005fc6:	6923      	ldr	r3, [r4, #16]
 8005fc8:	3301      	adds	r3, #1
 8005fca:	6123      	str	r3, [r4, #16]
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	3b01      	subs	r3, #1
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	607b      	str	r3, [r7, #4]
 8005fd4:	f340 8084 	ble.w	80060e0 <_scanf_float+0x278>
 8005fd8:	683b      	ldr	r3, [r7, #0]
 8005fda:	3301      	adds	r3, #1
 8005fdc:	603b      	str	r3, [r7, #0]
 8005fde:	e766      	b.n	8005eae <_scanf_float+0x46>
 8005fe0:	eb1a 0f05 	cmn.w	sl, r5
 8005fe4:	f47f af70 	bne.w	8005ec8 <_scanf_float+0x60>
 8005fe8:	6822      	ldr	r2, [r4, #0]
 8005fea:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8005fee:	6022      	str	r2, [r4, #0]
 8005ff0:	f806 3b01 	strb.w	r3, [r6], #1
 8005ff4:	e7e4      	b.n	8005fc0 <_scanf_float+0x158>
 8005ff6:	6822      	ldr	r2, [r4, #0]
 8005ff8:	0610      	lsls	r0, r2, #24
 8005ffa:	f57f af65 	bpl.w	8005ec8 <_scanf_float+0x60>
 8005ffe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006002:	e7f4      	b.n	8005fee <_scanf_float+0x186>
 8006004:	f1ba 0f00 	cmp.w	sl, #0
 8006008:	d10e      	bne.n	8006028 <_scanf_float+0x1c0>
 800600a:	f1b9 0f00 	cmp.w	r9, #0
 800600e:	d10e      	bne.n	800602e <_scanf_float+0x1c6>
 8006010:	6822      	ldr	r2, [r4, #0]
 8006012:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006016:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800601a:	d108      	bne.n	800602e <_scanf_float+0x1c6>
 800601c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006020:	6022      	str	r2, [r4, #0]
 8006022:	f04f 0a01 	mov.w	sl, #1
 8006026:	e7e3      	b.n	8005ff0 <_scanf_float+0x188>
 8006028:	f1ba 0f02 	cmp.w	sl, #2
 800602c:	d055      	beq.n	80060da <_scanf_float+0x272>
 800602e:	2d01      	cmp	r5, #1
 8006030:	d002      	beq.n	8006038 <_scanf_float+0x1d0>
 8006032:	2d04      	cmp	r5, #4
 8006034:	f47f af48 	bne.w	8005ec8 <_scanf_float+0x60>
 8006038:	3501      	adds	r5, #1
 800603a:	b2ed      	uxtb	r5, r5
 800603c:	e7d8      	b.n	8005ff0 <_scanf_float+0x188>
 800603e:	f1ba 0f01 	cmp.w	sl, #1
 8006042:	f47f af41 	bne.w	8005ec8 <_scanf_float+0x60>
 8006046:	f04f 0a02 	mov.w	sl, #2
 800604a:	e7d1      	b.n	8005ff0 <_scanf_float+0x188>
 800604c:	b97d      	cbnz	r5, 800606e <_scanf_float+0x206>
 800604e:	f1b9 0f00 	cmp.w	r9, #0
 8006052:	f47f af3c 	bne.w	8005ece <_scanf_float+0x66>
 8006056:	6822      	ldr	r2, [r4, #0]
 8006058:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800605c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006060:	f47f af39 	bne.w	8005ed6 <_scanf_float+0x6e>
 8006064:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006068:	6022      	str	r2, [r4, #0]
 800606a:	2501      	movs	r5, #1
 800606c:	e7c0      	b.n	8005ff0 <_scanf_float+0x188>
 800606e:	2d03      	cmp	r5, #3
 8006070:	d0e2      	beq.n	8006038 <_scanf_float+0x1d0>
 8006072:	2d05      	cmp	r5, #5
 8006074:	e7de      	b.n	8006034 <_scanf_float+0x1cc>
 8006076:	2d02      	cmp	r5, #2
 8006078:	f47f af26 	bne.w	8005ec8 <_scanf_float+0x60>
 800607c:	2503      	movs	r5, #3
 800607e:	e7b7      	b.n	8005ff0 <_scanf_float+0x188>
 8006080:	2d06      	cmp	r5, #6
 8006082:	f47f af21 	bne.w	8005ec8 <_scanf_float+0x60>
 8006086:	2507      	movs	r5, #7
 8006088:	e7b2      	b.n	8005ff0 <_scanf_float+0x188>
 800608a:	6822      	ldr	r2, [r4, #0]
 800608c:	0591      	lsls	r1, r2, #22
 800608e:	f57f af1b 	bpl.w	8005ec8 <_scanf_float+0x60>
 8006092:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8006096:	6022      	str	r2, [r4, #0]
 8006098:	f8cd 9004 	str.w	r9, [sp, #4]
 800609c:	e7a8      	b.n	8005ff0 <_scanf_float+0x188>
 800609e:	6822      	ldr	r2, [r4, #0]
 80060a0:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80060a4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80060a8:	d006      	beq.n	80060b8 <_scanf_float+0x250>
 80060aa:	0550      	lsls	r0, r2, #21
 80060ac:	f57f af0c 	bpl.w	8005ec8 <_scanf_float+0x60>
 80060b0:	f1b9 0f00 	cmp.w	r9, #0
 80060b4:	f43f af0f 	beq.w	8005ed6 <_scanf_float+0x6e>
 80060b8:	0591      	lsls	r1, r2, #22
 80060ba:	bf58      	it	pl
 80060bc:	9901      	ldrpl	r1, [sp, #4]
 80060be:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80060c2:	bf58      	it	pl
 80060c4:	eba9 0101 	subpl.w	r1, r9, r1
 80060c8:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80060cc:	bf58      	it	pl
 80060ce:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80060d2:	6022      	str	r2, [r4, #0]
 80060d4:	f04f 0900 	mov.w	r9, #0
 80060d8:	e78a      	b.n	8005ff0 <_scanf_float+0x188>
 80060da:	f04f 0a03 	mov.w	sl, #3
 80060de:	e787      	b.n	8005ff0 <_scanf_float+0x188>
 80060e0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80060e4:	4639      	mov	r1, r7
 80060e6:	4640      	mov	r0, r8
 80060e8:	4798      	blx	r3
 80060ea:	2800      	cmp	r0, #0
 80060ec:	f43f aedf 	beq.w	8005eae <_scanf_float+0x46>
 80060f0:	e6ea      	b.n	8005ec8 <_scanf_float+0x60>
 80060f2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80060f6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80060fa:	463a      	mov	r2, r7
 80060fc:	4640      	mov	r0, r8
 80060fe:	4798      	blx	r3
 8006100:	6923      	ldr	r3, [r4, #16]
 8006102:	3b01      	subs	r3, #1
 8006104:	6123      	str	r3, [r4, #16]
 8006106:	e6ec      	b.n	8005ee2 <_scanf_float+0x7a>
 8006108:	1e6b      	subs	r3, r5, #1
 800610a:	2b06      	cmp	r3, #6
 800610c:	d825      	bhi.n	800615a <_scanf_float+0x2f2>
 800610e:	2d02      	cmp	r5, #2
 8006110:	d836      	bhi.n	8006180 <_scanf_float+0x318>
 8006112:	455e      	cmp	r6, fp
 8006114:	f67f aee8 	bls.w	8005ee8 <_scanf_float+0x80>
 8006118:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800611c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006120:	463a      	mov	r2, r7
 8006122:	4640      	mov	r0, r8
 8006124:	4798      	blx	r3
 8006126:	6923      	ldr	r3, [r4, #16]
 8006128:	3b01      	subs	r3, #1
 800612a:	6123      	str	r3, [r4, #16]
 800612c:	e7f1      	b.n	8006112 <_scanf_float+0x2aa>
 800612e:	9802      	ldr	r0, [sp, #8]
 8006130:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006134:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8006138:	9002      	str	r0, [sp, #8]
 800613a:	463a      	mov	r2, r7
 800613c:	4640      	mov	r0, r8
 800613e:	4798      	blx	r3
 8006140:	6923      	ldr	r3, [r4, #16]
 8006142:	3b01      	subs	r3, #1
 8006144:	6123      	str	r3, [r4, #16]
 8006146:	f10a 3aff 	add.w	sl, sl, #4294967295
 800614a:	fa5f fa8a 	uxtb.w	sl, sl
 800614e:	f1ba 0f02 	cmp.w	sl, #2
 8006152:	d1ec      	bne.n	800612e <_scanf_float+0x2c6>
 8006154:	3d03      	subs	r5, #3
 8006156:	b2ed      	uxtb	r5, r5
 8006158:	1b76      	subs	r6, r6, r5
 800615a:	6823      	ldr	r3, [r4, #0]
 800615c:	05da      	lsls	r2, r3, #23
 800615e:	d52f      	bpl.n	80061c0 <_scanf_float+0x358>
 8006160:	055b      	lsls	r3, r3, #21
 8006162:	d510      	bpl.n	8006186 <_scanf_float+0x31e>
 8006164:	455e      	cmp	r6, fp
 8006166:	f67f aebf 	bls.w	8005ee8 <_scanf_float+0x80>
 800616a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800616e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006172:	463a      	mov	r2, r7
 8006174:	4640      	mov	r0, r8
 8006176:	4798      	blx	r3
 8006178:	6923      	ldr	r3, [r4, #16]
 800617a:	3b01      	subs	r3, #1
 800617c:	6123      	str	r3, [r4, #16]
 800617e:	e7f1      	b.n	8006164 <_scanf_float+0x2fc>
 8006180:	46aa      	mov	sl, r5
 8006182:	9602      	str	r6, [sp, #8]
 8006184:	e7df      	b.n	8006146 <_scanf_float+0x2de>
 8006186:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800618a:	6923      	ldr	r3, [r4, #16]
 800618c:	2965      	cmp	r1, #101	; 0x65
 800618e:	f103 33ff 	add.w	r3, r3, #4294967295
 8006192:	f106 35ff 	add.w	r5, r6, #4294967295
 8006196:	6123      	str	r3, [r4, #16]
 8006198:	d00c      	beq.n	80061b4 <_scanf_float+0x34c>
 800619a:	2945      	cmp	r1, #69	; 0x45
 800619c:	d00a      	beq.n	80061b4 <_scanf_float+0x34c>
 800619e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80061a2:	463a      	mov	r2, r7
 80061a4:	4640      	mov	r0, r8
 80061a6:	4798      	blx	r3
 80061a8:	6923      	ldr	r3, [r4, #16]
 80061aa:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80061ae:	3b01      	subs	r3, #1
 80061b0:	1eb5      	subs	r5, r6, #2
 80061b2:	6123      	str	r3, [r4, #16]
 80061b4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80061b8:	463a      	mov	r2, r7
 80061ba:	4640      	mov	r0, r8
 80061bc:	4798      	blx	r3
 80061be:	462e      	mov	r6, r5
 80061c0:	6825      	ldr	r5, [r4, #0]
 80061c2:	f015 0510 	ands.w	r5, r5, #16
 80061c6:	d158      	bne.n	800627a <_scanf_float+0x412>
 80061c8:	7035      	strb	r5, [r6, #0]
 80061ca:	6823      	ldr	r3, [r4, #0]
 80061cc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80061d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80061d4:	d11c      	bne.n	8006210 <_scanf_float+0x3a8>
 80061d6:	9b01      	ldr	r3, [sp, #4]
 80061d8:	454b      	cmp	r3, r9
 80061da:	eba3 0209 	sub.w	r2, r3, r9
 80061de:	d124      	bne.n	800622a <_scanf_float+0x3c2>
 80061e0:	2200      	movs	r2, #0
 80061e2:	4659      	mov	r1, fp
 80061e4:	4640      	mov	r0, r8
 80061e6:	f000 feb5 	bl	8006f54 <_strtod_r>
 80061ea:	9b03      	ldr	r3, [sp, #12]
 80061ec:	6821      	ldr	r1, [r4, #0]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	f011 0f02 	tst.w	r1, #2
 80061f4:	ec57 6b10 	vmov	r6, r7, d0
 80061f8:	f103 0204 	add.w	r2, r3, #4
 80061fc:	d020      	beq.n	8006240 <_scanf_float+0x3d8>
 80061fe:	9903      	ldr	r1, [sp, #12]
 8006200:	600a      	str	r2, [r1, #0]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	e9c3 6700 	strd	r6, r7, [r3]
 8006208:	68e3      	ldr	r3, [r4, #12]
 800620a:	3301      	adds	r3, #1
 800620c:	60e3      	str	r3, [r4, #12]
 800620e:	e66c      	b.n	8005eea <_scanf_float+0x82>
 8006210:	9b04      	ldr	r3, [sp, #16]
 8006212:	2b00      	cmp	r3, #0
 8006214:	d0e4      	beq.n	80061e0 <_scanf_float+0x378>
 8006216:	9905      	ldr	r1, [sp, #20]
 8006218:	230a      	movs	r3, #10
 800621a:	462a      	mov	r2, r5
 800621c:	3101      	adds	r1, #1
 800621e:	4640      	mov	r0, r8
 8006220:	f000 ff22 	bl	8007068 <_strtol_r>
 8006224:	9b04      	ldr	r3, [sp, #16]
 8006226:	9e05      	ldr	r6, [sp, #20]
 8006228:	1ac2      	subs	r2, r0, r3
 800622a:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800622e:	429e      	cmp	r6, r3
 8006230:	bf28      	it	cs
 8006232:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8006236:	4912      	ldr	r1, [pc, #72]	; (8006280 <_scanf_float+0x418>)
 8006238:	4630      	mov	r0, r6
 800623a:	f000 f82b 	bl	8006294 <siprintf>
 800623e:	e7cf      	b.n	80061e0 <_scanf_float+0x378>
 8006240:	f011 0f04 	tst.w	r1, #4
 8006244:	9903      	ldr	r1, [sp, #12]
 8006246:	600a      	str	r2, [r1, #0]
 8006248:	d1db      	bne.n	8006202 <_scanf_float+0x39a>
 800624a:	f8d3 8000 	ldr.w	r8, [r3]
 800624e:	ee10 2a10 	vmov	r2, s0
 8006252:	ee10 0a10 	vmov	r0, s0
 8006256:	463b      	mov	r3, r7
 8006258:	4639      	mov	r1, r7
 800625a:	f7fa fc67 	bl	8000b2c <__aeabi_dcmpun>
 800625e:	b128      	cbz	r0, 800626c <_scanf_float+0x404>
 8006260:	4808      	ldr	r0, [pc, #32]	; (8006284 <_scanf_float+0x41c>)
 8006262:	f000 f811 	bl	8006288 <nanf>
 8006266:	ed88 0a00 	vstr	s0, [r8]
 800626a:	e7cd      	b.n	8006208 <_scanf_float+0x3a0>
 800626c:	4630      	mov	r0, r6
 800626e:	4639      	mov	r1, r7
 8006270:	f7fa fcba 	bl	8000be8 <__aeabi_d2f>
 8006274:	f8c8 0000 	str.w	r0, [r8]
 8006278:	e7c6      	b.n	8006208 <_scanf_float+0x3a0>
 800627a:	2500      	movs	r5, #0
 800627c:	e635      	b.n	8005eea <_scanf_float+0x82>
 800627e:	bf00      	nop
 8006280:	08009f44 	.word	0x08009f44
 8006284:	0800a360 	.word	0x0800a360

08006288 <nanf>:
 8006288:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8006290 <nanf+0x8>
 800628c:	4770      	bx	lr
 800628e:	bf00      	nop
 8006290:	7fc00000 	.word	0x7fc00000

08006294 <siprintf>:
 8006294:	b40e      	push	{r1, r2, r3}
 8006296:	b500      	push	{lr}
 8006298:	b09c      	sub	sp, #112	; 0x70
 800629a:	ab1d      	add	r3, sp, #116	; 0x74
 800629c:	9002      	str	r0, [sp, #8]
 800629e:	9006      	str	r0, [sp, #24]
 80062a0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80062a4:	4809      	ldr	r0, [pc, #36]	; (80062cc <siprintf+0x38>)
 80062a6:	9107      	str	r1, [sp, #28]
 80062a8:	9104      	str	r1, [sp, #16]
 80062aa:	4909      	ldr	r1, [pc, #36]	; (80062d0 <siprintf+0x3c>)
 80062ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80062b0:	9105      	str	r1, [sp, #20]
 80062b2:	6800      	ldr	r0, [r0, #0]
 80062b4:	9301      	str	r3, [sp, #4]
 80062b6:	a902      	add	r1, sp, #8
 80062b8:	f002 feb0 	bl	800901c <_svfiprintf_r>
 80062bc:	9b02      	ldr	r3, [sp, #8]
 80062be:	2200      	movs	r2, #0
 80062c0:	701a      	strb	r2, [r3, #0]
 80062c2:	b01c      	add	sp, #112	; 0x70
 80062c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80062c8:	b003      	add	sp, #12
 80062ca:	4770      	bx	lr
 80062cc:	2000002c 	.word	0x2000002c
 80062d0:	ffff0208 	.word	0xffff0208

080062d4 <strstr>:
 80062d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80062d6:	780c      	ldrb	r4, [r1, #0]
 80062d8:	b164      	cbz	r4, 80062f4 <strstr+0x20>
 80062da:	4603      	mov	r3, r0
 80062dc:	781a      	ldrb	r2, [r3, #0]
 80062de:	4618      	mov	r0, r3
 80062e0:	1c5e      	adds	r6, r3, #1
 80062e2:	b90a      	cbnz	r2, 80062e8 <strstr+0x14>
 80062e4:	4610      	mov	r0, r2
 80062e6:	e005      	b.n	80062f4 <strstr+0x20>
 80062e8:	4294      	cmp	r4, r2
 80062ea:	d108      	bne.n	80062fe <strstr+0x2a>
 80062ec:	460d      	mov	r5, r1
 80062ee:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 80062f2:	b902      	cbnz	r2, 80062f6 <strstr+0x22>
 80062f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80062f6:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 80062fa:	4297      	cmp	r7, r2
 80062fc:	d0f7      	beq.n	80062ee <strstr+0x1a>
 80062fe:	4633      	mov	r3, r6
 8006300:	e7ec      	b.n	80062dc <strstr+0x8>

08006302 <sulp>:
 8006302:	b570      	push	{r4, r5, r6, lr}
 8006304:	4604      	mov	r4, r0
 8006306:	460d      	mov	r5, r1
 8006308:	ec45 4b10 	vmov	d0, r4, r5
 800630c:	4616      	mov	r6, r2
 800630e:	f002 fc21 	bl	8008b54 <__ulp>
 8006312:	ec51 0b10 	vmov	r0, r1, d0
 8006316:	b17e      	cbz	r6, 8006338 <sulp+0x36>
 8006318:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800631c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006320:	2b00      	cmp	r3, #0
 8006322:	dd09      	ble.n	8006338 <sulp+0x36>
 8006324:	051b      	lsls	r3, r3, #20
 8006326:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800632a:	2400      	movs	r4, #0
 800632c:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8006330:	4622      	mov	r2, r4
 8006332:	462b      	mov	r3, r5
 8006334:	f7fa f960 	bl	80005f8 <__aeabi_dmul>
 8006338:	bd70      	pop	{r4, r5, r6, pc}
 800633a:	0000      	movs	r0, r0
 800633c:	0000      	movs	r0, r0
	...

08006340 <_strtod_l>:
 8006340:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006344:	b0a3      	sub	sp, #140	; 0x8c
 8006346:	461f      	mov	r7, r3
 8006348:	2300      	movs	r3, #0
 800634a:	931e      	str	r3, [sp, #120]	; 0x78
 800634c:	4ba4      	ldr	r3, [pc, #656]	; (80065e0 <_strtod_l+0x2a0>)
 800634e:	9219      	str	r2, [sp, #100]	; 0x64
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	9307      	str	r3, [sp, #28]
 8006354:	4604      	mov	r4, r0
 8006356:	4618      	mov	r0, r3
 8006358:	4688      	mov	r8, r1
 800635a:	f7f9 ff39 	bl	80001d0 <strlen>
 800635e:	f04f 0a00 	mov.w	sl, #0
 8006362:	4605      	mov	r5, r0
 8006364:	f04f 0b00 	mov.w	fp, #0
 8006368:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800636c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800636e:	781a      	ldrb	r2, [r3, #0]
 8006370:	2a2b      	cmp	r2, #43	; 0x2b
 8006372:	d04c      	beq.n	800640e <_strtod_l+0xce>
 8006374:	d839      	bhi.n	80063ea <_strtod_l+0xaa>
 8006376:	2a0d      	cmp	r2, #13
 8006378:	d832      	bhi.n	80063e0 <_strtod_l+0xa0>
 800637a:	2a08      	cmp	r2, #8
 800637c:	d832      	bhi.n	80063e4 <_strtod_l+0xa4>
 800637e:	2a00      	cmp	r2, #0
 8006380:	d03c      	beq.n	80063fc <_strtod_l+0xbc>
 8006382:	2300      	movs	r3, #0
 8006384:	930e      	str	r3, [sp, #56]	; 0x38
 8006386:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8006388:	7833      	ldrb	r3, [r6, #0]
 800638a:	2b30      	cmp	r3, #48	; 0x30
 800638c:	f040 80b4 	bne.w	80064f8 <_strtod_l+0x1b8>
 8006390:	7873      	ldrb	r3, [r6, #1]
 8006392:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006396:	2b58      	cmp	r3, #88	; 0x58
 8006398:	d16c      	bne.n	8006474 <_strtod_l+0x134>
 800639a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800639c:	9301      	str	r3, [sp, #4]
 800639e:	ab1e      	add	r3, sp, #120	; 0x78
 80063a0:	9702      	str	r7, [sp, #8]
 80063a2:	9300      	str	r3, [sp, #0]
 80063a4:	4a8f      	ldr	r2, [pc, #572]	; (80065e4 <_strtod_l+0x2a4>)
 80063a6:	ab1f      	add	r3, sp, #124	; 0x7c
 80063a8:	a91d      	add	r1, sp, #116	; 0x74
 80063aa:	4620      	mov	r0, r4
 80063ac:	f001 fd40 	bl	8007e30 <__gethex>
 80063b0:	f010 0707 	ands.w	r7, r0, #7
 80063b4:	4605      	mov	r5, r0
 80063b6:	d005      	beq.n	80063c4 <_strtod_l+0x84>
 80063b8:	2f06      	cmp	r7, #6
 80063ba:	d12a      	bne.n	8006412 <_strtod_l+0xd2>
 80063bc:	3601      	adds	r6, #1
 80063be:	2300      	movs	r3, #0
 80063c0:	961d      	str	r6, [sp, #116]	; 0x74
 80063c2:	930e      	str	r3, [sp, #56]	; 0x38
 80063c4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	f040 8596 	bne.w	8006ef8 <_strtod_l+0xbb8>
 80063cc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80063ce:	b1db      	cbz	r3, 8006408 <_strtod_l+0xc8>
 80063d0:	4652      	mov	r2, sl
 80063d2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80063d6:	ec43 2b10 	vmov	d0, r2, r3
 80063da:	b023      	add	sp, #140	; 0x8c
 80063dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063e0:	2a20      	cmp	r2, #32
 80063e2:	d1ce      	bne.n	8006382 <_strtod_l+0x42>
 80063e4:	3301      	adds	r3, #1
 80063e6:	931d      	str	r3, [sp, #116]	; 0x74
 80063e8:	e7c0      	b.n	800636c <_strtod_l+0x2c>
 80063ea:	2a2d      	cmp	r2, #45	; 0x2d
 80063ec:	d1c9      	bne.n	8006382 <_strtod_l+0x42>
 80063ee:	2201      	movs	r2, #1
 80063f0:	920e      	str	r2, [sp, #56]	; 0x38
 80063f2:	1c5a      	adds	r2, r3, #1
 80063f4:	921d      	str	r2, [sp, #116]	; 0x74
 80063f6:	785b      	ldrb	r3, [r3, #1]
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d1c4      	bne.n	8006386 <_strtod_l+0x46>
 80063fc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80063fe:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8006402:	2b00      	cmp	r3, #0
 8006404:	f040 8576 	bne.w	8006ef4 <_strtod_l+0xbb4>
 8006408:	4652      	mov	r2, sl
 800640a:	465b      	mov	r3, fp
 800640c:	e7e3      	b.n	80063d6 <_strtod_l+0x96>
 800640e:	2200      	movs	r2, #0
 8006410:	e7ee      	b.n	80063f0 <_strtod_l+0xb0>
 8006412:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006414:	b13a      	cbz	r2, 8006426 <_strtod_l+0xe6>
 8006416:	2135      	movs	r1, #53	; 0x35
 8006418:	a820      	add	r0, sp, #128	; 0x80
 800641a:	f002 fca6 	bl	8008d6a <__copybits>
 800641e:	991e      	ldr	r1, [sp, #120]	; 0x78
 8006420:	4620      	mov	r0, r4
 8006422:	f002 f86b 	bl	80084fc <_Bfree>
 8006426:	3f01      	subs	r7, #1
 8006428:	2f05      	cmp	r7, #5
 800642a:	d807      	bhi.n	800643c <_strtod_l+0xfc>
 800642c:	e8df f007 	tbb	[pc, r7]
 8006430:	1d180b0e 	.word	0x1d180b0e
 8006434:	030e      	.short	0x030e
 8006436:	f04f 0b00 	mov.w	fp, #0
 800643a:	46da      	mov	sl, fp
 800643c:	0728      	lsls	r0, r5, #28
 800643e:	d5c1      	bpl.n	80063c4 <_strtod_l+0x84>
 8006440:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8006444:	e7be      	b.n	80063c4 <_strtod_l+0x84>
 8006446:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 800644a:	e7f7      	b.n	800643c <_strtod_l+0xfc>
 800644c:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 8006450:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8006452:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006456:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800645a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800645e:	e7ed      	b.n	800643c <_strtod_l+0xfc>
 8006460:	f8df b184 	ldr.w	fp, [pc, #388]	; 80065e8 <_strtod_l+0x2a8>
 8006464:	f04f 0a00 	mov.w	sl, #0
 8006468:	e7e8      	b.n	800643c <_strtod_l+0xfc>
 800646a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800646e:	f04f 3aff 	mov.w	sl, #4294967295
 8006472:	e7e3      	b.n	800643c <_strtod_l+0xfc>
 8006474:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006476:	1c5a      	adds	r2, r3, #1
 8006478:	921d      	str	r2, [sp, #116]	; 0x74
 800647a:	785b      	ldrb	r3, [r3, #1]
 800647c:	2b30      	cmp	r3, #48	; 0x30
 800647e:	d0f9      	beq.n	8006474 <_strtod_l+0x134>
 8006480:	2b00      	cmp	r3, #0
 8006482:	d09f      	beq.n	80063c4 <_strtod_l+0x84>
 8006484:	2301      	movs	r3, #1
 8006486:	f04f 0900 	mov.w	r9, #0
 800648a:	9304      	str	r3, [sp, #16]
 800648c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800648e:	930a      	str	r3, [sp, #40]	; 0x28
 8006490:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8006494:	464f      	mov	r7, r9
 8006496:	220a      	movs	r2, #10
 8006498:	981d      	ldr	r0, [sp, #116]	; 0x74
 800649a:	7806      	ldrb	r6, [r0, #0]
 800649c:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80064a0:	b2d9      	uxtb	r1, r3
 80064a2:	2909      	cmp	r1, #9
 80064a4:	d92a      	bls.n	80064fc <_strtod_l+0x1bc>
 80064a6:	9907      	ldr	r1, [sp, #28]
 80064a8:	462a      	mov	r2, r5
 80064aa:	f002 fed1 	bl	8009250 <strncmp>
 80064ae:	b398      	cbz	r0, 8006518 <_strtod_l+0x1d8>
 80064b0:	2000      	movs	r0, #0
 80064b2:	4633      	mov	r3, r6
 80064b4:	463d      	mov	r5, r7
 80064b6:	9007      	str	r0, [sp, #28]
 80064b8:	4602      	mov	r2, r0
 80064ba:	2b65      	cmp	r3, #101	; 0x65
 80064bc:	d001      	beq.n	80064c2 <_strtod_l+0x182>
 80064be:	2b45      	cmp	r3, #69	; 0x45
 80064c0:	d118      	bne.n	80064f4 <_strtod_l+0x1b4>
 80064c2:	b91d      	cbnz	r5, 80064cc <_strtod_l+0x18c>
 80064c4:	9b04      	ldr	r3, [sp, #16]
 80064c6:	4303      	orrs	r3, r0
 80064c8:	d098      	beq.n	80063fc <_strtod_l+0xbc>
 80064ca:	2500      	movs	r5, #0
 80064cc:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 80064d0:	f108 0301 	add.w	r3, r8, #1
 80064d4:	931d      	str	r3, [sp, #116]	; 0x74
 80064d6:	f898 3001 	ldrb.w	r3, [r8, #1]
 80064da:	2b2b      	cmp	r3, #43	; 0x2b
 80064dc:	d075      	beq.n	80065ca <_strtod_l+0x28a>
 80064de:	2b2d      	cmp	r3, #45	; 0x2d
 80064e0:	d07b      	beq.n	80065da <_strtod_l+0x29a>
 80064e2:	f04f 0c00 	mov.w	ip, #0
 80064e6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80064ea:	2909      	cmp	r1, #9
 80064ec:	f240 8082 	bls.w	80065f4 <_strtod_l+0x2b4>
 80064f0:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 80064f4:	2600      	movs	r6, #0
 80064f6:	e09d      	b.n	8006634 <_strtod_l+0x2f4>
 80064f8:	2300      	movs	r3, #0
 80064fa:	e7c4      	b.n	8006486 <_strtod_l+0x146>
 80064fc:	2f08      	cmp	r7, #8
 80064fe:	bfd8      	it	le
 8006500:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8006502:	f100 0001 	add.w	r0, r0, #1
 8006506:	bfda      	itte	le
 8006508:	fb02 3301 	mlale	r3, r2, r1, r3
 800650c:	9309      	strle	r3, [sp, #36]	; 0x24
 800650e:	fb02 3909 	mlagt	r9, r2, r9, r3
 8006512:	3701      	adds	r7, #1
 8006514:	901d      	str	r0, [sp, #116]	; 0x74
 8006516:	e7bf      	b.n	8006498 <_strtod_l+0x158>
 8006518:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800651a:	195a      	adds	r2, r3, r5
 800651c:	921d      	str	r2, [sp, #116]	; 0x74
 800651e:	5d5b      	ldrb	r3, [r3, r5]
 8006520:	2f00      	cmp	r7, #0
 8006522:	d037      	beq.n	8006594 <_strtod_l+0x254>
 8006524:	9007      	str	r0, [sp, #28]
 8006526:	463d      	mov	r5, r7
 8006528:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800652c:	2a09      	cmp	r2, #9
 800652e:	d912      	bls.n	8006556 <_strtod_l+0x216>
 8006530:	2201      	movs	r2, #1
 8006532:	e7c2      	b.n	80064ba <_strtod_l+0x17a>
 8006534:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006536:	1c5a      	adds	r2, r3, #1
 8006538:	921d      	str	r2, [sp, #116]	; 0x74
 800653a:	785b      	ldrb	r3, [r3, #1]
 800653c:	3001      	adds	r0, #1
 800653e:	2b30      	cmp	r3, #48	; 0x30
 8006540:	d0f8      	beq.n	8006534 <_strtod_l+0x1f4>
 8006542:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8006546:	2a08      	cmp	r2, #8
 8006548:	f200 84db 	bhi.w	8006f02 <_strtod_l+0xbc2>
 800654c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800654e:	9007      	str	r0, [sp, #28]
 8006550:	2000      	movs	r0, #0
 8006552:	920a      	str	r2, [sp, #40]	; 0x28
 8006554:	4605      	mov	r5, r0
 8006556:	3b30      	subs	r3, #48	; 0x30
 8006558:	f100 0201 	add.w	r2, r0, #1
 800655c:	d014      	beq.n	8006588 <_strtod_l+0x248>
 800655e:	9907      	ldr	r1, [sp, #28]
 8006560:	4411      	add	r1, r2
 8006562:	9107      	str	r1, [sp, #28]
 8006564:	462a      	mov	r2, r5
 8006566:	eb00 0e05 	add.w	lr, r0, r5
 800656a:	210a      	movs	r1, #10
 800656c:	4572      	cmp	r2, lr
 800656e:	d113      	bne.n	8006598 <_strtod_l+0x258>
 8006570:	182a      	adds	r2, r5, r0
 8006572:	2a08      	cmp	r2, #8
 8006574:	f105 0501 	add.w	r5, r5, #1
 8006578:	4405      	add	r5, r0
 800657a:	dc1c      	bgt.n	80065b6 <_strtod_l+0x276>
 800657c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800657e:	220a      	movs	r2, #10
 8006580:	fb02 3301 	mla	r3, r2, r1, r3
 8006584:	9309      	str	r3, [sp, #36]	; 0x24
 8006586:	2200      	movs	r2, #0
 8006588:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800658a:	1c59      	adds	r1, r3, #1
 800658c:	911d      	str	r1, [sp, #116]	; 0x74
 800658e:	785b      	ldrb	r3, [r3, #1]
 8006590:	4610      	mov	r0, r2
 8006592:	e7c9      	b.n	8006528 <_strtod_l+0x1e8>
 8006594:	4638      	mov	r0, r7
 8006596:	e7d2      	b.n	800653e <_strtod_l+0x1fe>
 8006598:	2a08      	cmp	r2, #8
 800659a:	dc04      	bgt.n	80065a6 <_strtod_l+0x266>
 800659c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800659e:	434e      	muls	r6, r1
 80065a0:	9609      	str	r6, [sp, #36]	; 0x24
 80065a2:	3201      	adds	r2, #1
 80065a4:	e7e2      	b.n	800656c <_strtod_l+0x22c>
 80065a6:	f102 0c01 	add.w	ip, r2, #1
 80065aa:	f1bc 0f10 	cmp.w	ip, #16
 80065ae:	bfd8      	it	le
 80065b0:	fb01 f909 	mulle.w	r9, r1, r9
 80065b4:	e7f5      	b.n	80065a2 <_strtod_l+0x262>
 80065b6:	2d10      	cmp	r5, #16
 80065b8:	bfdc      	itt	le
 80065ba:	220a      	movle	r2, #10
 80065bc:	fb02 3909 	mlale	r9, r2, r9, r3
 80065c0:	e7e1      	b.n	8006586 <_strtod_l+0x246>
 80065c2:	2300      	movs	r3, #0
 80065c4:	9307      	str	r3, [sp, #28]
 80065c6:	2201      	movs	r2, #1
 80065c8:	e77c      	b.n	80064c4 <_strtod_l+0x184>
 80065ca:	f04f 0c00 	mov.w	ip, #0
 80065ce:	f108 0302 	add.w	r3, r8, #2
 80065d2:	931d      	str	r3, [sp, #116]	; 0x74
 80065d4:	f898 3002 	ldrb.w	r3, [r8, #2]
 80065d8:	e785      	b.n	80064e6 <_strtod_l+0x1a6>
 80065da:	f04f 0c01 	mov.w	ip, #1
 80065de:	e7f6      	b.n	80065ce <_strtod_l+0x28e>
 80065e0:	0800a1a0 	.word	0x0800a1a0
 80065e4:	08009f4c 	.word	0x08009f4c
 80065e8:	7ff00000 	.word	0x7ff00000
 80065ec:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80065ee:	1c59      	adds	r1, r3, #1
 80065f0:	911d      	str	r1, [sp, #116]	; 0x74
 80065f2:	785b      	ldrb	r3, [r3, #1]
 80065f4:	2b30      	cmp	r3, #48	; 0x30
 80065f6:	d0f9      	beq.n	80065ec <_strtod_l+0x2ac>
 80065f8:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 80065fc:	2908      	cmp	r1, #8
 80065fe:	f63f af79 	bhi.w	80064f4 <_strtod_l+0x1b4>
 8006602:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8006606:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006608:	9308      	str	r3, [sp, #32]
 800660a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800660c:	1c59      	adds	r1, r3, #1
 800660e:	911d      	str	r1, [sp, #116]	; 0x74
 8006610:	785b      	ldrb	r3, [r3, #1]
 8006612:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 8006616:	2e09      	cmp	r6, #9
 8006618:	d937      	bls.n	800668a <_strtod_l+0x34a>
 800661a:	9e08      	ldr	r6, [sp, #32]
 800661c:	1b89      	subs	r1, r1, r6
 800661e:	2908      	cmp	r1, #8
 8006620:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8006624:	dc02      	bgt.n	800662c <_strtod_l+0x2ec>
 8006626:	4576      	cmp	r6, lr
 8006628:	bfa8      	it	ge
 800662a:	4676      	movge	r6, lr
 800662c:	f1bc 0f00 	cmp.w	ip, #0
 8006630:	d000      	beq.n	8006634 <_strtod_l+0x2f4>
 8006632:	4276      	negs	r6, r6
 8006634:	2d00      	cmp	r5, #0
 8006636:	d14f      	bne.n	80066d8 <_strtod_l+0x398>
 8006638:	9904      	ldr	r1, [sp, #16]
 800663a:	4301      	orrs	r1, r0
 800663c:	f47f aec2 	bne.w	80063c4 <_strtod_l+0x84>
 8006640:	2a00      	cmp	r2, #0
 8006642:	f47f aedb 	bne.w	80063fc <_strtod_l+0xbc>
 8006646:	2b69      	cmp	r3, #105	; 0x69
 8006648:	d027      	beq.n	800669a <_strtod_l+0x35a>
 800664a:	dc24      	bgt.n	8006696 <_strtod_l+0x356>
 800664c:	2b49      	cmp	r3, #73	; 0x49
 800664e:	d024      	beq.n	800669a <_strtod_l+0x35a>
 8006650:	2b4e      	cmp	r3, #78	; 0x4e
 8006652:	f47f aed3 	bne.w	80063fc <_strtod_l+0xbc>
 8006656:	499e      	ldr	r1, [pc, #632]	; (80068d0 <_strtod_l+0x590>)
 8006658:	a81d      	add	r0, sp, #116	; 0x74
 800665a:	f001 fe41 	bl	80082e0 <__match>
 800665e:	2800      	cmp	r0, #0
 8006660:	f43f aecc 	beq.w	80063fc <_strtod_l+0xbc>
 8006664:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006666:	781b      	ldrb	r3, [r3, #0]
 8006668:	2b28      	cmp	r3, #40	; 0x28
 800666a:	d12d      	bne.n	80066c8 <_strtod_l+0x388>
 800666c:	4999      	ldr	r1, [pc, #612]	; (80068d4 <_strtod_l+0x594>)
 800666e:	aa20      	add	r2, sp, #128	; 0x80
 8006670:	a81d      	add	r0, sp, #116	; 0x74
 8006672:	f001 fe49 	bl	8008308 <__hexnan>
 8006676:	2805      	cmp	r0, #5
 8006678:	d126      	bne.n	80066c8 <_strtod_l+0x388>
 800667a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800667c:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8006680:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8006684:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8006688:	e69c      	b.n	80063c4 <_strtod_l+0x84>
 800668a:	210a      	movs	r1, #10
 800668c:	fb01 3e0e 	mla	lr, r1, lr, r3
 8006690:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8006694:	e7b9      	b.n	800660a <_strtod_l+0x2ca>
 8006696:	2b6e      	cmp	r3, #110	; 0x6e
 8006698:	e7db      	b.n	8006652 <_strtod_l+0x312>
 800669a:	498f      	ldr	r1, [pc, #572]	; (80068d8 <_strtod_l+0x598>)
 800669c:	a81d      	add	r0, sp, #116	; 0x74
 800669e:	f001 fe1f 	bl	80082e0 <__match>
 80066a2:	2800      	cmp	r0, #0
 80066a4:	f43f aeaa 	beq.w	80063fc <_strtod_l+0xbc>
 80066a8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80066aa:	498c      	ldr	r1, [pc, #560]	; (80068dc <_strtod_l+0x59c>)
 80066ac:	3b01      	subs	r3, #1
 80066ae:	a81d      	add	r0, sp, #116	; 0x74
 80066b0:	931d      	str	r3, [sp, #116]	; 0x74
 80066b2:	f001 fe15 	bl	80082e0 <__match>
 80066b6:	b910      	cbnz	r0, 80066be <_strtod_l+0x37e>
 80066b8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80066ba:	3301      	adds	r3, #1
 80066bc:	931d      	str	r3, [sp, #116]	; 0x74
 80066be:	f8df b22c 	ldr.w	fp, [pc, #556]	; 80068ec <_strtod_l+0x5ac>
 80066c2:	f04f 0a00 	mov.w	sl, #0
 80066c6:	e67d      	b.n	80063c4 <_strtod_l+0x84>
 80066c8:	4885      	ldr	r0, [pc, #532]	; (80068e0 <_strtod_l+0x5a0>)
 80066ca:	f002 fda9 	bl	8009220 <nan>
 80066ce:	ed8d 0b04 	vstr	d0, [sp, #16]
 80066d2:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 80066d6:	e675      	b.n	80063c4 <_strtod_l+0x84>
 80066d8:	9b07      	ldr	r3, [sp, #28]
 80066da:	9809      	ldr	r0, [sp, #36]	; 0x24
 80066dc:	1af3      	subs	r3, r6, r3
 80066de:	2f00      	cmp	r7, #0
 80066e0:	bf08      	it	eq
 80066e2:	462f      	moveq	r7, r5
 80066e4:	2d10      	cmp	r5, #16
 80066e6:	9308      	str	r3, [sp, #32]
 80066e8:	46a8      	mov	r8, r5
 80066ea:	bfa8      	it	ge
 80066ec:	f04f 0810 	movge.w	r8, #16
 80066f0:	f7f9 ff08 	bl	8000504 <__aeabi_ui2d>
 80066f4:	2d09      	cmp	r5, #9
 80066f6:	4682      	mov	sl, r0
 80066f8:	468b      	mov	fp, r1
 80066fa:	dd13      	ble.n	8006724 <_strtod_l+0x3e4>
 80066fc:	4b79      	ldr	r3, [pc, #484]	; (80068e4 <_strtod_l+0x5a4>)
 80066fe:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8006702:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8006706:	f7f9 ff77 	bl	80005f8 <__aeabi_dmul>
 800670a:	4682      	mov	sl, r0
 800670c:	4648      	mov	r0, r9
 800670e:	468b      	mov	fp, r1
 8006710:	f7f9 fef8 	bl	8000504 <__aeabi_ui2d>
 8006714:	4602      	mov	r2, r0
 8006716:	460b      	mov	r3, r1
 8006718:	4650      	mov	r0, sl
 800671a:	4659      	mov	r1, fp
 800671c:	f7f9 fdb6 	bl	800028c <__adddf3>
 8006720:	4682      	mov	sl, r0
 8006722:	468b      	mov	fp, r1
 8006724:	2d0f      	cmp	r5, #15
 8006726:	dc38      	bgt.n	800679a <_strtod_l+0x45a>
 8006728:	9b08      	ldr	r3, [sp, #32]
 800672a:	2b00      	cmp	r3, #0
 800672c:	f43f ae4a 	beq.w	80063c4 <_strtod_l+0x84>
 8006730:	dd24      	ble.n	800677c <_strtod_l+0x43c>
 8006732:	2b16      	cmp	r3, #22
 8006734:	dc0b      	bgt.n	800674e <_strtod_l+0x40e>
 8006736:	4d6b      	ldr	r5, [pc, #428]	; (80068e4 <_strtod_l+0x5a4>)
 8006738:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 800673c:	e9d5 0100 	ldrd	r0, r1, [r5]
 8006740:	4652      	mov	r2, sl
 8006742:	465b      	mov	r3, fp
 8006744:	f7f9 ff58 	bl	80005f8 <__aeabi_dmul>
 8006748:	4682      	mov	sl, r0
 800674a:	468b      	mov	fp, r1
 800674c:	e63a      	b.n	80063c4 <_strtod_l+0x84>
 800674e:	9a08      	ldr	r2, [sp, #32]
 8006750:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8006754:	4293      	cmp	r3, r2
 8006756:	db20      	blt.n	800679a <_strtod_l+0x45a>
 8006758:	4c62      	ldr	r4, [pc, #392]	; (80068e4 <_strtod_l+0x5a4>)
 800675a:	f1c5 050f 	rsb	r5, r5, #15
 800675e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8006762:	4652      	mov	r2, sl
 8006764:	465b      	mov	r3, fp
 8006766:	e9d1 0100 	ldrd	r0, r1, [r1]
 800676a:	f7f9 ff45 	bl	80005f8 <__aeabi_dmul>
 800676e:	9b08      	ldr	r3, [sp, #32]
 8006770:	1b5d      	subs	r5, r3, r5
 8006772:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8006776:	e9d4 2300 	ldrd	r2, r3, [r4]
 800677a:	e7e3      	b.n	8006744 <_strtod_l+0x404>
 800677c:	9b08      	ldr	r3, [sp, #32]
 800677e:	3316      	adds	r3, #22
 8006780:	db0b      	blt.n	800679a <_strtod_l+0x45a>
 8006782:	9b07      	ldr	r3, [sp, #28]
 8006784:	4a57      	ldr	r2, [pc, #348]	; (80068e4 <_strtod_l+0x5a4>)
 8006786:	1b9e      	subs	r6, r3, r6
 8006788:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800678c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006790:	4650      	mov	r0, sl
 8006792:	4659      	mov	r1, fp
 8006794:	f7fa f85a 	bl	800084c <__aeabi_ddiv>
 8006798:	e7d6      	b.n	8006748 <_strtod_l+0x408>
 800679a:	9b08      	ldr	r3, [sp, #32]
 800679c:	eba5 0808 	sub.w	r8, r5, r8
 80067a0:	4498      	add	r8, r3
 80067a2:	f1b8 0f00 	cmp.w	r8, #0
 80067a6:	dd71      	ble.n	800688c <_strtod_l+0x54c>
 80067a8:	f018 030f 	ands.w	r3, r8, #15
 80067ac:	d00a      	beq.n	80067c4 <_strtod_l+0x484>
 80067ae:	494d      	ldr	r1, [pc, #308]	; (80068e4 <_strtod_l+0x5a4>)
 80067b0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80067b4:	4652      	mov	r2, sl
 80067b6:	465b      	mov	r3, fp
 80067b8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80067bc:	f7f9 ff1c 	bl	80005f8 <__aeabi_dmul>
 80067c0:	4682      	mov	sl, r0
 80067c2:	468b      	mov	fp, r1
 80067c4:	f038 080f 	bics.w	r8, r8, #15
 80067c8:	d04d      	beq.n	8006866 <_strtod_l+0x526>
 80067ca:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80067ce:	dd22      	ble.n	8006816 <_strtod_l+0x4d6>
 80067d0:	2500      	movs	r5, #0
 80067d2:	462e      	mov	r6, r5
 80067d4:	9509      	str	r5, [sp, #36]	; 0x24
 80067d6:	9507      	str	r5, [sp, #28]
 80067d8:	2322      	movs	r3, #34	; 0x22
 80067da:	f8df b110 	ldr.w	fp, [pc, #272]	; 80068ec <_strtod_l+0x5ac>
 80067de:	6023      	str	r3, [r4, #0]
 80067e0:	f04f 0a00 	mov.w	sl, #0
 80067e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	f43f adec 	beq.w	80063c4 <_strtod_l+0x84>
 80067ec:	991e      	ldr	r1, [sp, #120]	; 0x78
 80067ee:	4620      	mov	r0, r4
 80067f0:	f001 fe84 	bl	80084fc <_Bfree>
 80067f4:	9907      	ldr	r1, [sp, #28]
 80067f6:	4620      	mov	r0, r4
 80067f8:	f001 fe80 	bl	80084fc <_Bfree>
 80067fc:	4631      	mov	r1, r6
 80067fe:	4620      	mov	r0, r4
 8006800:	f001 fe7c 	bl	80084fc <_Bfree>
 8006804:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006806:	4620      	mov	r0, r4
 8006808:	f001 fe78 	bl	80084fc <_Bfree>
 800680c:	4629      	mov	r1, r5
 800680e:	4620      	mov	r0, r4
 8006810:	f001 fe74 	bl	80084fc <_Bfree>
 8006814:	e5d6      	b.n	80063c4 <_strtod_l+0x84>
 8006816:	2300      	movs	r3, #0
 8006818:	ea4f 1828 	mov.w	r8, r8, asr #4
 800681c:	4650      	mov	r0, sl
 800681e:	4659      	mov	r1, fp
 8006820:	4699      	mov	r9, r3
 8006822:	f1b8 0f01 	cmp.w	r8, #1
 8006826:	dc21      	bgt.n	800686c <_strtod_l+0x52c>
 8006828:	b10b      	cbz	r3, 800682e <_strtod_l+0x4ee>
 800682a:	4682      	mov	sl, r0
 800682c:	468b      	mov	fp, r1
 800682e:	4b2e      	ldr	r3, [pc, #184]	; (80068e8 <_strtod_l+0x5a8>)
 8006830:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8006834:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8006838:	4652      	mov	r2, sl
 800683a:	465b      	mov	r3, fp
 800683c:	e9d9 0100 	ldrd	r0, r1, [r9]
 8006840:	f7f9 feda 	bl	80005f8 <__aeabi_dmul>
 8006844:	4b29      	ldr	r3, [pc, #164]	; (80068ec <_strtod_l+0x5ac>)
 8006846:	460a      	mov	r2, r1
 8006848:	400b      	ands	r3, r1
 800684a:	4929      	ldr	r1, [pc, #164]	; (80068f0 <_strtod_l+0x5b0>)
 800684c:	428b      	cmp	r3, r1
 800684e:	4682      	mov	sl, r0
 8006850:	d8be      	bhi.n	80067d0 <_strtod_l+0x490>
 8006852:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8006856:	428b      	cmp	r3, r1
 8006858:	bf86      	itte	hi
 800685a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 80068f4 <_strtod_l+0x5b4>
 800685e:	f04f 3aff 	movhi.w	sl, #4294967295
 8006862:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8006866:	2300      	movs	r3, #0
 8006868:	9304      	str	r3, [sp, #16]
 800686a:	e081      	b.n	8006970 <_strtod_l+0x630>
 800686c:	f018 0f01 	tst.w	r8, #1
 8006870:	d007      	beq.n	8006882 <_strtod_l+0x542>
 8006872:	4b1d      	ldr	r3, [pc, #116]	; (80068e8 <_strtod_l+0x5a8>)
 8006874:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8006878:	e9d3 2300 	ldrd	r2, r3, [r3]
 800687c:	f7f9 febc 	bl	80005f8 <__aeabi_dmul>
 8006880:	2301      	movs	r3, #1
 8006882:	f109 0901 	add.w	r9, r9, #1
 8006886:	ea4f 0868 	mov.w	r8, r8, asr #1
 800688a:	e7ca      	b.n	8006822 <_strtod_l+0x4e2>
 800688c:	d0eb      	beq.n	8006866 <_strtod_l+0x526>
 800688e:	f1c8 0800 	rsb	r8, r8, #0
 8006892:	f018 020f 	ands.w	r2, r8, #15
 8006896:	d00a      	beq.n	80068ae <_strtod_l+0x56e>
 8006898:	4b12      	ldr	r3, [pc, #72]	; (80068e4 <_strtod_l+0x5a4>)
 800689a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800689e:	4650      	mov	r0, sl
 80068a0:	4659      	mov	r1, fp
 80068a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068a6:	f7f9 ffd1 	bl	800084c <__aeabi_ddiv>
 80068aa:	4682      	mov	sl, r0
 80068ac:	468b      	mov	fp, r1
 80068ae:	ea5f 1828 	movs.w	r8, r8, asr #4
 80068b2:	d0d8      	beq.n	8006866 <_strtod_l+0x526>
 80068b4:	f1b8 0f1f 	cmp.w	r8, #31
 80068b8:	dd1e      	ble.n	80068f8 <_strtod_l+0x5b8>
 80068ba:	2500      	movs	r5, #0
 80068bc:	462e      	mov	r6, r5
 80068be:	9509      	str	r5, [sp, #36]	; 0x24
 80068c0:	9507      	str	r5, [sp, #28]
 80068c2:	2322      	movs	r3, #34	; 0x22
 80068c4:	f04f 0a00 	mov.w	sl, #0
 80068c8:	f04f 0b00 	mov.w	fp, #0
 80068cc:	6023      	str	r3, [r4, #0]
 80068ce:	e789      	b.n	80067e4 <_strtod_l+0x4a4>
 80068d0:	08009f1d 	.word	0x08009f1d
 80068d4:	08009f60 	.word	0x08009f60
 80068d8:	08009f15 	.word	0x08009f15
 80068dc:	0800a0a4 	.word	0x0800a0a4
 80068e0:	0800a360 	.word	0x0800a360
 80068e4:	0800a240 	.word	0x0800a240
 80068e8:	0800a218 	.word	0x0800a218
 80068ec:	7ff00000 	.word	0x7ff00000
 80068f0:	7ca00000 	.word	0x7ca00000
 80068f4:	7fefffff 	.word	0x7fefffff
 80068f8:	f018 0310 	ands.w	r3, r8, #16
 80068fc:	bf18      	it	ne
 80068fe:	236a      	movne	r3, #106	; 0x6a
 8006900:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 8006cb8 <_strtod_l+0x978>
 8006904:	9304      	str	r3, [sp, #16]
 8006906:	4650      	mov	r0, sl
 8006908:	4659      	mov	r1, fp
 800690a:	2300      	movs	r3, #0
 800690c:	f018 0f01 	tst.w	r8, #1
 8006910:	d004      	beq.n	800691c <_strtod_l+0x5dc>
 8006912:	e9d9 2300 	ldrd	r2, r3, [r9]
 8006916:	f7f9 fe6f 	bl	80005f8 <__aeabi_dmul>
 800691a:	2301      	movs	r3, #1
 800691c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8006920:	f109 0908 	add.w	r9, r9, #8
 8006924:	d1f2      	bne.n	800690c <_strtod_l+0x5cc>
 8006926:	b10b      	cbz	r3, 800692c <_strtod_l+0x5ec>
 8006928:	4682      	mov	sl, r0
 800692a:	468b      	mov	fp, r1
 800692c:	9b04      	ldr	r3, [sp, #16]
 800692e:	b1bb      	cbz	r3, 8006960 <_strtod_l+0x620>
 8006930:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8006934:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006938:	2b00      	cmp	r3, #0
 800693a:	4659      	mov	r1, fp
 800693c:	dd10      	ble.n	8006960 <_strtod_l+0x620>
 800693e:	2b1f      	cmp	r3, #31
 8006940:	f340 8128 	ble.w	8006b94 <_strtod_l+0x854>
 8006944:	2b34      	cmp	r3, #52	; 0x34
 8006946:	bfde      	ittt	le
 8006948:	3b20      	suble	r3, #32
 800694a:	f04f 32ff 	movle.w	r2, #4294967295
 800694e:	fa02 f303 	lslle.w	r3, r2, r3
 8006952:	f04f 0a00 	mov.w	sl, #0
 8006956:	bfcc      	ite	gt
 8006958:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800695c:	ea03 0b01 	andle.w	fp, r3, r1
 8006960:	2200      	movs	r2, #0
 8006962:	2300      	movs	r3, #0
 8006964:	4650      	mov	r0, sl
 8006966:	4659      	mov	r1, fp
 8006968:	f7fa f8ae 	bl	8000ac8 <__aeabi_dcmpeq>
 800696c:	2800      	cmp	r0, #0
 800696e:	d1a4      	bne.n	80068ba <_strtod_l+0x57a>
 8006970:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006972:	9300      	str	r3, [sp, #0]
 8006974:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006976:	462b      	mov	r3, r5
 8006978:	463a      	mov	r2, r7
 800697a:	4620      	mov	r0, r4
 800697c:	f001 fe2a 	bl	80085d4 <__s2b>
 8006980:	9009      	str	r0, [sp, #36]	; 0x24
 8006982:	2800      	cmp	r0, #0
 8006984:	f43f af24 	beq.w	80067d0 <_strtod_l+0x490>
 8006988:	9b07      	ldr	r3, [sp, #28]
 800698a:	1b9e      	subs	r6, r3, r6
 800698c:	9b08      	ldr	r3, [sp, #32]
 800698e:	2b00      	cmp	r3, #0
 8006990:	bfb4      	ite	lt
 8006992:	4633      	movlt	r3, r6
 8006994:	2300      	movge	r3, #0
 8006996:	9310      	str	r3, [sp, #64]	; 0x40
 8006998:	9b08      	ldr	r3, [sp, #32]
 800699a:	2500      	movs	r5, #0
 800699c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80069a0:	9318      	str	r3, [sp, #96]	; 0x60
 80069a2:	462e      	mov	r6, r5
 80069a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80069a6:	4620      	mov	r0, r4
 80069a8:	6859      	ldr	r1, [r3, #4]
 80069aa:	f001 fd67 	bl	800847c <_Balloc>
 80069ae:	9007      	str	r0, [sp, #28]
 80069b0:	2800      	cmp	r0, #0
 80069b2:	f43f af11 	beq.w	80067d8 <_strtod_l+0x498>
 80069b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80069b8:	691a      	ldr	r2, [r3, #16]
 80069ba:	3202      	adds	r2, #2
 80069bc:	f103 010c 	add.w	r1, r3, #12
 80069c0:	0092      	lsls	r2, r2, #2
 80069c2:	300c      	adds	r0, #12
 80069c4:	f7fe fdd0 	bl	8005568 <memcpy>
 80069c8:	ec4b ab10 	vmov	d0, sl, fp
 80069cc:	aa20      	add	r2, sp, #128	; 0x80
 80069ce:	a91f      	add	r1, sp, #124	; 0x7c
 80069d0:	4620      	mov	r0, r4
 80069d2:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 80069d6:	f002 f939 	bl	8008c4c <__d2b>
 80069da:	901e      	str	r0, [sp, #120]	; 0x78
 80069dc:	2800      	cmp	r0, #0
 80069de:	f43f aefb 	beq.w	80067d8 <_strtod_l+0x498>
 80069e2:	2101      	movs	r1, #1
 80069e4:	4620      	mov	r0, r4
 80069e6:	f001 fe8f 	bl	8008708 <__i2b>
 80069ea:	4606      	mov	r6, r0
 80069ec:	2800      	cmp	r0, #0
 80069ee:	f43f aef3 	beq.w	80067d8 <_strtod_l+0x498>
 80069f2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80069f4:	9904      	ldr	r1, [sp, #16]
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	bfab      	itete	ge
 80069fa:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 80069fc:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 80069fe:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 8006a00:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 8006a04:	bfac      	ite	ge
 8006a06:	eb03 0902 	addge.w	r9, r3, r2
 8006a0a:	1ad7      	sublt	r7, r2, r3
 8006a0c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006a0e:	eba3 0801 	sub.w	r8, r3, r1
 8006a12:	4490      	add	r8, r2
 8006a14:	4ba3      	ldr	r3, [pc, #652]	; (8006ca4 <_strtod_l+0x964>)
 8006a16:	f108 38ff 	add.w	r8, r8, #4294967295
 8006a1a:	4598      	cmp	r8, r3
 8006a1c:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8006a20:	f280 80cc 	bge.w	8006bbc <_strtod_l+0x87c>
 8006a24:	eba3 0308 	sub.w	r3, r3, r8
 8006a28:	2b1f      	cmp	r3, #31
 8006a2a:	eba2 0203 	sub.w	r2, r2, r3
 8006a2e:	f04f 0101 	mov.w	r1, #1
 8006a32:	f300 80b6 	bgt.w	8006ba2 <_strtod_l+0x862>
 8006a36:	fa01 f303 	lsl.w	r3, r1, r3
 8006a3a:	9311      	str	r3, [sp, #68]	; 0x44
 8006a3c:	2300      	movs	r3, #0
 8006a3e:	930c      	str	r3, [sp, #48]	; 0x30
 8006a40:	eb09 0802 	add.w	r8, r9, r2
 8006a44:	9b04      	ldr	r3, [sp, #16]
 8006a46:	45c1      	cmp	r9, r8
 8006a48:	4417      	add	r7, r2
 8006a4a:	441f      	add	r7, r3
 8006a4c:	464b      	mov	r3, r9
 8006a4e:	bfa8      	it	ge
 8006a50:	4643      	movge	r3, r8
 8006a52:	42bb      	cmp	r3, r7
 8006a54:	bfa8      	it	ge
 8006a56:	463b      	movge	r3, r7
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	bfc2      	ittt	gt
 8006a5c:	eba8 0803 	subgt.w	r8, r8, r3
 8006a60:	1aff      	subgt	r7, r7, r3
 8006a62:	eba9 0903 	subgt.w	r9, r9, r3
 8006a66:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	dd17      	ble.n	8006a9c <_strtod_l+0x75c>
 8006a6c:	4631      	mov	r1, r6
 8006a6e:	461a      	mov	r2, r3
 8006a70:	4620      	mov	r0, r4
 8006a72:	f001 ff05 	bl	8008880 <__pow5mult>
 8006a76:	4606      	mov	r6, r0
 8006a78:	2800      	cmp	r0, #0
 8006a7a:	f43f aead 	beq.w	80067d8 <_strtod_l+0x498>
 8006a7e:	4601      	mov	r1, r0
 8006a80:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006a82:	4620      	mov	r0, r4
 8006a84:	f001 fe56 	bl	8008734 <__multiply>
 8006a88:	900f      	str	r0, [sp, #60]	; 0x3c
 8006a8a:	2800      	cmp	r0, #0
 8006a8c:	f43f aea4 	beq.w	80067d8 <_strtod_l+0x498>
 8006a90:	991e      	ldr	r1, [sp, #120]	; 0x78
 8006a92:	4620      	mov	r0, r4
 8006a94:	f001 fd32 	bl	80084fc <_Bfree>
 8006a98:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006a9a:	931e      	str	r3, [sp, #120]	; 0x78
 8006a9c:	f1b8 0f00 	cmp.w	r8, #0
 8006aa0:	f300 8091 	bgt.w	8006bc6 <_strtod_l+0x886>
 8006aa4:	9b08      	ldr	r3, [sp, #32]
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	dd08      	ble.n	8006abc <_strtod_l+0x77c>
 8006aaa:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8006aac:	9907      	ldr	r1, [sp, #28]
 8006aae:	4620      	mov	r0, r4
 8006ab0:	f001 fee6 	bl	8008880 <__pow5mult>
 8006ab4:	9007      	str	r0, [sp, #28]
 8006ab6:	2800      	cmp	r0, #0
 8006ab8:	f43f ae8e 	beq.w	80067d8 <_strtod_l+0x498>
 8006abc:	2f00      	cmp	r7, #0
 8006abe:	dd08      	ble.n	8006ad2 <_strtod_l+0x792>
 8006ac0:	9907      	ldr	r1, [sp, #28]
 8006ac2:	463a      	mov	r2, r7
 8006ac4:	4620      	mov	r0, r4
 8006ac6:	f001 ff35 	bl	8008934 <__lshift>
 8006aca:	9007      	str	r0, [sp, #28]
 8006acc:	2800      	cmp	r0, #0
 8006ace:	f43f ae83 	beq.w	80067d8 <_strtod_l+0x498>
 8006ad2:	f1b9 0f00 	cmp.w	r9, #0
 8006ad6:	dd08      	ble.n	8006aea <_strtod_l+0x7aa>
 8006ad8:	4631      	mov	r1, r6
 8006ada:	464a      	mov	r2, r9
 8006adc:	4620      	mov	r0, r4
 8006ade:	f001 ff29 	bl	8008934 <__lshift>
 8006ae2:	4606      	mov	r6, r0
 8006ae4:	2800      	cmp	r0, #0
 8006ae6:	f43f ae77 	beq.w	80067d8 <_strtod_l+0x498>
 8006aea:	9a07      	ldr	r2, [sp, #28]
 8006aec:	991e      	ldr	r1, [sp, #120]	; 0x78
 8006aee:	4620      	mov	r0, r4
 8006af0:	f001 ffa8 	bl	8008a44 <__mdiff>
 8006af4:	4605      	mov	r5, r0
 8006af6:	2800      	cmp	r0, #0
 8006af8:	f43f ae6e 	beq.w	80067d8 <_strtod_l+0x498>
 8006afc:	68c3      	ldr	r3, [r0, #12]
 8006afe:	930f      	str	r3, [sp, #60]	; 0x3c
 8006b00:	2300      	movs	r3, #0
 8006b02:	60c3      	str	r3, [r0, #12]
 8006b04:	4631      	mov	r1, r6
 8006b06:	f001 ff81 	bl	8008a0c <__mcmp>
 8006b0a:	2800      	cmp	r0, #0
 8006b0c:	da65      	bge.n	8006bda <_strtod_l+0x89a>
 8006b0e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006b10:	ea53 030a 	orrs.w	r3, r3, sl
 8006b14:	f040 8087 	bne.w	8006c26 <_strtod_l+0x8e6>
 8006b18:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	f040 8082 	bne.w	8006c26 <_strtod_l+0x8e6>
 8006b22:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006b26:	0d1b      	lsrs	r3, r3, #20
 8006b28:	051b      	lsls	r3, r3, #20
 8006b2a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8006b2e:	d97a      	bls.n	8006c26 <_strtod_l+0x8e6>
 8006b30:	696b      	ldr	r3, [r5, #20]
 8006b32:	b913      	cbnz	r3, 8006b3a <_strtod_l+0x7fa>
 8006b34:	692b      	ldr	r3, [r5, #16]
 8006b36:	2b01      	cmp	r3, #1
 8006b38:	dd75      	ble.n	8006c26 <_strtod_l+0x8e6>
 8006b3a:	4629      	mov	r1, r5
 8006b3c:	2201      	movs	r2, #1
 8006b3e:	4620      	mov	r0, r4
 8006b40:	f001 fef8 	bl	8008934 <__lshift>
 8006b44:	4631      	mov	r1, r6
 8006b46:	4605      	mov	r5, r0
 8006b48:	f001 ff60 	bl	8008a0c <__mcmp>
 8006b4c:	2800      	cmp	r0, #0
 8006b4e:	dd6a      	ble.n	8006c26 <_strtod_l+0x8e6>
 8006b50:	9904      	ldr	r1, [sp, #16]
 8006b52:	4a55      	ldr	r2, [pc, #340]	; (8006ca8 <_strtod_l+0x968>)
 8006b54:	465b      	mov	r3, fp
 8006b56:	2900      	cmp	r1, #0
 8006b58:	f000 8085 	beq.w	8006c66 <_strtod_l+0x926>
 8006b5c:	ea02 010b 	and.w	r1, r2, fp
 8006b60:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8006b64:	dc7f      	bgt.n	8006c66 <_strtod_l+0x926>
 8006b66:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8006b6a:	f77f aeaa 	ble.w	80068c2 <_strtod_l+0x582>
 8006b6e:	4a4f      	ldr	r2, [pc, #316]	; (8006cac <_strtod_l+0x96c>)
 8006b70:	2300      	movs	r3, #0
 8006b72:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 8006b76:	4650      	mov	r0, sl
 8006b78:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 8006b7c:	4659      	mov	r1, fp
 8006b7e:	f7f9 fd3b 	bl	80005f8 <__aeabi_dmul>
 8006b82:	460b      	mov	r3, r1
 8006b84:	4303      	orrs	r3, r0
 8006b86:	bf08      	it	eq
 8006b88:	2322      	moveq	r3, #34	; 0x22
 8006b8a:	4682      	mov	sl, r0
 8006b8c:	468b      	mov	fp, r1
 8006b8e:	bf08      	it	eq
 8006b90:	6023      	streq	r3, [r4, #0]
 8006b92:	e62b      	b.n	80067ec <_strtod_l+0x4ac>
 8006b94:	f04f 32ff 	mov.w	r2, #4294967295
 8006b98:	fa02 f303 	lsl.w	r3, r2, r3
 8006b9c:	ea03 0a0a 	and.w	sl, r3, sl
 8006ba0:	e6de      	b.n	8006960 <_strtod_l+0x620>
 8006ba2:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8006ba6:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8006baa:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8006bae:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8006bb2:	fa01 f308 	lsl.w	r3, r1, r8
 8006bb6:	930c      	str	r3, [sp, #48]	; 0x30
 8006bb8:	9111      	str	r1, [sp, #68]	; 0x44
 8006bba:	e741      	b.n	8006a40 <_strtod_l+0x700>
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	930c      	str	r3, [sp, #48]	; 0x30
 8006bc0:	2301      	movs	r3, #1
 8006bc2:	9311      	str	r3, [sp, #68]	; 0x44
 8006bc4:	e73c      	b.n	8006a40 <_strtod_l+0x700>
 8006bc6:	991e      	ldr	r1, [sp, #120]	; 0x78
 8006bc8:	4642      	mov	r2, r8
 8006bca:	4620      	mov	r0, r4
 8006bcc:	f001 feb2 	bl	8008934 <__lshift>
 8006bd0:	901e      	str	r0, [sp, #120]	; 0x78
 8006bd2:	2800      	cmp	r0, #0
 8006bd4:	f47f af66 	bne.w	8006aa4 <_strtod_l+0x764>
 8006bd8:	e5fe      	b.n	80067d8 <_strtod_l+0x498>
 8006bda:	465f      	mov	r7, fp
 8006bdc:	d16e      	bne.n	8006cbc <_strtod_l+0x97c>
 8006bde:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006be0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006be4:	b342      	cbz	r2, 8006c38 <_strtod_l+0x8f8>
 8006be6:	4a32      	ldr	r2, [pc, #200]	; (8006cb0 <_strtod_l+0x970>)
 8006be8:	4293      	cmp	r3, r2
 8006bea:	d128      	bne.n	8006c3e <_strtod_l+0x8fe>
 8006bec:	9b04      	ldr	r3, [sp, #16]
 8006bee:	4650      	mov	r0, sl
 8006bf0:	b1eb      	cbz	r3, 8006c2e <_strtod_l+0x8ee>
 8006bf2:	4a2d      	ldr	r2, [pc, #180]	; (8006ca8 <_strtod_l+0x968>)
 8006bf4:	403a      	ands	r2, r7
 8006bf6:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8006bfa:	f04f 31ff 	mov.w	r1, #4294967295
 8006bfe:	d819      	bhi.n	8006c34 <_strtod_l+0x8f4>
 8006c00:	0d12      	lsrs	r2, r2, #20
 8006c02:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8006c06:	fa01 f303 	lsl.w	r3, r1, r3
 8006c0a:	4298      	cmp	r0, r3
 8006c0c:	d117      	bne.n	8006c3e <_strtod_l+0x8fe>
 8006c0e:	4b29      	ldr	r3, [pc, #164]	; (8006cb4 <_strtod_l+0x974>)
 8006c10:	429f      	cmp	r7, r3
 8006c12:	d102      	bne.n	8006c1a <_strtod_l+0x8da>
 8006c14:	3001      	adds	r0, #1
 8006c16:	f43f addf 	beq.w	80067d8 <_strtod_l+0x498>
 8006c1a:	4b23      	ldr	r3, [pc, #140]	; (8006ca8 <_strtod_l+0x968>)
 8006c1c:	403b      	ands	r3, r7
 8006c1e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8006c22:	f04f 0a00 	mov.w	sl, #0
 8006c26:	9b04      	ldr	r3, [sp, #16]
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d1a0      	bne.n	8006b6e <_strtod_l+0x82e>
 8006c2c:	e5de      	b.n	80067ec <_strtod_l+0x4ac>
 8006c2e:	f04f 33ff 	mov.w	r3, #4294967295
 8006c32:	e7ea      	b.n	8006c0a <_strtod_l+0x8ca>
 8006c34:	460b      	mov	r3, r1
 8006c36:	e7e8      	b.n	8006c0a <_strtod_l+0x8ca>
 8006c38:	ea53 030a 	orrs.w	r3, r3, sl
 8006c3c:	d088      	beq.n	8006b50 <_strtod_l+0x810>
 8006c3e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006c40:	b1db      	cbz	r3, 8006c7a <_strtod_l+0x93a>
 8006c42:	423b      	tst	r3, r7
 8006c44:	d0ef      	beq.n	8006c26 <_strtod_l+0x8e6>
 8006c46:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006c48:	9a04      	ldr	r2, [sp, #16]
 8006c4a:	4650      	mov	r0, sl
 8006c4c:	4659      	mov	r1, fp
 8006c4e:	b1c3      	cbz	r3, 8006c82 <_strtod_l+0x942>
 8006c50:	f7ff fb57 	bl	8006302 <sulp>
 8006c54:	4602      	mov	r2, r0
 8006c56:	460b      	mov	r3, r1
 8006c58:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006c5c:	f7f9 fb16 	bl	800028c <__adddf3>
 8006c60:	4682      	mov	sl, r0
 8006c62:	468b      	mov	fp, r1
 8006c64:	e7df      	b.n	8006c26 <_strtod_l+0x8e6>
 8006c66:	4013      	ands	r3, r2
 8006c68:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8006c6c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8006c70:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8006c74:	f04f 3aff 	mov.w	sl, #4294967295
 8006c78:	e7d5      	b.n	8006c26 <_strtod_l+0x8e6>
 8006c7a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006c7c:	ea13 0f0a 	tst.w	r3, sl
 8006c80:	e7e0      	b.n	8006c44 <_strtod_l+0x904>
 8006c82:	f7ff fb3e 	bl	8006302 <sulp>
 8006c86:	4602      	mov	r2, r0
 8006c88:	460b      	mov	r3, r1
 8006c8a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006c8e:	f7f9 fafb 	bl	8000288 <__aeabi_dsub>
 8006c92:	2200      	movs	r2, #0
 8006c94:	2300      	movs	r3, #0
 8006c96:	4682      	mov	sl, r0
 8006c98:	468b      	mov	fp, r1
 8006c9a:	f7f9 ff15 	bl	8000ac8 <__aeabi_dcmpeq>
 8006c9e:	2800      	cmp	r0, #0
 8006ca0:	d0c1      	beq.n	8006c26 <_strtod_l+0x8e6>
 8006ca2:	e60e      	b.n	80068c2 <_strtod_l+0x582>
 8006ca4:	fffffc02 	.word	0xfffffc02
 8006ca8:	7ff00000 	.word	0x7ff00000
 8006cac:	39500000 	.word	0x39500000
 8006cb0:	000fffff 	.word	0x000fffff
 8006cb4:	7fefffff 	.word	0x7fefffff
 8006cb8:	08009f78 	.word	0x08009f78
 8006cbc:	4631      	mov	r1, r6
 8006cbe:	4628      	mov	r0, r5
 8006cc0:	f002 f820 	bl	8008d04 <__ratio>
 8006cc4:	ec59 8b10 	vmov	r8, r9, d0
 8006cc8:	ee10 0a10 	vmov	r0, s0
 8006ccc:	2200      	movs	r2, #0
 8006cce:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006cd2:	4649      	mov	r1, r9
 8006cd4:	f7f9 ff0c 	bl	8000af0 <__aeabi_dcmple>
 8006cd8:	2800      	cmp	r0, #0
 8006cda:	d07c      	beq.n	8006dd6 <_strtod_l+0xa96>
 8006cdc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d04c      	beq.n	8006d7c <_strtod_l+0xa3c>
 8006ce2:	4b95      	ldr	r3, [pc, #596]	; (8006f38 <_strtod_l+0xbf8>)
 8006ce4:	2200      	movs	r2, #0
 8006ce6:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8006cea:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8006f38 <_strtod_l+0xbf8>
 8006cee:	f04f 0800 	mov.w	r8, #0
 8006cf2:	4b92      	ldr	r3, [pc, #584]	; (8006f3c <_strtod_l+0xbfc>)
 8006cf4:	403b      	ands	r3, r7
 8006cf6:	9311      	str	r3, [sp, #68]	; 0x44
 8006cf8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006cfa:	4b91      	ldr	r3, [pc, #580]	; (8006f40 <_strtod_l+0xc00>)
 8006cfc:	429a      	cmp	r2, r3
 8006cfe:	f040 80b2 	bne.w	8006e66 <_strtod_l+0xb26>
 8006d02:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006d06:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006d0a:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8006d0e:	ec4b ab10 	vmov	d0, sl, fp
 8006d12:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 8006d16:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8006d1a:	f001 ff1b 	bl	8008b54 <__ulp>
 8006d1e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006d22:	ec53 2b10 	vmov	r2, r3, d0
 8006d26:	f7f9 fc67 	bl	80005f8 <__aeabi_dmul>
 8006d2a:	4652      	mov	r2, sl
 8006d2c:	465b      	mov	r3, fp
 8006d2e:	f7f9 faad 	bl	800028c <__adddf3>
 8006d32:	460b      	mov	r3, r1
 8006d34:	4981      	ldr	r1, [pc, #516]	; (8006f3c <_strtod_l+0xbfc>)
 8006d36:	4a83      	ldr	r2, [pc, #524]	; (8006f44 <_strtod_l+0xc04>)
 8006d38:	4019      	ands	r1, r3
 8006d3a:	4291      	cmp	r1, r2
 8006d3c:	4682      	mov	sl, r0
 8006d3e:	d95e      	bls.n	8006dfe <_strtod_l+0xabe>
 8006d40:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d42:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8006d46:	4293      	cmp	r3, r2
 8006d48:	d103      	bne.n	8006d52 <_strtod_l+0xa12>
 8006d4a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d4c:	3301      	adds	r3, #1
 8006d4e:	f43f ad43 	beq.w	80067d8 <_strtod_l+0x498>
 8006d52:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 8006f50 <_strtod_l+0xc10>
 8006d56:	f04f 3aff 	mov.w	sl, #4294967295
 8006d5a:	991e      	ldr	r1, [sp, #120]	; 0x78
 8006d5c:	4620      	mov	r0, r4
 8006d5e:	f001 fbcd 	bl	80084fc <_Bfree>
 8006d62:	9907      	ldr	r1, [sp, #28]
 8006d64:	4620      	mov	r0, r4
 8006d66:	f001 fbc9 	bl	80084fc <_Bfree>
 8006d6a:	4631      	mov	r1, r6
 8006d6c:	4620      	mov	r0, r4
 8006d6e:	f001 fbc5 	bl	80084fc <_Bfree>
 8006d72:	4629      	mov	r1, r5
 8006d74:	4620      	mov	r0, r4
 8006d76:	f001 fbc1 	bl	80084fc <_Bfree>
 8006d7a:	e613      	b.n	80069a4 <_strtod_l+0x664>
 8006d7c:	f1ba 0f00 	cmp.w	sl, #0
 8006d80:	d11b      	bne.n	8006dba <_strtod_l+0xa7a>
 8006d82:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006d86:	b9f3      	cbnz	r3, 8006dc6 <_strtod_l+0xa86>
 8006d88:	4b6b      	ldr	r3, [pc, #428]	; (8006f38 <_strtod_l+0xbf8>)
 8006d8a:	2200      	movs	r2, #0
 8006d8c:	4640      	mov	r0, r8
 8006d8e:	4649      	mov	r1, r9
 8006d90:	f7f9 fea4 	bl	8000adc <__aeabi_dcmplt>
 8006d94:	b9d0      	cbnz	r0, 8006dcc <_strtod_l+0xa8c>
 8006d96:	4640      	mov	r0, r8
 8006d98:	4649      	mov	r1, r9
 8006d9a:	4b6b      	ldr	r3, [pc, #428]	; (8006f48 <_strtod_l+0xc08>)
 8006d9c:	2200      	movs	r2, #0
 8006d9e:	f7f9 fc2b 	bl	80005f8 <__aeabi_dmul>
 8006da2:	4680      	mov	r8, r0
 8006da4:	4689      	mov	r9, r1
 8006da6:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8006daa:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 8006dae:	931b      	str	r3, [sp, #108]	; 0x6c
 8006db0:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 8006db4:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8006db8:	e79b      	b.n	8006cf2 <_strtod_l+0x9b2>
 8006dba:	f1ba 0f01 	cmp.w	sl, #1
 8006dbe:	d102      	bne.n	8006dc6 <_strtod_l+0xa86>
 8006dc0:	2f00      	cmp	r7, #0
 8006dc2:	f43f ad7e 	beq.w	80068c2 <_strtod_l+0x582>
 8006dc6:	4b61      	ldr	r3, [pc, #388]	; (8006f4c <_strtod_l+0xc0c>)
 8006dc8:	2200      	movs	r2, #0
 8006dca:	e78c      	b.n	8006ce6 <_strtod_l+0x9a6>
 8006dcc:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8006f48 <_strtod_l+0xc08>
 8006dd0:	f04f 0800 	mov.w	r8, #0
 8006dd4:	e7e7      	b.n	8006da6 <_strtod_l+0xa66>
 8006dd6:	4b5c      	ldr	r3, [pc, #368]	; (8006f48 <_strtod_l+0xc08>)
 8006dd8:	4640      	mov	r0, r8
 8006dda:	4649      	mov	r1, r9
 8006ddc:	2200      	movs	r2, #0
 8006dde:	f7f9 fc0b 	bl	80005f8 <__aeabi_dmul>
 8006de2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006de4:	4680      	mov	r8, r0
 8006de6:	4689      	mov	r9, r1
 8006de8:	b933      	cbnz	r3, 8006df8 <_strtod_l+0xab8>
 8006dea:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006dee:	9012      	str	r0, [sp, #72]	; 0x48
 8006df0:	9313      	str	r3, [sp, #76]	; 0x4c
 8006df2:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8006df6:	e7dd      	b.n	8006db4 <_strtod_l+0xa74>
 8006df8:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 8006dfc:	e7f9      	b.n	8006df2 <_strtod_l+0xab2>
 8006dfe:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8006e02:	9b04      	ldr	r3, [sp, #16]
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d1a8      	bne.n	8006d5a <_strtod_l+0xa1a>
 8006e08:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006e0c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006e0e:	0d1b      	lsrs	r3, r3, #20
 8006e10:	051b      	lsls	r3, r3, #20
 8006e12:	429a      	cmp	r2, r3
 8006e14:	d1a1      	bne.n	8006d5a <_strtod_l+0xa1a>
 8006e16:	4640      	mov	r0, r8
 8006e18:	4649      	mov	r1, r9
 8006e1a:	f7f9 ff4d 	bl	8000cb8 <__aeabi_d2lz>
 8006e1e:	f7f9 fbbd 	bl	800059c <__aeabi_l2d>
 8006e22:	4602      	mov	r2, r0
 8006e24:	460b      	mov	r3, r1
 8006e26:	4640      	mov	r0, r8
 8006e28:	4649      	mov	r1, r9
 8006e2a:	f7f9 fa2d 	bl	8000288 <__aeabi_dsub>
 8006e2e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006e30:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006e34:	ea43 030a 	orr.w	r3, r3, sl
 8006e38:	4313      	orrs	r3, r2
 8006e3a:	4680      	mov	r8, r0
 8006e3c:	4689      	mov	r9, r1
 8006e3e:	d053      	beq.n	8006ee8 <_strtod_l+0xba8>
 8006e40:	a335      	add	r3, pc, #212	; (adr r3, 8006f18 <_strtod_l+0xbd8>)
 8006e42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e46:	f7f9 fe49 	bl	8000adc <__aeabi_dcmplt>
 8006e4a:	2800      	cmp	r0, #0
 8006e4c:	f47f acce 	bne.w	80067ec <_strtod_l+0x4ac>
 8006e50:	a333      	add	r3, pc, #204	; (adr r3, 8006f20 <_strtod_l+0xbe0>)
 8006e52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e56:	4640      	mov	r0, r8
 8006e58:	4649      	mov	r1, r9
 8006e5a:	f7f9 fe5d 	bl	8000b18 <__aeabi_dcmpgt>
 8006e5e:	2800      	cmp	r0, #0
 8006e60:	f43f af7b 	beq.w	8006d5a <_strtod_l+0xa1a>
 8006e64:	e4c2      	b.n	80067ec <_strtod_l+0x4ac>
 8006e66:	9b04      	ldr	r3, [sp, #16]
 8006e68:	b333      	cbz	r3, 8006eb8 <_strtod_l+0xb78>
 8006e6a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006e6c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006e70:	d822      	bhi.n	8006eb8 <_strtod_l+0xb78>
 8006e72:	a32d      	add	r3, pc, #180	; (adr r3, 8006f28 <_strtod_l+0xbe8>)
 8006e74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e78:	4640      	mov	r0, r8
 8006e7a:	4649      	mov	r1, r9
 8006e7c:	f7f9 fe38 	bl	8000af0 <__aeabi_dcmple>
 8006e80:	b1a0      	cbz	r0, 8006eac <_strtod_l+0xb6c>
 8006e82:	4649      	mov	r1, r9
 8006e84:	4640      	mov	r0, r8
 8006e86:	f7f9 fe8f 	bl	8000ba8 <__aeabi_d2uiz>
 8006e8a:	2801      	cmp	r0, #1
 8006e8c:	bf38      	it	cc
 8006e8e:	2001      	movcc	r0, #1
 8006e90:	f7f9 fb38 	bl	8000504 <__aeabi_ui2d>
 8006e94:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006e96:	4680      	mov	r8, r0
 8006e98:	4689      	mov	r9, r1
 8006e9a:	bb13      	cbnz	r3, 8006ee2 <_strtod_l+0xba2>
 8006e9c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006ea0:	9014      	str	r0, [sp, #80]	; 0x50
 8006ea2:	9315      	str	r3, [sp, #84]	; 0x54
 8006ea4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8006ea8:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8006eac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006eae:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006eb0:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8006eb4:	1a9b      	subs	r3, r3, r2
 8006eb6:	930d      	str	r3, [sp, #52]	; 0x34
 8006eb8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006ebc:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8006ec0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8006ec4:	f001 fe46 	bl	8008b54 <__ulp>
 8006ec8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006ecc:	ec53 2b10 	vmov	r2, r3, d0
 8006ed0:	f7f9 fb92 	bl	80005f8 <__aeabi_dmul>
 8006ed4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006ed8:	f7f9 f9d8 	bl	800028c <__adddf3>
 8006edc:	4682      	mov	sl, r0
 8006ede:	468b      	mov	fp, r1
 8006ee0:	e78f      	b.n	8006e02 <_strtod_l+0xac2>
 8006ee2:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 8006ee6:	e7dd      	b.n	8006ea4 <_strtod_l+0xb64>
 8006ee8:	a311      	add	r3, pc, #68	; (adr r3, 8006f30 <_strtod_l+0xbf0>)
 8006eea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006eee:	f7f9 fdf5 	bl	8000adc <__aeabi_dcmplt>
 8006ef2:	e7b4      	b.n	8006e5e <_strtod_l+0xb1e>
 8006ef4:	2300      	movs	r3, #0
 8006ef6:	930e      	str	r3, [sp, #56]	; 0x38
 8006ef8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8006efa:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006efc:	6013      	str	r3, [r2, #0]
 8006efe:	f7ff ba65 	b.w	80063cc <_strtod_l+0x8c>
 8006f02:	2b65      	cmp	r3, #101	; 0x65
 8006f04:	f43f ab5d 	beq.w	80065c2 <_strtod_l+0x282>
 8006f08:	2b45      	cmp	r3, #69	; 0x45
 8006f0a:	f43f ab5a 	beq.w	80065c2 <_strtod_l+0x282>
 8006f0e:	2201      	movs	r2, #1
 8006f10:	f7ff bb92 	b.w	8006638 <_strtod_l+0x2f8>
 8006f14:	f3af 8000 	nop.w
 8006f18:	94a03595 	.word	0x94a03595
 8006f1c:	3fdfffff 	.word	0x3fdfffff
 8006f20:	35afe535 	.word	0x35afe535
 8006f24:	3fe00000 	.word	0x3fe00000
 8006f28:	ffc00000 	.word	0xffc00000
 8006f2c:	41dfffff 	.word	0x41dfffff
 8006f30:	94a03595 	.word	0x94a03595
 8006f34:	3fcfffff 	.word	0x3fcfffff
 8006f38:	3ff00000 	.word	0x3ff00000
 8006f3c:	7ff00000 	.word	0x7ff00000
 8006f40:	7fe00000 	.word	0x7fe00000
 8006f44:	7c9fffff 	.word	0x7c9fffff
 8006f48:	3fe00000 	.word	0x3fe00000
 8006f4c:	bff00000 	.word	0xbff00000
 8006f50:	7fefffff 	.word	0x7fefffff

08006f54 <_strtod_r>:
 8006f54:	4b01      	ldr	r3, [pc, #4]	; (8006f5c <_strtod_r+0x8>)
 8006f56:	f7ff b9f3 	b.w	8006340 <_strtod_l>
 8006f5a:	bf00      	nop
 8006f5c:	20000094 	.word	0x20000094

08006f60 <_strtol_l.isra.0>:
 8006f60:	2b01      	cmp	r3, #1
 8006f62:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f66:	d001      	beq.n	8006f6c <_strtol_l.isra.0+0xc>
 8006f68:	2b24      	cmp	r3, #36	; 0x24
 8006f6a:	d906      	bls.n	8006f7a <_strtol_l.isra.0+0x1a>
 8006f6c:	f7fe fad2 	bl	8005514 <__errno>
 8006f70:	2316      	movs	r3, #22
 8006f72:	6003      	str	r3, [r0, #0]
 8006f74:	2000      	movs	r0, #0
 8006f76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f7a:	4f3a      	ldr	r7, [pc, #232]	; (8007064 <_strtol_l.isra.0+0x104>)
 8006f7c:	468e      	mov	lr, r1
 8006f7e:	4676      	mov	r6, lr
 8006f80:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8006f84:	5de5      	ldrb	r5, [r4, r7]
 8006f86:	f015 0508 	ands.w	r5, r5, #8
 8006f8a:	d1f8      	bne.n	8006f7e <_strtol_l.isra.0+0x1e>
 8006f8c:	2c2d      	cmp	r4, #45	; 0x2d
 8006f8e:	d134      	bne.n	8006ffa <_strtol_l.isra.0+0x9a>
 8006f90:	f89e 4000 	ldrb.w	r4, [lr]
 8006f94:	f04f 0801 	mov.w	r8, #1
 8006f98:	f106 0e02 	add.w	lr, r6, #2
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d05c      	beq.n	800705a <_strtol_l.isra.0+0xfa>
 8006fa0:	2b10      	cmp	r3, #16
 8006fa2:	d10c      	bne.n	8006fbe <_strtol_l.isra.0+0x5e>
 8006fa4:	2c30      	cmp	r4, #48	; 0x30
 8006fa6:	d10a      	bne.n	8006fbe <_strtol_l.isra.0+0x5e>
 8006fa8:	f89e 4000 	ldrb.w	r4, [lr]
 8006fac:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8006fb0:	2c58      	cmp	r4, #88	; 0x58
 8006fb2:	d14d      	bne.n	8007050 <_strtol_l.isra.0+0xf0>
 8006fb4:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8006fb8:	2310      	movs	r3, #16
 8006fba:	f10e 0e02 	add.w	lr, lr, #2
 8006fbe:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 8006fc2:	f10c 3cff 	add.w	ip, ip, #4294967295
 8006fc6:	2600      	movs	r6, #0
 8006fc8:	fbbc f9f3 	udiv	r9, ip, r3
 8006fcc:	4635      	mov	r5, r6
 8006fce:	fb03 ca19 	mls	sl, r3, r9, ip
 8006fd2:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8006fd6:	2f09      	cmp	r7, #9
 8006fd8:	d818      	bhi.n	800700c <_strtol_l.isra.0+0xac>
 8006fda:	463c      	mov	r4, r7
 8006fdc:	42a3      	cmp	r3, r4
 8006fde:	dd24      	ble.n	800702a <_strtol_l.isra.0+0xca>
 8006fe0:	2e00      	cmp	r6, #0
 8006fe2:	db1f      	blt.n	8007024 <_strtol_l.isra.0+0xc4>
 8006fe4:	45a9      	cmp	r9, r5
 8006fe6:	d31d      	bcc.n	8007024 <_strtol_l.isra.0+0xc4>
 8006fe8:	d101      	bne.n	8006fee <_strtol_l.isra.0+0x8e>
 8006fea:	45a2      	cmp	sl, r4
 8006fec:	db1a      	blt.n	8007024 <_strtol_l.isra.0+0xc4>
 8006fee:	fb05 4503 	mla	r5, r5, r3, r4
 8006ff2:	2601      	movs	r6, #1
 8006ff4:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8006ff8:	e7eb      	b.n	8006fd2 <_strtol_l.isra.0+0x72>
 8006ffa:	2c2b      	cmp	r4, #43	; 0x2b
 8006ffc:	bf08      	it	eq
 8006ffe:	f89e 4000 	ldrbeq.w	r4, [lr]
 8007002:	46a8      	mov	r8, r5
 8007004:	bf08      	it	eq
 8007006:	f106 0e02 	addeq.w	lr, r6, #2
 800700a:	e7c7      	b.n	8006f9c <_strtol_l.isra.0+0x3c>
 800700c:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8007010:	2f19      	cmp	r7, #25
 8007012:	d801      	bhi.n	8007018 <_strtol_l.isra.0+0xb8>
 8007014:	3c37      	subs	r4, #55	; 0x37
 8007016:	e7e1      	b.n	8006fdc <_strtol_l.isra.0+0x7c>
 8007018:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800701c:	2f19      	cmp	r7, #25
 800701e:	d804      	bhi.n	800702a <_strtol_l.isra.0+0xca>
 8007020:	3c57      	subs	r4, #87	; 0x57
 8007022:	e7db      	b.n	8006fdc <_strtol_l.isra.0+0x7c>
 8007024:	f04f 36ff 	mov.w	r6, #4294967295
 8007028:	e7e4      	b.n	8006ff4 <_strtol_l.isra.0+0x94>
 800702a:	2e00      	cmp	r6, #0
 800702c:	da05      	bge.n	800703a <_strtol_l.isra.0+0xda>
 800702e:	2322      	movs	r3, #34	; 0x22
 8007030:	6003      	str	r3, [r0, #0]
 8007032:	4665      	mov	r5, ip
 8007034:	b942      	cbnz	r2, 8007048 <_strtol_l.isra.0+0xe8>
 8007036:	4628      	mov	r0, r5
 8007038:	e79d      	b.n	8006f76 <_strtol_l.isra.0+0x16>
 800703a:	f1b8 0f00 	cmp.w	r8, #0
 800703e:	d000      	beq.n	8007042 <_strtol_l.isra.0+0xe2>
 8007040:	426d      	negs	r5, r5
 8007042:	2a00      	cmp	r2, #0
 8007044:	d0f7      	beq.n	8007036 <_strtol_l.isra.0+0xd6>
 8007046:	b10e      	cbz	r6, 800704c <_strtol_l.isra.0+0xec>
 8007048:	f10e 31ff 	add.w	r1, lr, #4294967295
 800704c:	6011      	str	r1, [r2, #0]
 800704e:	e7f2      	b.n	8007036 <_strtol_l.isra.0+0xd6>
 8007050:	2430      	movs	r4, #48	; 0x30
 8007052:	2b00      	cmp	r3, #0
 8007054:	d1b3      	bne.n	8006fbe <_strtol_l.isra.0+0x5e>
 8007056:	2308      	movs	r3, #8
 8007058:	e7b1      	b.n	8006fbe <_strtol_l.isra.0+0x5e>
 800705a:	2c30      	cmp	r4, #48	; 0x30
 800705c:	d0a4      	beq.n	8006fa8 <_strtol_l.isra.0+0x48>
 800705e:	230a      	movs	r3, #10
 8007060:	e7ad      	b.n	8006fbe <_strtol_l.isra.0+0x5e>
 8007062:	bf00      	nop
 8007064:	08009fa1 	.word	0x08009fa1

08007068 <_strtol_r>:
 8007068:	f7ff bf7a 	b.w	8006f60 <_strtol_l.isra.0>

0800706c <quorem>:
 800706c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007070:	6903      	ldr	r3, [r0, #16]
 8007072:	690c      	ldr	r4, [r1, #16]
 8007074:	42a3      	cmp	r3, r4
 8007076:	4607      	mov	r7, r0
 8007078:	f2c0 8081 	blt.w	800717e <quorem+0x112>
 800707c:	3c01      	subs	r4, #1
 800707e:	f101 0814 	add.w	r8, r1, #20
 8007082:	f100 0514 	add.w	r5, r0, #20
 8007086:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800708a:	9301      	str	r3, [sp, #4]
 800708c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007090:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007094:	3301      	adds	r3, #1
 8007096:	429a      	cmp	r2, r3
 8007098:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800709c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80070a0:	fbb2 f6f3 	udiv	r6, r2, r3
 80070a4:	d331      	bcc.n	800710a <quorem+0x9e>
 80070a6:	f04f 0e00 	mov.w	lr, #0
 80070aa:	4640      	mov	r0, r8
 80070ac:	46ac      	mov	ip, r5
 80070ae:	46f2      	mov	sl, lr
 80070b0:	f850 2b04 	ldr.w	r2, [r0], #4
 80070b4:	b293      	uxth	r3, r2
 80070b6:	fb06 e303 	mla	r3, r6, r3, lr
 80070ba:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80070be:	b29b      	uxth	r3, r3
 80070c0:	ebaa 0303 	sub.w	r3, sl, r3
 80070c4:	0c12      	lsrs	r2, r2, #16
 80070c6:	f8dc a000 	ldr.w	sl, [ip]
 80070ca:	fb06 e202 	mla	r2, r6, r2, lr
 80070ce:	fa13 f38a 	uxtah	r3, r3, sl
 80070d2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80070d6:	fa1f fa82 	uxth.w	sl, r2
 80070da:	f8dc 2000 	ldr.w	r2, [ip]
 80070de:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80070e2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80070e6:	b29b      	uxth	r3, r3
 80070e8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80070ec:	4581      	cmp	r9, r0
 80070ee:	f84c 3b04 	str.w	r3, [ip], #4
 80070f2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80070f6:	d2db      	bcs.n	80070b0 <quorem+0x44>
 80070f8:	f855 300b 	ldr.w	r3, [r5, fp]
 80070fc:	b92b      	cbnz	r3, 800710a <quorem+0x9e>
 80070fe:	9b01      	ldr	r3, [sp, #4]
 8007100:	3b04      	subs	r3, #4
 8007102:	429d      	cmp	r5, r3
 8007104:	461a      	mov	r2, r3
 8007106:	d32e      	bcc.n	8007166 <quorem+0xfa>
 8007108:	613c      	str	r4, [r7, #16]
 800710a:	4638      	mov	r0, r7
 800710c:	f001 fc7e 	bl	8008a0c <__mcmp>
 8007110:	2800      	cmp	r0, #0
 8007112:	db24      	blt.n	800715e <quorem+0xf2>
 8007114:	3601      	adds	r6, #1
 8007116:	4628      	mov	r0, r5
 8007118:	f04f 0c00 	mov.w	ip, #0
 800711c:	f858 2b04 	ldr.w	r2, [r8], #4
 8007120:	f8d0 e000 	ldr.w	lr, [r0]
 8007124:	b293      	uxth	r3, r2
 8007126:	ebac 0303 	sub.w	r3, ip, r3
 800712a:	0c12      	lsrs	r2, r2, #16
 800712c:	fa13 f38e 	uxtah	r3, r3, lr
 8007130:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007134:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007138:	b29b      	uxth	r3, r3
 800713a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800713e:	45c1      	cmp	r9, r8
 8007140:	f840 3b04 	str.w	r3, [r0], #4
 8007144:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007148:	d2e8      	bcs.n	800711c <quorem+0xb0>
 800714a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800714e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007152:	b922      	cbnz	r2, 800715e <quorem+0xf2>
 8007154:	3b04      	subs	r3, #4
 8007156:	429d      	cmp	r5, r3
 8007158:	461a      	mov	r2, r3
 800715a:	d30a      	bcc.n	8007172 <quorem+0x106>
 800715c:	613c      	str	r4, [r7, #16]
 800715e:	4630      	mov	r0, r6
 8007160:	b003      	add	sp, #12
 8007162:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007166:	6812      	ldr	r2, [r2, #0]
 8007168:	3b04      	subs	r3, #4
 800716a:	2a00      	cmp	r2, #0
 800716c:	d1cc      	bne.n	8007108 <quorem+0x9c>
 800716e:	3c01      	subs	r4, #1
 8007170:	e7c7      	b.n	8007102 <quorem+0x96>
 8007172:	6812      	ldr	r2, [r2, #0]
 8007174:	3b04      	subs	r3, #4
 8007176:	2a00      	cmp	r2, #0
 8007178:	d1f0      	bne.n	800715c <quorem+0xf0>
 800717a:	3c01      	subs	r4, #1
 800717c:	e7eb      	b.n	8007156 <quorem+0xea>
 800717e:	2000      	movs	r0, #0
 8007180:	e7ee      	b.n	8007160 <quorem+0xf4>
 8007182:	0000      	movs	r0, r0
 8007184:	0000      	movs	r0, r0
	...

08007188 <_dtoa_r>:
 8007188:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800718c:	ed2d 8b02 	vpush	{d8}
 8007190:	ec57 6b10 	vmov	r6, r7, d0
 8007194:	b095      	sub	sp, #84	; 0x54
 8007196:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007198:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800719c:	9105      	str	r1, [sp, #20]
 800719e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80071a2:	4604      	mov	r4, r0
 80071a4:	9209      	str	r2, [sp, #36]	; 0x24
 80071a6:	930f      	str	r3, [sp, #60]	; 0x3c
 80071a8:	b975      	cbnz	r5, 80071c8 <_dtoa_r+0x40>
 80071aa:	2010      	movs	r0, #16
 80071ac:	f001 f94c 	bl	8008448 <malloc>
 80071b0:	4602      	mov	r2, r0
 80071b2:	6260      	str	r0, [r4, #36]	; 0x24
 80071b4:	b920      	cbnz	r0, 80071c0 <_dtoa_r+0x38>
 80071b6:	4bb2      	ldr	r3, [pc, #712]	; (8007480 <_dtoa_r+0x2f8>)
 80071b8:	21ea      	movs	r1, #234	; 0xea
 80071ba:	48b2      	ldr	r0, [pc, #712]	; (8007484 <_dtoa_r+0x2fc>)
 80071bc:	f002 f868 	bl	8009290 <__assert_func>
 80071c0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80071c4:	6005      	str	r5, [r0, #0]
 80071c6:	60c5      	str	r5, [r0, #12]
 80071c8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80071ca:	6819      	ldr	r1, [r3, #0]
 80071cc:	b151      	cbz	r1, 80071e4 <_dtoa_r+0x5c>
 80071ce:	685a      	ldr	r2, [r3, #4]
 80071d0:	604a      	str	r2, [r1, #4]
 80071d2:	2301      	movs	r3, #1
 80071d4:	4093      	lsls	r3, r2
 80071d6:	608b      	str	r3, [r1, #8]
 80071d8:	4620      	mov	r0, r4
 80071da:	f001 f98f 	bl	80084fc <_Bfree>
 80071de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80071e0:	2200      	movs	r2, #0
 80071e2:	601a      	str	r2, [r3, #0]
 80071e4:	1e3b      	subs	r3, r7, #0
 80071e6:	bfb9      	ittee	lt
 80071e8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80071ec:	9303      	strlt	r3, [sp, #12]
 80071ee:	2300      	movge	r3, #0
 80071f0:	f8c8 3000 	strge.w	r3, [r8]
 80071f4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80071f8:	4ba3      	ldr	r3, [pc, #652]	; (8007488 <_dtoa_r+0x300>)
 80071fa:	bfbc      	itt	lt
 80071fc:	2201      	movlt	r2, #1
 80071fe:	f8c8 2000 	strlt.w	r2, [r8]
 8007202:	ea33 0309 	bics.w	r3, r3, r9
 8007206:	d11b      	bne.n	8007240 <_dtoa_r+0xb8>
 8007208:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800720a:	f242 730f 	movw	r3, #9999	; 0x270f
 800720e:	6013      	str	r3, [r2, #0]
 8007210:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007214:	4333      	orrs	r3, r6
 8007216:	f000 857a 	beq.w	8007d0e <_dtoa_r+0xb86>
 800721a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800721c:	b963      	cbnz	r3, 8007238 <_dtoa_r+0xb0>
 800721e:	4b9b      	ldr	r3, [pc, #620]	; (800748c <_dtoa_r+0x304>)
 8007220:	e024      	b.n	800726c <_dtoa_r+0xe4>
 8007222:	4b9b      	ldr	r3, [pc, #620]	; (8007490 <_dtoa_r+0x308>)
 8007224:	9300      	str	r3, [sp, #0]
 8007226:	3308      	adds	r3, #8
 8007228:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800722a:	6013      	str	r3, [r2, #0]
 800722c:	9800      	ldr	r0, [sp, #0]
 800722e:	b015      	add	sp, #84	; 0x54
 8007230:	ecbd 8b02 	vpop	{d8}
 8007234:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007238:	4b94      	ldr	r3, [pc, #592]	; (800748c <_dtoa_r+0x304>)
 800723a:	9300      	str	r3, [sp, #0]
 800723c:	3303      	adds	r3, #3
 800723e:	e7f3      	b.n	8007228 <_dtoa_r+0xa0>
 8007240:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007244:	2200      	movs	r2, #0
 8007246:	ec51 0b17 	vmov	r0, r1, d7
 800724a:	2300      	movs	r3, #0
 800724c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8007250:	f7f9 fc3a 	bl	8000ac8 <__aeabi_dcmpeq>
 8007254:	4680      	mov	r8, r0
 8007256:	b158      	cbz	r0, 8007270 <_dtoa_r+0xe8>
 8007258:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800725a:	2301      	movs	r3, #1
 800725c:	6013      	str	r3, [r2, #0]
 800725e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007260:	2b00      	cmp	r3, #0
 8007262:	f000 8551 	beq.w	8007d08 <_dtoa_r+0xb80>
 8007266:	488b      	ldr	r0, [pc, #556]	; (8007494 <_dtoa_r+0x30c>)
 8007268:	6018      	str	r0, [r3, #0]
 800726a:	1e43      	subs	r3, r0, #1
 800726c:	9300      	str	r3, [sp, #0]
 800726e:	e7dd      	b.n	800722c <_dtoa_r+0xa4>
 8007270:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8007274:	aa12      	add	r2, sp, #72	; 0x48
 8007276:	a913      	add	r1, sp, #76	; 0x4c
 8007278:	4620      	mov	r0, r4
 800727a:	f001 fce7 	bl	8008c4c <__d2b>
 800727e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007282:	4683      	mov	fp, r0
 8007284:	2d00      	cmp	r5, #0
 8007286:	d07c      	beq.n	8007382 <_dtoa_r+0x1fa>
 8007288:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800728a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800728e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007292:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8007296:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800729a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800729e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80072a2:	4b7d      	ldr	r3, [pc, #500]	; (8007498 <_dtoa_r+0x310>)
 80072a4:	2200      	movs	r2, #0
 80072a6:	4630      	mov	r0, r6
 80072a8:	4639      	mov	r1, r7
 80072aa:	f7f8 ffed 	bl	8000288 <__aeabi_dsub>
 80072ae:	a36e      	add	r3, pc, #440	; (adr r3, 8007468 <_dtoa_r+0x2e0>)
 80072b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072b4:	f7f9 f9a0 	bl	80005f8 <__aeabi_dmul>
 80072b8:	a36d      	add	r3, pc, #436	; (adr r3, 8007470 <_dtoa_r+0x2e8>)
 80072ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072be:	f7f8 ffe5 	bl	800028c <__adddf3>
 80072c2:	4606      	mov	r6, r0
 80072c4:	4628      	mov	r0, r5
 80072c6:	460f      	mov	r7, r1
 80072c8:	f7f9 f92c 	bl	8000524 <__aeabi_i2d>
 80072cc:	a36a      	add	r3, pc, #424	; (adr r3, 8007478 <_dtoa_r+0x2f0>)
 80072ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072d2:	f7f9 f991 	bl	80005f8 <__aeabi_dmul>
 80072d6:	4602      	mov	r2, r0
 80072d8:	460b      	mov	r3, r1
 80072da:	4630      	mov	r0, r6
 80072dc:	4639      	mov	r1, r7
 80072de:	f7f8 ffd5 	bl	800028c <__adddf3>
 80072e2:	4606      	mov	r6, r0
 80072e4:	460f      	mov	r7, r1
 80072e6:	f7f9 fc37 	bl	8000b58 <__aeabi_d2iz>
 80072ea:	2200      	movs	r2, #0
 80072ec:	4682      	mov	sl, r0
 80072ee:	2300      	movs	r3, #0
 80072f0:	4630      	mov	r0, r6
 80072f2:	4639      	mov	r1, r7
 80072f4:	f7f9 fbf2 	bl	8000adc <__aeabi_dcmplt>
 80072f8:	b148      	cbz	r0, 800730e <_dtoa_r+0x186>
 80072fa:	4650      	mov	r0, sl
 80072fc:	f7f9 f912 	bl	8000524 <__aeabi_i2d>
 8007300:	4632      	mov	r2, r6
 8007302:	463b      	mov	r3, r7
 8007304:	f7f9 fbe0 	bl	8000ac8 <__aeabi_dcmpeq>
 8007308:	b908      	cbnz	r0, 800730e <_dtoa_r+0x186>
 800730a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800730e:	f1ba 0f16 	cmp.w	sl, #22
 8007312:	d854      	bhi.n	80073be <_dtoa_r+0x236>
 8007314:	4b61      	ldr	r3, [pc, #388]	; (800749c <_dtoa_r+0x314>)
 8007316:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800731a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800731e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007322:	f7f9 fbdb 	bl	8000adc <__aeabi_dcmplt>
 8007326:	2800      	cmp	r0, #0
 8007328:	d04b      	beq.n	80073c2 <_dtoa_r+0x23a>
 800732a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800732e:	2300      	movs	r3, #0
 8007330:	930e      	str	r3, [sp, #56]	; 0x38
 8007332:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007334:	1b5d      	subs	r5, r3, r5
 8007336:	1e6b      	subs	r3, r5, #1
 8007338:	9304      	str	r3, [sp, #16]
 800733a:	bf43      	ittte	mi
 800733c:	2300      	movmi	r3, #0
 800733e:	f1c5 0801 	rsbmi	r8, r5, #1
 8007342:	9304      	strmi	r3, [sp, #16]
 8007344:	f04f 0800 	movpl.w	r8, #0
 8007348:	f1ba 0f00 	cmp.w	sl, #0
 800734c:	db3b      	blt.n	80073c6 <_dtoa_r+0x23e>
 800734e:	9b04      	ldr	r3, [sp, #16]
 8007350:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8007354:	4453      	add	r3, sl
 8007356:	9304      	str	r3, [sp, #16]
 8007358:	2300      	movs	r3, #0
 800735a:	9306      	str	r3, [sp, #24]
 800735c:	9b05      	ldr	r3, [sp, #20]
 800735e:	2b09      	cmp	r3, #9
 8007360:	d869      	bhi.n	8007436 <_dtoa_r+0x2ae>
 8007362:	2b05      	cmp	r3, #5
 8007364:	bfc4      	itt	gt
 8007366:	3b04      	subgt	r3, #4
 8007368:	9305      	strgt	r3, [sp, #20]
 800736a:	9b05      	ldr	r3, [sp, #20]
 800736c:	f1a3 0302 	sub.w	r3, r3, #2
 8007370:	bfcc      	ite	gt
 8007372:	2500      	movgt	r5, #0
 8007374:	2501      	movle	r5, #1
 8007376:	2b03      	cmp	r3, #3
 8007378:	d869      	bhi.n	800744e <_dtoa_r+0x2c6>
 800737a:	e8df f003 	tbb	[pc, r3]
 800737e:	4e2c      	.short	0x4e2c
 8007380:	5a4c      	.short	0x5a4c
 8007382:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8007386:	441d      	add	r5, r3
 8007388:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800738c:	2b20      	cmp	r3, #32
 800738e:	bfc1      	itttt	gt
 8007390:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007394:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007398:	fa09 f303 	lslgt.w	r3, r9, r3
 800739c:	fa26 f000 	lsrgt.w	r0, r6, r0
 80073a0:	bfda      	itte	le
 80073a2:	f1c3 0320 	rsble	r3, r3, #32
 80073a6:	fa06 f003 	lslle.w	r0, r6, r3
 80073aa:	4318      	orrgt	r0, r3
 80073ac:	f7f9 f8aa 	bl	8000504 <__aeabi_ui2d>
 80073b0:	2301      	movs	r3, #1
 80073b2:	4606      	mov	r6, r0
 80073b4:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80073b8:	3d01      	subs	r5, #1
 80073ba:	9310      	str	r3, [sp, #64]	; 0x40
 80073bc:	e771      	b.n	80072a2 <_dtoa_r+0x11a>
 80073be:	2301      	movs	r3, #1
 80073c0:	e7b6      	b.n	8007330 <_dtoa_r+0x1a8>
 80073c2:	900e      	str	r0, [sp, #56]	; 0x38
 80073c4:	e7b5      	b.n	8007332 <_dtoa_r+0x1aa>
 80073c6:	f1ca 0300 	rsb	r3, sl, #0
 80073ca:	9306      	str	r3, [sp, #24]
 80073cc:	2300      	movs	r3, #0
 80073ce:	eba8 080a 	sub.w	r8, r8, sl
 80073d2:	930d      	str	r3, [sp, #52]	; 0x34
 80073d4:	e7c2      	b.n	800735c <_dtoa_r+0x1d4>
 80073d6:	2300      	movs	r3, #0
 80073d8:	9308      	str	r3, [sp, #32]
 80073da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073dc:	2b00      	cmp	r3, #0
 80073de:	dc39      	bgt.n	8007454 <_dtoa_r+0x2cc>
 80073e0:	f04f 0901 	mov.w	r9, #1
 80073e4:	f8cd 9004 	str.w	r9, [sp, #4]
 80073e8:	464b      	mov	r3, r9
 80073ea:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80073ee:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80073f0:	2200      	movs	r2, #0
 80073f2:	6042      	str	r2, [r0, #4]
 80073f4:	2204      	movs	r2, #4
 80073f6:	f102 0614 	add.w	r6, r2, #20
 80073fa:	429e      	cmp	r6, r3
 80073fc:	6841      	ldr	r1, [r0, #4]
 80073fe:	d92f      	bls.n	8007460 <_dtoa_r+0x2d8>
 8007400:	4620      	mov	r0, r4
 8007402:	f001 f83b 	bl	800847c <_Balloc>
 8007406:	9000      	str	r0, [sp, #0]
 8007408:	2800      	cmp	r0, #0
 800740a:	d14b      	bne.n	80074a4 <_dtoa_r+0x31c>
 800740c:	4b24      	ldr	r3, [pc, #144]	; (80074a0 <_dtoa_r+0x318>)
 800740e:	4602      	mov	r2, r0
 8007410:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007414:	e6d1      	b.n	80071ba <_dtoa_r+0x32>
 8007416:	2301      	movs	r3, #1
 8007418:	e7de      	b.n	80073d8 <_dtoa_r+0x250>
 800741a:	2300      	movs	r3, #0
 800741c:	9308      	str	r3, [sp, #32]
 800741e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007420:	eb0a 0903 	add.w	r9, sl, r3
 8007424:	f109 0301 	add.w	r3, r9, #1
 8007428:	2b01      	cmp	r3, #1
 800742a:	9301      	str	r3, [sp, #4]
 800742c:	bfb8      	it	lt
 800742e:	2301      	movlt	r3, #1
 8007430:	e7dd      	b.n	80073ee <_dtoa_r+0x266>
 8007432:	2301      	movs	r3, #1
 8007434:	e7f2      	b.n	800741c <_dtoa_r+0x294>
 8007436:	2501      	movs	r5, #1
 8007438:	2300      	movs	r3, #0
 800743a:	9305      	str	r3, [sp, #20]
 800743c:	9508      	str	r5, [sp, #32]
 800743e:	f04f 39ff 	mov.w	r9, #4294967295
 8007442:	2200      	movs	r2, #0
 8007444:	f8cd 9004 	str.w	r9, [sp, #4]
 8007448:	2312      	movs	r3, #18
 800744a:	9209      	str	r2, [sp, #36]	; 0x24
 800744c:	e7cf      	b.n	80073ee <_dtoa_r+0x266>
 800744e:	2301      	movs	r3, #1
 8007450:	9308      	str	r3, [sp, #32]
 8007452:	e7f4      	b.n	800743e <_dtoa_r+0x2b6>
 8007454:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8007458:	f8cd 9004 	str.w	r9, [sp, #4]
 800745c:	464b      	mov	r3, r9
 800745e:	e7c6      	b.n	80073ee <_dtoa_r+0x266>
 8007460:	3101      	adds	r1, #1
 8007462:	6041      	str	r1, [r0, #4]
 8007464:	0052      	lsls	r2, r2, #1
 8007466:	e7c6      	b.n	80073f6 <_dtoa_r+0x26e>
 8007468:	636f4361 	.word	0x636f4361
 800746c:	3fd287a7 	.word	0x3fd287a7
 8007470:	8b60c8b3 	.word	0x8b60c8b3
 8007474:	3fc68a28 	.word	0x3fc68a28
 8007478:	509f79fb 	.word	0x509f79fb
 800747c:	3fd34413 	.word	0x3fd34413
 8007480:	0800a0ae 	.word	0x0800a0ae
 8007484:	0800a0c5 	.word	0x0800a0c5
 8007488:	7ff00000 	.word	0x7ff00000
 800748c:	0800a0aa 	.word	0x0800a0aa
 8007490:	0800a0a1 	.word	0x0800a0a1
 8007494:	08009f21 	.word	0x08009f21
 8007498:	3ff80000 	.word	0x3ff80000
 800749c:	0800a240 	.word	0x0800a240
 80074a0:	0800a124 	.word	0x0800a124
 80074a4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80074a6:	9a00      	ldr	r2, [sp, #0]
 80074a8:	601a      	str	r2, [r3, #0]
 80074aa:	9b01      	ldr	r3, [sp, #4]
 80074ac:	2b0e      	cmp	r3, #14
 80074ae:	f200 80ad 	bhi.w	800760c <_dtoa_r+0x484>
 80074b2:	2d00      	cmp	r5, #0
 80074b4:	f000 80aa 	beq.w	800760c <_dtoa_r+0x484>
 80074b8:	f1ba 0f00 	cmp.w	sl, #0
 80074bc:	dd36      	ble.n	800752c <_dtoa_r+0x3a4>
 80074be:	4ac3      	ldr	r2, [pc, #780]	; (80077cc <_dtoa_r+0x644>)
 80074c0:	f00a 030f 	and.w	r3, sl, #15
 80074c4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80074c8:	ed93 7b00 	vldr	d7, [r3]
 80074cc:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80074d0:	ea4f 172a 	mov.w	r7, sl, asr #4
 80074d4:	eeb0 8a47 	vmov.f32	s16, s14
 80074d8:	eef0 8a67 	vmov.f32	s17, s15
 80074dc:	d016      	beq.n	800750c <_dtoa_r+0x384>
 80074de:	4bbc      	ldr	r3, [pc, #752]	; (80077d0 <_dtoa_r+0x648>)
 80074e0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80074e4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80074e8:	f7f9 f9b0 	bl	800084c <__aeabi_ddiv>
 80074ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80074f0:	f007 070f 	and.w	r7, r7, #15
 80074f4:	2503      	movs	r5, #3
 80074f6:	4eb6      	ldr	r6, [pc, #728]	; (80077d0 <_dtoa_r+0x648>)
 80074f8:	b957      	cbnz	r7, 8007510 <_dtoa_r+0x388>
 80074fa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80074fe:	ec53 2b18 	vmov	r2, r3, d8
 8007502:	f7f9 f9a3 	bl	800084c <__aeabi_ddiv>
 8007506:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800750a:	e029      	b.n	8007560 <_dtoa_r+0x3d8>
 800750c:	2502      	movs	r5, #2
 800750e:	e7f2      	b.n	80074f6 <_dtoa_r+0x36e>
 8007510:	07f9      	lsls	r1, r7, #31
 8007512:	d508      	bpl.n	8007526 <_dtoa_r+0x39e>
 8007514:	ec51 0b18 	vmov	r0, r1, d8
 8007518:	e9d6 2300 	ldrd	r2, r3, [r6]
 800751c:	f7f9 f86c 	bl	80005f8 <__aeabi_dmul>
 8007520:	ec41 0b18 	vmov	d8, r0, r1
 8007524:	3501      	adds	r5, #1
 8007526:	107f      	asrs	r7, r7, #1
 8007528:	3608      	adds	r6, #8
 800752a:	e7e5      	b.n	80074f8 <_dtoa_r+0x370>
 800752c:	f000 80a6 	beq.w	800767c <_dtoa_r+0x4f4>
 8007530:	f1ca 0600 	rsb	r6, sl, #0
 8007534:	4ba5      	ldr	r3, [pc, #660]	; (80077cc <_dtoa_r+0x644>)
 8007536:	4fa6      	ldr	r7, [pc, #664]	; (80077d0 <_dtoa_r+0x648>)
 8007538:	f006 020f 	and.w	r2, r6, #15
 800753c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007540:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007544:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007548:	f7f9 f856 	bl	80005f8 <__aeabi_dmul>
 800754c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007550:	1136      	asrs	r6, r6, #4
 8007552:	2300      	movs	r3, #0
 8007554:	2502      	movs	r5, #2
 8007556:	2e00      	cmp	r6, #0
 8007558:	f040 8085 	bne.w	8007666 <_dtoa_r+0x4de>
 800755c:	2b00      	cmp	r3, #0
 800755e:	d1d2      	bne.n	8007506 <_dtoa_r+0x37e>
 8007560:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007562:	2b00      	cmp	r3, #0
 8007564:	f000 808c 	beq.w	8007680 <_dtoa_r+0x4f8>
 8007568:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800756c:	4b99      	ldr	r3, [pc, #612]	; (80077d4 <_dtoa_r+0x64c>)
 800756e:	2200      	movs	r2, #0
 8007570:	4630      	mov	r0, r6
 8007572:	4639      	mov	r1, r7
 8007574:	f7f9 fab2 	bl	8000adc <__aeabi_dcmplt>
 8007578:	2800      	cmp	r0, #0
 800757a:	f000 8081 	beq.w	8007680 <_dtoa_r+0x4f8>
 800757e:	9b01      	ldr	r3, [sp, #4]
 8007580:	2b00      	cmp	r3, #0
 8007582:	d07d      	beq.n	8007680 <_dtoa_r+0x4f8>
 8007584:	f1b9 0f00 	cmp.w	r9, #0
 8007588:	dd3c      	ble.n	8007604 <_dtoa_r+0x47c>
 800758a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800758e:	9307      	str	r3, [sp, #28]
 8007590:	2200      	movs	r2, #0
 8007592:	4b91      	ldr	r3, [pc, #580]	; (80077d8 <_dtoa_r+0x650>)
 8007594:	4630      	mov	r0, r6
 8007596:	4639      	mov	r1, r7
 8007598:	f7f9 f82e 	bl	80005f8 <__aeabi_dmul>
 800759c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80075a0:	3501      	adds	r5, #1
 80075a2:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 80075a6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80075aa:	4628      	mov	r0, r5
 80075ac:	f7f8 ffba 	bl	8000524 <__aeabi_i2d>
 80075b0:	4632      	mov	r2, r6
 80075b2:	463b      	mov	r3, r7
 80075b4:	f7f9 f820 	bl	80005f8 <__aeabi_dmul>
 80075b8:	4b88      	ldr	r3, [pc, #544]	; (80077dc <_dtoa_r+0x654>)
 80075ba:	2200      	movs	r2, #0
 80075bc:	f7f8 fe66 	bl	800028c <__adddf3>
 80075c0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80075c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80075c8:	9303      	str	r3, [sp, #12]
 80075ca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d15c      	bne.n	800768a <_dtoa_r+0x502>
 80075d0:	4b83      	ldr	r3, [pc, #524]	; (80077e0 <_dtoa_r+0x658>)
 80075d2:	2200      	movs	r2, #0
 80075d4:	4630      	mov	r0, r6
 80075d6:	4639      	mov	r1, r7
 80075d8:	f7f8 fe56 	bl	8000288 <__aeabi_dsub>
 80075dc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80075e0:	4606      	mov	r6, r0
 80075e2:	460f      	mov	r7, r1
 80075e4:	f7f9 fa98 	bl	8000b18 <__aeabi_dcmpgt>
 80075e8:	2800      	cmp	r0, #0
 80075ea:	f040 8296 	bne.w	8007b1a <_dtoa_r+0x992>
 80075ee:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80075f2:	4630      	mov	r0, r6
 80075f4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80075f8:	4639      	mov	r1, r7
 80075fa:	f7f9 fa6f 	bl	8000adc <__aeabi_dcmplt>
 80075fe:	2800      	cmp	r0, #0
 8007600:	f040 8288 	bne.w	8007b14 <_dtoa_r+0x98c>
 8007604:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007608:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800760c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800760e:	2b00      	cmp	r3, #0
 8007610:	f2c0 8158 	blt.w	80078c4 <_dtoa_r+0x73c>
 8007614:	f1ba 0f0e 	cmp.w	sl, #14
 8007618:	f300 8154 	bgt.w	80078c4 <_dtoa_r+0x73c>
 800761c:	4b6b      	ldr	r3, [pc, #428]	; (80077cc <_dtoa_r+0x644>)
 800761e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007622:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007626:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007628:	2b00      	cmp	r3, #0
 800762a:	f280 80e3 	bge.w	80077f4 <_dtoa_r+0x66c>
 800762e:	9b01      	ldr	r3, [sp, #4]
 8007630:	2b00      	cmp	r3, #0
 8007632:	f300 80df 	bgt.w	80077f4 <_dtoa_r+0x66c>
 8007636:	f040 826d 	bne.w	8007b14 <_dtoa_r+0x98c>
 800763a:	4b69      	ldr	r3, [pc, #420]	; (80077e0 <_dtoa_r+0x658>)
 800763c:	2200      	movs	r2, #0
 800763e:	4640      	mov	r0, r8
 8007640:	4649      	mov	r1, r9
 8007642:	f7f8 ffd9 	bl	80005f8 <__aeabi_dmul>
 8007646:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800764a:	f7f9 fa5b 	bl	8000b04 <__aeabi_dcmpge>
 800764e:	9e01      	ldr	r6, [sp, #4]
 8007650:	4637      	mov	r7, r6
 8007652:	2800      	cmp	r0, #0
 8007654:	f040 8243 	bne.w	8007ade <_dtoa_r+0x956>
 8007658:	9d00      	ldr	r5, [sp, #0]
 800765a:	2331      	movs	r3, #49	; 0x31
 800765c:	f805 3b01 	strb.w	r3, [r5], #1
 8007660:	f10a 0a01 	add.w	sl, sl, #1
 8007664:	e23f      	b.n	8007ae6 <_dtoa_r+0x95e>
 8007666:	07f2      	lsls	r2, r6, #31
 8007668:	d505      	bpl.n	8007676 <_dtoa_r+0x4ee>
 800766a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800766e:	f7f8 ffc3 	bl	80005f8 <__aeabi_dmul>
 8007672:	3501      	adds	r5, #1
 8007674:	2301      	movs	r3, #1
 8007676:	1076      	asrs	r6, r6, #1
 8007678:	3708      	adds	r7, #8
 800767a:	e76c      	b.n	8007556 <_dtoa_r+0x3ce>
 800767c:	2502      	movs	r5, #2
 800767e:	e76f      	b.n	8007560 <_dtoa_r+0x3d8>
 8007680:	9b01      	ldr	r3, [sp, #4]
 8007682:	f8cd a01c 	str.w	sl, [sp, #28]
 8007686:	930c      	str	r3, [sp, #48]	; 0x30
 8007688:	e78d      	b.n	80075a6 <_dtoa_r+0x41e>
 800768a:	9900      	ldr	r1, [sp, #0]
 800768c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800768e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007690:	4b4e      	ldr	r3, [pc, #312]	; (80077cc <_dtoa_r+0x644>)
 8007692:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007696:	4401      	add	r1, r0
 8007698:	9102      	str	r1, [sp, #8]
 800769a:	9908      	ldr	r1, [sp, #32]
 800769c:	eeb0 8a47 	vmov.f32	s16, s14
 80076a0:	eef0 8a67 	vmov.f32	s17, s15
 80076a4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80076a8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80076ac:	2900      	cmp	r1, #0
 80076ae:	d045      	beq.n	800773c <_dtoa_r+0x5b4>
 80076b0:	494c      	ldr	r1, [pc, #304]	; (80077e4 <_dtoa_r+0x65c>)
 80076b2:	2000      	movs	r0, #0
 80076b4:	f7f9 f8ca 	bl	800084c <__aeabi_ddiv>
 80076b8:	ec53 2b18 	vmov	r2, r3, d8
 80076bc:	f7f8 fde4 	bl	8000288 <__aeabi_dsub>
 80076c0:	9d00      	ldr	r5, [sp, #0]
 80076c2:	ec41 0b18 	vmov	d8, r0, r1
 80076c6:	4639      	mov	r1, r7
 80076c8:	4630      	mov	r0, r6
 80076ca:	f7f9 fa45 	bl	8000b58 <__aeabi_d2iz>
 80076ce:	900c      	str	r0, [sp, #48]	; 0x30
 80076d0:	f7f8 ff28 	bl	8000524 <__aeabi_i2d>
 80076d4:	4602      	mov	r2, r0
 80076d6:	460b      	mov	r3, r1
 80076d8:	4630      	mov	r0, r6
 80076da:	4639      	mov	r1, r7
 80076dc:	f7f8 fdd4 	bl	8000288 <__aeabi_dsub>
 80076e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80076e2:	3330      	adds	r3, #48	; 0x30
 80076e4:	f805 3b01 	strb.w	r3, [r5], #1
 80076e8:	ec53 2b18 	vmov	r2, r3, d8
 80076ec:	4606      	mov	r6, r0
 80076ee:	460f      	mov	r7, r1
 80076f0:	f7f9 f9f4 	bl	8000adc <__aeabi_dcmplt>
 80076f4:	2800      	cmp	r0, #0
 80076f6:	d165      	bne.n	80077c4 <_dtoa_r+0x63c>
 80076f8:	4632      	mov	r2, r6
 80076fa:	463b      	mov	r3, r7
 80076fc:	4935      	ldr	r1, [pc, #212]	; (80077d4 <_dtoa_r+0x64c>)
 80076fe:	2000      	movs	r0, #0
 8007700:	f7f8 fdc2 	bl	8000288 <__aeabi_dsub>
 8007704:	ec53 2b18 	vmov	r2, r3, d8
 8007708:	f7f9 f9e8 	bl	8000adc <__aeabi_dcmplt>
 800770c:	2800      	cmp	r0, #0
 800770e:	f040 80b9 	bne.w	8007884 <_dtoa_r+0x6fc>
 8007712:	9b02      	ldr	r3, [sp, #8]
 8007714:	429d      	cmp	r5, r3
 8007716:	f43f af75 	beq.w	8007604 <_dtoa_r+0x47c>
 800771a:	4b2f      	ldr	r3, [pc, #188]	; (80077d8 <_dtoa_r+0x650>)
 800771c:	ec51 0b18 	vmov	r0, r1, d8
 8007720:	2200      	movs	r2, #0
 8007722:	f7f8 ff69 	bl	80005f8 <__aeabi_dmul>
 8007726:	4b2c      	ldr	r3, [pc, #176]	; (80077d8 <_dtoa_r+0x650>)
 8007728:	ec41 0b18 	vmov	d8, r0, r1
 800772c:	2200      	movs	r2, #0
 800772e:	4630      	mov	r0, r6
 8007730:	4639      	mov	r1, r7
 8007732:	f7f8 ff61 	bl	80005f8 <__aeabi_dmul>
 8007736:	4606      	mov	r6, r0
 8007738:	460f      	mov	r7, r1
 800773a:	e7c4      	b.n	80076c6 <_dtoa_r+0x53e>
 800773c:	ec51 0b17 	vmov	r0, r1, d7
 8007740:	f7f8 ff5a 	bl	80005f8 <__aeabi_dmul>
 8007744:	9b02      	ldr	r3, [sp, #8]
 8007746:	9d00      	ldr	r5, [sp, #0]
 8007748:	930c      	str	r3, [sp, #48]	; 0x30
 800774a:	ec41 0b18 	vmov	d8, r0, r1
 800774e:	4639      	mov	r1, r7
 8007750:	4630      	mov	r0, r6
 8007752:	f7f9 fa01 	bl	8000b58 <__aeabi_d2iz>
 8007756:	9011      	str	r0, [sp, #68]	; 0x44
 8007758:	f7f8 fee4 	bl	8000524 <__aeabi_i2d>
 800775c:	4602      	mov	r2, r0
 800775e:	460b      	mov	r3, r1
 8007760:	4630      	mov	r0, r6
 8007762:	4639      	mov	r1, r7
 8007764:	f7f8 fd90 	bl	8000288 <__aeabi_dsub>
 8007768:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800776a:	3330      	adds	r3, #48	; 0x30
 800776c:	f805 3b01 	strb.w	r3, [r5], #1
 8007770:	9b02      	ldr	r3, [sp, #8]
 8007772:	429d      	cmp	r5, r3
 8007774:	4606      	mov	r6, r0
 8007776:	460f      	mov	r7, r1
 8007778:	f04f 0200 	mov.w	r2, #0
 800777c:	d134      	bne.n	80077e8 <_dtoa_r+0x660>
 800777e:	4b19      	ldr	r3, [pc, #100]	; (80077e4 <_dtoa_r+0x65c>)
 8007780:	ec51 0b18 	vmov	r0, r1, d8
 8007784:	f7f8 fd82 	bl	800028c <__adddf3>
 8007788:	4602      	mov	r2, r0
 800778a:	460b      	mov	r3, r1
 800778c:	4630      	mov	r0, r6
 800778e:	4639      	mov	r1, r7
 8007790:	f7f9 f9c2 	bl	8000b18 <__aeabi_dcmpgt>
 8007794:	2800      	cmp	r0, #0
 8007796:	d175      	bne.n	8007884 <_dtoa_r+0x6fc>
 8007798:	ec53 2b18 	vmov	r2, r3, d8
 800779c:	4911      	ldr	r1, [pc, #68]	; (80077e4 <_dtoa_r+0x65c>)
 800779e:	2000      	movs	r0, #0
 80077a0:	f7f8 fd72 	bl	8000288 <__aeabi_dsub>
 80077a4:	4602      	mov	r2, r0
 80077a6:	460b      	mov	r3, r1
 80077a8:	4630      	mov	r0, r6
 80077aa:	4639      	mov	r1, r7
 80077ac:	f7f9 f996 	bl	8000adc <__aeabi_dcmplt>
 80077b0:	2800      	cmp	r0, #0
 80077b2:	f43f af27 	beq.w	8007604 <_dtoa_r+0x47c>
 80077b6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80077b8:	1e6b      	subs	r3, r5, #1
 80077ba:	930c      	str	r3, [sp, #48]	; 0x30
 80077bc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80077c0:	2b30      	cmp	r3, #48	; 0x30
 80077c2:	d0f8      	beq.n	80077b6 <_dtoa_r+0x62e>
 80077c4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80077c8:	e04a      	b.n	8007860 <_dtoa_r+0x6d8>
 80077ca:	bf00      	nop
 80077cc:	0800a240 	.word	0x0800a240
 80077d0:	0800a218 	.word	0x0800a218
 80077d4:	3ff00000 	.word	0x3ff00000
 80077d8:	40240000 	.word	0x40240000
 80077dc:	401c0000 	.word	0x401c0000
 80077e0:	40140000 	.word	0x40140000
 80077e4:	3fe00000 	.word	0x3fe00000
 80077e8:	4baf      	ldr	r3, [pc, #700]	; (8007aa8 <_dtoa_r+0x920>)
 80077ea:	f7f8 ff05 	bl	80005f8 <__aeabi_dmul>
 80077ee:	4606      	mov	r6, r0
 80077f0:	460f      	mov	r7, r1
 80077f2:	e7ac      	b.n	800774e <_dtoa_r+0x5c6>
 80077f4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80077f8:	9d00      	ldr	r5, [sp, #0]
 80077fa:	4642      	mov	r2, r8
 80077fc:	464b      	mov	r3, r9
 80077fe:	4630      	mov	r0, r6
 8007800:	4639      	mov	r1, r7
 8007802:	f7f9 f823 	bl	800084c <__aeabi_ddiv>
 8007806:	f7f9 f9a7 	bl	8000b58 <__aeabi_d2iz>
 800780a:	9002      	str	r0, [sp, #8]
 800780c:	f7f8 fe8a 	bl	8000524 <__aeabi_i2d>
 8007810:	4642      	mov	r2, r8
 8007812:	464b      	mov	r3, r9
 8007814:	f7f8 fef0 	bl	80005f8 <__aeabi_dmul>
 8007818:	4602      	mov	r2, r0
 800781a:	460b      	mov	r3, r1
 800781c:	4630      	mov	r0, r6
 800781e:	4639      	mov	r1, r7
 8007820:	f7f8 fd32 	bl	8000288 <__aeabi_dsub>
 8007824:	9e02      	ldr	r6, [sp, #8]
 8007826:	9f01      	ldr	r7, [sp, #4]
 8007828:	3630      	adds	r6, #48	; 0x30
 800782a:	f805 6b01 	strb.w	r6, [r5], #1
 800782e:	9e00      	ldr	r6, [sp, #0]
 8007830:	1bae      	subs	r6, r5, r6
 8007832:	42b7      	cmp	r7, r6
 8007834:	4602      	mov	r2, r0
 8007836:	460b      	mov	r3, r1
 8007838:	d137      	bne.n	80078aa <_dtoa_r+0x722>
 800783a:	f7f8 fd27 	bl	800028c <__adddf3>
 800783e:	4642      	mov	r2, r8
 8007840:	464b      	mov	r3, r9
 8007842:	4606      	mov	r6, r0
 8007844:	460f      	mov	r7, r1
 8007846:	f7f9 f967 	bl	8000b18 <__aeabi_dcmpgt>
 800784a:	b9c8      	cbnz	r0, 8007880 <_dtoa_r+0x6f8>
 800784c:	4642      	mov	r2, r8
 800784e:	464b      	mov	r3, r9
 8007850:	4630      	mov	r0, r6
 8007852:	4639      	mov	r1, r7
 8007854:	f7f9 f938 	bl	8000ac8 <__aeabi_dcmpeq>
 8007858:	b110      	cbz	r0, 8007860 <_dtoa_r+0x6d8>
 800785a:	9b02      	ldr	r3, [sp, #8]
 800785c:	07d9      	lsls	r1, r3, #31
 800785e:	d40f      	bmi.n	8007880 <_dtoa_r+0x6f8>
 8007860:	4620      	mov	r0, r4
 8007862:	4659      	mov	r1, fp
 8007864:	f000 fe4a 	bl	80084fc <_Bfree>
 8007868:	2300      	movs	r3, #0
 800786a:	702b      	strb	r3, [r5, #0]
 800786c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800786e:	f10a 0001 	add.w	r0, sl, #1
 8007872:	6018      	str	r0, [r3, #0]
 8007874:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007876:	2b00      	cmp	r3, #0
 8007878:	f43f acd8 	beq.w	800722c <_dtoa_r+0xa4>
 800787c:	601d      	str	r5, [r3, #0]
 800787e:	e4d5      	b.n	800722c <_dtoa_r+0xa4>
 8007880:	f8cd a01c 	str.w	sl, [sp, #28]
 8007884:	462b      	mov	r3, r5
 8007886:	461d      	mov	r5, r3
 8007888:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800788c:	2a39      	cmp	r2, #57	; 0x39
 800788e:	d108      	bne.n	80078a2 <_dtoa_r+0x71a>
 8007890:	9a00      	ldr	r2, [sp, #0]
 8007892:	429a      	cmp	r2, r3
 8007894:	d1f7      	bne.n	8007886 <_dtoa_r+0x6fe>
 8007896:	9a07      	ldr	r2, [sp, #28]
 8007898:	9900      	ldr	r1, [sp, #0]
 800789a:	3201      	adds	r2, #1
 800789c:	9207      	str	r2, [sp, #28]
 800789e:	2230      	movs	r2, #48	; 0x30
 80078a0:	700a      	strb	r2, [r1, #0]
 80078a2:	781a      	ldrb	r2, [r3, #0]
 80078a4:	3201      	adds	r2, #1
 80078a6:	701a      	strb	r2, [r3, #0]
 80078a8:	e78c      	b.n	80077c4 <_dtoa_r+0x63c>
 80078aa:	4b7f      	ldr	r3, [pc, #508]	; (8007aa8 <_dtoa_r+0x920>)
 80078ac:	2200      	movs	r2, #0
 80078ae:	f7f8 fea3 	bl	80005f8 <__aeabi_dmul>
 80078b2:	2200      	movs	r2, #0
 80078b4:	2300      	movs	r3, #0
 80078b6:	4606      	mov	r6, r0
 80078b8:	460f      	mov	r7, r1
 80078ba:	f7f9 f905 	bl	8000ac8 <__aeabi_dcmpeq>
 80078be:	2800      	cmp	r0, #0
 80078c0:	d09b      	beq.n	80077fa <_dtoa_r+0x672>
 80078c2:	e7cd      	b.n	8007860 <_dtoa_r+0x6d8>
 80078c4:	9a08      	ldr	r2, [sp, #32]
 80078c6:	2a00      	cmp	r2, #0
 80078c8:	f000 80c4 	beq.w	8007a54 <_dtoa_r+0x8cc>
 80078cc:	9a05      	ldr	r2, [sp, #20]
 80078ce:	2a01      	cmp	r2, #1
 80078d0:	f300 80a8 	bgt.w	8007a24 <_dtoa_r+0x89c>
 80078d4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80078d6:	2a00      	cmp	r2, #0
 80078d8:	f000 80a0 	beq.w	8007a1c <_dtoa_r+0x894>
 80078dc:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80078e0:	9e06      	ldr	r6, [sp, #24]
 80078e2:	4645      	mov	r5, r8
 80078e4:	9a04      	ldr	r2, [sp, #16]
 80078e6:	2101      	movs	r1, #1
 80078e8:	441a      	add	r2, r3
 80078ea:	4620      	mov	r0, r4
 80078ec:	4498      	add	r8, r3
 80078ee:	9204      	str	r2, [sp, #16]
 80078f0:	f000 ff0a 	bl	8008708 <__i2b>
 80078f4:	4607      	mov	r7, r0
 80078f6:	2d00      	cmp	r5, #0
 80078f8:	dd0b      	ble.n	8007912 <_dtoa_r+0x78a>
 80078fa:	9b04      	ldr	r3, [sp, #16]
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	dd08      	ble.n	8007912 <_dtoa_r+0x78a>
 8007900:	42ab      	cmp	r3, r5
 8007902:	9a04      	ldr	r2, [sp, #16]
 8007904:	bfa8      	it	ge
 8007906:	462b      	movge	r3, r5
 8007908:	eba8 0803 	sub.w	r8, r8, r3
 800790c:	1aed      	subs	r5, r5, r3
 800790e:	1ad3      	subs	r3, r2, r3
 8007910:	9304      	str	r3, [sp, #16]
 8007912:	9b06      	ldr	r3, [sp, #24]
 8007914:	b1fb      	cbz	r3, 8007956 <_dtoa_r+0x7ce>
 8007916:	9b08      	ldr	r3, [sp, #32]
 8007918:	2b00      	cmp	r3, #0
 800791a:	f000 809f 	beq.w	8007a5c <_dtoa_r+0x8d4>
 800791e:	2e00      	cmp	r6, #0
 8007920:	dd11      	ble.n	8007946 <_dtoa_r+0x7be>
 8007922:	4639      	mov	r1, r7
 8007924:	4632      	mov	r2, r6
 8007926:	4620      	mov	r0, r4
 8007928:	f000 ffaa 	bl	8008880 <__pow5mult>
 800792c:	465a      	mov	r2, fp
 800792e:	4601      	mov	r1, r0
 8007930:	4607      	mov	r7, r0
 8007932:	4620      	mov	r0, r4
 8007934:	f000 fefe 	bl	8008734 <__multiply>
 8007938:	4659      	mov	r1, fp
 800793a:	9007      	str	r0, [sp, #28]
 800793c:	4620      	mov	r0, r4
 800793e:	f000 fddd 	bl	80084fc <_Bfree>
 8007942:	9b07      	ldr	r3, [sp, #28]
 8007944:	469b      	mov	fp, r3
 8007946:	9b06      	ldr	r3, [sp, #24]
 8007948:	1b9a      	subs	r2, r3, r6
 800794a:	d004      	beq.n	8007956 <_dtoa_r+0x7ce>
 800794c:	4659      	mov	r1, fp
 800794e:	4620      	mov	r0, r4
 8007950:	f000 ff96 	bl	8008880 <__pow5mult>
 8007954:	4683      	mov	fp, r0
 8007956:	2101      	movs	r1, #1
 8007958:	4620      	mov	r0, r4
 800795a:	f000 fed5 	bl	8008708 <__i2b>
 800795e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007960:	2b00      	cmp	r3, #0
 8007962:	4606      	mov	r6, r0
 8007964:	dd7c      	ble.n	8007a60 <_dtoa_r+0x8d8>
 8007966:	461a      	mov	r2, r3
 8007968:	4601      	mov	r1, r0
 800796a:	4620      	mov	r0, r4
 800796c:	f000 ff88 	bl	8008880 <__pow5mult>
 8007970:	9b05      	ldr	r3, [sp, #20]
 8007972:	2b01      	cmp	r3, #1
 8007974:	4606      	mov	r6, r0
 8007976:	dd76      	ble.n	8007a66 <_dtoa_r+0x8de>
 8007978:	2300      	movs	r3, #0
 800797a:	9306      	str	r3, [sp, #24]
 800797c:	6933      	ldr	r3, [r6, #16]
 800797e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007982:	6918      	ldr	r0, [r3, #16]
 8007984:	f000 fe70 	bl	8008668 <__hi0bits>
 8007988:	f1c0 0020 	rsb	r0, r0, #32
 800798c:	9b04      	ldr	r3, [sp, #16]
 800798e:	4418      	add	r0, r3
 8007990:	f010 001f 	ands.w	r0, r0, #31
 8007994:	f000 8086 	beq.w	8007aa4 <_dtoa_r+0x91c>
 8007998:	f1c0 0320 	rsb	r3, r0, #32
 800799c:	2b04      	cmp	r3, #4
 800799e:	dd7f      	ble.n	8007aa0 <_dtoa_r+0x918>
 80079a0:	f1c0 001c 	rsb	r0, r0, #28
 80079a4:	9b04      	ldr	r3, [sp, #16]
 80079a6:	4403      	add	r3, r0
 80079a8:	4480      	add	r8, r0
 80079aa:	4405      	add	r5, r0
 80079ac:	9304      	str	r3, [sp, #16]
 80079ae:	f1b8 0f00 	cmp.w	r8, #0
 80079b2:	dd05      	ble.n	80079c0 <_dtoa_r+0x838>
 80079b4:	4659      	mov	r1, fp
 80079b6:	4642      	mov	r2, r8
 80079b8:	4620      	mov	r0, r4
 80079ba:	f000 ffbb 	bl	8008934 <__lshift>
 80079be:	4683      	mov	fp, r0
 80079c0:	9b04      	ldr	r3, [sp, #16]
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	dd05      	ble.n	80079d2 <_dtoa_r+0x84a>
 80079c6:	4631      	mov	r1, r6
 80079c8:	461a      	mov	r2, r3
 80079ca:	4620      	mov	r0, r4
 80079cc:	f000 ffb2 	bl	8008934 <__lshift>
 80079d0:	4606      	mov	r6, r0
 80079d2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d069      	beq.n	8007aac <_dtoa_r+0x924>
 80079d8:	4631      	mov	r1, r6
 80079da:	4658      	mov	r0, fp
 80079dc:	f001 f816 	bl	8008a0c <__mcmp>
 80079e0:	2800      	cmp	r0, #0
 80079e2:	da63      	bge.n	8007aac <_dtoa_r+0x924>
 80079e4:	2300      	movs	r3, #0
 80079e6:	4659      	mov	r1, fp
 80079e8:	220a      	movs	r2, #10
 80079ea:	4620      	mov	r0, r4
 80079ec:	f000 fda8 	bl	8008540 <__multadd>
 80079f0:	9b08      	ldr	r3, [sp, #32]
 80079f2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80079f6:	4683      	mov	fp, r0
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	f000 818f 	beq.w	8007d1c <_dtoa_r+0xb94>
 80079fe:	4639      	mov	r1, r7
 8007a00:	2300      	movs	r3, #0
 8007a02:	220a      	movs	r2, #10
 8007a04:	4620      	mov	r0, r4
 8007a06:	f000 fd9b 	bl	8008540 <__multadd>
 8007a0a:	f1b9 0f00 	cmp.w	r9, #0
 8007a0e:	4607      	mov	r7, r0
 8007a10:	f300 808e 	bgt.w	8007b30 <_dtoa_r+0x9a8>
 8007a14:	9b05      	ldr	r3, [sp, #20]
 8007a16:	2b02      	cmp	r3, #2
 8007a18:	dc50      	bgt.n	8007abc <_dtoa_r+0x934>
 8007a1a:	e089      	b.n	8007b30 <_dtoa_r+0x9a8>
 8007a1c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007a1e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007a22:	e75d      	b.n	80078e0 <_dtoa_r+0x758>
 8007a24:	9b01      	ldr	r3, [sp, #4]
 8007a26:	1e5e      	subs	r6, r3, #1
 8007a28:	9b06      	ldr	r3, [sp, #24]
 8007a2a:	42b3      	cmp	r3, r6
 8007a2c:	bfbf      	itttt	lt
 8007a2e:	9b06      	ldrlt	r3, [sp, #24]
 8007a30:	9606      	strlt	r6, [sp, #24]
 8007a32:	1af2      	sublt	r2, r6, r3
 8007a34:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8007a36:	bfb6      	itet	lt
 8007a38:	189b      	addlt	r3, r3, r2
 8007a3a:	1b9e      	subge	r6, r3, r6
 8007a3c:	930d      	strlt	r3, [sp, #52]	; 0x34
 8007a3e:	9b01      	ldr	r3, [sp, #4]
 8007a40:	bfb8      	it	lt
 8007a42:	2600      	movlt	r6, #0
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	bfb5      	itete	lt
 8007a48:	eba8 0503 	sublt.w	r5, r8, r3
 8007a4c:	9b01      	ldrge	r3, [sp, #4]
 8007a4e:	2300      	movlt	r3, #0
 8007a50:	4645      	movge	r5, r8
 8007a52:	e747      	b.n	80078e4 <_dtoa_r+0x75c>
 8007a54:	9e06      	ldr	r6, [sp, #24]
 8007a56:	9f08      	ldr	r7, [sp, #32]
 8007a58:	4645      	mov	r5, r8
 8007a5a:	e74c      	b.n	80078f6 <_dtoa_r+0x76e>
 8007a5c:	9a06      	ldr	r2, [sp, #24]
 8007a5e:	e775      	b.n	800794c <_dtoa_r+0x7c4>
 8007a60:	9b05      	ldr	r3, [sp, #20]
 8007a62:	2b01      	cmp	r3, #1
 8007a64:	dc18      	bgt.n	8007a98 <_dtoa_r+0x910>
 8007a66:	9b02      	ldr	r3, [sp, #8]
 8007a68:	b9b3      	cbnz	r3, 8007a98 <_dtoa_r+0x910>
 8007a6a:	9b03      	ldr	r3, [sp, #12]
 8007a6c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007a70:	b9a3      	cbnz	r3, 8007a9c <_dtoa_r+0x914>
 8007a72:	9b03      	ldr	r3, [sp, #12]
 8007a74:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007a78:	0d1b      	lsrs	r3, r3, #20
 8007a7a:	051b      	lsls	r3, r3, #20
 8007a7c:	b12b      	cbz	r3, 8007a8a <_dtoa_r+0x902>
 8007a7e:	9b04      	ldr	r3, [sp, #16]
 8007a80:	3301      	adds	r3, #1
 8007a82:	9304      	str	r3, [sp, #16]
 8007a84:	f108 0801 	add.w	r8, r8, #1
 8007a88:	2301      	movs	r3, #1
 8007a8a:	9306      	str	r3, [sp, #24]
 8007a8c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	f47f af74 	bne.w	800797c <_dtoa_r+0x7f4>
 8007a94:	2001      	movs	r0, #1
 8007a96:	e779      	b.n	800798c <_dtoa_r+0x804>
 8007a98:	2300      	movs	r3, #0
 8007a9a:	e7f6      	b.n	8007a8a <_dtoa_r+0x902>
 8007a9c:	9b02      	ldr	r3, [sp, #8]
 8007a9e:	e7f4      	b.n	8007a8a <_dtoa_r+0x902>
 8007aa0:	d085      	beq.n	80079ae <_dtoa_r+0x826>
 8007aa2:	4618      	mov	r0, r3
 8007aa4:	301c      	adds	r0, #28
 8007aa6:	e77d      	b.n	80079a4 <_dtoa_r+0x81c>
 8007aa8:	40240000 	.word	0x40240000
 8007aac:	9b01      	ldr	r3, [sp, #4]
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	dc38      	bgt.n	8007b24 <_dtoa_r+0x99c>
 8007ab2:	9b05      	ldr	r3, [sp, #20]
 8007ab4:	2b02      	cmp	r3, #2
 8007ab6:	dd35      	ble.n	8007b24 <_dtoa_r+0x99c>
 8007ab8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8007abc:	f1b9 0f00 	cmp.w	r9, #0
 8007ac0:	d10d      	bne.n	8007ade <_dtoa_r+0x956>
 8007ac2:	4631      	mov	r1, r6
 8007ac4:	464b      	mov	r3, r9
 8007ac6:	2205      	movs	r2, #5
 8007ac8:	4620      	mov	r0, r4
 8007aca:	f000 fd39 	bl	8008540 <__multadd>
 8007ace:	4601      	mov	r1, r0
 8007ad0:	4606      	mov	r6, r0
 8007ad2:	4658      	mov	r0, fp
 8007ad4:	f000 ff9a 	bl	8008a0c <__mcmp>
 8007ad8:	2800      	cmp	r0, #0
 8007ada:	f73f adbd 	bgt.w	8007658 <_dtoa_r+0x4d0>
 8007ade:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ae0:	9d00      	ldr	r5, [sp, #0]
 8007ae2:	ea6f 0a03 	mvn.w	sl, r3
 8007ae6:	f04f 0800 	mov.w	r8, #0
 8007aea:	4631      	mov	r1, r6
 8007aec:	4620      	mov	r0, r4
 8007aee:	f000 fd05 	bl	80084fc <_Bfree>
 8007af2:	2f00      	cmp	r7, #0
 8007af4:	f43f aeb4 	beq.w	8007860 <_dtoa_r+0x6d8>
 8007af8:	f1b8 0f00 	cmp.w	r8, #0
 8007afc:	d005      	beq.n	8007b0a <_dtoa_r+0x982>
 8007afe:	45b8      	cmp	r8, r7
 8007b00:	d003      	beq.n	8007b0a <_dtoa_r+0x982>
 8007b02:	4641      	mov	r1, r8
 8007b04:	4620      	mov	r0, r4
 8007b06:	f000 fcf9 	bl	80084fc <_Bfree>
 8007b0a:	4639      	mov	r1, r7
 8007b0c:	4620      	mov	r0, r4
 8007b0e:	f000 fcf5 	bl	80084fc <_Bfree>
 8007b12:	e6a5      	b.n	8007860 <_dtoa_r+0x6d8>
 8007b14:	2600      	movs	r6, #0
 8007b16:	4637      	mov	r7, r6
 8007b18:	e7e1      	b.n	8007ade <_dtoa_r+0x956>
 8007b1a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8007b1c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007b20:	4637      	mov	r7, r6
 8007b22:	e599      	b.n	8007658 <_dtoa_r+0x4d0>
 8007b24:	9b08      	ldr	r3, [sp, #32]
 8007b26:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	f000 80fd 	beq.w	8007d2a <_dtoa_r+0xba2>
 8007b30:	2d00      	cmp	r5, #0
 8007b32:	dd05      	ble.n	8007b40 <_dtoa_r+0x9b8>
 8007b34:	4639      	mov	r1, r7
 8007b36:	462a      	mov	r2, r5
 8007b38:	4620      	mov	r0, r4
 8007b3a:	f000 fefb 	bl	8008934 <__lshift>
 8007b3e:	4607      	mov	r7, r0
 8007b40:	9b06      	ldr	r3, [sp, #24]
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d05c      	beq.n	8007c00 <_dtoa_r+0xa78>
 8007b46:	6879      	ldr	r1, [r7, #4]
 8007b48:	4620      	mov	r0, r4
 8007b4a:	f000 fc97 	bl	800847c <_Balloc>
 8007b4e:	4605      	mov	r5, r0
 8007b50:	b928      	cbnz	r0, 8007b5e <_dtoa_r+0x9d6>
 8007b52:	4b80      	ldr	r3, [pc, #512]	; (8007d54 <_dtoa_r+0xbcc>)
 8007b54:	4602      	mov	r2, r0
 8007b56:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007b5a:	f7ff bb2e 	b.w	80071ba <_dtoa_r+0x32>
 8007b5e:	693a      	ldr	r2, [r7, #16]
 8007b60:	3202      	adds	r2, #2
 8007b62:	0092      	lsls	r2, r2, #2
 8007b64:	f107 010c 	add.w	r1, r7, #12
 8007b68:	300c      	adds	r0, #12
 8007b6a:	f7fd fcfd 	bl	8005568 <memcpy>
 8007b6e:	2201      	movs	r2, #1
 8007b70:	4629      	mov	r1, r5
 8007b72:	4620      	mov	r0, r4
 8007b74:	f000 fede 	bl	8008934 <__lshift>
 8007b78:	9b00      	ldr	r3, [sp, #0]
 8007b7a:	3301      	adds	r3, #1
 8007b7c:	9301      	str	r3, [sp, #4]
 8007b7e:	9b00      	ldr	r3, [sp, #0]
 8007b80:	444b      	add	r3, r9
 8007b82:	9307      	str	r3, [sp, #28]
 8007b84:	9b02      	ldr	r3, [sp, #8]
 8007b86:	f003 0301 	and.w	r3, r3, #1
 8007b8a:	46b8      	mov	r8, r7
 8007b8c:	9306      	str	r3, [sp, #24]
 8007b8e:	4607      	mov	r7, r0
 8007b90:	9b01      	ldr	r3, [sp, #4]
 8007b92:	4631      	mov	r1, r6
 8007b94:	3b01      	subs	r3, #1
 8007b96:	4658      	mov	r0, fp
 8007b98:	9302      	str	r3, [sp, #8]
 8007b9a:	f7ff fa67 	bl	800706c <quorem>
 8007b9e:	4603      	mov	r3, r0
 8007ba0:	3330      	adds	r3, #48	; 0x30
 8007ba2:	9004      	str	r0, [sp, #16]
 8007ba4:	4641      	mov	r1, r8
 8007ba6:	4658      	mov	r0, fp
 8007ba8:	9308      	str	r3, [sp, #32]
 8007baa:	f000 ff2f 	bl	8008a0c <__mcmp>
 8007bae:	463a      	mov	r2, r7
 8007bb0:	4681      	mov	r9, r0
 8007bb2:	4631      	mov	r1, r6
 8007bb4:	4620      	mov	r0, r4
 8007bb6:	f000 ff45 	bl	8008a44 <__mdiff>
 8007bba:	68c2      	ldr	r2, [r0, #12]
 8007bbc:	9b08      	ldr	r3, [sp, #32]
 8007bbe:	4605      	mov	r5, r0
 8007bc0:	bb02      	cbnz	r2, 8007c04 <_dtoa_r+0xa7c>
 8007bc2:	4601      	mov	r1, r0
 8007bc4:	4658      	mov	r0, fp
 8007bc6:	f000 ff21 	bl	8008a0c <__mcmp>
 8007bca:	9b08      	ldr	r3, [sp, #32]
 8007bcc:	4602      	mov	r2, r0
 8007bce:	4629      	mov	r1, r5
 8007bd0:	4620      	mov	r0, r4
 8007bd2:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8007bd6:	f000 fc91 	bl	80084fc <_Bfree>
 8007bda:	9b05      	ldr	r3, [sp, #20]
 8007bdc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007bde:	9d01      	ldr	r5, [sp, #4]
 8007be0:	ea43 0102 	orr.w	r1, r3, r2
 8007be4:	9b06      	ldr	r3, [sp, #24]
 8007be6:	430b      	orrs	r3, r1
 8007be8:	9b08      	ldr	r3, [sp, #32]
 8007bea:	d10d      	bne.n	8007c08 <_dtoa_r+0xa80>
 8007bec:	2b39      	cmp	r3, #57	; 0x39
 8007bee:	d029      	beq.n	8007c44 <_dtoa_r+0xabc>
 8007bf0:	f1b9 0f00 	cmp.w	r9, #0
 8007bf4:	dd01      	ble.n	8007bfa <_dtoa_r+0xa72>
 8007bf6:	9b04      	ldr	r3, [sp, #16]
 8007bf8:	3331      	adds	r3, #49	; 0x31
 8007bfa:	9a02      	ldr	r2, [sp, #8]
 8007bfc:	7013      	strb	r3, [r2, #0]
 8007bfe:	e774      	b.n	8007aea <_dtoa_r+0x962>
 8007c00:	4638      	mov	r0, r7
 8007c02:	e7b9      	b.n	8007b78 <_dtoa_r+0x9f0>
 8007c04:	2201      	movs	r2, #1
 8007c06:	e7e2      	b.n	8007bce <_dtoa_r+0xa46>
 8007c08:	f1b9 0f00 	cmp.w	r9, #0
 8007c0c:	db06      	blt.n	8007c1c <_dtoa_r+0xa94>
 8007c0e:	9905      	ldr	r1, [sp, #20]
 8007c10:	ea41 0909 	orr.w	r9, r1, r9
 8007c14:	9906      	ldr	r1, [sp, #24]
 8007c16:	ea59 0101 	orrs.w	r1, r9, r1
 8007c1a:	d120      	bne.n	8007c5e <_dtoa_r+0xad6>
 8007c1c:	2a00      	cmp	r2, #0
 8007c1e:	ddec      	ble.n	8007bfa <_dtoa_r+0xa72>
 8007c20:	4659      	mov	r1, fp
 8007c22:	2201      	movs	r2, #1
 8007c24:	4620      	mov	r0, r4
 8007c26:	9301      	str	r3, [sp, #4]
 8007c28:	f000 fe84 	bl	8008934 <__lshift>
 8007c2c:	4631      	mov	r1, r6
 8007c2e:	4683      	mov	fp, r0
 8007c30:	f000 feec 	bl	8008a0c <__mcmp>
 8007c34:	2800      	cmp	r0, #0
 8007c36:	9b01      	ldr	r3, [sp, #4]
 8007c38:	dc02      	bgt.n	8007c40 <_dtoa_r+0xab8>
 8007c3a:	d1de      	bne.n	8007bfa <_dtoa_r+0xa72>
 8007c3c:	07da      	lsls	r2, r3, #31
 8007c3e:	d5dc      	bpl.n	8007bfa <_dtoa_r+0xa72>
 8007c40:	2b39      	cmp	r3, #57	; 0x39
 8007c42:	d1d8      	bne.n	8007bf6 <_dtoa_r+0xa6e>
 8007c44:	9a02      	ldr	r2, [sp, #8]
 8007c46:	2339      	movs	r3, #57	; 0x39
 8007c48:	7013      	strb	r3, [r2, #0]
 8007c4a:	462b      	mov	r3, r5
 8007c4c:	461d      	mov	r5, r3
 8007c4e:	3b01      	subs	r3, #1
 8007c50:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007c54:	2a39      	cmp	r2, #57	; 0x39
 8007c56:	d050      	beq.n	8007cfa <_dtoa_r+0xb72>
 8007c58:	3201      	adds	r2, #1
 8007c5a:	701a      	strb	r2, [r3, #0]
 8007c5c:	e745      	b.n	8007aea <_dtoa_r+0x962>
 8007c5e:	2a00      	cmp	r2, #0
 8007c60:	dd03      	ble.n	8007c6a <_dtoa_r+0xae2>
 8007c62:	2b39      	cmp	r3, #57	; 0x39
 8007c64:	d0ee      	beq.n	8007c44 <_dtoa_r+0xabc>
 8007c66:	3301      	adds	r3, #1
 8007c68:	e7c7      	b.n	8007bfa <_dtoa_r+0xa72>
 8007c6a:	9a01      	ldr	r2, [sp, #4]
 8007c6c:	9907      	ldr	r1, [sp, #28]
 8007c6e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007c72:	428a      	cmp	r2, r1
 8007c74:	d02a      	beq.n	8007ccc <_dtoa_r+0xb44>
 8007c76:	4659      	mov	r1, fp
 8007c78:	2300      	movs	r3, #0
 8007c7a:	220a      	movs	r2, #10
 8007c7c:	4620      	mov	r0, r4
 8007c7e:	f000 fc5f 	bl	8008540 <__multadd>
 8007c82:	45b8      	cmp	r8, r7
 8007c84:	4683      	mov	fp, r0
 8007c86:	f04f 0300 	mov.w	r3, #0
 8007c8a:	f04f 020a 	mov.w	r2, #10
 8007c8e:	4641      	mov	r1, r8
 8007c90:	4620      	mov	r0, r4
 8007c92:	d107      	bne.n	8007ca4 <_dtoa_r+0xb1c>
 8007c94:	f000 fc54 	bl	8008540 <__multadd>
 8007c98:	4680      	mov	r8, r0
 8007c9a:	4607      	mov	r7, r0
 8007c9c:	9b01      	ldr	r3, [sp, #4]
 8007c9e:	3301      	adds	r3, #1
 8007ca0:	9301      	str	r3, [sp, #4]
 8007ca2:	e775      	b.n	8007b90 <_dtoa_r+0xa08>
 8007ca4:	f000 fc4c 	bl	8008540 <__multadd>
 8007ca8:	4639      	mov	r1, r7
 8007caa:	4680      	mov	r8, r0
 8007cac:	2300      	movs	r3, #0
 8007cae:	220a      	movs	r2, #10
 8007cb0:	4620      	mov	r0, r4
 8007cb2:	f000 fc45 	bl	8008540 <__multadd>
 8007cb6:	4607      	mov	r7, r0
 8007cb8:	e7f0      	b.n	8007c9c <_dtoa_r+0xb14>
 8007cba:	f1b9 0f00 	cmp.w	r9, #0
 8007cbe:	9a00      	ldr	r2, [sp, #0]
 8007cc0:	bfcc      	ite	gt
 8007cc2:	464d      	movgt	r5, r9
 8007cc4:	2501      	movle	r5, #1
 8007cc6:	4415      	add	r5, r2
 8007cc8:	f04f 0800 	mov.w	r8, #0
 8007ccc:	4659      	mov	r1, fp
 8007cce:	2201      	movs	r2, #1
 8007cd0:	4620      	mov	r0, r4
 8007cd2:	9301      	str	r3, [sp, #4]
 8007cd4:	f000 fe2e 	bl	8008934 <__lshift>
 8007cd8:	4631      	mov	r1, r6
 8007cda:	4683      	mov	fp, r0
 8007cdc:	f000 fe96 	bl	8008a0c <__mcmp>
 8007ce0:	2800      	cmp	r0, #0
 8007ce2:	dcb2      	bgt.n	8007c4a <_dtoa_r+0xac2>
 8007ce4:	d102      	bne.n	8007cec <_dtoa_r+0xb64>
 8007ce6:	9b01      	ldr	r3, [sp, #4]
 8007ce8:	07db      	lsls	r3, r3, #31
 8007cea:	d4ae      	bmi.n	8007c4a <_dtoa_r+0xac2>
 8007cec:	462b      	mov	r3, r5
 8007cee:	461d      	mov	r5, r3
 8007cf0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007cf4:	2a30      	cmp	r2, #48	; 0x30
 8007cf6:	d0fa      	beq.n	8007cee <_dtoa_r+0xb66>
 8007cf8:	e6f7      	b.n	8007aea <_dtoa_r+0x962>
 8007cfa:	9a00      	ldr	r2, [sp, #0]
 8007cfc:	429a      	cmp	r2, r3
 8007cfe:	d1a5      	bne.n	8007c4c <_dtoa_r+0xac4>
 8007d00:	f10a 0a01 	add.w	sl, sl, #1
 8007d04:	2331      	movs	r3, #49	; 0x31
 8007d06:	e779      	b.n	8007bfc <_dtoa_r+0xa74>
 8007d08:	4b13      	ldr	r3, [pc, #76]	; (8007d58 <_dtoa_r+0xbd0>)
 8007d0a:	f7ff baaf 	b.w	800726c <_dtoa_r+0xe4>
 8007d0e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	f47f aa86 	bne.w	8007222 <_dtoa_r+0x9a>
 8007d16:	4b11      	ldr	r3, [pc, #68]	; (8007d5c <_dtoa_r+0xbd4>)
 8007d18:	f7ff baa8 	b.w	800726c <_dtoa_r+0xe4>
 8007d1c:	f1b9 0f00 	cmp.w	r9, #0
 8007d20:	dc03      	bgt.n	8007d2a <_dtoa_r+0xba2>
 8007d22:	9b05      	ldr	r3, [sp, #20]
 8007d24:	2b02      	cmp	r3, #2
 8007d26:	f73f aec9 	bgt.w	8007abc <_dtoa_r+0x934>
 8007d2a:	9d00      	ldr	r5, [sp, #0]
 8007d2c:	4631      	mov	r1, r6
 8007d2e:	4658      	mov	r0, fp
 8007d30:	f7ff f99c 	bl	800706c <quorem>
 8007d34:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8007d38:	f805 3b01 	strb.w	r3, [r5], #1
 8007d3c:	9a00      	ldr	r2, [sp, #0]
 8007d3e:	1aaa      	subs	r2, r5, r2
 8007d40:	4591      	cmp	r9, r2
 8007d42:	ddba      	ble.n	8007cba <_dtoa_r+0xb32>
 8007d44:	4659      	mov	r1, fp
 8007d46:	2300      	movs	r3, #0
 8007d48:	220a      	movs	r2, #10
 8007d4a:	4620      	mov	r0, r4
 8007d4c:	f000 fbf8 	bl	8008540 <__multadd>
 8007d50:	4683      	mov	fp, r0
 8007d52:	e7eb      	b.n	8007d2c <_dtoa_r+0xba4>
 8007d54:	0800a124 	.word	0x0800a124
 8007d58:	08009f20 	.word	0x08009f20
 8007d5c:	0800a0a1 	.word	0x0800a0a1

08007d60 <rshift>:
 8007d60:	6903      	ldr	r3, [r0, #16]
 8007d62:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8007d66:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007d6a:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007d6e:	f100 0414 	add.w	r4, r0, #20
 8007d72:	dd45      	ble.n	8007e00 <rshift+0xa0>
 8007d74:	f011 011f 	ands.w	r1, r1, #31
 8007d78:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007d7c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007d80:	d10c      	bne.n	8007d9c <rshift+0x3c>
 8007d82:	f100 0710 	add.w	r7, r0, #16
 8007d86:	4629      	mov	r1, r5
 8007d88:	42b1      	cmp	r1, r6
 8007d8a:	d334      	bcc.n	8007df6 <rshift+0x96>
 8007d8c:	1a9b      	subs	r3, r3, r2
 8007d8e:	009b      	lsls	r3, r3, #2
 8007d90:	1eea      	subs	r2, r5, #3
 8007d92:	4296      	cmp	r6, r2
 8007d94:	bf38      	it	cc
 8007d96:	2300      	movcc	r3, #0
 8007d98:	4423      	add	r3, r4
 8007d9a:	e015      	b.n	8007dc8 <rshift+0x68>
 8007d9c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007da0:	f1c1 0820 	rsb	r8, r1, #32
 8007da4:	40cf      	lsrs	r7, r1
 8007da6:	f105 0e04 	add.w	lr, r5, #4
 8007daa:	46a1      	mov	r9, r4
 8007dac:	4576      	cmp	r6, lr
 8007dae:	46f4      	mov	ip, lr
 8007db0:	d815      	bhi.n	8007dde <rshift+0x7e>
 8007db2:	1a9b      	subs	r3, r3, r2
 8007db4:	009a      	lsls	r2, r3, #2
 8007db6:	3a04      	subs	r2, #4
 8007db8:	3501      	adds	r5, #1
 8007dba:	42ae      	cmp	r6, r5
 8007dbc:	bf38      	it	cc
 8007dbe:	2200      	movcc	r2, #0
 8007dc0:	18a3      	adds	r3, r4, r2
 8007dc2:	50a7      	str	r7, [r4, r2]
 8007dc4:	b107      	cbz	r7, 8007dc8 <rshift+0x68>
 8007dc6:	3304      	adds	r3, #4
 8007dc8:	1b1a      	subs	r2, r3, r4
 8007dca:	42a3      	cmp	r3, r4
 8007dcc:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007dd0:	bf08      	it	eq
 8007dd2:	2300      	moveq	r3, #0
 8007dd4:	6102      	str	r2, [r0, #16]
 8007dd6:	bf08      	it	eq
 8007dd8:	6143      	streq	r3, [r0, #20]
 8007dda:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007dde:	f8dc c000 	ldr.w	ip, [ip]
 8007de2:	fa0c fc08 	lsl.w	ip, ip, r8
 8007de6:	ea4c 0707 	orr.w	r7, ip, r7
 8007dea:	f849 7b04 	str.w	r7, [r9], #4
 8007dee:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007df2:	40cf      	lsrs	r7, r1
 8007df4:	e7da      	b.n	8007dac <rshift+0x4c>
 8007df6:	f851 cb04 	ldr.w	ip, [r1], #4
 8007dfa:	f847 cf04 	str.w	ip, [r7, #4]!
 8007dfe:	e7c3      	b.n	8007d88 <rshift+0x28>
 8007e00:	4623      	mov	r3, r4
 8007e02:	e7e1      	b.n	8007dc8 <rshift+0x68>

08007e04 <__hexdig_fun>:
 8007e04:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8007e08:	2b09      	cmp	r3, #9
 8007e0a:	d802      	bhi.n	8007e12 <__hexdig_fun+0xe>
 8007e0c:	3820      	subs	r0, #32
 8007e0e:	b2c0      	uxtb	r0, r0
 8007e10:	4770      	bx	lr
 8007e12:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8007e16:	2b05      	cmp	r3, #5
 8007e18:	d801      	bhi.n	8007e1e <__hexdig_fun+0x1a>
 8007e1a:	3847      	subs	r0, #71	; 0x47
 8007e1c:	e7f7      	b.n	8007e0e <__hexdig_fun+0xa>
 8007e1e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8007e22:	2b05      	cmp	r3, #5
 8007e24:	d801      	bhi.n	8007e2a <__hexdig_fun+0x26>
 8007e26:	3827      	subs	r0, #39	; 0x27
 8007e28:	e7f1      	b.n	8007e0e <__hexdig_fun+0xa>
 8007e2a:	2000      	movs	r0, #0
 8007e2c:	4770      	bx	lr
	...

08007e30 <__gethex>:
 8007e30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e34:	ed2d 8b02 	vpush	{d8}
 8007e38:	b089      	sub	sp, #36	; 0x24
 8007e3a:	ee08 0a10 	vmov	s16, r0
 8007e3e:	9304      	str	r3, [sp, #16]
 8007e40:	4bbc      	ldr	r3, [pc, #752]	; (8008134 <__gethex+0x304>)
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	9301      	str	r3, [sp, #4]
 8007e46:	4618      	mov	r0, r3
 8007e48:	468b      	mov	fp, r1
 8007e4a:	4690      	mov	r8, r2
 8007e4c:	f7f8 f9c0 	bl	80001d0 <strlen>
 8007e50:	9b01      	ldr	r3, [sp, #4]
 8007e52:	f8db 2000 	ldr.w	r2, [fp]
 8007e56:	4403      	add	r3, r0
 8007e58:	4682      	mov	sl, r0
 8007e5a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8007e5e:	9305      	str	r3, [sp, #20]
 8007e60:	1c93      	adds	r3, r2, #2
 8007e62:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8007e66:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8007e6a:	32fe      	adds	r2, #254	; 0xfe
 8007e6c:	18d1      	adds	r1, r2, r3
 8007e6e:	461f      	mov	r7, r3
 8007e70:	f813 0b01 	ldrb.w	r0, [r3], #1
 8007e74:	9100      	str	r1, [sp, #0]
 8007e76:	2830      	cmp	r0, #48	; 0x30
 8007e78:	d0f8      	beq.n	8007e6c <__gethex+0x3c>
 8007e7a:	f7ff ffc3 	bl	8007e04 <__hexdig_fun>
 8007e7e:	4604      	mov	r4, r0
 8007e80:	2800      	cmp	r0, #0
 8007e82:	d13a      	bne.n	8007efa <__gethex+0xca>
 8007e84:	9901      	ldr	r1, [sp, #4]
 8007e86:	4652      	mov	r2, sl
 8007e88:	4638      	mov	r0, r7
 8007e8a:	f001 f9e1 	bl	8009250 <strncmp>
 8007e8e:	4605      	mov	r5, r0
 8007e90:	2800      	cmp	r0, #0
 8007e92:	d168      	bne.n	8007f66 <__gethex+0x136>
 8007e94:	f817 000a 	ldrb.w	r0, [r7, sl]
 8007e98:	eb07 060a 	add.w	r6, r7, sl
 8007e9c:	f7ff ffb2 	bl	8007e04 <__hexdig_fun>
 8007ea0:	2800      	cmp	r0, #0
 8007ea2:	d062      	beq.n	8007f6a <__gethex+0x13a>
 8007ea4:	4633      	mov	r3, r6
 8007ea6:	7818      	ldrb	r0, [r3, #0]
 8007ea8:	2830      	cmp	r0, #48	; 0x30
 8007eaa:	461f      	mov	r7, r3
 8007eac:	f103 0301 	add.w	r3, r3, #1
 8007eb0:	d0f9      	beq.n	8007ea6 <__gethex+0x76>
 8007eb2:	f7ff ffa7 	bl	8007e04 <__hexdig_fun>
 8007eb6:	2301      	movs	r3, #1
 8007eb8:	fab0 f480 	clz	r4, r0
 8007ebc:	0964      	lsrs	r4, r4, #5
 8007ebe:	4635      	mov	r5, r6
 8007ec0:	9300      	str	r3, [sp, #0]
 8007ec2:	463a      	mov	r2, r7
 8007ec4:	4616      	mov	r6, r2
 8007ec6:	3201      	adds	r2, #1
 8007ec8:	7830      	ldrb	r0, [r6, #0]
 8007eca:	f7ff ff9b 	bl	8007e04 <__hexdig_fun>
 8007ece:	2800      	cmp	r0, #0
 8007ed0:	d1f8      	bne.n	8007ec4 <__gethex+0x94>
 8007ed2:	9901      	ldr	r1, [sp, #4]
 8007ed4:	4652      	mov	r2, sl
 8007ed6:	4630      	mov	r0, r6
 8007ed8:	f001 f9ba 	bl	8009250 <strncmp>
 8007edc:	b980      	cbnz	r0, 8007f00 <__gethex+0xd0>
 8007ede:	b94d      	cbnz	r5, 8007ef4 <__gethex+0xc4>
 8007ee0:	eb06 050a 	add.w	r5, r6, sl
 8007ee4:	462a      	mov	r2, r5
 8007ee6:	4616      	mov	r6, r2
 8007ee8:	3201      	adds	r2, #1
 8007eea:	7830      	ldrb	r0, [r6, #0]
 8007eec:	f7ff ff8a 	bl	8007e04 <__hexdig_fun>
 8007ef0:	2800      	cmp	r0, #0
 8007ef2:	d1f8      	bne.n	8007ee6 <__gethex+0xb6>
 8007ef4:	1bad      	subs	r5, r5, r6
 8007ef6:	00ad      	lsls	r5, r5, #2
 8007ef8:	e004      	b.n	8007f04 <__gethex+0xd4>
 8007efa:	2400      	movs	r4, #0
 8007efc:	4625      	mov	r5, r4
 8007efe:	e7e0      	b.n	8007ec2 <__gethex+0x92>
 8007f00:	2d00      	cmp	r5, #0
 8007f02:	d1f7      	bne.n	8007ef4 <__gethex+0xc4>
 8007f04:	7833      	ldrb	r3, [r6, #0]
 8007f06:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007f0a:	2b50      	cmp	r3, #80	; 0x50
 8007f0c:	d13b      	bne.n	8007f86 <__gethex+0x156>
 8007f0e:	7873      	ldrb	r3, [r6, #1]
 8007f10:	2b2b      	cmp	r3, #43	; 0x2b
 8007f12:	d02c      	beq.n	8007f6e <__gethex+0x13e>
 8007f14:	2b2d      	cmp	r3, #45	; 0x2d
 8007f16:	d02e      	beq.n	8007f76 <__gethex+0x146>
 8007f18:	1c71      	adds	r1, r6, #1
 8007f1a:	f04f 0900 	mov.w	r9, #0
 8007f1e:	7808      	ldrb	r0, [r1, #0]
 8007f20:	f7ff ff70 	bl	8007e04 <__hexdig_fun>
 8007f24:	1e43      	subs	r3, r0, #1
 8007f26:	b2db      	uxtb	r3, r3
 8007f28:	2b18      	cmp	r3, #24
 8007f2a:	d82c      	bhi.n	8007f86 <__gethex+0x156>
 8007f2c:	f1a0 0210 	sub.w	r2, r0, #16
 8007f30:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007f34:	f7ff ff66 	bl	8007e04 <__hexdig_fun>
 8007f38:	1e43      	subs	r3, r0, #1
 8007f3a:	b2db      	uxtb	r3, r3
 8007f3c:	2b18      	cmp	r3, #24
 8007f3e:	d91d      	bls.n	8007f7c <__gethex+0x14c>
 8007f40:	f1b9 0f00 	cmp.w	r9, #0
 8007f44:	d000      	beq.n	8007f48 <__gethex+0x118>
 8007f46:	4252      	negs	r2, r2
 8007f48:	4415      	add	r5, r2
 8007f4a:	f8cb 1000 	str.w	r1, [fp]
 8007f4e:	b1e4      	cbz	r4, 8007f8a <__gethex+0x15a>
 8007f50:	9b00      	ldr	r3, [sp, #0]
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	bf14      	ite	ne
 8007f56:	2700      	movne	r7, #0
 8007f58:	2706      	moveq	r7, #6
 8007f5a:	4638      	mov	r0, r7
 8007f5c:	b009      	add	sp, #36	; 0x24
 8007f5e:	ecbd 8b02 	vpop	{d8}
 8007f62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f66:	463e      	mov	r6, r7
 8007f68:	4625      	mov	r5, r4
 8007f6a:	2401      	movs	r4, #1
 8007f6c:	e7ca      	b.n	8007f04 <__gethex+0xd4>
 8007f6e:	f04f 0900 	mov.w	r9, #0
 8007f72:	1cb1      	adds	r1, r6, #2
 8007f74:	e7d3      	b.n	8007f1e <__gethex+0xee>
 8007f76:	f04f 0901 	mov.w	r9, #1
 8007f7a:	e7fa      	b.n	8007f72 <__gethex+0x142>
 8007f7c:	230a      	movs	r3, #10
 8007f7e:	fb03 0202 	mla	r2, r3, r2, r0
 8007f82:	3a10      	subs	r2, #16
 8007f84:	e7d4      	b.n	8007f30 <__gethex+0x100>
 8007f86:	4631      	mov	r1, r6
 8007f88:	e7df      	b.n	8007f4a <__gethex+0x11a>
 8007f8a:	1bf3      	subs	r3, r6, r7
 8007f8c:	3b01      	subs	r3, #1
 8007f8e:	4621      	mov	r1, r4
 8007f90:	2b07      	cmp	r3, #7
 8007f92:	dc0b      	bgt.n	8007fac <__gethex+0x17c>
 8007f94:	ee18 0a10 	vmov	r0, s16
 8007f98:	f000 fa70 	bl	800847c <_Balloc>
 8007f9c:	4604      	mov	r4, r0
 8007f9e:	b940      	cbnz	r0, 8007fb2 <__gethex+0x182>
 8007fa0:	4b65      	ldr	r3, [pc, #404]	; (8008138 <__gethex+0x308>)
 8007fa2:	4602      	mov	r2, r0
 8007fa4:	21de      	movs	r1, #222	; 0xde
 8007fa6:	4865      	ldr	r0, [pc, #404]	; (800813c <__gethex+0x30c>)
 8007fa8:	f001 f972 	bl	8009290 <__assert_func>
 8007fac:	3101      	adds	r1, #1
 8007fae:	105b      	asrs	r3, r3, #1
 8007fb0:	e7ee      	b.n	8007f90 <__gethex+0x160>
 8007fb2:	f100 0914 	add.w	r9, r0, #20
 8007fb6:	f04f 0b00 	mov.w	fp, #0
 8007fba:	f1ca 0301 	rsb	r3, sl, #1
 8007fbe:	f8cd 9008 	str.w	r9, [sp, #8]
 8007fc2:	f8cd b000 	str.w	fp, [sp]
 8007fc6:	9306      	str	r3, [sp, #24]
 8007fc8:	42b7      	cmp	r7, r6
 8007fca:	d340      	bcc.n	800804e <__gethex+0x21e>
 8007fcc:	9802      	ldr	r0, [sp, #8]
 8007fce:	9b00      	ldr	r3, [sp, #0]
 8007fd0:	f840 3b04 	str.w	r3, [r0], #4
 8007fd4:	eba0 0009 	sub.w	r0, r0, r9
 8007fd8:	1080      	asrs	r0, r0, #2
 8007fda:	0146      	lsls	r6, r0, #5
 8007fdc:	6120      	str	r0, [r4, #16]
 8007fde:	4618      	mov	r0, r3
 8007fe0:	f000 fb42 	bl	8008668 <__hi0bits>
 8007fe4:	1a30      	subs	r0, r6, r0
 8007fe6:	f8d8 6000 	ldr.w	r6, [r8]
 8007fea:	42b0      	cmp	r0, r6
 8007fec:	dd63      	ble.n	80080b6 <__gethex+0x286>
 8007fee:	1b87      	subs	r7, r0, r6
 8007ff0:	4639      	mov	r1, r7
 8007ff2:	4620      	mov	r0, r4
 8007ff4:	f000 fedc 	bl	8008db0 <__any_on>
 8007ff8:	4682      	mov	sl, r0
 8007ffa:	b1a8      	cbz	r0, 8008028 <__gethex+0x1f8>
 8007ffc:	1e7b      	subs	r3, r7, #1
 8007ffe:	1159      	asrs	r1, r3, #5
 8008000:	f003 021f 	and.w	r2, r3, #31
 8008004:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8008008:	f04f 0a01 	mov.w	sl, #1
 800800c:	fa0a f202 	lsl.w	r2, sl, r2
 8008010:	420a      	tst	r2, r1
 8008012:	d009      	beq.n	8008028 <__gethex+0x1f8>
 8008014:	4553      	cmp	r3, sl
 8008016:	dd05      	ble.n	8008024 <__gethex+0x1f4>
 8008018:	1eb9      	subs	r1, r7, #2
 800801a:	4620      	mov	r0, r4
 800801c:	f000 fec8 	bl	8008db0 <__any_on>
 8008020:	2800      	cmp	r0, #0
 8008022:	d145      	bne.n	80080b0 <__gethex+0x280>
 8008024:	f04f 0a02 	mov.w	sl, #2
 8008028:	4639      	mov	r1, r7
 800802a:	4620      	mov	r0, r4
 800802c:	f7ff fe98 	bl	8007d60 <rshift>
 8008030:	443d      	add	r5, r7
 8008032:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008036:	42ab      	cmp	r3, r5
 8008038:	da4c      	bge.n	80080d4 <__gethex+0x2a4>
 800803a:	ee18 0a10 	vmov	r0, s16
 800803e:	4621      	mov	r1, r4
 8008040:	f000 fa5c 	bl	80084fc <_Bfree>
 8008044:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008046:	2300      	movs	r3, #0
 8008048:	6013      	str	r3, [r2, #0]
 800804a:	27a3      	movs	r7, #163	; 0xa3
 800804c:	e785      	b.n	8007f5a <__gethex+0x12a>
 800804e:	1e73      	subs	r3, r6, #1
 8008050:	9a05      	ldr	r2, [sp, #20]
 8008052:	9303      	str	r3, [sp, #12]
 8008054:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008058:	4293      	cmp	r3, r2
 800805a:	d019      	beq.n	8008090 <__gethex+0x260>
 800805c:	f1bb 0f20 	cmp.w	fp, #32
 8008060:	d107      	bne.n	8008072 <__gethex+0x242>
 8008062:	9b02      	ldr	r3, [sp, #8]
 8008064:	9a00      	ldr	r2, [sp, #0]
 8008066:	f843 2b04 	str.w	r2, [r3], #4
 800806a:	9302      	str	r3, [sp, #8]
 800806c:	2300      	movs	r3, #0
 800806e:	9300      	str	r3, [sp, #0]
 8008070:	469b      	mov	fp, r3
 8008072:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8008076:	f7ff fec5 	bl	8007e04 <__hexdig_fun>
 800807a:	9b00      	ldr	r3, [sp, #0]
 800807c:	f000 000f 	and.w	r0, r0, #15
 8008080:	fa00 f00b 	lsl.w	r0, r0, fp
 8008084:	4303      	orrs	r3, r0
 8008086:	9300      	str	r3, [sp, #0]
 8008088:	f10b 0b04 	add.w	fp, fp, #4
 800808c:	9b03      	ldr	r3, [sp, #12]
 800808e:	e00d      	b.n	80080ac <__gethex+0x27c>
 8008090:	9b03      	ldr	r3, [sp, #12]
 8008092:	9a06      	ldr	r2, [sp, #24]
 8008094:	4413      	add	r3, r2
 8008096:	42bb      	cmp	r3, r7
 8008098:	d3e0      	bcc.n	800805c <__gethex+0x22c>
 800809a:	4618      	mov	r0, r3
 800809c:	9901      	ldr	r1, [sp, #4]
 800809e:	9307      	str	r3, [sp, #28]
 80080a0:	4652      	mov	r2, sl
 80080a2:	f001 f8d5 	bl	8009250 <strncmp>
 80080a6:	9b07      	ldr	r3, [sp, #28]
 80080a8:	2800      	cmp	r0, #0
 80080aa:	d1d7      	bne.n	800805c <__gethex+0x22c>
 80080ac:	461e      	mov	r6, r3
 80080ae:	e78b      	b.n	8007fc8 <__gethex+0x198>
 80080b0:	f04f 0a03 	mov.w	sl, #3
 80080b4:	e7b8      	b.n	8008028 <__gethex+0x1f8>
 80080b6:	da0a      	bge.n	80080ce <__gethex+0x29e>
 80080b8:	1a37      	subs	r7, r6, r0
 80080ba:	4621      	mov	r1, r4
 80080bc:	ee18 0a10 	vmov	r0, s16
 80080c0:	463a      	mov	r2, r7
 80080c2:	f000 fc37 	bl	8008934 <__lshift>
 80080c6:	1bed      	subs	r5, r5, r7
 80080c8:	4604      	mov	r4, r0
 80080ca:	f100 0914 	add.w	r9, r0, #20
 80080ce:	f04f 0a00 	mov.w	sl, #0
 80080d2:	e7ae      	b.n	8008032 <__gethex+0x202>
 80080d4:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80080d8:	42a8      	cmp	r0, r5
 80080da:	dd72      	ble.n	80081c2 <__gethex+0x392>
 80080dc:	1b45      	subs	r5, r0, r5
 80080de:	42ae      	cmp	r6, r5
 80080e0:	dc36      	bgt.n	8008150 <__gethex+0x320>
 80080e2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80080e6:	2b02      	cmp	r3, #2
 80080e8:	d02a      	beq.n	8008140 <__gethex+0x310>
 80080ea:	2b03      	cmp	r3, #3
 80080ec:	d02c      	beq.n	8008148 <__gethex+0x318>
 80080ee:	2b01      	cmp	r3, #1
 80080f0:	d115      	bne.n	800811e <__gethex+0x2ee>
 80080f2:	42ae      	cmp	r6, r5
 80080f4:	d113      	bne.n	800811e <__gethex+0x2ee>
 80080f6:	2e01      	cmp	r6, #1
 80080f8:	d10b      	bne.n	8008112 <__gethex+0x2e2>
 80080fa:	9a04      	ldr	r2, [sp, #16]
 80080fc:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008100:	6013      	str	r3, [r2, #0]
 8008102:	2301      	movs	r3, #1
 8008104:	6123      	str	r3, [r4, #16]
 8008106:	f8c9 3000 	str.w	r3, [r9]
 800810a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800810c:	2762      	movs	r7, #98	; 0x62
 800810e:	601c      	str	r4, [r3, #0]
 8008110:	e723      	b.n	8007f5a <__gethex+0x12a>
 8008112:	1e71      	subs	r1, r6, #1
 8008114:	4620      	mov	r0, r4
 8008116:	f000 fe4b 	bl	8008db0 <__any_on>
 800811a:	2800      	cmp	r0, #0
 800811c:	d1ed      	bne.n	80080fa <__gethex+0x2ca>
 800811e:	ee18 0a10 	vmov	r0, s16
 8008122:	4621      	mov	r1, r4
 8008124:	f000 f9ea 	bl	80084fc <_Bfree>
 8008128:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800812a:	2300      	movs	r3, #0
 800812c:	6013      	str	r3, [r2, #0]
 800812e:	2750      	movs	r7, #80	; 0x50
 8008130:	e713      	b.n	8007f5a <__gethex+0x12a>
 8008132:	bf00      	nop
 8008134:	0800a1a0 	.word	0x0800a1a0
 8008138:	0800a124 	.word	0x0800a124
 800813c:	0800a135 	.word	0x0800a135
 8008140:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008142:	2b00      	cmp	r3, #0
 8008144:	d1eb      	bne.n	800811e <__gethex+0x2ee>
 8008146:	e7d8      	b.n	80080fa <__gethex+0x2ca>
 8008148:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800814a:	2b00      	cmp	r3, #0
 800814c:	d1d5      	bne.n	80080fa <__gethex+0x2ca>
 800814e:	e7e6      	b.n	800811e <__gethex+0x2ee>
 8008150:	1e6f      	subs	r7, r5, #1
 8008152:	f1ba 0f00 	cmp.w	sl, #0
 8008156:	d131      	bne.n	80081bc <__gethex+0x38c>
 8008158:	b127      	cbz	r7, 8008164 <__gethex+0x334>
 800815a:	4639      	mov	r1, r7
 800815c:	4620      	mov	r0, r4
 800815e:	f000 fe27 	bl	8008db0 <__any_on>
 8008162:	4682      	mov	sl, r0
 8008164:	117b      	asrs	r3, r7, #5
 8008166:	2101      	movs	r1, #1
 8008168:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800816c:	f007 071f 	and.w	r7, r7, #31
 8008170:	fa01 f707 	lsl.w	r7, r1, r7
 8008174:	421f      	tst	r7, r3
 8008176:	4629      	mov	r1, r5
 8008178:	4620      	mov	r0, r4
 800817a:	bf18      	it	ne
 800817c:	f04a 0a02 	orrne.w	sl, sl, #2
 8008180:	1b76      	subs	r6, r6, r5
 8008182:	f7ff fded 	bl	8007d60 <rshift>
 8008186:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800818a:	2702      	movs	r7, #2
 800818c:	f1ba 0f00 	cmp.w	sl, #0
 8008190:	d048      	beq.n	8008224 <__gethex+0x3f4>
 8008192:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008196:	2b02      	cmp	r3, #2
 8008198:	d015      	beq.n	80081c6 <__gethex+0x396>
 800819a:	2b03      	cmp	r3, #3
 800819c:	d017      	beq.n	80081ce <__gethex+0x39e>
 800819e:	2b01      	cmp	r3, #1
 80081a0:	d109      	bne.n	80081b6 <__gethex+0x386>
 80081a2:	f01a 0f02 	tst.w	sl, #2
 80081a6:	d006      	beq.n	80081b6 <__gethex+0x386>
 80081a8:	f8d9 0000 	ldr.w	r0, [r9]
 80081ac:	ea4a 0a00 	orr.w	sl, sl, r0
 80081b0:	f01a 0f01 	tst.w	sl, #1
 80081b4:	d10e      	bne.n	80081d4 <__gethex+0x3a4>
 80081b6:	f047 0710 	orr.w	r7, r7, #16
 80081ba:	e033      	b.n	8008224 <__gethex+0x3f4>
 80081bc:	f04f 0a01 	mov.w	sl, #1
 80081c0:	e7d0      	b.n	8008164 <__gethex+0x334>
 80081c2:	2701      	movs	r7, #1
 80081c4:	e7e2      	b.n	800818c <__gethex+0x35c>
 80081c6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80081c8:	f1c3 0301 	rsb	r3, r3, #1
 80081cc:	9315      	str	r3, [sp, #84]	; 0x54
 80081ce:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d0f0      	beq.n	80081b6 <__gethex+0x386>
 80081d4:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80081d8:	f104 0314 	add.w	r3, r4, #20
 80081dc:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80081e0:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80081e4:	f04f 0c00 	mov.w	ip, #0
 80081e8:	4618      	mov	r0, r3
 80081ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80081ee:	f1b2 3fff 	cmp.w	r2, #4294967295
 80081f2:	d01c      	beq.n	800822e <__gethex+0x3fe>
 80081f4:	3201      	adds	r2, #1
 80081f6:	6002      	str	r2, [r0, #0]
 80081f8:	2f02      	cmp	r7, #2
 80081fa:	f104 0314 	add.w	r3, r4, #20
 80081fe:	d13f      	bne.n	8008280 <__gethex+0x450>
 8008200:	f8d8 2000 	ldr.w	r2, [r8]
 8008204:	3a01      	subs	r2, #1
 8008206:	42b2      	cmp	r2, r6
 8008208:	d10a      	bne.n	8008220 <__gethex+0x3f0>
 800820a:	1171      	asrs	r1, r6, #5
 800820c:	2201      	movs	r2, #1
 800820e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008212:	f006 061f 	and.w	r6, r6, #31
 8008216:	fa02 f606 	lsl.w	r6, r2, r6
 800821a:	421e      	tst	r6, r3
 800821c:	bf18      	it	ne
 800821e:	4617      	movne	r7, r2
 8008220:	f047 0720 	orr.w	r7, r7, #32
 8008224:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008226:	601c      	str	r4, [r3, #0]
 8008228:	9b04      	ldr	r3, [sp, #16]
 800822a:	601d      	str	r5, [r3, #0]
 800822c:	e695      	b.n	8007f5a <__gethex+0x12a>
 800822e:	4299      	cmp	r1, r3
 8008230:	f843 cc04 	str.w	ip, [r3, #-4]
 8008234:	d8d8      	bhi.n	80081e8 <__gethex+0x3b8>
 8008236:	68a3      	ldr	r3, [r4, #8]
 8008238:	459b      	cmp	fp, r3
 800823a:	db19      	blt.n	8008270 <__gethex+0x440>
 800823c:	6861      	ldr	r1, [r4, #4]
 800823e:	ee18 0a10 	vmov	r0, s16
 8008242:	3101      	adds	r1, #1
 8008244:	f000 f91a 	bl	800847c <_Balloc>
 8008248:	4681      	mov	r9, r0
 800824a:	b918      	cbnz	r0, 8008254 <__gethex+0x424>
 800824c:	4b1a      	ldr	r3, [pc, #104]	; (80082b8 <__gethex+0x488>)
 800824e:	4602      	mov	r2, r0
 8008250:	2184      	movs	r1, #132	; 0x84
 8008252:	e6a8      	b.n	8007fa6 <__gethex+0x176>
 8008254:	6922      	ldr	r2, [r4, #16]
 8008256:	3202      	adds	r2, #2
 8008258:	f104 010c 	add.w	r1, r4, #12
 800825c:	0092      	lsls	r2, r2, #2
 800825e:	300c      	adds	r0, #12
 8008260:	f7fd f982 	bl	8005568 <memcpy>
 8008264:	4621      	mov	r1, r4
 8008266:	ee18 0a10 	vmov	r0, s16
 800826a:	f000 f947 	bl	80084fc <_Bfree>
 800826e:	464c      	mov	r4, r9
 8008270:	6923      	ldr	r3, [r4, #16]
 8008272:	1c5a      	adds	r2, r3, #1
 8008274:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008278:	6122      	str	r2, [r4, #16]
 800827a:	2201      	movs	r2, #1
 800827c:	615a      	str	r2, [r3, #20]
 800827e:	e7bb      	b.n	80081f8 <__gethex+0x3c8>
 8008280:	6922      	ldr	r2, [r4, #16]
 8008282:	455a      	cmp	r2, fp
 8008284:	dd0b      	ble.n	800829e <__gethex+0x46e>
 8008286:	2101      	movs	r1, #1
 8008288:	4620      	mov	r0, r4
 800828a:	f7ff fd69 	bl	8007d60 <rshift>
 800828e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008292:	3501      	adds	r5, #1
 8008294:	42ab      	cmp	r3, r5
 8008296:	f6ff aed0 	blt.w	800803a <__gethex+0x20a>
 800829a:	2701      	movs	r7, #1
 800829c:	e7c0      	b.n	8008220 <__gethex+0x3f0>
 800829e:	f016 061f 	ands.w	r6, r6, #31
 80082a2:	d0fa      	beq.n	800829a <__gethex+0x46a>
 80082a4:	449a      	add	sl, r3
 80082a6:	f1c6 0620 	rsb	r6, r6, #32
 80082aa:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 80082ae:	f000 f9db 	bl	8008668 <__hi0bits>
 80082b2:	42b0      	cmp	r0, r6
 80082b4:	dbe7      	blt.n	8008286 <__gethex+0x456>
 80082b6:	e7f0      	b.n	800829a <__gethex+0x46a>
 80082b8:	0800a124 	.word	0x0800a124

080082bc <L_shift>:
 80082bc:	f1c2 0208 	rsb	r2, r2, #8
 80082c0:	0092      	lsls	r2, r2, #2
 80082c2:	b570      	push	{r4, r5, r6, lr}
 80082c4:	f1c2 0620 	rsb	r6, r2, #32
 80082c8:	6843      	ldr	r3, [r0, #4]
 80082ca:	6804      	ldr	r4, [r0, #0]
 80082cc:	fa03 f506 	lsl.w	r5, r3, r6
 80082d0:	432c      	orrs	r4, r5
 80082d2:	40d3      	lsrs	r3, r2
 80082d4:	6004      	str	r4, [r0, #0]
 80082d6:	f840 3f04 	str.w	r3, [r0, #4]!
 80082da:	4288      	cmp	r0, r1
 80082dc:	d3f4      	bcc.n	80082c8 <L_shift+0xc>
 80082de:	bd70      	pop	{r4, r5, r6, pc}

080082e0 <__match>:
 80082e0:	b530      	push	{r4, r5, lr}
 80082e2:	6803      	ldr	r3, [r0, #0]
 80082e4:	3301      	adds	r3, #1
 80082e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80082ea:	b914      	cbnz	r4, 80082f2 <__match+0x12>
 80082ec:	6003      	str	r3, [r0, #0]
 80082ee:	2001      	movs	r0, #1
 80082f0:	bd30      	pop	{r4, r5, pc}
 80082f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80082f6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80082fa:	2d19      	cmp	r5, #25
 80082fc:	bf98      	it	ls
 80082fe:	3220      	addls	r2, #32
 8008300:	42a2      	cmp	r2, r4
 8008302:	d0f0      	beq.n	80082e6 <__match+0x6>
 8008304:	2000      	movs	r0, #0
 8008306:	e7f3      	b.n	80082f0 <__match+0x10>

08008308 <__hexnan>:
 8008308:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800830c:	680b      	ldr	r3, [r1, #0]
 800830e:	6801      	ldr	r1, [r0, #0]
 8008310:	115e      	asrs	r6, r3, #5
 8008312:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008316:	f013 031f 	ands.w	r3, r3, #31
 800831a:	b087      	sub	sp, #28
 800831c:	bf18      	it	ne
 800831e:	3604      	addne	r6, #4
 8008320:	2500      	movs	r5, #0
 8008322:	1f37      	subs	r7, r6, #4
 8008324:	4682      	mov	sl, r0
 8008326:	4690      	mov	r8, r2
 8008328:	9301      	str	r3, [sp, #4]
 800832a:	f846 5c04 	str.w	r5, [r6, #-4]
 800832e:	46b9      	mov	r9, r7
 8008330:	463c      	mov	r4, r7
 8008332:	9502      	str	r5, [sp, #8]
 8008334:	46ab      	mov	fp, r5
 8008336:	784a      	ldrb	r2, [r1, #1]
 8008338:	1c4b      	adds	r3, r1, #1
 800833a:	9303      	str	r3, [sp, #12]
 800833c:	b342      	cbz	r2, 8008390 <__hexnan+0x88>
 800833e:	4610      	mov	r0, r2
 8008340:	9105      	str	r1, [sp, #20]
 8008342:	9204      	str	r2, [sp, #16]
 8008344:	f7ff fd5e 	bl	8007e04 <__hexdig_fun>
 8008348:	2800      	cmp	r0, #0
 800834a:	d14f      	bne.n	80083ec <__hexnan+0xe4>
 800834c:	9a04      	ldr	r2, [sp, #16]
 800834e:	9905      	ldr	r1, [sp, #20]
 8008350:	2a20      	cmp	r2, #32
 8008352:	d818      	bhi.n	8008386 <__hexnan+0x7e>
 8008354:	9b02      	ldr	r3, [sp, #8]
 8008356:	459b      	cmp	fp, r3
 8008358:	dd13      	ble.n	8008382 <__hexnan+0x7a>
 800835a:	454c      	cmp	r4, r9
 800835c:	d206      	bcs.n	800836c <__hexnan+0x64>
 800835e:	2d07      	cmp	r5, #7
 8008360:	dc04      	bgt.n	800836c <__hexnan+0x64>
 8008362:	462a      	mov	r2, r5
 8008364:	4649      	mov	r1, r9
 8008366:	4620      	mov	r0, r4
 8008368:	f7ff ffa8 	bl	80082bc <L_shift>
 800836c:	4544      	cmp	r4, r8
 800836e:	d950      	bls.n	8008412 <__hexnan+0x10a>
 8008370:	2300      	movs	r3, #0
 8008372:	f1a4 0904 	sub.w	r9, r4, #4
 8008376:	f844 3c04 	str.w	r3, [r4, #-4]
 800837a:	f8cd b008 	str.w	fp, [sp, #8]
 800837e:	464c      	mov	r4, r9
 8008380:	461d      	mov	r5, r3
 8008382:	9903      	ldr	r1, [sp, #12]
 8008384:	e7d7      	b.n	8008336 <__hexnan+0x2e>
 8008386:	2a29      	cmp	r2, #41	; 0x29
 8008388:	d156      	bne.n	8008438 <__hexnan+0x130>
 800838a:	3102      	adds	r1, #2
 800838c:	f8ca 1000 	str.w	r1, [sl]
 8008390:	f1bb 0f00 	cmp.w	fp, #0
 8008394:	d050      	beq.n	8008438 <__hexnan+0x130>
 8008396:	454c      	cmp	r4, r9
 8008398:	d206      	bcs.n	80083a8 <__hexnan+0xa0>
 800839a:	2d07      	cmp	r5, #7
 800839c:	dc04      	bgt.n	80083a8 <__hexnan+0xa0>
 800839e:	462a      	mov	r2, r5
 80083a0:	4649      	mov	r1, r9
 80083a2:	4620      	mov	r0, r4
 80083a4:	f7ff ff8a 	bl	80082bc <L_shift>
 80083a8:	4544      	cmp	r4, r8
 80083aa:	d934      	bls.n	8008416 <__hexnan+0x10e>
 80083ac:	f1a8 0204 	sub.w	r2, r8, #4
 80083b0:	4623      	mov	r3, r4
 80083b2:	f853 1b04 	ldr.w	r1, [r3], #4
 80083b6:	f842 1f04 	str.w	r1, [r2, #4]!
 80083ba:	429f      	cmp	r7, r3
 80083bc:	d2f9      	bcs.n	80083b2 <__hexnan+0xaa>
 80083be:	1b3b      	subs	r3, r7, r4
 80083c0:	f023 0303 	bic.w	r3, r3, #3
 80083c4:	3304      	adds	r3, #4
 80083c6:	3401      	adds	r4, #1
 80083c8:	3e03      	subs	r6, #3
 80083ca:	42b4      	cmp	r4, r6
 80083cc:	bf88      	it	hi
 80083ce:	2304      	movhi	r3, #4
 80083d0:	4443      	add	r3, r8
 80083d2:	2200      	movs	r2, #0
 80083d4:	f843 2b04 	str.w	r2, [r3], #4
 80083d8:	429f      	cmp	r7, r3
 80083da:	d2fb      	bcs.n	80083d4 <__hexnan+0xcc>
 80083dc:	683b      	ldr	r3, [r7, #0]
 80083de:	b91b      	cbnz	r3, 80083e8 <__hexnan+0xe0>
 80083e0:	4547      	cmp	r7, r8
 80083e2:	d127      	bne.n	8008434 <__hexnan+0x12c>
 80083e4:	2301      	movs	r3, #1
 80083e6:	603b      	str	r3, [r7, #0]
 80083e8:	2005      	movs	r0, #5
 80083ea:	e026      	b.n	800843a <__hexnan+0x132>
 80083ec:	3501      	adds	r5, #1
 80083ee:	2d08      	cmp	r5, #8
 80083f0:	f10b 0b01 	add.w	fp, fp, #1
 80083f4:	dd06      	ble.n	8008404 <__hexnan+0xfc>
 80083f6:	4544      	cmp	r4, r8
 80083f8:	d9c3      	bls.n	8008382 <__hexnan+0x7a>
 80083fa:	2300      	movs	r3, #0
 80083fc:	f844 3c04 	str.w	r3, [r4, #-4]
 8008400:	2501      	movs	r5, #1
 8008402:	3c04      	subs	r4, #4
 8008404:	6822      	ldr	r2, [r4, #0]
 8008406:	f000 000f 	and.w	r0, r0, #15
 800840a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800840e:	6022      	str	r2, [r4, #0]
 8008410:	e7b7      	b.n	8008382 <__hexnan+0x7a>
 8008412:	2508      	movs	r5, #8
 8008414:	e7b5      	b.n	8008382 <__hexnan+0x7a>
 8008416:	9b01      	ldr	r3, [sp, #4]
 8008418:	2b00      	cmp	r3, #0
 800841a:	d0df      	beq.n	80083dc <__hexnan+0xd4>
 800841c:	f04f 32ff 	mov.w	r2, #4294967295
 8008420:	f1c3 0320 	rsb	r3, r3, #32
 8008424:	fa22 f303 	lsr.w	r3, r2, r3
 8008428:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800842c:	401a      	ands	r2, r3
 800842e:	f846 2c04 	str.w	r2, [r6, #-4]
 8008432:	e7d3      	b.n	80083dc <__hexnan+0xd4>
 8008434:	3f04      	subs	r7, #4
 8008436:	e7d1      	b.n	80083dc <__hexnan+0xd4>
 8008438:	2004      	movs	r0, #4
 800843a:	b007      	add	sp, #28
 800843c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008440 <_localeconv_r>:
 8008440:	4800      	ldr	r0, [pc, #0]	; (8008444 <_localeconv_r+0x4>)
 8008442:	4770      	bx	lr
 8008444:	20000184 	.word	0x20000184

08008448 <malloc>:
 8008448:	4b02      	ldr	r3, [pc, #8]	; (8008454 <malloc+0xc>)
 800844a:	4601      	mov	r1, r0
 800844c:	6818      	ldr	r0, [r3, #0]
 800844e:	f000 bd2f 	b.w	8008eb0 <_malloc_r>
 8008452:	bf00      	nop
 8008454:	2000002c 	.word	0x2000002c

08008458 <__ascii_mbtowc>:
 8008458:	b082      	sub	sp, #8
 800845a:	b901      	cbnz	r1, 800845e <__ascii_mbtowc+0x6>
 800845c:	a901      	add	r1, sp, #4
 800845e:	b142      	cbz	r2, 8008472 <__ascii_mbtowc+0x1a>
 8008460:	b14b      	cbz	r3, 8008476 <__ascii_mbtowc+0x1e>
 8008462:	7813      	ldrb	r3, [r2, #0]
 8008464:	600b      	str	r3, [r1, #0]
 8008466:	7812      	ldrb	r2, [r2, #0]
 8008468:	1e10      	subs	r0, r2, #0
 800846a:	bf18      	it	ne
 800846c:	2001      	movne	r0, #1
 800846e:	b002      	add	sp, #8
 8008470:	4770      	bx	lr
 8008472:	4610      	mov	r0, r2
 8008474:	e7fb      	b.n	800846e <__ascii_mbtowc+0x16>
 8008476:	f06f 0001 	mvn.w	r0, #1
 800847a:	e7f8      	b.n	800846e <__ascii_mbtowc+0x16>

0800847c <_Balloc>:
 800847c:	b570      	push	{r4, r5, r6, lr}
 800847e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008480:	4604      	mov	r4, r0
 8008482:	460d      	mov	r5, r1
 8008484:	b976      	cbnz	r6, 80084a4 <_Balloc+0x28>
 8008486:	2010      	movs	r0, #16
 8008488:	f7ff ffde 	bl	8008448 <malloc>
 800848c:	4602      	mov	r2, r0
 800848e:	6260      	str	r0, [r4, #36]	; 0x24
 8008490:	b920      	cbnz	r0, 800849c <_Balloc+0x20>
 8008492:	4b18      	ldr	r3, [pc, #96]	; (80084f4 <_Balloc+0x78>)
 8008494:	4818      	ldr	r0, [pc, #96]	; (80084f8 <_Balloc+0x7c>)
 8008496:	2166      	movs	r1, #102	; 0x66
 8008498:	f000 fefa 	bl	8009290 <__assert_func>
 800849c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80084a0:	6006      	str	r6, [r0, #0]
 80084a2:	60c6      	str	r6, [r0, #12]
 80084a4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80084a6:	68f3      	ldr	r3, [r6, #12]
 80084a8:	b183      	cbz	r3, 80084cc <_Balloc+0x50>
 80084aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80084ac:	68db      	ldr	r3, [r3, #12]
 80084ae:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80084b2:	b9b8      	cbnz	r0, 80084e4 <_Balloc+0x68>
 80084b4:	2101      	movs	r1, #1
 80084b6:	fa01 f605 	lsl.w	r6, r1, r5
 80084ba:	1d72      	adds	r2, r6, #5
 80084bc:	0092      	lsls	r2, r2, #2
 80084be:	4620      	mov	r0, r4
 80084c0:	f000 fc97 	bl	8008df2 <_calloc_r>
 80084c4:	b160      	cbz	r0, 80084e0 <_Balloc+0x64>
 80084c6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80084ca:	e00e      	b.n	80084ea <_Balloc+0x6e>
 80084cc:	2221      	movs	r2, #33	; 0x21
 80084ce:	2104      	movs	r1, #4
 80084d0:	4620      	mov	r0, r4
 80084d2:	f000 fc8e 	bl	8008df2 <_calloc_r>
 80084d6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80084d8:	60f0      	str	r0, [r6, #12]
 80084da:	68db      	ldr	r3, [r3, #12]
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d1e4      	bne.n	80084aa <_Balloc+0x2e>
 80084e0:	2000      	movs	r0, #0
 80084e2:	bd70      	pop	{r4, r5, r6, pc}
 80084e4:	6802      	ldr	r2, [r0, #0]
 80084e6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80084ea:	2300      	movs	r3, #0
 80084ec:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80084f0:	e7f7      	b.n	80084e2 <_Balloc+0x66>
 80084f2:	bf00      	nop
 80084f4:	0800a0ae 	.word	0x0800a0ae
 80084f8:	0800a1b4 	.word	0x0800a1b4

080084fc <_Bfree>:
 80084fc:	b570      	push	{r4, r5, r6, lr}
 80084fe:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008500:	4605      	mov	r5, r0
 8008502:	460c      	mov	r4, r1
 8008504:	b976      	cbnz	r6, 8008524 <_Bfree+0x28>
 8008506:	2010      	movs	r0, #16
 8008508:	f7ff ff9e 	bl	8008448 <malloc>
 800850c:	4602      	mov	r2, r0
 800850e:	6268      	str	r0, [r5, #36]	; 0x24
 8008510:	b920      	cbnz	r0, 800851c <_Bfree+0x20>
 8008512:	4b09      	ldr	r3, [pc, #36]	; (8008538 <_Bfree+0x3c>)
 8008514:	4809      	ldr	r0, [pc, #36]	; (800853c <_Bfree+0x40>)
 8008516:	218a      	movs	r1, #138	; 0x8a
 8008518:	f000 feba 	bl	8009290 <__assert_func>
 800851c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008520:	6006      	str	r6, [r0, #0]
 8008522:	60c6      	str	r6, [r0, #12]
 8008524:	b13c      	cbz	r4, 8008536 <_Bfree+0x3a>
 8008526:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008528:	6862      	ldr	r2, [r4, #4]
 800852a:	68db      	ldr	r3, [r3, #12]
 800852c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008530:	6021      	str	r1, [r4, #0]
 8008532:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008536:	bd70      	pop	{r4, r5, r6, pc}
 8008538:	0800a0ae 	.word	0x0800a0ae
 800853c:	0800a1b4 	.word	0x0800a1b4

08008540 <__multadd>:
 8008540:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008544:	690e      	ldr	r6, [r1, #16]
 8008546:	4607      	mov	r7, r0
 8008548:	4698      	mov	r8, r3
 800854a:	460c      	mov	r4, r1
 800854c:	f101 0014 	add.w	r0, r1, #20
 8008550:	2300      	movs	r3, #0
 8008552:	6805      	ldr	r5, [r0, #0]
 8008554:	b2a9      	uxth	r1, r5
 8008556:	fb02 8101 	mla	r1, r2, r1, r8
 800855a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800855e:	0c2d      	lsrs	r5, r5, #16
 8008560:	fb02 c505 	mla	r5, r2, r5, ip
 8008564:	b289      	uxth	r1, r1
 8008566:	3301      	adds	r3, #1
 8008568:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800856c:	429e      	cmp	r6, r3
 800856e:	f840 1b04 	str.w	r1, [r0], #4
 8008572:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8008576:	dcec      	bgt.n	8008552 <__multadd+0x12>
 8008578:	f1b8 0f00 	cmp.w	r8, #0
 800857c:	d022      	beq.n	80085c4 <__multadd+0x84>
 800857e:	68a3      	ldr	r3, [r4, #8]
 8008580:	42b3      	cmp	r3, r6
 8008582:	dc19      	bgt.n	80085b8 <__multadd+0x78>
 8008584:	6861      	ldr	r1, [r4, #4]
 8008586:	4638      	mov	r0, r7
 8008588:	3101      	adds	r1, #1
 800858a:	f7ff ff77 	bl	800847c <_Balloc>
 800858e:	4605      	mov	r5, r0
 8008590:	b928      	cbnz	r0, 800859e <__multadd+0x5e>
 8008592:	4602      	mov	r2, r0
 8008594:	4b0d      	ldr	r3, [pc, #52]	; (80085cc <__multadd+0x8c>)
 8008596:	480e      	ldr	r0, [pc, #56]	; (80085d0 <__multadd+0x90>)
 8008598:	21b5      	movs	r1, #181	; 0xb5
 800859a:	f000 fe79 	bl	8009290 <__assert_func>
 800859e:	6922      	ldr	r2, [r4, #16]
 80085a0:	3202      	adds	r2, #2
 80085a2:	f104 010c 	add.w	r1, r4, #12
 80085a6:	0092      	lsls	r2, r2, #2
 80085a8:	300c      	adds	r0, #12
 80085aa:	f7fc ffdd 	bl	8005568 <memcpy>
 80085ae:	4621      	mov	r1, r4
 80085b0:	4638      	mov	r0, r7
 80085b2:	f7ff ffa3 	bl	80084fc <_Bfree>
 80085b6:	462c      	mov	r4, r5
 80085b8:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80085bc:	3601      	adds	r6, #1
 80085be:	f8c3 8014 	str.w	r8, [r3, #20]
 80085c2:	6126      	str	r6, [r4, #16]
 80085c4:	4620      	mov	r0, r4
 80085c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80085ca:	bf00      	nop
 80085cc:	0800a124 	.word	0x0800a124
 80085d0:	0800a1b4 	.word	0x0800a1b4

080085d4 <__s2b>:
 80085d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80085d8:	460c      	mov	r4, r1
 80085da:	4615      	mov	r5, r2
 80085dc:	461f      	mov	r7, r3
 80085de:	2209      	movs	r2, #9
 80085e0:	3308      	adds	r3, #8
 80085e2:	4606      	mov	r6, r0
 80085e4:	fb93 f3f2 	sdiv	r3, r3, r2
 80085e8:	2100      	movs	r1, #0
 80085ea:	2201      	movs	r2, #1
 80085ec:	429a      	cmp	r2, r3
 80085ee:	db09      	blt.n	8008604 <__s2b+0x30>
 80085f0:	4630      	mov	r0, r6
 80085f2:	f7ff ff43 	bl	800847c <_Balloc>
 80085f6:	b940      	cbnz	r0, 800860a <__s2b+0x36>
 80085f8:	4602      	mov	r2, r0
 80085fa:	4b19      	ldr	r3, [pc, #100]	; (8008660 <__s2b+0x8c>)
 80085fc:	4819      	ldr	r0, [pc, #100]	; (8008664 <__s2b+0x90>)
 80085fe:	21ce      	movs	r1, #206	; 0xce
 8008600:	f000 fe46 	bl	8009290 <__assert_func>
 8008604:	0052      	lsls	r2, r2, #1
 8008606:	3101      	adds	r1, #1
 8008608:	e7f0      	b.n	80085ec <__s2b+0x18>
 800860a:	9b08      	ldr	r3, [sp, #32]
 800860c:	6143      	str	r3, [r0, #20]
 800860e:	2d09      	cmp	r5, #9
 8008610:	f04f 0301 	mov.w	r3, #1
 8008614:	6103      	str	r3, [r0, #16]
 8008616:	dd16      	ble.n	8008646 <__s2b+0x72>
 8008618:	f104 0909 	add.w	r9, r4, #9
 800861c:	46c8      	mov	r8, r9
 800861e:	442c      	add	r4, r5
 8008620:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008624:	4601      	mov	r1, r0
 8008626:	3b30      	subs	r3, #48	; 0x30
 8008628:	220a      	movs	r2, #10
 800862a:	4630      	mov	r0, r6
 800862c:	f7ff ff88 	bl	8008540 <__multadd>
 8008630:	45a0      	cmp	r8, r4
 8008632:	d1f5      	bne.n	8008620 <__s2b+0x4c>
 8008634:	f1a5 0408 	sub.w	r4, r5, #8
 8008638:	444c      	add	r4, r9
 800863a:	1b2d      	subs	r5, r5, r4
 800863c:	1963      	adds	r3, r4, r5
 800863e:	42bb      	cmp	r3, r7
 8008640:	db04      	blt.n	800864c <__s2b+0x78>
 8008642:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008646:	340a      	adds	r4, #10
 8008648:	2509      	movs	r5, #9
 800864a:	e7f6      	b.n	800863a <__s2b+0x66>
 800864c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008650:	4601      	mov	r1, r0
 8008652:	3b30      	subs	r3, #48	; 0x30
 8008654:	220a      	movs	r2, #10
 8008656:	4630      	mov	r0, r6
 8008658:	f7ff ff72 	bl	8008540 <__multadd>
 800865c:	e7ee      	b.n	800863c <__s2b+0x68>
 800865e:	bf00      	nop
 8008660:	0800a124 	.word	0x0800a124
 8008664:	0800a1b4 	.word	0x0800a1b4

08008668 <__hi0bits>:
 8008668:	0c03      	lsrs	r3, r0, #16
 800866a:	041b      	lsls	r3, r3, #16
 800866c:	b9d3      	cbnz	r3, 80086a4 <__hi0bits+0x3c>
 800866e:	0400      	lsls	r0, r0, #16
 8008670:	2310      	movs	r3, #16
 8008672:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008676:	bf04      	itt	eq
 8008678:	0200      	lsleq	r0, r0, #8
 800867a:	3308      	addeq	r3, #8
 800867c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008680:	bf04      	itt	eq
 8008682:	0100      	lsleq	r0, r0, #4
 8008684:	3304      	addeq	r3, #4
 8008686:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800868a:	bf04      	itt	eq
 800868c:	0080      	lsleq	r0, r0, #2
 800868e:	3302      	addeq	r3, #2
 8008690:	2800      	cmp	r0, #0
 8008692:	db05      	blt.n	80086a0 <__hi0bits+0x38>
 8008694:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008698:	f103 0301 	add.w	r3, r3, #1
 800869c:	bf08      	it	eq
 800869e:	2320      	moveq	r3, #32
 80086a0:	4618      	mov	r0, r3
 80086a2:	4770      	bx	lr
 80086a4:	2300      	movs	r3, #0
 80086a6:	e7e4      	b.n	8008672 <__hi0bits+0xa>

080086a8 <__lo0bits>:
 80086a8:	6803      	ldr	r3, [r0, #0]
 80086aa:	f013 0207 	ands.w	r2, r3, #7
 80086ae:	4601      	mov	r1, r0
 80086b0:	d00b      	beq.n	80086ca <__lo0bits+0x22>
 80086b2:	07da      	lsls	r2, r3, #31
 80086b4:	d424      	bmi.n	8008700 <__lo0bits+0x58>
 80086b6:	0798      	lsls	r0, r3, #30
 80086b8:	bf49      	itett	mi
 80086ba:	085b      	lsrmi	r3, r3, #1
 80086bc:	089b      	lsrpl	r3, r3, #2
 80086be:	2001      	movmi	r0, #1
 80086c0:	600b      	strmi	r3, [r1, #0]
 80086c2:	bf5c      	itt	pl
 80086c4:	600b      	strpl	r3, [r1, #0]
 80086c6:	2002      	movpl	r0, #2
 80086c8:	4770      	bx	lr
 80086ca:	b298      	uxth	r0, r3
 80086cc:	b9b0      	cbnz	r0, 80086fc <__lo0bits+0x54>
 80086ce:	0c1b      	lsrs	r3, r3, #16
 80086d0:	2010      	movs	r0, #16
 80086d2:	f013 0fff 	tst.w	r3, #255	; 0xff
 80086d6:	bf04      	itt	eq
 80086d8:	0a1b      	lsreq	r3, r3, #8
 80086da:	3008      	addeq	r0, #8
 80086dc:	071a      	lsls	r2, r3, #28
 80086de:	bf04      	itt	eq
 80086e0:	091b      	lsreq	r3, r3, #4
 80086e2:	3004      	addeq	r0, #4
 80086e4:	079a      	lsls	r2, r3, #30
 80086e6:	bf04      	itt	eq
 80086e8:	089b      	lsreq	r3, r3, #2
 80086ea:	3002      	addeq	r0, #2
 80086ec:	07da      	lsls	r2, r3, #31
 80086ee:	d403      	bmi.n	80086f8 <__lo0bits+0x50>
 80086f0:	085b      	lsrs	r3, r3, #1
 80086f2:	f100 0001 	add.w	r0, r0, #1
 80086f6:	d005      	beq.n	8008704 <__lo0bits+0x5c>
 80086f8:	600b      	str	r3, [r1, #0]
 80086fa:	4770      	bx	lr
 80086fc:	4610      	mov	r0, r2
 80086fe:	e7e8      	b.n	80086d2 <__lo0bits+0x2a>
 8008700:	2000      	movs	r0, #0
 8008702:	4770      	bx	lr
 8008704:	2020      	movs	r0, #32
 8008706:	4770      	bx	lr

08008708 <__i2b>:
 8008708:	b510      	push	{r4, lr}
 800870a:	460c      	mov	r4, r1
 800870c:	2101      	movs	r1, #1
 800870e:	f7ff feb5 	bl	800847c <_Balloc>
 8008712:	4602      	mov	r2, r0
 8008714:	b928      	cbnz	r0, 8008722 <__i2b+0x1a>
 8008716:	4b05      	ldr	r3, [pc, #20]	; (800872c <__i2b+0x24>)
 8008718:	4805      	ldr	r0, [pc, #20]	; (8008730 <__i2b+0x28>)
 800871a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800871e:	f000 fdb7 	bl	8009290 <__assert_func>
 8008722:	2301      	movs	r3, #1
 8008724:	6144      	str	r4, [r0, #20]
 8008726:	6103      	str	r3, [r0, #16]
 8008728:	bd10      	pop	{r4, pc}
 800872a:	bf00      	nop
 800872c:	0800a124 	.word	0x0800a124
 8008730:	0800a1b4 	.word	0x0800a1b4

08008734 <__multiply>:
 8008734:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008738:	4614      	mov	r4, r2
 800873a:	690a      	ldr	r2, [r1, #16]
 800873c:	6923      	ldr	r3, [r4, #16]
 800873e:	429a      	cmp	r2, r3
 8008740:	bfb8      	it	lt
 8008742:	460b      	movlt	r3, r1
 8008744:	460d      	mov	r5, r1
 8008746:	bfbc      	itt	lt
 8008748:	4625      	movlt	r5, r4
 800874a:	461c      	movlt	r4, r3
 800874c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8008750:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8008754:	68ab      	ldr	r3, [r5, #8]
 8008756:	6869      	ldr	r1, [r5, #4]
 8008758:	eb0a 0709 	add.w	r7, sl, r9
 800875c:	42bb      	cmp	r3, r7
 800875e:	b085      	sub	sp, #20
 8008760:	bfb8      	it	lt
 8008762:	3101      	addlt	r1, #1
 8008764:	f7ff fe8a 	bl	800847c <_Balloc>
 8008768:	b930      	cbnz	r0, 8008778 <__multiply+0x44>
 800876a:	4602      	mov	r2, r0
 800876c:	4b42      	ldr	r3, [pc, #264]	; (8008878 <__multiply+0x144>)
 800876e:	4843      	ldr	r0, [pc, #268]	; (800887c <__multiply+0x148>)
 8008770:	f240 115d 	movw	r1, #349	; 0x15d
 8008774:	f000 fd8c 	bl	8009290 <__assert_func>
 8008778:	f100 0614 	add.w	r6, r0, #20
 800877c:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8008780:	4633      	mov	r3, r6
 8008782:	2200      	movs	r2, #0
 8008784:	4543      	cmp	r3, r8
 8008786:	d31e      	bcc.n	80087c6 <__multiply+0x92>
 8008788:	f105 0c14 	add.w	ip, r5, #20
 800878c:	f104 0314 	add.w	r3, r4, #20
 8008790:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8008794:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8008798:	9202      	str	r2, [sp, #8]
 800879a:	ebac 0205 	sub.w	r2, ip, r5
 800879e:	3a15      	subs	r2, #21
 80087a0:	f022 0203 	bic.w	r2, r2, #3
 80087a4:	3204      	adds	r2, #4
 80087a6:	f105 0115 	add.w	r1, r5, #21
 80087aa:	458c      	cmp	ip, r1
 80087ac:	bf38      	it	cc
 80087ae:	2204      	movcc	r2, #4
 80087b0:	9201      	str	r2, [sp, #4]
 80087b2:	9a02      	ldr	r2, [sp, #8]
 80087b4:	9303      	str	r3, [sp, #12]
 80087b6:	429a      	cmp	r2, r3
 80087b8:	d808      	bhi.n	80087cc <__multiply+0x98>
 80087ba:	2f00      	cmp	r7, #0
 80087bc:	dc55      	bgt.n	800886a <__multiply+0x136>
 80087be:	6107      	str	r7, [r0, #16]
 80087c0:	b005      	add	sp, #20
 80087c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087c6:	f843 2b04 	str.w	r2, [r3], #4
 80087ca:	e7db      	b.n	8008784 <__multiply+0x50>
 80087cc:	f8b3 a000 	ldrh.w	sl, [r3]
 80087d0:	f1ba 0f00 	cmp.w	sl, #0
 80087d4:	d020      	beq.n	8008818 <__multiply+0xe4>
 80087d6:	f105 0e14 	add.w	lr, r5, #20
 80087da:	46b1      	mov	r9, r6
 80087dc:	2200      	movs	r2, #0
 80087de:	f85e 4b04 	ldr.w	r4, [lr], #4
 80087e2:	f8d9 b000 	ldr.w	fp, [r9]
 80087e6:	b2a1      	uxth	r1, r4
 80087e8:	fa1f fb8b 	uxth.w	fp, fp
 80087ec:	fb0a b101 	mla	r1, sl, r1, fp
 80087f0:	4411      	add	r1, r2
 80087f2:	f8d9 2000 	ldr.w	r2, [r9]
 80087f6:	0c24      	lsrs	r4, r4, #16
 80087f8:	0c12      	lsrs	r2, r2, #16
 80087fa:	fb0a 2404 	mla	r4, sl, r4, r2
 80087fe:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8008802:	b289      	uxth	r1, r1
 8008804:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8008808:	45f4      	cmp	ip, lr
 800880a:	f849 1b04 	str.w	r1, [r9], #4
 800880e:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8008812:	d8e4      	bhi.n	80087de <__multiply+0xaa>
 8008814:	9901      	ldr	r1, [sp, #4]
 8008816:	5072      	str	r2, [r6, r1]
 8008818:	9a03      	ldr	r2, [sp, #12]
 800881a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800881e:	3304      	adds	r3, #4
 8008820:	f1b9 0f00 	cmp.w	r9, #0
 8008824:	d01f      	beq.n	8008866 <__multiply+0x132>
 8008826:	6834      	ldr	r4, [r6, #0]
 8008828:	f105 0114 	add.w	r1, r5, #20
 800882c:	46b6      	mov	lr, r6
 800882e:	f04f 0a00 	mov.w	sl, #0
 8008832:	880a      	ldrh	r2, [r1, #0]
 8008834:	f8be b002 	ldrh.w	fp, [lr, #2]
 8008838:	fb09 b202 	mla	r2, r9, r2, fp
 800883c:	4492      	add	sl, r2
 800883e:	b2a4      	uxth	r4, r4
 8008840:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8008844:	f84e 4b04 	str.w	r4, [lr], #4
 8008848:	f851 4b04 	ldr.w	r4, [r1], #4
 800884c:	f8be 2000 	ldrh.w	r2, [lr]
 8008850:	0c24      	lsrs	r4, r4, #16
 8008852:	fb09 2404 	mla	r4, r9, r4, r2
 8008856:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800885a:	458c      	cmp	ip, r1
 800885c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8008860:	d8e7      	bhi.n	8008832 <__multiply+0xfe>
 8008862:	9a01      	ldr	r2, [sp, #4]
 8008864:	50b4      	str	r4, [r6, r2]
 8008866:	3604      	adds	r6, #4
 8008868:	e7a3      	b.n	80087b2 <__multiply+0x7e>
 800886a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800886e:	2b00      	cmp	r3, #0
 8008870:	d1a5      	bne.n	80087be <__multiply+0x8a>
 8008872:	3f01      	subs	r7, #1
 8008874:	e7a1      	b.n	80087ba <__multiply+0x86>
 8008876:	bf00      	nop
 8008878:	0800a124 	.word	0x0800a124
 800887c:	0800a1b4 	.word	0x0800a1b4

08008880 <__pow5mult>:
 8008880:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008884:	4615      	mov	r5, r2
 8008886:	f012 0203 	ands.w	r2, r2, #3
 800888a:	4606      	mov	r6, r0
 800888c:	460f      	mov	r7, r1
 800888e:	d007      	beq.n	80088a0 <__pow5mult+0x20>
 8008890:	4c25      	ldr	r4, [pc, #148]	; (8008928 <__pow5mult+0xa8>)
 8008892:	3a01      	subs	r2, #1
 8008894:	2300      	movs	r3, #0
 8008896:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800889a:	f7ff fe51 	bl	8008540 <__multadd>
 800889e:	4607      	mov	r7, r0
 80088a0:	10ad      	asrs	r5, r5, #2
 80088a2:	d03d      	beq.n	8008920 <__pow5mult+0xa0>
 80088a4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80088a6:	b97c      	cbnz	r4, 80088c8 <__pow5mult+0x48>
 80088a8:	2010      	movs	r0, #16
 80088aa:	f7ff fdcd 	bl	8008448 <malloc>
 80088ae:	4602      	mov	r2, r0
 80088b0:	6270      	str	r0, [r6, #36]	; 0x24
 80088b2:	b928      	cbnz	r0, 80088c0 <__pow5mult+0x40>
 80088b4:	4b1d      	ldr	r3, [pc, #116]	; (800892c <__pow5mult+0xac>)
 80088b6:	481e      	ldr	r0, [pc, #120]	; (8008930 <__pow5mult+0xb0>)
 80088b8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80088bc:	f000 fce8 	bl	8009290 <__assert_func>
 80088c0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80088c4:	6004      	str	r4, [r0, #0]
 80088c6:	60c4      	str	r4, [r0, #12]
 80088c8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80088cc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80088d0:	b94c      	cbnz	r4, 80088e6 <__pow5mult+0x66>
 80088d2:	f240 2171 	movw	r1, #625	; 0x271
 80088d6:	4630      	mov	r0, r6
 80088d8:	f7ff ff16 	bl	8008708 <__i2b>
 80088dc:	2300      	movs	r3, #0
 80088de:	f8c8 0008 	str.w	r0, [r8, #8]
 80088e2:	4604      	mov	r4, r0
 80088e4:	6003      	str	r3, [r0, #0]
 80088e6:	f04f 0900 	mov.w	r9, #0
 80088ea:	07eb      	lsls	r3, r5, #31
 80088ec:	d50a      	bpl.n	8008904 <__pow5mult+0x84>
 80088ee:	4639      	mov	r1, r7
 80088f0:	4622      	mov	r2, r4
 80088f2:	4630      	mov	r0, r6
 80088f4:	f7ff ff1e 	bl	8008734 <__multiply>
 80088f8:	4639      	mov	r1, r7
 80088fa:	4680      	mov	r8, r0
 80088fc:	4630      	mov	r0, r6
 80088fe:	f7ff fdfd 	bl	80084fc <_Bfree>
 8008902:	4647      	mov	r7, r8
 8008904:	106d      	asrs	r5, r5, #1
 8008906:	d00b      	beq.n	8008920 <__pow5mult+0xa0>
 8008908:	6820      	ldr	r0, [r4, #0]
 800890a:	b938      	cbnz	r0, 800891c <__pow5mult+0x9c>
 800890c:	4622      	mov	r2, r4
 800890e:	4621      	mov	r1, r4
 8008910:	4630      	mov	r0, r6
 8008912:	f7ff ff0f 	bl	8008734 <__multiply>
 8008916:	6020      	str	r0, [r4, #0]
 8008918:	f8c0 9000 	str.w	r9, [r0]
 800891c:	4604      	mov	r4, r0
 800891e:	e7e4      	b.n	80088ea <__pow5mult+0x6a>
 8008920:	4638      	mov	r0, r7
 8008922:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008926:	bf00      	nop
 8008928:	0800a308 	.word	0x0800a308
 800892c:	0800a0ae 	.word	0x0800a0ae
 8008930:	0800a1b4 	.word	0x0800a1b4

08008934 <__lshift>:
 8008934:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008938:	460c      	mov	r4, r1
 800893a:	6849      	ldr	r1, [r1, #4]
 800893c:	6923      	ldr	r3, [r4, #16]
 800893e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008942:	68a3      	ldr	r3, [r4, #8]
 8008944:	4607      	mov	r7, r0
 8008946:	4691      	mov	r9, r2
 8008948:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800894c:	f108 0601 	add.w	r6, r8, #1
 8008950:	42b3      	cmp	r3, r6
 8008952:	db0b      	blt.n	800896c <__lshift+0x38>
 8008954:	4638      	mov	r0, r7
 8008956:	f7ff fd91 	bl	800847c <_Balloc>
 800895a:	4605      	mov	r5, r0
 800895c:	b948      	cbnz	r0, 8008972 <__lshift+0x3e>
 800895e:	4602      	mov	r2, r0
 8008960:	4b28      	ldr	r3, [pc, #160]	; (8008a04 <__lshift+0xd0>)
 8008962:	4829      	ldr	r0, [pc, #164]	; (8008a08 <__lshift+0xd4>)
 8008964:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008968:	f000 fc92 	bl	8009290 <__assert_func>
 800896c:	3101      	adds	r1, #1
 800896e:	005b      	lsls	r3, r3, #1
 8008970:	e7ee      	b.n	8008950 <__lshift+0x1c>
 8008972:	2300      	movs	r3, #0
 8008974:	f100 0114 	add.w	r1, r0, #20
 8008978:	f100 0210 	add.w	r2, r0, #16
 800897c:	4618      	mov	r0, r3
 800897e:	4553      	cmp	r3, sl
 8008980:	db33      	blt.n	80089ea <__lshift+0xb6>
 8008982:	6920      	ldr	r0, [r4, #16]
 8008984:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008988:	f104 0314 	add.w	r3, r4, #20
 800898c:	f019 091f 	ands.w	r9, r9, #31
 8008990:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008994:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008998:	d02b      	beq.n	80089f2 <__lshift+0xbe>
 800899a:	f1c9 0e20 	rsb	lr, r9, #32
 800899e:	468a      	mov	sl, r1
 80089a0:	2200      	movs	r2, #0
 80089a2:	6818      	ldr	r0, [r3, #0]
 80089a4:	fa00 f009 	lsl.w	r0, r0, r9
 80089a8:	4302      	orrs	r2, r0
 80089aa:	f84a 2b04 	str.w	r2, [sl], #4
 80089ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80089b2:	459c      	cmp	ip, r3
 80089b4:	fa22 f20e 	lsr.w	r2, r2, lr
 80089b8:	d8f3      	bhi.n	80089a2 <__lshift+0x6e>
 80089ba:	ebac 0304 	sub.w	r3, ip, r4
 80089be:	3b15      	subs	r3, #21
 80089c0:	f023 0303 	bic.w	r3, r3, #3
 80089c4:	3304      	adds	r3, #4
 80089c6:	f104 0015 	add.w	r0, r4, #21
 80089ca:	4584      	cmp	ip, r0
 80089cc:	bf38      	it	cc
 80089ce:	2304      	movcc	r3, #4
 80089d0:	50ca      	str	r2, [r1, r3]
 80089d2:	b10a      	cbz	r2, 80089d8 <__lshift+0xa4>
 80089d4:	f108 0602 	add.w	r6, r8, #2
 80089d8:	3e01      	subs	r6, #1
 80089da:	4638      	mov	r0, r7
 80089dc:	612e      	str	r6, [r5, #16]
 80089de:	4621      	mov	r1, r4
 80089e0:	f7ff fd8c 	bl	80084fc <_Bfree>
 80089e4:	4628      	mov	r0, r5
 80089e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80089ea:	f842 0f04 	str.w	r0, [r2, #4]!
 80089ee:	3301      	adds	r3, #1
 80089f0:	e7c5      	b.n	800897e <__lshift+0x4a>
 80089f2:	3904      	subs	r1, #4
 80089f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80089f8:	f841 2f04 	str.w	r2, [r1, #4]!
 80089fc:	459c      	cmp	ip, r3
 80089fe:	d8f9      	bhi.n	80089f4 <__lshift+0xc0>
 8008a00:	e7ea      	b.n	80089d8 <__lshift+0xa4>
 8008a02:	bf00      	nop
 8008a04:	0800a124 	.word	0x0800a124
 8008a08:	0800a1b4 	.word	0x0800a1b4

08008a0c <__mcmp>:
 8008a0c:	b530      	push	{r4, r5, lr}
 8008a0e:	6902      	ldr	r2, [r0, #16]
 8008a10:	690c      	ldr	r4, [r1, #16]
 8008a12:	1b12      	subs	r2, r2, r4
 8008a14:	d10e      	bne.n	8008a34 <__mcmp+0x28>
 8008a16:	f100 0314 	add.w	r3, r0, #20
 8008a1a:	3114      	adds	r1, #20
 8008a1c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008a20:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008a24:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008a28:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008a2c:	42a5      	cmp	r5, r4
 8008a2e:	d003      	beq.n	8008a38 <__mcmp+0x2c>
 8008a30:	d305      	bcc.n	8008a3e <__mcmp+0x32>
 8008a32:	2201      	movs	r2, #1
 8008a34:	4610      	mov	r0, r2
 8008a36:	bd30      	pop	{r4, r5, pc}
 8008a38:	4283      	cmp	r3, r0
 8008a3a:	d3f3      	bcc.n	8008a24 <__mcmp+0x18>
 8008a3c:	e7fa      	b.n	8008a34 <__mcmp+0x28>
 8008a3e:	f04f 32ff 	mov.w	r2, #4294967295
 8008a42:	e7f7      	b.n	8008a34 <__mcmp+0x28>

08008a44 <__mdiff>:
 8008a44:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a48:	460c      	mov	r4, r1
 8008a4a:	4606      	mov	r6, r0
 8008a4c:	4611      	mov	r1, r2
 8008a4e:	4620      	mov	r0, r4
 8008a50:	4617      	mov	r7, r2
 8008a52:	f7ff ffdb 	bl	8008a0c <__mcmp>
 8008a56:	1e05      	subs	r5, r0, #0
 8008a58:	d110      	bne.n	8008a7c <__mdiff+0x38>
 8008a5a:	4629      	mov	r1, r5
 8008a5c:	4630      	mov	r0, r6
 8008a5e:	f7ff fd0d 	bl	800847c <_Balloc>
 8008a62:	b930      	cbnz	r0, 8008a72 <__mdiff+0x2e>
 8008a64:	4b39      	ldr	r3, [pc, #228]	; (8008b4c <__mdiff+0x108>)
 8008a66:	4602      	mov	r2, r0
 8008a68:	f240 2132 	movw	r1, #562	; 0x232
 8008a6c:	4838      	ldr	r0, [pc, #224]	; (8008b50 <__mdiff+0x10c>)
 8008a6e:	f000 fc0f 	bl	8009290 <__assert_func>
 8008a72:	2301      	movs	r3, #1
 8008a74:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008a78:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a7c:	bfa4      	itt	ge
 8008a7e:	463b      	movge	r3, r7
 8008a80:	4627      	movge	r7, r4
 8008a82:	4630      	mov	r0, r6
 8008a84:	6879      	ldr	r1, [r7, #4]
 8008a86:	bfa6      	itte	ge
 8008a88:	461c      	movge	r4, r3
 8008a8a:	2500      	movge	r5, #0
 8008a8c:	2501      	movlt	r5, #1
 8008a8e:	f7ff fcf5 	bl	800847c <_Balloc>
 8008a92:	b920      	cbnz	r0, 8008a9e <__mdiff+0x5a>
 8008a94:	4b2d      	ldr	r3, [pc, #180]	; (8008b4c <__mdiff+0x108>)
 8008a96:	4602      	mov	r2, r0
 8008a98:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008a9c:	e7e6      	b.n	8008a6c <__mdiff+0x28>
 8008a9e:	693e      	ldr	r6, [r7, #16]
 8008aa0:	60c5      	str	r5, [r0, #12]
 8008aa2:	6925      	ldr	r5, [r4, #16]
 8008aa4:	f107 0114 	add.w	r1, r7, #20
 8008aa8:	f104 0914 	add.w	r9, r4, #20
 8008aac:	f100 0e14 	add.w	lr, r0, #20
 8008ab0:	f107 0210 	add.w	r2, r7, #16
 8008ab4:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8008ab8:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8008abc:	46f2      	mov	sl, lr
 8008abe:	2700      	movs	r7, #0
 8008ac0:	f859 3b04 	ldr.w	r3, [r9], #4
 8008ac4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008ac8:	fa1f f883 	uxth.w	r8, r3
 8008acc:	fa17 f78b 	uxtah	r7, r7, fp
 8008ad0:	0c1b      	lsrs	r3, r3, #16
 8008ad2:	eba7 0808 	sub.w	r8, r7, r8
 8008ad6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008ada:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008ade:	fa1f f888 	uxth.w	r8, r8
 8008ae2:	141f      	asrs	r7, r3, #16
 8008ae4:	454d      	cmp	r5, r9
 8008ae6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008aea:	f84a 3b04 	str.w	r3, [sl], #4
 8008aee:	d8e7      	bhi.n	8008ac0 <__mdiff+0x7c>
 8008af0:	1b2b      	subs	r3, r5, r4
 8008af2:	3b15      	subs	r3, #21
 8008af4:	f023 0303 	bic.w	r3, r3, #3
 8008af8:	3304      	adds	r3, #4
 8008afa:	3415      	adds	r4, #21
 8008afc:	42a5      	cmp	r5, r4
 8008afe:	bf38      	it	cc
 8008b00:	2304      	movcc	r3, #4
 8008b02:	4419      	add	r1, r3
 8008b04:	4473      	add	r3, lr
 8008b06:	469e      	mov	lr, r3
 8008b08:	460d      	mov	r5, r1
 8008b0a:	4565      	cmp	r5, ip
 8008b0c:	d30e      	bcc.n	8008b2c <__mdiff+0xe8>
 8008b0e:	f10c 0203 	add.w	r2, ip, #3
 8008b12:	1a52      	subs	r2, r2, r1
 8008b14:	f022 0203 	bic.w	r2, r2, #3
 8008b18:	3903      	subs	r1, #3
 8008b1a:	458c      	cmp	ip, r1
 8008b1c:	bf38      	it	cc
 8008b1e:	2200      	movcc	r2, #0
 8008b20:	441a      	add	r2, r3
 8008b22:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8008b26:	b17b      	cbz	r3, 8008b48 <__mdiff+0x104>
 8008b28:	6106      	str	r6, [r0, #16]
 8008b2a:	e7a5      	b.n	8008a78 <__mdiff+0x34>
 8008b2c:	f855 8b04 	ldr.w	r8, [r5], #4
 8008b30:	fa17 f488 	uxtah	r4, r7, r8
 8008b34:	1422      	asrs	r2, r4, #16
 8008b36:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8008b3a:	b2a4      	uxth	r4, r4
 8008b3c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8008b40:	f84e 4b04 	str.w	r4, [lr], #4
 8008b44:	1417      	asrs	r7, r2, #16
 8008b46:	e7e0      	b.n	8008b0a <__mdiff+0xc6>
 8008b48:	3e01      	subs	r6, #1
 8008b4a:	e7ea      	b.n	8008b22 <__mdiff+0xde>
 8008b4c:	0800a124 	.word	0x0800a124
 8008b50:	0800a1b4 	.word	0x0800a1b4

08008b54 <__ulp>:
 8008b54:	b082      	sub	sp, #8
 8008b56:	ed8d 0b00 	vstr	d0, [sp]
 8008b5a:	9b01      	ldr	r3, [sp, #4]
 8008b5c:	4912      	ldr	r1, [pc, #72]	; (8008ba8 <__ulp+0x54>)
 8008b5e:	4019      	ands	r1, r3
 8008b60:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8008b64:	2900      	cmp	r1, #0
 8008b66:	dd05      	ble.n	8008b74 <__ulp+0x20>
 8008b68:	2200      	movs	r2, #0
 8008b6a:	460b      	mov	r3, r1
 8008b6c:	ec43 2b10 	vmov	d0, r2, r3
 8008b70:	b002      	add	sp, #8
 8008b72:	4770      	bx	lr
 8008b74:	4249      	negs	r1, r1
 8008b76:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8008b7a:	ea4f 5021 	mov.w	r0, r1, asr #20
 8008b7e:	f04f 0200 	mov.w	r2, #0
 8008b82:	f04f 0300 	mov.w	r3, #0
 8008b86:	da04      	bge.n	8008b92 <__ulp+0x3e>
 8008b88:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8008b8c:	fa41 f300 	asr.w	r3, r1, r0
 8008b90:	e7ec      	b.n	8008b6c <__ulp+0x18>
 8008b92:	f1a0 0114 	sub.w	r1, r0, #20
 8008b96:	291e      	cmp	r1, #30
 8008b98:	bfda      	itte	le
 8008b9a:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8008b9e:	fa20 f101 	lsrle.w	r1, r0, r1
 8008ba2:	2101      	movgt	r1, #1
 8008ba4:	460a      	mov	r2, r1
 8008ba6:	e7e1      	b.n	8008b6c <__ulp+0x18>
 8008ba8:	7ff00000 	.word	0x7ff00000

08008bac <__b2d>:
 8008bac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bae:	6905      	ldr	r5, [r0, #16]
 8008bb0:	f100 0714 	add.w	r7, r0, #20
 8008bb4:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8008bb8:	1f2e      	subs	r6, r5, #4
 8008bba:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8008bbe:	4620      	mov	r0, r4
 8008bc0:	f7ff fd52 	bl	8008668 <__hi0bits>
 8008bc4:	f1c0 0320 	rsb	r3, r0, #32
 8008bc8:	280a      	cmp	r0, #10
 8008bca:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8008c48 <__b2d+0x9c>
 8008bce:	600b      	str	r3, [r1, #0]
 8008bd0:	dc14      	bgt.n	8008bfc <__b2d+0x50>
 8008bd2:	f1c0 0e0b 	rsb	lr, r0, #11
 8008bd6:	fa24 f10e 	lsr.w	r1, r4, lr
 8008bda:	42b7      	cmp	r7, r6
 8008bdc:	ea41 030c 	orr.w	r3, r1, ip
 8008be0:	bf34      	ite	cc
 8008be2:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8008be6:	2100      	movcs	r1, #0
 8008be8:	3015      	adds	r0, #21
 8008bea:	fa04 f000 	lsl.w	r0, r4, r0
 8008bee:	fa21 f10e 	lsr.w	r1, r1, lr
 8008bf2:	ea40 0201 	orr.w	r2, r0, r1
 8008bf6:	ec43 2b10 	vmov	d0, r2, r3
 8008bfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008bfc:	42b7      	cmp	r7, r6
 8008bfe:	bf3a      	itte	cc
 8008c00:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8008c04:	f1a5 0608 	subcc.w	r6, r5, #8
 8008c08:	2100      	movcs	r1, #0
 8008c0a:	380b      	subs	r0, #11
 8008c0c:	d017      	beq.n	8008c3e <__b2d+0x92>
 8008c0e:	f1c0 0c20 	rsb	ip, r0, #32
 8008c12:	fa04 f500 	lsl.w	r5, r4, r0
 8008c16:	42be      	cmp	r6, r7
 8008c18:	fa21 f40c 	lsr.w	r4, r1, ip
 8008c1c:	ea45 0504 	orr.w	r5, r5, r4
 8008c20:	bf8c      	ite	hi
 8008c22:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8008c26:	2400      	movls	r4, #0
 8008c28:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8008c2c:	fa01 f000 	lsl.w	r0, r1, r0
 8008c30:	fa24 f40c 	lsr.w	r4, r4, ip
 8008c34:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008c38:	ea40 0204 	orr.w	r2, r0, r4
 8008c3c:	e7db      	b.n	8008bf6 <__b2d+0x4a>
 8008c3e:	ea44 030c 	orr.w	r3, r4, ip
 8008c42:	460a      	mov	r2, r1
 8008c44:	e7d7      	b.n	8008bf6 <__b2d+0x4a>
 8008c46:	bf00      	nop
 8008c48:	3ff00000 	.word	0x3ff00000

08008c4c <__d2b>:
 8008c4c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008c50:	4689      	mov	r9, r1
 8008c52:	2101      	movs	r1, #1
 8008c54:	ec57 6b10 	vmov	r6, r7, d0
 8008c58:	4690      	mov	r8, r2
 8008c5a:	f7ff fc0f 	bl	800847c <_Balloc>
 8008c5e:	4604      	mov	r4, r0
 8008c60:	b930      	cbnz	r0, 8008c70 <__d2b+0x24>
 8008c62:	4602      	mov	r2, r0
 8008c64:	4b25      	ldr	r3, [pc, #148]	; (8008cfc <__d2b+0xb0>)
 8008c66:	4826      	ldr	r0, [pc, #152]	; (8008d00 <__d2b+0xb4>)
 8008c68:	f240 310a 	movw	r1, #778	; 0x30a
 8008c6c:	f000 fb10 	bl	8009290 <__assert_func>
 8008c70:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008c74:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008c78:	bb35      	cbnz	r5, 8008cc8 <__d2b+0x7c>
 8008c7a:	2e00      	cmp	r6, #0
 8008c7c:	9301      	str	r3, [sp, #4]
 8008c7e:	d028      	beq.n	8008cd2 <__d2b+0x86>
 8008c80:	4668      	mov	r0, sp
 8008c82:	9600      	str	r6, [sp, #0]
 8008c84:	f7ff fd10 	bl	80086a8 <__lo0bits>
 8008c88:	9900      	ldr	r1, [sp, #0]
 8008c8a:	b300      	cbz	r0, 8008cce <__d2b+0x82>
 8008c8c:	9a01      	ldr	r2, [sp, #4]
 8008c8e:	f1c0 0320 	rsb	r3, r0, #32
 8008c92:	fa02 f303 	lsl.w	r3, r2, r3
 8008c96:	430b      	orrs	r3, r1
 8008c98:	40c2      	lsrs	r2, r0
 8008c9a:	6163      	str	r3, [r4, #20]
 8008c9c:	9201      	str	r2, [sp, #4]
 8008c9e:	9b01      	ldr	r3, [sp, #4]
 8008ca0:	61a3      	str	r3, [r4, #24]
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	bf14      	ite	ne
 8008ca6:	2202      	movne	r2, #2
 8008ca8:	2201      	moveq	r2, #1
 8008caa:	6122      	str	r2, [r4, #16]
 8008cac:	b1d5      	cbz	r5, 8008ce4 <__d2b+0x98>
 8008cae:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008cb2:	4405      	add	r5, r0
 8008cb4:	f8c9 5000 	str.w	r5, [r9]
 8008cb8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008cbc:	f8c8 0000 	str.w	r0, [r8]
 8008cc0:	4620      	mov	r0, r4
 8008cc2:	b003      	add	sp, #12
 8008cc4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008cc8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008ccc:	e7d5      	b.n	8008c7a <__d2b+0x2e>
 8008cce:	6161      	str	r1, [r4, #20]
 8008cd0:	e7e5      	b.n	8008c9e <__d2b+0x52>
 8008cd2:	a801      	add	r0, sp, #4
 8008cd4:	f7ff fce8 	bl	80086a8 <__lo0bits>
 8008cd8:	9b01      	ldr	r3, [sp, #4]
 8008cda:	6163      	str	r3, [r4, #20]
 8008cdc:	2201      	movs	r2, #1
 8008cde:	6122      	str	r2, [r4, #16]
 8008ce0:	3020      	adds	r0, #32
 8008ce2:	e7e3      	b.n	8008cac <__d2b+0x60>
 8008ce4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008ce8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008cec:	f8c9 0000 	str.w	r0, [r9]
 8008cf0:	6918      	ldr	r0, [r3, #16]
 8008cf2:	f7ff fcb9 	bl	8008668 <__hi0bits>
 8008cf6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008cfa:	e7df      	b.n	8008cbc <__d2b+0x70>
 8008cfc:	0800a124 	.word	0x0800a124
 8008d00:	0800a1b4 	.word	0x0800a1b4

08008d04 <__ratio>:
 8008d04:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d08:	4688      	mov	r8, r1
 8008d0a:	4669      	mov	r1, sp
 8008d0c:	4681      	mov	r9, r0
 8008d0e:	f7ff ff4d 	bl	8008bac <__b2d>
 8008d12:	a901      	add	r1, sp, #4
 8008d14:	4640      	mov	r0, r8
 8008d16:	ec55 4b10 	vmov	r4, r5, d0
 8008d1a:	f7ff ff47 	bl	8008bac <__b2d>
 8008d1e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008d22:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8008d26:	eba3 0c02 	sub.w	ip, r3, r2
 8008d2a:	e9dd 3200 	ldrd	r3, r2, [sp]
 8008d2e:	1a9b      	subs	r3, r3, r2
 8008d30:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8008d34:	ec51 0b10 	vmov	r0, r1, d0
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	bfd6      	itet	le
 8008d3c:	460a      	movle	r2, r1
 8008d3e:	462a      	movgt	r2, r5
 8008d40:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008d44:	468b      	mov	fp, r1
 8008d46:	462f      	mov	r7, r5
 8008d48:	bfd4      	ite	le
 8008d4a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8008d4e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8008d52:	4620      	mov	r0, r4
 8008d54:	ee10 2a10 	vmov	r2, s0
 8008d58:	465b      	mov	r3, fp
 8008d5a:	4639      	mov	r1, r7
 8008d5c:	f7f7 fd76 	bl	800084c <__aeabi_ddiv>
 8008d60:	ec41 0b10 	vmov	d0, r0, r1
 8008d64:	b003      	add	sp, #12
 8008d66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008d6a <__copybits>:
 8008d6a:	3901      	subs	r1, #1
 8008d6c:	b570      	push	{r4, r5, r6, lr}
 8008d6e:	1149      	asrs	r1, r1, #5
 8008d70:	6914      	ldr	r4, [r2, #16]
 8008d72:	3101      	adds	r1, #1
 8008d74:	f102 0314 	add.w	r3, r2, #20
 8008d78:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008d7c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008d80:	1f05      	subs	r5, r0, #4
 8008d82:	42a3      	cmp	r3, r4
 8008d84:	d30c      	bcc.n	8008da0 <__copybits+0x36>
 8008d86:	1aa3      	subs	r3, r4, r2
 8008d88:	3b11      	subs	r3, #17
 8008d8a:	f023 0303 	bic.w	r3, r3, #3
 8008d8e:	3211      	adds	r2, #17
 8008d90:	42a2      	cmp	r2, r4
 8008d92:	bf88      	it	hi
 8008d94:	2300      	movhi	r3, #0
 8008d96:	4418      	add	r0, r3
 8008d98:	2300      	movs	r3, #0
 8008d9a:	4288      	cmp	r0, r1
 8008d9c:	d305      	bcc.n	8008daa <__copybits+0x40>
 8008d9e:	bd70      	pop	{r4, r5, r6, pc}
 8008da0:	f853 6b04 	ldr.w	r6, [r3], #4
 8008da4:	f845 6f04 	str.w	r6, [r5, #4]!
 8008da8:	e7eb      	b.n	8008d82 <__copybits+0x18>
 8008daa:	f840 3b04 	str.w	r3, [r0], #4
 8008dae:	e7f4      	b.n	8008d9a <__copybits+0x30>

08008db0 <__any_on>:
 8008db0:	f100 0214 	add.w	r2, r0, #20
 8008db4:	6900      	ldr	r0, [r0, #16]
 8008db6:	114b      	asrs	r3, r1, #5
 8008db8:	4298      	cmp	r0, r3
 8008dba:	b510      	push	{r4, lr}
 8008dbc:	db11      	blt.n	8008de2 <__any_on+0x32>
 8008dbe:	dd0a      	ble.n	8008dd6 <__any_on+0x26>
 8008dc0:	f011 011f 	ands.w	r1, r1, #31
 8008dc4:	d007      	beq.n	8008dd6 <__any_on+0x26>
 8008dc6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008dca:	fa24 f001 	lsr.w	r0, r4, r1
 8008dce:	fa00 f101 	lsl.w	r1, r0, r1
 8008dd2:	428c      	cmp	r4, r1
 8008dd4:	d10b      	bne.n	8008dee <__any_on+0x3e>
 8008dd6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008dda:	4293      	cmp	r3, r2
 8008ddc:	d803      	bhi.n	8008de6 <__any_on+0x36>
 8008dde:	2000      	movs	r0, #0
 8008de0:	bd10      	pop	{r4, pc}
 8008de2:	4603      	mov	r3, r0
 8008de4:	e7f7      	b.n	8008dd6 <__any_on+0x26>
 8008de6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008dea:	2900      	cmp	r1, #0
 8008dec:	d0f5      	beq.n	8008dda <__any_on+0x2a>
 8008dee:	2001      	movs	r0, #1
 8008df0:	e7f6      	b.n	8008de0 <__any_on+0x30>

08008df2 <_calloc_r>:
 8008df2:	b513      	push	{r0, r1, r4, lr}
 8008df4:	434a      	muls	r2, r1
 8008df6:	4611      	mov	r1, r2
 8008df8:	9201      	str	r2, [sp, #4]
 8008dfa:	f000 f859 	bl	8008eb0 <_malloc_r>
 8008dfe:	4604      	mov	r4, r0
 8008e00:	b118      	cbz	r0, 8008e0a <_calloc_r+0x18>
 8008e02:	9a01      	ldr	r2, [sp, #4]
 8008e04:	2100      	movs	r1, #0
 8008e06:	f7fc fbbd 	bl	8005584 <memset>
 8008e0a:	4620      	mov	r0, r4
 8008e0c:	b002      	add	sp, #8
 8008e0e:	bd10      	pop	{r4, pc}

08008e10 <_free_r>:
 8008e10:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008e12:	2900      	cmp	r1, #0
 8008e14:	d048      	beq.n	8008ea8 <_free_r+0x98>
 8008e16:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008e1a:	9001      	str	r0, [sp, #4]
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	f1a1 0404 	sub.w	r4, r1, #4
 8008e22:	bfb8      	it	lt
 8008e24:	18e4      	addlt	r4, r4, r3
 8008e26:	f000 fa7d 	bl	8009324 <__malloc_lock>
 8008e2a:	4a20      	ldr	r2, [pc, #128]	; (8008eac <_free_r+0x9c>)
 8008e2c:	9801      	ldr	r0, [sp, #4]
 8008e2e:	6813      	ldr	r3, [r2, #0]
 8008e30:	4615      	mov	r5, r2
 8008e32:	b933      	cbnz	r3, 8008e42 <_free_r+0x32>
 8008e34:	6063      	str	r3, [r4, #4]
 8008e36:	6014      	str	r4, [r2, #0]
 8008e38:	b003      	add	sp, #12
 8008e3a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008e3e:	f000 ba77 	b.w	8009330 <__malloc_unlock>
 8008e42:	42a3      	cmp	r3, r4
 8008e44:	d90b      	bls.n	8008e5e <_free_r+0x4e>
 8008e46:	6821      	ldr	r1, [r4, #0]
 8008e48:	1862      	adds	r2, r4, r1
 8008e4a:	4293      	cmp	r3, r2
 8008e4c:	bf04      	itt	eq
 8008e4e:	681a      	ldreq	r2, [r3, #0]
 8008e50:	685b      	ldreq	r3, [r3, #4]
 8008e52:	6063      	str	r3, [r4, #4]
 8008e54:	bf04      	itt	eq
 8008e56:	1852      	addeq	r2, r2, r1
 8008e58:	6022      	streq	r2, [r4, #0]
 8008e5a:	602c      	str	r4, [r5, #0]
 8008e5c:	e7ec      	b.n	8008e38 <_free_r+0x28>
 8008e5e:	461a      	mov	r2, r3
 8008e60:	685b      	ldr	r3, [r3, #4]
 8008e62:	b10b      	cbz	r3, 8008e68 <_free_r+0x58>
 8008e64:	42a3      	cmp	r3, r4
 8008e66:	d9fa      	bls.n	8008e5e <_free_r+0x4e>
 8008e68:	6811      	ldr	r1, [r2, #0]
 8008e6a:	1855      	adds	r5, r2, r1
 8008e6c:	42a5      	cmp	r5, r4
 8008e6e:	d10b      	bne.n	8008e88 <_free_r+0x78>
 8008e70:	6824      	ldr	r4, [r4, #0]
 8008e72:	4421      	add	r1, r4
 8008e74:	1854      	adds	r4, r2, r1
 8008e76:	42a3      	cmp	r3, r4
 8008e78:	6011      	str	r1, [r2, #0]
 8008e7a:	d1dd      	bne.n	8008e38 <_free_r+0x28>
 8008e7c:	681c      	ldr	r4, [r3, #0]
 8008e7e:	685b      	ldr	r3, [r3, #4]
 8008e80:	6053      	str	r3, [r2, #4]
 8008e82:	4421      	add	r1, r4
 8008e84:	6011      	str	r1, [r2, #0]
 8008e86:	e7d7      	b.n	8008e38 <_free_r+0x28>
 8008e88:	d902      	bls.n	8008e90 <_free_r+0x80>
 8008e8a:	230c      	movs	r3, #12
 8008e8c:	6003      	str	r3, [r0, #0]
 8008e8e:	e7d3      	b.n	8008e38 <_free_r+0x28>
 8008e90:	6825      	ldr	r5, [r4, #0]
 8008e92:	1961      	adds	r1, r4, r5
 8008e94:	428b      	cmp	r3, r1
 8008e96:	bf04      	itt	eq
 8008e98:	6819      	ldreq	r1, [r3, #0]
 8008e9a:	685b      	ldreq	r3, [r3, #4]
 8008e9c:	6063      	str	r3, [r4, #4]
 8008e9e:	bf04      	itt	eq
 8008ea0:	1949      	addeq	r1, r1, r5
 8008ea2:	6021      	streq	r1, [r4, #0]
 8008ea4:	6054      	str	r4, [r2, #4]
 8008ea6:	e7c7      	b.n	8008e38 <_free_r+0x28>
 8008ea8:	b003      	add	sp, #12
 8008eaa:	bd30      	pop	{r4, r5, pc}
 8008eac:	20000a44 	.word	0x20000a44

08008eb0 <_malloc_r>:
 8008eb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008eb2:	1ccd      	adds	r5, r1, #3
 8008eb4:	f025 0503 	bic.w	r5, r5, #3
 8008eb8:	3508      	adds	r5, #8
 8008eba:	2d0c      	cmp	r5, #12
 8008ebc:	bf38      	it	cc
 8008ebe:	250c      	movcc	r5, #12
 8008ec0:	2d00      	cmp	r5, #0
 8008ec2:	4606      	mov	r6, r0
 8008ec4:	db01      	blt.n	8008eca <_malloc_r+0x1a>
 8008ec6:	42a9      	cmp	r1, r5
 8008ec8:	d903      	bls.n	8008ed2 <_malloc_r+0x22>
 8008eca:	230c      	movs	r3, #12
 8008ecc:	6033      	str	r3, [r6, #0]
 8008ece:	2000      	movs	r0, #0
 8008ed0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008ed2:	f000 fa27 	bl	8009324 <__malloc_lock>
 8008ed6:	4921      	ldr	r1, [pc, #132]	; (8008f5c <_malloc_r+0xac>)
 8008ed8:	680a      	ldr	r2, [r1, #0]
 8008eda:	4614      	mov	r4, r2
 8008edc:	b99c      	cbnz	r4, 8008f06 <_malloc_r+0x56>
 8008ede:	4f20      	ldr	r7, [pc, #128]	; (8008f60 <_malloc_r+0xb0>)
 8008ee0:	683b      	ldr	r3, [r7, #0]
 8008ee2:	b923      	cbnz	r3, 8008eee <_malloc_r+0x3e>
 8008ee4:	4621      	mov	r1, r4
 8008ee6:	4630      	mov	r0, r6
 8008ee8:	f000 f9a2 	bl	8009230 <_sbrk_r>
 8008eec:	6038      	str	r0, [r7, #0]
 8008eee:	4629      	mov	r1, r5
 8008ef0:	4630      	mov	r0, r6
 8008ef2:	f000 f99d 	bl	8009230 <_sbrk_r>
 8008ef6:	1c43      	adds	r3, r0, #1
 8008ef8:	d123      	bne.n	8008f42 <_malloc_r+0x92>
 8008efa:	230c      	movs	r3, #12
 8008efc:	6033      	str	r3, [r6, #0]
 8008efe:	4630      	mov	r0, r6
 8008f00:	f000 fa16 	bl	8009330 <__malloc_unlock>
 8008f04:	e7e3      	b.n	8008ece <_malloc_r+0x1e>
 8008f06:	6823      	ldr	r3, [r4, #0]
 8008f08:	1b5b      	subs	r3, r3, r5
 8008f0a:	d417      	bmi.n	8008f3c <_malloc_r+0x8c>
 8008f0c:	2b0b      	cmp	r3, #11
 8008f0e:	d903      	bls.n	8008f18 <_malloc_r+0x68>
 8008f10:	6023      	str	r3, [r4, #0]
 8008f12:	441c      	add	r4, r3
 8008f14:	6025      	str	r5, [r4, #0]
 8008f16:	e004      	b.n	8008f22 <_malloc_r+0x72>
 8008f18:	6863      	ldr	r3, [r4, #4]
 8008f1a:	42a2      	cmp	r2, r4
 8008f1c:	bf0c      	ite	eq
 8008f1e:	600b      	streq	r3, [r1, #0]
 8008f20:	6053      	strne	r3, [r2, #4]
 8008f22:	4630      	mov	r0, r6
 8008f24:	f000 fa04 	bl	8009330 <__malloc_unlock>
 8008f28:	f104 000b 	add.w	r0, r4, #11
 8008f2c:	1d23      	adds	r3, r4, #4
 8008f2e:	f020 0007 	bic.w	r0, r0, #7
 8008f32:	1ac2      	subs	r2, r0, r3
 8008f34:	d0cc      	beq.n	8008ed0 <_malloc_r+0x20>
 8008f36:	1a1b      	subs	r3, r3, r0
 8008f38:	50a3      	str	r3, [r4, r2]
 8008f3a:	e7c9      	b.n	8008ed0 <_malloc_r+0x20>
 8008f3c:	4622      	mov	r2, r4
 8008f3e:	6864      	ldr	r4, [r4, #4]
 8008f40:	e7cc      	b.n	8008edc <_malloc_r+0x2c>
 8008f42:	1cc4      	adds	r4, r0, #3
 8008f44:	f024 0403 	bic.w	r4, r4, #3
 8008f48:	42a0      	cmp	r0, r4
 8008f4a:	d0e3      	beq.n	8008f14 <_malloc_r+0x64>
 8008f4c:	1a21      	subs	r1, r4, r0
 8008f4e:	4630      	mov	r0, r6
 8008f50:	f000 f96e 	bl	8009230 <_sbrk_r>
 8008f54:	3001      	adds	r0, #1
 8008f56:	d1dd      	bne.n	8008f14 <_malloc_r+0x64>
 8008f58:	e7cf      	b.n	8008efa <_malloc_r+0x4a>
 8008f5a:	bf00      	nop
 8008f5c:	20000a44 	.word	0x20000a44
 8008f60:	20000a48 	.word	0x20000a48

08008f64 <__ssputs_r>:
 8008f64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f68:	688e      	ldr	r6, [r1, #8]
 8008f6a:	429e      	cmp	r6, r3
 8008f6c:	4682      	mov	sl, r0
 8008f6e:	460c      	mov	r4, r1
 8008f70:	4690      	mov	r8, r2
 8008f72:	461f      	mov	r7, r3
 8008f74:	d838      	bhi.n	8008fe8 <__ssputs_r+0x84>
 8008f76:	898a      	ldrh	r2, [r1, #12]
 8008f78:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008f7c:	d032      	beq.n	8008fe4 <__ssputs_r+0x80>
 8008f7e:	6825      	ldr	r5, [r4, #0]
 8008f80:	6909      	ldr	r1, [r1, #16]
 8008f82:	eba5 0901 	sub.w	r9, r5, r1
 8008f86:	6965      	ldr	r5, [r4, #20]
 8008f88:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008f8c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008f90:	3301      	adds	r3, #1
 8008f92:	444b      	add	r3, r9
 8008f94:	106d      	asrs	r5, r5, #1
 8008f96:	429d      	cmp	r5, r3
 8008f98:	bf38      	it	cc
 8008f9a:	461d      	movcc	r5, r3
 8008f9c:	0553      	lsls	r3, r2, #21
 8008f9e:	d531      	bpl.n	8009004 <__ssputs_r+0xa0>
 8008fa0:	4629      	mov	r1, r5
 8008fa2:	f7ff ff85 	bl	8008eb0 <_malloc_r>
 8008fa6:	4606      	mov	r6, r0
 8008fa8:	b950      	cbnz	r0, 8008fc0 <__ssputs_r+0x5c>
 8008faa:	230c      	movs	r3, #12
 8008fac:	f8ca 3000 	str.w	r3, [sl]
 8008fb0:	89a3      	ldrh	r3, [r4, #12]
 8008fb2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008fb6:	81a3      	strh	r3, [r4, #12]
 8008fb8:	f04f 30ff 	mov.w	r0, #4294967295
 8008fbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008fc0:	6921      	ldr	r1, [r4, #16]
 8008fc2:	464a      	mov	r2, r9
 8008fc4:	f7fc fad0 	bl	8005568 <memcpy>
 8008fc8:	89a3      	ldrh	r3, [r4, #12]
 8008fca:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008fce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008fd2:	81a3      	strh	r3, [r4, #12]
 8008fd4:	6126      	str	r6, [r4, #16]
 8008fd6:	6165      	str	r5, [r4, #20]
 8008fd8:	444e      	add	r6, r9
 8008fda:	eba5 0509 	sub.w	r5, r5, r9
 8008fde:	6026      	str	r6, [r4, #0]
 8008fe0:	60a5      	str	r5, [r4, #8]
 8008fe2:	463e      	mov	r6, r7
 8008fe4:	42be      	cmp	r6, r7
 8008fe6:	d900      	bls.n	8008fea <__ssputs_r+0x86>
 8008fe8:	463e      	mov	r6, r7
 8008fea:	4632      	mov	r2, r6
 8008fec:	6820      	ldr	r0, [r4, #0]
 8008fee:	4641      	mov	r1, r8
 8008ff0:	f000 f97e 	bl	80092f0 <memmove>
 8008ff4:	68a3      	ldr	r3, [r4, #8]
 8008ff6:	6822      	ldr	r2, [r4, #0]
 8008ff8:	1b9b      	subs	r3, r3, r6
 8008ffa:	4432      	add	r2, r6
 8008ffc:	60a3      	str	r3, [r4, #8]
 8008ffe:	6022      	str	r2, [r4, #0]
 8009000:	2000      	movs	r0, #0
 8009002:	e7db      	b.n	8008fbc <__ssputs_r+0x58>
 8009004:	462a      	mov	r2, r5
 8009006:	f000 f999 	bl	800933c <_realloc_r>
 800900a:	4606      	mov	r6, r0
 800900c:	2800      	cmp	r0, #0
 800900e:	d1e1      	bne.n	8008fd4 <__ssputs_r+0x70>
 8009010:	6921      	ldr	r1, [r4, #16]
 8009012:	4650      	mov	r0, sl
 8009014:	f7ff fefc 	bl	8008e10 <_free_r>
 8009018:	e7c7      	b.n	8008faa <__ssputs_r+0x46>
	...

0800901c <_svfiprintf_r>:
 800901c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009020:	4698      	mov	r8, r3
 8009022:	898b      	ldrh	r3, [r1, #12]
 8009024:	061b      	lsls	r3, r3, #24
 8009026:	b09d      	sub	sp, #116	; 0x74
 8009028:	4607      	mov	r7, r0
 800902a:	460d      	mov	r5, r1
 800902c:	4614      	mov	r4, r2
 800902e:	d50e      	bpl.n	800904e <_svfiprintf_r+0x32>
 8009030:	690b      	ldr	r3, [r1, #16]
 8009032:	b963      	cbnz	r3, 800904e <_svfiprintf_r+0x32>
 8009034:	2140      	movs	r1, #64	; 0x40
 8009036:	f7ff ff3b 	bl	8008eb0 <_malloc_r>
 800903a:	6028      	str	r0, [r5, #0]
 800903c:	6128      	str	r0, [r5, #16]
 800903e:	b920      	cbnz	r0, 800904a <_svfiprintf_r+0x2e>
 8009040:	230c      	movs	r3, #12
 8009042:	603b      	str	r3, [r7, #0]
 8009044:	f04f 30ff 	mov.w	r0, #4294967295
 8009048:	e0d1      	b.n	80091ee <_svfiprintf_r+0x1d2>
 800904a:	2340      	movs	r3, #64	; 0x40
 800904c:	616b      	str	r3, [r5, #20]
 800904e:	2300      	movs	r3, #0
 8009050:	9309      	str	r3, [sp, #36]	; 0x24
 8009052:	2320      	movs	r3, #32
 8009054:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009058:	f8cd 800c 	str.w	r8, [sp, #12]
 800905c:	2330      	movs	r3, #48	; 0x30
 800905e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009208 <_svfiprintf_r+0x1ec>
 8009062:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009066:	f04f 0901 	mov.w	r9, #1
 800906a:	4623      	mov	r3, r4
 800906c:	469a      	mov	sl, r3
 800906e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009072:	b10a      	cbz	r2, 8009078 <_svfiprintf_r+0x5c>
 8009074:	2a25      	cmp	r2, #37	; 0x25
 8009076:	d1f9      	bne.n	800906c <_svfiprintf_r+0x50>
 8009078:	ebba 0b04 	subs.w	fp, sl, r4
 800907c:	d00b      	beq.n	8009096 <_svfiprintf_r+0x7a>
 800907e:	465b      	mov	r3, fp
 8009080:	4622      	mov	r2, r4
 8009082:	4629      	mov	r1, r5
 8009084:	4638      	mov	r0, r7
 8009086:	f7ff ff6d 	bl	8008f64 <__ssputs_r>
 800908a:	3001      	adds	r0, #1
 800908c:	f000 80aa 	beq.w	80091e4 <_svfiprintf_r+0x1c8>
 8009090:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009092:	445a      	add	r2, fp
 8009094:	9209      	str	r2, [sp, #36]	; 0x24
 8009096:	f89a 3000 	ldrb.w	r3, [sl]
 800909a:	2b00      	cmp	r3, #0
 800909c:	f000 80a2 	beq.w	80091e4 <_svfiprintf_r+0x1c8>
 80090a0:	2300      	movs	r3, #0
 80090a2:	f04f 32ff 	mov.w	r2, #4294967295
 80090a6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80090aa:	f10a 0a01 	add.w	sl, sl, #1
 80090ae:	9304      	str	r3, [sp, #16]
 80090b0:	9307      	str	r3, [sp, #28]
 80090b2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80090b6:	931a      	str	r3, [sp, #104]	; 0x68
 80090b8:	4654      	mov	r4, sl
 80090ba:	2205      	movs	r2, #5
 80090bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80090c0:	4851      	ldr	r0, [pc, #324]	; (8009208 <_svfiprintf_r+0x1ec>)
 80090c2:	f7f7 f88d 	bl	80001e0 <memchr>
 80090c6:	9a04      	ldr	r2, [sp, #16]
 80090c8:	b9d8      	cbnz	r0, 8009102 <_svfiprintf_r+0xe6>
 80090ca:	06d0      	lsls	r0, r2, #27
 80090cc:	bf44      	itt	mi
 80090ce:	2320      	movmi	r3, #32
 80090d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80090d4:	0711      	lsls	r1, r2, #28
 80090d6:	bf44      	itt	mi
 80090d8:	232b      	movmi	r3, #43	; 0x2b
 80090da:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80090de:	f89a 3000 	ldrb.w	r3, [sl]
 80090e2:	2b2a      	cmp	r3, #42	; 0x2a
 80090e4:	d015      	beq.n	8009112 <_svfiprintf_r+0xf6>
 80090e6:	9a07      	ldr	r2, [sp, #28]
 80090e8:	4654      	mov	r4, sl
 80090ea:	2000      	movs	r0, #0
 80090ec:	f04f 0c0a 	mov.w	ip, #10
 80090f0:	4621      	mov	r1, r4
 80090f2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80090f6:	3b30      	subs	r3, #48	; 0x30
 80090f8:	2b09      	cmp	r3, #9
 80090fa:	d94e      	bls.n	800919a <_svfiprintf_r+0x17e>
 80090fc:	b1b0      	cbz	r0, 800912c <_svfiprintf_r+0x110>
 80090fe:	9207      	str	r2, [sp, #28]
 8009100:	e014      	b.n	800912c <_svfiprintf_r+0x110>
 8009102:	eba0 0308 	sub.w	r3, r0, r8
 8009106:	fa09 f303 	lsl.w	r3, r9, r3
 800910a:	4313      	orrs	r3, r2
 800910c:	9304      	str	r3, [sp, #16]
 800910e:	46a2      	mov	sl, r4
 8009110:	e7d2      	b.n	80090b8 <_svfiprintf_r+0x9c>
 8009112:	9b03      	ldr	r3, [sp, #12]
 8009114:	1d19      	adds	r1, r3, #4
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	9103      	str	r1, [sp, #12]
 800911a:	2b00      	cmp	r3, #0
 800911c:	bfbb      	ittet	lt
 800911e:	425b      	neglt	r3, r3
 8009120:	f042 0202 	orrlt.w	r2, r2, #2
 8009124:	9307      	strge	r3, [sp, #28]
 8009126:	9307      	strlt	r3, [sp, #28]
 8009128:	bfb8      	it	lt
 800912a:	9204      	strlt	r2, [sp, #16]
 800912c:	7823      	ldrb	r3, [r4, #0]
 800912e:	2b2e      	cmp	r3, #46	; 0x2e
 8009130:	d10c      	bne.n	800914c <_svfiprintf_r+0x130>
 8009132:	7863      	ldrb	r3, [r4, #1]
 8009134:	2b2a      	cmp	r3, #42	; 0x2a
 8009136:	d135      	bne.n	80091a4 <_svfiprintf_r+0x188>
 8009138:	9b03      	ldr	r3, [sp, #12]
 800913a:	1d1a      	adds	r2, r3, #4
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	9203      	str	r2, [sp, #12]
 8009140:	2b00      	cmp	r3, #0
 8009142:	bfb8      	it	lt
 8009144:	f04f 33ff 	movlt.w	r3, #4294967295
 8009148:	3402      	adds	r4, #2
 800914a:	9305      	str	r3, [sp, #20]
 800914c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009218 <_svfiprintf_r+0x1fc>
 8009150:	7821      	ldrb	r1, [r4, #0]
 8009152:	2203      	movs	r2, #3
 8009154:	4650      	mov	r0, sl
 8009156:	f7f7 f843 	bl	80001e0 <memchr>
 800915a:	b140      	cbz	r0, 800916e <_svfiprintf_r+0x152>
 800915c:	2340      	movs	r3, #64	; 0x40
 800915e:	eba0 000a 	sub.w	r0, r0, sl
 8009162:	fa03 f000 	lsl.w	r0, r3, r0
 8009166:	9b04      	ldr	r3, [sp, #16]
 8009168:	4303      	orrs	r3, r0
 800916a:	3401      	adds	r4, #1
 800916c:	9304      	str	r3, [sp, #16]
 800916e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009172:	4826      	ldr	r0, [pc, #152]	; (800920c <_svfiprintf_r+0x1f0>)
 8009174:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009178:	2206      	movs	r2, #6
 800917a:	f7f7 f831 	bl	80001e0 <memchr>
 800917e:	2800      	cmp	r0, #0
 8009180:	d038      	beq.n	80091f4 <_svfiprintf_r+0x1d8>
 8009182:	4b23      	ldr	r3, [pc, #140]	; (8009210 <_svfiprintf_r+0x1f4>)
 8009184:	bb1b      	cbnz	r3, 80091ce <_svfiprintf_r+0x1b2>
 8009186:	9b03      	ldr	r3, [sp, #12]
 8009188:	3307      	adds	r3, #7
 800918a:	f023 0307 	bic.w	r3, r3, #7
 800918e:	3308      	adds	r3, #8
 8009190:	9303      	str	r3, [sp, #12]
 8009192:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009194:	4433      	add	r3, r6
 8009196:	9309      	str	r3, [sp, #36]	; 0x24
 8009198:	e767      	b.n	800906a <_svfiprintf_r+0x4e>
 800919a:	fb0c 3202 	mla	r2, ip, r2, r3
 800919e:	460c      	mov	r4, r1
 80091a0:	2001      	movs	r0, #1
 80091a2:	e7a5      	b.n	80090f0 <_svfiprintf_r+0xd4>
 80091a4:	2300      	movs	r3, #0
 80091a6:	3401      	adds	r4, #1
 80091a8:	9305      	str	r3, [sp, #20]
 80091aa:	4619      	mov	r1, r3
 80091ac:	f04f 0c0a 	mov.w	ip, #10
 80091b0:	4620      	mov	r0, r4
 80091b2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80091b6:	3a30      	subs	r2, #48	; 0x30
 80091b8:	2a09      	cmp	r2, #9
 80091ba:	d903      	bls.n	80091c4 <_svfiprintf_r+0x1a8>
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d0c5      	beq.n	800914c <_svfiprintf_r+0x130>
 80091c0:	9105      	str	r1, [sp, #20]
 80091c2:	e7c3      	b.n	800914c <_svfiprintf_r+0x130>
 80091c4:	fb0c 2101 	mla	r1, ip, r1, r2
 80091c8:	4604      	mov	r4, r0
 80091ca:	2301      	movs	r3, #1
 80091cc:	e7f0      	b.n	80091b0 <_svfiprintf_r+0x194>
 80091ce:	ab03      	add	r3, sp, #12
 80091d0:	9300      	str	r3, [sp, #0]
 80091d2:	462a      	mov	r2, r5
 80091d4:	4b0f      	ldr	r3, [pc, #60]	; (8009214 <_svfiprintf_r+0x1f8>)
 80091d6:	a904      	add	r1, sp, #16
 80091d8:	4638      	mov	r0, r7
 80091da:	f7fc fa7b 	bl	80056d4 <_printf_float>
 80091de:	1c42      	adds	r2, r0, #1
 80091e0:	4606      	mov	r6, r0
 80091e2:	d1d6      	bne.n	8009192 <_svfiprintf_r+0x176>
 80091e4:	89ab      	ldrh	r3, [r5, #12]
 80091e6:	065b      	lsls	r3, r3, #25
 80091e8:	f53f af2c 	bmi.w	8009044 <_svfiprintf_r+0x28>
 80091ec:	9809      	ldr	r0, [sp, #36]	; 0x24
 80091ee:	b01d      	add	sp, #116	; 0x74
 80091f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091f4:	ab03      	add	r3, sp, #12
 80091f6:	9300      	str	r3, [sp, #0]
 80091f8:	462a      	mov	r2, r5
 80091fa:	4b06      	ldr	r3, [pc, #24]	; (8009214 <_svfiprintf_r+0x1f8>)
 80091fc:	a904      	add	r1, sp, #16
 80091fe:	4638      	mov	r0, r7
 8009200:	f7fc fd0c 	bl	8005c1c <_printf_i>
 8009204:	e7eb      	b.n	80091de <_svfiprintf_r+0x1c2>
 8009206:	bf00      	nop
 8009208:	0800a314 	.word	0x0800a314
 800920c:	0800a31e 	.word	0x0800a31e
 8009210:	080056d5 	.word	0x080056d5
 8009214:	08008f65 	.word	0x08008f65
 8009218:	0800a31a 	.word	0x0800a31a
 800921c:	00000000 	.word	0x00000000

08009220 <nan>:
 8009220:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8009228 <nan+0x8>
 8009224:	4770      	bx	lr
 8009226:	bf00      	nop
 8009228:	00000000 	.word	0x00000000
 800922c:	7ff80000 	.word	0x7ff80000

08009230 <_sbrk_r>:
 8009230:	b538      	push	{r3, r4, r5, lr}
 8009232:	4d06      	ldr	r5, [pc, #24]	; (800924c <_sbrk_r+0x1c>)
 8009234:	2300      	movs	r3, #0
 8009236:	4604      	mov	r4, r0
 8009238:	4608      	mov	r0, r1
 800923a:	602b      	str	r3, [r5, #0]
 800923c:	f7f8 f9fa 	bl	8001634 <_sbrk>
 8009240:	1c43      	adds	r3, r0, #1
 8009242:	d102      	bne.n	800924a <_sbrk_r+0x1a>
 8009244:	682b      	ldr	r3, [r5, #0]
 8009246:	b103      	cbz	r3, 800924a <_sbrk_r+0x1a>
 8009248:	6023      	str	r3, [r4, #0]
 800924a:	bd38      	pop	{r3, r4, r5, pc}
 800924c:	20000b58 	.word	0x20000b58

08009250 <strncmp>:
 8009250:	b510      	push	{r4, lr}
 8009252:	b16a      	cbz	r2, 8009270 <strncmp+0x20>
 8009254:	3901      	subs	r1, #1
 8009256:	1884      	adds	r4, r0, r2
 8009258:	f810 3b01 	ldrb.w	r3, [r0], #1
 800925c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8009260:	4293      	cmp	r3, r2
 8009262:	d103      	bne.n	800926c <strncmp+0x1c>
 8009264:	42a0      	cmp	r0, r4
 8009266:	d001      	beq.n	800926c <strncmp+0x1c>
 8009268:	2b00      	cmp	r3, #0
 800926a:	d1f5      	bne.n	8009258 <strncmp+0x8>
 800926c:	1a98      	subs	r0, r3, r2
 800926e:	bd10      	pop	{r4, pc}
 8009270:	4610      	mov	r0, r2
 8009272:	e7fc      	b.n	800926e <strncmp+0x1e>

08009274 <__ascii_wctomb>:
 8009274:	b149      	cbz	r1, 800928a <__ascii_wctomb+0x16>
 8009276:	2aff      	cmp	r2, #255	; 0xff
 8009278:	bf85      	ittet	hi
 800927a:	238a      	movhi	r3, #138	; 0x8a
 800927c:	6003      	strhi	r3, [r0, #0]
 800927e:	700a      	strbls	r2, [r1, #0]
 8009280:	f04f 30ff 	movhi.w	r0, #4294967295
 8009284:	bf98      	it	ls
 8009286:	2001      	movls	r0, #1
 8009288:	4770      	bx	lr
 800928a:	4608      	mov	r0, r1
 800928c:	4770      	bx	lr
	...

08009290 <__assert_func>:
 8009290:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009292:	4614      	mov	r4, r2
 8009294:	461a      	mov	r2, r3
 8009296:	4b09      	ldr	r3, [pc, #36]	; (80092bc <__assert_func+0x2c>)
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	4605      	mov	r5, r0
 800929c:	68d8      	ldr	r0, [r3, #12]
 800929e:	b14c      	cbz	r4, 80092b4 <__assert_func+0x24>
 80092a0:	4b07      	ldr	r3, [pc, #28]	; (80092c0 <__assert_func+0x30>)
 80092a2:	9100      	str	r1, [sp, #0]
 80092a4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80092a8:	4906      	ldr	r1, [pc, #24]	; (80092c4 <__assert_func+0x34>)
 80092aa:	462b      	mov	r3, r5
 80092ac:	f000 f80e 	bl	80092cc <fiprintf>
 80092b0:	f000 fa84 	bl	80097bc <abort>
 80092b4:	4b04      	ldr	r3, [pc, #16]	; (80092c8 <__assert_func+0x38>)
 80092b6:	461c      	mov	r4, r3
 80092b8:	e7f3      	b.n	80092a2 <__assert_func+0x12>
 80092ba:	bf00      	nop
 80092bc:	2000002c 	.word	0x2000002c
 80092c0:	0800a325 	.word	0x0800a325
 80092c4:	0800a332 	.word	0x0800a332
 80092c8:	0800a360 	.word	0x0800a360

080092cc <fiprintf>:
 80092cc:	b40e      	push	{r1, r2, r3}
 80092ce:	b503      	push	{r0, r1, lr}
 80092d0:	4601      	mov	r1, r0
 80092d2:	ab03      	add	r3, sp, #12
 80092d4:	4805      	ldr	r0, [pc, #20]	; (80092ec <fiprintf+0x20>)
 80092d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80092da:	6800      	ldr	r0, [r0, #0]
 80092dc:	9301      	str	r3, [sp, #4]
 80092de:	f000 f87d 	bl	80093dc <_vfiprintf_r>
 80092e2:	b002      	add	sp, #8
 80092e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80092e8:	b003      	add	sp, #12
 80092ea:	4770      	bx	lr
 80092ec:	2000002c 	.word	0x2000002c

080092f0 <memmove>:
 80092f0:	4288      	cmp	r0, r1
 80092f2:	b510      	push	{r4, lr}
 80092f4:	eb01 0402 	add.w	r4, r1, r2
 80092f8:	d902      	bls.n	8009300 <memmove+0x10>
 80092fa:	4284      	cmp	r4, r0
 80092fc:	4623      	mov	r3, r4
 80092fe:	d807      	bhi.n	8009310 <memmove+0x20>
 8009300:	1e43      	subs	r3, r0, #1
 8009302:	42a1      	cmp	r1, r4
 8009304:	d008      	beq.n	8009318 <memmove+0x28>
 8009306:	f811 2b01 	ldrb.w	r2, [r1], #1
 800930a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800930e:	e7f8      	b.n	8009302 <memmove+0x12>
 8009310:	4402      	add	r2, r0
 8009312:	4601      	mov	r1, r0
 8009314:	428a      	cmp	r2, r1
 8009316:	d100      	bne.n	800931a <memmove+0x2a>
 8009318:	bd10      	pop	{r4, pc}
 800931a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800931e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009322:	e7f7      	b.n	8009314 <memmove+0x24>

08009324 <__malloc_lock>:
 8009324:	4801      	ldr	r0, [pc, #4]	; (800932c <__malloc_lock+0x8>)
 8009326:	f000 bc09 	b.w	8009b3c <__retarget_lock_acquire_recursive>
 800932a:	bf00      	nop
 800932c:	20000b60 	.word	0x20000b60

08009330 <__malloc_unlock>:
 8009330:	4801      	ldr	r0, [pc, #4]	; (8009338 <__malloc_unlock+0x8>)
 8009332:	f000 bc04 	b.w	8009b3e <__retarget_lock_release_recursive>
 8009336:	bf00      	nop
 8009338:	20000b60 	.word	0x20000b60

0800933c <_realloc_r>:
 800933c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800933e:	4607      	mov	r7, r0
 8009340:	4614      	mov	r4, r2
 8009342:	460e      	mov	r6, r1
 8009344:	b921      	cbnz	r1, 8009350 <_realloc_r+0x14>
 8009346:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800934a:	4611      	mov	r1, r2
 800934c:	f7ff bdb0 	b.w	8008eb0 <_malloc_r>
 8009350:	b922      	cbnz	r2, 800935c <_realloc_r+0x20>
 8009352:	f7ff fd5d 	bl	8008e10 <_free_r>
 8009356:	4625      	mov	r5, r4
 8009358:	4628      	mov	r0, r5
 800935a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800935c:	f000 fc54 	bl	8009c08 <_malloc_usable_size_r>
 8009360:	42a0      	cmp	r0, r4
 8009362:	d20f      	bcs.n	8009384 <_realloc_r+0x48>
 8009364:	4621      	mov	r1, r4
 8009366:	4638      	mov	r0, r7
 8009368:	f7ff fda2 	bl	8008eb0 <_malloc_r>
 800936c:	4605      	mov	r5, r0
 800936e:	2800      	cmp	r0, #0
 8009370:	d0f2      	beq.n	8009358 <_realloc_r+0x1c>
 8009372:	4631      	mov	r1, r6
 8009374:	4622      	mov	r2, r4
 8009376:	f7fc f8f7 	bl	8005568 <memcpy>
 800937a:	4631      	mov	r1, r6
 800937c:	4638      	mov	r0, r7
 800937e:	f7ff fd47 	bl	8008e10 <_free_r>
 8009382:	e7e9      	b.n	8009358 <_realloc_r+0x1c>
 8009384:	4635      	mov	r5, r6
 8009386:	e7e7      	b.n	8009358 <_realloc_r+0x1c>

08009388 <__sfputc_r>:
 8009388:	6893      	ldr	r3, [r2, #8]
 800938a:	3b01      	subs	r3, #1
 800938c:	2b00      	cmp	r3, #0
 800938e:	b410      	push	{r4}
 8009390:	6093      	str	r3, [r2, #8]
 8009392:	da08      	bge.n	80093a6 <__sfputc_r+0x1e>
 8009394:	6994      	ldr	r4, [r2, #24]
 8009396:	42a3      	cmp	r3, r4
 8009398:	db01      	blt.n	800939e <__sfputc_r+0x16>
 800939a:	290a      	cmp	r1, #10
 800939c:	d103      	bne.n	80093a6 <__sfputc_r+0x1e>
 800939e:	f85d 4b04 	ldr.w	r4, [sp], #4
 80093a2:	f000 b94b 	b.w	800963c <__swbuf_r>
 80093a6:	6813      	ldr	r3, [r2, #0]
 80093a8:	1c58      	adds	r0, r3, #1
 80093aa:	6010      	str	r0, [r2, #0]
 80093ac:	7019      	strb	r1, [r3, #0]
 80093ae:	4608      	mov	r0, r1
 80093b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80093b4:	4770      	bx	lr

080093b6 <__sfputs_r>:
 80093b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093b8:	4606      	mov	r6, r0
 80093ba:	460f      	mov	r7, r1
 80093bc:	4614      	mov	r4, r2
 80093be:	18d5      	adds	r5, r2, r3
 80093c0:	42ac      	cmp	r4, r5
 80093c2:	d101      	bne.n	80093c8 <__sfputs_r+0x12>
 80093c4:	2000      	movs	r0, #0
 80093c6:	e007      	b.n	80093d8 <__sfputs_r+0x22>
 80093c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80093cc:	463a      	mov	r2, r7
 80093ce:	4630      	mov	r0, r6
 80093d0:	f7ff ffda 	bl	8009388 <__sfputc_r>
 80093d4:	1c43      	adds	r3, r0, #1
 80093d6:	d1f3      	bne.n	80093c0 <__sfputs_r+0xa>
 80093d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080093dc <_vfiprintf_r>:
 80093dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093e0:	460d      	mov	r5, r1
 80093e2:	b09d      	sub	sp, #116	; 0x74
 80093e4:	4614      	mov	r4, r2
 80093e6:	4698      	mov	r8, r3
 80093e8:	4606      	mov	r6, r0
 80093ea:	b118      	cbz	r0, 80093f4 <_vfiprintf_r+0x18>
 80093ec:	6983      	ldr	r3, [r0, #24]
 80093ee:	b90b      	cbnz	r3, 80093f4 <_vfiprintf_r+0x18>
 80093f0:	f000 fb06 	bl	8009a00 <__sinit>
 80093f4:	4b89      	ldr	r3, [pc, #548]	; (800961c <_vfiprintf_r+0x240>)
 80093f6:	429d      	cmp	r5, r3
 80093f8:	d11b      	bne.n	8009432 <_vfiprintf_r+0x56>
 80093fa:	6875      	ldr	r5, [r6, #4]
 80093fc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80093fe:	07d9      	lsls	r1, r3, #31
 8009400:	d405      	bmi.n	800940e <_vfiprintf_r+0x32>
 8009402:	89ab      	ldrh	r3, [r5, #12]
 8009404:	059a      	lsls	r2, r3, #22
 8009406:	d402      	bmi.n	800940e <_vfiprintf_r+0x32>
 8009408:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800940a:	f000 fb97 	bl	8009b3c <__retarget_lock_acquire_recursive>
 800940e:	89ab      	ldrh	r3, [r5, #12]
 8009410:	071b      	lsls	r3, r3, #28
 8009412:	d501      	bpl.n	8009418 <_vfiprintf_r+0x3c>
 8009414:	692b      	ldr	r3, [r5, #16]
 8009416:	b9eb      	cbnz	r3, 8009454 <_vfiprintf_r+0x78>
 8009418:	4629      	mov	r1, r5
 800941a:	4630      	mov	r0, r6
 800941c:	f000 f960 	bl	80096e0 <__swsetup_r>
 8009420:	b1c0      	cbz	r0, 8009454 <_vfiprintf_r+0x78>
 8009422:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009424:	07dc      	lsls	r4, r3, #31
 8009426:	d50e      	bpl.n	8009446 <_vfiprintf_r+0x6a>
 8009428:	f04f 30ff 	mov.w	r0, #4294967295
 800942c:	b01d      	add	sp, #116	; 0x74
 800942e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009432:	4b7b      	ldr	r3, [pc, #492]	; (8009620 <_vfiprintf_r+0x244>)
 8009434:	429d      	cmp	r5, r3
 8009436:	d101      	bne.n	800943c <_vfiprintf_r+0x60>
 8009438:	68b5      	ldr	r5, [r6, #8]
 800943a:	e7df      	b.n	80093fc <_vfiprintf_r+0x20>
 800943c:	4b79      	ldr	r3, [pc, #484]	; (8009624 <_vfiprintf_r+0x248>)
 800943e:	429d      	cmp	r5, r3
 8009440:	bf08      	it	eq
 8009442:	68f5      	ldreq	r5, [r6, #12]
 8009444:	e7da      	b.n	80093fc <_vfiprintf_r+0x20>
 8009446:	89ab      	ldrh	r3, [r5, #12]
 8009448:	0598      	lsls	r0, r3, #22
 800944a:	d4ed      	bmi.n	8009428 <_vfiprintf_r+0x4c>
 800944c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800944e:	f000 fb76 	bl	8009b3e <__retarget_lock_release_recursive>
 8009452:	e7e9      	b.n	8009428 <_vfiprintf_r+0x4c>
 8009454:	2300      	movs	r3, #0
 8009456:	9309      	str	r3, [sp, #36]	; 0x24
 8009458:	2320      	movs	r3, #32
 800945a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800945e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009462:	2330      	movs	r3, #48	; 0x30
 8009464:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009628 <_vfiprintf_r+0x24c>
 8009468:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800946c:	f04f 0901 	mov.w	r9, #1
 8009470:	4623      	mov	r3, r4
 8009472:	469a      	mov	sl, r3
 8009474:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009478:	b10a      	cbz	r2, 800947e <_vfiprintf_r+0xa2>
 800947a:	2a25      	cmp	r2, #37	; 0x25
 800947c:	d1f9      	bne.n	8009472 <_vfiprintf_r+0x96>
 800947e:	ebba 0b04 	subs.w	fp, sl, r4
 8009482:	d00b      	beq.n	800949c <_vfiprintf_r+0xc0>
 8009484:	465b      	mov	r3, fp
 8009486:	4622      	mov	r2, r4
 8009488:	4629      	mov	r1, r5
 800948a:	4630      	mov	r0, r6
 800948c:	f7ff ff93 	bl	80093b6 <__sfputs_r>
 8009490:	3001      	adds	r0, #1
 8009492:	f000 80aa 	beq.w	80095ea <_vfiprintf_r+0x20e>
 8009496:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009498:	445a      	add	r2, fp
 800949a:	9209      	str	r2, [sp, #36]	; 0x24
 800949c:	f89a 3000 	ldrb.w	r3, [sl]
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	f000 80a2 	beq.w	80095ea <_vfiprintf_r+0x20e>
 80094a6:	2300      	movs	r3, #0
 80094a8:	f04f 32ff 	mov.w	r2, #4294967295
 80094ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80094b0:	f10a 0a01 	add.w	sl, sl, #1
 80094b4:	9304      	str	r3, [sp, #16]
 80094b6:	9307      	str	r3, [sp, #28]
 80094b8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80094bc:	931a      	str	r3, [sp, #104]	; 0x68
 80094be:	4654      	mov	r4, sl
 80094c0:	2205      	movs	r2, #5
 80094c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094c6:	4858      	ldr	r0, [pc, #352]	; (8009628 <_vfiprintf_r+0x24c>)
 80094c8:	f7f6 fe8a 	bl	80001e0 <memchr>
 80094cc:	9a04      	ldr	r2, [sp, #16]
 80094ce:	b9d8      	cbnz	r0, 8009508 <_vfiprintf_r+0x12c>
 80094d0:	06d1      	lsls	r1, r2, #27
 80094d2:	bf44      	itt	mi
 80094d4:	2320      	movmi	r3, #32
 80094d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80094da:	0713      	lsls	r3, r2, #28
 80094dc:	bf44      	itt	mi
 80094de:	232b      	movmi	r3, #43	; 0x2b
 80094e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80094e4:	f89a 3000 	ldrb.w	r3, [sl]
 80094e8:	2b2a      	cmp	r3, #42	; 0x2a
 80094ea:	d015      	beq.n	8009518 <_vfiprintf_r+0x13c>
 80094ec:	9a07      	ldr	r2, [sp, #28]
 80094ee:	4654      	mov	r4, sl
 80094f0:	2000      	movs	r0, #0
 80094f2:	f04f 0c0a 	mov.w	ip, #10
 80094f6:	4621      	mov	r1, r4
 80094f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80094fc:	3b30      	subs	r3, #48	; 0x30
 80094fe:	2b09      	cmp	r3, #9
 8009500:	d94e      	bls.n	80095a0 <_vfiprintf_r+0x1c4>
 8009502:	b1b0      	cbz	r0, 8009532 <_vfiprintf_r+0x156>
 8009504:	9207      	str	r2, [sp, #28]
 8009506:	e014      	b.n	8009532 <_vfiprintf_r+0x156>
 8009508:	eba0 0308 	sub.w	r3, r0, r8
 800950c:	fa09 f303 	lsl.w	r3, r9, r3
 8009510:	4313      	orrs	r3, r2
 8009512:	9304      	str	r3, [sp, #16]
 8009514:	46a2      	mov	sl, r4
 8009516:	e7d2      	b.n	80094be <_vfiprintf_r+0xe2>
 8009518:	9b03      	ldr	r3, [sp, #12]
 800951a:	1d19      	adds	r1, r3, #4
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	9103      	str	r1, [sp, #12]
 8009520:	2b00      	cmp	r3, #0
 8009522:	bfbb      	ittet	lt
 8009524:	425b      	neglt	r3, r3
 8009526:	f042 0202 	orrlt.w	r2, r2, #2
 800952a:	9307      	strge	r3, [sp, #28]
 800952c:	9307      	strlt	r3, [sp, #28]
 800952e:	bfb8      	it	lt
 8009530:	9204      	strlt	r2, [sp, #16]
 8009532:	7823      	ldrb	r3, [r4, #0]
 8009534:	2b2e      	cmp	r3, #46	; 0x2e
 8009536:	d10c      	bne.n	8009552 <_vfiprintf_r+0x176>
 8009538:	7863      	ldrb	r3, [r4, #1]
 800953a:	2b2a      	cmp	r3, #42	; 0x2a
 800953c:	d135      	bne.n	80095aa <_vfiprintf_r+0x1ce>
 800953e:	9b03      	ldr	r3, [sp, #12]
 8009540:	1d1a      	adds	r2, r3, #4
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	9203      	str	r2, [sp, #12]
 8009546:	2b00      	cmp	r3, #0
 8009548:	bfb8      	it	lt
 800954a:	f04f 33ff 	movlt.w	r3, #4294967295
 800954e:	3402      	adds	r4, #2
 8009550:	9305      	str	r3, [sp, #20]
 8009552:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009638 <_vfiprintf_r+0x25c>
 8009556:	7821      	ldrb	r1, [r4, #0]
 8009558:	2203      	movs	r2, #3
 800955a:	4650      	mov	r0, sl
 800955c:	f7f6 fe40 	bl	80001e0 <memchr>
 8009560:	b140      	cbz	r0, 8009574 <_vfiprintf_r+0x198>
 8009562:	2340      	movs	r3, #64	; 0x40
 8009564:	eba0 000a 	sub.w	r0, r0, sl
 8009568:	fa03 f000 	lsl.w	r0, r3, r0
 800956c:	9b04      	ldr	r3, [sp, #16]
 800956e:	4303      	orrs	r3, r0
 8009570:	3401      	adds	r4, #1
 8009572:	9304      	str	r3, [sp, #16]
 8009574:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009578:	482c      	ldr	r0, [pc, #176]	; (800962c <_vfiprintf_r+0x250>)
 800957a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800957e:	2206      	movs	r2, #6
 8009580:	f7f6 fe2e 	bl	80001e0 <memchr>
 8009584:	2800      	cmp	r0, #0
 8009586:	d03f      	beq.n	8009608 <_vfiprintf_r+0x22c>
 8009588:	4b29      	ldr	r3, [pc, #164]	; (8009630 <_vfiprintf_r+0x254>)
 800958a:	bb1b      	cbnz	r3, 80095d4 <_vfiprintf_r+0x1f8>
 800958c:	9b03      	ldr	r3, [sp, #12]
 800958e:	3307      	adds	r3, #7
 8009590:	f023 0307 	bic.w	r3, r3, #7
 8009594:	3308      	adds	r3, #8
 8009596:	9303      	str	r3, [sp, #12]
 8009598:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800959a:	443b      	add	r3, r7
 800959c:	9309      	str	r3, [sp, #36]	; 0x24
 800959e:	e767      	b.n	8009470 <_vfiprintf_r+0x94>
 80095a0:	fb0c 3202 	mla	r2, ip, r2, r3
 80095a4:	460c      	mov	r4, r1
 80095a6:	2001      	movs	r0, #1
 80095a8:	e7a5      	b.n	80094f6 <_vfiprintf_r+0x11a>
 80095aa:	2300      	movs	r3, #0
 80095ac:	3401      	adds	r4, #1
 80095ae:	9305      	str	r3, [sp, #20]
 80095b0:	4619      	mov	r1, r3
 80095b2:	f04f 0c0a 	mov.w	ip, #10
 80095b6:	4620      	mov	r0, r4
 80095b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80095bc:	3a30      	subs	r2, #48	; 0x30
 80095be:	2a09      	cmp	r2, #9
 80095c0:	d903      	bls.n	80095ca <_vfiprintf_r+0x1ee>
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d0c5      	beq.n	8009552 <_vfiprintf_r+0x176>
 80095c6:	9105      	str	r1, [sp, #20]
 80095c8:	e7c3      	b.n	8009552 <_vfiprintf_r+0x176>
 80095ca:	fb0c 2101 	mla	r1, ip, r1, r2
 80095ce:	4604      	mov	r4, r0
 80095d0:	2301      	movs	r3, #1
 80095d2:	e7f0      	b.n	80095b6 <_vfiprintf_r+0x1da>
 80095d4:	ab03      	add	r3, sp, #12
 80095d6:	9300      	str	r3, [sp, #0]
 80095d8:	462a      	mov	r2, r5
 80095da:	4b16      	ldr	r3, [pc, #88]	; (8009634 <_vfiprintf_r+0x258>)
 80095dc:	a904      	add	r1, sp, #16
 80095de:	4630      	mov	r0, r6
 80095e0:	f7fc f878 	bl	80056d4 <_printf_float>
 80095e4:	4607      	mov	r7, r0
 80095e6:	1c78      	adds	r0, r7, #1
 80095e8:	d1d6      	bne.n	8009598 <_vfiprintf_r+0x1bc>
 80095ea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80095ec:	07d9      	lsls	r1, r3, #31
 80095ee:	d405      	bmi.n	80095fc <_vfiprintf_r+0x220>
 80095f0:	89ab      	ldrh	r3, [r5, #12]
 80095f2:	059a      	lsls	r2, r3, #22
 80095f4:	d402      	bmi.n	80095fc <_vfiprintf_r+0x220>
 80095f6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80095f8:	f000 faa1 	bl	8009b3e <__retarget_lock_release_recursive>
 80095fc:	89ab      	ldrh	r3, [r5, #12]
 80095fe:	065b      	lsls	r3, r3, #25
 8009600:	f53f af12 	bmi.w	8009428 <_vfiprintf_r+0x4c>
 8009604:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009606:	e711      	b.n	800942c <_vfiprintf_r+0x50>
 8009608:	ab03      	add	r3, sp, #12
 800960a:	9300      	str	r3, [sp, #0]
 800960c:	462a      	mov	r2, r5
 800960e:	4b09      	ldr	r3, [pc, #36]	; (8009634 <_vfiprintf_r+0x258>)
 8009610:	a904      	add	r1, sp, #16
 8009612:	4630      	mov	r0, r6
 8009614:	f7fc fb02 	bl	8005c1c <_printf_i>
 8009618:	e7e4      	b.n	80095e4 <_vfiprintf_r+0x208>
 800961a:	bf00      	nop
 800961c:	0800a384 	.word	0x0800a384
 8009620:	0800a3a4 	.word	0x0800a3a4
 8009624:	0800a364 	.word	0x0800a364
 8009628:	0800a314 	.word	0x0800a314
 800962c:	0800a31e 	.word	0x0800a31e
 8009630:	080056d5 	.word	0x080056d5
 8009634:	080093b7 	.word	0x080093b7
 8009638:	0800a31a 	.word	0x0800a31a

0800963c <__swbuf_r>:
 800963c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800963e:	460e      	mov	r6, r1
 8009640:	4614      	mov	r4, r2
 8009642:	4605      	mov	r5, r0
 8009644:	b118      	cbz	r0, 800964e <__swbuf_r+0x12>
 8009646:	6983      	ldr	r3, [r0, #24]
 8009648:	b90b      	cbnz	r3, 800964e <__swbuf_r+0x12>
 800964a:	f000 f9d9 	bl	8009a00 <__sinit>
 800964e:	4b21      	ldr	r3, [pc, #132]	; (80096d4 <__swbuf_r+0x98>)
 8009650:	429c      	cmp	r4, r3
 8009652:	d12b      	bne.n	80096ac <__swbuf_r+0x70>
 8009654:	686c      	ldr	r4, [r5, #4]
 8009656:	69a3      	ldr	r3, [r4, #24]
 8009658:	60a3      	str	r3, [r4, #8]
 800965a:	89a3      	ldrh	r3, [r4, #12]
 800965c:	071a      	lsls	r2, r3, #28
 800965e:	d52f      	bpl.n	80096c0 <__swbuf_r+0x84>
 8009660:	6923      	ldr	r3, [r4, #16]
 8009662:	b36b      	cbz	r3, 80096c0 <__swbuf_r+0x84>
 8009664:	6923      	ldr	r3, [r4, #16]
 8009666:	6820      	ldr	r0, [r4, #0]
 8009668:	1ac0      	subs	r0, r0, r3
 800966a:	6963      	ldr	r3, [r4, #20]
 800966c:	b2f6      	uxtb	r6, r6
 800966e:	4283      	cmp	r3, r0
 8009670:	4637      	mov	r7, r6
 8009672:	dc04      	bgt.n	800967e <__swbuf_r+0x42>
 8009674:	4621      	mov	r1, r4
 8009676:	4628      	mov	r0, r5
 8009678:	f000 f92e 	bl	80098d8 <_fflush_r>
 800967c:	bb30      	cbnz	r0, 80096cc <__swbuf_r+0x90>
 800967e:	68a3      	ldr	r3, [r4, #8]
 8009680:	3b01      	subs	r3, #1
 8009682:	60a3      	str	r3, [r4, #8]
 8009684:	6823      	ldr	r3, [r4, #0]
 8009686:	1c5a      	adds	r2, r3, #1
 8009688:	6022      	str	r2, [r4, #0]
 800968a:	701e      	strb	r6, [r3, #0]
 800968c:	6963      	ldr	r3, [r4, #20]
 800968e:	3001      	adds	r0, #1
 8009690:	4283      	cmp	r3, r0
 8009692:	d004      	beq.n	800969e <__swbuf_r+0x62>
 8009694:	89a3      	ldrh	r3, [r4, #12]
 8009696:	07db      	lsls	r3, r3, #31
 8009698:	d506      	bpl.n	80096a8 <__swbuf_r+0x6c>
 800969a:	2e0a      	cmp	r6, #10
 800969c:	d104      	bne.n	80096a8 <__swbuf_r+0x6c>
 800969e:	4621      	mov	r1, r4
 80096a0:	4628      	mov	r0, r5
 80096a2:	f000 f919 	bl	80098d8 <_fflush_r>
 80096a6:	b988      	cbnz	r0, 80096cc <__swbuf_r+0x90>
 80096a8:	4638      	mov	r0, r7
 80096aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80096ac:	4b0a      	ldr	r3, [pc, #40]	; (80096d8 <__swbuf_r+0x9c>)
 80096ae:	429c      	cmp	r4, r3
 80096b0:	d101      	bne.n	80096b6 <__swbuf_r+0x7a>
 80096b2:	68ac      	ldr	r4, [r5, #8]
 80096b4:	e7cf      	b.n	8009656 <__swbuf_r+0x1a>
 80096b6:	4b09      	ldr	r3, [pc, #36]	; (80096dc <__swbuf_r+0xa0>)
 80096b8:	429c      	cmp	r4, r3
 80096ba:	bf08      	it	eq
 80096bc:	68ec      	ldreq	r4, [r5, #12]
 80096be:	e7ca      	b.n	8009656 <__swbuf_r+0x1a>
 80096c0:	4621      	mov	r1, r4
 80096c2:	4628      	mov	r0, r5
 80096c4:	f000 f80c 	bl	80096e0 <__swsetup_r>
 80096c8:	2800      	cmp	r0, #0
 80096ca:	d0cb      	beq.n	8009664 <__swbuf_r+0x28>
 80096cc:	f04f 37ff 	mov.w	r7, #4294967295
 80096d0:	e7ea      	b.n	80096a8 <__swbuf_r+0x6c>
 80096d2:	bf00      	nop
 80096d4:	0800a384 	.word	0x0800a384
 80096d8:	0800a3a4 	.word	0x0800a3a4
 80096dc:	0800a364 	.word	0x0800a364

080096e0 <__swsetup_r>:
 80096e0:	4b32      	ldr	r3, [pc, #200]	; (80097ac <__swsetup_r+0xcc>)
 80096e2:	b570      	push	{r4, r5, r6, lr}
 80096e4:	681d      	ldr	r5, [r3, #0]
 80096e6:	4606      	mov	r6, r0
 80096e8:	460c      	mov	r4, r1
 80096ea:	b125      	cbz	r5, 80096f6 <__swsetup_r+0x16>
 80096ec:	69ab      	ldr	r3, [r5, #24]
 80096ee:	b913      	cbnz	r3, 80096f6 <__swsetup_r+0x16>
 80096f0:	4628      	mov	r0, r5
 80096f2:	f000 f985 	bl	8009a00 <__sinit>
 80096f6:	4b2e      	ldr	r3, [pc, #184]	; (80097b0 <__swsetup_r+0xd0>)
 80096f8:	429c      	cmp	r4, r3
 80096fa:	d10f      	bne.n	800971c <__swsetup_r+0x3c>
 80096fc:	686c      	ldr	r4, [r5, #4]
 80096fe:	89a3      	ldrh	r3, [r4, #12]
 8009700:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009704:	0719      	lsls	r1, r3, #28
 8009706:	d42c      	bmi.n	8009762 <__swsetup_r+0x82>
 8009708:	06dd      	lsls	r5, r3, #27
 800970a:	d411      	bmi.n	8009730 <__swsetup_r+0x50>
 800970c:	2309      	movs	r3, #9
 800970e:	6033      	str	r3, [r6, #0]
 8009710:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009714:	81a3      	strh	r3, [r4, #12]
 8009716:	f04f 30ff 	mov.w	r0, #4294967295
 800971a:	e03e      	b.n	800979a <__swsetup_r+0xba>
 800971c:	4b25      	ldr	r3, [pc, #148]	; (80097b4 <__swsetup_r+0xd4>)
 800971e:	429c      	cmp	r4, r3
 8009720:	d101      	bne.n	8009726 <__swsetup_r+0x46>
 8009722:	68ac      	ldr	r4, [r5, #8]
 8009724:	e7eb      	b.n	80096fe <__swsetup_r+0x1e>
 8009726:	4b24      	ldr	r3, [pc, #144]	; (80097b8 <__swsetup_r+0xd8>)
 8009728:	429c      	cmp	r4, r3
 800972a:	bf08      	it	eq
 800972c:	68ec      	ldreq	r4, [r5, #12]
 800972e:	e7e6      	b.n	80096fe <__swsetup_r+0x1e>
 8009730:	0758      	lsls	r0, r3, #29
 8009732:	d512      	bpl.n	800975a <__swsetup_r+0x7a>
 8009734:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009736:	b141      	cbz	r1, 800974a <__swsetup_r+0x6a>
 8009738:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800973c:	4299      	cmp	r1, r3
 800973e:	d002      	beq.n	8009746 <__swsetup_r+0x66>
 8009740:	4630      	mov	r0, r6
 8009742:	f7ff fb65 	bl	8008e10 <_free_r>
 8009746:	2300      	movs	r3, #0
 8009748:	6363      	str	r3, [r4, #52]	; 0x34
 800974a:	89a3      	ldrh	r3, [r4, #12]
 800974c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009750:	81a3      	strh	r3, [r4, #12]
 8009752:	2300      	movs	r3, #0
 8009754:	6063      	str	r3, [r4, #4]
 8009756:	6923      	ldr	r3, [r4, #16]
 8009758:	6023      	str	r3, [r4, #0]
 800975a:	89a3      	ldrh	r3, [r4, #12]
 800975c:	f043 0308 	orr.w	r3, r3, #8
 8009760:	81a3      	strh	r3, [r4, #12]
 8009762:	6923      	ldr	r3, [r4, #16]
 8009764:	b94b      	cbnz	r3, 800977a <__swsetup_r+0x9a>
 8009766:	89a3      	ldrh	r3, [r4, #12]
 8009768:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800976c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009770:	d003      	beq.n	800977a <__swsetup_r+0x9a>
 8009772:	4621      	mov	r1, r4
 8009774:	4630      	mov	r0, r6
 8009776:	f000 fa07 	bl	8009b88 <__smakebuf_r>
 800977a:	89a0      	ldrh	r0, [r4, #12]
 800977c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009780:	f010 0301 	ands.w	r3, r0, #1
 8009784:	d00a      	beq.n	800979c <__swsetup_r+0xbc>
 8009786:	2300      	movs	r3, #0
 8009788:	60a3      	str	r3, [r4, #8]
 800978a:	6963      	ldr	r3, [r4, #20]
 800978c:	425b      	negs	r3, r3
 800978e:	61a3      	str	r3, [r4, #24]
 8009790:	6923      	ldr	r3, [r4, #16]
 8009792:	b943      	cbnz	r3, 80097a6 <__swsetup_r+0xc6>
 8009794:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009798:	d1ba      	bne.n	8009710 <__swsetup_r+0x30>
 800979a:	bd70      	pop	{r4, r5, r6, pc}
 800979c:	0781      	lsls	r1, r0, #30
 800979e:	bf58      	it	pl
 80097a0:	6963      	ldrpl	r3, [r4, #20]
 80097a2:	60a3      	str	r3, [r4, #8]
 80097a4:	e7f4      	b.n	8009790 <__swsetup_r+0xb0>
 80097a6:	2000      	movs	r0, #0
 80097a8:	e7f7      	b.n	800979a <__swsetup_r+0xba>
 80097aa:	bf00      	nop
 80097ac:	2000002c 	.word	0x2000002c
 80097b0:	0800a384 	.word	0x0800a384
 80097b4:	0800a3a4 	.word	0x0800a3a4
 80097b8:	0800a364 	.word	0x0800a364

080097bc <abort>:
 80097bc:	b508      	push	{r3, lr}
 80097be:	2006      	movs	r0, #6
 80097c0:	f000 fa52 	bl	8009c68 <raise>
 80097c4:	2001      	movs	r0, #1
 80097c6:	f7f7 febd 	bl	8001544 <_exit>
	...

080097cc <__sflush_r>:
 80097cc:	898a      	ldrh	r2, [r1, #12]
 80097ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80097d2:	4605      	mov	r5, r0
 80097d4:	0710      	lsls	r0, r2, #28
 80097d6:	460c      	mov	r4, r1
 80097d8:	d458      	bmi.n	800988c <__sflush_r+0xc0>
 80097da:	684b      	ldr	r3, [r1, #4]
 80097dc:	2b00      	cmp	r3, #0
 80097de:	dc05      	bgt.n	80097ec <__sflush_r+0x20>
 80097e0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	dc02      	bgt.n	80097ec <__sflush_r+0x20>
 80097e6:	2000      	movs	r0, #0
 80097e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80097ec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80097ee:	2e00      	cmp	r6, #0
 80097f0:	d0f9      	beq.n	80097e6 <__sflush_r+0x1a>
 80097f2:	2300      	movs	r3, #0
 80097f4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80097f8:	682f      	ldr	r7, [r5, #0]
 80097fa:	602b      	str	r3, [r5, #0]
 80097fc:	d032      	beq.n	8009864 <__sflush_r+0x98>
 80097fe:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009800:	89a3      	ldrh	r3, [r4, #12]
 8009802:	075a      	lsls	r2, r3, #29
 8009804:	d505      	bpl.n	8009812 <__sflush_r+0x46>
 8009806:	6863      	ldr	r3, [r4, #4]
 8009808:	1ac0      	subs	r0, r0, r3
 800980a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800980c:	b10b      	cbz	r3, 8009812 <__sflush_r+0x46>
 800980e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009810:	1ac0      	subs	r0, r0, r3
 8009812:	2300      	movs	r3, #0
 8009814:	4602      	mov	r2, r0
 8009816:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009818:	6a21      	ldr	r1, [r4, #32]
 800981a:	4628      	mov	r0, r5
 800981c:	47b0      	blx	r6
 800981e:	1c43      	adds	r3, r0, #1
 8009820:	89a3      	ldrh	r3, [r4, #12]
 8009822:	d106      	bne.n	8009832 <__sflush_r+0x66>
 8009824:	6829      	ldr	r1, [r5, #0]
 8009826:	291d      	cmp	r1, #29
 8009828:	d82c      	bhi.n	8009884 <__sflush_r+0xb8>
 800982a:	4a2a      	ldr	r2, [pc, #168]	; (80098d4 <__sflush_r+0x108>)
 800982c:	40ca      	lsrs	r2, r1
 800982e:	07d6      	lsls	r6, r2, #31
 8009830:	d528      	bpl.n	8009884 <__sflush_r+0xb8>
 8009832:	2200      	movs	r2, #0
 8009834:	6062      	str	r2, [r4, #4]
 8009836:	04d9      	lsls	r1, r3, #19
 8009838:	6922      	ldr	r2, [r4, #16]
 800983a:	6022      	str	r2, [r4, #0]
 800983c:	d504      	bpl.n	8009848 <__sflush_r+0x7c>
 800983e:	1c42      	adds	r2, r0, #1
 8009840:	d101      	bne.n	8009846 <__sflush_r+0x7a>
 8009842:	682b      	ldr	r3, [r5, #0]
 8009844:	b903      	cbnz	r3, 8009848 <__sflush_r+0x7c>
 8009846:	6560      	str	r0, [r4, #84]	; 0x54
 8009848:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800984a:	602f      	str	r7, [r5, #0]
 800984c:	2900      	cmp	r1, #0
 800984e:	d0ca      	beq.n	80097e6 <__sflush_r+0x1a>
 8009850:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009854:	4299      	cmp	r1, r3
 8009856:	d002      	beq.n	800985e <__sflush_r+0x92>
 8009858:	4628      	mov	r0, r5
 800985a:	f7ff fad9 	bl	8008e10 <_free_r>
 800985e:	2000      	movs	r0, #0
 8009860:	6360      	str	r0, [r4, #52]	; 0x34
 8009862:	e7c1      	b.n	80097e8 <__sflush_r+0x1c>
 8009864:	6a21      	ldr	r1, [r4, #32]
 8009866:	2301      	movs	r3, #1
 8009868:	4628      	mov	r0, r5
 800986a:	47b0      	blx	r6
 800986c:	1c41      	adds	r1, r0, #1
 800986e:	d1c7      	bne.n	8009800 <__sflush_r+0x34>
 8009870:	682b      	ldr	r3, [r5, #0]
 8009872:	2b00      	cmp	r3, #0
 8009874:	d0c4      	beq.n	8009800 <__sflush_r+0x34>
 8009876:	2b1d      	cmp	r3, #29
 8009878:	d001      	beq.n	800987e <__sflush_r+0xb2>
 800987a:	2b16      	cmp	r3, #22
 800987c:	d101      	bne.n	8009882 <__sflush_r+0xb6>
 800987e:	602f      	str	r7, [r5, #0]
 8009880:	e7b1      	b.n	80097e6 <__sflush_r+0x1a>
 8009882:	89a3      	ldrh	r3, [r4, #12]
 8009884:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009888:	81a3      	strh	r3, [r4, #12]
 800988a:	e7ad      	b.n	80097e8 <__sflush_r+0x1c>
 800988c:	690f      	ldr	r7, [r1, #16]
 800988e:	2f00      	cmp	r7, #0
 8009890:	d0a9      	beq.n	80097e6 <__sflush_r+0x1a>
 8009892:	0793      	lsls	r3, r2, #30
 8009894:	680e      	ldr	r6, [r1, #0]
 8009896:	bf08      	it	eq
 8009898:	694b      	ldreq	r3, [r1, #20]
 800989a:	600f      	str	r7, [r1, #0]
 800989c:	bf18      	it	ne
 800989e:	2300      	movne	r3, #0
 80098a0:	eba6 0807 	sub.w	r8, r6, r7
 80098a4:	608b      	str	r3, [r1, #8]
 80098a6:	f1b8 0f00 	cmp.w	r8, #0
 80098aa:	dd9c      	ble.n	80097e6 <__sflush_r+0x1a>
 80098ac:	6a21      	ldr	r1, [r4, #32]
 80098ae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80098b0:	4643      	mov	r3, r8
 80098b2:	463a      	mov	r2, r7
 80098b4:	4628      	mov	r0, r5
 80098b6:	47b0      	blx	r6
 80098b8:	2800      	cmp	r0, #0
 80098ba:	dc06      	bgt.n	80098ca <__sflush_r+0xfe>
 80098bc:	89a3      	ldrh	r3, [r4, #12]
 80098be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80098c2:	81a3      	strh	r3, [r4, #12]
 80098c4:	f04f 30ff 	mov.w	r0, #4294967295
 80098c8:	e78e      	b.n	80097e8 <__sflush_r+0x1c>
 80098ca:	4407      	add	r7, r0
 80098cc:	eba8 0800 	sub.w	r8, r8, r0
 80098d0:	e7e9      	b.n	80098a6 <__sflush_r+0xda>
 80098d2:	bf00      	nop
 80098d4:	20400001 	.word	0x20400001

080098d8 <_fflush_r>:
 80098d8:	b538      	push	{r3, r4, r5, lr}
 80098da:	690b      	ldr	r3, [r1, #16]
 80098dc:	4605      	mov	r5, r0
 80098de:	460c      	mov	r4, r1
 80098e0:	b913      	cbnz	r3, 80098e8 <_fflush_r+0x10>
 80098e2:	2500      	movs	r5, #0
 80098e4:	4628      	mov	r0, r5
 80098e6:	bd38      	pop	{r3, r4, r5, pc}
 80098e8:	b118      	cbz	r0, 80098f2 <_fflush_r+0x1a>
 80098ea:	6983      	ldr	r3, [r0, #24]
 80098ec:	b90b      	cbnz	r3, 80098f2 <_fflush_r+0x1a>
 80098ee:	f000 f887 	bl	8009a00 <__sinit>
 80098f2:	4b14      	ldr	r3, [pc, #80]	; (8009944 <_fflush_r+0x6c>)
 80098f4:	429c      	cmp	r4, r3
 80098f6:	d11b      	bne.n	8009930 <_fflush_r+0x58>
 80098f8:	686c      	ldr	r4, [r5, #4]
 80098fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d0ef      	beq.n	80098e2 <_fflush_r+0xa>
 8009902:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009904:	07d0      	lsls	r0, r2, #31
 8009906:	d404      	bmi.n	8009912 <_fflush_r+0x3a>
 8009908:	0599      	lsls	r1, r3, #22
 800990a:	d402      	bmi.n	8009912 <_fflush_r+0x3a>
 800990c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800990e:	f000 f915 	bl	8009b3c <__retarget_lock_acquire_recursive>
 8009912:	4628      	mov	r0, r5
 8009914:	4621      	mov	r1, r4
 8009916:	f7ff ff59 	bl	80097cc <__sflush_r>
 800991a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800991c:	07da      	lsls	r2, r3, #31
 800991e:	4605      	mov	r5, r0
 8009920:	d4e0      	bmi.n	80098e4 <_fflush_r+0xc>
 8009922:	89a3      	ldrh	r3, [r4, #12]
 8009924:	059b      	lsls	r3, r3, #22
 8009926:	d4dd      	bmi.n	80098e4 <_fflush_r+0xc>
 8009928:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800992a:	f000 f908 	bl	8009b3e <__retarget_lock_release_recursive>
 800992e:	e7d9      	b.n	80098e4 <_fflush_r+0xc>
 8009930:	4b05      	ldr	r3, [pc, #20]	; (8009948 <_fflush_r+0x70>)
 8009932:	429c      	cmp	r4, r3
 8009934:	d101      	bne.n	800993a <_fflush_r+0x62>
 8009936:	68ac      	ldr	r4, [r5, #8]
 8009938:	e7df      	b.n	80098fa <_fflush_r+0x22>
 800993a:	4b04      	ldr	r3, [pc, #16]	; (800994c <_fflush_r+0x74>)
 800993c:	429c      	cmp	r4, r3
 800993e:	bf08      	it	eq
 8009940:	68ec      	ldreq	r4, [r5, #12]
 8009942:	e7da      	b.n	80098fa <_fflush_r+0x22>
 8009944:	0800a384 	.word	0x0800a384
 8009948:	0800a3a4 	.word	0x0800a3a4
 800994c:	0800a364 	.word	0x0800a364

08009950 <std>:
 8009950:	2300      	movs	r3, #0
 8009952:	b510      	push	{r4, lr}
 8009954:	4604      	mov	r4, r0
 8009956:	e9c0 3300 	strd	r3, r3, [r0]
 800995a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800995e:	6083      	str	r3, [r0, #8]
 8009960:	8181      	strh	r1, [r0, #12]
 8009962:	6643      	str	r3, [r0, #100]	; 0x64
 8009964:	81c2      	strh	r2, [r0, #14]
 8009966:	6183      	str	r3, [r0, #24]
 8009968:	4619      	mov	r1, r3
 800996a:	2208      	movs	r2, #8
 800996c:	305c      	adds	r0, #92	; 0x5c
 800996e:	f7fb fe09 	bl	8005584 <memset>
 8009972:	4b05      	ldr	r3, [pc, #20]	; (8009988 <std+0x38>)
 8009974:	6263      	str	r3, [r4, #36]	; 0x24
 8009976:	4b05      	ldr	r3, [pc, #20]	; (800998c <std+0x3c>)
 8009978:	62a3      	str	r3, [r4, #40]	; 0x28
 800997a:	4b05      	ldr	r3, [pc, #20]	; (8009990 <std+0x40>)
 800997c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800997e:	4b05      	ldr	r3, [pc, #20]	; (8009994 <std+0x44>)
 8009980:	6224      	str	r4, [r4, #32]
 8009982:	6323      	str	r3, [r4, #48]	; 0x30
 8009984:	bd10      	pop	{r4, pc}
 8009986:	bf00      	nop
 8009988:	08009ca1 	.word	0x08009ca1
 800998c:	08009cc3 	.word	0x08009cc3
 8009990:	08009cfb 	.word	0x08009cfb
 8009994:	08009d1f 	.word	0x08009d1f

08009998 <_cleanup_r>:
 8009998:	4901      	ldr	r1, [pc, #4]	; (80099a0 <_cleanup_r+0x8>)
 800999a:	f000 b8af 	b.w	8009afc <_fwalk_reent>
 800999e:	bf00      	nop
 80099a0:	080098d9 	.word	0x080098d9

080099a4 <__sfmoreglue>:
 80099a4:	b570      	push	{r4, r5, r6, lr}
 80099a6:	1e4a      	subs	r2, r1, #1
 80099a8:	2568      	movs	r5, #104	; 0x68
 80099aa:	4355      	muls	r5, r2
 80099ac:	460e      	mov	r6, r1
 80099ae:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80099b2:	f7ff fa7d 	bl	8008eb0 <_malloc_r>
 80099b6:	4604      	mov	r4, r0
 80099b8:	b140      	cbz	r0, 80099cc <__sfmoreglue+0x28>
 80099ba:	2100      	movs	r1, #0
 80099bc:	e9c0 1600 	strd	r1, r6, [r0]
 80099c0:	300c      	adds	r0, #12
 80099c2:	60a0      	str	r0, [r4, #8]
 80099c4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80099c8:	f7fb fddc 	bl	8005584 <memset>
 80099cc:	4620      	mov	r0, r4
 80099ce:	bd70      	pop	{r4, r5, r6, pc}

080099d0 <__sfp_lock_acquire>:
 80099d0:	4801      	ldr	r0, [pc, #4]	; (80099d8 <__sfp_lock_acquire+0x8>)
 80099d2:	f000 b8b3 	b.w	8009b3c <__retarget_lock_acquire_recursive>
 80099d6:	bf00      	nop
 80099d8:	20000b64 	.word	0x20000b64

080099dc <__sfp_lock_release>:
 80099dc:	4801      	ldr	r0, [pc, #4]	; (80099e4 <__sfp_lock_release+0x8>)
 80099de:	f000 b8ae 	b.w	8009b3e <__retarget_lock_release_recursive>
 80099e2:	bf00      	nop
 80099e4:	20000b64 	.word	0x20000b64

080099e8 <__sinit_lock_acquire>:
 80099e8:	4801      	ldr	r0, [pc, #4]	; (80099f0 <__sinit_lock_acquire+0x8>)
 80099ea:	f000 b8a7 	b.w	8009b3c <__retarget_lock_acquire_recursive>
 80099ee:	bf00      	nop
 80099f0:	20000b5f 	.word	0x20000b5f

080099f4 <__sinit_lock_release>:
 80099f4:	4801      	ldr	r0, [pc, #4]	; (80099fc <__sinit_lock_release+0x8>)
 80099f6:	f000 b8a2 	b.w	8009b3e <__retarget_lock_release_recursive>
 80099fa:	bf00      	nop
 80099fc:	20000b5f 	.word	0x20000b5f

08009a00 <__sinit>:
 8009a00:	b510      	push	{r4, lr}
 8009a02:	4604      	mov	r4, r0
 8009a04:	f7ff fff0 	bl	80099e8 <__sinit_lock_acquire>
 8009a08:	69a3      	ldr	r3, [r4, #24]
 8009a0a:	b11b      	cbz	r3, 8009a14 <__sinit+0x14>
 8009a0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009a10:	f7ff bff0 	b.w	80099f4 <__sinit_lock_release>
 8009a14:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009a18:	6523      	str	r3, [r4, #80]	; 0x50
 8009a1a:	4b13      	ldr	r3, [pc, #76]	; (8009a68 <__sinit+0x68>)
 8009a1c:	4a13      	ldr	r2, [pc, #76]	; (8009a6c <__sinit+0x6c>)
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	62a2      	str	r2, [r4, #40]	; 0x28
 8009a22:	42a3      	cmp	r3, r4
 8009a24:	bf04      	itt	eq
 8009a26:	2301      	moveq	r3, #1
 8009a28:	61a3      	streq	r3, [r4, #24]
 8009a2a:	4620      	mov	r0, r4
 8009a2c:	f000 f820 	bl	8009a70 <__sfp>
 8009a30:	6060      	str	r0, [r4, #4]
 8009a32:	4620      	mov	r0, r4
 8009a34:	f000 f81c 	bl	8009a70 <__sfp>
 8009a38:	60a0      	str	r0, [r4, #8]
 8009a3a:	4620      	mov	r0, r4
 8009a3c:	f000 f818 	bl	8009a70 <__sfp>
 8009a40:	2200      	movs	r2, #0
 8009a42:	60e0      	str	r0, [r4, #12]
 8009a44:	2104      	movs	r1, #4
 8009a46:	6860      	ldr	r0, [r4, #4]
 8009a48:	f7ff ff82 	bl	8009950 <std>
 8009a4c:	68a0      	ldr	r0, [r4, #8]
 8009a4e:	2201      	movs	r2, #1
 8009a50:	2109      	movs	r1, #9
 8009a52:	f7ff ff7d 	bl	8009950 <std>
 8009a56:	68e0      	ldr	r0, [r4, #12]
 8009a58:	2202      	movs	r2, #2
 8009a5a:	2112      	movs	r1, #18
 8009a5c:	f7ff ff78 	bl	8009950 <std>
 8009a60:	2301      	movs	r3, #1
 8009a62:	61a3      	str	r3, [r4, #24]
 8009a64:	e7d2      	b.n	8009a0c <__sinit+0xc>
 8009a66:	bf00      	nop
 8009a68:	08009f0c 	.word	0x08009f0c
 8009a6c:	08009999 	.word	0x08009999

08009a70 <__sfp>:
 8009a70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a72:	4607      	mov	r7, r0
 8009a74:	f7ff ffac 	bl	80099d0 <__sfp_lock_acquire>
 8009a78:	4b1e      	ldr	r3, [pc, #120]	; (8009af4 <__sfp+0x84>)
 8009a7a:	681e      	ldr	r6, [r3, #0]
 8009a7c:	69b3      	ldr	r3, [r6, #24]
 8009a7e:	b913      	cbnz	r3, 8009a86 <__sfp+0x16>
 8009a80:	4630      	mov	r0, r6
 8009a82:	f7ff ffbd 	bl	8009a00 <__sinit>
 8009a86:	3648      	adds	r6, #72	; 0x48
 8009a88:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009a8c:	3b01      	subs	r3, #1
 8009a8e:	d503      	bpl.n	8009a98 <__sfp+0x28>
 8009a90:	6833      	ldr	r3, [r6, #0]
 8009a92:	b30b      	cbz	r3, 8009ad8 <__sfp+0x68>
 8009a94:	6836      	ldr	r6, [r6, #0]
 8009a96:	e7f7      	b.n	8009a88 <__sfp+0x18>
 8009a98:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009a9c:	b9d5      	cbnz	r5, 8009ad4 <__sfp+0x64>
 8009a9e:	4b16      	ldr	r3, [pc, #88]	; (8009af8 <__sfp+0x88>)
 8009aa0:	60e3      	str	r3, [r4, #12]
 8009aa2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009aa6:	6665      	str	r5, [r4, #100]	; 0x64
 8009aa8:	f000 f847 	bl	8009b3a <__retarget_lock_init_recursive>
 8009aac:	f7ff ff96 	bl	80099dc <__sfp_lock_release>
 8009ab0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009ab4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009ab8:	6025      	str	r5, [r4, #0]
 8009aba:	61a5      	str	r5, [r4, #24]
 8009abc:	2208      	movs	r2, #8
 8009abe:	4629      	mov	r1, r5
 8009ac0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009ac4:	f7fb fd5e 	bl	8005584 <memset>
 8009ac8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009acc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009ad0:	4620      	mov	r0, r4
 8009ad2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009ad4:	3468      	adds	r4, #104	; 0x68
 8009ad6:	e7d9      	b.n	8009a8c <__sfp+0x1c>
 8009ad8:	2104      	movs	r1, #4
 8009ada:	4638      	mov	r0, r7
 8009adc:	f7ff ff62 	bl	80099a4 <__sfmoreglue>
 8009ae0:	4604      	mov	r4, r0
 8009ae2:	6030      	str	r0, [r6, #0]
 8009ae4:	2800      	cmp	r0, #0
 8009ae6:	d1d5      	bne.n	8009a94 <__sfp+0x24>
 8009ae8:	f7ff ff78 	bl	80099dc <__sfp_lock_release>
 8009aec:	230c      	movs	r3, #12
 8009aee:	603b      	str	r3, [r7, #0]
 8009af0:	e7ee      	b.n	8009ad0 <__sfp+0x60>
 8009af2:	bf00      	nop
 8009af4:	08009f0c 	.word	0x08009f0c
 8009af8:	ffff0001 	.word	0xffff0001

08009afc <_fwalk_reent>:
 8009afc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b00:	4606      	mov	r6, r0
 8009b02:	4688      	mov	r8, r1
 8009b04:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009b08:	2700      	movs	r7, #0
 8009b0a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009b0e:	f1b9 0901 	subs.w	r9, r9, #1
 8009b12:	d505      	bpl.n	8009b20 <_fwalk_reent+0x24>
 8009b14:	6824      	ldr	r4, [r4, #0]
 8009b16:	2c00      	cmp	r4, #0
 8009b18:	d1f7      	bne.n	8009b0a <_fwalk_reent+0xe>
 8009b1a:	4638      	mov	r0, r7
 8009b1c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b20:	89ab      	ldrh	r3, [r5, #12]
 8009b22:	2b01      	cmp	r3, #1
 8009b24:	d907      	bls.n	8009b36 <_fwalk_reent+0x3a>
 8009b26:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009b2a:	3301      	adds	r3, #1
 8009b2c:	d003      	beq.n	8009b36 <_fwalk_reent+0x3a>
 8009b2e:	4629      	mov	r1, r5
 8009b30:	4630      	mov	r0, r6
 8009b32:	47c0      	blx	r8
 8009b34:	4307      	orrs	r7, r0
 8009b36:	3568      	adds	r5, #104	; 0x68
 8009b38:	e7e9      	b.n	8009b0e <_fwalk_reent+0x12>

08009b3a <__retarget_lock_init_recursive>:
 8009b3a:	4770      	bx	lr

08009b3c <__retarget_lock_acquire_recursive>:
 8009b3c:	4770      	bx	lr

08009b3e <__retarget_lock_release_recursive>:
 8009b3e:	4770      	bx	lr

08009b40 <__swhatbuf_r>:
 8009b40:	b570      	push	{r4, r5, r6, lr}
 8009b42:	460e      	mov	r6, r1
 8009b44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b48:	2900      	cmp	r1, #0
 8009b4a:	b096      	sub	sp, #88	; 0x58
 8009b4c:	4614      	mov	r4, r2
 8009b4e:	461d      	mov	r5, r3
 8009b50:	da07      	bge.n	8009b62 <__swhatbuf_r+0x22>
 8009b52:	2300      	movs	r3, #0
 8009b54:	602b      	str	r3, [r5, #0]
 8009b56:	89b3      	ldrh	r3, [r6, #12]
 8009b58:	061a      	lsls	r2, r3, #24
 8009b5a:	d410      	bmi.n	8009b7e <__swhatbuf_r+0x3e>
 8009b5c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009b60:	e00e      	b.n	8009b80 <__swhatbuf_r+0x40>
 8009b62:	466a      	mov	r2, sp
 8009b64:	f000 f902 	bl	8009d6c <_fstat_r>
 8009b68:	2800      	cmp	r0, #0
 8009b6a:	dbf2      	blt.n	8009b52 <__swhatbuf_r+0x12>
 8009b6c:	9a01      	ldr	r2, [sp, #4]
 8009b6e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009b72:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009b76:	425a      	negs	r2, r3
 8009b78:	415a      	adcs	r2, r3
 8009b7a:	602a      	str	r2, [r5, #0]
 8009b7c:	e7ee      	b.n	8009b5c <__swhatbuf_r+0x1c>
 8009b7e:	2340      	movs	r3, #64	; 0x40
 8009b80:	2000      	movs	r0, #0
 8009b82:	6023      	str	r3, [r4, #0]
 8009b84:	b016      	add	sp, #88	; 0x58
 8009b86:	bd70      	pop	{r4, r5, r6, pc}

08009b88 <__smakebuf_r>:
 8009b88:	898b      	ldrh	r3, [r1, #12]
 8009b8a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009b8c:	079d      	lsls	r5, r3, #30
 8009b8e:	4606      	mov	r6, r0
 8009b90:	460c      	mov	r4, r1
 8009b92:	d507      	bpl.n	8009ba4 <__smakebuf_r+0x1c>
 8009b94:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009b98:	6023      	str	r3, [r4, #0]
 8009b9a:	6123      	str	r3, [r4, #16]
 8009b9c:	2301      	movs	r3, #1
 8009b9e:	6163      	str	r3, [r4, #20]
 8009ba0:	b002      	add	sp, #8
 8009ba2:	bd70      	pop	{r4, r5, r6, pc}
 8009ba4:	ab01      	add	r3, sp, #4
 8009ba6:	466a      	mov	r2, sp
 8009ba8:	f7ff ffca 	bl	8009b40 <__swhatbuf_r>
 8009bac:	9900      	ldr	r1, [sp, #0]
 8009bae:	4605      	mov	r5, r0
 8009bb0:	4630      	mov	r0, r6
 8009bb2:	f7ff f97d 	bl	8008eb0 <_malloc_r>
 8009bb6:	b948      	cbnz	r0, 8009bcc <__smakebuf_r+0x44>
 8009bb8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009bbc:	059a      	lsls	r2, r3, #22
 8009bbe:	d4ef      	bmi.n	8009ba0 <__smakebuf_r+0x18>
 8009bc0:	f023 0303 	bic.w	r3, r3, #3
 8009bc4:	f043 0302 	orr.w	r3, r3, #2
 8009bc8:	81a3      	strh	r3, [r4, #12]
 8009bca:	e7e3      	b.n	8009b94 <__smakebuf_r+0xc>
 8009bcc:	4b0d      	ldr	r3, [pc, #52]	; (8009c04 <__smakebuf_r+0x7c>)
 8009bce:	62b3      	str	r3, [r6, #40]	; 0x28
 8009bd0:	89a3      	ldrh	r3, [r4, #12]
 8009bd2:	6020      	str	r0, [r4, #0]
 8009bd4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009bd8:	81a3      	strh	r3, [r4, #12]
 8009bda:	9b00      	ldr	r3, [sp, #0]
 8009bdc:	6163      	str	r3, [r4, #20]
 8009bde:	9b01      	ldr	r3, [sp, #4]
 8009be0:	6120      	str	r0, [r4, #16]
 8009be2:	b15b      	cbz	r3, 8009bfc <__smakebuf_r+0x74>
 8009be4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009be8:	4630      	mov	r0, r6
 8009bea:	f000 f8d1 	bl	8009d90 <_isatty_r>
 8009bee:	b128      	cbz	r0, 8009bfc <__smakebuf_r+0x74>
 8009bf0:	89a3      	ldrh	r3, [r4, #12]
 8009bf2:	f023 0303 	bic.w	r3, r3, #3
 8009bf6:	f043 0301 	orr.w	r3, r3, #1
 8009bfa:	81a3      	strh	r3, [r4, #12]
 8009bfc:	89a0      	ldrh	r0, [r4, #12]
 8009bfe:	4305      	orrs	r5, r0
 8009c00:	81a5      	strh	r5, [r4, #12]
 8009c02:	e7cd      	b.n	8009ba0 <__smakebuf_r+0x18>
 8009c04:	08009999 	.word	0x08009999

08009c08 <_malloc_usable_size_r>:
 8009c08:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009c0c:	1f18      	subs	r0, r3, #4
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	bfbc      	itt	lt
 8009c12:	580b      	ldrlt	r3, [r1, r0]
 8009c14:	18c0      	addlt	r0, r0, r3
 8009c16:	4770      	bx	lr

08009c18 <_raise_r>:
 8009c18:	291f      	cmp	r1, #31
 8009c1a:	b538      	push	{r3, r4, r5, lr}
 8009c1c:	4604      	mov	r4, r0
 8009c1e:	460d      	mov	r5, r1
 8009c20:	d904      	bls.n	8009c2c <_raise_r+0x14>
 8009c22:	2316      	movs	r3, #22
 8009c24:	6003      	str	r3, [r0, #0]
 8009c26:	f04f 30ff 	mov.w	r0, #4294967295
 8009c2a:	bd38      	pop	{r3, r4, r5, pc}
 8009c2c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009c2e:	b112      	cbz	r2, 8009c36 <_raise_r+0x1e>
 8009c30:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009c34:	b94b      	cbnz	r3, 8009c4a <_raise_r+0x32>
 8009c36:	4620      	mov	r0, r4
 8009c38:	f000 f830 	bl	8009c9c <_getpid_r>
 8009c3c:	462a      	mov	r2, r5
 8009c3e:	4601      	mov	r1, r0
 8009c40:	4620      	mov	r0, r4
 8009c42:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009c46:	f000 b817 	b.w	8009c78 <_kill_r>
 8009c4a:	2b01      	cmp	r3, #1
 8009c4c:	d00a      	beq.n	8009c64 <_raise_r+0x4c>
 8009c4e:	1c59      	adds	r1, r3, #1
 8009c50:	d103      	bne.n	8009c5a <_raise_r+0x42>
 8009c52:	2316      	movs	r3, #22
 8009c54:	6003      	str	r3, [r0, #0]
 8009c56:	2001      	movs	r0, #1
 8009c58:	e7e7      	b.n	8009c2a <_raise_r+0x12>
 8009c5a:	2400      	movs	r4, #0
 8009c5c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009c60:	4628      	mov	r0, r5
 8009c62:	4798      	blx	r3
 8009c64:	2000      	movs	r0, #0
 8009c66:	e7e0      	b.n	8009c2a <_raise_r+0x12>

08009c68 <raise>:
 8009c68:	4b02      	ldr	r3, [pc, #8]	; (8009c74 <raise+0xc>)
 8009c6a:	4601      	mov	r1, r0
 8009c6c:	6818      	ldr	r0, [r3, #0]
 8009c6e:	f7ff bfd3 	b.w	8009c18 <_raise_r>
 8009c72:	bf00      	nop
 8009c74:	2000002c 	.word	0x2000002c

08009c78 <_kill_r>:
 8009c78:	b538      	push	{r3, r4, r5, lr}
 8009c7a:	4d07      	ldr	r5, [pc, #28]	; (8009c98 <_kill_r+0x20>)
 8009c7c:	2300      	movs	r3, #0
 8009c7e:	4604      	mov	r4, r0
 8009c80:	4608      	mov	r0, r1
 8009c82:	4611      	mov	r1, r2
 8009c84:	602b      	str	r3, [r5, #0]
 8009c86:	f7f7 fc4d 	bl	8001524 <_kill>
 8009c8a:	1c43      	adds	r3, r0, #1
 8009c8c:	d102      	bne.n	8009c94 <_kill_r+0x1c>
 8009c8e:	682b      	ldr	r3, [r5, #0]
 8009c90:	b103      	cbz	r3, 8009c94 <_kill_r+0x1c>
 8009c92:	6023      	str	r3, [r4, #0]
 8009c94:	bd38      	pop	{r3, r4, r5, pc}
 8009c96:	bf00      	nop
 8009c98:	20000b58 	.word	0x20000b58

08009c9c <_getpid_r>:
 8009c9c:	f7f7 bc3a 	b.w	8001514 <_getpid>

08009ca0 <__sread>:
 8009ca0:	b510      	push	{r4, lr}
 8009ca2:	460c      	mov	r4, r1
 8009ca4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ca8:	f000 f894 	bl	8009dd4 <_read_r>
 8009cac:	2800      	cmp	r0, #0
 8009cae:	bfab      	itete	ge
 8009cb0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009cb2:	89a3      	ldrhlt	r3, [r4, #12]
 8009cb4:	181b      	addge	r3, r3, r0
 8009cb6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009cba:	bfac      	ite	ge
 8009cbc:	6563      	strge	r3, [r4, #84]	; 0x54
 8009cbe:	81a3      	strhlt	r3, [r4, #12]
 8009cc0:	bd10      	pop	{r4, pc}

08009cc2 <__swrite>:
 8009cc2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009cc6:	461f      	mov	r7, r3
 8009cc8:	898b      	ldrh	r3, [r1, #12]
 8009cca:	05db      	lsls	r3, r3, #23
 8009ccc:	4605      	mov	r5, r0
 8009cce:	460c      	mov	r4, r1
 8009cd0:	4616      	mov	r6, r2
 8009cd2:	d505      	bpl.n	8009ce0 <__swrite+0x1e>
 8009cd4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009cd8:	2302      	movs	r3, #2
 8009cda:	2200      	movs	r2, #0
 8009cdc:	f000 f868 	bl	8009db0 <_lseek_r>
 8009ce0:	89a3      	ldrh	r3, [r4, #12]
 8009ce2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009ce6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009cea:	81a3      	strh	r3, [r4, #12]
 8009cec:	4632      	mov	r2, r6
 8009cee:	463b      	mov	r3, r7
 8009cf0:	4628      	mov	r0, r5
 8009cf2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009cf6:	f000 b817 	b.w	8009d28 <_write_r>

08009cfa <__sseek>:
 8009cfa:	b510      	push	{r4, lr}
 8009cfc:	460c      	mov	r4, r1
 8009cfe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d02:	f000 f855 	bl	8009db0 <_lseek_r>
 8009d06:	1c43      	adds	r3, r0, #1
 8009d08:	89a3      	ldrh	r3, [r4, #12]
 8009d0a:	bf15      	itete	ne
 8009d0c:	6560      	strne	r0, [r4, #84]	; 0x54
 8009d0e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009d12:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009d16:	81a3      	strheq	r3, [r4, #12]
 8009d18:	bf18      	it	ne
 8009d1a:	81a3      	strhne	r3, [r4, #12]
 8009d1c:	bd10      	pop	{r4, pc}

08009d1e <__sclose>:
 8009d1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d22:	f000 b813 	b.w	8009d4c <_close_r>
	...

08009d28 <_write_r>:
 8009d28:	b538      	push	{r3, r4, r5, lr}
 8009d2a:	4d07      	ldr	r5, [pc, #28]	; (8009d48 <_write_r+0x20>)
 8009d2c:	4604      	mov	r4, r0
 8009d2e:	4608      	mov	r0, r1
 8009d30:	4611      	mov	r1, r2
 8009d32:	2200      	movs	r2, #0
 8009d34:	602a      	str	r2, [r5, #0]
 8009d36:	461a      	mov	r2, r3
 8009d38:	f7f7 fc2b 	bl	8001592 <_write>
 8009d3c:	1c43      	adds	r3, r0, #1
 8009d3e:	d102      	bne.n	8009d46 <_write_r+0x1e>
 8009d40:	682b      	ldr	r3, [r5, #0]
 8009d42:	b103      	cbz	r3, 8009d46 <_write_r+0x1e>
 8009d44:	6023      	str	r3, [r4, #0]
 8009d46:	bd38      	pop	{r3, r4, r5, pc}
 8009d48:	20000b58 	.word	0x20000b58

08009d4c <_close_r>:
 8009d4c:	b538      	push	{r3, r4, r5, lr}
 8009d4e:	4d06      	ldr	r5, [pc, #24]	; (8009d68 <_close_r+0x1c>)
 8009d50:	2300      	movs	r3, #0
 8009d52:	4604      	mov	r4, r0
 8009d54:	4608      	mov	r0, r1
 8009d56:	602b      	str	r3, [r5, #0]
 8009d58:	f7f7 fc37 	bl	80015ca <_close>
 8009d5c:	1c43      	adds	r3, r0, #1
 8009d5e:	d102      	bne.n	8009d66 <_close_r+0x1a>
 8009d60:	682b      	ldr	r3, [r5, #0]
 8009d62:	b103      	cbz	r3, 8009d66 <_close_r+0x1a>
 8009d64:	6023      	str	r3, [r4, #0]
 8009d66:	bd38      	pop	{r3, r4, r5, pc}
 8009d68:	20000b58 	.word	0x20000b58

08009d6c <_fstat_r>:
 8009d6c:	b538      	push	{r3, r4, r5, lr}
 8009d6e:	4d07      	ldr	r5, [pc, #28]	; (8009d8c <_fstat_r+0x20>)
 8009d70:	2300      	movs	r3, #0
 8009d72:	4604      	mov	r4, r0
 8009d74:	4608      	mov	r0, r1
 8009d76:	4611      	mov	r1, r2
 8009d78:	602b      	str	r3, [r5, #0]
 8009d7a:	f7f7 fc32 	bl	80015e2 <_fstat>
 8009d7e:	1c43      	adds	r3, r0, #1
 8009d80:	d102      	bne.n	8009d88 <_fstat_r+0x1c>
 8009d82:	682b      	ldr	r3, [r5, #0]
 8009d84:	b103      	cbz	r3, 8009d88 <_fstat_r+0x1c>
 8009d86:	6023      	str	r3, [r4, #0]
 8009d88:	bd38      	pop	{r3, r4, r5, pc}
 8009d8a:	bf00      	nop
 8009d8c:	20000b58 	.word	0x20000b58

08009d90 <_isatty_r>:
 8009d90:	b538      	push	{r3, r4, r5, lr}
 8009d92:	4d06      	ldr	r5, [pc, #24]	; (8009dac <_isatty_r+0x1c>)
 8009d94:	2300      	movs	r3, #0
 8009d96:	4604      	mov	r4, r0
 8009d98:	4608      	mov	r0, r1
 8009d9a:	602b      	str	r3, [r5, #0]
 8009d9c:	f7f7 fc31 	bl	8001602 <_isatty>
 8009da0:	1c43      	adds	r3, r0, #1
 8009da2:	d102      	bne.n	8009daa <_isatty_r+0x1a>
 8009da4:	682b      	ldr	r3, [r5, #0]
 8009da6:	b103      	cbz	r3, 8009daa <_isatty_r+0x1a>
 8009da8:	6023      	str	r3, [r4, #0]
 8009daa:	bd38      	pop	{r3, r4, r5, pc}
 8009dac:	20000b58 	.word	0x20000b58

08009db0 <_lseek_r>:
 8009db0:	b538      	push	{r3, r4, r5, lr}
 8009db2:	4d07      	ldr	r5, [pc, #28]	; (8009dd0 <_lseek_r+0x20>)
 8009db4:	4604      	mov	r4, r0
 8009db6:	4608      	mov	r0, r1
 8009db8:	4611      	mov	r1, r2
 8009dba:	2200      	movs	r2, #0
 8009dbc:	602a      	str	r2, [r5, #0]
 8009dbe:	461a      	mov	r2, r3
 8009dc0:	f7f7 fc2a 	bl	8001618 <_lseek>
 8009dc4:	1c43      	adds	r3, r0, #1
 8009dc6:	d102      	bne.n	8009dce <_lseek_r+0x1e>
 8009dc8:	682b      	ldr	r3, [r5, #0]
 8009dca:	b103      	cbz	r3, 8009dce <_lseek_r+0x1e>
 8009dcc:	6023      	str	r3, [r4, #0]
 8009dce:	bd38      	pop	{r3, r4, r5, pc}
 8009dd0:	20000b58 	.word	0x20000b58

08009dd4 <_read_r>:
 8009dd4:	b538      	push	{r3, r4, r5, lr}
 8009dd6:	4d07      	ldr	r5, [pc, #28]	; (8009df4 <_read_r+0x20>)
 8009dd8:	4604      	mov	r4, r0
 8009dda:	4608      	mov	r0, r1
 8009ddc:	4611      	mov	r1, r2
 8009dde:	2200      	movs	r2, #0
 8009de0:	602a      	str	r2, [r5, #0]
 8009de2:	461a      	mov	r2, r3
 8009de4:	f7f7 fbb8 	bl	8001558 <_read>
 8009de8:	1c43      	adds	r3, r0, #1
 8009dea:	d102      	bne.n	8009df2 <_read_r+0x1e>
 8009dec:	682b      	ldr	r3, [r5, #0]
 8009dee:	b103      	cbz	r3, 8009df2 <_read_r+0x1e>
 8009df0:	6023      	str	r3, [r4, #0]
 8009df2:	bd38      	pop	{r3, r4, r5, pc}
 8009df4:	20000b58 	.word	0x20000b58

08009df8 <_init>:
 8009df8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009dfa:	bf00      	nop
 8009dfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009dfe:	bc08      	pop	{r3}
 8009e00:	469e      	mov	lr, r3
 8009e02:	4770      	bx	lr

08009e04 <_fini>:
 8009e04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e06:	bf00      	nop
 8009e08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e0a:	bc08      	pop	{r3}
 8009e0c:	469e      	mov	lr, r3
 8009e0e:	4770      	bx	lr
