# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../src/ip/clk_wiz_0" \
"../../../../camera_system.srcs/sources_1/ip/weights/sim/weights.v" \
"../../../../camera_system.srcs/sources_1/ip/fifo_reshape/sim/fifo_reshape.v" \
"../../../../camera_system.srcs/sources_1/ip/maxpool_linebuffer/sim/maxpool_linebuffer.v" \
"../../../../camera_system.srcs/sources_1/ip/fifo_conv2_result/sim/fifo_conv2_result.v" \
"../../../../camera_system.srcs/sources_1/ip/conv2_linebuffer/sim/conv2_linebuffer.v" \
"../../../../camera_system.srcs/sources_1/ip/fifo_data_buffer/sim/fifo_data_buffer.v" \
"../../../../camera_system.srcs/sources_1/ip/linebuffer/sim/linebuffer.v" \
"../../../../camera_system.srcs/sources_1/ip/ram_data_in/sim/ram_data_in.v" \
"../../../../../src/ip/ram/ram_sim_netlist.v" \
"../../../../../src/ip/frame_buffer/sim/frame_buffer.v" \
"../../../../../src/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../../src/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../../../../integration/verilog/Matrix_Generate_3x3_1Bit.v" \
"../../../../../../../integration/verilog/Mini_LeNet.v" \
"../../../../../src/hdl/video_stream/axi2bram.v" \
"../../../../../../../integration/verilog/cmos_capture_data.v" \
"../../../../../../../integration/verilog/conv1.v" \
"../../../../../../../integration/verilog/conv2.v" \
"../../../../../../../integration/verilog/conv2_single.v" \
"../../../../../src/hdl/debounce/debounce_inputs.v" \
"../../../../../src/hdl/debounce/debouncer.v" \
"../../../../../../../integration/verilog/dilation_detector.v" \
"../../../../../src/hdl/dividers/divider_2.v" \
"../../../../../src/hdl/dividers/divider_4.v" \
"../../../../../../../integration/verilog/erosion_detector.v" \
"../../../../../src/hdl/video_stream/frame_read.v" \
"../../../../../src/hdl/hdmi/hdmi_ctrl.v" \
"../../../../../src/hdl/hdmi/hdmi_out.v" \
"../../../../../src/hdl/hls_generated/img_filter.v" \
"../../../../../src/hdl/hls_generated/img_filter_am_addhbi.v" \
"../../../../../src/hdl/hls_generated/img_filter_lineBubkb.v" \
"../../../../../src/hdl/hls_generated/img_filter_lineBucud.v" \
"../../../../../src/hdl/hls_generated/img_filter_mac_muibs.v" \
"../../../../../src/hdl/hls_generated/img_filter_mac_mujbC.v" \
"../../../../../src/hdl/hls_generated/img_filter_mac_mukbM.v" \
"../../../../../src/hdl/hls_generated/img_filter_mul_42g8j.v" \
"../../../../../src/hdl/hls_generated/img_filter_mul_66fYi.v" \
"../../../../../src/hdl/hls_generated/img_filter_mux_83eOg.v" \
"../../../../../../../integration/verilog/imopen.v" \
"../../../../../../../integration/verilog/key_debounce.v" \
"../../../../../../../integration/verilog/linear.v" \
"../../../../../src/hdl/uart/master_axi.v" \
"../../../../../../../integration/verilog/maxpool.v" \
"../../../../../src/hdl/video_stream/ov7670_init_regs.v" \
"../../../../../src/hdl/sccb/ov7670_read.v" \
"../../../../../../../integration/verilog/predict_index.v" \
"../../../../../src/hdl/video_stream/processing.v" \
"../../../../../../../integration/verilog/reshape.v" \
"../../../../../../../integration/verilog/rgb2bin_process.v" \
"../../../../../../../integration/verilog/rgb2ycbcr.v" \
"../../../../../src/hdl/sccb/sccb_ctrl.v" \
"../../../../../src/hdl/sccb/sccb_read.v" \
"../../../../../src/hdl/sccb/sccb_write.v" \
"../../../../../../../integration/verilog/shift_register_2taps_1Bit.v" \
"../../../../../src/hdl/hdmi/tmds_encoder.v" \
"../../../../../src/hdl/uart/uart_ctrl.v" \
"../../../../../src/hdl/top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
