<?xml version="1.0" encoding="utf-8"?>
<feed xmlns="http://www.w3.org/2005/Atom">
  <title>验证技术博客@神秘人</title>
  
  <subtitle>人的智慧不用就会枯萎。</subtitle>
  <link href="/atom.xml" rel="self"/>
  
  <link href="http://118.25.122.94:8080/"/>
  <updated>2019-06-10T09:46:27.609Z</updated>
  <id>http://118.25.122.94:8080/</id>
  
  <author>
    <name>神秘人</name>
    
  </author>
  
  <generator uri="http://hexo.io/">Hexo</generator>
  
  <entry>
    <title>UVM-RAL Burst R/W的三种基本方法</title>
    <link href="http://118.25.122.94:8080/2019/06/10/UVM-RAL-Burst-R-W%E7%9A%84%E4%B8%89%E7%A7%8D%E5%9F%BA%E6%9C%AC%E6%96%B9%E6%B3%95/"/>
    <id>http://118.25.122.94:8080/2019/06/10/UVM-RAL-Burst-R-W的三种基本方法/</id>
    <published>2019-06-10T09:44:47.000Z</published>
    <updated>2019-06-10T09:46:27.609Z</updated>
    
    <summary type="html">
    
      欢迎光临~
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://118.25.122.94:8080/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://118.25.122.94:8080/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>向UVM工厂注册抽象基类</title>
    <link href="http://118.25.122.94:8080/2019/06/10/%E5%90%91UVM%E5%B7%A5%E5%8E%82%E6%B3%A8%E5%86%8C%E6%8A%BD%E8%B1%A1%E5%9F%BA%E7%B1%BB/"/>
    <id>http://118.25.122.94:8080/2019/06/10/向UVM工厂注册抽象基类/</id>
    <published>2019-06-10T08:02:05.000Z</published>
    <updated>2019-06-10T08:06:57.529Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;p&gt;Every now and again I stumble upon a situation where it’s natural to use an abstract class. A typical example is when working with
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://118.25.122.94:8080/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://118.25.122.94:8080/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>心跳测试</title>
    <link href="http://118.25.122.94:8080/2019/06/10/%E5%BF%83%E8%B7%B3%E6%B5%8B%E8%AF%95/"/>
    <id>http://118.25.122.94:8080/2019/06/10/心跳测试/</id>
    <published>2019-06-10T07:18:54.000Z</published>
    <updated>2019-06-10T07:20:13.899Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h3 id=&quot;心跳测试&quot;&gt;&lt;a href=&quot;#心跳测试&quot; class=&quot;headerlink&quot; title=&quot;心跳测试&quot;&gt;&lt;/a&gt;心跳测试&lt;/h3&gt;&lt;ul&gt;
&lt;li&gt;查找死循环~~~&lt;figure class=&quot;hljs highlight
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://118.25.122.94:8080/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://118.25.122.94:8080/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title> 消除讨厌的UVM_WARNING:[TPRGED]</title>
    <link href="http://118.25.122.94:8080/2019/06/10/%E6%B6%88%E9%99%A4%E8%AE%A8%E5%8E%8C%E7%9A%84UVM-WARNING-TPRGED/"/>
    <id>http://118.25.122.94:8080/2019/06/10/消除讨厌的UVM-WARNING-TPRGED/</id>
    <published>2019-06-10T03:36:54.000Z</published>
    <updated>2019-06-10T03:40:32.224Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h3 id=&quot;包，类名和UVM-的前缀、后缀？&quot;&gt;&lt;a href=&quot;#包，类名和UVM-的前缀、后缀？&quot; class=&quot;headerlink&quot; title=&quot;包，类名和UVM 的前缀、后缀？&quot;&gt;&lt;/a&gt;包，类名和UVM 的前缀、后缀？&lt;/h3&gt;&lt;p&gt;Some time ago
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://118.25.122.94:8080/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://118.25.122.94:8080/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>如何优雅的结束UVM Test？</title>
    <link href="http://118.25.122.94:8080/2019/06/05/%E5%A6%82%E4%BD%95%E4%BC%98%E9%9B%85%E7%9A%84%E7%BB%93%E6%9D%9FUVM-Test%EF%BC%9F/"/>
    <id>http://118.25.122.94:8080/2019/06/05/如何优雅的结束UVM-Test？/</id>
    <published>2019-06-05T06:07:48.000Z</published>
    <updated>2019-06-05T06:08:28.453Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h3 id=&quot;如何优雅的结束UVM-Test？&quot;&gt;&lt;a href=&quot;#如何优雅的结束UVM-Test？&quot; class=&quot;headerlink&quot; title=&quot;如何优雅的结束UVM Test？&quot;&gt;&lt;/a&gt;如何优雅的结束UVM Test？&lt;/h3&gt;&lt;p&gt;End-of-test
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://118.25.122.94:8080/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://118.25.122.94:8080/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>zsh:oh-my-zsh插件收集</title>
    <link href="http://118.25.122.94:8080/2019/06/05/zsh-oh-my-zsh%E6%8F%92%E4%BB%B6%E6%94%B6%E9%9B%86/"/>
    <id>http://118.25.122.94:8080/2019/06/05/zsh-oh-my-zsh插件收集/</id>
    <published>2019-06-05T01:33:20.000Z</published>
    <updated>2019-06-05T03:24:55.813Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;ul&gt;
&lt;li&gt;&lt;p&gt;bash/csh再见了~~&lt;/p&gt;
&lt;/li&gt;
&lt;li&gt;&lt;p&gt;启用zsh：oh-my-zsh 安装参考网络吧~&lt;/p&gt;
&lt;/li&gt;
&lt;li&gt;&lt;p&gt;插件收集&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;zsh-syntax-highlighting&lt;br&gt;作用
        
      
    
    </summary>
    
      <category term="Linux" scheme="http://118.25.122.94:8080/categories/Linux/"/>
    
    
      <category term="zsh" scheme="http://118.25.122.94:8080/tags/zsh/"/>
    
      <category term="oh-my-zsh" scheme="http://118.25.122.94:8080/tags/oh-my-zsh/"/>
    
      <category term="bash" scheme="http://118.25.122.94:8080/tags/bash/"/>
    
  </entry>
  
  <entry>
    <title>Linux下的xshell替代品</title>
    <link href="http://118.25.122.94:8080/2019/06/03/Linux%E4%B8%8B%E7%9A%84xshell%E6%9B%BF%E4%BB%A3%E5%93%81/"/>
    <id>http://118.25.122.94:8080/2019/06/03/Linux下的xshell替代品/</id>
    <published>2019-06-03T13:22:18.000Z</published>
    <updated>2019-06-05T01:31:24.333Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;ul&gt;
&lt;li&gt;最近经常用Linux系统做终端连接服务器，用惯了xshell，实在不习惯ssh+tmux流，找了个替代品~~~&lt;/li&gt;
&lt;li&gt;ubuntu安装&lt;/li&gt;
&lt;/ul&gt;
&lt;figure class=&quot;hljs highlight
        
      
    
    </summary>
    
      <category term="Linux" scheme="http://118.25.122.94:8080/categories/Linux/"/>
    
    
      <category term="ubuntu" scheme="http://118.25.122.94:8080/tags/ubuntu/"/>
    
      <category term="ssh" scheme="http://118.25.122.94:8080/tags/ssh/"/>
    
  </entry>
  
  <entry>
    <title>漂亮的仿真LogParser输出</title>
    <link href="http://118.25.122.94:8080/2019/05/27/%E6%BC%82%E4%BA%AE%E7%9A%84%E4%BB%BF%E7%9C%9FLogParser%E8%BE%93%E5%87%BA/"/>
    <id>http://118.25.122.94:8080/2019/05/27/漂亮的仿真LogParser输出/</id>
    <published>2019-05-27T09:44:07.000Z</published>
    <updated>2019-05-28T01:17:53.511Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h4 id=&quot;盗用了CTest思想，做了一个ErrorPattern漂亮的查找Dashboard&quot;&gt;&lt;a href=&quot;#盗用了CTest思想，做了一个ErrorPattern漂亮的查找Dashboard&quot; class=&quot;headerlink&quot;
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://118.25.122.94:8080/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://118.25.122.94:8080/tags/SystemVerilog/"/>
    
      <category term="Linux" scheme="http://118.25.122.94:8080/tags/Linux/"/>
    
      <category term="CMake" scheme="http://118.25.122.94:8080/tags/CMake/"/>
    
  </entry>
  
  <entry>
    <title>机油：git和tig</title>
    <link href="http://118.25.122.94:8080/2019/05/26/%E6%9C%BA%E6%B2%B9%EF%BC%9Agit%E5%92%8Ctig/"/>
    <id>http://118.25.122.94:8080/2019/05/26/机油：git和tig/</id>
    <published>2019-05-26T02:56:26.000Z</published>
    <updated>2019-05-27T09:43:35.826Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h4 id=&quot;tig-是一款优化-git-命令行的工具，使-git-命令行更加的便捷人性化-。&quot;&gt;&lt;a href=&quot;#tig-是一款优化-git-命令行的工具，使-git-命令行更加的便捷人性化-。&quot; class=&quot;headerlink&quot; title=&quot;tig 是一款优化
        
      
    
    </summary>
    
      <category term="Linux" scheme="http://118.25.122.94:8080/categories/Linux/"/>
    
      <category term="git" scheme="http://118.25.122.94:8080/categories/Linux/git/"/>
    
    
      <category term="git" scheme="http://118.25.122.94:8080/tags/git/"/>
    
      <category term="github" scheme="http://118.25.122.94:8080/tags/github/"/>
    
      <category term="tig" scheme="http://118.25.122.94:8080/tags/tig/"/>
    
  </entry>
  
  <entry>
    <title>SystemVerilog PrettyPrint For Struct Display.</title>
    <link href="http://118.25.122.94:8080/2019/05/24/SystemVerilog-PrettyPrint-For-Struct-Display/"/>
    <id>http://118.25.122.94:8080/2019/05/24/SystemVerilog-PrettyPrint-For-Struct-Display/</id>
    <published>2019-05-24T07:08:50.000Z</published>
    <updated>2019-05-24T07:29:00.567Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h4 id=&quot;因为SytemVerilog没有反射特性，只能自己写一个层次化显示结构体的包。通常EDA工具只是一行显示，非常ugly，如下所示。如果拷贝走的，请自觉在自己代码上面贴上神秘人版权，或者给予红包支持，谢谢！x3-。&quot;&gt;&lt;a
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://118.25.122.94:8080/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://118.25.122.94:8080/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>SV的Function可以调用Task吗？</title>
    <link href="http://118.25.122.94:8080/2019/05/22/SV%E7%9A%84Function%E5%8F%AF%E4%BB%A5%E8%B0%83%E7%94%A8Task%E5%90%97%EF%BC%9F/"/>
    <id>http://118.25.122.94:8080/2019/05/22/SV的Function可以调用Task吗？/</id>
    <published>2019-05-22T06:55:10.000Z</published>
    <updated>2019-05-22T07:00:07.004Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;ul&gt;
&lt;li&gt;&lt;p&gt;SV要求&lt;br&gt;nonblocking assignments, event triggers, clocking drives, and fork-join_none constructs shall be allowed inside a
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://118.25.122.94:8080/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://118.25.122.94:8080/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>SystemVerilog和UVM编程基本规范</title>
    <link href="http://118.25.122.94:8080/2019/05/20/SystemVerilog%E5%92%8CUVM%E7%BC%96%E7%A8%8B%E5%9F%BA%E6%9C%AC%E8%A7%84%E8%8C%83/"/>
    <id>http://118.25.122.94:8080/2019/05/20/SystemVerilog和UVM编程基本规范/</id>
    <published>2019-05-20T01:44:52.000Z</published>
    <updated>2019-05-20T07:25:46.382Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h2 id=&quot;UVM-SV验证代码规范&quot;&gt;&lt;a href=&quot;#UVM-SV验证代码规范&quot; class=&quot;headerlink&quot; title=&quot;UVM-SV验证代码规范&quot;&gt;&lt;/a&gt;UVM-SV验证代码规范&lt;/h2&gt;&lt;h4 id=&quot;词汇指南和命名约定&quot;&gt;&lt;a
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://118.25.122.94:8080/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://118.25.122.94:8080/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>如何理解内存模型的Memory-Order?</title>
    <link href="http://118.25.122.94:8080/2019/05/17/%E5%A6%82%E4%BD%95%E7%90%86%E8%A7%A3%E5%86%85%E5%AD%98%E6%A8%A1%E5%9E%8B%E7%9A%84Memory-Order/"/>
    <id>http://118.25.122.94:8080/2019/05/17/如何理解内存模型的Memory-Order/</id>
    <published>2019-05-17T02:06:59.000Z</published>
    <updated>2019-05-17T03:22:34.362Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h3 id=&quot;（转载）&quot;&gt;&lt;a href=&quot;#（转载）&quot; class=&quot;headerlink&quot; title=&quot;（转载）&quot;&gt;&lt;/a&gt;（转载）&lt;/h3&gt;&lt;h3 id=&quot;理解-Memory-Order&quot;&gt;&lt;a href=&quot;#理解-Memory-Order&quot;
        
      
    
    </summary>
    
      <category term="编程" scheme="http://118.25.122.94:8080/categories/%E7%BC%96%E7%A8%8B/"/>
    
    
      <category term="C/C++" scheme="http://118.25.122.94:8080/tags/C-C/"/>
    
      <category term="编译器" scheme="http://118.25.122.94:8080/tags/%E7%BC%96%E8%AF%91%E5%99%A8/"/>
    
  </entry>
  
  <entry>
    <title>为什么如下SV代码不报错？</title>
    <link href="http://118.25.122.94:8080/2019/05/16/%E4%B8%BA%E4%BB%80%E4%B9%88%E5%A6%82%E4%B8%8BSV%E4%BB%A3%E7%A0%81%E4%B8%8D%E6%8A%A5%E9%94%99%EF%BC%9F/"/>
    <id>http://118.25.122.94:8080/2019/05/16/为什么如下SV代码不报错？/</id>
    <published>2019-05-16T01:35:24.000Z</published>
    <updated>2019-05-16T06:18:34.692Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;figure class=&quot;hljs highlight verilog&quot;&gt;&lt;table&gt;&lt;tr&gt;&lt;td class=&quot;gutter&quot;&gt;&lt;pre&gt;&lt;span class=&quot;line&quot;&gt;1&lt;/span&gt;&lt;br&gt;&lt;span
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://118.25.122.94:8080/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://118.25.122.94:8080/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>测试SystemVerilog代码片段性能可否？</title>
    <link href="http://118.25.122.94:8080/2019/05/14/%E6%B5%8B%E8%AF%95SystemVerilog%E4%BB%A3%E7%A0%81%E7%89%87%E6%AE%B5%E6%80%A7%E8%83%BD%E5%8F%AF%E5%90%A6%EF%BC%9F/"/>
    <id>http://118.25.122.94:8080/2019/05/14/测试SystemVerilog代码片段性能可否？/</id>
    <published>2019-05-14T07:51:37.000Z</published>
    <updated>2019-05-14T07:59:24.987Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;ul&gt;
&lt;li&gt;SV性能咋测试？&lt;/li&gt;
&lt;/ul&gt;
&lt;ul&gt;
&lt;li&gt;粗略测试方法：&lt;br&gt;&lt;img src=&quot;/2019/05/14/测试SystemVerilog代码片段性能可否？/1.png&quot; alt=&quot;代码&quot;&gt;&lt;br&gt;&lt;img
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://118.25.122.94:8080/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://118.25.122.94:8080/tags/SystemVerilog/"/>
    
      <category term="C/C++" scheme="http://118.25.122.94:8080/tags/C-C/"/>
    
      <category term="性能" scheme="http://118.25.122.94:8080/tags/%E6%80%A7%E8%83%BD/"/>
    
  </entry>
  
  <entry>
    <title>如何去除恼人的VHDL-IP的ASSERT/WARNING?</title>
    <link href="http://118.25.122.94:8080/2019/05/14/%E5%A6%82%E4%BD%95%E5%8E%BB%E9%99%A4%E6%81%BC%E4%BA%BA%E7%9A%84VHDL-IP%E7%9A%84ASSERT-WARNING/"/>
    <id>http://118.25.122.94:8080/2019/05/14/如何去除恼人的VHDL-IP的ASSERT-WARNING/</id>
    <published>2019-05-14T03:30:13.000Z</published>
    <updated>2019-05-14T03:41:31.197Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h4 id=&quot;IP采用的是VHDL代码，Verilog和VHDL混合仿真出现恼人的无关紧要的Waning&quot;&gt;&lt;a href=&quot;#IP采用的是VHDL代码，Verilog和VHDL混合仿真出现恼人的无关紧要的Waning&quot; class=&quot;headerlink&quot;
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://118.25.122.94:8080/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://118.25.122.94:8080/tags/SystemVerilog/"/>
    
      <category term="EDA" scheme="http://118.25.122.94:8080/tags/EDA/"/>
    
      <category term="NCsim" scheme="http://118.25.122.94:8080/tags/NCsim/"/>
    
  </entry>
  
  <entry>
    <title>库映射问题(续)：相同module不同映射</title>
    <link href="http://118.25.122.94:8080/2019/05/09/%E5%BA%93%E6%98%A0%E5%B0%84%E9%97%AE%E9%A2%98-%E7%BB%AD-%EF%BC%9A%E7%9B%B8%E5%90%8Cmodule%E4%B8%8D%E5%90%8C%E6%98%A0%E5%B0%84/"/>
    <id>http://118.25.122.94:8080/2019/05/09/库映射问题-续-：相同module不同映射/</id>
    <published>2019-05-09T09:50:54.000Z</published>
    <updated>2019-05-09T10:26:48.118Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h3 id=&quot;上节中运用的config标准，这次采用EDA工具自带支持的uselib宏&quot;&gt;&lt;a href=&quot;#上节中运用的config标准，这次采用EDA工具自带支持的uselib宏&quot; class=&quot;headerlink&quot;
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://118.25.122.94:8080/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://118.25.122.94:8080/tags/SystemVerilog/"/>
    
      <category term="EDA" scheme="http://118.25.122.94:8080/tags/EDA/"/>
    
      <category term="VCS" scheme="http://118.25.122.94:8080/tags/VCS/"/>
    
      <category term="NCsim" scheme="http://118.25.122.94:8080/tags/NCsim/"/>
    
  </entry>
  
  <entry>
    <title>库映射问题：相同module不同映射</title>
    <link href="http://118.25.122.94:8080/2019/05/09/%E5%BA%93%E6%98%A0%E5%B0%84%E9%97%AE%E9%A2%98%EF%BC%9A%E7%9B%B8%E5%90%8Cmodule%E4%B8%8D%E5%90%8C%E6%98%A0%E5%B0%84/"/>
    <id>http://118.25.122.94:8080/2019/05/09/库映射问题：相同module不同映射/</id>
    <published>2019-05-09T01:40:51.000Z</published>
    <updated>2019-05-09T07:58:02.405Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h3 id=&quot;想例化不一样的instance，但是用不同功能的同名module，如rtl，netlist，beh模型等。&quot;&gt;&lt;a href=&quot;#想例化不一样的instance，但是用不同功能的同名module，如rtl，netlist，beh模型等。&quot;
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://118.25.122.94:8080/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://118.25.122.94:8080/tags/SystemVerilog/"/>
    
      <category term="EDA" scheme="http://118.25.122.94:8080/tags/EDA/"/>
    
      <category term="VCS" scheme="http://118.25.122.94:8080/tags/VCS/"/>
    
      <category term="NCsim" scheme="http://118.25.122.94:8080/tags/NCsim/"/>
    
  </entry>
  
  <entry>
    <title>通过套接字进行SV和其他语言进行交互</title>
    <link href="http://118.25.122.94:8080/2019/05/08/%E9%80%9A%E8%BF%87%E5%A5%97%E6%8E%A5%E5%AD%97%E8%BF%9B%E8%A1%8CSV%E5%92%8C%E5%85%B6%E4%BB%96%E8%AF%AD%E8%A8%80%E8%BF%9B%E8%A1%8C%E4%BA%A4%E4%BA%92/"/>
    <id>http://118.25.122.94:8080/2019/05/08/通过套接字进行SV和其他语言进行交互/</id>
    <published>2019-05-08T02:46:20.000Z</published>
    <updated>2019-05-08T03:00:57.187Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;ul&gt;
&lt;li&gt;通过TCP套接字，可以进行其他语言进行交互。&lt;/li&gt;
&lt;li&gt;外围算法计算后传输到验证平台，验证平台再传输数据回外围算法进行交互，在算法初期调试阶段，减少编写各种DPI接口，进行快速迭代开发。&lt;/li&gt;
&lt;/ul&gt;
&lt;ul&gt;
&lt;li&gt;服务器端：&lt;br&gt;&lt;img
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="SystemVerilog" scheme="http://118.25.122.94:8080/tags/SystemVerilog/"/>
    
      <category term="Linux" scheme="http://118.25.122.94:8080/tags/Linux/"/>
    
      <category term="Socket" scheme="http://118.25.122.94:8080/tags/Socket/"/>
    
      <category term="TCP" scheme="http://118.25.122.94:8080/tags/TCP/"/>
    
  </entry>
  
  <entry>
    <title>Docker启动EDA工具迅速！</title>
    <link href="http://118.25.122.94:8080/2019/05/05/Docker%E5%90%AF%E5%8A%A8EDA%E5%B7%A5%E5%85%B7%E8%BF%85%E9%80%9F%EF%BC%81/"/>
    <id>http://118.25.122.94:8080/2019/05/05/Docker启动EDA工具迅速！/</id>
    <published>2019-05-05T11:25:22.000Z</published>
    <updated>2019-05-06T06:18:03.254Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;ul&gt;
&lt;li&gt;神秘人的Docker-EDA：&lt;/li&gt;
&lt;/ul&gt;
&lt;ul&gt;
&lt;li&gt;内存占用极低（&amp;lt;100M），启动迅速，1s级别。基本上就是内嵌在Win7的应用软件。&lt;br&gt;&lt;img
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://118.25.122.94:8080/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://118.25.122.94:8080/tags/SystemVerilog/"/>
    
      <category term="EDA" scheme="http://118.25.122.94:8080/tags/EDA/"/>
    
  </entry>
  
</feed>
