

================================================================
== Vivado HLS Report for 'StreamingMaxPool_Pre'
================================================================
* Date:           Thu Jul 10 17:54:08 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        hls-syn-pool
* Solution:       sol1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.428 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      682|      682| 3.410 us | 3.410 us |  682|  682|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |        8|        8|         1|          -|          -|     8|    no    |
        |- Loop 2     |      672|      672|        84|          -|          -|     8|    no    |
        | + Loop 2.1  |       64|       64|         2|          2|          1|    32|    yes   |
        | + Loop 2.2  |       16|       16|         2|          -|          -|     8|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 
4 --> 6 5 
5 --> 4 
6 --> 7 
7 --> 8 3 
8 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i48* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecInterface(i48* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%buf_0_V = alloca [8 x i3], align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:143]   --->   Operation 11 'alloca' 'buf_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%buf_1_V = alloca [8 x i3], align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:143]   --->   Operation 12 'alloca' 'buf_1_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%buf_2_V = alloca [8 x i3], align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:143]   --->   Operation 13 'alloca' 'buf_2_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%buf_3_V = alloca [8 x i3], align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:143]   --->   Operation 14 'alloca' 'buf_3_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%buf_4_V = alloca [8 x i3], align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:143]   --->   Operation 15 'alloca' 'buf_4_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%buf_5_V = alloca [8 x i3], align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:143]   --->   Operation 16 'alloca' 'buf_5_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%buf_6_V = alloca [8 x i3], align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:143]   --->   Operation 17 'alloca' 'buf_6_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%buf_7_V = alloca [8 x i3], align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:143]   --->   Operation 18 'alloca' 'buf_7_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%buf_8_V = alloca [8 x i3], align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:143]   --->   Operation 19 'alloca' 'buf_8_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%buf_9_V = alloca [8 x i3], align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:143]   --->   Operation 20 'alloca' 'buf_9_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%buf_10_V = alloca [8 x i3], align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:143]   --->   Operation 21 'alloca' 'buf_10_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%buf_11_V = alloca [8 x i3], align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:143]   --->   Operation 22 'alloca' 'buf_11_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%buf_12_V = alloca [8 x i3], align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:143]   --->   Operation 23 'alloca' 'buf_12_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%buf_13_V = alloca [8 x i3], align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:143]   --->   Operation 24 'alloca' 'buf_13_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%buf_14_V = alloca [8 x i3], align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:143]   --->   Operation 25 'alloca' 'buf_14_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%buf_15_V = alloca [8 x i3], align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:143]   --->   Operation 26 'alloca' 'buf_15_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_1 : Operation 27 [1/1] (0.75ns)   --->   "br label %1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:145]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.21>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i, %.preheader112.preheader ]"   --->   Operation 28 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.88ns)   --->   "%icmp_ln145 = icmp eq i4 %i_0, -8" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:145]   --->   Operation 29 'icmp' 'icmp_ln145' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 30 'speclooptripcount' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.86ns)   --->   "%i = add i4 %i_0, 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:145]   --->   Operation 31 'add' 'i' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln145, label %.preheader111.preheader, label %.preheader112.preheader" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:145]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln148 = zext i4 %i_0 to i64" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:148]   --->   Operation 33 'zext' 'zext_ln148' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%buf_0_V_addr = getelementptr [8 x i3]* %buf_0_V, i64 0, i64 %zext_ln148" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:148]   --->   Operation 34 'getelementptr' 'buf_0_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.79ns)   --->   "store i3 0, i3* %buf_0_V_addr, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:148]   --->   Operation 35 'store' <Predicate = (!icmp_ln145)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%buf_1_V_addr = getelementptr [8 x i3]* %buf_1_V, i64 0, i64 %zext_ln148" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:148]   --->   Operation 36 'getelementptr' 'buf_1_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.79ns)   --->   "store i3 0, i3* %buf_1_V_addr, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:148]   --->   Operation 37 'store' <Predicate = (!icmp_ln145)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%buf_2_V_addr = getelementptr [8 x i3]* %buf_2_V, i64 0, i64 %zext_ln148" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:148]   --->   Operation 38 'getelementptr' 'buf_2_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.79ns)   --->   "store i3 0, i3* %buf_2_V_addr, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:148]   --->   Operation 39 'store' <Predicate = (!icmp_ln145)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%buf_3_V_addr = getelementptr [8 x i3]* %buf_3_V, i64 0, i64 %zext_ln148" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:148]   --->   Operation 40 'getelementptr' 'buf_3_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.79ns)   --->   "store i3 0, i3* %buf_3_V_addr, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:148]   --->   Operation 41 'store' <Predicate = (!icmp_ln145)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%buf_4_V_addr = getelementptr [8 x i3]* %buf_4_V, i64 0, i64 %zext_ln148" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:148]   --->   Operation 42 'getelementptr' 'buf_4_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.79ns)   --->   "store i3 0, i3* %buf_4_V_addr, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:148]   --->   Operation 43 'store' <Predicate = (!icmp_ln145)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%buf_5_V_addr = getelementptr [8 x i3]* %buf_5_V, i64 0, i64 %zext_ln148" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:148]   --->   Operation 44 'getelementptr' 'buf_5_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.79ns)   --->   "store i3 0, i3* %buf_5_V_addr, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:148]   --->   Operation 45 'store' <Predicate = (!icmp_ln145)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%buf_6_V_addr = getelementptr [8 x i3]* %buf_6_V, i64 0, i64 %zext_ln148" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:148]   --->   Operation 46 'getelementptr' 'buf_6_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.79ns)   --->   "store i3 0, i3* %buf_6_V_addr, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:148]   --->   Operation 47 'store' <Predicate = (!icmp_ln145)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%buf_7_V_addr = getelementptr [8 x i3]* %buf_7_V, i64 0, i64 %zext_ln148" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:148]   --->   Operation 48 'getelementptr' 'buf_7_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.79ns)   --->   "store i3 0, i3* %buf_7_V_addr, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:148]   --->   Operation 49 'store' <Predicate = (!icmp_ln145)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%buf_8_V_addr = getelementptr [8 x i3]* %buf_8_V, i64 0, i64 %zext_ln148" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:148]   --->   Operation 50 'getelementptr' 'buf_8_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.79ns)   --->   "store i3 0, i3* %buf_8_V_addr, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:148]   --->   Operation 51 'store' <Predicate = (!icmp_ln145)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%buf_9_V_addr = getelementptr [8 x i3]* %buf_9_V, i64 0, i64 %zext_ln148" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:148]   --->   Operation 52 'getelementptr' 'buf_9_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.79ns)   --->   "store i3 0, i3* %buf_9_V_addr, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:148]   --->   Operation 53 'store' <Predicate = (!icmp_ln145)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%buf_10_V_addr = getelementptr [8 x i3]* %buf_10_V, i64 0, i64 %zext_ln148" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:148]   --->   Operation 54 'getelementptr' 'buf_10_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.79ns)   --->   "store i3 0, i3* %buf_10_V_addr, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:148]   --->   Operation 55 'store' <Predicate = (!icmp_ln145)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%buf_11_V_addr = getelementptr [8 x i3]* %buf_11_V, i64 0, i64 %zext_ln148" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:148]   --->   Operation 56 'getelementptr' 'buf_11_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.79ns)   --->   "store i3 0, i3* %buf_11_V_addr, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:148]   --->   Operation 57 'store' <Predicate = (!icmp_ln145)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%buf_12_V_addr = getelementptr [8 x i3]* %buf_12_V, i64 0, i64 %zext_ln148" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:148]   --->   Operation 58 'getelementptr' 'buf_12_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.79ns)   --->   "store i3 0, i3* %buf_12_V_addr, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:148]   --->   Operation 59 'store' <Predicate = (!icmp_ln145)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%buf_13_V_addr = getelementptr [8 x i3]* %buf_13_V, i64 0, i64 %zext_ln148" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:148]   --->   Operation 60 'getelementptr' 'buf_13_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.79ns)   --->   "store i3 0, i3* %buf_13_V_addr, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:148]   --->   Operation 61 'store' <Predicate = (!icmp_ln145)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%buf_14_V_addr = getelementptr [8 x i3]* %buf_14_V, i64 0, i64 %zext_ln148" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:148]   --->   Operation 62 'getelementptr' 'buf_14_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.79ns)   --->   "store i3 0, i3* %buf_14_V_addr, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:148]   --->   Operation 63 'store' <Predicate = (!icmp_ln145)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%buf_15_V_addr = getelementptr [8 x i3]* %buf_15_V, i64 0, i64 %zext_ln148" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:148]   --->   Operation 64 'getelementptr' 'buf_15_V_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.79ns)   --->   "store i3 0, i3* %buf_15_V_addr, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:148]   --->   Operation 65 'store' <Predicate = (!icmp_ln145)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "br label %1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:145]   --->   Operation 66 'br' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.75ns)   --->   "br label %.preheader111" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:152]   --->   Operation 67 'br' <Predicate = (icmp_ln145)> <Delay = 0.75>

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%yp_0 = phi i4 [ %yp, %.preheader111.loopexit ], [ 0, %.preheader111.preheader ]"   --->   Operation 68 'phi' 'yp_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.88ns)   --->   "%icmp_ln152 = icmp eq i4 %yp_0, -8" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:152]   --->   Operation 69 'icmp' 'icmp_ln152' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 70 'speclooptripcount' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.86ns)   --->   "%yp = add i4 %yp_0, 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:152]   --->   Operation 71 'add' 'yp' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %icmp_ln152, label %18, label %.preheader108.preheader" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:152]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.75ns)   --->   "br label %.preheader108" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:154]   --->   Operation 73 'br' <Predicate = (!icmp_ln152)> <Delay = 0.75>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "ret void" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:184]   --->   Operation 74 'ret' <Predicate = (icmp_ln152)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.42>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%indvar_flatten45 = phi i6 [ %add_ln153, %hls_label_1_end ], [ 0, %.preheader108.preheader ]" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:153]   --->   Operation 75 'phi' 'indvar_flatten45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i6 [ %select_ln154_1, %hls_label_1_end ], [ 0, %.preheader108.preheader ]" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:154]   --->   Operation 76 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%xp_0 = phi i4 [ %select_ln164, %hls_label_1_end ], [ 0, %.preheader108.preheader ]" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:164]   --->   Operation 77 'phi' 'xp_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%kx_0 = phi i2 [ %kx, %hls_label_1_end ], [ 0, %.preheader108.preheader ]"   --->   Operation 78 'phi' 'kx_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.87ns)   --->   "%icmp_ln153 = icmp eq i6 %indvar_flatten45, -32" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:153]   --->   Operation 79 'icmp' 'icmp_ln153' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.88ns)   --->   "%add_ln153 = add i6 %indvar_flatten45, 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:153]   --->   Operation 80 'add' 'add_ln153' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %icmp_ln153, label %.preheader107.preheader, label %hls_label_1_begin" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:153]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.87ns)   --->   "%icmp_ln154 = icmp eq i6 %indvar_flatten, 16" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:154]   --->   Operation 82 'icmp' 'icmp_ln154' <Predicate = (!icmp_ln153)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.45ns)   --->   "%select_ln154 = select i1 %icmp_ln154, i4 0, i4 %xp_0" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:154]   --->   Operation 83 'select' 'select_ln154' <Predicate = (!icmp_ln153)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node and_ln154)   --->   "%xor_ln154 = xor i1 %icmp_ln154, true" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:154]   --->   Operation 84 'xor' 'xor_ln154' <Predicate = (!icmp_ln153)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.51ns)   --->   "%icmp_ln156 = icmp eq i2 %kx_0, -2" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:156]   --->   Operation 85 'icmp' 'icmp_ln156' <Predicate = (!icmp_ln153)> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln154 = and i1 %icmp_ln156, %xor_ln154" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:154]   --->   Operation 86 'and' 'and_ln154' <Predicate = (!icmp_ln153)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.86ns)   --->   "%xp = add i4 1, %select_ln154" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:154]   --->   Operation 87 'add' 'xp' <Predicate = (!icmp_ln153)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.45ns)   --->   "%select_ln164 = select i1 %and_ln154, i4 %xp, i4 %select_ln154" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:164]   --->   Operation 88 'select' 'select_ln164' <Predicate = (!icmp_ln153)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln164 = zext i4 %select_ln164 to i64" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:164]   --->   Operation 89 'zext' 'zext_ln164' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%buf_0_V_addr_2 = getelementptr [8 x i3]* %buf_0_V, i64 0, i64 %zext_ln164" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:164]   --->   Operation 90 'getelementptr' 'buf_0_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 91 [2/2] (0.79ns)   --->   "%buf_0_V_load_1 = load i3* %buf_0_V_addr_2, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:164]   --->   Operation 91 'load' 'buf_0_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%buf_1_V_addr_2 = getelementptr [8 x i3]* %buf_1_V, i64 0, i64 %zext_ln164" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:164]   --->   Operation 92 'getelementptr' 'buf_1_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 93 [2/2] (0.79ns)   --->   "%buf_1_V_load_1 = load i3* %buf_1_V_addr_2, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:164]   --->   Operation 93 'load' 'buf_1_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%buf_2_V_addr_2 = getelementptr [8 x i3]* %buf_2_V, i64 0, i64 %zext_ln164" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:164]   --->   Operation 94 'getelementptr' 'buf_2_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 95 [2/2] (0.79ns)   --->   "%buf_2_V_load_1 = load i3* %buf_2_V_addr_2, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:164]   --->   Operation 95 'load' 'buf_2_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%buf_3_V_addr_2 = getelementptr [8 x i3]* %buf_3_V, i64 0, i64 %zext_ln164" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:164]   --->   Operation 96 'getelementptr' 'buf_3_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 97 [2/2] (0.79ns)   --->   "%buf_3_V_load_1 = load i3* %buf_3_V_addr_2, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:164]   --->   Operation 97 'load' 'buf_3_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%buf_4_V_addr_2 = getelementptr [8 x i3]* %buf_4_V, i64 0, i64 %zext_ln164" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:164]   --->   Operation 98 'getelementptr' 'buf_4_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 99 [2/2] (0.79ns)   --->   "%buf_4_V_load_1 = load i3* %buf_4_V_addr_2, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:164]   --->   Operation 99 'load' 'buf_4_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%buf_5_V_addr_2 = getelementptr [8 x i3]* %buf_5_V, i64 0, i64 %zext_ln164" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:164]   --->   Operation 100 'getelementptr' 'buf_5_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 101 [2/2] (0.79ns)   --->   "%buf_5_V_load_1 = load i3* %buf_5_V_addr_2, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:164]   --->   Operation 101 'load' 'buf_5_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%buf_6_V_addr_2 = getelementptr [8 x i3]* %buf_6_V, i64 0, i64 %zext_ln164" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:164]   --->   Operation 102 'getelementptr' 'buf_6_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 103 [2/2] (0.79ns)   --->   "%buf_6_V_load_1 = load i3* %buf_6_V_addr_2, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:164]   --->   Operation 103 'load' 'buf_6_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%buf_7_V_addr_2 = getelementptr [8 x i3]* %buf_7_V, i64 0, i64 %zext_ln164" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:164]   --->   Operation 104 'getelementptr' 'buf_7_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 105 [2/2] (0.79ns)   --->   "%buf_7_V_load_1 = load i3* %buf_7_V_addr_2, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:164]   --->   Operation 105 'load' 'buf_7_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%buf_8_V_addr_2 = getelementptr [8 x i3]* %buf_8_V, i64 0, i64 %zext_ln164" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:164]   --->   Operation 106 'getelementptr' 'buf_8_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 107 [2/2] (0.79ns)   --->   "%buf_8_V_load_1 = load i3* %buf_8_V_addr_2, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:164]   --->   Operation 107 'load' 'buf_8_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%buf_9_V_addr_2 = getelementptr [8 x i3]* %buf_9_V, i64 0, i64 %zext_ln164" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:164]   --->   Operation 108 'getelementptr' 'buf_9_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 109 [2/2] (0.79ns)   --->   "%buf_9_V_load_1 = load i3* %buf_9_V_addr_2, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:164]   --->   Operation 109 'load' 'buf_9_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%buf_10_V_addr_2 = getelementptr [8 x i3]* %buf_10_V, i64 0, i64 %zext_ln164" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:164]   --->   Operation 110 'getelementptr' 'buf_10_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 111 [2/2] (0.79ns)   --->   "%buf_10_V_load_1 = load i3* %buf_10_V_addr_2, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:164]   --->   Operation 111 'load' 'buf_10_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%buf_11_V_addr_2 = getelementptr [8 x i3]* %buf_11_V, i64 0, i64 %zext_ln164" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:164]   --->   Operation 112 'getelementptr' 'buf_11_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 113 [2/2] (0.79ns)   --->   "%buf_11_V_load_1 = load i3* %buf_11_V_addr_2, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:164]   --->   Operation 113 'load' 'buf_11_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%buf_12_V_addr_2 = getelementptr [8 x i3]* %buf_12_V, i64 0, i64 %zext_ln164" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:164]   --->   Operation 114 'getelementptr' 'buf_12_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 115 [2/2] (0.79ns)   --->   "%buf_12_V_load_1 = load i3* %buf_12_V_addr_2, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:164]   --->   Operation 115 'load' 'buf_12_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%buf_13_V_addr_2 = getelementptr [8 x i3]* %buf_13_V, i64 0, i64 %zext_ln164" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:164]   --->   Operation 116 'getelementptr' 'buf_13_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 117 [2/2] (0.79ns)   --->   "%buf_13_V_load_1 = load i3* %buf_13_V_addr_2, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:164]   --->   Operation 117 'load' 'buf_13_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%buf_14_V_addr_2 = getelementptr [8 x i3]* %buf_14_V, i64 0, i64 %zext_ln164" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:164]   --->   Operation 118 'getelementptr' 'buf_14_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 119 [2/2] (0.79ns)   --->   "%buf_14_V_load_1 = load i3* %buf_14_V_addr_2, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:164]   --->   Operation 119 'load' 'buf_14_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%buf_15_V_addr_2 = getelementptr [8 x i3]* %buf_15_V, i64 0, i64 %zext_ln164" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:164]   --->   Operation 120 'getelementptr' 'buf_15_V_addr_2' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 121 [2/2] (0.79ns)   --->   "%buf_15_V_load_1 = load i3* %buf_15_V_addr_2, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:164]   --->   Operation 121 'load' 'buf_15_V_load_1' <Predicate = (!icmp_ln153)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 2.95>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 122 'speclooptripcount' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:156]   --->   Operation 123 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:157]   --->   Operation 124 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (2.16ns)   --->   "%p_Val2_s = call i48 @_ssdm_op_Read.ap_fifo.volatile.i48P(i48* %in_V_V)" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:158]   --->   Operation 125 'read' 'p_Val2_s' <Predicate = true> <Delay = 2.16> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 0> <FIFO>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i48 %p_Val2_s to i3" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:163]   --->   Operation 126 'trunc' 'trunc_ln647' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/2] (0.79ns)   --->   "%buf_0_V_load_1 = load i3* %buf_0_V_addr_2, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:164]   --->   Operation 127 'load' 'buf_0_V_load_1' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_5 : Operation 128 [1/1] (0.69ns)   --->   "%icmp_ln895 = icmp ugt i3 %trunc_ln647, %buf_0_V_load_1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:165]   --->   Operation 128 'icmp' 'icmp_ln895' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895, label %2, label %._crit_edge.0" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:165]   --->   Operation 129 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.79ns)   --->   "store i3 %trunc_ln647, i3* %buf_0_V_addr_2, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:166]   --->   Operation 130 'store' <Predicate = (icmp_ln895)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "br label %._crit_edge.0" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:167]   --->   Operation 131 'br' <Predicate = (icmp_ln895)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%p_Result_1 = call i3 @_ssdm_op_PartSelect.i3.i48.i32.i32(i48 %p_Val2_s, i32 3, i32 5)" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:163]   --->   Operation 132 'partselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/2] (0.79ns)   --->   "%buf_1_V_load_1 = load i3* %buf_1_V_addr_2, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:164]   --->   Operation 133 'load' 'buf_1_V_load_1' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_5 : Operation 134 [1/1] (0.69ns)   --->   "%icmp_ln895_1 = icmp ugt i3 %p_Result_1, %buf_1_V_load_1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:165]   --->   Operation 134 'icmp' 'icmp_ln895_1' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_1, label %3, label %._crit_edge.1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:165]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.79ns)   --->   "store i3 %p_Result_1, i3* %buf_1_V_addr_2, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:166]   --->   Operation 136 'store' <Predicate = (icmp_ln895_1)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "br label %._crit_edge.1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:167]   --->   Operation 137 'br' <Predicate = (icmp_ln895_1)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%p_Result_s = call i3 @_ssdm_op_PartSelect.i3.i48.i32.i32(i48 %p_Val2_s, i32 6, i32 8)" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:163]   --->   Operation 138 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/2] (0.79ns)   --->   "%buf_2_V_load_1 = load i3* %buf_2_V_addr_2, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:164]   --->   Operation 139 'load' 'buf_2_V_load_1' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_5 : Operation 140 [1/1] (0.69ns)   --->   "%icmp_ln895_2 = icmp ugt i3 %p_Result_s, %buf_2_V_load_1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:165]   --->   Operation 140 'icmp' 'icmp_ln895_2' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_2, label %4, label %._crit_edge.2" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:165]   --->   Operation 141 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.79ns)   --->   "store i3 %p_Result_s, i3* %buf_2_V_addr_2, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:166]   --->   Operation 142 'store' <Predicate = (icmp_ln895_2)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "br label %._crit_edge.2" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:167]   --->   Operation 143 'br' <Predicate = (icmp_ln895_2)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%p_Result_3 = call i3 @_ssdm_op_PartSelect.i3.i48.i32.i32(i48 %p_Val2_s, i32 9, i32 11)" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:163]   --->   Operation 144 'partselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/2] (0.79ns)   --->   "%buf_3_V_load_1 = load i3* %buf_3_V_addr_2, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:164]   --->   Operation 145 'load' 'buf_3_V_load_1' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_5 : Operation 146 [1/1] (0.69ns)   --->   "%icmp_ln895_3 = icmp ugt i3 %p_Result_3, %buf_3_V_load_1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:165]   --->   Operation 146 'icmp' 'icmp_ln895_3' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_3, label %5, label %._crit_edge.3" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:165]   --->   Operation 147 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.79ns)   --->   "store i3 %p_Result_3, i3* %buf_3_V_addr_2, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:166]   --->   Operation 148 'store' <Predicate = (icmp_ln895_3)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "br label %._crit_edge.3" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:167]   --->   Operation 149 'br' <Predicate = (icmp_ln895_3)> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%p_Result_4 = call i3 @_ssdm_op_PartSelect.i3.i48.i32.i32(i48 %p_Val2_s, i32 12, i32 14)" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:163]   --->   Operation 150 'partselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/2] (0.79ns)   --->   "%buf_4_V_load_1 = load i3* %buf_4_V_addr_2, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:164]   --->   Operation 151 'load' 'buf_4_V_load_1' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_5 : Operation 152 [1/1] (0.69ns)   --->   "%icmp_ln895_4 = icmp ugt i3 %p_Result_4, %buf_4_V_load_1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:165]   --->   Operation 152 'icmp' 'icmp_ln895_4' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_4, label %6, label %._crit_edge.4" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:165]   --->   Operation 153 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.79ns)   --->   "store i3 %p_Result_4, i3* %buf_4_V_addr_2, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:166]   --->   Operation 154 'store' <Predicate = (icmp_ln895_4)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "br label %._crit_edge.4" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:167]   --->   Operation 155 'br' <Predicate = (icmp_ln895_4)> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%p_Result_5 = call i3 @_ssdm_op_PartSelect.i3.i48.i32.i32(i48 %p_Val2_s, i32 15, i32 17)" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:163]   --->   Operation 156 'partselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/2] (0.79ns)   --->   "%buf_5_V_load_1 = load i3* %buf_5_V_addr_2, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:164]   --->   Operation 157 'load' 'buf_5_V_load_1' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_5 : Operation 158 [1/1] (0.69ns)   --->   "%icmp_ln895_5 = icmp ugt i3 %p_Result_5, %buf_5_V_load_1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:165]   --->   Operation 158 'icmp' 'icmp_ln895_5' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_5, label %7, label %._crit_edge.5" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:165]   --->   Operation 159 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.79ns)   --->   "store i3 %p_Result_5, i3* %buf_5_V_addr_2, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:166]   --->   Operation 160 'store' <Predicate = (icmp_ln895_5)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "br label %._crit_edge.5" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:167]   --->   Operation 161 'br' <Predicate = (icmp_ln895_5)> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%p_Result_6 = call i3 @_ssdm_op_PartSelect.i3.i48.i32.i32(i48 %p_Val2_s, i32 18, i32 20)" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:163]   --->   Operation 162 'partselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 163 [1/2] (0.79ns)   --->   "%buf_6_V_load_1 = load i3* %buf_6_V_addr_2, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:164]   --->   Operation 163 'load' 'buf_6_V_load_1' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_5 : Operation 164 [1/1] (0.69ns)   --->   "%icmp_ln895_6 = icmp ugt i3 %p_Result_6, %buf_6_V_load_1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:165]   --->   Operation 164 'icmp' 'icmp_ln895_6' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_6, label %8, label %._crit_edge.6" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:165]   --->   Operation 165 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.79ns)   --->   "store i3 %p_Result_6, i3* %buf_6_V_addr_2, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:166]   --->   Operation 166 'store' <Predicate = (icmp_ln895_6)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "br label %._crit_edge.6" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:167]   --->   Operation 167 'br' <Predicate = (icmp_ln895_6)> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%p_Result_7 = call i3 @_ssdm_op_PartSelect.i3.i48.i32.i32(i48 %p_Val2_s, i32 21, i32 23)" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:163]   --->   Operation 168 'partselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 169 [1/2] (0.79ns)   --->   "%buf_7_V_load_1 = load i3* %buf_7_V_addr_2, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:164]   --->   Operation 169 'load' 'buf_7_V_load_1' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_5 : Operation 170 [1/1] (0.69ns)   --->   "%icmp_ln895_7 = icmp ugt i3 %p_Result_7, %buf_7_V_load_1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:165]   --->   Operation 170 'icmp' 'icmp_ln895_7' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_7, label %9, label %._crit_edge.7" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:165]   --->   Operation 171 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.79ns)   --->   "store i3 %p_Result_7, i3* %buf_7_V_addr_2, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:166]   --->   Operation 172 'store' <Predicate = (icmp_ln895_7)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "br label %._crit_edge.7" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:167]   --->   Operation 173 'br' <Predicate = (icmp_ln895_7)> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%p_Result_8 = call i3 @_ssdm_op_PartSelect.i3.i48.i32.i32(i48 %p_Val2_s, i32 24, i32 26)" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:163]   --->   Operation 174 'partselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 175 [1/2] (0.79ns)   --->   "%buf_8_V_load_1 = load i3* %buf_8_V_addr_2, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:164]   --->   Operation 175 'load' 'buf_8_V_load_1' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_5 : Operation 176 [1/1] (0.69ns)   --->   "%icmp_ln895_8 = icmp ugt i3 %p_Result_8, %buf_8_V_load_1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:165]   --->   Operation 176 'icmp' 'icmp_ln895_8' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_8, label %10, label %._crit_edge.8" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:165]   --->   Operation 177 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.79ns)   --->   "store i3 %p_Result_8, i3* %buf_8_V_addr_2, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:166]   --->   Operation 178 'store' <Predicate = (icmp_ln895_8)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "br label %._crit_edge.8" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:167]   --->   Operation 179 'br' <Predicate = (icmp_ln895_8)> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%p_Result_9 = call i3 @_ssdm_op_PartSelect.i3.i48.i32.i32(i48 %p_Val2_s, i32 27, i32 29)" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:163]   --->   Operation 180 'partselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 181 [1/2] (0.79ns)   --->   "%buf_9_V_load_1 = load i3* %buf_9_V_addr_2, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:164]   --->   Operation 181 'load' 'buf_9_V_load_1' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_5 : Operation 182 [1/1] (0.69ns)   --->   "%icmp_ln895_9 = icmp ugt i3 %p_Result_9, %buf_9_V_load_1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:165]   --->   Operation 182 'icmp' 'icmp_ln895_9' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_9, label %11, label %._crit_edge.9" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:165]   --->   Operation 183 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.79ns)   --->   "store i3 %p_Result_9, i3* %buf_9_V_addr_2, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:166]   --->   Operation 184 'store' <Predicate = (icmp_ln895_9)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "br label %._crit_edge.9" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:167]   --->   Operation 185 'br' <Predicate = (icmp_ln895_9)> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%p_Result_2 = call i3 @_ssdm_op_PartSelect.i3.i48.i32.i32(i48 %p_Val2_s, i32 30, i32 32)" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:163]   --->   Operation 186 'partselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 187 [1/2] (0.79ns)   --->   "%buf_10_V_load_1 = load i3* %buf_10_V_addr_2, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:164]   --->   Operation 187 'load' 'buf_10_V_load_1' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_5 : Operation 188 [1/1] (0.69ns)   --->   "%icmp_ln895_10 = icmp ugt i3 %p_Result_2, %buf_10_V_load_1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:165]   --->   Operation 188 'icmp' 'icmp_ln895_10' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_10, label %12, label %._crit_edge.10" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:165]   --->   Operation 189 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.79ns)   --->   "store i3 %p_Result_2, i3* %buf_10_V_addr_2, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:166]   --->   Operation 190 'store' <Predicate = (icmp_ln895_10)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "br label %._crit_edge.10" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:167]   --->   Operation 191 'br' <Predicate = (icmp_ln895_10)> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%p_Result_10 = call i3 @_ssdm_op_PartSelect.i3.i48.i32.i32(i48 %p_Val2_s, i32 33, i32 35)" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:163]   --->   Operation 192 'partselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 193 [1/2] (0.79ns)   --->   "%buf_11_V_load_1 = load i3* %buf_11_V_addr_2, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:164]   --->   Operation 193 'load' 'buf_11_V_load_1' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_5 : Operation 194 [1/1] (0.69ns)   --->   "%icmp_ln895_11 = icmp ugt i3 %p_Result_10, %buf_11_V_load_1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:165]   --->   Operation 194 'icmp' 'icmp_ln895_11' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_11, label %13, label %._crit_edge.11" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:165]   --->   Operation 195 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.79ns)   --->   "store i3 %p_Result_10, i3* %buf_11_V_addr_2, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:166]   --->   Operation 196 'store' <Predicate = (icmp_ln895_11)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "br label %._crit_edge.11" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:167]   --->   Operation 197 'br' <Predicate = (icmp_ln895_11)> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%p_Result_11 = call i3 @_ssdm_op_PartSelect.i3.i48.i32.i32(i48 %p_Val2_s, i32 36, i32 38)" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:163]   --->   Operation 198 'partselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 199 [1/2] (0.79ns)   --->   "%buf_12_V_load_1 = load i3* %buf_12_V_addr_2, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:164]   --->   Operation 199 'load' 'buf_12_V_load_1' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_5 : Operation 200 [1/1] (0.69ns)   --->   "%icmp_ln895_12 = icmp ugt i3 %p_Result_11, %buf_12_V_load_1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:165]   --->   Operation 200 'icmp' 'icmp_ln895_12' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 201 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_12, label %14, label %._crit_edge.12" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:165]   --->   Operation 201 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 202 [1/1] (0.79ns)   --->   "store i3 %p_Result_11, i3* %buf_12_V_addr_2, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:166]   --->   Operation 202 'store' <Predicate = (icmp_ln895_12)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "br label %._crit_edge.12" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:167]   --->   Operation 203 'br' <Predicate = (icmp_ln895_12)> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%p_Result_12 = call i3 @_ssdm_op_PartSelect.i3.i48.i32.i32(i48 %p_Val2_s, i32 39, i32 41)" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:163]   --->   Operation 204 'partselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 205 [1/2] (0.79ns)   --->   "%buf_13_V_load_1 = load i3* %buf_13_V_addr_2, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:164]   --->   Operation 205 'load' 'buf_13_V_load_1' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_5 : Operation 206 [1/1] (0.69ns)   --->   "%icmp_ln895_13 = icmp ugt i3 %p_Result_12, %buf_13_V_load_1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:165]   --->   Operation 206 'icmp' 'icmp_ln895_13' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_13, label %15, label %._crit_edge.13" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:165]   --->   Operation 207 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (0.79ns)   --->   "store i3 %p_Result_12, i3* %buf_13_V_addr_2, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:166]   --->   Operation 208 'store' <Predicate = (icmp_ln895_13)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "br label %._crit_edge.13" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:167]   --->   Operation 209 'br' <Predicate = (icmp_ln895_13)> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%p_Result_13 = call i3 @_ssdm_op_PartSelect.i3.i48.i32.i32(i48 %p_Val2_s, i32 42, i32 44)" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:163]   --->   Operation 210 'partselect' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 211 [1/2] (0.79ns)   --->   "%buf_14_V_load_1 = load i3* %buf_14_V_addr_2, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:164]   --->   Operation 211 'load' 'buf_14_V_load_1' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_5 : Operation 212 [1/1] (0.69ns)   --->   "%icmp_ln895_14 = icmp ugt i3 %p_Result_13, %buf_14_V_load_1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:165]   --->   Operation 212 'icmp' 'icmp_ln895_14' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_14, label %16, label %._crit_edge.14" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:165]   --->   Operation 213 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 214 [1/1] (0.79ns)   --->   "store i3 %p_Result_13, i3* %buf_14_V_addr_2, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:166]   --->   Operation 214 'store' <Predicate = (icmp_ln895_14)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "br label %._crit_edge.14" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:167]   --->   Operation 215 'br' <Predicate = (icmp_ln895_14)> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%p_Result_14 = call i3 @_ssdm_op_PartSelect.i3.i48.i32.i32(i48 %p_Val2_s, i32 45, i32 47)" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:163]   --->   Operation 216 'partselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 217 [1/2] (0.79ns)   --->   "%buf_15_V_load_1 = load i3* %buf_15_V_addr_2, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:164]   --->   Operation 217 'load' 'buf_15_V_load_1' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_5 : Operation 218 [1/1] (0.69ns)   --->   "%icmp_ln895_15 = icmp ugt i3 %p_Result_14, %buf_15_V_load_1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:165]   --->   Operation 218 'icmp' 'icmp_ln895_15' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "br i1 %icmp_ln895_15, label %17, label %hls_label_1_end" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:165]   --->   Operation 219 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 220 [1/1] (0.79ns)   --->   "store i3 %p_Result_14, i3* %buf_15_V_addr_2, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:166]   --->   Operation 220 'store' <Predicate = (icmp_ln895_15)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "br label %hls_label_1_end" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:167]   --->   Operation 221 'br' <Predicate = (icmp_ln895_15)> <Delay = 0.00>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp)" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:169]   --->   Operation 222 'specregionend' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 223 [1/1] (0.62ns)   --->   "%add_ln156 = add i2 %kx_0, 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:156]   --->   Operation 223 'add' 'add_ln156' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node kx)   --->   "%or_ln156 = or i1 %and_ln154, %icmp_ln154" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:156]   --->   Operation 224 'or' 'or_ln156' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 225 [1/1] (0.33ns) (out node of the LUT)   --->   "%kx = select i1 %or_ln156, i2 1, i2 %add_ln156" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:156]   --->   Operation 225 'select' 'kx' <Predicate = true> <Delay = 0.33> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 226 [1/1] (0.88ns)   --->   "%add_ln154_1 = add i6 %indvar_flatten, 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:154]   --->   Operation 226 'add' 'add_ln154_1' <Predicate = (!icmp_ln154)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 227 [1/1] (0.44ns)   --->   "%select_ln154_1 = select i1 %icmp_ln154, i6 1, i6 %add_ln154_1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:154]   --->   Operation 227 'select' 'select_ln154_1' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 228 [1/1] (0.00ns)   --->   "br label %.preheader108" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:156]   --->   Operation 228 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.75>
ST_6 : Operation 229 [1/1] (0.75ns)   --->   "br label %.preheader107" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:172]   --->   Operation 229 'br' <Predicate = true> <Delay = 0.75>

State 7 <SV = 5> <Delay = 1.21>
ST_7 : Operation 230 [1/1] (0.00ns)   --->   "%outpix_0 = phi i4 [ %outpix, %.preheader.preheader ], [ 0, %.preheader107.preheader ]"   --->   Operation 230 'phi' 'outpix_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 231 [1/1] (0.88ns)   --->   "%icmp_ln172 = icmp eq i4 %outpix_0, -8" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:172]   --->   Operation 231 'icmp' 'icmp_ln172' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 232 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 232 'speclooptripcount' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 233 [1/1] (0.86ns)   --->   "%outpix = add i4 %outpix_0, 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:172]   --->   Operation 233 'add' 'outpix' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 234 [1/1] (0.00ns)   --->   "br i1 %icmp_ln172, label %.preheader111.loopexit, label %.preheader.preheader" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:172]   --->   Operation 234 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln177 = zext i4 %outpix_0 to i64" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:177]   --->   Operation 235 'zext' 'zext_ln177' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 236 [1/1] (0.00ns)   --->   "%buf_0_V_addr_1 = getelementptr [8 x i3]* %buf_0_V, i64 0, i64 %zext_ln177" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:177]   --->   Operation 236 'getelementptr' 'buf_0_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 237 [2/2] (0.79ns)   --->   "%buf_0_V_load = load i3* %buf_0_V_addr_1, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:177]   --->   Operation 237 'load' 'buf_0_V_load' <Predicate = (!icmp_ln172)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_7 : Operation 238 [1/1] (0.79ns)   --->   "store i3 0, i3* %buf_0_V_addr_1, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:179]   --->   Operation 238 'store' <Predicate = (!icmp_ln172)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_7 : Operation 239 [1/1] (0.00ns)   --->   "%buf_1_V_addr_1 = getelementptr [8 x i3]* %buf_1_V, i64 0, i64 %zext_ln177" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:177]   --->   Operation 239 'getelementptr' 'buf_1_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 240 [2/2] (0.79ns)   --->   "%buf_1_V_load = load i3* %buf_1_V_addr_1, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:177]   --->   Operation 240 'load' 'buf_1_V_load' <Predicate = (!icmp_ln172)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_7 : Operation 241 [1/1] (0.79ns)   --->   "store i3 0, i3* %buf_1_V_addr_1, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:179]   --->   Operation 241 'store' <Predicate = (!icmp_ln172)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_7 : Operation 242 [1/1] (0.00ns)   --->   "%buf_2_V_addr_1 = getelementptr [8 x i3]* %buf_2_V, i64 0, i64 %zext_ln177" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:177]   --->   Operation 242 'getelementptr' 'buf_2_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 243 [2/2] (0.79ns)   --->   "%buf_2_V_load = load i3* %buf_2_V_addr_1, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:177]   --->   Operation 243 'load' 'buf_2_V_load' <Predicate = (!icmp_ln172)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_7 : Operation 244 [1/1] (0.79ns)   --->   "store i3 0, i3* %buf_2_V_addr_1, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:179]   --->   Operation 244 'store' <Predicate = (!icmp_ln172)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_7 : Operation 245 [1/1] (0.00ns)   --->   "%buf_3_V_addr_1 = getelementptr [8 x i3]* %buf_3_V, i64 0, i64 %zext_ln177" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:177]   --->   Operation 245 'getelementptr' 'buf_3_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 246 [2/2] (0.79ns)   --->   "%buf_3_V_load = load i3* %buf_3_V_addr_1, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:177]   --->   Operation 246 'load' 'buf_3_V_load' <Predicate = (!icmp_ln172)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_7 : Operation 247 [1/1] (0.79ns)   --->   "store i3 0, i3* %buf_3_V_addr_1, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:179]   --->   Operation 247 'store' <Predicate = (!icmp_ln172)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_7 : Operation 248 [1/1] (0.00ns)   --->   "%buf_4_V_addr_1 = getelementptr [8 x i3]* %buf_4_V, i64 0, i64 %zext_ln177" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:177]   --->   Operation 248 'getelementptr' 'buf_4_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 249 [2/2] (0.79ns)   --->   "%buf_4_V_load = load i3* %buf_4_V_addr_1, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:177]   --->   Operation 249 'load' 'buf_4_V_load' <Predicate = (!icmp_ln172)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_7 : Operation 250 [1/1] (0.79ns)   --->   "store i3 0, i3* %buf_4_V_addr_1, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:179]   --->   Operation 250 'store' <Predicate = (!icmp_ln172)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_7 : Operation 251 [1/1] (0.00ns)   --->   "%buf_5_V_addr_1 = getelementptr [8 x i3]* %buf_5_V, i64 0, i64 %zext_ln177" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:177]   --->   Operation 251 'getelementptr' 'buf_5_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 252 [2/2] (0.79ns)   --->   "%buf_5_V_load = load i3* %buf_5_V_addr_1, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:177]   --->   Operation 252 'load' 'buf_5_V_load' <Predicate = (!icmp_ln172)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_7 : Operation 253 [1/1] (0.79ns)   --->   "store i3 0, i3* %buf_5_V_addr_1, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:179]   --->   Operation 253 'store' <Predicate = (!icmp_ln172)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_7 : Operation 254 [1/1] (0.00ns)   --->   "%buf_6_V_addr_1 = getelementptr [8 x i3]* %buf_6_V, i64 0, i64 %zext_ln177" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:177]   --->   Operation 254 'getelementptr' 'buf_6_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 255 [2/2] (0.79ns)   --->   "%buf_6_V_load = load i3* %buf_6_V_addr_1, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:177]   --->   Operation 255 'load' 'buf_6_V_load' <Predicate = (!icmp_ln172)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_7 : Operation 256 [1/1] (0.79ns)   --->   "store i3 0, i3* %buf_6_V_addr_1, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:179]   --->   Operation 256 'store' <Predicate = (!icmp_ln172)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_7 : Operation 257 [1/1] (0.00ns)   --->   "%buf_7_V_addr_1 = getelementptr [8 x i3]* %buf_7_V, i64 0, i64 %zext_ln177" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:177]   --->   Operation 257 'getelementptr' 'buf_7_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 258 [2/2] (0.79ns)   --->   "%buf_7_V_load = load i3* %buf_7_V_addr_1, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:177]   --->   Operation 258 'load' 'buf_7_V_load' <Predicate = (!icmp_ln172)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_7 : Operation 259 [1/1] (0.79ns)   --->   "store i3 0, i3* %buf_7_V_addr_1, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:179]   --->   Operation 259 'store' <Predicate = (!icmp_ln172)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_7 : Operation 260 [1/1] (0.00ns)   --->   "%buf_8_V_addr_1 = getelementptr [8 x i3]* %buf_8_V, i64 0, i64 %zext_ln177" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:177]   --->   Operation 260 'getelementptr' 'buf_8_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 261 [2/2] (0.79ns)   --->   "%buf_8_V_load = load i3* %buf_8_V_addr_1, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:177]   --->   Operation 261 'load' 'buf_8_V_load' <Predicate = (!icmp_ln172)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_7 : Operation 262 [1/1] (0.79ns)   --->   "store i3 0, i3* %buf_8_V_addr_1, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:179]   --->   Operation 262 'store' <Predicate = (!icmp_ln172)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_7 : Operation 263 [1/1] (0.00ns)   --->   "%buf_9_V_addr_1 = getelementptr [8 x i3]* %buf_9_V, i64 0, i64 %zext_ln177" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:177]   --->   Operation 263 'getelementptr' 'buf_9_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 264 [2/2] (0.79ns)   --->   "%buf_9_V_load = load i3* %buf_9_V_addr_1, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:177]   --->   Operation 264 'load' 'buf_9_V_load' <Predicate = (!icmp_ln172)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_7 : Operation 265 [1/1] (0.79ns)   --->   "store i3 0, i3* %buf_9_V_addr_1, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:179]   --->   Operation 265 'store' <Predicate = (!icmp_ln172)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_7 : Operation 266 [1/1] (0.00ns)   --->   "%buf_10_V_addr_1 = getelementptr [8 x i3]* %buf_10_V, i64 0, i64 %zext_ln177" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:177]   --->   Operation 266 'getelementptr' 'buf_10_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 267 [2/2] (0.79ns)   --->   "%buf_10_V_load = load i3* %buf_10_V_addr_1, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:177]   --->   Operation 267 'load' 'buf_10_V_load' <Predicate = (!icmp_ln172)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_7 : Operation 268 [1/1] (0.79ns)   --->   "store i3 0, i3* %buf_10_V_addr_1, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:179]   --->   Operation 268 'store' <Predicate = (!icmp_ln172)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_7 : Operation 269 [1/1] (0.00ns)   --->   "%buf_11_V_addr_1 = getelementptr [8 x i3]* %buf_11_V, i64 0, i64 %zext_ln177" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:177]   --->   Operation 269 'getelementptr' 'buf_11_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 270 [2/2] (0.79ns)   --->   "%buf_11_V_load = load i3* %buf_11_V_addr_1, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:177]   --->   Operation 270 'load' 'buf_11_V_load' <Predicate = (!icmp_ln172)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_7 : Operation 271 [1/1] (0.79ns)   --->   "store i3 0, i3* %buf_11_V_addr_1, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:179]   --->   Operation 271 'store' <Predicate = (!icmp_ln172)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_7 : Operation 272 [1/1] (0.00ns)   --->   "%buf_12_V_addr_1 = getelementptr [8 x i3]* %buf_12_V, i64 0, i64 %zext_ln177" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:177]   --->   Operation 272 'getelementptr' 'buf_12_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 273 [2/2] (0.79ns)   --->   "%buf_12_V_load = load i3* %buf_12_V_addr_1, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:177]   --->   Operation 273 'load' 'buf_12_V_load' <Predicate = (!icmp_ln172)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_7 : Operation 274 [1/1] (0.79ns)   --->   "store i3 0, i3* %buf_12_V_addr_1, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:179]   --->   Operation 274 'store' <Predicate = (!icmp_ln172)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_7 : Operation 275 [1/1] (0.00ns)   --->   "%buf_13_V_addr_1 = getelementptr [8 x i3]* %buf_13_V, i64 0, i64 %zext_ln177" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:177]   --->   Operation 275 'getelementptr' 'buf_13_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 276 [2/2] (0.79ns)   --->   "%buf_13_V_load = load i3* %buf_13_V_addr_1, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:177]   --->   Operation 276 'load' 'buf_13_V_load' <Predicate = (!icmp_ln172)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_7 : Operation 277 [1/1] (0.79ns)   --->   "store i3 0, i3* %buf_13_V_addr_1, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:179]   --->   Operation 277 'store' <Predicate = (!icmp_ln172)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_7 : Operation 278 [1/1] (0.00ns)   --->   "%buf_14_V_addr_1 = getelementptr [8 x i3]* %buf_14_V, i64 0, i64 %zext_ln177" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:177]   --->   Operation 278 'getelementptr' 'buf_14_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 279 [2/2] (0.79ns)   --->   "%buf_14_V_load = load i3* %buf_14_V_addr_1, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:177]   --->   Operation 279 'load' 'buf_14_V_load' <Predicate = (!icmp_ln172)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_7 : Operation 280 [1/1] (0.79ns)   --->   "store i3 0, i3* %buf_14_V_addr_1, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:179]   --->   Operation 280 'store' <Predicate = (!icmp_ln172)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_7 : Operation 281 [1/1] (0.00ns)   --->   "%buf_15_V_addr_1 = getelementptr [8 x i3]* %buf_15_V, i64 0, i64 %zext_ln177" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:177]   --->   Operation 281 'getelementptr' 'buf_15_V_addr_1' <Predicate = (!icmp_ln172)> <Delay = 0.00>
ST_7 : Operation 282 [2/2] (0.79ns)   --->   "%buf_15_V_load = load i3* %buf_15_V_addr_1, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:177]   --->   Operation 282 'load' 'buf_15_V_load' <Predicate = (!icmp_ln172)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_7 : Operation 283 [1/1] (0.79ns)   --->   "store i3 0, i3* %buf_15_V_addr_1, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:179]   --->   Operation 283 'store' <Predicate = (!icmp_ln172)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_7 : Operation 284 [1/1] (0.00ns)   --->   "br label %.preheader111"   --->   Operation 284 'br' <Predicate = (icmp_ln172)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 2.95>
ST_8 : Operation 285 [1/2] (0.79ns)   --->   "%buf_0_V_load = load i3* %buf_0_V_addr_1, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:177]   --->   Operation 285 'load' 'buf_0_V_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_8 : Operation 286 [1/2] (0.79ns)   --->   "%buf_1_V_load = load i3* %buf_1_V_addr_1, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:177]   --->   Operation 286 'load' 'buf_1_V_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_8 : Operation 287 [1/2] (0.79ns)   --->   "%buf_2_V_load = load i3* %buf_2_V_addr_1, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:177]   --->   Operation 287 'load' 'buf_2_V_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_8 : Operation 288 [1/2] (0.79ns)   --->   "%buf_3_V_load = load i3* %buf_3_V_addr_1, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:177]   --->   Operation 288 'load' 'buf_3_V_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_8 : Operation 289 [1/2] (0.79ns)   --->   "%buf_4_V_load = load i3* %buf_4_V_addr_1, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:177]   --->   Operation 289 'load' 'buf_4_V_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_8 : Operation 290 [1/2] (0.79ns)   --->   "%buf_5_V_load = load i3* %buf_5_V_addr_1, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:177]   --->   Operation 290 'load' 'buf_5_V_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_8 : Operation 291 [1/2] (0.79ns)   --->   "%buf_6_V_load = load i3* %buf_6_V_addr_1, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:177]   --->   Operation 291 'load' 'buf_6_V_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_8 : Operation 292 [1/2] (0.79ns)   --->   "%buf_7_V_load = load i3* %buf_7_V_addr_1, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:177]   --->   Operation 292 'load' 'buf_7_V_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_8 : Operation 293 [1/2] (0.79ns)   --->   "%buf_8_V_load = load i3* %buf_8_V_addr_1, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:177]   --->   Operation 293 'load' 'buf_8_V_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_8 : Operation 294 [1/2] (0.79ns)   --->   "%buf_9_V_load = load i3* %buf_9_V_addr_1, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:177]   --->   Operation 294 'load' 'buf_9_V_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_8 : Operation 295 [1/2] (0.79ns)   --->   "%buf_10_V_load = load i3* %buf_10_V_addr_1, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:177]   --->   Operation 295 'load' 'buf_10_V_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_8 : Operation 296 [1/2] (0.79ns)   --->   "%buf_11_V_load = load i3* %buf_11_V_addr_1, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:177]   --->   Operation 296 'load' 'buf_11_V_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_8 : Operation 297 [1/2] (0.79ns)   --->   "%buf_12_V_load = load i3* %buf_12_V_addr_1, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:177]   --->   Operation 297 'load' 'buf_12_V_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_8 : Operation 298 [1/2] (0.79ns)   --->   "%buf_13_V_load = load i3* %buf_13_V_addr_1, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:177]   --->   Operation 298 'load' 'buf_13_V_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_8 : Operation 299 [1/2] (0.79ns)   --->   "%buf_14_V_load = load i3* %buf_14_V_addr_1, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:177]   --->   Operation 299 'load' 'buf_14_V_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_8 : Operation 300 [1/2] (0.79ns)   --->   "%buf_15_V_load = load i3* %buf_15_V_addr_1, align 1" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:177]   --->   Operation 300 'load' 'buf_15_V_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_8 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_V = call i48 @_ssdm_op_BitConcatenate.i48.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3.i3(i3 %buf_15_V_load, i3 %buf_14_V_load, i3 %buf_13_V_load, i3 %buf_12_V_load, i3 %buf_11_V_load, i3 %buf_10_V_load, i3 %buf_9_V_load, i3 %buf_8_V_load, i3 %buf_7_V_load, i3 %buf_6_V_load, i3 %buf_5_V_load, i3 %buf_4_V_load, i3 %buf_3_V_load, i3 %buf_2_V_load, i3 %buf_1_V_load, i3 %buf_0_V_load)" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:177]   --->   Operation 301 'bitconcatenate' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 302 [1/1] (2.16ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i48P(i48* %out_V_V, i48 %tmp_V)" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:181]   --->   Operation 302 'write' <Predicate = true> <Delay = 2.16> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 0> <FIFO>
ST_8 : Operation 303 [1/1] (0.00ns)   --->   "br label %.preheader107" [/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:172]   --->   Operation 303 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', /home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:145) [23]  (0.755 ns)

 <State 2>: 1.22ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln145', /home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:145) [24]  (0.884 ns)
	blocking operation 0.331 ns on control path)

 <State 3>: 1.22ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln152', /home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:152) [67]  (0.884 ns)
	blocking operation 0.331 ns on control path)

 <State 4>: 3.43ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', /home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:154) with incoming values : ('select_ln154_1', /home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:154) [75]  (0 ns)
	'icmp' operation ('icmp_ln154', /home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:154) [83]  (0.87 ns)
	'select' operation ('select_ln154', /home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:154) [84]  (0.45 ns)
	'add' operation ('xp', /home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:154) [88]  (0.868 ns)
	'select' operation ('select_ln164', /home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:164) [89]  (0.45 ns)
	'getelementptr' operation ('buf_1_V_addr_2', /home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:164) [104]  (0 ns)
	'load' operation ('buf_1_V_load_1', /home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:164) on array 'buf[1].V', /home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:143 [105]  (0.79 ns)

 <State 5>: 2.96ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:158) [93]  (2.17 ns)
	'store' operation ('store_ln166', /home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:166) of variable 'trunc_ln647', /home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:163 on array 'buf[0].V', /home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:143 [100]  (0.79 ns)

 <State 6>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('outpix') with incoming values : ('outpix', /home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:172) [248]  (0.755 ns)

 <State 7>: 1.22ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln172', /home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:172) [249]  (0.884 ns)
	blocking operation 0.331 ns on control path)

 <State 8>: 2.96ns
The critical path consists of the following:
	'load' operation ('buf_0_V_load', /home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:177) on array 'buf[0].V', /home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:143 [256]  (0.79 ns)
	fifo write on port 'out_V_V' (/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:181) [304]  (2.17 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
