// Seed: 1946690182
module module_0 (
    output wor  id_0,
    input  tri1 id_1
);
  assign id_0 = id_1;
  logic id_3;
  ;
  assign module_1.id_2 = 0;
  logic id_4;
  ;
  wire id_5, id_6;
  module_2 modCall_1 (
      id_1,
      id_0,
      id_1
  );
  assign id_0 = (-1'd0);
endmodule
module module_1 (
    input wire void id_0,
    output tri0 id_1,
    input uwire id_2
    , id_7,
    output tri1 id_3,
    input uwire id_4,
    output wand id_5
);
  wire id_8;
  module_0 modCall_1 (
      id_1,
      id_0
  );
  wire [1 'b0 : -1] id_9;
endmodule
module module_2 (
    input supply1 id_0,
    output tri id_1,
    input wor id_2
);
  assign id_1 = id_0;
endmodule
