design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/project2,alu,RUN_2025.05.10_13.53.11,flow completed,0h4m1s0ms,0h3m45s0ms,66000.0,0.01,29700.0,-1,41.3953,549.3,256,0,0,0,0,0,0,0,4,4,0,0,29912,4004,0.0,-1,0.0,0.0,-2.97,0.0,-1,0.0,0.0,-10.2,-1,0.0,75.06,81.69,66.87,66.67,45.51,337,360,4,27,0,0,0,341,20,0,30,12,53,66,15,15,19,8,12,393,90,6,156,297,942,6761.484800000001,7.09e-05,0.000185,1.6e-06,8.73e-05,0.000235,2.09e-09,9.62e-05,0.000277,3.78e-09,2.92,12.97,77.10100231303007,10,1,45,25,25,0.3,1,10,0.6,0,sky130_fd_sc_hd,AREA 0
