==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 103.105 ; gain = 46.059
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 103.105 ; gain = 46.059
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'equation_matrix' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 103.250 ; gain = 46.309
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 103.250 ; gain = 46.309
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<54, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:507).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<79, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:514).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<84, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<95, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<120, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<144, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<154, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<164, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<174, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<131, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:572).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<131, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:565).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<130, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:566).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<131, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:573).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<72, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:591).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<72, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:590).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<59, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:275).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<58, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:639).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 246.063 ; gain = 189.121
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:222) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:226) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:228) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:230) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:232) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:234) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:327) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:366) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:368) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:630) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'equation_matrix' (main.cpp:22) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:395: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 287.273 ; gain = 230.332
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:11).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:313).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:590) in function 'pow_reduce::pow_generic<double>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:591) in function 'pow_reduce::pow_generic<double>' completely.
ERROR: [XFORM 203-801] Cannot group accesses on AXI-Stream ports: Partial write on a group of ports: output.data (main.cpp:11), output.last (main.cpp:11) (main.cpp:25:23).
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 103.176 ; gain = 46.090
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 103.176 ; gain = 46.090
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<54, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:507).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<79, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:514).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<84, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<95, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<120, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<144, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<154, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<164, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<174, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<131, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:572).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<131, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:565).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<130, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:566).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<131, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:573).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<72, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:591).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<72, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:590).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<59, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:275).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<58, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:639).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 245.695 ; gain = 188.609
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:222) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:226) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:228) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:230) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:232) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:234) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:327) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:366) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:368) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:630) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'equation_matrix' (main.cpp:21) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:395: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 287.582 ; gain = 230.496
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:11).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:313).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:590) in function 'pow_reduce::pow_generic<double>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:591) in function 'pow_reduce::pow_generic<double>' completely.
ERROR: [XFORM 203-801] Cannot group accesses on AXI-Stream ports: Partial write on a group of ports: output.data (main.cpp:11), output.last (main.cpp:11) (main.cpp:30:4).
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 103.035 ; gain = 46.211
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 103.035 ; gain = 46.211
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<54, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:507).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<79, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:514).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<84, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<95, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<120, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<144, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<154, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<164, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<174, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<131, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:572).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<131, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:565).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<130, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:566).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<131, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:573).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<72, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:591).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<72, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:590).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<59, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:275).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<58, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:639).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 245.816 ; gain = 188.992
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:222) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:226) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:228) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:230) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:232) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:234) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:327) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:366) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:368) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:630) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'equation_matrix' (main.cpp:21) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:395: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 288.469 ; gain = 231.645
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:11).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:313).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:590) in function 'pow_reduce::pow_generic<double>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:591) in function 'pow_reduce::pow_generic<double>' completely.
WARNING: [XFORM 203-124] Array  'output.last': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
ERROR: [XFORM 203-801] Cannot group accesses on AXI-Stream ports: Partial write on a group of ports: output.data (main.cpp:11), output.last (main.cpp:11) (main.cpp:32:5).
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 103.188 ; gain = 46.332
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 103.188 ; gain = 46.332
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<54, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:507).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<79, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:514).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<84, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<95, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<120, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<144, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<154, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<164, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<174, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<131, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:572).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<131, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:565).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<130, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:566).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<131, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:573).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<72, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:591).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<72, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:590).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<59, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:275).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<58, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:639).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 246.070 ; gain = 189.215
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:222) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:226) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:228) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:230) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:232) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:234) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:327) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:366) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:368) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:630) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'equation_matrix' (main.cpp:21) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:395: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 287.852 ; gain = 230.996
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:11).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:313).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:590) in function 'pow_reduce::pow_generic<double>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:591) in function 'pow_reduce::pow_generic<double>' completely.
WARNING: [XFORM 203-124] Array  'output.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'output.last': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 371.832 ; gain = 314.977
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 396.566 ; gain = 339.711
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'equation_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equation_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (main.cpp:22) of variable 'tmp_4', main.cpp:22 on array 'dataOut', main.cpp:16 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'dataOut'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 31.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.707 seconds; current allocated memory: 324.851 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.332 seconds; current allocated memory: 325.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equation_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'equation_matrix' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'equation_matrix_dataOut' to 'equation_matrix_dbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'equation_matrix_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_fptrunc_64ns_32_1_1' to 'equation_matrix_fdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_fpext_32ns_64_1_1' to 'equation_matrix_feOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_dmul_64ns_64ns_64_6_max_dsp_1' to 'equation_matrix_dfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_dfYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_fcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_fdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_feOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'equation_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.617 seconds; current allocated memory: 326.336 MB.
INFO: [RTMG 210-278] Implementing memory 'equation_matrix_dbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 396.566 ; gain = 339.711
INFO: [SYSC 207-301] Generating SystemC RTL for equation_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for equation_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for equation_matrix.
INFO: [HLS 200-112] Total elapsed time: 23.837 seconds; peak allocated memory: 326.336 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 103.137 ; gain = 45.609
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 103.137 ; gain = 45.609
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<54, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:507).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<79, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:514).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<84, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<95, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<120, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<144, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<154, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<164, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<174, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<131, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:572).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<131, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:565).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<130, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:566).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<131, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:573).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<72, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:591).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<72, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:590).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<59, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:275).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<58, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:639).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 245.578 ; gain = 188.051
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:222) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:226) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:228) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:230) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:232) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:234) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:327) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:366) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:368) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:630) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'equation_matrix' (main.cpp:20) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:395: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 288.004 ; gain = 230.477
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:11).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:313).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:590) in function 'pow_reduce::pow_generic<double>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:591) in function 'pow_reduce::pow_generic<double>' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:222) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:226) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:228) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:230) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:232) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:234) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:327) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:366) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:368) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:405) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:630) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'equation_matrix' (main.cpp:20) automatically.
WARNING: [XFORM 203-124] Array  'output.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'output.last': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:313:19) to (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:400:5) in function 'pow_reduce::pow_generic<double>'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:435:29) to (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:449:5) in function 'pow_reduce::pow_generic<double>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:481:26) to (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:644:5) in function 'pow_reduce::pow_generic<double>'... converting 9 basic blocks.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:313)...10 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 379.254 ; gain = 321.727
WARNING: [XFORM 203-631] Renaming function 'pow_reduce::pow_generic<double>' to 'pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:313)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 410.977 ; gain = 353.449
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'equation_matrix' ...
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 74.
WARNING: [SCHED 204-21] Estimated clock period (9.514ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('__Val2__', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:583) (3.36 ns)
	'add' operation ('r.V', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:583) (3.02 ns)
	'icmp' operation ('tmp_58', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:583) (2.43 ns)
	'select' operation ('tmp_60', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:583) (0 ns)
	'select' operation ('r_exp.V', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:583) (0.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.275 seconds; current allocated memory: 340.069 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 341.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equation_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.022 seconds; current allocated memory: 342.545 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.608 seconds; current allocated memory: 343.231 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_20' to 'pow_generic_doublbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_19' to 'pow_generic_doublcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_16' to 'pow_generic_doubldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_17' to 'pow_generic_doubleOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_9' to 'pow_generic_doublfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_12' to 'pow_generic_doublg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_13' to 'pow_generic_doublhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_14' to 'pow_generic_doublibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_15' to 'pow_generic_doubljbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_18' to 'pow_generic_doublkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo' to 'pow_generic_doubllbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_21' to 'pow_generic_doublmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_mul_54s_6ns_54_2_1' to 'equation_matrix_mncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_mul_71ns_4ns_75_5_1' to 'equation_matrix_mocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_mul_73ns_6ns_79_5_1' to 'equation_matrix_mpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_mul_83ns_6ns_89_5_1' to 'equation_matrix_mqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_mul_92ns_6ns_98_5_1' to 'equation_matrix_mrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_mul_87ns_6ns_93_5_1' to 'equation_matrix_msc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_mul_82ns_6ns_88_5_1' to 'equation_matrix_mtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_mul_77ns_6ns_83_5_1' to 'equation_matrix_mudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_mul_80ns_12s_90_5_1' to 'equation_matrix_mvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_mul_78s_54s_131_5_1' to 'equation_matrix_mwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_mul_72ns_13s_84_5_1' to 'equation_matrix_mxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_mul_43ns_36ns_79_2_1' to 'equation_matrix_myd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_mul_49ns_44ns_93_2_1' to 'equation_matrix_mzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_mul_50ns_50ns_100_2_1' to 'equation_matrix_mAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_mac_muladd_16ns_16s_19s_31_1_1' to 'equation_matrix_mBew' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'pow_generic_double_s' is 15110 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_mAem': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_mBew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_mncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_mocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_mpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_mqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_mrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_msc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_mtde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_mudo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_mvdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_mwdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_mxdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_myd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_mzec': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 1.798 seconds; current allocated memory: 348.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equation_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'equation_matrix' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'equation_matrix_dataOut' to 'equation_matrix_dCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_fptrunc_64ns_32_1_1' to 'equation_matrix_fDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_fpext_32ns_64_1_1' to 'equation_matrix_fEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_sitodp_32ns_64_6_1' to 'equation_matrix_sFfa' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_fDeQ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_fEe0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_sFfa': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'equation_matrix'.
INFO: [HLS 200-111]  Elapsed time: 2.264 seconds; current allocated memory: 351.214 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'equation_matrix_mncg_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'equation_matrix_mocq_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'equation_matrix_mpcA_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'equation_matrix_mqcK_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'equation_matrix_mrcU_MulnS_4'
INFO: [RTMG 210-282] Generating pipelined core: 'equation_matrix_msc4_MulnS_5'
INFO: [RTMG 210-282] Generating pipelined core: 'equation_matrix_mtde_MulnS_6'
INFO: [RTMG 210-282] Generating pipelined core: 'equation_matrix_mudo_MulnS_7'
INFO: [RTMG 210-282] Generating pipelined core: 'equation_matrix_mvdy_MulnS_8'
INFO: [RTMG 210-282] Generating pipelined core: 'equation_matrix_mwdI_MulnS_9'
INFO: [RTMG 210-282] Generating pipelined core: 'equation_matrix_mxdS_MulnS_10'
INFO: [RTMG 210-282] Generating pipelined core: 'equation_matrix_myd2_MulnS_11'
INFO: [RTMG 210-282] Generating pipelined core: 'equation_matrix_mzec_MulnS_12'
INFO: [RTMG 210-282] Generating pipelined core: 'equation_matrix_mAem_MulnS_13'
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubldEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubleOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublg8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublhbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubljbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublkbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubllbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublmb6_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'equation_matrix_dCeG_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:37 . Memory (MB): peak = 425.285 ; gain = 367.758
INFO: [SYSC 207-301] Generating SystemC RTL for equation_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for equation_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for equation_matrix.
INFO: [HLS 200-112] Total elapsed time: 37.325 seconds; peak allocated memory: 351.214 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 103.230 ; gain = 46.324
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 103.230 ; gain = 46.324
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<54, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:507).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<79, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:514).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<84, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<95, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<120, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<144, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<154, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<164, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<174, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<131, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:572).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<131, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:565).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<130, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:566).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<131, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:573).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<72, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:591).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<72, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:590).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<59, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:275).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<58, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:639).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 245.598 ; gain = 188.691
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:222) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:226) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:228) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:230) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:232) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:234) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:327) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:366) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:368) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:630) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'equation_matrix' (main.cpp:20) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:395: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 288.141 ; gain = 231.234
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:11).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:313).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:590) in function 'pow_reduce::pow_generic<double>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:591) in function 'pow_reduce::pow_generic<double>' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:222) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:226) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:228) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:230) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:232) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:234) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:327) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:366) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:368) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:405) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:630) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'equation_matrix' (main.cpp:20) automatically.
ERROR: [XFORM 203-123] Cannot stream  'output.data': The entries are not accessed in sequential order.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 103.172 ; gain = 45.977
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 103.172 ; gain = 45.977
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<54, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:507).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<79, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:514).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<84, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<95, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<120, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<144, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<154, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<164, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<174, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<131, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:572).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<131, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:565).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<130, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:566).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<131, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:573).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<72, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:591).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<72, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:590).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<59, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:275).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<58, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:639).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 245.520 ; gain = 188.324
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:222) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:226) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:228) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:230) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:232) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:234) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:327) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:366) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:368) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:630) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'equation_matrix' (main.cpp:20) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:395: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 286.855 ; gain = 229.660
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:11).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:313).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:590) in function 'pow_reduce::pow_generic<double>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:591) in function 'pow_reduce::pow_generic<double>' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:222) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:226) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:228) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:230) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:232) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:234) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:327) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:366) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:368) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:405) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:630) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'equation_matrix' (main.cpp:20) automatically.
WARNING: [XFORM 203-124] Array  'output.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'output.last': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:313:19) to (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:400:5) in function 'pow_reduce::pow_generic<double>'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:435:29) to (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:449:5) in function 'pow_reduce::pow_generic<double>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:481:26) to (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:644:5) in function 'pow_reduce::pow_generic<double>'... converting 9 basic blocks.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:313)...10 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 379.273 ; gain = 322.078
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2' (main.cpp:30:16) in function 'equation_matrix'.
WARNING: [XFORM 203-631] Renaming function 'pow_reduce::pow_generic<double>' to 'pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:313)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 411.176 ; gain = 353.980
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'equation_matrix' ...
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 74.
WARNING: [SCHED 204-21] Estimated clock period (9.514ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('__Val2__', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:583) (3.36 ns)
	'add' operation ('r.V', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:583) (3.02 ns)
	'icmp' operation ('tmp_58', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:583) (2.43 ns)
	'select' operation ('tmp_60', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:583) (0 ns)
	'select' operation ('r_exp.V', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:583) (0.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.342 seconds; current allocated memory: 340.222 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.642 seconds; current allocated memory: 341.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equation_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.072 seconds; current allocated memory: 342.814 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.788 seconds; current allocated memory: 343.686 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_20' to 'pow_generic_doublbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_19' to 'pow_generic_doublcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_16' to 'pow_generic_doubldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_17' to 'pow_generic_doubleOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_9' to 'pow_generic_doublfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_12' to 'pow_generic_doublg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_13' to 'pow_generic_doublhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_14' to 'pow_generic_doublibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_15' to 'pow_generic_doubljbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_18' to 'pow_generic_doublkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo' to 'pow_generic_doubllbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_21' to 'pow_generic_doublmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_mul_54s_6ns_54_2_1' to 'equation_matrix_mncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_mul_71ns_4ns_75_5_1' to 'equation_matrix_mocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_mul_73ns_6ns_79_5_1' to 'equation_matrix_mpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_mul_83ns_6ns_89_5_1' to 'equation_matrix_mqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_mul_92ns_6ns_98_5_1' to 'equation_matrix_mrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_mul_87ns_6ns_93_5_1' to 'equation_matrix_msc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_mul_82ns_6ns_88_5_1' to 'equation_matrix_mtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_mul_77ns_6ns_83_5_1' to 'equation_matrix_mudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_mul_80ns_12s_90_5_1' to 'equation_matrix_mvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_mul_78s_54s_131_5_1' to 'equation_matrix_mwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_mul_72ns_13s_84_5_1' to 'equation_matrix_mxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_mul_43ns_36ns_79_2_1' to 'equation_matrix_myd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_mul_49ns_44ns_93_2_1' to 'equation_matrix_mzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_mul_50ns_50ns_100_2_1' to 'equation_matrix_mAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_mac_muladd_16ns_16s_19s_31_1_1' to 'equation_matrix_mBew' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'pow_generic_double_s' is 15110 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_mAem': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_mBew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_mncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_mocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_mpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_mqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_mrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_msc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_mtde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_mudo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_mvdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_mwdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_mxdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_myd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_mzec': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 1.796 seconds; current allocated memory: 349.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equation_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'equation_matrix' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'equation_matrix_dataOut' to 'equation_matrix_dCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_fptrunc_64ns_32_1_1' to 'equation_matrix_fDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_fpext_32ns_64_1_1' to 'equation_matrix_fEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_sitodp_32ns_64_6_1' to 'equation_matrix_sFfa' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_fDeQ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_fEe0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_sFfa': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'equation_matrix'.
INFO: [HLS 200-111]  Elapsed time: 2.286 seconds; current allocated memory: 351.876 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'equation_matrix_mncg_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'equation_matrix_mocq_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'equation_matrix_mpcA_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'equation_matrix_mqcK_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'equation_matrix_mrcU_MulnS_4'
INFO: [RTMG 210-282] Generating pipelined core: 'equation_matrix_msc4_MulnS_5'
INFO: [RTMG 210-282] Generating pipelined core: 'equation_matrix_mtde_MulnS_6'
INFO: [RTMG 210-282] Generating pipelined core: 'equation_matrix_mudo_MulnS_7'
INFO: [RTMG 210-282] Generating pipelined core: 'equation_matrix_mvdy_MulnS_8'
INFO: [RTMG 210-282] Generating pipelined core: 'equation_matrix_mwdI_MulnS_9'
INFO: [RTMG 210-282] Generating pipelined core: 'equation_matrix_mxdS_MulnS_10'
INFO: [RTMG 210-282] Generating pipelined core: 'equation_matrix_myd2_MulnS_11'
INFO: [RTMG 210-282] Generating pipelined core: 'equation_matrix_mzec_MulnS_12'
INFO: [RTMG 210-282] Generating pipelined core: 'equation_matrix_mAem_MulnS_13'
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubldEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubleOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublg8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublhbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubljbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublkbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubllbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublmb6_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'equation_matrix_dCeG_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:37 . Memory (MB): peak = 427.387 ; gain = 370.191
INFO: [SYSC 207-301] Generating SystemC RTL for equation_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for equation_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for equation_matrix.
INFO: [HLS 200-112] Total elapsed time: 36.968 seconds; peak allocated memory: 351.876 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 103.191 ; gain = 45.695
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 103.191 ; gain = 45.695
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<54, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:507).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<79, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:514).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<84, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<95, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<120, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<144, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<154, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<164, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<174, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<131, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:572).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<131, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:565).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<130, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:566).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<131, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:573).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<72, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:591).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<72, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:590).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<59, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:275).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<58, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:639).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 245.887 ; gain = 188.391
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:222) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:226) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:228) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:230) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:232) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:234) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:327) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:366) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:368) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:630) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'equation_matrix' (main.cpp:20) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:395: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 289.016 ; gain = 231.520
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:11).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:313).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:590) in function 'pow_reduce::pow_generic<double>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:591) in function 'pow_reduce::pow_generic<double>' completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:222) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:226) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:228) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:230) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:232) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:234) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:327) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:366) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:368) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:405) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:630) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'equation_matrix' (main.cpp:20) automatically.
WARNING: [XFORM 203-124] Array  'output.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'output.last': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:313:19) to (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:400:5) in function 'pow_reduce::pow_generic<double>'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:435:29) to (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:449:5) in function 'pow_reduce::pow_generic<double>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:481:26) to (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:644:5) in function 'pow_reduce::pow_generic<double>'... converting 9 basic blocks.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:539) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:313)...10 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 379.648 ; gain = 322.152
WARNING: [XFORM 203-631] Renaming function 'pow_reduce::pow_generic<double>' to 'pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:313)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 411.027 ; gain = 353.531
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'equation_matrix' ...
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 74.
WARNING: [SCHED 204-21] Estimated clock period (9.514ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('__Val2__', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:583) (3.36 ns)
	'add' operation ('r.V', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:583) (3.02 ns)
	'icmp' operation ('tmp_58', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:583) (2.43 ns)
	'select' operation ('tmp_60', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:583) (0 ns)
	'select' operation ('r_exp.V', r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:583) (0.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.145 seconds; current allocated memory: 340.069 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.629 seconds; current allocated memory: 341.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equation_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.972 seconds; current allocated memory: 342.545 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.701 seconds; current allocated memory: 343.231 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_20' to 'pow_generic_doublbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_19' to 'pow_generic_doublcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_16' to 'pow_generic_doubldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_17' to 'pow_generic_doubleOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_9' to 'pow_generic_doublfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_12' to 'pow_generic_doublg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_13' to 'pow_generic_doublhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_14' to 'pow_generic_doublibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_15' to 'pow_generic_doubljbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_18' to 'pow_generic_doublkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo' to 'pow_generic_doubllbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_21' to 'pow_generic_doublmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_mul_54s_6ns_54_2_1' to 'equation_matrix_mncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_mul_71ns_4ns_75_5_1' to 'equation_matrix_mocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_mul_73ns_6ns_79_5_1' to 'equation_matrix_mpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_mul_83ns_6ns_89_5_1' to 'equation_matrix_mqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_mul_92ns_6ns_98_5_1' to 'equation_matrix_mrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_mul_87ns_6ns_93_5_1' to 'equation_matrix_msc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_mul_82ns_6ns_88_5_1' to 'equation_matrix_mtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_mul_77ns_6ns_83_5_1' to 'equation_matrix_mudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_mul_80ns_12s_90_5_1' to 'equation_matrix_mvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_mul_78s_54s_131_5_1' to 'equation_matrix_mwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_mul_72ns_13s_84_5_1' to 'equation_matrix_mxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_mul_43ns_36ns_79_2_1' to 'equation_matrix_myd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_mul_49ns_44ns_93_2_1' to 'equation_matrix_mzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_mul_50ns_50ns_100_2_1' to 'equation_matrix_mAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_mac_muladd_16ns_16s_19s_31_1_1' to 'equation_matrix_mBew' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'pow_generic_double_s' is 15110 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_mAem': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_mBew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_mncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_mocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_mpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_mqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_mrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_msc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_mtde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_mudo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_mvdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_mwdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_mxdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_myd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_mzec': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [HLS 200-111]  Elapsed time: 1.829 seconds; current allocated memory: 348.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equation_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'equation_matrix' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'equation_matrix_dataOut' to 'equation_matrix_dCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_fptrunc_64ns_32_1_1' to 'equation_matrix_fDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_fpext_32ns_64_1_1' to 'equation_matrix_fEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_sitodp_32ns_64_6_1' to 'equation_matrix_sFfa' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_fDeQ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_fEe0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_sFfa': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'equation_matrix'.
INFO: [HLS 200-111]  Elapsed time: 2.173 seconds; current allocated memory: 351.214 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'equation_matrix_mncg_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'equation_matrix_mocq_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'equation_matrix_mpcA_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'equation_matrix_mqcK_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'equation_matrix_mrcU_MulnS_4'
INFO: [RTMG 210-282] Generating pipelined core: 'equation_matrix_msc4_MulnS_5'
INFO: [RTMG 210-282] Generating pipelined core: 'equation_matrix_mtde_MulnS_6'
INFO: [RTMG 210-282] Generating pipelined core: 'equation_matrix_mudo_MulnS_7'
INFO: [RTMG 210-282] Generating pipelined core: 'equation_matrix_mvdy_MulnS_8'
INFO: [RTMG 210-282] Generating pipelined core: 'equation_matrix_mwdI_MulnS_9'
INFO: [RTMG 210-282] Generating pipelined core: 'equation_matrix_mxdS_MulnS_10'
INFO: [RTMG 210-282] Generating pipelined core: 'equation_matrix_myd2_MulnS_11'
INFO: [RTMG 210-282] Generating pipelined core: 'equation_matrix_mzec_MulnS_12'
INFO: [RTMG 210-282] Generating pipelined core: 'equation_matrix_mAem_MulnS_13'
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubldEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubleOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublg8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublhbi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubljbC_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublkbM_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubllbW_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doublmb6_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'equation_matrix_dCeG_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:36 . Memory (MB): peak = 425.840 ; gain = 368.344
INFO: [SYSC 207-301] Generating SystemC RTL for equation_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for equation_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for equation_matrix.
INFO: [HLS 200-112] Total elapsed time: 36.225 seconds; peak allocated memory: 351.214 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 103.176 ; gain = 45.195
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 103.176 ; gain = 45.195
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<54, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:507).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<79, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:514).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<84, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<95, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<120, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<144, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<154, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<164, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<174, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:68).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<131, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:572).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<131, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:565).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<130, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:566).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<131, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:573).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<72, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:591).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<72, 13, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_double' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:590).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<59, 0, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>' into 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:275).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<58, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:639).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 246.875 ; gain = 188.895
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:475) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:489) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:222) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:226) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:228) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:230) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:232) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:234) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:327) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:366) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:368) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:630) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'equation_matrix' (main.cpp:23) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:395: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 287.078 ; gain = 229.098
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:11).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pow_reduce::pow_generic<double>' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:313).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:590) in function 'pow_reduce::pow_generic<double>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h:591) in function 'pow_reduce::pow_generic<double>' completely.
WARNING: [XFORM 203-124] Array  'output.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'output.last': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 372.223 ; gain = 314.242
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 397.484 ; gain = 339.504
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'equation_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equation_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.178 seconds; current allocated memory: 324.710 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 325.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equation_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'equation_matrix' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'equation_matrix_dataOut' to 'equation_matrix_dbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'equation_matrix_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_fptrunc_64ns_32_1_1' to 'equation_matrix_fdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_fpext_32ns_64_1_1' to 'equation_matrix_feOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_dmul_64ns_64ns_64_6_max_dsp_1' to 'equation_matrix_dfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_dfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_fcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_fdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_feOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'equation_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.576 seconds; current allocated memory: 326.092 MB.
INFO: [RTMG 210-278] Implementing memory 'equation_matrix_dbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 397.484 ; gain = 339.504
INFO: [SYSC 207-301] Generating SystemC RTL for equation_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for equation_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for equation_matrix.
INFO: [HLS 200-112] Total elapsed time: 22.93 seconds; peak allocated memory: 326.092 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 103.223 ; gain = 45.949
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 103.223 ; gain = 45.949
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 104.566 ; gain = 47.293
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 104.820 ; gain = 47.547
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:11).
WARNING: [XFORM 203-124] Array  'output.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'output.last': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 126.059 ; gain = 68.785
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 126.059 ; gain = 68.785
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'equation_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equation_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.996 seconds; current allocated memory: 76.114 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 76.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equation_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'equation_matrix' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'equation_matrix_dataOut' to 'equation_matrix_dbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'equation_matrix_fcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_fcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'equation_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.434 seconds; current allocated memory: 77.246 MB.
INFO: [RTMG 210-278] Implementing memory 'equation_matrix_dbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 128.066 ; gain = 70.793
INFO: [SYSC 207-301] Generating SystemC RTL for equation_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for equation_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for equation_matrix.
INFO: [HLS 200-112] Total elapsed time: 10.581 seconds; peak allocated memory: 77.246 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 103.125 ; gain = 45.988
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 103.125 ; gain = 45.988
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 104.844 ; gain = 47.707
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 105.102 ; gain = 47.965
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:11).
WARNING: [XFORM 203-124] Array  'output.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'output.last': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 126.703 ; gain = 69.566
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 126.703 ; gain = 69.566
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'equation_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equation_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.947 seconds; current allocated memory: 76.114 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 76.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equation_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'equation_matrix' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'equation_matrix_dataOut' to 'equation_matrix_dbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'equation_matrix_fcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_fcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'equation_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.371 seconds; current allocated memory: 77.246 MB.
INFO: [RTMG 210-278] Implementing memory 'equation_matrix_dbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 128.301 ; gain = 71.164
INFO: [SYSC 207-301] Generating SystemC RTL for equation_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for equation_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for equation_matrix.
INFO: [HLS 200-112] Total elapsed time: 10.422 seconds; peak allocated memory: 77.246 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.012 ; gain = 45.898
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.012 ; gain = 45.898
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'equation_matrix' (main.cpp:31).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'equation_matrix' (main.cpp:34).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 115.273 ; gain = 58.160
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 121.988 ; gain = 64.875
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:13).
WARNING: [XFORM 203-124] Array  'output.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'output.last': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:21:3) to (main.cpp:22:19) in function 'equation_matrix'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:22:19) to (main.cpp:20:26) in function 'equation_matrix'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:31:25) to (main.cpp:33:4) in function 'equation_matrix'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:34:25) in function 'equation_matrix'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 150.715 ; gain = 93.602
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 154.059 ; gain = 96.945
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'equation_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equation_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.524 seconds; current allocated memory: 102.258 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 103.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equation_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'equation_matrix' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'equation_matrix_dataOut_V' to 'equation_matrix_dbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_uitofp_32ns_32_6_1' to 'equation_matrix_ucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_fpext_32ns_64_1_1' to 'equation_matrix_fdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_fdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_ucud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'equation_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.702 seconds; current allocated memory: 104.803 MB.
INFO: [RTMG 210-278] Implementing memory 'equation_matrix_dbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 160.039 ; gain = 102.926
INFO: [SYSC 207-301] Generating SystemC RTL for equation_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for equation_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for equation_matrix.
INFO: [HLS 200-112] Total elapsed time: 20.667 seconds; peak allocated memory: 104.803 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
main.cpp:23:33: error: use of overloaded operator '*' is ambiguous (with operand types 'stream_fixed_type' (aka 'ap_fixed<32, 16>') and 'float')
  dataOut[i][2] = dataOut[i][1] * input[i].data;
                  ~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~
...
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from main.cpp:1:
main.cpp:23:33: error: use of overloaded operator '*' is ambiguous (with operand types 'stream_fixed_type' (aka 'ap_fixed<32, 16>') and 'float')
  dataOut[i][2] = dataOut[i][1] * input[i].data;
                  ~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~
...
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
main.cpp:23:53: error: use of overloaded operator '*' is ambiguous (with operand types 'stream_fixed_type' (aka 'ap_fixed<32, 16>') and 'float')
  dataOut[i][2] = (stream_fixed_type)(dataOut[i][1] * input[i].data);
                                      ~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~
...
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from main.cpp:1:
main.cpp:23:53: error: use of overloaded operator '*' is ambiguous (with operand types 'stream_fixed_type' (aka 'ap_fixed<32, 16>') and 'float')
  dataOut[i][2] = (stream_fixed_type)(dataOut[i][1] * input[i].data);
                                      ~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~
...
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
main.cpp:22:34: error: use of overloaded operator '*' is ambiguous (with operand types 'float' and 'stream_fixed_type' (aka 'ap_fixed<32, 16>'))
  dataOut[i][1] = (input[i].data * (stream_fixed_type)input[i].data);
                   ~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
...
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from main.cpp:1:
main.cpp:22:34: error: use of overloaded operator '*' is ambiguous (with operand types 'float' and 'stream_fixed_type' (aka 'ap_fixed<32, 16>'))
  dataOut[i][1] = (input[i].data * (stream_fixed_type)input[i].data);
                   ~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
...
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.199 ; gain = 45.664
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.199 ; gain = 45.664
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'equation_matrix' (main.cpp:31).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'equation_matrix' (main.cpp:34).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 115.254 ; gain = 57.719
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 122.293 ; gain = 64.758
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:13).
WARNING: [XFORM 203-124] Array  'output.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'output.last': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:21:3) to (main.cpp:22:20) in function 'equation_matrix'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:22:20) to (main.cpp:20:26) in function 'equation_matrix'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:31:25) to (main.cpp:33:4) in function 'equation_matrix'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:34:25) in function 'equation_matrix'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 150.031 ; gain = 92.496
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 154.535 ; gain = 97.000
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'equation_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equation_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.356 seconds; current allocated memory: 102.258 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 103.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equation_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'equation_matrix' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'equation_matrix_dataOut_V' to 'equation_matrix_dbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_uitofp_32ns_32_6_1' to 'equation_matrix_ucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_fpext_32ns_64_1_1' to 'equation_matrix_fdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_fdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_ucud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'equation_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.484 seconds; current allocated memory: 104.803 MB.
INFO: [RTMG 210-278] Implementing memory 'equation_matrix_dbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 160.477 ; gain = 102.941
INFO: [SYSC 207-301] Generating SystemC RTL for equation_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for equation_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for equation_matrix.
INFO: [HLS 200-112] Total elapsed time: 20.45 seconds; peak allocated memory: 104.803 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
WARNING: [HLS 200-40] In file included from main.cpp:1:
main.cpp:23:34: error: use of overloaded operator '*' is ambiguous (with operand types 'stream_fixed_type' (aka 'ap_fixed<32, 16>') and 'float')
  dataOut[i][2] = (dataOut[i][1] * input[i].data);
                   ~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~
...
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from main.cpp:1:
main.cpp:23:34: error: use of overloaded operator '*' is ambiguous (with operand types 'stream_fixed_type' (aka 'ap_fixed<32, 16>') and 'float')
  dataOut[i][2] = (dataOut[i][1] * input[i].data);
                   ~~~~~~~~~~~~~ ^ ~~~~~~~~~~~~~
...
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 103.371 ; gain = 45.594
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 103.371 ; gain = 45.594
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 104.527 ; gain = 46.750
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 104.781 ; gain = 47.004
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:9).
WARNING: [XFORM 203-124] Array  'output.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'output.last': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 125.758 ; gain = 67.980
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 125.758 ; gain = 67.980
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'equation_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equation_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.045 seconds; current allocated memory: 76.114 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 76.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equation_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'equation_matrix' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'equation_matrix_dataOut' to 'equation_matrix_dbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'equation_matrix_fcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_fcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'equation_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.399 seconds; current allocated memory: 77.246 MB.
INFO: [RTMG 210-278] Implementing memory 'equation_matrix_dbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 127.703 ; gain = 69.926
INFO: [SYSC 207-301] Generating SystemC RTL for equation_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for equation_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for equation_matrix.
INFO: [HLS 200-112] Total elapsed time: 10.527 seconds; peak allocated memory: 77.246 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 103.063 ; gain = 46.230
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 103.063 ; gain = 46.230
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 104.438 ; gain = 47.605
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 104.695 ; gain = 47.863
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:9).
WARNING: [XFORM 203-124] Array  'output.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'output.last': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 126.617 ; gain = 69.785
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 126.617 ; gain = 69.785
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'equation_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equation_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (main.cpp:20) of variable 'tmp_2', main.cpp:20 on array 'dataOut', main.cpp:14 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'dataOut'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 19.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.651 seconds; current allocated memory: 76.199 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 76.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equation_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'equation_matrix' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'equation_matrix_dataOut' to 'equation_matrix_dbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'equation_matrix_fcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_fcud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'equation_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.282 seconds; current allocated memory: 77.542 MB.
INFO: [RTMG 210-278] Implementing memory 'equation_matrix_dbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 128.004 ; gain = 71.172
INFO: [SYSC 207-301] Generating SystemC RTL for equation_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for equation_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for equation_matrix.
INFO: [HLS 200-112] Total elapsed time: 11.517 seconds; peak allocated memory: 77.542 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 103.176 ; gain = 45.945
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 103.176 ; gain = 45.945
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 104.586 ; gain = 47.355
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 104.840 ; gain = 47.609
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:9).
WARNING: [XFORM 203-124] Array  'output.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'output.last': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 126.891 ; gain = 69.660
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 126.891 ; gain = 69.660
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'equation_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equation_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (main.cpp:20) of variable 'tmp_2', main.cpp:20 on array 'dataOut', main.cpp:14 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'dataOut'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 19.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.382 seconds; current allocated memory: 76.199 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 76.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equation_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'equation_matrix' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'equation_matrix_dataOut' to 'equation_matrix_dbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'equation_matrix_fcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_fcud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'equation_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.439 seconds; current allocated memory: 77.527 MB.
INFO: [RTMG 210-278] Implementing memory 'equation_matrix_dbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 128.449 ; gain = 71.219
INFO: [SYSC 207-301] Generating SystemC RTL for equation_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for equation_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for equation_matrix.
INFO: [HLS 200-112] Total elapsed time: 11.136 seconds; peak allocated memory: 77.527 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.965 ; gain = 45.543
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.965 ; gain = 45.543
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 104.855 ; gain = 47.434
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 105.109 ; gain = 47.688
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:9).
WARNING: [XFORM 203-124] Array  'output.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'output.last': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 126.828 ; gain = 69.406
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 126.828 ; gain = 69.406
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'equation_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equation_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.308 seconds; current allocated memory: 76.130 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 76.442 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equation_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'equation_matrix' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'equation_matrix_dataOut' to 'equation_matrix_dbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_fmul_32ns_32ns_32_4_max_dsp_1' to 'equation_matrix_fcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_fcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'equation_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 77.261 MB.
INFO: [RTMG 210-278] Implementing memory 'equation_matrix_dbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 128.215 ; gain = 70.793
INFO: [SYSC 207-301] Generating SystemC RTL for equation_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for equation_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for equation_matrix.
INFO: [HLS 200-112] Total elapsed time: 10.997 seconds; peak allocated memory: 77.261 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.145 ; gain = 46.141
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.145 ; gain = 46.141
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'equation_matrix' (main.cpp:32).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'equation_matrix' (main.cpp:35).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 114.906 ; gain = 57.902
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 121.102 ; gain = 64.098
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:13).
WARNING: [XFORM 203-124] Array  'output.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'output.last': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:21:3) to (main.cpp:20:26) in function 'equation_matrix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:32:25) to (main.cpp:34:4) in function 'equation_matrix'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:35:25) in function 'equation_matrix'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 149.395 ; gain = 92.391
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 152.477 ; gain = 95.473
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'equation_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equation_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.461 seconds; current allocated memory: 101.492 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 102.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equation_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'equation_matrix' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'equation_matrix_dataOut_V' to 'equation_matrix_dbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_uitofp_32ns_32_6_1' to 'equation_matrix_ucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_fpext_32ns_64_1_1' to 'equation_matrix_fdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_fdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_ucud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'equation_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 103.612 MB.
INFO: [RTMG 210-278] Implementing memory 'equation_matrix_dbkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 158.160 ; gain = 101.156
INFO: [SYSC 207-301] Generating SystemC RTL for equation_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for equation_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for equation_matrix.
INFO: [HLS 200-112] Total elapsed time: 20.35 seconds; peak allocated memory: 103.612 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.996 ; gain = 45.805
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.996 ; gain = 45.805
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'equation_matrix' (main.cpp:36).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'equation_matrix' (main.cpp:39).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 114.965 ; gain = 57.773
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 121.543 ; gain = 64.352
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:13).
WARNING: [XFORM 203-124] Array  'output.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'output.last': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:20:32) to (main.cpp:20:26) in function 'equation_matrix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:36:25) to (main.cpp:38:4) in function 'equation_matrix'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:39:25) in function 'equation_matrix'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 150.059 ; gain = 92.867
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 153.141 ; gain = 95.949
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'equation_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equation_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.629 seconds; current allocated memory: 101.788 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 102.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equation_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'equation_matrix' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'equation_matrix_dataOut_V' to 'equation_matrix_dbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_dataIn_V' to 'equation_matrix_dcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_uitofp_32ns_32_6_1' to 'equation_matrix_udEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_fpext_32ns_64_1_1' to 'equation_matrix_feOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_feOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_udEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'equation_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.619 seconds; current allocated memory: 104.179 MB.
INFO: [RTMG 210-278] Implementing memory 'equation_matrix_dbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'equation_matrix_dcud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 158.906 ; gain = 101.715
INFO: [SYSC 207-301] Generating SystemC RTL for equation_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for equation_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for equation_matrix.
INFO: [HLS 200-112] Total elapsed time: 20.91 seconds; peak allocated memory: 104.179 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.465 ; gain = 45.703
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.465 ; gain = 45.703
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'equation_matrix' (main.cpp:37).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'equation_matrix' (main.cpp:40).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 117.309 ; gain = 59.547
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 125.699 ; gain = 67.938
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:13).
WARNING: [XFORM 203-124] Array  'output.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'output.last': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:20:32) to (main.cpp:20:26) in function 'equation_matrix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:37:25) to (main.cpp:39:4) in function 'equation_matrix'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:40:25) in function 'equation_matrix'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 155.758 ; gain = 97.996
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 158.785 ; gain = 101.023
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'equation_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equation_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (main.cpp:29) of variable 'tmp_13', main.cpp:29 on array 'dataOut.V', main.cpp:18 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'dataOut_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 19.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.51 seconds; current allocated memory: 107.717 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.348 seconds; current allocated memory: 108.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equation_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'equation_matrix' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'equation_matrix_dataOut_V' to 'equation_matrix_dbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_dataIn_V' to 'equation_matrix_dcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_uitofp_32ns_32_6_1' to 'equation_matrix_udEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_fpext_32ns_64_1_1' to 'equation_matrix_feOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_mul_64s_32s_94_5_1' to 'equation_matrix_mfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_mul_94s_32s_126_5_1' to 'equation_matrix_mg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_mul_96s_32s_96_5_1' to 'equation_matrix_mhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_feOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_mfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_mg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_mhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_udEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'equation_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.756 seconds; current allocated memory: 110.450 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'equation_matrix_mfYi_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'equation_matrix_mg8j_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'equation_matrix_mhbi_MulnS_2'
INFO: [RTMG 210-278] Implementing memory 'equation_matrix_dbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'equation_matrix_dcud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 166.484 ; gain = 108.723
INFO: [SYSC 207-301] Generating SystemC RTL for equation_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for equation_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for equation_matrix.
INFO: [HLS 200-112] Total elapsed time: 22.41 seconds; peak allocated memory: 110.450 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.105 ; gain = 46.340
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.105 ; gain = 46.340
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'equation_matrix' (main.cpp:62).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'equation_matrix' (main.cpp:65).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 115.141 ; gain = 58.375
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 121.652 ; gain = 64.887
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:13).
WARNING: [XFORM 203-124] Array  'output.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'output.last': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:20:32) to (main.cpp:20:26) in function 'equation_matrix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:62:25) to (main.cpp:64:4) in function 'equation_matrix'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:65:25) in function 'equation_matrix'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 151.055 ; gain = 94.289
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 153.324 ; gain = 96.559
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'equation_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equation_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.98 seconds; current allocated memory: 102.772 MB.
INFO: [HLS 200-434] Only 6 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.395 seconds; current allocated memory: 103.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equation_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'equation_matrix' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'equation_matrix_dataOut_V' to 'equation_matrix_dbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_dataIn_V' to 'equation_matrix_dcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_uitofp_32ns_32_6_1' to 'equation_matrix_udEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_fpext_32ns_64_1_1' to 'equation_matrix_feOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_feOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_udEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'equation_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.716 seconds; current allocated memory: 106.011 MB.
INFO: [RTMG 210-278] Implementing memory 'equation_matrix_dbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'equation_matrix_dcud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 162.207 ; gain = 105.441
INFO: [SYSC 207-301] Generating SystemC RTL for equation_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for equation_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for equation_matrix.
INFO: [HLS 200-112] Total elapsed time: 21.804 seconds; peak allocated memory: 106.011 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.203 ; gain = 45.883
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.203 ; gain = 45.883
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'equation_matrix' (main.cpp:62).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'equation_matrix' (main.cpp:65).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 114.945 ; gain = 57.625
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 121.711 ; gain = 64.391
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:13).
WARNING: [XFORM 203-124] Array  'output.data': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'output.last': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:20:32) to (main.cpp:20:26) in function 'equation_matrix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:62:25) to (main.cpp:64:4) in function 'equation_matrix'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:65:25) in function 'equation_matrix'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 150.523 ; gain = 93.203
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 153.344 ; gain = 96.023
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'equation_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equation_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.774 seconds; current allocated memory: 102.772 MB.
INFO: [HLS 200-434] Only 6 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.379 seconds; current allocated memory: 103.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equation_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'equation_matrix' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'equation_matrix_dataOut_V' to 'equation_matrix_dbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_dataIn_V' to 'equation_matrix_dcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_uitofp_32ns_32_6_1' to 'equation_matrix_udEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_fpext_32ns_64_1_1' to 'equation_matrix_feOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_feOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_udEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'equation_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.751 seconds; current allocated memory: 106.011 MB.
INFO: [RTMG 210-278] Implementing memory 'equation_matrix_dbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'equation_matrix_dcud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 162.465 ; gain = 105.145
INFO: [SYSC 207-301] Generating SystemC RTL for equation_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for equation_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for equation_matrix.
INFO: [HLS 200-112] Total elapsed time: 21.71 seconds; peak allocated memory: 106.011 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.125 ; gain = 46.203
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.125 ; gain = 46.203
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'equation_matrix' (main.cpp:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 114.855 ; gain = 57.934
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 121.445 ; gain = 64.523
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:13).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:22:32) to (main.cpp:22:26) in function 'equation_matrix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:62:32) to (main.cpp:62:26) in function 'equation_matrix'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 150.391 ; gain = 93.469
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-7' (main.cpp:61:16) in function 'equation_matrix'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 153.473 ; gain = 96.551
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'equation_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equation_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.83 seconds; current allocated memory: 102.622 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 103.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equation_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'equation_matrix' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'equation_matrix_dataOut_V' to 'equation_matrix_dbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_dataIn_V' to 'equation_matrix_dcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_dataOut_last' to 'equation_matrix_ddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_uitofp_32ns_32_6_1' to 'equation_matrix_ueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_fpext_32ns_64_1_1' to 'equation_matrix_ffYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_ffYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_ueOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'equation_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 105.748 MB.
INFO: [RTMG 210-278] Implementing memory 'equation_matrix_dbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'equation_matrix_dcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'equation_matrix_ddEe_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 161.301 ; gain = 104.379
INFO: [SYSC 207-301] Generating SystemC RTL for equation_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for equation_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for equation_matrix.
INFO: [HLS 200-112] Total elapsed time: 21.725 seconds; peak allocated memory: 105.748 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.148 ; gain = 46.098
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 103.148 ; gain = 46.098
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'equation_matrix' (main.cpp:55).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 115.176 ; gain = 58.125
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 122.141 ; gain = 65.090
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:13).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:22:32) to (main.cpp:22:26) in function 'equation_matrix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:53:32) to (main.cpp:53:26) in function 'equation_matrix'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 150.684 ; gain = 93.633
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-7' (main.cpp:52:16) in function 'equation_matrix'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 153.504 ; gain = 96.453
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'equation_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equation_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.175 seconds; current allocated memory: 102.622 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.438 seconds; current allocated memory: 103.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equation_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'equation_matrix' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'equation_matrix_dataOut_V' to 'equation_matrix_dbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_dataIn_V' to 'equation_matrix_dcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_dataOut_last' to 'equation_matrix_ddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_uitofp_32ns_32_6_1' to 'equation_matrix_ueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_fpext_32ns_64_1_1' to 'equation_matrix_ffYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_ffYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_ueOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'equation_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.591 seconds; current allocated memory: 105.748 MB.
INFO: [RTMG 210-278] Implementing memory 'equation_matrix_dbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'equation_matrix_dcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'equation_matrix_ddEe_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 162.219 ; gain = 105.168
INFO: [SYSC 207-301] Generating SystemC RTL for equation_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for equation_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for equation_matrix.
INFO: [HLS 200-112] Total elapsed time: 21.973 seconds; peak allocated memory: 105.748 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.137 ; gain = 46.051
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.137 ; gain = 46.051
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'equation_matrix' (main.cpp:55).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 115.203 ; gain = 58.117
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 121.852 ; gain = 64.766
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:13).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:22:32) to (main.cpp:22:26) in function 'equation_matrix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:53:32) to (main.cpp:53:26) in function 'equation_matrix'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 150.648 ; gain = 93.563
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-7' (main.cpp:52:16) in function 'equation_matrix'.
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'equation_matrix' (main.cpp:13) contains multiple loops.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 153.730 ; gain = 96.645
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'equation_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equation_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.694 seconds; current allocated memory: 102.608 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.354 seconds; current allocated memory: 103.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equation_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'equation_matrix' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'equation_matrix_dataOut_V' to 'equation_matrix_dbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_dataIn_V' to 'equation_matrix_dcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_dataOut_last' to 'equation_matrix_ddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_uitofp_32ns_32_6_1' to 'equation_matrix_ueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_fpext_32ns_64_1_1' to 'equation_matrix_ffYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_ffYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_ueOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'equation_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.733 seconds; current allocated memory: 105.700 MB.
INFO: [RTMG 210-278] Implementing memory 'equation_matrix_dbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'equation_matrix_dcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'equation_matrix_ddEe_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 161.695 ; gain = 104.609
INFO: [SYSC 207-301] Generating SystemC RTL for equation_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for equation_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for equation_matrix.
INFO: [HLS 200-112] Total elapsed time: 21.304 seconds; peak allocated memory: 105.700 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.203 ; gain = 46.121
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.203 ; gain = 46.121
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'equation_matrix' (main.cpp:55).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 114.969 ; gain = 57.887
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 121.883 ; gain = 64.801
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:13).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:22:32) to (main.cpp:22:26) in function 'equation_matrix'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:53:32) to (main.cpp:53:26) in function 'equation_matrix'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 150.793 ; gain = 93.711
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-7' (main.cpp:52:16) in function 'equation_matrix'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 153.613 ; gain = 96.531
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'equation_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equation_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.795 seconds; current allocated memory: 102.622 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 103.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equation_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'equation_matrix' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'equation_matrix_dataOut_V' to 'equation_matrix_dbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_dataIn_V' to 'equation_matrix_dcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_dataOut_last' to 'equation_matrix_ddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_uitofp_32ns_32_6_1' to 'equation_matrix_ueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_fpext_32ns_64_1_1' to 'equation_matrix_ffYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_ffYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_ueOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'equation_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.589 seconds; current allocated memory: 105.748 MB.
INFO: [RTMG 210-278] Implementing memory 'equation_matrix_dbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'equation_matrix_dcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'equation_matrix_ddEe_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 161.746 ; gain = 104.664
INFO: [SYSC 207-301] Generating SystemC RTL for equation_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for equation_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for equation_matrix.
INFO: [HLS 200-112] Total elapsed time: 21.446 seconds; peak allocated memory: 105.748 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 103.191 ; gain = 46.301
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 103.191 ; gain = 46.301
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'equation_matrix' (main.cpp:55).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 115.012 ; gain = 58.121
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 121.402 ; gain = 64.512
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:13).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (main.cpp:22) in function 'equation_matrix' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (main.cpp:27) in function 'equation_matrix' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (main.cpp:32) in function 'equation_matrix' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (main.cpp:37) in function 'equation_matrix' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (main.cpp:42) in function 'equation_matrix' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (main.cpp:47) in function 'equation_matrix' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7.1' (main.cpp:53) in function 'equation_matrix' completely.
INFO: [XFORM 203-102] Partitioning array 'dataOut.V' (main.cpp:18) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'dataIn.V' (main.cpp:18) automatically.
INFO: [XFORM 203-102] Partitioning array 'dataOut_last' (main.cpp:19) in dimension 2 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:55:22) to (main.cpp:52:26) in function 'equation_matrix'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:52:16) in function 'equation_matrix'... converting 289 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 158.813 ; gain = 101.922
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 163.777 ; gain = 106.887
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'equation_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equation_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.93 seconds; current allocated memory: 122.447 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.377 seconds; current allocated memory: 129.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equation_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'equation_matrix' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'equation_matrix_dataOut_0_V' to 'equation_matrix_dbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_dataOut_1_V' to 'equation_matrix_dcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_dataOut_2_V' to 'equation_matrix_ddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_dataOut_3_V' to 'equation_matrix_deOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_dataOut_4_V' to 'equation_matrix_dfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_dataOut_last_0' to 'equation_matrix_dg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_dataOut_last_1' to 'equation_matrix_dhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_dataOut_last_2' to 'equation_matrix_dibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_dataOut_last_3' to 'equation_matrix_djbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_dataOut_last_4' to 'equation_matrix_dkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_uitofp_32ns_32_6_1' to 'equation_matrix_ulbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_fpext_32ns_64_1_1' to 'equation_matrix_fmb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_fmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_ulbW': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'equation_matrix'.
INFO: [HLS 200-111]  Elapsed time: 3.546 seconds; current allocated memory: 142.712 MB.
INFO: [RTMG 210-278] Implementing memory 'equation_matrix_dbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'equation_matrix_dcud_ram (RAM)' using block RAMs.
WARNING: [RTMG 210-274] Memory 'equation_matrix_dg8j' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'equation_matrix_dg8j_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'equation_matrix_dkbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:25 ; elapsed = 00:00:52 . Memory (MB): peak = 240.305 ; gain = 183.414
INFO: [SYSC 207-301] Generating SystemC RTL for equation_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for equation_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for equation_matrix.
INFO: [HLS 200-112] Total elapsed time: 52.219 seconds; peak allocated memory: 142.712 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.211 ; gain = 46.109
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 103.211 ; gain = 46.109
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<32, 16, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_float' into 'equation_matrix' (main.cpp:55).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 115.238 ; gain = 58.137
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 121.766 ; gain = 64.664
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'input.data' (main.cpp:13).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (main.cpp:22) in function 'equation_matrix' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (main.cpp:27) in function 'equation_matrix' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (main.cpp:32) in function 'equation_matrix' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (main.cpp:37) in function 'equation_matrix' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (main.cpp:42) in function 'equation_matrix' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (main.cpp:47) in function 'equation_matrix' completely.
INFO: [XFORM 203-102] Partitioning array 'dataIn.V' (main.cpp:18) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (main.cpp:53:32) to (main.cpp:53:26) in function 'equation_matrix'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (main.cpp:52:16) in function 'equation_matrix'... converting 289 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 158.215 ; gain = 101.113
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (main.cpp:52:16) in function 'equation_matrix'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 169.844 ; gain = 112.742
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'equation_matrix' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equation_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.153 seconds; current allocated memory: 127.936 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.585 seconds; current allocated memory: 134.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equation_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/input_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/input_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/output_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equation_matrix/output_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'equation_matrix' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'equation_matrix_dataOut_V' to 'equation_matrix_dbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_dataOut_last' to 'equation_matrix_dcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_uitofp_32ns_32_6_1' to 'equation_matrix_udEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'equation_matrix_fpext_32ns_64_1_1' to 'equation_matrix_feOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_feOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'equation_matrix_udEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'equation_matrix'.
INFO: [HLS 200-111]  Elapsed time: 3.75 seconds; current allocated memory: 148.334 MB.
INFO: [RTMG 210-278] Implementing memory 'equation_matrix_dbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'equation_matrix_dcud_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:25 ; elapsed = 00:00:47 . Memory (MB): peak = 245.766 ; gain = 188.664
INFO: [SYSC 207-301] Generating SystemC RTL for equation_matrix.
INFO: [VHDL 208-304] Generating VHDL RTL for equation_matrix.
INFO: [VLOG 209-307] Generating Verilog RTL for equation_matrix.
INFO: [HLS 200-112] Total elapsed time: 46.786 seconds; peak allocated memory: 148.334 MB.
