|ov7725_rgb565_640x480_vga
sys_clk => sys_clk.IN1
sys_rst_n => rst_n.IN1
sys_rst_n => _.IN1
cam_pclk => cam_pclk.IN2
cam_xclk << clk_25m.DB_MAX_OUTPUT_PORT_TYPE
cam_vsync => cam_vsync.IN1
cam_href => cam_href.IN1
cam_data[0] => cam_data[0].IN1
cam_data[1] => cam_data[1].IN1
cam_data[2] => cam_data[2].IN1
cam_data[3] => cam_data[3].IN1
cam_data[4] => cam_data[4].IN1
cam_data[5] => cam_data[5].IN1
cam_data[6] => cam_data[6].IN1
cam_data[7] => cam_data[7].IN1
cam_rst_n << <VCC>
cam_sgm_ctrl << <GND>
cam_scl << i2c_dri:u_i2c_dri.scl
cam_sda <> i2c_dri:u_i2c_dri.sda
sdram_clk << sdram_top:u_sdram_top.sdram_clk
sdram_cke << sdram_top:u_sdram_top.sdram_cke
sdram_cs_n << sdram_top:u_sdram_top.sdram_cs_n
sdram_ras_n << sdram_top:u_sdram_top.sdram_ras_n
sdram_cas_n << sdram_top:u_sdram_top.sdram_cas_n
sdram_we_n << sdram_top:u_sdram_top.sdram_we_n
sdram_ba[0] << sdram_top:u_sdram_top.sdram_ba
sdram_ba[1] << sdram_top:u_sdram_top.sdram_ba
sdram_dqm[0] << sdram_top:u_sdram_top.sdram_dqm
sdram_dqm[1] << sdram_top:u_sdram_top.sdram_dqm
sdram_addr[0] << sdram_top:u_sdram_top.sdram_addr
sdram_addr[1] << sdram_top:u_sdram_top.sdram_addr
sdram_addr[2] << sdram_top:u_sdram_top.sdram_addr
sdram_addr[3] << sdram_top:u_sdram_top.sdram_addr
sdram_addr[4] << sdram_top:u_sdram_top.sdram_addr
sdram_addr[5] << sdram_top:u_sdram_top.sdram_addr
sdram_addr[6] << sdram_top:u_sdram_top.sdram_addr
sdram_addr[7] << sdram_top:u_sdram_top.sdram_addr
sdram_addr[8] << sdram_top:u_sdram_top.sdram_addr
sdram_addr[9] << sdram_top:u_sdram_top.sdram_addr
sdram_addr[10] << sdram_top:u_sdram_top.sdram_addr
sdram_addr[11] << sdram_top:u_sdram_top.sdram_addr
sdram_addr[12] << sdram_top:u_sdram_top.sdram_addr
sdram_data[0] <> sdram_top:u_sdram_top.sdram_data
sdram_data[1] <> sdram_top:u_sdram_top.sdram_data
sdram_data[2] <> sdram_top:u_sdram_top.sdram_data
sdram_data[3] <> sdram_top:u_sdram_top.sdram_data
sdram_data[4] <> sdram_top:u_sdram_top.sdram_data
sdram_data[5] <> sdram_top:u_sdram_top.sdram_data
sdram_data[6] <> sdram_top:u_sdram_top.sdram_data
sdram_data[7] <> sdram_top:u_sdram_top.sdram_data
sdram_data[8] <> sdram_top:u_sdram_top.sdram_data
sdram_data[9] <> sdram_top:u_sdram_top.sdram_data
sdram_data[10] <> sdram_top:u_sdram_top.sdram_data
sdram_data[11] <> sdram_top:u_sdram_top.sdram_data
sdram_data[12] <> sdram_top:u_sdram_top.sdram_data
sdram_data[13] <> sdram_top:u_sdram_top.sdram_data
sdram_data[14] <> sdram_top:u_sdram_top.sdram_data
sdram_data[15] <> sdram_top:u_sdram_top.sdram_data
vga_clk << clk_25m.DB_MAX_OUTPUT_PORT_TYPE
vga_blk << vga_driver:u_vga_driver.vga_blk
vga_hs << vga_driver:u_vga_driver.vga_hs
vga_vs << vga_driver:u_vga_driver.vga_vs
vga_rgb0[0] << <GND>
vga_rgb0[1] << <GND>
vga_rgb0[2] << <GND>
vga_rgb0[3] << vga_driver:u_vga_driver.vga_rgb
vga_rgb0[4] << vga_driver:u_vga_driver.vga_rgb
vga_rgb0[5] << vga_driver:u_vga_driver.vga_rgb
vga_rgb0[6] << vga_driver:u_vga_driver.vga_rgb
vga_rgb0[7] << vga_driver:u_vga_driver.vga_rgb
vga_rgb0[8] << <GND>
vga_rgb0[9] << <GND>
vga_rgb0[10] << vga_driver:u_vga_driver.vga_rgb
vga_rgb0[11] << vga_driver:u_vga_driver.vga_rgb
vga_rgb0[12] << vga_driver:u_vga_driver.vga_rgb
vga_rgb0[13] << vga_driver:u_vga_driver.vga_rgb
vga_rgb0[14] << vga_driver:u_vga_driver.vga_rgb
vga_rgb0[15] << vga_driver:u_vga_driver.vga_rgb
vga_rgb0[16] << <GND>
vga_rgb0[17] << <GND>
vga_rgb0[18] << <GND>
vga_rgb0[19] << vga_driver:u_vga_driver.vga_rgb
vga_rgb0[20] << vga_driver:u_vga_driver.vga_rgb
vga_rgb0[21] << vga_driver:u_vga_driver.vga_rgb
vga_rgb0[22] << vga_driver:u_vga_driver.vga_rgb
vga_rgb0[23] << vga_driver:u_vga_driver.vga_rgb


|ov7725_rgb565_640x480_vga|pll_clk:u_pll_clk
areset => areset.IN1
inclk0 => sub_wire6[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|ov7725_rgb565_640x480_vga|pll_clk:u_pll_clk|altpll:altpll_component
inclk[0] => pll_clk_altpll:auto_generated.inclk[0]
inclk[1] => pll_clk_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll_clk_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_clk_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|ov7725_rgb565_640x480_vga|pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|ov7725_rgb565_640x480_vga|i2c_ov7725_rgb565_cfg:u_i2c_cfg
clk => i2c_data[0]~reg0.CLK
clk => i2c_data[1]~reg0.CLK
clk => i2c_data[2]~reg0.CLK
clk => i2c_data[3]~reg0.CLK
clk => i2c_data[4]~reg0.CLK
clk => i2c_data[5]~reg0.CLK
clk => i2c_data[6]~reg0.CLK
clk => i2c_data[7]~reg0.CLK
clk => i2c_data[8]~reg0.CLK
clk => i2c_data[9]~reg0.CLK
clk => i2c_data[10]~reg0.CLK
clk => i2c_data[11]~reg0.CLK
clk => i2c_data[12]~reg0.CLK
clk => i2c_data[13]~reg0.CLK
clk => i2c_data[14]~reg0.CLK
clk => i2c_data[15]~reg0.CLK
clk => init_done~reg0.CLK
clk => i2c_exec~reg0.CLK
clk => init_reg_cnt[0].CLK
clk => init_reg_cnt[1].CLK
clk => init_reg_cnt[2].CLK
clk => init_reg_cnt[3].CLK
clk => init_reg_cnt[4].CLK
clk => init_reg_cnt[5].CLK
clk => init_reg_cnt[6].CLK
clk => start_init_cnt[0].CLK
clk => start_init_cnt[1].CLK
clk => start_init_cnt[2].CLK
clk => start_init_cnt[3].CLK
clk => start_init_cnt[4].CLK
clk => start_init_cnt[5].CLK
clk => start_init_cnt[6].CLK
clk => start_init_cnt[7].CLK
clk => start_init_cnt[8].CLK
clk => start_init_cnt[9].CLK
rst_n => i2c_data[0]~reg0.ACLR
rst_n => i2c_data[1]~reg0.ACLR
rst_n => i2c_data[2]~reg0.ACLR
rst_n => i2c_data[3]~reg0.ACLR
rst_n => i2c_data[4]~reg0.ACLR
rst_n => i2c_data[5]~reg0.ACLR
rst_n => i2c_data[6]~reg0.ACLR
rst_n => i2c_data[7]~reg0.ACLR
rst_n => i2c_data[8]~reg0.ACLR
rst_n => i2c_data[9]~reg0.ACLR
rst_n => i2c_data[10]~reg0.ACLR
rst_n => i2c_data[11]~reg0.ACLR
rst_n => i2c_data[12]~reg0.ACLR
rst_n => i2c_data[13]~reg0.ACLR
rst_n => i2c_data[14]~reg0.ACLR
rst_n => i2c_data[15]~reg0.ACLR
rst_n => i2c_exec~reg0.ACLR
rst_n => init_done~reg0.ACLR
rst_n => start_init_cnt[0].ACLR
rst_n => start_init_cnt[1].ACLR
rst_n => start_init_cnt[2].ACLR
rst_n => start_init_cnt[3].ACLR
rst_n => start_init_cnt[4].ACLR
rst_n => start_init_cnt[5].ACLR
rst_n => start_init_cnt[6].ACLR
rst_n => start_init_cnt[7].ACLR
rst_n => start_init_cnt[8].ACLR
rst_n => start_init_cnt[9].ACLR
rst_n => init_reg_cnt[0].ACLR
rst_n => init_reg_cnt[1].ACLR
rst_n => init_reg_cnt[2].ACLR
rst_n => init_reg_cnt[3].ACLR
rst_n => init_reg_cnt[4].ACLR
rst_n => init_reg_cnt[5].ACLR
rst_n => init_reg_cnt[6].ACLR
i2c_done => always0.IN1
i2c_done => always2.IN1
i2c_done => always3.IN1
i2c_exec <= i2c_exec~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[0] <= i2c_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[1] <= i2c_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[2] <= i2c_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[3] <= i2c_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[4] <= i2c_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[5] <= i2c_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[6] <= i2c_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[7] <= i2c_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[8] <= i2c_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[9] <= i2c_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[10] <= i2c_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[11] <= i2c_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[12] <= i2c_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[13] <= i2c_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[14] <= i2c_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data[15] <= i2c_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_done <= init_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ov7725_rgb565_640x480_vga|i2c_dri:u_i2c_dri
clk => clk_cnt[0].CLK
clk => clk_cnt[1].CLK
clk => clk_cnt[2].CLK
clk => clk_cnt[3].CLK
clk => clk_cnt[4].CLK
clk => clk_cnt[5].CLK
clk => clk_cnt[6].CLK
clk => clk_cnt[7].CLK
clk => clk_cnt[8].CLK
clk => clk_cnt[9].CLK
clk => dri_clk~reg0.CLK
rst_n => data_wr_t[0].ACLR
rst_n => data_wr_t[1].ACLR
rst_n => data_wr_t[2].ACLR
rst_n => data_wr_t[3].ACLR
rst_n => data_wr_t[4].ACLR
rst_n => data_wr_t[5].ACLR
rst_n => data_wr_t[6].ACLR
rst_n => data_wr_t[7].ACLR
rst_n => addr_t[0].ACLR
rst_n => addr_t[1].ACLR
rst_n => addr_t[2].ACLR
rst_n => addr_t[3].ACLR
rst_n => addr_t[4].ACLR
rst_n => addr_t[5].ACLR
rst_n => addr_t[6].ACLR
rst_n => addr_t[7].ACLR
rst_n => addr_t[8].ACLR
rst_n => addr_t[9].ACLR
rst_n => addr_t[10].ACLR
rst_n => addr_t[11].ACLR
rst_n => addr_t[12].ACLR
rst_n => addr_t[13].ACLR
rst_n => addr_t[14].ACLR
rst_n => addr_t[15].ACLR
rst_n => wr_flag.ACLR
rst_n => i2c_data_r[0]~reg0.ACLR
rst_n => i2c_data_r[1]~reg0.ACLR
rst_n => i2c_data_r[2]~reg0.ACLR
rst_n => i2c_data_r[3]~reg0.ACLR
rst_n => i2c_data_r[4]~reg0.ACLR
rst_n => i2c_data_r[5]~reg0.ACLR
rst_n => i2c_data_r[6]~reg0.ACLR
rst_n => i2c_data_r[7]~reg0.ACLR
rst_n => data_r[0].ACLR
rst_n => data_r[1].ACLR
rst_n => data_r[2].ACLR
rst_n => data_r[3].ACLR
rst_n => data_r[4].ACLR
rst_n => data_r[5].ACLR
rst_n => data_r[6].ACLR
rst_n => data_r[7].ACLR
rst_n => st_done.ACLR
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => cnt[5].ACLR
rst_n => cnt[6].ACLR
rst_n => i2c_done~reg0.ACLR
rst_n => sda_dir.PRESET
rst_n => sda_out.PRESET
rst_n => scl~reg0.PRESET
rst_n => clk_cnt[0].ACLR
rst_n => clk_cnt[1].ACLR
rst_n => clk_cnt[2].ACLR
rst_n => clk_cnt[3].ACLR
rst_n => clk_cnt[4].ACLR
rst_n => clk_cnt[5].ACLR
rst_n => clk_cnt[6].ACLR
rst_n => clk_cnt[7].ACLR
rst_n => clk_cnt[8].ACLR
rst_n => clk_cnt[9].ACLR
rst_n => dri_clk~reg0.PRESET
rst_n => cur_state~3.DATAIN
i2c_exec => wr_flag.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => addr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => data_wr_t.OUTPUTSELECT
i2c_exec => Selector1.IN3
i2c_exec => Selector0.IN1
bit_ctrl => next_state.DATAB
bit_ctrl => next_state.DATAB
i2c_rh_wl => wr_flag.DATAB
i2c_addr[0] => addr_t.DATAB
i2c_addr[1] => addr_t.DATAB
i2c_addr[2] => addr_t.DATAB
i2c_addr[3] => addr_t.DATAB
i2c_addr[4] => addr_t.DATAB
i2c_addr[5] => addr_t.DATAB
i2c_addr[6] => addr_t.DATAB
i2c_addr[7] => addr_t.DATAB
i2c_addr[8] => addr_t.DATAB
i2c_addr[9] => addr_t.DATAB
i2c_addr[10] => addr_t.DATAB
i2c_addr[11] => addr_t.DATAB
i2c_addr[12] => addr_t.DATAB
i2c_addr[13] => addr_t.DATAB
i2c_addr[14] => addr_t.DATAB
i2c_addr[15] => addr_t.DATAB
i2c_data_w[0] => data_wr_t.DATAB
i2c_data_w[1] => data_wr_t.DATAB
i2c_data_w[2] => data_wr_t.DATAB
i2c_data_w[3] => data_wr_t.DATAB
i2c_data_w[4] => data_wr_t.DATAB
i2c_data_w[5] => data_wr_t.DATAB
i2c_data_w[6] => data_wr_t.DATAB
i2c_data_w[7] => data_wr_t.DATAB
i2c_data_r[0] <= i2c_data_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[1] <= i2c_data_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[2] <= i2c_data_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[3] <= i2c_data_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[4] <= i2c_data_r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[5] <= i2c_data_r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[6] <= i2c_data_r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_data_r[7] <= i2c_data_r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_done <= i2c_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
scl <= scl~reg0.DB_MAX_OUTPUT_PORT_TYPE
sda <> sda
dri_clk <= dri_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ov7725_rgb565_640x480_vga|cmos_capture_data:u_cmos_capture_data
rst_n => byte_flag.ACLR
rst_n => cam_data_d0[0].ACLR
rst_n => cam_data_d0[1].ACLR
rst_n => cam_data_d0[2].ACLR
rst_n => cam_data_d0[3].ACLR
rst_n => cam_data_d0[4].ACLR
rst_n => cam_data_d0[5].ACLR
rst_n => cam_data_d0[6].ACLR
rst_n => cam_data_d0[7].ACLR
rst_n => cmos_data_t[0].ACLR
rst_n => cmos_data_t[1].ACLR
rst_n => cmos_data_t[2].ACLR
rst_n => cmos_data_t[3].ACLR
rst_n => cmos_data_t[4].ACLR
rst_n => cmos_data_t[5].ACLR
rst_n => cmos_data_t[6].ACLR
rst_n => cmos_data_t[7].ACLR
rst_n => cmos_data_t[8].ACLR
rst_n => cmos_data_t[9].ACLR
rst_n => cmos_data_t[10].ACLR
rst_n => cmos_data_t[11].ACLR
rst_n => cmos_data_t[12].ACLR
rst_n => cmos_data_t[13].ACLR
rst_n => cmos_data_t[14].ACLR
rst_n => cmos_data_t[15].ACLR
rst_n => cam_href_d1.ACLR
rst_n => cam_href_d0.ACLR
rst_n => cam_vsync_d1.ACLR
rst_n => cam_vsync_d0.ACLR
rst_n => cmos_ps_cnt[0].ACLR
rst_n => cmos_ps_cnt[1].ACLR
rst_n => cmos_ps_cnt[2].ACLR
rst_n => cmos_ps_cnt[3].ACLR
rst_n => byte_flag_d0.ACLR
rst_n => frame_val_flag.ACLR
cam_pclk => byte_flag_d0.CLK
cam_pclk => byte_flag.CLK
cam_pclk => cam_data_d0[0].CLK
cam_pclk => cam_data_d0[1].CLK
cam_pclk => cam_data_d0[2].CLK
cam_pclk => cam_data_d0[3].CLK
cam_pclk => cam_data_d0[4].CLK
cam_pclk => cam_data_d0[5].CLK
cam_pclk => cam_data_d0[6].CLK
cam_pclk => cam_data_d0[7].CLK
cam_pclk => cmos_data_t[0].CLK
cam_pclk => cmos_data_t[1].CLK
cam_pclk => cmos_data_t[2].CLK
cam_pclk => cmos_data_t[3].CLK
cam_pclk => cmos_data_t[4].CLK
cam_pclk => cmos_data_t[5].CLK
cam_pclk => cmos_data_t[6].CLK
cam_pclk => cmos_data_t[7].CLK
cam_pclk => cmos_data_t[8].CLK
cam_pclk => cmos_data_t[9].CLK
cam_pclk => cmos_data_t[10].CLK
cam_pclk => cmos_data_t[11].CLK
cam_pclk => cmos_data_t[12].CLK
cam_pclk => cmos_data_t[13].CLK
cam_pclk => cmos_data_t[14].CLK
cam_pclk => cmos_data_t[15].CLK
cam_pclk => frame_val_flag.CLK
cam_pclk => cmos_ps_cnt[0].CLK
cam_pclk => cmos_ps_cnt[1].CLK
cam_pclk => cmos_ps_cnt[2].CLK
cam_pclk => cmos_ps_cnt[3].CLK
cam_pclk => cam_href_d1.CLK
cam_pclk => cam_href_d0.CLK
cam_pclk => cam_vsync_d1.CLK
cam_pclk => cam_vsync_d0.CLK
cam_vsync => cam_vsync_d0.DATAIN
cam_href => byte_flag.OUTPUTSELECT
cam_href => cam_data_d0.OUTPUTSELECT
cam_href => cam_data_d0.OUTPUTSELECT
cam_href => cam_data_d0.OUTPUTSELECT
cam_href => cam_data_d0.OUTPUTSELECT
cam_href => cam_data_d0.OUTPUTSELECT
cam_href => cam_data_d0.OUTPUTSELECT
cam_href => cam_data_d0.OUTPUTSELECT
cam_href => cam_data_d0.OUTPUTSELECT
cam_href => cam_href_d0.DATAIN
cam_href => cmos_data_t[15].ENA
cam_href => cmos_data_t[14].ENA
cam_href => cmos_data_t[13].ENA
cam_href => cmos_data_t[12].ENA
cam_href => cmos_data_t[11].ENA
cam_href => cmos_data_t[10].ENA
cam_href => cmos_data_t[9].ENA
cam_href => cmos_data_t[8].ENA
cam_href => cmos_data_t[7].ENA
cam_href => cmos_data_t[6].ENA
cam_href => cmos_data_t[5].ENA
cam_href => cmos_data_t[4].ENA
cam_href => cmos_data_t[3].ENA
cam_href => cmos_data_t[2].ENA
cam_href => cmos_data_t[1].ENA
cam_href => cmos_data_t[0].ENA
cam_data[0] => cmos_data_t.DATAB
cam_data[0] => cam_data_d0.DATAB
cam_data[1] => cmos_data_t.DATAB
cam_data[1] => cam_data_d0.DATAB
cam_data[2] => cmos_data_t.DATAB
cam_data[2] => cam_data_d0.DATAB
cam_data[3] => cmos_data_t.DATAB
cam_data[3] => cam_data_d0.DATAB
cam_data[4] => cmos_data_t.DATAB
cam_data[4] => cam_data_d0.DATAB
cam_data[5] => cmos_data_t.DATAB
cam_data[5] => cam_data_d0.DATAB
cam_data[6] => cmos_data_t.DATAB
cam_data[6] => cam_data_d0.DATAB
cam_data[7] => cmos_data_t.DATAB
cam_data[7] => cam_data_d0.DATAB
cmos_frame_vsync <= cmos_frame_vsync.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_href <= cmos_frame_href.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_valid <= cmos_frame_valid.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[0] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[1] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[2] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[3] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[4] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[5] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[6] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[7] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[8] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[9] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[10] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[11] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[12] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[13] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[14] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[15] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE


|ov7725_rgb565_640x480_vga|sdram_top:u_sdram_top
ref_clk => ref_clk.IN2
out_clk => sdram_clk.DATAIN
rst_n => rst_n.IN2
wr_clk => wr_clk.IN1
wr_en => wr_en.IN1
wr_data[0] => wr_data[0].IN1
wr_data[1] => wr_data[1].IN1
wr_data[2] => wr_data[2].IN1
wr_data[3] => wr_data[3].IN1
wr_data[4] => wr_data[4].IN1
wr_data[5] => wr_data[5].IN1
wr_data[6] => wr_data[6].IN1
wr_data[7] => wr_data[7].IN1
wr_data[8] => wr_data[8].IN1
wr_data[9] => wr_data[9].IN1
wr_data[10] => wr_data[10].IN1
wr_data[11] => wr_data[11].IN1
wr_data[12] => wr_data[12].IN1
wr_data[13] => wr_data[13].IN1
wr_data[14] => wr_data[14].IN1
wr_data[15] => wr_data[15].IN1
wr_min_addr[0] => wr_min_addr[0].IN1
wr_min_addr[1] => wr_min_addr[1].IN1
wr_min_addr[2] => wr_min_addr[2].IN1
wr_min_addr[3] => wr_min_addr[3].IN1
wr_min_addr[4] => wr_min_addr[4].IN1
wr_min_addr[5] => wr_min_addr[5].IN1
wr_min_addr[6] => wr_min_addr[6].IN1
wr_min_addr[7] => wr_min_addr[7].IN1
wr_min_addr[8] => wr_min_addr[8].IN1
wr_min_addr[9] => wr_min_addr[9].IN1
wr_min_addr[10] => wr_min_addr[10].IN1
wr_min_addr[11] => wr_min_addr[11].IN1
wr_min_addr[12] => wr_min_addr[12].IN1
wr_min_addr[13] => wr_min_addr[13].IN1
wr_min_addr[14] => wr_min_addr[14].IN1
wr_min_addr[15] => wr_min_addr[15].IN1
wr_min_addr[16] => wr_min_addr[16].IN1
wr_min_addr[17] => wr_min_addr[17].IN1
wr_min_addr[18] => wr_min_addr[18].IN1
wr_min_addr[19] => wr_min_addr[19].IN1
wr_min_addr[20] => wr_min_addr[20].IN1
wr_min_addr[21] => wr_min_addr[21].IN1
wr_min_addr[22] => wr_min_addr[22].IN1
wr_min_addr[23] => wr_min_addr[23].IN1
wr_max_addr[0] => wr_max_addr[0].IN1
wr_max_addr[1] => wr_max_addr[1].IN1
wr_max_addr[2] => wr_max_addr[2].IN1
wr_max_addr[3] => wr_max_addr[3].IN1
wr_max_addr[4] => wr_max_addr[4].IN1
wr_max_addr[5] => wr_max_addr[5].IN1
wr_max_addr[6] => wr_max_addr[6].IN1
wr_max_addr[7] => wr_max_addr[7].IN1
wr_max_addr[8] => wr_max_addr[8].IN1
wr_max_addr[9] => wr_max_addr[9].IN1
wr_max_addr[10] => wr_max_addr[10].IN1
wr_max_addr[11] => wr_max_addr[11].IN1
wr_max_addr[12] => wr_max_addr[12].IN1
wr_max_addr[13] => wr_max_addr[13].IN1
wr_max_addr[14] => wr_max_addr[14].IN1
wr_max_addr[15] => wr_max_addr[15].IN1
wr_max_addr[16] => wr_max_addr[16].IN1
wr_max_addr[17] => wr_max_addr[17].IN1
wr_max_addr[18] => wr_max_addr[18].IN1
wr_max_addr[19] => wr_max_addr[19].IN1
wr_max_addr[20] => wr_max_addr[20].IN1
wr_max_addr[21] => wr_max_addr[21].IN1
wr_max_addr[22] => wr_max_addr[22].IN1
wr_max_addr[23] => wr_max_addr[23].IN1
wr_len[0] => wr_len[0].IN2
wr_len[1] => wr_len[1].IN2
wr_len[2] => wr_len[2].IN2
wr_len[3] => wr_len[3].IN2
wr_len[4] => wr_len[4].IN2
wr_len[5] => wr_len[5].IN2
wr_len[6] => wr_len[6].IN2
wr_len[7] => wr_len[7].IN2
wr_len[8] => wr_len[8].IN2
wr_len[9] => wr_len[9].IN2
wr_load => wr_load.IN1
rd_clk => rd_clk.IN1
rd_en => rd_en.IN1
rd_data[0] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[1] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[2] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[3] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[4] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[5] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[6] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[7] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[8] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[9] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[10] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[11] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[12] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[13] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[14] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_data[15] <= sdram_fifo_ctrl:u_sdram_fifo_ctrl.rdf_dout
rd_min_addr[0] => rd_min_addr[0].IN1
rd_min_addr[1] => rd_min_addr[1].IN1
rd_min_addr[2] => rd_min_addr[2].IN1
rd_min_addr[3] => rd_min_addr[3].IN1
rd_min_addr[4] => rd_min_addr[4].IN1
rd_min_addr[5] => rd_min_addr[5].IN1
rd_min_addr[6] => rd_min_addr[6].IN1
rd_min_addr[7] => rd_min_addr[7].IN1
rd_min_addr[8] => rd_min_addr[8].IN1
rd_min_addr[9] => rd_min_addr[9].IN1
rd_min_addr[10] => rd_min_addr[10].IN1
rd_min_addr[11] => rd_min_addr[11].IN1
rd_min_addr[12] => rd_min_addr[12].IN1
rd_min_addr[13] => rd_min_addr[13].IN1
rd_min_addr[14] => rd_min_addr[14].IN1
rd_min_addr[15] => rd_min_addr[15].IN1
rd_min_addr[16] => rd_min_addr[16].IN1
rd_min_addr[17] => rd_min_addr[17].IN1
rd_min_addr[18] => rd_min_addr[18].IN1
rd_min_addr[19] => rd_min_addr[19].IN1
rd_min_addr[20] => rd_min_addr[20].IN1
rd_min_addr[21] => rd_min_addr[21].IN1
rd_min_addr[22] => rd_min_addr[22].IN1
rd_min_addr[23] => rd_min_addr[23].IN1
rd_max_addr[0] => rd_max_addr[0].IN1
rd_max_addr[1] => rd_max_addr[1].IN1
rd_max_addr[2] => rd_max_addr[2].IN1
rd_max_addr[3] => rd_max_addr[3].IN1
rd_max_addr[4] => rd_max_addr[4].IN1
rd_max_addr[5] => rd_max_addr[5].IN1
rd_max_addr[6] => rd_max_addr[6].IN1
rd_max_addr[7] => rd_max_addr[7].IN1
rd_max_addr[8] => rd_max_addr[8].IN1
rd_max_addr[9] => rd_max_addr[9].IN1
rd_max_addr[10] => rd_max_addr[10].IN1
rd_max_addr[11] => rd_max_addr[11].IN1
rd_max_addr[12] => rd_max_addr[12].IN1
rd_max_addr[13] => rd_max_addr[13].IN1
rd_max_addr[14] => rd_max_addr[14].IN1
rd_max_addr[15] => rd_max_addr[15].IN1
rd_max_addr[16] => rd_max_addr[16].IN1
rd_max_addr[17] => rd_max_addr[17].IN1
rd_max_addr[18] => rd_max_addr[18].IN1
rd_max_addr[19] => rd_max_addr[19].IN1
rd_max_addr[20] => rd_max_addr[20].IN1
rd_max_addr[21] => rd_max_addr[21].IN1
rd_max_addr[22] => rd_max_addr[22].IN1
rd_max_addr[23] => rd_max_addr[23].IN1
rd_len[0] => rd_len[0].IN2
rd_len[1] => rd_len[1].IN2
rd_len[2] => rd_len[2].IN2
rd_len[3] => rd_len[3].IN2
rd_len[4] => rd_len[4].IN2
rd_len[5] => rd_len[5].IN2
rd_len[6] => rd_len[6].IN2
rd_len[7] => rd_len[7].IN2
rd_len[8] => rd_len[8].IN2
rd_len[9] => rd_len[9].IN2
rd_load => rd_load.IN1
sdram_read_valid => sdram_read_valid.IN1
sdram_pingpang_en => sdram_pingpang_en.IN1
sdram_init_done <= sdram_init_done.DB_MAX_OUTPUT_PORT_TYPE
sdram_clk <= out_clk.DB_MAX_OUTPUT_PORT_TYPE
sdram_cke <= sdram_controller:u_sdram_controller.sdram_cke
sdram_cs_n <= sdram_controller:u_sdram_controller.sdram_cs_n
sdram_ras_n <= sdram_controller:u_sdram_controller.sdram_ras_n
sdram_cas_n <= sdram_controller:u_sdram_controller.sdram_cas_n
sdram_we_n <= sdram_controller:u_sdram_controller.sdram_we_n
sdram_ba[0] <= sdram_controller:u_sdram_controller.sdram_ba
sdram_ba[1] <= sdram_controller:u_sdram_controller.sdram_ba
sdram_addr[0] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[1] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[2] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[3] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[4] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[5] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[6] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[7] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[8] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[9] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[10] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[11] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_addr[12] <= sdram_controller:u_sdram_controller.sdram_addr
sdram_data[0] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[1] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[2] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[3] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[4] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[5] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[6] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[7] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[8] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[9] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[10] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[11] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[12] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[13] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[14] <> sdram_controller:u_sdram_controller.sdram_data
sdram_data[15] <> sdram_controller:u_sdram_controller.sdram_data
sdram_dqm[0] <= <GND>
sdram_dqm[1] <= <GND>


|ov7725_rgb565_640x480_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl
clk_ref => clk_ref.IN2
rst_n => rw_bank_flag.ACLR
rst_n => sw_bank_en.ACLR
rst_n => sdram_wr_addr[0]~reg0.ACLR
rst_n => sdram_wr_addr[1]~reg0.ACLR
rst_n => sdram_wr_addr[2]~reg0.ACLR
rst_n => sdram_wr_addr[3]~reg0.ACLR
rst_n => sdram_wr_addr[4]~reg0.ACLR
rst_n => sdram_wr_addr[5]~reg0.ACLR
rst_n => sdram_wr_addr[6]~reg0.ACLR
rst_n => sdram_wr_addr[7]~reg0.ACLR
rst_n => sdram_wr_addr[8]~reg0.ACLR
rst_n => sdram_wr_addr[9]~reg0.ACLR
rst_n => sdram_wr_addr[10]~reg0.ACLR
rst_n => sdram_wr_addr[11]~reg0.ACLR
rst_n => sdram_wr_addr[12]~reg0.ACLR
rst_n => sdram_wr_addr[13]~reg0.ACLR
rst_n => sdram_wr_addr[14]~reg0.ACLR
rst_n => sdram_wr_addr[15]~reg0.ACLR
rst_n => sdram_wr_addr[16]~reg0.ACLR
rst_n => sdram_wr_addr[17]~reg0.ACLR
rst_n => sdram_wr_addr[18]~reg0.ACLR
rst_n => sdram_wr_addr[19]~reg0.ACLR
rst_n => sdram_wr_addr[20]~reg0.ACLR
rst_n => sdram_wr_addr[21]~reg0.ACLR
rst_n => sdram_wr_addr[22]~reg0.ACLR
rst_n => sdram_wr_addr[23]~reg0.ACLR
rst_n => sdram_rd_req~reg0.ACLR
rst_n => sdram_wr_req~reg0.ACLR
rst_n => sdram_rd_addr[0]~reg0.ACLR
rst_n => sdram_rd_addr[1]~reg0.ACLR
rst_n => sdram_rd_addr[2]~reg0.ACLR
rst_n => sdram_rd_addr[3]~reg0.ACLR
rst_n => sdram_rd_addr[4]~reg0.ACLR
rst_n => sdram_rd_addr[5]~reg0.ACLR
rst_n => sdram_rd_addr[6]~reg0.ACLR
rst_n => sdram_rd_addr[7]~reg0.ACLR
rst_n => sdram_rd_addr[8]~reg0.ACLR
rst_n => sdram_rd_addr[9]~reg0.ACLR
rst_n => sdram_rd_addr[10]~reg0.ACLR
rst_n => sdram_rd_addr[11]~reg0.ACLR
rst_n => sdram_rd_addr[12]~reg0.ACLR
rst_n => sdram_rd_addr[13]~reg0.ACLR
rst_n => sdram_rd_addr[14]~reg0.ACLR
rst_n => sdram_rd_addr[15]~reg0.ACLR
rst_n => sdram_rd_addr[16]~reg0.ACLR
rst_n => sdram_rd_addr[17]~reg0.ACLR
rst_n => sdram_rd_addr[18]~reg0.ACLR
rst_n => sdram_rd_addr[19]~reg0.ACLR
rst_n => sdram_rd_addr[20]~reg0.ACLR
rst_n => sdram_rd_addr[21]~reg0.ACLR
rst_n => sdram_rd_addr[22]~reg0.ACLR
rst_n => sdram_rd_addr[23]~reg0.ACLR
rst_n => wr_ack_r2.ACLR
rst_n => wr_ack_r1.ACLR
rst_n => rd_ack_r2.ACLR
rst_n => rd_ack_r1.ACLR
rst_n => wr_load_r2.ACLR
rst_n => wr_load_r1.ACLR
rst_n => rd_load_r2.ACLR
rst_n => rd_load_r1.ACLR
rst_n => read_valid_r2.ACLR
rst_n => read_valid_r1.ACLR
rst_n => comb.IN1
rst_n => comb.IN1
clk_write => clk_write.IN1
wrf_wrreq => wrf_wrreq.IN1
wrf_din[0] => wrf_din[0].IN1
wrf_din[1] => wrf_din[1].IN1
wrf_din[2] => wrf_din[2].IN1
wrf_din[3] => wrf_din[3].IN1
wrf_din[4] => wrf_din[4].IN1
wrf_din[5] => wrf_din[5].IN1
wrf_din[6] => wrf_din[6].IN1
wrf_din[7] => wrf_din[7].IN1
wrf_din[8] => wrf_din[8].IN1
wrf_din[9] => wrf_din[9].IN1
wrf_din[10] => wrf_din[10].IN1
wrf_din[11] => wrf_din[11].IN1
wrf_din[12] => wrf_din[12].IN1
wrf_din[13] => wrf_din[13].IN1
wrf_din[14] => wrf_din[14].IN1
wrf_din[15] => wrf_din[15].IN1
wr_min_addr[0] => sdram_wr_addr.DATAA
wr_min_addr[0] => sdram_wr_addr.DATAB
wr_min_addr[0] => sdram_wr_addr.DATAB
wr_min_addr[1] => sdram_wr_addr.DATAA
wr_min_addr[1] => sdram_wr_addr.DATAB
wr_min_addr[1] => sdram_wr_addr.DATAB
wr_min_addr[2] => sdram_wr_addr.DATAA
wr_min_addr[2] => sdram_wr_addr.DATAB
wr_min_addr[2] => sdram_wr_addr.DATAB
wr_min_addr[3] => sdram_wr_addr.DATAA
wr_min_addr[3] => sdram_wr_addr.DATAB
wr_min_addr[3] => sdram_wr_addr.DATAB
wr_min_addr[4] => sdram_wr_addr.DATAA
wr_min_addr[4] => sdram_wr_addr.DATAB
wr_min_addr[4] => sdram_wr_addr.DATAB
wr_min_addr[5] => sdram_wr_addr.DATAA
wr_min_addr[5] => sdram_wr_addr.DATAB
wr_min_addr[5] => sdram_wr_addr.DATAB
wr_min_addr[6] => sdram_wr_addr.DATAA
wr_min_addr[6] => sdram_wr_addr.DATAB
wr_min_addr[6] => sdram_wr_addr.DATAB
wr_min_addr[7] => sdram_wr_addr.DATAA
wr_min_addr[7] => sdram_wr_addr.DATAB
wr_min_addr[7] => sdram_wr_addr.DATAB
wr_min_addr[8] => sdram_wr_addr.DATAA
wr_min_addr[8] => sdram_wr_addr.DATAB
wr_min_addr[8] => sdram_wr_addr.DATAB
wr_min_addr[9] => sdram_wr_addr.DATAA
wr_min_addr[9] => sdram_wr_addr.DATAB
wr_min_addr[9] => sdram_wr_addr.DATAB
wr_min_addr[10] => sdram_wr_addr.DATAA
wr_min_addr[10] => sdram_wr_addr.DATAB
wr_min_addr[10] => sdram_wr_addr.DATAB
wr_min_addr[11] => sdram_wr_addr.DATAA
wr_min_addr[11] => sdram_wr_addr.DATAB
wr_min_addr[11] => sdram_wr_addr.DATAB
wr_min_addr[12] => sdram_wr_addr.DATAA
wr_min_addr[12] => sdram_wr_addr.DATAB
wr_min_addr[12] => sdram_wr_addr.DATAB
wr_min_addr[13] => sdram_wr_addr.DATAA
wr_min_addr[13] => sdram_wr_addr.DATAB
wr_min_addr[13] => sdram_wr_addr.DATAB
wr_min_addr[14] => sdram_wr_addr.DATAA
wr_min_addr[14] => sdram_wr_addr.DATAB
wr_min_addr[14] => sdram_wr_addr.DATAB
wr_min_addr[15] => sdram_wr_addr.DATAA
wr_min_addr[15] => sdram_wr_addr.DATAB
wr_min_addr[15] => sdram_wr_addr.DATAB
wr_min_addr[16] => sdram_wr_addr.DATAA
wr_min_addr[16] => sdram_wr_addr.DATAB
wr_min_addr[16] => sdram_wr_addr.DATAB
wr_min_addr[17] => sdram_wr_addr.DATAA
wr_min_addr[17] => sdram_wr_addr.DATAB
wr_min_addr[17] => sdram_wr_addr.DATAB
wr_min_addr[18] => sdram_wr_addr.DATAA
wr_min_addr[18] => sdram_wr_addr.DATAB
wr_min_addr[18] => sdram_wr_addr.DATAB
wr_min_addr[19] => sdram_wr_addr.DATAA
wr_min_addr[19] => sdram_wr_addr.DATAB
wr_min_addr[19] => sdram_wr_addr.DATAB
wr_min_addr[20] => sdram_wr_addr.DATAA
wr_min_addr[20] => sdram_wr_addr.DATAB
wr_min_addr[20] => sdram_wr_addr.DATAB
wr_min_addr[21] => sdram_wr_addr.DATAA
wr_min_addr[21] => sdram_wr_addr.DATAB
wr_min_addr[21] => sdram_wr_addr.DATAB
wr_min_addr[22] => sdram_wr_addr.DATAA
wr_min_addr[22] => sdram_wr_addr.DATAB
wr_min_addr[22] => sdram_wr_addr.DATAB
wr_min_addr[23] => sdram_wr_addr.DATAA
wr_min_addr[23] => sdram_wr_addr.DATAB
wr_max_addr[0] => Add0.IN48
wr_max_addr[1] => Add0.IN47
wr_max_addr[2] => Add0.IN46
wr_max_addr[3] => Add0.IN45
wr_max_addr[4] => Add0.IN44
wr_max_addr[5] => Add0.IN43
wr_max_addr[6] => Add0.IN42
wr_max_addr[7] => Add0.IN41
wr_max_addr[8] => Add0.IN40
wr_max_addr[9] => Add0.IN39
wr_max_addr[10] => Add0.IN38
wr_max_addr[11] => Add0.IN37
wr_max_addr[12] => Add0.IN36
wr_max_addr[13] => Add0.IN35
wr_max_addr[14] => Add0.IN34
wr_max_addr[15] => Add0.IN33
wr_max_addr[16] => Add0.IN32
wr_max_addr[17] => Add0.IN31
wr_max_addr[18] => Add0.IN30
wr_max_addr[19] => Add0.IN29
wr_max_addr[20] => Add0.IN28
wr_max_addr[21] => Add0.IN27
wr_max_addr[22] => Add0.IN26
wr_max_addr[23] => Add0.IN25
wr_length[0] => Add1.IN24
wr_length[0] => LessThan4.IN10
wr_length[0] => Add0.IN24
wr_length[1] => Add1.IN23
wr_length[1] => LessThan4.IN9
wr_length[1] => Add0.IN23
wr_length[2] => Add1.IN22
wr_length[2] => LessThan4.IN8
wr_length[2] => Add0.IN22
wr_length[3] => Add1.IN21
wr_length[3] => LessThan4.IN7
wr_length[3] => Add0.IN21
wr_length[4] => Add1.IN20
wr_length[4] => LessThan4.IN6
wr_length[4] => Add0.IN20
wr_length[5] => Add1.IN19
wr_length[5] => LessThan4.IN5
wr_length[5] => Add0.IN19
wr_length[6] => Add1.IN18
wr_length[6] => LessThan4.IN4
wr_length[6] => Add0.IN18
wr_length[7] => Add1.IN17
wr_length[7] => LessThan4.IN3
wr_length[7] => Add0.IN17
wr_length[8] => Add1.IN16
wr_length[8] => LessThan4.IN2
wr_length[8] => Add0.IN16
wr_length[9] => Add1.IN15
wr_length[9] => LessThan4.IN1
wr_length[9] => Add0.IN15
wr_load => wr_load_r1.DATAIN
clk_read => clk_read.IN1
rdf_rdreq => rdf_rdreq.IN1
rdf_dout[0] <= rdfifo:u_rdfifo.q
rdf_dout[1] <= rdfifo:u_rdfifo.q
rdf_dout[2] <= rdfifo:u_rdfifo.q
rdf_dout[3] <= rdfifo:u_rdfifo.q
rdf_dout[4] <= rdfifo:u_rdfifo.q
rdf_dout[5] <= rdfifo:u_rdfifo.q
rdf_dout[6] <= rdfifo:u_rdfifo.q
rdf_dout[7] <= rdfifo:u_rdfifo.q
rdf_dout[8] <= rdfifo:u_rdfifo.q
rdf_dout[9] <= rdfifo:u_rdfifo.q
rdf_dout[10] <= rdfifo:u_rdfifo.q
rdf_dout[11] <= rdfifo:u_rdfifo.q
rdf_dout[12] <= rdfifo:u_rdfifo.q
rdf_dout[13] <= rdfifo:u_rdfifo.q
rdf_dout[14] <= rdfifo:u_rdfifo.q
rdf_dout[15] <= rdfifo:u_rdfifo.q
rd_min_addr[0] => sdram_rd_addr.DATAA
rd_min_addr[0] => sdram_rd_addr.DATAA
rd_min_addr[0] => sdram_rd_addr.DATAB
rd_min_addr[1] => sdram_rd_addr.DATAA
rd_min_addr[1] => sdram_rd_addr.DATAA
rd_min_addr[1] => sdram_rd_addr.DATAB
rd_min_addr[2] => sdram_rd_addr.DATAA
rd_min_addr[2] => sdram_rd_addr.DATAA
rd_min_addr[2] => sdram_rd_addr.DATAB
rd_min_addr[3] => sdram_rd_addr.DATAA
rd_min_addr[3] => sdram_rd_addr.DATAA
rd_min_addr[3] => sdram_rd_addr.DATAB
rd_min_addr[4] => sdram_rd_addr.DATAA
rd_min_addr[4] => sdram_rd_addr.DATAA
rd_min_addr[4] => sdram_rd_addr.DATAB
rd_min_addr[5] => sdram_rd_addr.DATAA
rd_min_addr[5] => sdram_rd_addr.DATAA
rd_min_addr[5] => sdram_rd_addr.DATAB
rd_min_addr[6] => sdram_rd_addr.DATAA
rd_min_addr[6] => sdram_rd_addr.DATAA
rd_min_addr[6] => sdram_rd_addr.DATAB
rd_min_addr[7] => sdram_rd_addr.DATAA
rd_min_addr[7] => sdram_rd_addr.DATAA
rd_min_addr[7] => sdram_rd_addr.DATAB
rd_min_addr[8] => sdram_rd_addr.DATAA
rd_min_addr[8] => sdram_rd_addr.DATAA
rd_min_addr[8] => sdram_rd_addr.DATAB
rd_min_addr[9] => sdram_rd_addr.DATAA
rd_min_addr[9] => sdram_rd_addr.DATAA
rd_min_addr[9] => sdram_rd_addr.DATAB
rd_min_addr[10] => sdram_rd_addr.DATAA
rd_min_addr[10] => sdram_rd_addr.DATAA
rd_min_addr[10] => sdram_rd_addr.DATAB
rd_min_addr[11] => sdram_rd_addr.DATAA
rd_min_addr[11] => sdram_rd_addr.DATAA
rd_min_addr[11] => sdram_rd_addr.DATAB
rd_min_addr[12] => sdram_rd_addr.DATAA
rd_min_addr[12] => sdram_rd_addr.DATAA
rd_min_addr[12] => sdram_rd_addr.DATAB
rd_min_addr[13] => sdram_rd_addr.DATAA
rd_min_addr[13] => sdram_rd_addr.DATAA
rd_min_addr[13] => sdram_rd_addr.DATAB
rd_min_addr[14] => sdram_rd_addr.DATAA
rd_min_addr[14] => sdram_rd_addr.DATAA
rd_min_addr[14] => sdram_rd_addr.DATAB
rd_min_addr[15] => sdram_rd_addr.DATAA
rd_min_addr[15] => sdram_rd_addr.DATAA
rd_min_addr[15] => sdram_rd_addr.DATAB
rd_min_addr[16] => sdram_rd_addr.DATAA
rd_min_addr[16] => sdram_rd_addr.DATAA
rd_min_addr[16] => sdram_rd_addr.DATAB
rd_min_addr[17] => sdram_rd_addr.DATAA
rd_min_addr[17] => sdram_rd_addr.DATAA
rd_min_addr[17] => sdram_rd_addr.DATAB
rd_min_addr[18] => sdram_rd_addr.DATAA
rd_min_addr[18] => sdram_rd_addr.DATAA
rd_min_addr[18] => sdram_rd_addr.DATAB
rd_min_addr[19] => sdram_rd_addr.DATAA
rd_min_addr[19] => sdram_rd_addr.DATAA
rd_min_addr[19] => sdram_rd_addr.DATAB
rd_min_addr[20] => sdram_rd_addr.DATAA
rd_min_addr[20] => sdram_rd_addr.DATAA
rd_min_addr[20] => sdram_rd_addr.DATAB
rd_min_addr[21] => sdram_rd_addr.DATAA
rd_min_addr[21] => sdram_rd_addr.DATAA
rd_min_addr[21] => sdram_rd_addr.DATAB
rd_min_addr[22] => sdram_rd_addr.DATAA
rd_min_addr[22] => sdram_rd_addr.DATAA
rd_min_addr[22] => sdram_rd_addr.DATAB
rd_min_addr[23] => sdram_rd_addr.DATAA
rd_min_addr[23] => sdram_rd_addr.DATAB
rd_max_addr[0] => Add2.IN48
rd_max_addr[1] => Add2.IN47
rd_max_addr[2] => Add2.IN46
rd_max_addr[3] => Add2.IN45
rd_max_addr[4] => Add2.IN44
rd_max_addr[5] => Add2.IN43
rd_max_addr[6] => Add2.IN42
rd_max_addr[7] => Add2.IN41
rd_max_addr[8] => Add2.IN40
rd_max_addr[9] => Add2.IN39
rd_max_addr[10] => Add2.IN38
rd_max_addr[11] => Add2.IN37
rd_max_addr[12] => Add2.IN36
rd_max_addr[13] => Add2.IN35
rd_max_addr[14] => Add2.IN34
rd_max_addr[15] => Add2.IN33
rd_max_addr[16] => Add2.IN32
rd_max_addr[17] => Add2.IN31
rd_max_addr[18] => Add2.IN30
rd_max_addr[19] => Add2.IN29
rd_max_addr[20] => Add2.IN28
rd_max_addr[21] => Add2.IN27
rd_max_addr[22] => Add2.IN26
rd_max_addr[23] => Add2.IN25
rd_length[0] => Add3.IN24
rd_length[0] => LessThan5.IN10
rd_length[0] => Add2.IN24
rd_length[1] => Add3.IN23
rd_length[1] => LessThan5.IN9
rd_length[1] => Add2.IN23
rd_length[2] => Add3.IN22
rd_length[2] => LessThan5.IN8
rd_length[2] => Add2.IN22
rd_length[3] => Add3.IN21
rd_length[3] => LessThan5.IN7
rd_length[3] => Add2.IN21
rd_length[4] => Add3.IN20
rd_length[4] => LessThan5.IN6
rd_length[4] => Add2.IN20
rd_length[5] => Add3.IN19
rd_length[5] => LessThan5.IN5
rd_length[5] => Add2.IN19
rd_length[6] => Add3.IN18
rd_length[6] => LessThan5.IN4
rd_length[6] => Add2.IN18
rd_length[7] => Add3.IN17
rd_length[7] => LessThan5.IN3
rd_length[7] => Add2.IN17
rd_length[8] => Add3.IN16
rd_length[8] => LessThan5.IN2
rd_length[8] => Add2.IN16
rd_length[9] => Add3.IN15
rd_length[9] => LessThan5.IN1
rd_length[9] => Add2.IN15
rd_load => rd_load_r1.DATAIN
sdram_read_valid => read_valid_r1.DATAIN
sdram_init_done => sdram_wr_req.OUTPUTSELECT
sdram_init_done => sdram_rd_req.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_wr_addr.OUTPUTSELECT
sdram_pingpang_en => rw_bank_flag.OUTPUTSELECT
sdram_pingpang_en => sw_bank_en.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_pingpang_en => sdram_rd_addr.OUTPUTSELECT
sdram_wr_req <= sdram_wr_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_ack => sdram_wr_ack.IN1
sdram_wr_addr[0] <= sdram_wr_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[1] <= sdram_wr_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[2] <= sdram_wr_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[3] <= sdram_wr_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[4] <= sdram_wr_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[5] <= sdram_wr_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[6] <= sdram_wr_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[7] <= sdram_wr_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[8] <= sdram_wr_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[9] <= sdram_wr_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[10] <= sdram_wr_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[11] <= sdram_wr_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[12] <= sdram_wr_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[13] <= sdram_wr_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[14] <= sdram_wr_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[15] <= sdram_wr_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[16] <= sdram_wr_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[17] <= sdram_wr_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[18] <= sdram_wr_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[19] <= sdram_wr_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[20] <= sdram_wr_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[21] <= sdram_wr_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[22] <= sdram_wr_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[23] <= sdram_wr_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_din[0] <= wrfifo:u_wrfifo.q
sdram_din[1] <= wrfifo:u_wrfifo.q
sdram_din[2] <= wrfifo:u_wrfifo.q
sdram_din[3] <= wrfifo:u_wrfifo.q
sdram_din[4] <= wrfifo:u_wrfifo.q
sdram_din[5] <= wrfifo:u_wrfifo.q
sdram_din[6] <= wrfifo:u_wrfifo.q
sdram_din[7] <= wrfifo:u_wrfifo.q
sdram_din[8] <= wrfifo:u_wrfifo.q
sdram_din[9] <= wrfifo:u_wrfifo.q
sdram_din[10] <= wrfifo:u_wrfifo.q
sdram_din[11] <= wrfifo:u_wrfifo.q
sdram_din[12] <= wrfifo:u_wrfifo.q
sdram_din[13] <= wrfifo:u_wrfifo.q
sdram_din[14] <= wrfifo:u_wrfifo.q
sdram_din[15] <= wrfifo:u_wrfifo.q
sdram_rd_req <= sdram_rd_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_ack => sdram_rd_ack.IN1
sdram_rd_addr[0] <= sdram_rd_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[1] <= sdram_rd_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[2] <= sdram_rd_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[3] <= sdram_rd_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[4] <= sdram_rd_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[5] <= sdram_rd_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[6] <= sdram_rd_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[7] <= sdram_rd_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[8] <= sdram_rd_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[9] <= sdram_rd_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[10] <= sdram_rd_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[11] <= sdram_rd_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[12] <= sdram_rd_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[13] <= sdram_rd_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[14] <= sdram_rd_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[15] <= sdram_rd_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[16] <= sdram_rd_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[17] <= sdram_rd_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[18] <= sdram_rd_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[19] <= sdram_rd_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[20] <= sdram_rd_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[21] <= sdram_rd_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[22] <= sdram_rd_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[23] <= sdram_rd_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_dout[0] => sdram_dout[0].IN1
sdram_dout[1] => sdram_dout[1].IN1
sdram_dout[2] => sdram_dout[2].IN1
sdram_dout[3] => sdram_dout[3].IN1
sdram_dout[4] => sdram_dout[4].IN1
sdram_dout[5] => sdram_dout[5].IN1
sdram_dout[6] => sdram_dout[6].IN1
sdram_dout[7] => sdram_dout[7].IN1
sdram_dout[8] => sdram_dout[8].IN1
sdram_dout[9] => sdram_dout[9].IN1
sdram_dout[10] => sdram_dout[10].IN1
sdram_dout[11] => sdram_dout[11].IN1
sdram_dout[12] => sdram_dout[12].IN1
sdram_dout[13] => sdram_dout[13].IN1
sdram_dout[14] => sdram_dout[14].IN1
sdram_dout[15] => sdram_dout[15].IN1


|ov7725_rgb565_640x480_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw


|ov7725_rgb565_640x480_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component
data[0] => dcfifo_nnl1:auto_generated.data[0]
data[1] => dcfifo_nnl1:auto_generated.data[1]
data[2] => dcfifo_nnl1:auto_generated.data[2]
data[3] => dcfifo_nnl1:auto_generated.data[3]
data[4] => dcfifo_nnl1:auto_generated.data[4]
data[5] => dcfifo_nnl1:auto_generated.data[5]
data[6] => dcfifo_nnl1:auto_generated.data[6]
data[7] => dcfifo_nnl1:auto_generated.data[7]
data[8] => dcfifo_nnl1:auto_generated.data[8]
data[9] => dcfifo_nnl1:auto_generated.data[9]
data[10] => dcfifo_nnl1:auto_generated.data[10]
data[11] => dcfifo_nnl1:auto_generated.data[11]
data[12] => dcfifo_nnl1:auto_generated.data[12]
data[13] => dcfifo_nnl1:auto_generated.data[13]
data[14] => dcfifo_nnl1:auto_generated.data[14]
data[15] => dcfifo_nnl1:auto_generated.data[15]
q[0] <= dcfifo_nnl1:auto_generated.q[0]
q[1] <= dcfifo_nnl1:auto_generated.q[1]
q[2] <= dcfifo_nnl1:auto_generated.q[2]
q[3] <= dcfifo_nnl1:auto_generated.q[3]
q[4] <= dcfifo_nnl1:auto_generated.q[4]
q[5] <= dcfifo_nnl1:auto_generated.q[5]
q[6] <= dcfifo_nnl1:auto_generated.q[6]
q[7] <= dcfifo_nnl1:auto_generated.q[7]
q[8] <= dcfifo_nnl1:auto_generated.q[8]
q[9] <= dcfifo_nnl1:auto_generated.q[9]
q[10] <= dcfifo_nnl1:auto_generated.q[10]
q[11] <= dcfifo_nnl1:auto_generated.q[11]
q[12] <= dcfifo_nnl1:auto_generated.q[12]
q[13] <= dcfifo_nnl1:auto_generated.q[13]
q[14] <= dcfifo_nnl1:auto_generated.q[14]
q[15] <= dcfifo_nnl1:auto_generated.q[15]
rdclk => dcfifo_nnl1:auto_generated.rdclk
rdreq => dcfifo_nnl1:auto_generated.rdreq
wrclk => dcfifo_nnl1:auto_generated.wrclk
wrreq => dcfifo_nnl1:auto_generated.wrreq
aclr => dcfifo_nnl1:auto_generated.aclr
rdempty <= <UNC>
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= dcfifo_nnl1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_nnl1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_nnl1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_nnl1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_nnl1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_nnl1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_nnl1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_nnl1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_nnl1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_nnl1:auto_generated.rdusedw[9]
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>
wrusedw[9] <= <GND>


|ov7725_rgb565_640x480_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated
aclr => a_graycounter_677:rdptr_g1p.aclr
aclr => a_graycounter_2lc:wrptr_g1p.aclr
aclr => altsyncram_em31:fifo_ram.aclr1
aclr => delayed_wrptr_g[10].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[10].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[10].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_em31:fifo_ram.data_a[0]
data[1] => altsyncram_em31:fifo_ram.data_a[1]
data[2] => altsyncram_em31:fifo_ram.data_a[2]
data[3] => altsyncram_em31:fifo_ram.data_a[3]
data[4] => altsyncram_em31:fifo_ram.data_a[4]
data[5] => altsyncram_em31:fifo_ram.data_a[5]
data[6] => altsyncram_em31:fifo_ram.data_a[6]
data[7] => altsyncram_em31:fifo_ram.data_a[7]
data[8] => altsyncram_em31:fifo_ram.data_a[8]
data[9] => altsyncram_em31:fifo_ram.data_a[9]
data[10] => altsyncram_em31:fifo_ram.data_a[10]
data[11] => altsyncram_em31:fifo_ram.data_a[11]
data[12] => altsyncram_em31:fifo_ram.data_a[12]
data[13] => altsyncram_em31:fifo_ram.data_a[13]
data[14] => altsyncram_em31:fifo_ram.data_a[14]
data[15] => altsyncram_em31:fifo_ram.data_a[15]
q[0] <= altsyncram_em31:fifo_ram.q_b[0]
q[1] <= altsyncram_em31:fifo_ram.q_b[1]
q[2] <= altsyncram_em31:fifo_ram.q_b[2]
q[3] <= altsyncram_em31:fifo_ram.q_b[3]
q[4] <= altsyncram_em31:fifo_ram.q_b[4]
q[5] <= altsyncram_em31:fifo_ram.q_b[5]
q[6] <= altsyncram_em31:fifo_ram.q_b[6]
q[7] <= altsyncram_em31:fifo_ram.q_b[7]
q[8] <= altsyncram_em31:fifo_ram.q_b[8]
q[9] <= altsyncram_em31:fifo_ram.q_b[9]
q[10] <= altsyncram_em31:fifo_ram.q_b[10]
q[11] <= altsyncram_em31:fifo_ram.q_b[11]
q[12] <= altsyncram_em31:fifo_ram.q_b[12]
q[13] <= altsyncram_em31:fifo_ram.q_b[13]
q[14] <= altsyncram_em31:fifo_ram.q_b[14]
q[15] <= altsyncram_em31:fifo_ram.q_b[15]
rdclk => a_graycounter_677:rdptr_g1p.clock
rdclk => altsyncram_em31:fifo_ram.clock1
rdclk => dffpipe_pe9:rs_brp.clock
rdclk => dffpipe_pe9:rs_bwp.clock
rdclk => alt_synch_pipe_vd8:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_2lc:wrptr_g1p.clock
wrclk => altsyncram_em31:fifo_ram.clock0
wrclk => alt_synch_pipe_vd8:ws_dgrp.clock
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0


|ov7725_rgb565_640x480_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|ov7725_rgb565_640x480_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|ov7725_rgb565_640x480_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE


|ov7725_rgb565_640x480_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE


|ov7725_rgb565_640x480_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[9] => ram_block11a8.PORTAADDR9
address_a[9] => ram_block11a9.PORTAADDR9
address_a[9] => ram_block11a10.PORTAADDR9
address_a[9] => ram_block11a11.PORTAADDR9
address_a[9] => ram_block11a12.PORTAADDR9
address_a[9] => ram_block11a13.PORTAADDR9
address_a[9] => ram_block11a14.PORTAADDR9
address_a[9] => ram_block11a15.PORTAADDR9
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[9] => ram_block11a8.PORTBADDR9
address_b[9] => ram_block11a9.PORTBADDR9
address_b[9] => ram_block11a10.PORTBADDR9
address_b[9] => ram_block11a11.PORTBADDR9
address_b[9] => ram_block11a12.PORTBADDR9
address_b[9] => ram_block11a13.PORTBADDR9
address_b[9] => ram_block11a14.PORTBADDR9
address_b[9] => ram_block11a15.PORTBADDR9
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|ov7725_rgb565_640x480_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|ov7725_rgb565_640x480_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|ov7725_rgb565_640x480_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp
clock => dffpipe_se9:dffpipe3.clock
clrn => dffpipe_se9:dffpipe3.clrn
d[0] => dffpipe_se9:dffpipe3.d[0]
d[1] => dffpipe_se9:dffpipe3.d[1]
d[2] => dffpipe_se9:dffpipe3.d[2]
d[3] => dffpipe_se9:dffpipe3.d[3]
d[4] => dffpipe_se9:dffpipe3.d[4]
d[5] => dffpipe_se9:dffpipe3.d[5]
d[6] => dffpipe_se9:dffpipe3.d[6]
d[7] => dffpipe_se9:dffpipe3.d[7]
d[8] => dffpipe_se9:dffpipe3.d[8]
d[9] => dffpipe_se9:dffpipe3.d[9]
d[10] => dffpipe_se9:dffpipe3.d[10]
q[0] <= dffpipe_se9:dffpipe3.q[0]
q[1] <= dffpipe_se9:dffpipe3.q[1]
q[2] <= dffpipe_se9:dffpipe3.q[2]
q[3] <= dffpipe_se9:dffpipe3.q[3]
q[4] <= dffpipe_se9:dffpipe3.q[4]
q[5] <= dffpipe_se9:dffpipe3.q[5]
q[6] <= dffpipe_se9:dffpipe3.q[6]
q[7] <= dffpipe_se9:dffpipe3.q[7]
q[8] <= dffpipe_se9:dffpipe3.q[8]
q[9] <= dffpipe_se9:dffpipe3.q[9]
q[10] <= dffpipe_se9:dffpipe3.q[10]


|ov7725_rgb565_640x480_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3
clock => dffe4a[10].CLK
clock => dffe4a[9].CLK
clock => dffe4a[8].CLK
clock => dffe4a[7].CLK
clock => dffe4a[6].CLK
clock => dffe4a[5].CLK
clock => dffe4a[4].CLK
clock => dffe4a[3].CLK
clock => dffe4a[2].CLK
clock => dffe4a[1].CLK
clock => dffe4a[0].CLK
clrn => dffe4a[10].ACLR
clrn => dffe4a[9].ACLR
clrn => dffe4a[8].ACLR
clrn => dffe4a[7].ACLR
clrn => dffe4a[6].ACLR
clrn => dffe4a[5].ACLR
clrn => dffe4a[4].ACLR
clrn => dffe4a[3].ACLR
clrn => dffe4a[2].ACLR
clrn => dffe4a[1].ACLR
clrn => dffe4a[0].ACLR
d[0] => dffe4a[0].IN0
d[1] => dffe4a[1].IN0
d[2] => dffe4a[2].IN0
d[3] => dffe4a[3].IN0
d[4] => dffe4a[4].IN0
d[5] => dffe4a[5].IN0
d[6] => dffe4a[6].IN0
d[7] => dffe4a[7].IN0
d[8] => dffe4a[8].IN0
d[9] => dffe4a[9].IN0
d[10] => dffe4a[10].IN0
q[0] <= dffe4a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe4a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe4a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe4a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe4a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe4a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe4a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe4a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe4a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe4a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe4a[10].DB_MAX_OUTPUT_PORT_TYPE


|ov7725_rgb565_640x480_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
clock => dffpipe_se9:dffpipe3.clock
clrn => dffpipe_se9:dffpipe3.clrn
d[0] => dffpipe_se9:dffpipe3.d[0]
d[1] => dffpipe_se9:dffpipe3.d[1]
d[2] => dffpipe_se9:dffpipe3.d[2]
d[3] => dffpipe_se9:dffpipe3.d[3]
d[4] => dffpipe_se9:dffpipe3.d[4]
d[5] => dffpipe_se9:dffpipe3.d[5]
d[6] => dffpipe_se9:dffpipe3.d[6]
d[7] => dffpipe_se9:dffpipe3.d[7]
d[8] => dffpipe_se9:dffpipe3.d[8]
d[9] => dffpipe_se9:dffpipe3.d[9]
d[10] => dffpipe_se9:dffpipe3.d[10]
q[0] <= dffpipe_se9:dffpipe3.q[0]
q[1] <= dffpipe_se9:dffpipe3.q[1]
q[2] <= dffpipe_se9:dffpipe3.q[2]
q[3] <= dffpipe_se9:dffpipe3.q[3]
q[4] <= dffpipe_se9:dffpipe3.q[4]
q[5] <= dffpipe_se9:dffpipe3.q[5]
q[6] <= dffpipe_se9:dffpipe3.q[6]
q[7] <= dffpipe_se9:dffpipe3.q[7]
q[8] <= dffpipe_se9:dffpipe3.q[8]
q[9] <= dffpipe_se9:dffpipe3.q[9]
q[10] <= dffpipe_se9:dffpipe3.q[10]


|ov7725_rgb565_640x480_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_se9:dffpipe3
clock => dffe4a[10].CLK
clock => dffe4a[9].CLK
clock => dffe4a[8].CLK
clock => dffe4a[7].CLK
clock => dffe4a[6].CLK
clock => dffe4a[5].CLK
clock => dffe4a[4].CLK
clock => dffe4a[3].CLK
clock => dffe4a[2].CLK
clock => dffe4a[1].CLK
clock => dffe4a[0].CLK
clrn => dffe4a[10].ACLR
clrn => dffe4a[9].ACLR
clrn => dffe4a[8].ACLR
clrn => dffe4a[7].ACLR
clrn => dffe4a[6].ACLR
clrn => dffe4a[5].ACLR
clrn => dffe4a[4].ACLR
clrn => dffe4a[3].ACLR
clrn => dffe4a[2].ACLR
clrn => dffe4a[1].ACLR
clrn => dffe4a[0].ACLR
d[0] => dffe4a[0].IN0
d[1] => dffe4a[1].IN0
d[2] => dffe4a[2].IN0
d[3] => dffe4a[3].IN0
d[4] => dffe4a[4].IN0
d[5] => dffe4a[5].IN0
d[6] => dffe4a[6].IN0
d[7] => dffe4a[7].IN0
d[8] => dffe4a[8].IN0
d[9] => dffe4a[9].IN0
d[10] => dffe4a[10].IN0
q[0] <= dffe4a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe4a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe4a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe4a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe4a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe4a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe4a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe4a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe4a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe4a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe4a[10].DB_MAX_OUTPUT_PORT_TYPE


|ov7725_rgb565_640x480_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|ov7725_rgb565_640x480_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_b66:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|ov7725_rgb565_640x480_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_c66:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|ov7725_rgb565_640x480_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_b66:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|ov7725_rgb565_640x480_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_c66:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|ov7725_rgb565_640x480_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_b66:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|ov7725_rgb565_640x480_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|ov7725_rgb565_640x480_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_b66:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|ov7725_rgb565_640x480_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ov7725_rgb565_640x480_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ov7725_rgb565_640x480_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ov7725_rgb565_640x480_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ov7725_rgb565_640x480_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw


|ov7725_rgb565_640x480_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component
data[0] => dcfifo_aol1:auto_generated.data[0]
data[1] => dcfifo_aol1:auto_generated.data[1]
data[2] => dcfifo_aol1:auto_generated.data[2]
data[3] => dcfifo_aol1:auto_generated.data[3]
data[4] => dcfifo_aol1:auto_generated.data[4]
data[5] => dcfifo_aol1:auto_generated.data[5]
data[6] => dcfifo_aol1:auto_generated.data[6]
data[7] => dcfifo_aol1:auto_generated.data[7]
data[8] => dcfifo_aol1:auto_generated.data[8]
data[9] => dcfifo_aol1:auto_generated.data[9]
data[10] => dcfifo_aol1:auto_generated.data[10]
data[11] => dcfifo_aol1:auto_generated.data[11]
data[12] => dcfifo_aol1:auto_generated.data[12]
data[13] => dcfifo_aol1:auto_generated.data[13]
data[14] => dcfifo_aol1:auto_generated.data[14]
data[15] => dcfifo_aol1:auto_generated.data[15]
q[0] <= dcfifo_aol1:auto_generated.q[0]
q[1] <= dcfifo_aol1:auto_generated.q[1]
q[2] <= dcfifo_aol1:auto_generated.q[2]
q[3] <= dcfifo_aol1:auto_generated.q[3]
q[4] <= dcfifo_aol1:auto_generated.q[4]
q[5] <= dcfifo_aol1:auto_generated.q[5]
q[6] <= dcfifo_aol1:auto_generated.q[6]
q[7] <= dcfifo_aol1:auto_generated.q[7]
q[8] <= dcfifo_aol1:auto_generated.q[8]
q[9] <= dcfifo_aol1:auto_generated.q[9]
q[10] <= dcfifo_aol1:auto_generated.q[10]
q[11] <= dcfifo_aol1:auto_generated.q[11]
q[12] <= dcfifo_aol1:auto_generated.q[12]
q[13] <= dcfifo_aol1:auto_generated.q[13]
q[14] <= dcfifo_aol1:auto_generated.q[14]
q[15] <= dcfifo_aol1:auto_generated.q[15]
rdclk => dcfifo_aol1:auto_generated.rdclk
rdreq => dcfifo_aol1:auto_generated.rdreq
wrclk => dcfifo_aol1:auto_generated.wrclk
wrreq => dcfifo_aol1:auto_generated.wrreq
aclr => dcfifo_aol1:auto_generated.aclr
rdempty <= <UNC>
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
rdusedw[9] <= <UNC>
wrusedw[0] <= dcfifo_aol1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_aol1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_aol1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_aol1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_aol1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_aol1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_aol1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_aol1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_aol1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_aol1:auto_generated.wrusedw[9]


|ov7725_rgb565_640x480_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated
aclr => a_graycounter_677:rdptr_g1p.aclr
aclr => a_graycounter_2lc:wrptr_g1p.aclr
aclr => altsyncram_em31:fifo_ram.aclr1
aclr => delayed_wrptr_g[10].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[10].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[10].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_em31:fifo_ram.data_a[0]
data[1] => altsyncram_em31:fifo_ram.data_a[1]
data[2] => altsyncram_em31:fifo_ram.data_a[2]
data[3] => altsyncram_em31:fifo_ram.data_a[3]
data[4] => altsyncram_em31:fifo_ram.data_a[4]
data[5] => altsyncram_em31:fifo_ram.data_a[5]
data[6] => altsyncram_em31:fifo_ram.data_a[6]
data[7] => altsyncram_em31:fifo_ram.data_a[7]
data[8] => altsyncram_em31:fifo_ram.data_a[8]
data[9] => altsyncram_em31:fifo_ram.data_a[9]
data[10] => altsyncram_em31:fifo_ram.data_a[10]
data[11] => altsyncram_em31:fifo_ram.data_a[11]
data[12] => altsyncram_em31:fifo_ram.data_a[12]
data[13] => altsyncram_em31:fifo_ram.data_a[13]
data[14] => altsyncram_em31:fifo_ram.data_a[14]
data[15] => altsyncram_em31:fifo_ram.data_a[15]
q[0] <= altsyncram_em31:fifo_ram.q_b[0]
q[1] <= altsyncram_em31:fifo_ram.q_b[1]
q[2] <= altsyncram_em31:fifo_ram.q_b[2]
q[3] <= altsyncram_em31:fifo_ram.q_b[3]
q[4] <= altsyncram_em31:fifo_ram.q_b[4]
q[5] <= altsyncram_em31:fifo_ram.q_b[5]
q[6] <= altsyncram_em31:fifo_ram.q_b[6]
q[7] <= altsyncram_em31:fifo_ram.q_b[7]
q[8] <= altsyncram_em31:fifo_ram.q_b[8]
q[9] <= altsyncram_em31:fifo_ram.q_b[9]
q[10] <= altsyncram_em31:fifo_ram.q_b[10]
q[11] <= altsyncram_em31:fifo_ram.q_b[11]
q[12] <= altsyncram_em31:fifo_ram.q_b[12]
q[13] <= altsyncram_em31:fifo_ram.q_b[13]
q[14] <= altsyncram_em31:fifo_ram.q_b[14]
q[15] <= altsyncram_em31:fifo_ram.q_b[15]
rdclk => a_graycounter_677:rdptr_g1p.clock
rdclk => altsyncram_em31:fifo_ram.clock1
rdclk => alt_synch_pipe_e98:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_2lc:wrptr_g1p.clock
wrclk => altsyncram_em31:fifo_ram.clock0
wrclk => dffpipe_pe9:ws_brp.clock
wrclk => dffpipe_pe9:ws_bwp.clock
wrclk => alt_synch_pipe_0e8:ws_dgrp.clock
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|ov7725_rgb565_640x480_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|ov7725_rgb565_640x480_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|ov7725_rgb565_640x480_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE


|ov7725_rgb565_640x480_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE


|ov7725_rgb565_640x480_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[9] => ram_block11a8.PORTAADDR9
address_a[9] => ram_block11a9.PORTAADDR9
address_a[9] => ram_block11a10.PORTAADDR9
address_a[9] => ram_block11a11.PORTAADDR9
address_a[9] => ram_block11a12.PORTAADDR9
address_a[9] => ram_block11a13.PORTAADDR9
address_a[9] => ram_block11a14.PORTAADDR9
address_a[9] => ram_block11a15.PORTAADDR9
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[9] => ram_block11a8.PORTBADDR9
address_b[9] => ram_block11a9.PORTBADDR9
address_b[9] => ram_block11a10.PORTBADDR9
address_b[9] => ram_block11a11.PORTBADDR9
address_b[9] => ram_block11a12.PORTBADDR9
address_b[9] => ram_block11a13.PORTBADDR9
address_b[9] => ram_block11a14.PORTBADDR9
address_b[9] => ram_block11a15.PORTBADDR9
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|ov7725_rgb565_640x480_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_e98:rs_dgwp
clock => dffpipe_pe9:dffpipe3.clock
clrn => dffpipe_pe9:dffpipe3.clrn
d[0] => dffpipe_pe9:dffpipe3.d[0]
d[1] => dffpipe_pe9:dffpipe3.d[1]
d[2] => dffpipe_pe9:dffpipe3.d[2]
d[3] => dffpipe_pe9:dffpipe3.d[3]
d[4] => dffpipe_pe9:dffpipe3.d[4]
d[5] => dffpipe_pe9:dffpipe3.d[5]
d[6] => dffpipe_pe9:dffpipe3.d[6]
d[7] => dffpipe_pe9:dffpipe3.d[7]
d[8] => dffpipe_pe9:dffpipe3.d[8]
d[9] => dffpipe_pe9:dffpipe3.d[9]
d[10] => dffpipe_pe9:dffpipe3.d[10]
q[0] <= dffpipe_pe9:dffpipe3.q[0]
q[1] <= dffpipe_pe9:dffpipe3.q[1]
q[2] <= dffpipe_pe9:dffpipe3.q[2]
q[3] <= dffpipe_pe9:dffpipe3.q[3]
q[4] <= dffpipe_pe9:dffpipe3.q[4]
q[5] <= dffpipe_pe9:dffpipe3.q[5]
q[6] <= dffpipe_pe9:dffpipe3.q[6]
q[7] <= dffpipe_pe9:dffpipe3.q[7]
q[8] <= dffpipe_pe9:dffpipe3.q[8]
q[9] <= dffpipe_pe9:dffpipe3.q[9]
q[10] <= dffpipe_pe9:dffpipe3.q[10]


|ov7725_rgb565_640x480_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_e98:rs_dgwp|dffpipe_pe9:dffpipe3
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|ov7725_rgb565_640x480_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|ov7725_rgb565_640x480_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|ov7725_rgb565_640x480_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
clock => dffpipe_te9:dffpipe4.clock
clrn => dffpipe_te9:dffpipe4.clrn
d[0] => dffpipe_te9:dffpipe4.d[0]
d[1] => dffpipe_te9:dffpipe4.d[1]
d[2] => dffpipe_te9:dffpipe4.d[2]
d[3] => dffpipe_te9:dffpipe4.d[3]
d[4] => dffpipe_te9:dffpipe4.d[4]
d[5] => dffpipe_te9:dffpipe4.d[5]
d[6] => dffpipe_te9:dffpipe4.d[6]
d[7] => dffpipe_te9:dffpipe4.d[7]
d[8] => dffpipe_te9:dffpipe4.d[8]
d[9] => dffpipe_te9:dffpipe4.d[9]
d[10] => dffpipe_te9:dffpipe4.d[10]
q[0] <= dffpipe_te9:dffpipe4.q[0]
q[1] <= dffpipe_te9:dffpipe4.q[1]
q[2] <= dffpipe_te9:dffpipe4.q[2]
q[3] <= dffpipe_te9:dffpipe4.q[3]
q[4] <= dffpipe_te9:dffpipe4.q[4]
q[5] <= dffpipe_te9:dffpipe4.q[5]
q[6] <= dffpipe_te9:dffpipe4.q[6]
q[7] <= dffpipe_te9:dffpipe4.q[7]
q[8] <= dffpipe_te9:dffpipe4.q[8]
q[9] <= dffpipe_te9:dffpipe4.q[9]
q[10] <= dffpipe_te9:dffpipe4.q[10]


|ov7725_rgb565_640x480_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4
clock => dffe5a[10].CLK
clock => dffe5a[9].CLK
clock => dffe5a[8].CLK
clock => dffe5a[7].CLK
clock => dffe5a[6].CLK
clock => dffe5a[5].CLK
clock => dffe5a[4].CLK
clock => dffe5a[3].CLK
clock => dffe5a[2].CLK
clock => dffe5a[1].CLK
clock => dffe5a[0].CLK
clrn => dffe5a[10].ACLR
clrn => dffe5a[9].ACLR
clrn => dffe5a[8].ACLR
clrn => dffe5a[7].ACLR
clrn => dffe5a[6].ACLR
clrn => dffe5a[5].ACLR
clrn => dffe5a[4].ACLR
clrn => dffe5a[3].ACLR
clrn => dffe5a[2].ACLR
clrn => dffe5a[1].ACLR
clrn => dffe5a[0].ACLR
d[0] => dffe5a[0].IN0
d[1] => dffe5a[1].IN0
d[2] => dffe5a[2].IN0
d[3] => dffe5a[3].IN0
d[4] => dffe5a[4].IN0
d[5] => dffe5a[5].IN0
d[6] => dffe5a[6].IN0
d[7] => dffe5a[7].IN0
d[8] => dffe5a[8].IN0
d[9] => dffe5a[9].IN0
d[10] => dffe5a[10].IN0
q[0] <= dffe5a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe5a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe5a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe5a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe5a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe5a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe5a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe5a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe5a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe5a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe5a[10].DB_MAX_OUTPUT_PORT_TYPE


|ov7725_rgb565_640x480_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|ov7725_rgb565_640x480_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_b66:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|ov7725_rgb565_640x480_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_c66:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|ov7725_rgb565_640x480_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_b66:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|ov7725_rgb565_640x480_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_c66:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|ov7725_rgb565_640x480_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_b66:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|ov7725_rgb565_640x480_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|ov7725_rgb565_640x480_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_b66:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|ov7725_rgb565_640x480_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ov7725_rgb565_640x480_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ov7725_rgb565_640x480_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ov7725_rgb565_640x480_vga|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ov7725_rgb565_640x480_vga|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller
clk => clk.IN3
rst_n => rst_n.IN3
sdram_wr_req => sdram_wr_req.IN1
sdram_wr_ack <= sdram_ctrl:u_sdram_ctrl.sdram_wr_ack
sdram_wr_addr[0] => sdram_wr_addr[0].IN1
sdram_wr_addr[1] => sdram_wr_addr[1].IN1
sdram_wr_addr[2] => sdram_wr_addr[2].IN1
sdram_wr_addr[3] => sdram_wr_addr[3].IN1
sdram_wr_addr[4] => sdram_wr_addr[4].IN1
sdram_wr_addr[5] => sdram_wr_addr[5].IN1
sdram_wr_addr[6] => sdram_wr_addr[6].IN1
sdram_wr_addr[7] => sdram_wr_addr[7].IN1
sdram_wr_addr[8] => sdram_wr_addr[8].IN1
sdram_wr_addr[9] => sdram_wr_addr[9].IN1
sdram_wr_addr[10] => sdram_wr_addr[10].IN1
sdram_wr_addr[11] => sdram_wr_addr[11].IN1
sdram_wr_addr[12] => sdram_wr_addr[12].IN1
sdram_wr_addr[13] => sdram_wr_addr[13].IN1
sdram_wr_addr[14] => sdram_wr_addr[14].IN1
sdram_wr_addr[15] => sdram_wr_addr[15].IN1
sdram_wr_addr[16] => sdram_wr_addr[16].IN1
sdram_wr_addr[17] => sdram_wr_addr[17].IN1
sdram_wr_addr[18] => sdram_wr_addr[18].IN1
sdram_wr_addr[19] => sdram_wr_addr[19].IN1
sdram_wr_addr[20] => sdram_wr_addr[20].IN1
sdram_wr_addr[21] => sdram_wr_addr[21].IN1
sdram_wr_addr[22] => sdram_wr_addr[22].IN1
sdram_wr_addr[23] => sdram_wr_addr[23].IN1
sdram_wr_burst[0] => sdram_wr_burst[0].IN2
sdram_wr_burst[1] => sdram_wr_burst[1].IN2
sdram_wr_burst[2] => sdram_wr_burst[2].IN2
sdram_wr_burst[3] => sdram_wr_burst[3].IN2
sdram_wr_burst[4] => sdram_wr_burst[4].IN2
sdram_wr_burst[5] => sdram_wr_burst[5].IN2
sdram_wr_burst[6] => sdram_wr_burst[6].IN2
sdram_wr_burst[7] => sdram_wr_burst[7].IN2
sdram_wr_burst[8] => sdram_wr_burst[8].IN2
sdram_wr_burst[9] => sdram_wr_burst[9].IN2
sdram_din[0] => sdram_din[0].IN1
sdram_din[1] => sdram_din[1].IN1
sdram_din[2] => sdram_din[2].IN1
sdram_din[3] => sdram_din[3].IN1
sdram_din[4] => sdram_din[4].IN1
sdram_din[5] => sdram_din[5].IN1
sdram_din[6] => sdram_din[6].IN1
sdram_din[7] => sdram_din[7].IN1
sdram_din[8] => sdram_din[8].IN1
sdram_din[9] => sdram_din[9].IN1
sdram_din[10] => sdram_din[10].IN1
sdram_din[11] => sdram_din[11].IN1
sdram_din[12] => sdram_din[12].IN1
sdram_din[13] => sdram_din[13].IN1
sdram_din[14] => sdram_din[14].IN1
sdram_din[15] => sdram_din[15].IN1
sdram_rd_req => sdram_rd_req.IN1
sdram_rd_ack <= sdram_ctrl:u_sdram_ctrl.sdram_rd_ack
sdram_rd_addr[0] => sdram_rd_addr[0].IN1
sdram_rd_addr[1] => sdram_rd_addr[1].IN1
sdram_rd_addr[2] => sdram_rd_addr[2].IN1
sdram_rd_addr[3] => sdram_rd_addr[3].IN1
sdram_rd_addr[4] => sdram_rd_addr[4].IN1
sdram_rd_addr[5] => sdram_rd_addr[5].IN1
sdram_rd_addr[6] => sdram_rd_addr[6].IN1
sdram_rd_addr[7] => sdram_rd_addr[7].IN1
sdram_rd_addr[8] => sdram_rd_addr[8].IN1
sdram_rd_addr[9] => sdram_rd_addr[9].IN1
sdram_rd_addr[10] => sdram_rd_addr[10].IN1
sdram_rd_addr[11] => sdram_rd_addr[11].IN1
sdram_rd_addr[12] => sdram_rd_addr[12].IN1
sdram_rd_addr[13] => sdram_rd_addr[13].IN1
sdram_rd_addr[14] => sdram_rd_addr[14].IN1
sdram_rd_addr[15] => sdram_rd_addr[15].IN1
sdram_rd_addr[16] => sdram_rd_addr[16].IN1
sdram_rd_addr[17] => sdram_rd_addr[17].IN1
sdram_rd_addr[18] => sdram_rd_addr[18].IN1
sdram_rd_addr[19] => sdram_rd_addr[19].IN1
sdram_rd_addr[20] => sdram_rd_addr[20].IN1
sdram_rd_addr[21] => sdram_rd_addr[21].IN1
sdram_rd_addr[22] => sdram_rd_addr[22].IN1
sdram_rd_addr[23] => sdram_rd_addr[23].IN1
sdram_rd_burst[0] => sdram_rd_burst[0].IN2
sdram_rd_burst[1] => sdram_rd_burst[1].IN2
sdram_rd_burst[2] => sdram_rd_burst[2].IN2
sdram_rd_burst[3] => sdram_rd_burst[3].IN2
sdram_rd_burst[4] => sdram_rd_burst[4].IN2
sdram_rd_burst[5] => sdram_rd_burst[5].IN2
sdram_rd_burst[6] => sdram_rd_burst[6].IN2
sdram_rd_burst[7] => sdram_rd_burst[7].IN2
sdram_rd_burst[8] => sdram_rd_burst[8].IN2
sdram_rd_burst[9] => sdram_rd_burst[9].IN2
sdram_dout[0] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[1] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[2] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[3] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[4] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[5] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[6] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[7] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[8] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[9] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[10] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[11] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[12] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[13] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[14] <= sdram_data:u_sdram_data.sdram_data_out
sdram_dout[15] <= sdram_data:u_sdram_data.sdram_data_out
sdram_init_done <= sdram_ctrl:u_sdram_ctrl.sdram_init_done
sdram_cke <= sdram_cmd:u_sdram_cmd.sdram_cke
sdram_cs_n <= sdram_cmd:u_sdram_cmd.sdram_cs_n
sdram_ras_n <= sdram_cmd:u_sdram_cmd.sdram_ras_n
sdram_cas_n <= sdram_cmd:u_sdram_cmd.sdram_cas_n
sdram_we_n <= sdram_cmd:u_sdram_cmd.sdram_we_n
sdram_ba[0] <= sdram_cmd:u_sdram_cmd.sdram_ba
sdram_ba[1] <= sdram_cmd:u_sdram_cmd.sdram_ba
sdram_addr[0] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[1] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[2] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[3] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[4] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[5] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[6] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[7] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[8] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[9] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[10] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[11] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_addr[12] <= sdram_cmd:u_sdram_cmd.sdram_addr
sdram_data[0] <> sdram_data:u_sdram_data.sdram_data
sdram_data[1] <> sdram_data:u_sdram_data.sdram_data
sdram_data[2] <> sdram_data:u_sdram_data.sdram_data
sdram_data[3] <> sdram_data:u_sdram_data.sdram_data
sdram_data[4] <> sdram_data:u_sdram_data.sdram_data
sdram_data[5] <> sdram_data:u_sdram_data.sdram_data
sdram_data[6] <> sdram_data:u_sdram_data.sdram_data
sdram_data[7] <> sdram_data:u_sdram_data.sdram_data
sdram_data[8] <> sdram_data:u_sdram_data.sdram_data
sdram_data[9] <> sdram_data:u_sdram_data.sdram_data
sdram_data[10] <> sdram_data:u_sdram_data.sdram_data
sdram_data[11] <> sdram_data:u_sdram_data.sdram_data
sdram_data[12] <> sdram_data:u_sdram_data.sdram_data
sdram_data[13] <> sdram_data:u_sdram_data.sdram_data
sdram_data[14] <> sdram_data:u_sdram_data.sdram_data
sdram_data[15] <> sdram_data:u_sdram_data.sdram_data


|ov7725_rgb565_640x480_vga|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl
clk => sdram_rd_wr~reg0.CLK
clk => work_state[0]~reg0.CLK
clk => work_state[1]~reg0.CLK
clk => work_state[2]~reg0.CLK
clk => work_state[3]~reg0.CLK
clk => init_state[0]~reg0.CLK
clk => init_state[1]~reg0.CLK
clk => init_state[2]~reg0.CLK
clk => init_state[3]~reg0.CLK
clk => init_state[4]~reg0.CLK
clk => init_ar_cnt[0].CLK
clk => init_ar_cnt[1].CLK
clk => init_ar_cnt[2].CLK
clk => init_ar_cnt[3].CLK
clk => cnt_clk[0]~reg0.CLK
clk => cnt_clk[1]~reg0.CLK
clk => cnt_clk[2]~reg0.CLK
clk => cnt_clk[3]~reg0.CLK
clk => cnt_clk[4]~reg0.CLK
clk => cnt_clk[5]~reg0.CLK
clk => cnt_clk[6]~reg0.CLK
clk => cnt_clk[7]~reg0.CLK
clk => cnt_clk[8]~reg0.CLK
clk => cnt_clk[9]~reg0.CLK
clk => sdram_ref_req.CLK
clk => cnt_refresh[0].CLK
clk => cnt_refresh[1].CLK
clk => cnt_refresh[2].CLK
clk => cnt_refresh[3].CLK
clk => cnt_refresh[4].CLK
clk => cnt_refresh[5].CLK
clk => cnt_refresh[6].CLK
clk => cnt_refresh[7].CLK
clk => cnt_refresh[8].CLK
clk => cnt_refresh[9].CLK
clk => cnt_refresh[10].CLK
clk => cnt_200us[0].CLK
clk => cnt_200us[1].CLK
clk => cnt_200us[2].CLK
clk => cnt_200us[3].CLK
clk => cnt_200us[4].CLK
clk => cnt_200us[5].CLK
clk => cnt_200us[6].CLK
clk => cnt_200us[7].CLK
clk => cnt_200us[8].CLK
clk => cnt_200us[9].CLK
clk => cnt_200us[10].CLK
clk => cnt_200us[11].CLK
clk => cnt_200us[12].CLK
clk => cnt_200us[13].CLK
clk => cnt_200us[14].CLK
rst_n => init_state[0]~reg0.ACLR
rst_n => init_state[1]~reg0.ACLR
rst_n => init_state[2]~reg0.ACLR
rst_n => init_state[3]~reg0.ACLR
rst_n => init_state[4]~reg0.ACLR
rst_n => work_state[0]~reg0.ACLR
rst_n => work_state[1]~reg0.ACLR
rst_n => work_state[2]~reg0.ACLR
rst_n => work_state[3]~reg0.ACLR
rst_n => cnt_clk[0]~reg0.ACLR
rst_n => cnt_clk[1]~reg0.ACLR
rst_n => cnt_clk[2]~reg0.ACLR
rst_n => cnt_clk[3]~reg0.ACLR
rst_n => cnt_clk[4]~reg0.ACLR
rst_n => cnt_clk[5]~reg0.ACLR
rst_n => cnt_clk[6]~reg0.ACLR
rst_n => cnt_clk[7]~reg0.ACLR
rst_n => cnt_clk[8]~reg0.ACLR
rst_n => cnt_clk[9]~reg0.ACLR
rst_n => cnt_200us[0].ACLR
rst_n => cnt_200us[1].ACLR
rst_n => cnt_200us[2].ACLR
rst_n => cnt_200us[3].ACLR
rst_n => cnt_200us[4].ACLR
rst_n => cnt_200us[5].ACLR
rst_n => cnt_200us[6].ACLR
rst_n => cnt_200us[7].ACLR
rst_n => cnt_200us[8].ACLR
rst_n => cnt_200us[9].ACLR
rst_n => cnt_200us[10].ACLR
rst_n => cnt_200us[11].ACLR
rst_n => cnt_200us[12].ACLR
rst_n => cnt_200us[13].ACLR
rst_n => cnt_200us[14].ACLR
rst_n => cnt_refresh[0].ACLR
rst_n => cnt_refresh[1].ACLR
rst_n => cnt_refresh[2].ACLR
rst_n => cnt_refresh[3].ACLR
rst_n => cnt_refresh[4].ACLR
rst_n => cnt_refresh[5].ACLR
rst_n => cnt_refresh[6].ACLR
rst_n => cnt_refresh[7].ACLR
rst_n => cnt_refresh[8].ACLR
rst_n => cnt_refresh[9].ACLR
rst_n => cnt_refresh[10].ACLR
rst_n => sdram_ref_req.ACLR
rst_n => init_ar_cnt[0].ACLR
rst_n => init_ar_cnt[1].ACLR
rst_n => init_ar_cnt[2].ACLR
rst_n => init_ar_cnt[3].ACLR
rst_n => sdram_rd_wr~reg0.ENA
sdram_wr_req => always6.IN1
sdram_rd_req => always6.IN1
sdram_wr_ack <= sdram_wr_ack.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_ack <= sdram_rd_ack.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_burst[0] => LessThan0.IN10
sdram_wr_burst[0] => Add7.IN20
sdram_wr_burst[1] => Add0.IN18
sdram_wr_burst[1] => Add7.IN19
sdram_wr_burst[2] => Add0.IN17
sdram_wr_burst[2] => Add7.IN18
sdram_wr_burst[3] => Add0.IN16
sdram_wr_burst[3] => Add7.IN17
sdram_wr_burst[4] => Add0.IN15
sdram_wr_burst[4] => Add7.IN16
sdram_wr_burst[5] => Add0.IN14
sdram_wr_burst[5] => Add7.IN15
sdram_wr_burst[6] => Add0.IN13
sdram_wr_burst[6] => Add7.IN14
sdram_wr_burst[7] => Add0.IN12
sdram_wr_burst[7] => Add7.IN13
sdram_wr_burst[8] => Add0.IN11
sdram_wr_burst[8] => Add7.IN12
sdram_wr_burst[9] => Add0.IN10
sdram_wr_burst[9] => Add7.IN11
sdram_rd_burst[0] => Add1.IN20
sdram_rd_burst[0] => Equal15.IN53
sdram_rd_burst[1] => Add1.IN19
sdram_rd_burst[1] => Add6.IN18
sdram_rd_burst[2] => Add1.IN18
sdram_rd_burst[2] => Add6.IN17
sdram_rd_burst[3] => Add1.IN17
sdram_rd_burst[3] => Add6.IN16
sdram_rd_burst[4] => Add1.IN16
sdram_rd_burst[4] => Add6.IN15
sdram_rd_burst[5] => Add1.IN15
sdram_rd_burst[5] => Add6.IN14
sdram_rd_burst[6] => Add1.IN14
sdram_rd_burst[6] => Add6.IN13
sdram_rd_burst[7] => Add1.IN13
sdram_rd_burst[7] => Add6.IN12
sdram_rd_burst[8] => Add1.IN12
sdram_rd_burst[8] => Add6.IN11
sdram_rd_burst[9] => Add1.IN11
sdram_rd_burst[9] => Add6.IN10
sdram_init_done <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
init_state[0] <= init_state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_state[1] <= init_state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_state[2] <= init_state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_state[3] <= init_state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_state[4] <= init_state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
work_state[0] <= work_state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
work_state[1] <= work_state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
work_state[2] <= work_state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
work_state[3] <= work_state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[0] <= cnt_clk[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[1] <= cnt_clk[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[2] <= cnt_clk[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[3] <= cnt_clk[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[4] <= cnt_clk[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[5] <= cnt_clk[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[6] <= cnt_clk[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[7] <= cnt_clk[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[8] <= cnt_clk[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt_clk[9] <= cnt_clk[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_wr <= sdram_rd_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ov7725_rgb565_640x480_vga|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd
clk => sdram_addr[0]~reg0.CLK
clk => sdram_addr[1]~reg0.CLK
clk => sdram_addr[2]~reg0.CLK
clk => sdram_addr[3]~reg0.CLK
clk => sdram_addr[4]~reg0.CLK
clk => sdram_addr[5]~reg0.CLK
clk => sdram_addr[6]~reg0.CLK
clk => sdram_addr[7]~reg0.CLK
clk => sdram_addr[8]~reg0.CLK
clk => sdram_addr[9]~reg0.CLK
clk => sdram_addr[10]~reg0.CLK
clk => sdram_addr[11]~reg0.CLK
clk => sdram_addr[12]~reg0.CLK
clk => sdram_ba[0]~reg0.CLK
clk => sdram_ba[1]~reg0.CLK
clk => sdram_cmd_r[0].CLK
clk => sdram_cmd_r[1].CLK
clk => sdram_cmd_r[2].CLK
clk => sdram_cmd_r[3].CLK
clk => sdram_cmd_r[4].CLK
rst_n => sdram_addr[0]~reg0.PRESET
rst_n => sdram_addr[1]~reg0.PRESET
rst_n => sdram_addr[2]~reg0.PRESET
rst_n => sdram_addr[3]~reg0.PRESET
rst_n => sdram_addr[4]~reg0.PRESET
rst_n => sdram_addr[5]~reg0.PRESET
rst_n => sdram_addr[6]~reg0.PRESET
rst_n => sdram_addr[7]~reg0.PRESET
rst_n => sdram_addr[8]~reg0.PRESET
rst_n => sdram_addr[9]~reg0.PRESET
rst_n => sdram_addr[10]~reg0.PRESET
rst_n => sdram_addr[11]~reg0.PRESET
rst_n => sdram_addr[12]~reg0.PRESET
rst_n => sdram_ba[0]~reg0.PRESET
rst_n => sdram_ba[1]~reg0.PRESET
rst_n => sdram_cmd_r[0].PRESET
rst_n => sdram_cmd_r[1].PRESET
rst_n => sdram_cmd_r[2].PRESET
rst_n => sdram_cmd_r[3].PRESET
rst_n => sdram_cmd_r[4].ACLR
sys_wraddr[0] => sys_addr[0].DATAA
sys_wraddr[1] => sys_addr[1].DATAA
sys_wraddr[2] => sys_addr[2].DATAA
sys_wraddr[3] => sys_addr[3].DATAA
sys_wraddr[4] => sys_addr[4].DATAA
sys_wraddr[5] => sys_addr[5].DATAA
sys_wraddr[6] => sys_addr[6].DATAA
sys_wraddr[7] => sys_addr[7].DATAA
sys_wraddr[8] => sys_addr[8].DATAA
sys_wraddr[9] => sys_addr[9].DATAA
sys_wraddr[10] => sys_addr[10].DATAA
sys_wraddr[11] => sys_addr[11].DATAA
sys_wraddr[12] => sys_addr[12].DATAA
sys_wraddr[13] => sys_addr[13].DATAA
sys_wraddr[14] => sys_addr[14].DATAA
sys_wraddr[15] => sys_addr[15].DATAA
sys_wraddr[16] => sys_addr[16].DATAA
sys_wraddr[17] => sys_addr[17].DATAA
sys_wraddr[18] => sys_addr[18].DATAA
sys_wraddr[19] => sys_addr[19].DATAA
sys_wraddr[20] => sys_addr[20].DATAA
sys_wraddr[21] => sys_addr[21].DATAA
sys_wraddr[22] => sys_addr[22].DATAA
sys_wraddr[23] => sys_addr[23].DATAA
sys_rdaddr[0] => sys_addr[0].DATAB
sys_rdaddr[1] => sys_addr[1].DATAB
sys_rdaddr[2] => sys_addr[2].DATAB
sys_rdaddr[3] => sys_addr[3].DATAB
sys_rdaddr[4] => sys_addr[4].DATAB
sys_rdaddr[5] => sys_addr[5].DATAB
sys_rdaddr[6] => sys_addr[6].DATAB
sys_rdaddr[7] => sys_addr[7].DATAB
sys_rdaddr[8] => sys_addr[8].DATAB
sys_rdaddr[9] => sys_addr[9].DATAB
sys_rdaddr[10] => sys_addr[10].DATAB
sys_rdaddr[11] => sys_addr[11].DATAB
sys_rdaddr[12] => sys_addr[12].DATAB
sys_rdaddr[13] => sys_addr[13].DATAB
sys_rdaddr[14] => sys_addr[14].DATAB
sys_rdaddr[15] => sys_addr[15].DATAB
sys_rdaddr[16] => sys_addr[16].DATAB
sys_rdaddr[17] => sys_addr[17].DATAB
sys_rdaddr[18] => sys_addr[18].DATAB
sys_rdaddr[19] => sys_addr[19].DATAB
sys_rdaddr[20] => sys_addr[20].DATAB
sys_rdaddr[21] => sys_addr[21].DATAB
sys_rdaddr[22] => sys_addr[22].DATAB
sys_rdaddr[23] => sys_addr[23].DATAB
sdram_wr_burst[0] => Add1.IN20
sdram_wr_burst[1] => Add1.IN19
sdram_wr_burst[2] => Add1.IN18
sdram_wr_burst[3] => Add1.IN17
sdram_wr_burst[4] => Add1.IN16
sdram_wr_burst[5] => Add1.IN15
sdram_wr_burst[6] => Add1.IN14
sdram_wr_burst[7] => Add1.IN13
sdram_wr_burst[8] => Add1.IN12
sdram_wr_burst[9] => Add1.IN11
sdram_rd_burst[0] => Equal0.IN53
sdram_rd_burst[1] => Equal0.IN52
sdram_rd_burst[2] => Add0.IN16
sdram_rd_burst[3] => Add0.IN15
sdram_rd_burst[4] => Add0.IN14
sdram_rd_burst[5] => Add0.IN13
sdram_rd_burst[6] => Add0.IN12
sdram_rd_burst[7] => Add0.IN11
sdram_rd_burst[8] => Add0.IN10
sdram_rd_burst[9] => Add0.IN9
init_state[0] => Decoder1.IN4
init_state[1] => Decoder1.IN3
init_state[2] => Decoder1.IN2
init_state[3] => Decoder1.IN1
init_state[4] => Decoder1.IN0
work_state[0] => Decoder0.IN3
work_state[0] => Mux0.IN19
work_state[0] => Mux1.IN15
work_state[0] => Mux2.IN15
work_state[0] => Mux3.IN18
work_state[0] => Mux4.IN18
work_state[0] => Mux5.IN18
work_state[0] => Mux6.IN18
work_state[0] => Mux7.IN16
work_state[0] => Mux8.IN16
work_state[0] => Mux9.IN16
work_state[0] => Mux10.IN16
work_state[0] => Mux11.IN16
work_state[0] => Mux12.IN16
work_state[0] => Mux13.IN16
work_state[0] => Mux14.IN16
work_state[0] => Mux15.IN16
work_state[1] => Decoder0.IN2
work_state[1] => Mux0.IN18
work_state[1] => Mux1.IN14
work_state[1] => Mux2.IN14
work_state[1] => Mux3.IN17
work_state[1] => Mux4.IN17
work_state[1] => Mux5.IN17
work_state[1] => Mux6.IN17
work_state[1] => Mux7.IN15
work_state[1] => Mux8.IN15
work_state[1] => Mux9.IN15
work_state[1] => Mux10.IN15
work_state[1] => Mux11.IN15
work_state[1] => Mux12.IN15
work_state[1] => Mux13.IN15
work_state[1] => Mux14.IN15
work_state[1] => Mux15.IN15
work_state[2] => Decoder0.IN1
work_state[2] => Mux0.IN17
work_state[2] => Mux1.IN13
work_state[2] => Mux2.IN13
work_state[2] => Mux3.IN16
work_state[2] => Mux4.IN16
work_state[2] => Mux5.IN16
work_state[2] => Mux6.IN16
work_state[2] => Mux7.IN14
work_state[2] => Mux8.IN14
work_state[2] => Mux9.IN14
work_state[2] => Mux10.IN14
work_state[2] => Mux11.IN14
work_state[2] => Mux12.IN14
work_state[2] => Mux13.IN14
work_state[2] => Mux14.IN14
work_state[2] => Mux15.IN14
work_state[3] => Decoder0.IN0
work_state[3] => Mux0.IN16
work_state[3] => Mux1.IN12
work_state[3] => Mux2.IN12
work_state[3] => Mux3.IN15
work_state[3] => Mux4.IN15
work_state[3] => Mux5.IN15
work_state[3] => Mux6.IN15
work_state[3] => Mux7.IN13
work_state[3] => Mux8.IN13
work_state[3] => Mux9.IN13
work_state[3] => Mux10.IN13
work_state[3] => Mux11.IN13
work_state[3] => Mux12.IN13
work_state[3] => Mux13.IN13
work_state[3] => Mux14.IN13
work_state[3] => Mux15.IN13
cnt_clk[0] => Equal0.IN63
cnt_clk[0] => Equal1.IN63
cnt_clk[1] => Equal0.IN62
cnt_clk[1] => Equal1.IN62
cnt_clk[2] => Equal0.IN61
cnt_clk[2] => Equal1.IN61
cnt_clk[3] => Equal0.IN60
cnt_clk[3] => Equal1.IN60
cnt_clk[4] => Equal0.IN59
cnt_clk[4] => Equal1.IN59
cnt_clk[5] => Equal0.IN58
cnt_clk[5] => Equal1.IN58
cnt_clk[6] => Equal0.IN57
cnt_clk[6] => Equal1.IN57
cnt_clk[7] => Equal0.IN56
cnt_clk[7] => Equal1.IN56
cnt_clk[8] => Equal0.IN55
cnt_clk[8] => Equal1.IN55
cnt_clk[9] => Equal0.IN54
cnt_clk[9] => Equal1.IN54
sdram_rd_wr => sys_addr[23].OUTPUTSELECT
sdram_rd_wr => sys_addr[22].OUTPUTSELECT
sdram_rd_wr => sys_addr[21].OUTPUTSELECT
sdram_rd_wr => sys_addr[20].OUTPUTSELECT
sdram_rd_wr => sys_addr[19].OUTPUTSELECT
sdram_rd_wr => sys_addr[18].OUTPUTSELECT
sdram_rd_wr => sys_addr[17].OUTPUTSELECT
sdram_rd_wr => sys_addr[16].OUTPUTSELECT
sdram_rd_wr => sys_addr[15].OUTPUTSELECT
sdram_rd_wr => sys_addr[14].OUTPUTSELECT
sdram_rd_wr => sys_addr[13].OUTPUTSELECT
sdram_rd_wr => sys_addr[12].OUTPUTSELECT
sdram_rd_wr => sys_addr[11].OUTPUTSELECT
sdram_rd_wr => sys_addr[10].OUTPUTSELECT
sdram_rd_wr => sys_addr[9].OUTPUTSELECT
sdram_rd_wr => sys_addr[8].OUTPUTSELECT
sdram_rd_wr => sys_addr[7].OUTPUTSELECT
sdram_rd_wr => sys_addr[6].OUTPUTSELECT
sdram_rd_wr => sys_addr[5].OUTPUTSELECT
sdram_rd_wr => sys_addr[4].OUTPUTSELECT
sdram_rd_wr => sys_addr[3].OUTPUTSELECT
sdram_rd_wr => sys_addr[2].OUTPUTSELECT
sdram_rd_wr => sys_addr[1].OUTPUTSELECT
sdram_rd_wr => sys_addr[0].OUTPUTSELECT
sdram_cke <= sdram_cmd_r[4].DB_MAX_OUTPUT_PORT_TYPE
sdram_cs_n <= sdram_cmd_r[3].DB_MAX_OUTPUT_PORT_TYPE
sdram_ras_n <= sdram_cmd_r[2].DB_MAX_OUTPUT_PORT_TYPE
sdram_cas_n <= sdram_cmd_r[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_we_n <= sdram_cmd_r[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_ba[0] <= sdram_ba[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_ba[1] <= sdram_ba[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[0] <= sdram_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[1] <= sdram_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[2] <= sdram_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[3] <= sdram_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[4] <= sdram_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[5] <= sdram_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[6] <= sdram_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[7] <= sdram_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[8] <= sdram_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[9] <= sdram_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[10] <= sdram_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[11] <= sdram_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[12] <= sdram_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ov7725_rgb565_640x480_vga|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data
clk => sdram_dout_r[0].CLK
clk => sdram_dout_r[1].CLK
clk => sdram_dout_r[2].CLK
clk => sdram_dout_r[3].CLK
clk => sdram_dout_r[4].CLK
clk => sdram_dout_r[5].CLK
clk => sdram_dout_r[6].CLK
clk => sdram_dout_r[7].CLK
clk => sdram_dout_r[8].CLK
clk => sdram_dout_r[9].CLK
clk => sdram_dout_r[10].CLK
clk => sdram_dout_r[11].CLK
clk => sdram_dout_r[12].CLK
clk => sdram_dout_r[13].CLK
clk => sdram_dout_r[14].CLK
clk => sdram_dout_r[15].CLK
clk => sdram_din_r[0].CLK
clk => sdram_din_r[1].CLK
clk => sdram_din_r[2].CLK
clk => sdram_din_r[3].CLK
clk => sdram_din_r[4].CLK
clk => sdram_din_r[5].CLK
clk => sdram_din_r[6].CLK
clk => sdram_din_r[7].CLK
clk => sdram_din_r[8].CLK
clk => sdram_din_r[9].CLK
clk => sdram_din_r[10].CLK
clk => sdram_din_r[11].CLK
clk => sdram_din_r[12].CLK
clk => sdram_din_r[13].CLK
clk => sdram_din_r[14].CLK
clk => sdram_din_r[15].CLK
clk => sdram_out_en.CLK
rst_n => sdram_dout_r[0].ACLR
rst_n => sdram_dout_r[1].ACLR
rst_n => sdram_dout_r[2].ACLR
rst_n => sdram_dout_r[3].ACLR
rst_n => sdram_dout_r[4].ACLR
rst_n => sdram_dout_r[5].ACLR
rst_n => sdram_dout_r[6].ACLR
rst_n => sdram_dout_r[7].ACLR
rst_n => sdram_dout_r[8].ACLR
rst_n => sdram_dout_r[9].ACLR
rst_n => sdram_dout_r[10].ACLR
rst_n => sdram_dout_r[11].ACLR
rst_n => sdram_dout_r[12].ACLR
rst_n => sdram_dout_r[13].ACLR
rst_n => sdram_dout_r[14].ACLR
rst_n => sdram_dout_r[15].ACLR
rst_n => sdram_out_en.ACLR
rst_n => sdram_din_r[0].ACLR
rst_n => sdram_din_r[1].ACLR
rst_n => sdram_din_r[2].ACLR
rst_n => sdram_din_r[3].ACLR
rst_n => sdram_din_r[4].ACLR
rst_n => sdram_din_r[5].ACLR
rst_n => sdram_din_r[6].ACLR
rst_n => sdram_din_r[7].ACLR
rst_n => sdram_din_r[8].ACLR
rst_n => sdram_din_r[9].ACLR
rst_n => sdram_din_r[10].ACLR
rst_n => sdram_din_r[11].ACLR
rst_n => sdram_din_r[12].ACLR
rst_n => sdram_din_r[13].ACLR
rst_n => sdram_din_r[14].ACLR
rst_n => sdram_din_r[15].ACLR
sdram_data_in[0] => sdram_din_r[0].DATAIN
sdram_data_in[1] => sdram_din_r[1].DATAIN
sdram_data_in[2] => sdram_din_r[2].DATAIN
sdram_data_in[3] => sdram_din_r[3].DATAIN
sdram_data_in[4] => sdram_din_r[4].DATAIN
sdram_data_in[5] => sdram_din_r[5].DATAIN
sdram_data_in[6] => sdram_din_r[6].DATAIN
sdram_data_in[7] => sdram_din_r[7].DATAIN
sdram_data_in[8] => sdram_din_r[8].DATAIN
sdram_data_in[9] => sdram_din_r[9].DATAIN
sdram_data_in[10] => sdram_din_r[10].DATAIN
sdram_data_in[11] => sdram_din_r[11].DATAIN
sdram_data_in[12] => sdram_din_r[12].DATAIN
sdram_data_in[13] => sdram_din_r[13].DATAIN
sdram_data_in[14] => sdram_din_r[14].DATAIN
sdram_data_in[15] => sdram_din_r[15].DATAIN
sdram_data_out[0] <= sdram_dout_r[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[1] <= sdram_dout_r[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[2] <= sdram_dout_r[2].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[3] <= sdram_dout_r[3].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[4] <= sdram_dout_r[4].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[5] <= sdram_dout_r[5].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[6] <= sdram_dout_r[6].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[7] <= sdram_dout_r[7].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[8] <= sdram_dout_r[8].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[9] <= sdram_dout_r[9].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[10] <= sdram_dout_r[10].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[11] <= sdram_dout_r[11].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[12] <= sdram_dout_r[12].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[13] <= sdram_dout_r[13].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[14] <= sdram_dout_r[14].DB_MAX_OUTPUT_PORT_TYPE
sdram_data_out[15] <= sdram_dout_r[15].DB_MAX_OUTPUT_PORT_TYPE
work_state[0] => Equal0.IN3
work_state[0] => Equal1.IN2
work_state[0] => Equal2.IN1
work_state[1] => Equal0.IN1
work_state[1] => Equal1.IN1
work_state[1] => Equal2.IN3
work_state[2] => Equal0.IN0
work_state[2] => Equal1.IN0
work_state[2] => Equal2.IN0
work_state[3] => Equal0.IN2
work_state[3] => Equal1.IN3
work_state[3] => Equal2.IN2
cnt_clk[0] => ~NO_FANOUT~
cnt_clk[1] => ~NO_FANOUT~
cnt_clk[2] => ~NO_FANOUT~
cnt_clk[3] => ~NO_FANOUT~
cnt_clk[4] => ~NO_FANOUT~
cnt_clk[5] => ~NO_FANOUT~
cnt_clk[6] => ~NO_FANOUT~
cnt_clk[7] => ~NO_FANOUT~
cnt_clk[8] => ~NO_FANOUT~
cnt_clk[9] => ~NO_FANOUT~
sdram_data[0] <> sdram_data[0]
sdram_data[1] <> sdram_data[1]
sdram_data[2] <> sdram_data[2]
sdram_data[3] <> sdram_data[3]
sdram_data[4] <> sdram_data[4]
sdram_data[5] <> sdram_data[5]
sdram_data[6] <> sdram_data[6]
sdram_data[7] <> sdram_data[7]
sdram_data[8] <> sdram_data[8]
sdram_data[9] <> sdram_data[9]
sdram_data[10] <> sdram_data[10]
sdram_data[11] <> sdram_data[11]
sdram_data[12] <> sdram_data[12]
sdram_data[13] <> sdram_data[13]
sdram_data[14] <> sdram_data[14]
sdram_data[15] <> sdram_data[15]


|ov7725_rgb565_640x480_vga|vga_driver:u_vga_driver
vga_clk => cnt_v[0].CLK
vga_clk => cnt_v[1].CLK
vga_clk => cnt_v[2].CLK
vga_clk => cnt_v[3].CLK
vga_clk => cnt_v[4].CLK
vga_clk => cnt_v[5].CLK
vga_clk => cnt_v[6].CLK
vga_clk => cnt_v[7].CLK
vga_clk => cnt_v[8].CLK
vga_clk => cnt_v[9].CLK
vga_clk => cnt_v[10].CLK
vga_clk => cnt_h[0].CLK
vga_clk => cnt_h[1].CLK
vga_clk => cnt_h[2].CLK
vga_clk => cnt_h[3].CLK
vga_clk => cnt_h[4].CLK
vga_clk => cnt_h[5].CLK
vga_clk => cnt_h[6].CLK
vga_clk => cnt_h[7].CLK
vga_clk => cnt_h[8].CLK
vga_clk => cnt_h[9].CLK
vga_clk => cnt_h[10].CLK
sys_rst_n => cnt_h[0].ACLR
sys_rst_n => cnt_h[1].ACLR
sys_rst_n => cnt_h[2].ACLR
sys_rst_n => cnt_h[3].ACLR
sys_rst_n => cnt_h[4].ACLR
sys_rst_n => cnt_h[5].ACLR
sys_rst_n => cnt_h[6].ACLR
sys_rst_n => cnt_h[7].ACLR
sys_rst_n => cnt_h[8].ACLR
sys_rst_n => cnt_h[9].ACLR
sys_rst_n => cnt_h[10].ACLR
sys_rst_n => cnt_v[0].ACLR
sys_rst_n => cnt_v[1].ACLR
sys_rst_n => cnt_v[2].ACLR
sys_rst_n => cnt_v[3].ACLR
sys_rst_n => cnt_v[4].ACLR
sys_rst_n => cnt_v[5].ACLR
sys_rst_n => cnt_v[6].ACLR
sys_rst_n => cnt_v[7].ACLR
sys_rst_n => cnt_v[8].ACLR
sys_rst_n => cnt_v[9].ACLR
sys_rst_n => cnt_v[10].ACLR
vga_hs <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
vga_vs <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
vga_blk <= vga_blk.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[0] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[1] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[2] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[3] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[4] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[5] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[6] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[7] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[8] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[9] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[10] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[11] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[12] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[13] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[14] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
vga_rgb[15] <= vga_rgb.DB_MAX_OUTPUT_PORT_TYPE
pixel_data[0] => pixel_data[0].IN1
pixel_data[1] => pixel_data[1].IN1
pixel_data[2] => pixel_data[2].IN1
pixel_data[3] => pixel_data[3].IN1
pixel_data[4] => pixel_data[4].IN1
pixel_data[5] => pixel_data[5].IN1
pixel_data[6] => pixel_data[6].IN1
pixel_data[7] => pixel_data[7].IN1
pixel_data[8] => pixel_data[8].IN1
pixel_data[9] => pixel_data[9].IN1
pixel_data[10] => pixel_data[10].IN1
pixel_data[11] => pixel_data[11].IN1
pixel_data[12] => pixel_data[12].IN1
pixel_data[13] => pixel_data[13].IN1
pixel_data[14] => pixel_data[14].IN1
pixel_data[15] => pixel_data[15].IN1
data_req <= data_req.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[0] <= pixel_xpos.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[1] <= pixel_xpos.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[2] <= pixel_xpos.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[3] <= pixel_xpos.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[4] <= pixel_xpos.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[5] <= pixel_xpos.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[6] <= pixel_xpos.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[7] <= pixel_xpos.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[8] <= pixel_xpos.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[9] <= pixel_xpos.DB_MAX_OUTPUT_PORT_TYPE
pixel_xpos[10] <= pixel_xpos.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[0] <= pixel_ypos.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[1] <= pixel_ypos.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[2] <= pixel_ypos.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[3] <= pixel_ypos.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[4] <= pixel_ypos.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[5] <= pixel_ypos.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[6] <= pixel_ypos.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[7] <= pixel_ypos.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[8] <= pixel_ypos.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[9] <= pixel_ypos.DB_MAX_OUTPUT_PORT_TYPE
pixel_ypos[10] <= pixel_ypos.DB_MAX_OUTPUT_PORT_TYPE


|ov7725_rgb565_640x480_vga|vga_driver:u_vga_driver|rgb2hsv:u_rgb2hsv
R[0] => LessThan2.IN8
R[0] => max_z[0].DATAB
R[0] => LessThan3.IN8
R[0] => min_z[0].DATAB
R[0] => Equal2.IN7
R[0] => LessThan5.IN8
R[0] => Add9.IN16
R[0] => Add23.IN16
R[0] => Add18.IN8
R[0] => Add14.IN8
R[1] => LessThan2.IN7
R[1] => max_z[1].DATAB
R[1] => LessThan3.IN7
R[1] => min_z[1].DATAB
R[1] => Equal2.IN6
R[1] => LessThan5.IN7
R[1] => Add9.IN15
R[1] => Add23.IN15
R[1] => Add18.IN7
R[1] => Add14.IN7
R[2] => LessThan2.IN6
R[2] => max_z[2].DATAB
R[2] => LessThan3.IN6
R[2] => min_z[2].DATAB
R[2] => Equal2.IN5
R[2] => LessThan5.IN6
R[2] => Add9.IN14
R[2] => Add23.IN14
R[2] => Add18.IN6
R[2] => Add14.IN6
R[3] => LessThan2.IN5
R[3] => max_z[3].DATAB
R[3] => LessThan3.IN5
R[3] => min_z[3].DATAB
R[3] => Equal2.IN4
R[3] => LessThan5.IN5
R[3] => Add9.IN13
R[3] => Add23.IN13
R[3] => Add18.IN5
R[3] => Add14.IN5
R[4] => LessThan2.IN4
R[4] => max_z[4].DATAB
R[4] => LessThan3.IN4
R[4] => min_z[4].DATAB
R[4] => Equal2.IN3
R[4] => LessThan5.IN4
R[4] => Add9.IN12
R[4] => Add23.IN12
R[4] => Add18.IN4
R[4] => Add14.IN4
R[5] => LessThan2.IN3
R[5] => max_z[5].DATAB
R[5] => LessThan3.IN3
R[5] => min_z[5].DATAB
R[5] => Equal2.IN2
R[5] => LessThan5.IN3
R[5] => Add9.IN11
R[5] => Add23.IN11
R[5] => Add18.IN3
R[5] => Add14.IN3
R[6] => LessThan2.IN2
R[6] => max_z[6].DATAB
R[6] => LessThan3.IN2
R[6] => min_z[6].DATAB
R[6] => Equal2.IN1
R[6] => LessThan5.IN2
R[6] => Add9.IN10
R[6] => Add23.IN10
R[6] => Add18.IN2
R[6] => Add14.IN2
R[7] => LessThan2.IN1
R[7] => max_z[7].DATAB
R[7] => LessThan3.IN1
R[7] => min_z[7].DATAB
R[7] => Equal2.IN0
R[7] => LessThan5.IN1
R[7] => Add9.IN9
R[7] => Add23.IN9
R[7] => Add18.IN1
R[7] => Add14.IN1
G[0] => LessThan2.IN16
G[0] => max_z[0].DATAA
G[0] => LessThan3.IN16
G[0] => min_z[0].DATAA
G[0] => LessThan4.IN8
G[0] => Add6.IN16
G[0] => Equal3.IN7
G[0] => Add18.IN16
G[0] => Add23.IN8
G[0] => Add3.IN8
G[1] => LessThan2.IN15
G[1] => max_z[1].DATAA
G[1] => LessThan3.IN15
G[1] => min_z[1].DATAA
G[1] => LessThan4.IN7
G[1] => Add6.IN15
G[1] => Equal3.IN6
G[1] => Add18.IN15
G[1] => Add23.IN7
G[1] => Add3.IN7
G[2] => LessThan2.IN14
G[2] => max_z[2].DATAA
G[2] => LessThan3.IN14
G[2] => min_z[2].DATAA
G[2] => LessThan4.IN6
G[2] => Add6.IN14
G[2] => Equal3.IN5
G[2] => Add18.IN14
G[2] => Add23.IN6
G[2] => Add3.IN6
G[3] => LessThan2.IN13
G[3] => max_z[3].DATAA
G[3] => LessThan3.IN13
G[3] => min_z[3].DATAA
G[3] => LessThan4.IN5
G[3] => Add6.IN13
G[3] => Equal3.IN4
G[3] => Add18.IN13
G[3] => Add23.IN5
G[3] => Add3.IN5
G[4] => LessThan2.IN12
G[4] => max_z[4].DATAA
G[4] => LessThan3.IN12
G[4] => min_z[4].DATAA
G[4] => LessThan4.IN4
G[4] => Add6.IN12
G[4] => Equal3.IN3
G[4] => Add18.IN12
G[4] => Add23.IN4
G[4] => Add3.IN4
G[5] => LessThan2.IN11
G[5] => max_z[5].DATAA
G[5] => LessThan3.IN11
G[5] => min_z[5].DATAA
G[5] => LessThan4.IN3
G[5] => Add6.IN11
G[5] => Equal3.IN2
G[5] => Add18.IN11
G[5] => Add23.IN3
G[5] => Add3.IN3
G[6] => LessThan2.IN10
G[6] => max_z[6].DATAA
G[6] => LessThan3.IN10
G[6] => min_z[6].DATAA
G[6] => LessThan4.IN2
G[6] => Add6.IN10
G[6] => Equal3.IN1
G[6] => Add18.IN10
G[6] => Add23.IN2
G[6] => Add3.IN2
G[7] => LessThan2.IN9
G[7] => max_z[7].DATAA
G[7] => LessThan3.IN9
G[7] => min_z[7].DATAA
G[7] => LessThan4.IN1
G[7] => Add6.IN9
G[7] => Equal3.IN0
G[7] => Add18.IN9
G[7] => Add23.IN1
G[7] => Add3.IN1
B[0] => LessThan0.IN8
B[0] => max.DATAA
B[0] => LessThan1.IN8
B[0] => min[0].DATAA
B[0] => LessThan4.IN16
B[0] => Add3.IN16
B[0] => LessThan5.IN16
B[0] => Add14.IN16
B[0] => Add9.IN8
B[0] => Add6.IN8
B[1] => LessThan0.IN7
B[1] => max.DATAA
B[1] => LessThan1.IN7
B[1] => min[1].DATAA
B[1] => LessThan4.IN15
B[1] => Add3.IN15
B[1] => LessThan5.IN15
B[1] => Add14.IN15
B[1] => Add9.IN7
B[1] => Add6.IN7
B[2] => LessThan0.IN6
B[2] => max.DATAA
B[2] => LessThan1.IN6
B[2] => min[2].DATAA
B[2] => LessThan4.IN14
B[2] => Add3.IN14
B[2] => LessThan5.IN14
B[2] => Add14.IN14
B[2] => Add9.IN6
B[2] => Add6.IN6
B[3] => LessThan0.IN5
B[3] => max.DATAA
B[3] => LessThan1.IN5
B[3] => min[3].DATAA
B[3] => LessThan4.IN13
B[3] => Add3.IN13
B[3] => LessThan5.IN13
B[3] => Add14.IN13
B[3] => Add9.IN5
B[3] => Add6.IN5
B[4] => LessThan0.IN4
B[4] => max.DATAA
B[4] => LessThan1.IN4
B[4] => min[4].DATAA
B[4] => LessThan4.IN12
B[4] => Add3.IN12
B[4] => LessThan5.IN12
B[4] => Add14.IN12
B[4] => Add9.IN4
B[4] => Add6.IN4
B[5] => LessThan0.IN3
B[5] => max.DATAA
B[5] => LessThan1.IN3
B[5] => min[5].DATAA
B[5] => LessThan4.IN11
B[5] => Add3.IN11
B[5] => LessThan5.IN11
B[5] => Add14.IN11
B[5] => Add9.IN3
B[5] => Add6.IN3
B[6] => LessThan0.IN2
B[6] => max.DATAA
B[6] => LessThan1.IN2
B[6] => min[6].DATAA
B[6] => LessThan4.IN10
B[6] => Add3.IN10
B[6] => LessThan5.IN10
B[6] => Add14.IN10
B[6] => Add9.IN2
B[6] => Add6.IN2
B[7] => LessThan0.IN1
B[7] => max.DATAA
B[7] => LessThan1.IN1
B[7] => min[7].DATAA
B[7] => LessThan4.IN9
B[7] => Add3.IN9
B[7] => LessThan5.IN9
B[7] => Add14.IN9
B[7] => Add9.IN1
B[7] => Add6.IN1
H[0] <= H.DB_MAX_OUTPUT_PORT_TYPE
H[1] <= H.DB_MAX_OUTPUT_PORT_TYPE
H[2] <= H.DB_MAX_OUTPUT_PORT_TYPE
H[3] <= H.DB_MAX_OUTPUT_PORT_TYPE
H[4] <= H.DB_MAX_OUTPUT_PORT_TYPE
H[5] <= H.DB_MAX_OUTPUT_PORT_TYPE
H[6] <= H.DB_MAX_OUTPUT_PORT_TYPE
H[7] <= H.DB_MAX_OUTPUT_PORT_TYPE
S[0] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[5] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[6] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[7] <= S.DB_MAX_OUTPUT_PORT_TYPE
V[0] <= max.DB_MAX_OUTPUT_PORT_TYPE
V[1] <= max.DB_MAX_OUTPUT_PORT_TYPE
V[2] <= max.DB_MAX_OUTPUT_PORT_TYPE
V[3] <= max.DB_MAX_OUTPUT_PORT_TYPE
V[4] <= max.DB_MAX_OUTPUT_PORT_TYPE
V[5] <= max.DB_MAX_OUTPUT_PORT_TYPE
V[6] <= max.DB_MAX_OUTPUT_PORT_TYPE
V[7] <= max.DB_MAX_OUTPUT_PORT_TYPE


