<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/AMDGPUISelLowering.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;18.1.0rc</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">AMDGPUISelLowering.h</div></div>
</div><!--header-->
<div class="contents">
<a href="AMDGPUISelLowering_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===-- AMDGPUISelLowering.h - AMDGPU Lowering Interface --------*- C++ -*-===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span><span class="comment"></span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">/// \file</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">/// Interface definition of the TargetLowering class that is common</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">/// to all AMD GPUs.</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span> </div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#ifndef LLVM_LIB_TARGET_AMDGPU_AMDGPUISELLOWERING_H</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#define LLVM_LIB_TARGET_AMDGPU_AMDGPUISELLOWERING_H</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span> </div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &quot;<a class="code" href="CallingConvLower_8h.html">llvm/CodeGen/CallingConvLower.h</a>&quot;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &quot;<a class="code" href="TargetLowering_8h.html">llvm/CodeGen/TargetLowering.h</a>&quot;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span> </div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="keyword">class </span>AMDGPUMachineFunction;</div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="keyword">class </span><a class="code hl_define" href="AMDGPUInstructionSelector_8cpp.html#a12978c1b87569c406b81c0ff721d418a">AMDGPUSubtarget</a>;</div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="keyword">struct </span>ArgDescriptor;</div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUTargetLowering.html">   27</a></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1AMDGPUTargetLowering.html">AMDGPUTargetLowering</a> : <span class="keyword">public</span> <a class="code hl_class" href="classllvm_1_1TargetLowering.html">TargetLowering</a> {</div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a> *Subtarget;</div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment"></span> </div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">  /// \returns AMDGPUISD::FFBH_U32 node if the incoming \p Op may have been</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">  /// legalized from a smaller type VT. Need to match pre-legalized type because</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">  /// the generic legalization inserts the add/sub between the select and</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment">  /// compare.</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> getFFBX_U32(<a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <span class="keywordtype">unsigned</span> Opc) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span> </div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="keyword">public</span>:<span class="comment"></span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">  /// \returns The minimum number of bits needed to store the value of \Op as an</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">  /// unsigned integer. Truncating to this size and then zero-extending to the</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">  /// original size will not change the value.</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#acd87db70cdd379bbe637cdd47902e3c1">numBitsUnsigned</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG);</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment"></span> </div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">  /// \returns The minimum number of bits needed to store the value of \Op as a</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">  /// signed integer. Truncating to this size and then sign-extending to the</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment">  /// original size will not change the value.</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a0238909162902c113be9f912d02f35a2">numBitsSigned</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG);</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span> </div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="keyword">protected</span>:</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a24cc4a1d21ea4653fdd760e2d7ae930e">LowerEXTRACT_SUBVECTOR</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a13428801d19f40af7da16a16d76329fb">LowerCONCAT_VECTORS</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;<span class="comment"></span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">  /// Split a vector store into multiple scalar stores.</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">  /// \returns The resulting chain.</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment"></span> </div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a44ff264cec63b1f24bef941423c2ae5b">LowerFREM</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a320ee4dc0443cbff7002d140d19d9c31">LowerFCEIL</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#ad0dbb24291ed1233a95588724ebd87e9">LowerFTRUNC</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#ae48bbb9921feca789df1b15e88845d46">LowerFRINT</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#ac1024751a2b0f9481676cd996f737115">LowerFNEARBYINT</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span> </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#acb08518735dd5a6add8a754124198fd3">LowerFROUNDEVEN</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a16af4d76ff324087fcb805c002e183af">LowerFROUND</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a6639fdbc7f45eb3560a44d35e57fc782">LowerFFLOOR</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span> </div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#ad51f84320038e868d4472f1b93ea6a36">allowApproxFunc</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code hl_struct" href="structllvm_1_1SDNodeFlags.html">SDNodeFlags</a> Flags);</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a58970668183d813014f564e59eafbef6">needsDenormHandlingF32</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Src,</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>                                     <a class="code hl_struct" href="structllvm_1_1SDNodeFlags.html">SDNodeFlags</a> Flags);</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a8b9405405e3fd94cb6afc437af701f68">getIsLtSmallestNormal</a>(<a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>,</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>                                <a class="code hl_struct" href="structllvm_1_1SDNodeFlags.html">SDNodeFlags</a> Flags) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a8fd61f288d29d0a4114ca74f4befd17d">getIsFinite</a>(<a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_struct" href="structllvm_1_1SDNodeFlags.html">SDNodeFlags</a> Flags) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>  std::pair&lt;SDValue, SDValue&gt; <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#ac5177832b2a049a7c1dfe8181ba484fb">getScaledLogInput</a>(<a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>                                                <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDLoc.html">SDLoc</a> SL, <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>,</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>                                                <a class="code hl_struct" href="structllvm_1_1SDNodeFlags.html">SDNodeFlags</a> Flags) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span> </div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a9e5497bdd4fed0bbcf14f0ed4ebcef1a">LowerFLOG2</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a984d43e3f7d19822c71c5dac6a9dd650">LowerFLOGCommon</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a4d1e2e9fac187bb09b35919cf6751b27">LowerFLOG10</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a36455b0ba9798baf0dc4c885bf9c5dcb">LowerFLOGUnsafe</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;SL, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>                          <span class="keywordtype">bool</span> IsLog10, <a class="code hl_struct" href="structllvm_1_1SDNodeFlags.html">SDNodeFlags</a> Flags) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a85a67ca78e3498a4209ad41d56f8227b">lowerFEXP2</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span> </div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#ad072639d1316475838d9e2f5a377d585">lowerFEXPUnsafe</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;SL, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>                          <a class="code hl_struct" href="structllvm_1_1SDNodeFlags.html">SDNodeFlags</a> Flags) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a747d493a2f901b9b82f499e9e9d602f0">lowerFEXP10Unsafe</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;SL, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>                            <a class="code hl_struct" href="structllvm_1_1SDNodeFlags.html">SDNodeFlags</a> Flags) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a8b4d189fb624411d2c3e6d460da3796f">lowerFEXP</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span> </div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#ade59eb1dd55df02b0bbba47ad0274c99">lowerCTLZResults</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span> </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#aae4e2c7609965dd1067b5be39e85af23">LowerCTLZ_CTTZ</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span> </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a9a325c5bab9cf354d0d83623094cf9d1">LowerINT_TO_FP32</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">bool</span> <a class="code hl_enumvalue" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a4f39c12d317c20af90de8c186c92d1f8">LowerINT_TO_FP64</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">bool</span> <a class="code hl_enumvalue" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a77e6c251ad11a37c573a5ecd3ebbafb8">LowerUINT_TO_FP</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#aab4b5080df65dcf07d19dce5b8111396">LowerSINT_TO_FP</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span> </div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#ae127ddeaa14f88d3ce4c60f0d07ccec9">LowerFP_TO_INT64</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">bool</span> <a class="code hl_enumvalue" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a50d6cc7f6a30055914ca1598d668f7bc">LowerFP_TO_FP16</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a6a3c650899a7c981c27b4b2c652266b4">LowerFP_TO_INT</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span> </div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#ac2a107ae57d52b3efb40096c179e270d">LowerSIGN_EXTEND_INREG</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span> </div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="keyword">protected</span>:</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a273d2011b48b740db185cdcdf4decf76">shouldCombineMemoryType</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a13463f9ee8babeef33857cbbc8ea4af1">performLoadCombine</a>(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code hl_struct" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#ad85146c9cfc75b8fe84203e7b920b9e2">performStoreCombine</a>(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code hl_struct" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a2c8bc97059759cb53b363069723311ef">performAssertSZExtCombine</a>(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code hl_struct" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#ae4ec834dd7b4ce858321ecad900e9363">performIntrinsicWOChainCombine</a>(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code hl_struct" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span> </div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a2a6ac5eb53f29d680d116a97de4e53a8">splitBinaryBitConstantOpImpl</a>(<a class="code hl_struct" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;SL,</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>                                       <span class="keywordtype">unsigned</span> Opc, <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_variable" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>,</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>                                       <a class="code hl_class" href="classuint32__t.html">uint32_t</a> ValLo, <a class="code hl_class" href="classuint32__t.html">uint32_t</a> ValHi) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a4a2c60919236f6bec42a5a1cd2e0fadb">performShlCombine</a>(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code hl_struct" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a801abfb2be28ad60d1a5f79828e99a41">performSraCombine</a>(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code hl_struct" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a89077a6acaf53615241018f1013dc349">performSrlCombine</a>(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code hl_struct" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#aa90790617dff98c702c09eb5e62e7430">performTruncateCombine</a>(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code hl_struct" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#ab049ba889709df922c683e1961c32ae9">performMulCombine</a>(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code hl_struct" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#ae60d2a6d5da1fa05bb8e59e09fb72612">performMulLoHiCombine</a>(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code hl_struct" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a3e110576778e9ccf929885efddeea4aa">performMulhsCombine</a>(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code hl_struct" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a09d46d8519c83130e03376d0d2e0008a">performMulhuCombine</a>(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code hl_struct" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a7f7b70914dc135fef1df446161972822">performCtlz_CttzCombine</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;SL, <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>, <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_variable" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>,</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>                             <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_variable" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, <a class="code hl_struct" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span> </div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a98d5db97af4726044d334c4a21cc9bd2">foldFreeOpFromSelect</a>(<a class="code hl_struct" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">TargetLowering::DAGCombinerInfo</a> &amp;DCI,</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>                               <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a66904f0583c44a66125515e02e4905b1">performSelectCombine</a>(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code hl_struct" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span> </div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>  <a class="code hl_enumeration" href="classllvm_1_1TargetLoweringBase.html#ad717707a2df4226d0388460e87c8cd84">TargetLowering::NegatibleCost</a></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>  <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a3356a3dffb74cce17f5c35dd3f68b7ea">getConstantNegateCost</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ConstantFPSDNode.html">ConstantFPSDNode</a> *<a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#aeca550e94280f7734c6e7e5672e1b2f8afd841a49aec1539bc88abc8ff9e170fb">C</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span> </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a6a7d63730380e17cc7355495627454d5">isConstantCostlierToNegate</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a544a02a070f8a473a2d747c3505e253b">isConstantCheaperToNegate</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a6913e341612419ecb5b860b6759b929c">performFNegCombine</a>(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code hl_struct" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#ae0d935eaffbef9423e07ac82afb5eeb3">performFAbsCombine</a>(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code hl_struct" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#ad9d34da62b4146ef6290977107ea7ead">performRcpCombine</a>(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code hl_struct" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span> </div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>  <span class="keyword">static</span> <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#aa1cac5332a31f59e2455eaad0fb11278">getEquivalentMemType</a>(<a class="code hl_class" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="code hl_variable" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT);</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span> </div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>  <span class="keyword">virtual</span> <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a6a5658766cf2558d59b0344bb48f0754">LowerGlobalAddress</a>(<a class="code hl_class" href="classllvm_1_1AMDGPUMachineFunction.html">AMDGPUMachineFunction</a> *MFI, <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>,</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>                                     <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment"></span> </div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment">  /// Return 64-bit value Op as two 32-bit integers.</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment"></span>  std::pair&lt;SDValue, SDValue&gt; <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#aaf8d7f83f5f1ac927a1f43a8db7ce730">split64BitValue</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>,</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>                                              <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#ade43855f04d97068b4fe4244ad205fb4">getLoHalf64</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#af1dafe04d5c38b74c95d3ea84e35175f">getHiHalf64</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment"></span> </div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment">  /// Split a vector type into two parts. The first part is a power of two</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment">  /// vector. The second part is whatever is left over, and is a scalar if it</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment">  /// would otherwise be a 1-vector.</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment"></span>  std::pair&lt;EVT, EVT&gt; <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#af11e81ec39d8b1108c8aae7a8cc4d605">getSplitDestVTs</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> &amp;VT, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment"></span> </div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment">  /// Split a vector value into two parts of types LoVT and HiVT. HiVT could be</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment">  /// scalar.</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment"></span>  std::pair&lt;SDValue, SDValue&gt; <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a95e6431ff6ad6b548c061a19df107850">splitVector</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>                                          <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> &amp;LoVT, <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> &amp;HighVT,</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>                                          <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment"></span> </div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment">  /// Split a vector load into 2 loads of half the vector.</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a0bd751c4c85d494e52e578b6bc10f8bc">SplitVectorLoad</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment"></span> </div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment">  /// Widen a suitably aligned v3 load. For all other cases, split the input</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment">  /// vector load.</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#aeca06367a5dacb988586dfa1b94fa0c1">WidenOrSplitVectorLoad</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment"></span> </div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment">  /// Split a vector store into 2 stores of half the vector.</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#aad3b6954334c350e17f08d707e1f102f">SplitVectorStore</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span> </div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUTargetLowering.html#a2de15b0aa7d9e5739e7ba791d7516882">  168</a></span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a2de15b0aa7d9e5739e7ba791d7516882">LowerSTORE</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a4c55ea322cde31251b9727c6109895bd">LowerSDIVREM</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#ae54e04166dc3c7f87ac2d1393dbf2c1e">LowerUDIVREM</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a6f30e11353716cf175b1fb59b11cb6f4">LowerDIVREM24</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">bool</span> sign) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#aec76b73c15365e949f7322e371e6471b">LowerUDIVREM64</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>                                    <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;<a class="code hl_variable" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span> </div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a13c4414eff134cca785b7f6e50dec7cb">analyzeFormalArgumentsCompute</a>(</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>    <a class="code hl_class" href="classllvm_1_1CCState.html">CCState</a> &amp;State,</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;Ins) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span> </div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>  <a class="code hl_class" href="classllvm_1_1AMDGPUTargetLowering.html">AMDGPUTargetLowering</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;TM, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a> &amp;STI);</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span> </div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a8d3a83988f21240cc7ebabcaf22ddfd6">mayIgnoreSignedZero</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span> </div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUTargetLowering.html#aac8d173aca5b7a57cc264a77303f50b1">  184</a></span>  <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#aac8d173aca5b7a57cc264a77303f50b1">stripBitcast</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Val) {</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>    <span class="keywordflow">return</span> Val.<a class="code hl_function" href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">getOpcode</a>() == <a class="code hl_enumvalue" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">ISD::BITCAST</a> ? Val.<a class="code hl_function" href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">getOperand</a>(0) : Val;</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>  }</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span> </div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#ae13cfbd2de579359b370b4b7971e3ca1">shouldFoldFNegIntoSrc</a>(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *FNeg, <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> FNegSrc);</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#aca708dccf3303e8529183ba47e14642b">allUsesHaveSourceMods</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>,</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>                                    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="DFAJumpThreading_8cpp.html#aa7c006860d37cf6192a6339a35743888">CostThreshold</a> = 4);</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a9b9007ba3cc8c225dbb8e89fbfabc1a9">isFAbsFree</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a4cb5f3e841a19c00cf078f9b65886e4e">isFNegFree</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a2ed8040b1178ab7333dc69161e2b09b6">isTruncateFree</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> Src, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> Dest) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a2ed8040b1178ab7333dc69161e2b09b6">isTruncateFree</a>(<a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *Src, <a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *Dest) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span> </div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a84e23075cb31b3959abf7b6022a0884f">isZExtFree</a>(<a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *Src, <a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *Dest) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a84e23075cb31b3959abf7b6022a0884f">isZExtFree</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> Src, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> Dest) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span> </div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#aaea9e6e5e0dec58e46e4ffe57898fb90">getNegatedExpression</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>                               <span class="keywordtype">bool</span> LegalOperations, <span class="keywordtype">bool</span> ForCodeSize,</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>                               <a class="code hl_enumeration" href="classllvm_1_1TargetLoweringBase.html#ad717707a2df4226d0388460e87c8cd84">NegatibleCost</a> &amp;<a class="code hl_class" href="classllvm_1_1InstructionCost.html">Cost</a>,</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>                               <span class="keywordtype">unsigned</span> <a class="code hl_enumvalue" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span> </div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a9dad3043ef0cab5c9eb7f2458424adbb">isNarrowingProfitable</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> SrcVT, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> DestVT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span> </div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a4332a6c6b7e415a85911602414542140">isDesirableToCommuteWithShift</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>,</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>                                     <a class="code hl_enumeration" href="namespacellvm.html#aa6d856e4879bb775617f8c3634773b7a">CombineLevel</a> Level) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span> </div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>  <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a0b1f78ee0016593bc78e5a7d926ee668">getTypeForExtReturn</a>(<a class="code hl_class" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT,</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>                          <a class="code hl_enumeration" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110">ISD::NodeType</a> ExtendKind) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span> </div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>  <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a953df07e79c704e6dfc7cb191f3732f0">getVectorIdxTy</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a802f2fdd577459fc2fa593e510e2dcc8">isSelectSupported</a>(<a class="code hl_enumeration" href="classllvm_1_1TargetLoweringBase.html#a575e134a5e8414029a5c4a284858e6cd">SelectSupportKind</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span> </div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#acd2d8ceb743ffe76c8647eeba439fcdd">isFPImmLegal</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1APFloat.html">APFloat</a> &amp;Imm, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT,</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>                    <span class="keywordtype">bool</span> ForCodeSize) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#ad6aad70f3c5691f093fdda1782dcc8d5">ShouldShrinkFPConstant</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a9131ae18383241b54e466cf623a7312b">shouldReduceLoadWidth</a>(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *Load,</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>                             <a class="code hl_enumeration" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">ISD::LoadExtType</a> ExtType,</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>                             <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> ExtVT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span> </div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a8ffc0933141e7a87b1b1b2b474f576da">isLoadBitCastBeneficial</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a>, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO) <span class="keyword">const</span> <span class="keyword">final</span>;</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span> </div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a1df508eac5e535b04fa944dd24c56a57">storeOfVectorConstantIsCheap</a>(<span class="keywordtype">bool</span> IsZero, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> MemVT,</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>                                    <span class="keywordtype">unsigned</span> NumElem,</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>                                    <span class="keywordtype">unsigned</span> AS) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a3125064e12a1be393d79e6d2356bef71">aggressivelyPreferBuildVectorSources</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VecVT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a7cda1381c51ec4d4b73b8024b056e01e">isCheapToSpeculateCttz</a>(<a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *Ty) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a4b95569f6f5ea57a01f36bfac2ffb787">isCheapToSpeculateCtlz</a>(<a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *Ty) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span> </div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a430354699c0f912f4078f57fcc607319">isSDNodeAlwaysUniform</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>  <span class="keyword">static</span> <a class="code hl_typedef" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *<a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#ac6c3ecb76f1a2b56378ea30a8f895979">CCAssignFnForCall</a>(<a class="code hl_class" href="classunsigned.html">CallingConv::ID</a> <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <span class="keywordtype">bool</span> IsVarArg);</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>  <span class="keyword">static</span> <a class="code hl_typedef" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *<a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#ac50d36f342b4fd1dad4441e59b29051a">CCAssignFnForReturn</a>(<a class="code hl_class" href="classunsigned.html">CallingConv::ID</a> <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <span class="keywordtype">bool</span> IsVarArg);</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span> </div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#ad768c6e8777e25ab6cba9285d2c01c87">LowerReturn</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code hl_class" href="classunsigned.html">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>                      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::OutputArg&gt;</a> &amp;Outs,</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>                      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;OutVals, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>                      <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span> </div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a5275881bd107ea2567bbcc6170773d4a">addTokenForArgument</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Chain,</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>                              <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>                              <a class="code hl_class" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI,</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>                              <span class="keywordtype">int</span> ClobberedFI) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span> </div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a2b01b00892f78bc1a75f271e3b9042f5">lowerUnhandledCall</a>(CallLoweringInfo &amp;CLI,</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>                             <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals,</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>                             <a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> Reason) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a87233ac3dee7d1baf830dc37268e179d">LowerCall</a>(CallLoweringInfo &amp;CLI,</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>                    <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span> </div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#ad47eb141a735c9c43d062fe6f931b31b">LowerDYNAMIC_STACKALLOC</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a5066c1ab86d5c2470c5fcfa215399b0d">LowerOperation</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#ae8ade4269715b02714b67bdf1a0b9ba5">PerformDAGCombine</a>(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#ad968ecdcaf64b24df6515220e36bdb5d">ReplaceNodeResults</a>(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> * <a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>,</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>                          <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;<a class="code hl_variable" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>,</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>                          <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span> </div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#afcd4be086e69b1f75ca347ec794dea3b">combineFMinMaxLegacyImpl</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_variable" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>,</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>                                   <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_variable" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> True, <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> False,</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>                                   <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span> </div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a04f37b0be46418aec20de01e0b389303">combineFMinMaxLegacy</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_variable" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>,</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>                               <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_variable" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>, <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> True, <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> False,</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>                               <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_variable" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span> </div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>  <span class="keyword">const</span> <span class="keywordtype">char</span>* <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#ac1f9567380bcff27bac5f4bf4750c47e">getTargetNodeName</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span> </div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>  <span class="comment">// FIXME: Turn off MergeConsecutiveStores() before Instruction Selection for</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>  <span class="comment">// AMDGPU.  Commit r319036,</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>  <span class="comment">// (https://github.com/llvm/llvm-project/commit/db77e57ea86d941a4262ef60261692f4cb6893e6)</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>  <span class="comment">// turned on MergeConsecutiveStores() before Instruction Selection for all</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>  <span class="comment">// targets.  Enough AMDGPU compiles go into an infinite loop (</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>  <span class="comment">// MergeConsecutiveStores() merges two stores; LegalizeStoreOps() un-merges;</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>  <span class="comment">// MergeConsecutiveStores() re-merges, etc. ) to warrant turning it off for</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>  <span class="comment">// now.</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUTargetLowering.html#aefa65434116c09d02df76de19d5889ad">  277</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#aefa65434116c09d02df76de19d5889ad">mergeStoresAfterLegalization</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a>)<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <span class="keyword">false</span>; }</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span> </div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUTargetLowering.html#af7a9478d27cc96e1005772d3e47de7b5">  279</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#af7a9478d27cc96e1005772d3e47de7b5">isFsqrtCheap</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Operand, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>  }</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#aa7096330c4dedf69342af3e87084027f">getSqrtEstimate</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Operand, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">int</span> <a class="code hl_enumvalue" href="classllvm_1_1TargetLoweringBase.html#a0cbb26a6b04c9a328e0e0966881da33fa8e243db2e3806dcf4997c408a355ddfc">Enabled</a>,</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>                           <span class="keywordtype">int</span> &amp;RefinementSteps, <span class="keywordtype">bool</span> &amp;UseOneConstNR,</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>                           <span class="keywordtype">bool</span> Reciprocal) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#ab896bc8d88c40cb995c6286c2204e260">getRecipEstimate</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Operand, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">int</span> <a class="code hl_enumvalue" href="classllvm_1_1TargetLoweringBase.html#a0cbb26a6b04c9a328e0e0966881da33fa8e243db2e3806dcf4997c408a355ddfc">Enabled</a>,</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>                           <span class="keywordtype">int</span> &amp;RefinementSteps) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span> </div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUTargetLowering.html#a4713251cc0d94764b3bafeff64a26c79">  288</a></span>  <span class="keyword">virtual</span> <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a4713251cc0d94764b3bafeff64a26c79">PostISelFolding</a>(<a class="code hl_class" href="classllvm_1_1MachineSDNode.html">MachineSDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>,</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>                                  <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span> = 0;</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment"></span> </div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment">  /// Determine which of the bits specified in \p Mask are known to be</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment">  /// either zero or one and return them in the \p KnownZero and \p KnownOne</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment">  /// bitsets.</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment"></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a251b4037da222d49a7b332d241f63ea6">computeKnownBitsForTargetNode</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>,</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>                                     <a class="code hl_struct" href="structllvm_1_1KnownBits.html">KnownBits</a> &amp;Known,</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>                                     <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts,</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>                                     <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>                                     <span class="keywordtype">unsigned</span> <a class="code hl_enumvalue" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a> = 0) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span> </div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a06b5f6e2134c6eaee1e1e95b5468c0be">ComputeNumSignBitsForTargetNode</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts,</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>                                           <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>                                           <span class="keywordtype">unsigned</span> <a class="code hl_enumvalue" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a> = 0) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span> </div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#aa8d26126af786ae0383671d0ebab6fd1">computeNumSignBitsForTargetInstr</a>(<a class="code hl_class" href="classllvm_1_1GISelKnownBits.html">GISelKnownBits</a> &amp;<a class="code hl_variable" href="BlockFrequencyInfo_8cpp.html#a882e33145fd2a17174b47d3f964a6b2d">Analysis</a>,</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>                                            <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> R,</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>                                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts,</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>                                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>                                            <span class="keywordtype">unsigned</span> <a class="code hl_enumvalue" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a> = 0) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span> </div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#acd6d3300fd7843329d88c1a1790ab0d7">isKnownNeverNaNForTargetNode</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>,</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>                                    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>                                    <span class="keywordtype">bool</span> SNaN = <span class="keyword">false</span>,</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>                                    <span class="keywordtype">unsigned</span> <a class="code hl_enumvalue" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a> = 0) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span> </div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a55d8102309ad2abd664109a87f4ac6e5">isReassocProfitable</a>(<a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> N0,</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>                           <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> N1) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="comment"></span> </div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="comment">  /// Helper function that adds Reg to the LiveIn list of the DAG&#39;s</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="comment">  /// MachineFunction.</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment">  /// \returns a RegisterSDNode representing Reg if \p RawReg is true, otherwise</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment">  /// a copy from the register.</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#aad3a92089da26bb01502f5f53792aa6d">CreateLiveInRegister</a>(<a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>                               <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT,</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;SL,</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>                               <span class="keywordtype">bool</span> RawReg = <span class="keyword">false</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUTargetLowering.html#ab97aac84df43680850d552a2a42d7cc0">  328</a></span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#ab97aac84df43680850d552a2a42d7cc0">CreateLiveInRegister</a>(<a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>                               <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#aad3a92089da26bb01502f5f53792aa6d">CreateLiveInRegister</a>(DAG, RC, <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, VT, <a class="code hl_class" href="classllvm_1_1SDLoc.html">SDLoc</a>(DAG.<a class="code hl_function" href="classllvm_1_1SelectionDAG.html#af0f68c9c0e4a38aebd5773f80dd5b716">getEntryNode</a>()));</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>  }</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span> </div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>  <span class="comment">// Returns the raw live in register rather than a copy from it.</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUTargetLowering.html#a7cac8f57dc664e3f6933cb4d060d7747">  335</a></span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a7cac8f57dc664e3f6933cb4d060d7747">CreateLiveInRegisterRaw</a>(<a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>                                  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>                                  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#aad3a92089da26bb01502f5f53792aa6d">CreateLiveInRegister</a>(DAG, RC, <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, VT, <a class="code hl_class" href="classllvm_1_1SDLoc.html">SDLoc</a>(DAG.<a class="code hl_function" href="classllvm_1_1SelectionDAG.html#af0f68c9c0e4a38aebd5773f80dd5b716">getEntryNode</a>()), <span class="keyword">true</span>);</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>  }</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="comment"></span> </div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="comment">  /// Similar to CreateLiveInRegister, except value maybe loaded from a stack</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="comment">  /// slot rather than passed in a register.</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a9c10e3651139ad6ec8af95a7b7fb152d">loadStackInputValue</a>(<a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>                              <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT,</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>                              <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;SL,</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>                              int64_t <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span> </div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a1c9659f794755f065314788b9546ea82">storeStackInputValue</a>(<a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;SL,</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>                               <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Chain,</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>                               <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> ArgVal,</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>                               int64_t <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span> </div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a6e1294084507417fe6404d7b7b9c9471">loadInputValue</a>(<a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>                         <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>                         <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;SL,</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>                         <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1ArgDescriptor.html">ArgDescriptor</a> &amp;Arg) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span> </div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUTargetLowering.html#aabb66ae6636b6dbd45c1b66dd9353821">  359</a></span>  <span class="keyword">enum</span> <a class="code hl_enumeration" href="classllvm_1_1AMDGPUTargetLowering.html#aabb66ae6636b6dbd45c1b66dd9353821">ImplicitParameter</a> {</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUTargetLowering.html#aabb66ae6636b6dbd45c1b66dd9353821a3b608a404034c22b030fca524632ebb0">  360</a></span>    <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUTargetLowering.html#aabb66ae6636b6dbd45c1b66dd9353821a3b608a404034c22b030fca524632ebb0">FIRST_IMPLICIT</a>,</div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUTargetLowering.html#aabb66ae6636b6dbd45c1b66dd9353821a2ebed7459a9c75beedcb87a45b3800cf">  361</a></span>    <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUTargetLowering.html#aabb66ae6636b6dbd45c1b66dd9353821a2ebed7459a9c75beedcb87a45b3800cf">PRIVATE_BASE</a>,</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUTargetLowering.html#aabb66ae6636b6dbd45c1b66dd9353821a2e50c74ac7d9d4346f7ed1fa7d65802a">  362</a></span>    <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUTargetLowering.html#aabb66ae6636b6dbd45c1b66dd9353821a2e50c74ac7d9d4346f7ed1fa7d65802a">SHARED_BASE</a>,</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUTargetLowering.html#aabb66ae6636b6dbd45c1b66dd9353821aa0198e1c8a37613471dfc9d64c02beed">  363</a></span>    <a class="code hl_enumvalue" href="classllvm_1_1AMDGPUTargetLowering.html#aabb66ae6636b6dbd45c1b66dd9353821aa0198e1c8a37613471dfc9d64c02beed">QUEUE_PTR</a>,</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>  };</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="comment"></span> </div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment">  /// Helper function that returns the byte offset of the given</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment">  /// type of implicit parameter.</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment"></span>  <a class="code hl_class" href="classuint32__t.html">uint32_t</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a5a663b4deab0378b73e460588d96871a">getImplicitParameterOffset</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>                                      <span class="keyword">const</span> <a class="code hl_enumeration" href="classllvm_1_1AMDGPUTargetLowering.html#aabb66ae6636b6dbd45c1b66dd9353821">ImplicitParameter</a> Param) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span>  <a class="code hl_class" href="classuint32__t.html">uint32_t</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a5a663b4deab0378b73e460588d96871a">getImplicitParameterOffset</a>(<span class="keyword">const</span> <a class="code hl_class" href="classuint64__t.html">uint64_t</a> ExplicitKernArgSize,</div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>                                      <span class="keyword">const</span> <a class="code hl_enumeration" href="classllvm_1_1AMDGPUTargetLowering.html#aabb66ae6636b6dbd45c1b66dd9353821">ImplicitParameter</a> Param) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span> </div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUTargetLowering.html#a59e1cdbcaa50512155d71c575f450946">  373</a></span>  <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a59e1cdbcaa50512155d71c575f450946">getFenceOperandTy</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>    <span class="keywordflow">return</span> MVT::i32;</div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span>  }</div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span> </div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>  <a class="code hl_enumeration" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">AtomicExpansionKind</a> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a3ffe0b061b7394b3a331f03f991dfe8f">shouldExpandAtomicRMWInIR</a>(<a class="code hl_class" href="classllvm_1_1AtomicRMWInst.html">AtomicRMWInst</a> *) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span> </div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1AMDGPUTargetLowering.html#a993c092b9d456eff93f7cbda73fc74b0">shouldSinkOperands</a>(<a class="code hl_class" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>                          <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;Use *&gt;</a> &amp;Ops) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>};</div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span> </div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html">  383</a></span><span class="keyword">namespace </span>AMDGPUISD {</div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span> </div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0e">  385</a></span><span class="keyword">enum</span> <a class="code hl_enumeration" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0e">NodeType</a> : <span class="keywordtype">unsigned</span> {</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>  <span class="comment">// AMDIL ISD Opcodes</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea902721e90278dbb693ebec556f0718a3">  387</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea902721e90278dbb693ebec556f0718a3">FIRST_NUMBER</a> = <a class="code hl_enumvalue" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1">ISD::BUILTIN_OP_END</a>,</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea14e5b2623e3f79aa85f717030e8f6d68">  388</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea14e5b2623e3f79aa85f717030e8f6d68">UMUL</a>, <span class="comment">// 32bit unsigned multiplication</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3710f7b2b548ead08130e71d2d63edef">  389</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3710f7b2b548ead08130e71d2d63edef">BRANCH_COND</a>,</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>  <span class="comment">// End AMDIL ISD Opcodes</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span> </div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>  <span class="comment">// Function call.</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea73af676f5d9efdc09939270c55edff90">  393</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea73af676f5d9efdc09939270c55edff90">CALL</a>,</div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea94ca5748ef974a95fe92f90774617d92">  394</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea94ca5748ef974a95fe92f90774617d92">TC_RETURN</a>,</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaf327486e149f6dcb9bcf1d9fd6fc8d52">  395</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaf327486e149f6dcb9bcf1d9fd6fc8d52">TC_RETURN_GFX</a>,</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea225d900100a1e02744d46cc266b1c433">  396</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea225d900100a1e02744d46cc266b1c433">TC_RETURN_CHAIN</a>,</div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea86c25f116c7caed40b1cf3c083ca08e1">  397</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea86c25f116c7caed40b1cf3c083ca08e1">TRAP</a>,</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span> </div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>  <span class="comment">// Masked control flow nodes.</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eac5f4a93ee302ab324b2d6be4da7d1995">  400</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eac5f4a93ee302ab324b2d6be4da7d1995">IF</a>,</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea0173ca5cd8965ff549096df6c0869f0c">  401</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea0173ca5cd8965ff549096df6c0869f0c">ELSE</a>,</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea60d5ad554c76e8f21403ebedf166f15c">  402</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea60d5ad554c76e8f21403ebedf166f15c">LOOP</a>,</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span> </div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>  <span class="comment">// A uniform kernel return that terminates the wavefront.</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9f20403af085ff34136c8c284d6fad8c">  405</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9f20403af085ff34136c8c284d6fad8c">ENDPGM</a>,</div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span> </div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>  <span class="comment">// s_endpgm, but we may want to insert it in the middle of the block.</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaf099be6496682e994a62e74bff9667c1">  408</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaf099be6496682e994a62e74bff9667c1">ENDPGM_TRAP</a>,</div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span> </div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>  <span class="comment">// Return to a shader part&#39;s epilog code.</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eabb3b51ac8e54e86b5464018c02939c55">  411</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eabb3b51ac8e54e86b5464018c02939c55">RETURN_TO_EPILOG</a>,</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span> </div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>  <span class="comment">// Return with values from a non-entry function.</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea4cbd4dc4742ccef757e33f0752a15e69">  414</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea4cbd4dc4742ccef757e33f0752a15e69">RET_GLUE</a>,</div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span> </div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>  <span class="comment">// Convert a unswizzled wave uniform stack address to an address compatible</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>  <span class="comment">// with a vector offset for use in stack access.</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eafc9e8f6f7cbd326bc7d7456f711ea223">  418</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eafc9e8f6f7cbd326bc7d7456f711ea223">WAVE_ADDRESS</a>,</div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span> </div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea6166b5d53cc9816ecd1223614b964fd9">  420</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea6166b5d53cc9816ecd1223614b964fd9">DWORDADDR</a>,</div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea79067f8d6a2c24f4d33fc9da493a2037">  421</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea79067f8d6a2c24f4d33fc9da493a2037">FRACT</a>,</div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment"></span> </div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment">  /// CLAMP value between 0.0 and 1.0. NaN clamped to 0, following clamp output</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="comment">  /// modifier behavior with dx10_enable.</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eafcbfa7a671e1486a0322c51bdcdb0d7c">  425</a></span><span class="comment"></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eafcbfa7a671e1486a0322c51bdcdb0d7c">CLAMP</a>,</div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span> </div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>  <span class="comment">// This is SETCC with the full mask result which is used for a compare with a</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>  <span class="comment">// result bit per item in the wavefront.</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea4abad462fa316c06e5d0c9c80e5490ec">  429</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea4abad462fa316c06e5d0c9c80e5490ec">SETCC</a>,</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea02bcd5a1661d4e07caf00ba568a77b31">  430</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea02bcd5a1661d4e07caf00ba568a77b31">SETREG</a>,</div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span> </div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eab0d1573559f78092c7c0bf946ef9b10c">  432</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eab0d1573559f78092c7c0bf946ef9b10c">DENORM_MODE</a>,</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span> </div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>  <span class="comment">// FP ops with input and output chain.</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea6ea93bd531619261a61f34eb59c5e7d2">  435</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea6ea93bd531619261a61f34eb59c5e7d2">FMA_W_CHAIN</a>,</div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaa9b6b15abc704da34341aa029217d8a5">  436</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaa9b6b15abc704da34341aa029217d8a5">FMUL_W_CHAIN</a>,</div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span> </div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>  <span class="comment">// SIN_HW, COS_HW - f32 for SI, 1 ULP max error, valid from -100 pi to 100 pi.</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>  <span class="comment">// Denormals handled on some parts.</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea4d3421b2a779f5f0c5970c8f5f550c76">  440</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea4d3421b2a779f5f0c5970c8f5f550c76">COS_HW</a>,</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eadc97b8e5166b4d4370009a552c0f1f73">  441</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eadc97b8e5166b4d4370009a552c0f1f73">SIN_HW</a>,</div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea74d570da8b86d1a5f225daca0bd5f56a">  442</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea74d570da8b86d1a5f225daca0bd5f56a">FMAX_LEGACY</a>,</div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eabaf5be9cbc3336e4d547efa4ac1c9c6d">  443</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eabaf5be9cbc3336e4d547efa4ac1c9c6d">FMIN_LEGACY</a>,</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span> </div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae964dd93e7a7fdbbe3e2ded767b6743e">  445</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae964dd93e7a7fdbbe3e2ded767b6743e">FMAX3</a>,</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaf7d331417b4676e475fa1a9c6c556b0b">  446</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaf7d331417b4676e475fa1a9c6c556b0b">SMAX3</a>,</div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea15d564e330de468ec9ec7869c4906c45">  447</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea15d564e330de468ec9ec7869c4906c45">UMAX3</a>,</div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9d3121f4e456879833fdb42c71707495">  448</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9d3121f4e456879833fdb42c71707495">FMIN3</a>,</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae580f8cbe220058dba91ec0d8976727e">  449</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae580f8cbe220058dba91ec0d8976727e">SMIN3</a>,</div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eabe3bfee03d3544d92d8b5a4f180f15e5">  450</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eabe3bfee03d3544d92d8b5a4f180f15e5">UMIN3</a>,</div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea95a3a9fcf85d6bfad93662a37fdea331">  451</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea95a3a9fcf85d6bfad93662a37fdea331">FMED3</a>,</div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaab46dcb22e0120027336ef02f78080ba">  452</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaab46dcb22e0120027336ef02f78080ba">SMED3</a>,</div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea421b46b3ade824d5fbf027a3f674db46">  453</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea421b46b3ade824d5fbf027a3f674db46">UMED3</a>,</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea35b28e52da90578ab45a3fcf521d1383">  454</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea35b28e52da90578ab45a3fcf521d1383">FMAXIMUM3</a>,</div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eafaa1281d8a0144afb7fcbc03366af1fc">  455</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eafaa1281d8a0144afb7fcbc03366af1fc">FMINIMUM3</a>,</div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9274b426ddcae6f57d1e4ae38e81bdc1">  456</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9274b426ddcae6f57d1e4ae38e81bdc1">FDOT2</a>,</div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea1be6f435b11e6bd74678117ccadc9117">  457</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea1be6f435b11e6bd74678117ccadc9117">URECIP</a>,</div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea0819f8cbdd0851cea7a14606204c92fa">  458</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea0819f8cbdd0851cea7a14606204c92fa">DIV_SCALE</a>,</div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea41ea4b5f98221f62807712205a8d37f7">  459</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea41ea4b5f98221f62807712205a8d37f7">DIV_FMAS</a>,</div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5b23f9813222573c51bc3a8a616494a0">  460</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5b23f9813222573c51bc3a8a616494a0">DIV_FIXUP</a>,</div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span>  <span class="comment">// For emitting ISD::FMAD when f32 denormals are enabled because mac/mad is</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span>  <span class="comment">// treated as an illegal operation.</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea509df107f0a734f8d545ad3f7af30831">  463</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea509df107f0a734f8d545ad3f7af30831">FMAD_FTZ</a>,</div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span> </div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span>  <span class="comment">// RCP, RSQ - For f32, 1 ULP max error, no denormal handling.</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span>  <span class="comment">//            For f64, max error 2^29 ULP, handles denormals.</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea480770519d97b188b42a1a0aa660a3db">  467</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea480770519d97b188b42a1a0aa660a3db">RCP</a>,</div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea6bf36266eccc139178a6078daefaf934">  468</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea6bf36266eccc139178a6078daefaf934">RSQ</a>,</div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaf0f4e4ad0fa467f574bf5f983a81d202">  469</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaf0f4e4ad0fa467f574bf5f983a81d202">RCP_LEGACY</a>,</div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea51178790d7c73b373338c52de42b4e96">  470</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea51178790d7c73b373338c52de42b4e96">RCP_IFLAG</a>,</div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span> </div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span>  <span class="comment">// log2, no denormal handling for f32.</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea142323a51f7893d2ea77cc7f55580b0a">  473</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea142323a51f7893d2ea77cc7f55580b0a">LOG</a>,</div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span> </div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>  <span class="comment">// exp2, no denormal handling for f32.</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea811ea7900036498b8e776687544ef03a">  476</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea811ea7900036498b8e776687544ef03a">EXP</a>,</div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span> </div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea2aea035f778d5c12c6350fa76de35941">  478</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea2aea035f778d5c12c6350fa76de35941">FMUL_LEGACY</a>,</div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea41c8322a0c1353beca047ee2d6c0742d">  479</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea41c8322a0c1353beca047ee2d6c0742d">RSQ_CLAMP</a>,</div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea91ac5439df5245511c113f8833356321">  480</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea91ac5439df5245511c113f8833356321">FP_CLASS</a>,</div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea51d107fa5c507cf013b59ff5a25749ae">  481</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea51d107fa5c507cf013b59ff5a25749ae">DOT4</a>,</div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea2e4d87084baa45989bef5935e3ed9e5d">  482</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea2e4d87084baa45989bef5935e3ed9e5d">CARRY</a>,</div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae2ed13c5c040dbec79e93f11c09c4d57">  483</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae2ed13c5c040dbec79e93f11c09c4d57">BORROW</a>,</div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eacb028e9739d033de026de0a3b2ac9f9e">  484</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eacb028e9739d033de026de0a3b2ac9f9e">BFE_U32</a>,  <span class="comment">// Extract range of bits with zero extension to 32-bits.</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9d8dde2474ce68109f2472f204072c80">  485</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9d8dde2474ce68109f2472f204072c80">BFE_I32</a>,  <span class="comment">// Extract range of bits with sign extension to 32-bits.</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eafbca76f7875e080d97cee761de04d996">  486</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eafbca76f7875e080d97cee761de04d996">BFI</a>,      <span class="comment">// (src0 &amp; src1) | (~src0 &amp; src2)</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaa257ce6c70a5ceadfc079dfcd101db51">  487</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaa257ce6c70a5ceadfc079dfcd101db51">BFM</a>,      <span class="comment">// Insert a range of bits into a 32-bit word.</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea47a3e4d50c2a91fd380b7ecb92260117">  488</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea47a3e4d50c2a91fd380b7ecb92260117">FFBH_U32</a>, <span class="comment">// ctlz with -1 if input is zero.</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea1ccdf175d98c6185d058929850b208c6">  489</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea1ccdf175d98c6185d058929850b208c6">FFBH_I32</a>,</div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea15b0c32f5da14cffc6456d659d784e06">  490</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea15b0c32f5da14cffc6456d659d784e06">FFBL_B32</a>, <span class="comment">// cttz with -1 if input is zero.</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eace5b3b15d1d5f95bee02434672f45f4f">  491</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eace5b3b15d1d5f95bee02434672f45f4f">MUL_U24</a>,</div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea05cf29ebf61481e1e9b60c16421956cc">  492</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea05cf29ebf61481e1e9b60c16421956cc">MUL_I24</a>,</div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea1ec402986ec4e0050c9cd092877ebb86">  493</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea1ec402986ec4e0050c9cd092877ebb86">MULHI_U24</a>,</div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eacf88f212c148563537f24c48e1fedd5a">  494</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eacf88f212c148563537f24c48e1fedd5a">MULHI_I24</a>,</div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3104e83ec08c0571b350e451f19efb50">  495</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3104e83ec08c0571b350e451f19efb50">MAD_U24</a>,</div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eadfc6f671e6046a1b1e1158b16920b168">  496</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eadfc6f671e6046a1b1e1158b16920b168">MAD_I24</a>,</div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea760ece3c08b02521b09f90ee5a5e4fdb">  497</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea760ece3c08b02521b09f90ee5a5e4fdb">MAD_U64_U32</a>,</div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae110f734779ea7435c1f89a1b019e8e9">  498</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae110f734779ea7435c1f89a1b019e8e9">MAD_I64_I32</a>,</div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5af8d311a572d1aba24e25c20d1d7923">  499</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5af8d311a572d1aba24e25c20d1d7923">PERM</a>,</div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea125765d08e486bffa41af032e3a062ce">  500</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea125765d08e486bffa41af032e3a062ce">TEXTURE_FETCH</a>,</div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaea1bac367b725a5cd386b26f1e620535">  501</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaea1bac367b725a5cd386b26f1e620535">R600_EXPORT</a>,</div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea20107c0b2289fd8e2cebba28080bd69c">  502</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea20107c0b2289fd8e2cebba28080bd69c">CONST_ADDRESS</a>,</div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea2e28f6b19f1c6e68e785e50f8feb9114">  503</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea2e28f6b19f1c6e68e785e50f8feb9114">REGISTER_LOAD</a>,</div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea02ebe2c9b7c32f3b603a174ff8f74df8">  504</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea02ebe2c9b7c32f3b603a174ff8f74df8">REGISTER_STORE</a>,</div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea248a5c5f24e1f9bba1b1b7a238007b27">  505</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea248a5c5f24e1f9bba1b1b7a238007b27">SAMPLE</a>,</div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea59f8027238733039fa2c66e494a8f02a">  506</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea59f8027238733039fa2c66e494a8f02a">SAMPLEB</a>,</div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ead145b87794088584308c4ddfa66a0ed5">  507</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ead145b87794088584308c4ddfa66a0ed5">SAMPLED</a>,</div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eab6908275bfeb82898c4182eff4cd3e1b">  508</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eab6908275bfeb82898c4182eff4cd3e1b">SAMPLEL</a>,</div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span> </div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>  <span class="comment">// These cvt_f32_ubyte* nodes need to remain consecutive and in order.</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eadfc7703ef955db9b67f92a2d9450f29f">  511</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eadfc7703ef955db9b67f92a2d9450f29f">CVT_F32_UBYTE0</a>,</div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea884cb7fa9f25c9231c3b0a7a25e96bb9">  512</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea884cb7fa9f25c9231c3b0a7a25e96bb9">CVT_F32_UBYTE1</a>,</div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaba0b6153fdfc6ac440d378e6d1e9d3ca">  513</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaba0b6153fdfc6ac440d378e6d1e9d3ca">CVT_F32_UBYTE2</a>,</div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eade9e553a6f004b4bd01abcb57712208a">  514</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eade9e553a6f004b4bd01abcb57712208a">CVT_F32_UBYTE3</a>,</div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span> </div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span>  <span class="comment">// Convert two float 32 numbers into a single register holding two packed f16</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span>  <span class="comment">// with round to zero.</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea05e199d247b019380b4c5a6f24d95381">  518</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea05e199d247b019380b4c5a6f24d95381">CVT_PKRTZ_F16_F32</a>,</div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea39c851d59f2dedcf582022a24daf1cf5">  519</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea39c851d59f2dedcf582022a24daf1cf5">CVT_PKNORM_I16_F32</a>,</div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaf372b02c7f2eb214586b79418da259d3">  520</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaf372b02c7f2eb214586b79418da259d3">CVT_PKNORM_U16_F32</a>,</div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9326abce64225b1fcaf656b06d5819ad">  521</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9326abce64225b1fcaf656b06d5819ad">CVT_PK_I16_I32</a>,</div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea61c1f4bb39a8d5172f7a4f2b50d8b290">  522</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea61c1f4bb39a8d5172f7a4f2b50d8b290">CVT_PK_U16_U32</a>,</div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span> </div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span>  <span class="comment">// Same as the standard node, except the high bits of the resulting integer</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span>  <span class="comment">// are known 0.</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaa784d8576110776c7284f1dea2a938b1">  526</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaa784d8576110776c7284f1dea2a938b1">FP_TO_FP16</a>,</div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span><span class="comment"></span> </div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span><span class="comment">  /// This node is for VLIW targets and it is used to represent a vector</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="comment">  /// that is stored in consecutive registers with the same channel.</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="comment">  /// For example:</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="comment">  ///   |X  |Y|Z|W|</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="comment">  /// T0|v.x| | | |</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span><span class="comment">  /// T1|v.y| | | |</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span><span class="comment">  /// T2|v.z| | | |</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="comment">  /// T3|v.w| | | |</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea197d5d152271b9cbd5105723bd534c0e">  536</a></span><span class="comment"></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea197d5d152271b9cbd5105723bd534c0e">BUILD_VERTICAL_VECTOR</a>,<span class="comment"></span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="comment">  /// Pointer to the start of the shader&#39;s constant data.</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea80f5fc1f3bed4cfad825b92969f636f6">  538</a></span><span class="comment"></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea80f5fc1f3bed4cfad825b92969f636f6">CONST_DATA_PTR</a>,</div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea7d48c98e21f25f9fc5fdd89d7b2666ba">  539</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea7d48c98e21f25f9fc5fdd89d7b2666ba">PC_ADD_REL_OFFSET</a>,</div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea273be28bf4b8170125b34f1567c7be16">  540</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea273be28bf4b8170125b34f1567c7be16">LDS</a>,</div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaadf38c23d3c146aa18cf119b93686c39">  541</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaadf38c23d3c146aa18cf119b93686c39">FPTRUNC_ROUND_UPWARD</a>,</div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea216770402c4e4c35b661a32323b7ca7a">  542</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea216770402c4e4c35b661a32323b7ca7a">FPTRUNC_ROUND_DOWNWARD</a>,</div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span> </div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eac87492f7d9abbb3d8929def4abf83e6d">  544</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eac87492f7d9abbb3d8929def4abf83e6d">DUMMY_CHAIN</a>,</div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3017d1227149da50bbdaef07431760f3">  545</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3017d1227149da50bbdaef07431760f3">FIRST_MEM_OPCODE_NUMBER</a> = <a class="code hl_variable" href="namespacellvm_1_1ISD.html#a492b8a748b427bf9338f626f438cf91c">ISD::FIRST_TARGET_MEMORY_OPCODE</a>,</div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaaf3ef4daab9db871926a727d7cca444a">  546</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaaf3ef4daab9db871926a727d7cca444a">LOAD_D16_HI</a>,</div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9d9d3af4d64c8851bed302606264cf64">  547</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9d9d3af4d64c8851bed302606264cf64">LOAD_D16_LO</a>,</div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea8a604d758e44ad80fc6c79fdcfde3424">  548</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea8a604d758e44ad80fc6c79fdcfde3424">LOAD_D16_HI_I8</a>,</div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea76dae89c9d37a7d4a007589e236d7579">  549</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea76dae89c9d37a7d4a007589e236d7579">LOAD_D16_HI_U8</a>,</div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea62d5df7316428469ea4d31d893d2bffe">  550</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea62d5df7316428469ea4d31d893d2bffe">LOAD_D16_LO_I8</a>,</div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eac344911a086691a209bc2cfa6a7d29ee">  551</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eac344911a086691a209bc2cfa6a7d29ee">LOAD_D16_LO_U8</a>,</div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span> </div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaa40bae61060fd33b205ccbe936f4e772">  553</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaa40bae61060fd33b205ccbe936f4e772">STORE_MSKOR</a>,</div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea01f585d42b281ec01d7387072aab9612">  554</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea01f585d42b281ec01d7387072aab9612">LOAD_CONSTANT</a>,</div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea7afea8c7ed507e3d6034758e07591a37">  555</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea7afea8c7ed507e3d6034758e07591a37">TBUFFER_STORE_FORMAT</a>,</div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3b82847282be27a34224531d39c58ec2">  556</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3b82847282be27a34224531d39c58ec2">TBUFFER_STORE_FORMAT_D16</a>,</div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae974d9c3847accca9ff270a7efd8938d">  557</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae974d9c3847accca9ff270a7efd8938d">TBUFFER_LOAD_FORMAT</a>,</div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea13b59d6355b86eea11f514c7c89e0f5f">  558</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea13b59d6355b86eea11f514c7c89e0f5f">TBUFFER_LOAD_FORMAT_D16</a>,</div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eabf84d249106fbef805c08aae16f19968">  559</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eabf84d249106fbef805c08aae16f19968">DS_ORDERED_COUNT</a>,</div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eab9af213d8b7040b495c9e909a65099e6">  560</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eab9af213d8b7040b495c9e909a65099e6">ATOMIC_CMP_SWAP</a>,</div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5dca94e0604213616052d32bf71d1e3e">  561</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5dca94e0604213616052d32bf71d1e3e">ATOMIC_LOAD_FMIN</a>,</div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9661ab1ffb8ef2a44a9aa1990f7b73c5">  562</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9661ab1ffb8ef2a44a9aa1990f7b73c5">ATOMIC_LOAD_FMAX</a>,</div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3804b23b929a6df413cedc6e5dac099e">  563</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3804b23b929a6df413cedc6e5dac099e">BUFFER_LOAD</a>,</div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea55ee7bc063408b722f1f13fa3e82944d">  564</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea55ee7bc063408b722f1f13fa3e82944d">BUFFER_LOAD_UBYTE</a>,</div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eadffe91c8dd7ef6f1218a91e3af8b3838">  565</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eadffe91c8dd7ef6f1218a91e3af8b3838">BUFFER_LOAD_USHORT</a>,</div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaf886dbc3fed73308c35df90948fd14e1">  566</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaf886dbc3fed73308c35df90948fd14e1">BUFFER_LOAD_BYTE</a>,</div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5973ca171c5051b92e2555a7a94029ac">  567</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5973ca171c5051b92e2555a7a94029ac">BUFFER_LOAD_SHORT</a>,</div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea397fbad92288743379962b2f204a21e8">  568</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea397fbad92288743379962b2f204a21e8">BUFFER_LOAD_FORMAT</a>,</div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9488cb4a648ea7900362a755d6323a6c">  569</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9488cb4a648ea7900362a755d6323a6c">BUFFER_LOAD_FORMAT_TFE</a>,</div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea267cae256d19873b48b90feeeca0b146">  570</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea267cae256d19873b48b90feeeca0b146">BUFFER_LOAD_FORMAT_D16</a>,</div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaca625a65c81f340ce675d97fa2f92c5d">  571</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaca625a65c81f340ce675d97fa2f92c5d">SBUFFER_LOAD</a>,</div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea97efbb28a210a14fb9cce7c5011e4414">  572</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea97efbb28a210a14fb9cce7c5011e4414">SBUFFER_LOAD_BYTE</a>,</div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea33fc8ba82518b79697c7632b0615ebdd">  573</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea33fc8ba82518b79697c7632b0615ebdd">SBUFFER_LOAD_UBYTE</a>,</div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ead111f805510079df29cdaee7443d8fc4">  574</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ead111f805510079df29cdaee7443d8fc4">SBUFFER_LOAD_SHORT</a>,</div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea37e207c1d2f3cfa79cd9bc178c11ddc4">  575</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea37e207c1d2f3cfa79cd9bc178c11ddc4">SBUFFER_LOAD_USHORT</a>,</div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea0195497770dcd5d8648a4e1b5e86f6bf">  576</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea0195497770dcd5d8648a4e1b5e86f6bf">BUFFER_STORE</a>,</div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea69791e003c63fd1d623a4a0a0fe6019c">  577</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea69791e003c63fd1d623a4a0a0fe6019c">BUFFER_STORE_BYTE</a>,</div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea66151a58e581052270c1f5f1e4351b12">  578</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea66151a58e581052270c1f5f1e4351b12">BUFFER_STORE_SHORT</a>,</div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea80b445d8d2089b140ef7b9cda3e145b2">  579</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea80b445d8d2089b140ef7b9cda3e145b2">BUFFER_STORE_FORMAT</a>,</div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaa7dcbcd6712c75ebca0b128c80aa1833">  580</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaa7dcbcd6712c75ebca0b128c80aa1833">BUFFER_STORE_FORMAT_D16</a>,</div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9fb788aeadfb9e90d318a51288a9cc85">  581</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9fb788aeadfb9e90d318a51288a9cc85">BUFFER_ATOMIC_SWAP</a>,</div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae4ba5a5da88430e3bf45a7b6ff095da8">  582</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae4ba5a5da88430e3bf45a7b6ff095da8">BUFFER_ATOMIC_ADD</a>,</div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea63ac508ae6d2c882d467bb6bff691b6d">  583</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea63ac508ae6d2c882d467bb6bff691b6d">BUFFER_ATOMIC_SUB</a>,</div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae9def8ccf97465c0a54665fb00c169d3">  584</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae9def8ccf97465c0a54665fb00c169d3">BUFFER_ATOMIC_SMIN</a>,</div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea50d648baad4b2414da6e203fe0e5f552">  585</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea50d648baad4b2414da6e203fe0e5f552">BUFFER_ATOMIC_UMIN</a>,</div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3f02f120ade645c2bf98928f3f6aca9c">  586</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3f02f120ade645c2bf98928f3f6aca9c">BUFFER_ATOMIC_SMAX</a>,</div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eac19d50cfe33aa037a604c5451f1e83e1">  587</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eac19d50cfe33aa037a604c5451f1e83e1">BUFFER_ATOMIC_UMAX</a>,</div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eab4ff3c00844c2479d1c13ec401821abe">  588</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eab4ff3c00844c2479d1c13ec401821abe">BUFFER_ATOMIC_AND</a>,</div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea55eacee704bb2135f121813f23d2ba69">  589</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea55eacee704bb2135f121813f23d2ba69">BUFFER_ATOMIC_OR</a>,</div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9b787e6ece8b1012cb25ec1a17181ab1">  590</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9b787e6ece8b1012cb25ec1a17181ab1">BUFFER_ATOMIC_XOR</a>,</div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eac85de0a339386668e1ffda411b04262a">  591</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eac85de0a339386668e1ffda411b04262a">BUFFER_ATOMIC_INC</a>,</div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaafcb7b0a5198f48ef6e725d16391c441">  592</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaafcb7b0a5198f48ef6e725d16391c441">BUFFER_ATOMIC_DEC</a>,</div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea68e59381ccf440cab3528edb5a3428e8">  593</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea68e59381ccf440cab3528edb5a3428e8">BUFFER_ATOMIC_CMPSWAP</a>,</div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eabcf922c2dec28d67086ce8dfb65c3d41">  594</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eabcf922c2dec28d67086ce8dfb65c3d41">BUFFER_ATOMIC_CSUB</a>,</div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaa661bb901c8c2f1d44e558f2c997241d">  595</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaa661bb901c8c2f1d44e558f2c997241d">BUFFER_ATOMIC_FADD</a>,</div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea381ec439d8bc7a0256b832fdbeef2854">  596</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea381ec439d8bc7a0256b832fdbeef2854">BUFFER_ATOMIC_FADD_BF16</a>,</div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5716f43a1b7e8c29814ccb92ee2dd2e8">  597</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5716f43a1b7e8c29814ccb92ee2dd2e8">BUFFER_ATOMIC_FMIN</a>,</div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea7361757891331bf4d8bfeddfc100691d">  598</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea7361757891331bf4d8bfeddfc100691d">BUFFER_ATOMIC_FMAX</a>,</div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea0dea54491f8105561fad64ec68004af5">  599</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea0dea54491f8105561fad64ec68004af5">BUFFER_ATOMIC_COND_SUB_U32</a>,</div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span> </div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span>  <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eafabc91c312afed37f640445413f72b1d">LAST_AMDGPU_ISD_NUMBER</a></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eafabc91c312afed37f640445413f72b1d">  602</a></span>};</div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span> </div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span>} <span class="comment">// End namespace AMDGPUISD</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span> </div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span>} <span class="comment">// End namespace llvm</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span> </div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="preprocessor">#endif</span></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_ad467c4ab9119043f9b7750ab986be61a"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator DebugLoc DL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00074">AArch64SLSHardening.cpp:74</a></div></div>
<div class="ttc" id="aAMDGPUInstructionSelector_8cpp_html_a12978c1b87569c406b81c0ff721d418a"><div class="ttname"><a href="AMDGPUInstructionSelector_8cpp.html#a12978c1b87569c406b81c0ff721d418a">AMDGPUSubtarget</a></div><div class="ttdeci">#define AMDGPUSubtarget</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstructionSelector_8cpp_source.html#l00044">AMDGPUInstructionSelector.cpp:44</a></div></div>
<div class="ttc" id="aAliasAnalysis_8cpp_html_a7e344cff0feadf0b02223fee63cc7475"><div class="ttname"><a href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a></div><div class="ttdeci">Function Alias Analysis Results</div><div class="ttdef"><b>Definition:</b> <a href="AliasAnalysis_8cpp_source.html#l00769">AliasAnalysis.cpp:769</a></div></div>
<div class="ttc" id="aBlockFrequencyInfo_8cpp_html_a882e33145fd2a17174b47d3f964a6b2d"><div class="ttname"><a href="BlockFrequencyInfo_8cpp.html#a882e33145fd2a17174b47d3f964a6b2d">Analysis</a></div><div class="ttdeci">block Block Frequency Analysis</div><div class="ttdef"><b>Definition:</b> <a href="BlockFrequencyInfo_8cpp_source.html#l00301">BlockFrequencyInfo.cpp:301</a></div></div>
<div class="ttc" id="aCallingConvLower_8h_html"><div class="ttname"><a href="CallingConvLower_8h.html">CallingConvLower.h</a></div></div>
<div class="ttc" id="aDFAJumpThreading_8cpp_html_aa7c006860d37cf6192a6339a35743888"><div class="ttname"><a href="DFAJumpThreading_8cpp.html#aa7c006860d37cf6192a6339a35743888">CostThreshold</a></div><div class="ttdeci">static cl::opt&lt; unsigned &gt; CostThreshold(&quot;dfa-cost-threshold&quot;, cl::desc(&quot;Maximum cost accepted for the transformation&quot;), cl::Hidden, cl::init(50))</div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01874">MachineSink.cpp:1874</a></div></div>
<div class="ttc" id="aNVPTXISelLowering_8cpp_html_ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246"><div class="ttname"><a href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a></div><div class="ttdeci">@ Signed</div><div class="ttdef"><b>Definition:</b> <a href="NVPTXISelLowering_8cpp_source.html#l05351">NVPTXISelLowering.cpp:5351</a></div></div>
<div class="ttc" id="aNVVMIntrRange_8cpp_html_afad351d7bf10ac0446b64e7827634e94"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a></div><div class="ttdeci">LLVMContext &amp; Context</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00066">NVVMIntrRange.cpp:66</a></div></div>
<div class="ttc" id="aRISCVRedundantCopyElimination_8cpp_html_a193847098793cdbab306803186676899"><div class="ttname"><a href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a></div><div class="ttdeci">const SmallVectorImpl&lt; MachineOperand &gt; &amp; Cond</div><div class="ttdef"><b>Definition:</b> <a href="RISCVRedundantCopyElimination_8cpp_source.html#l00075">RISCVRedundantCopyElimination.cpp:75</a></div></div>
<div class="ttc" id="aRISCVRedundantCopyElimination_8cpp_html_a77c69067ae8279bc00ab8757731e90d7"><div class="ttname"><a href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a></div><div class="ttdeci">auto CC</div><div class="ttdef"><b>Definition:</b> <a href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">RISCVRedundantCopyElimination.cpp:79</a></div></div>
<div class="ttc" id="aTargetLowering_8h_html"><div class="ttname"><a href="TargetLowering_8h.html">TargetLowering.h</a></div><div class="ttdoc">This file describes how to lower LLVM code to machine code.</div></div>
<div class="ttc" id="aX86PartialReduction_8cpp_html_a87b8bfbbe9d8f7146d7f20a5fb42efd0"><div class="ttname"><a href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a></div><div class="ttdeci">Value * RHS</div><div class="ttdef"><b>Definition:</b> <a href="X86PartialReduction_8cpp_source.html#l00076">X86PartialReduction.cpp:76</a></div></div>
<div class="ttc" id="aX86PartialReduction_8cpp_html_a9e1483f7215664a2315c53c3558d9a8d"><div class="ttname"><a href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a></div><div class="ttdeci">Value * LHS</div><div class="ttdef"><b>Definition:</b> <a href="X86PartialReduction_8cpp_source.html#l00075">X86PartialReduction.cpp:75</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUMachineFunction_html"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html">llvm::AMDGPUMachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8h_source.html#l00024">AMDGPUMachineFunction.h:24</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUSubtarget_html"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html">llvm::AMDGPUSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00029">AMDGPUSubtarget.h:29</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html">llvm::AMDGPUTargetLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00027">AMDGPUISelLowering.h:27</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a0238909162902c113be9f912d02f35a2"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a0238909162902c113be9f912d02f35a2">llvm::AMDGPUTargetLowering::numBitsSigned</a></div><div class="ttdeci">static unsigned numBitsSigned(SDValue Op, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00053">AMDGPUISelLowering.cpp:53</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a04f37b0be46418aec20de01e0b389303"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a04f37b0be46418aec20de01e0b389303">llvm::AMDGPUTargetLowering::combineFMinMaxLegacy</a></div><div class="ttdeci">SDValue combineFMinMaxLegacy(const SDLoc &amp;DL, EVT VT, SDValue LHS, SDValue RHS, SDValue True, SDValue False, SDValue CC, DAGCombinerInfo &amp;DCI) const</div><div class="ttdoc">Generate Min/Max node.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01623">AMDGPUISelLowering.cpp:1623</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a06b5f6e2134c6eaee1e1e95b5468c0be"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a06b5f6e2134c6eaee1e1e95b5468c0be">llvm::AMDGPUTargetLowering::ComputeNumSignBitsForTargetNode</a></div><div class="ttdeci">unsigned ComputeNumSignBitsForTargetNode(SDValue Op, const APInt &amp;DemandedElts, const SelectionDAG &amp;DAG, unsigned Depth=0) const override</div><div class="ttdoc">This method can be implemented by targets that want to expose additional information about sign bits ...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l05737">AMDGPUISelLowering.cpp:5737</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a09d46d8519c83130e03376d0d2e0008a"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a09d46d8519c83130e03376d0d2e0008a">llvm::AMDGPUTargetLowering::performMulhuCombine</a></div><div class="ttdeci">SDValue performMulhuCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l04372">AMDGPUISelLowering.cpp:4372</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a0b1f78ee0016593bc78e5a7d926ee668"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a0b1f78ee0016593bc78e5a7d926ee668">llvm::AMDGPUTargetLowering::getTypeForExtReturn</a></div><div class="ttdeci">EVT getTypeForExtReturn(LLVMContext &amp;Context, EVT VT, ISD::NodeType ExtendKind) const override</div><div class="ttdoc">Return the type that should be used to zero or sign extend a zeroext/signext integer return value.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00736">AMDGPUISelLowering.cpp:736</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a0bd751c4c85d494e52e578b6bc10f8bc"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a0bd751c4c85d494e52e578b6bc10f8bc">llvm::AMDGPUTargetLowering::SplitVectorLoad</a></div><div class="ttdeci">SDValue SplitVectorLoad(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdoc">Split a vector load into 2 loads of half the vector.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01726">AMDGPUISelLowering.cpp:1726</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a13428801d19f40af7da16a16d76329fb"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a13428801d19f40af7da16a16d76329fb">llvm::AMDGPUTargetLowering::LowerCONCAT_VECTORS</a></div><div class="ttdeci">SDValue LowerCONCAT_VECTORS(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01466">AMDGPUISelLowering.cpp:1466</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a13463f9ee8babeef33857cbbc8ea4af1"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a13463f9ee8babeef33857cbbc8ea4af1">llvm::AMDGPUTargetLowering::performLoadCombine</a></div><div class="ttdeci">SDValue performLoadCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l03746">AMDGPUISelLowering.cpp:3746</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a13c4414eff134cca785b7f6e50dec7cb"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a13c4414eff134cca785b7f6e50dec7cb">llvm::AMDGPUTargetLowering::analyzeFormalArgumentsCompute</a></div><div class="ttdeci">void analyzeFormalArgumentsCompute(CCState &amp;State, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins) const</div><div class="ttdoc">The SelectionDAGBuilder will automatically promote function arguments with illegal types.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01105">AMDGPUISelLowering.cpp:1105</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a16af4d76ff324087fcb805c002e183af"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a16af4d76ff324087fcb805c002e183af">llvm::AMDGPUTargetLowering::LowerFROUND</a></div><div class="ttdeci">SDValue LowerFROUND(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02457">AMDGPUISelLowering.cpp:2457</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a1c9659f794755f065314788b9546ea82"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a1c9659f794755f065314788b9546ea82">llvm::AMDGPUTargetLowering::storeStackInputValue</a></div><div class="ttdeci">SDValue storeStackInputValue(SelectionDAG &amp;DAG, const SDLoc &amp;SL, SDValue Chain, SDValue ArgVal, int64_t Offset) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l05289">AMDGPUISelLowering.cpp:5289</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a1df508eac5e535b04fa944dd24c56a57"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a1df508eac5e535b04fa944dd24c56a57">llvm::AMDGPUTargetLowering::storeOfVectorConstantIsCheap</a></div><div class="ttdeci">bool storeOfVectorConstantIsCheap(bool IsZero, EVT MemVT, unsigned NumElem, unsigned AS) const override</div><div class="ttdoc">Return true if it is expected to be cheaper to do a store of vector constant with the given size and ...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00917">AMDGPUISelLowering.cpp:917</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a24cc4a1d21ea4653fdd760e2d7ae930e"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a24cc4a1d21ea4653fdd760e2d7ae930e">llvm::AMDGPUTargetLowering::LowerEXTRACT_SUBVECTOR</a></div><div class="ttdeci">SDValue LowerEXTRACT_SUBVECTOR(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01501">AMDGPUISelLowering.cpp:1501</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a251b4037da222d49a7b332d241f63ea6"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a251b4037da222d49a7b332d241f63ea6">llvm::AMDGPUTargetLowering::computeKnownBitsForTargetNode</a></div><div class="ttdeci">void computeKnownBitsForTargetNode(const SDValue Op, KnownBits &amp;Known, const APInt &amp;DemandedElts, const SelectionDAG &amp;DAG, unsigned Depth=0) const override</div><div class="ttdoc">Determine which of the bits specified in Mask are known to be either zero or one and return them in t...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l05572">AMDGPUISelLowering.cpp:5572</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a273d2011b48b740db185cdcdf4decf76"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a273d2011b48b740db185cdcdf4decf76">llvm::AMDGPUTargetLowering::shouldCombineMemoryType</a></div><div class="ttdeci">bool shouldCombineMemoryType(EVT VT) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l03725">AMDGPUISelLowering.cpp:3725</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a2a6ac5eb53f29d680d116a97de4e53a8"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a2a6ac5eb53f29d680d116a97de4e53a8">llvm::AMDGPUTargetLowering::splitBinaryBitConstantOpImpl</a></div><div class="ttdeci">SDValue splitBinaryBitConstantOpImpl(DAGCombinerInfo &amp;DCI, const SDLoc &amp;SL, unsigned Opc, SDValue LHS, uint32_t ValLo, uint32_t ValHi) const</div><div class="ttdoc">Split the 64-bit value LHS into two 32-bit components, and perform the binary operation Opc to it wit...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l03915">AMDGPUISelLowering.cpp:3915</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a2b01b00892f78bc1a75f271e3b9042f5"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a2b01b00892f78bc1a75f271e3b9042f5">llvm::AMDGPUTargetLowering::lowerUnhandledCall</a></div><div class="ttdeci">SDValue lowerUnhandledCall(CallLoweringInfo &amp;CLI, SmallVectorImpl&lt; SDValue &gt; &amp;InVals, StringRef Reason) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01284">AMDGPUISelLowering.cpp:1284</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a2c8bc97059759cb53b363069723311ef"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a2c8bc97059759cb53b363069723311ef">llvm::AMDGPUTargetLowering::performAssertSZExtCombine</a></div><div class="ttdeci">SDValue performAssertSZExtCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l03856">AMDGPUISelLowering.cpp:3856</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a2de15b0aa7d9e5739e7ba791d7516882"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a2de15b0aa7d9e5739e7ba791d7516882">llvm::AMDGPUTargetLowering::LowerSTORE</a></div><div class="ttdeci">SDValue LowerSTORE(SDValue Op, SelectionDAG &amp;DAG) const</div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a2ed8040b1178ab7333dc69161e2b09b6"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a2ed8040b1178ab7333dc69161e2b09b6">llvm::AMDGPUTargetLowering::isTruncateFree</a></div><div class="ttdeci">bool isTruncateFree(EVT Src, EVT Dest) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00935">AMDGPUISelLowering.cpp:935</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a3125064e12a1be393d79e6d2356bef71"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a3125064e12a1be393d79e6d2356bef71">llvm::AMDGPUTargetLowering::aggressivelyPreferBuildVectorSources</a></div><div class="ttdeci">bool aggressivelyPreferBuildVectorSources(EVT VecVT) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00923">AMDGPUISelLowering.cpp:923</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a320ee4dc0443cbff7002d140d19d9c31"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a320ee4dc0443cbff7002d140d19d9c31">llvm::AMDGPUTargetLowering::LowerFCEIL</a></div><div class="ttdeci">SDValue LowerFCEIL(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02323">AMDGPUISelLowering.cpp:2323</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a3356a3dffb74cce17f5c35dd3f68b7ea"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a3356a3dffb74cce17f5c35dd3f68b7ea">llvm::AMDGPUTargetLowering::getConstantNegateCost</a></div><div class="ttdeci">TargetLowering::NegatibleCost getConstantNegateCost(const ConstantFPSDNode *C) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l04625">AMDGPUISelLowering.cpp:4625</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a36455b0ba9798baf0dc4c885bf9c5dcb"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a36455b0ba9798baf0dc4c885bf9c5dcb">llvm::AMDGPUTargetLowering::LowerFLOGUnsafe</a></div><div class="ttdeci">SDValue LowerFLOGUnsafe(SDValue Op, const SDLoc &amp;SL, SelectionDAG &amp;DAG, bool IsLog10, SDNodeFlags Flags) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02752">AMDGPUISelLowering.cpp:2752</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a3e110576778e9ccf929885efddeea4aa"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a3e110576778e9ccf929885efddeea4aa">llvm::AMDGPUTargetLowering::performMulhsCombine</a></div><div class="ttdeci">SDValue performMulhsCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l04339">AMDGPUISelLowering.cpp:4339</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a3ffe0b061b7394b3a331f03f991dfe8f"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a3ffe0b061b7394b3a331f03f991dfe8f">llvm::AMDGPUTargetLowering::shouldExpandAtomicRMWInIR</a></div><div class="ttdeci">AtomicExpansionKind shouldExpandAtomicRMWInIR(AtomicRMWInst *) const override</div><div class="ttdoc">Returns how the IR-level AtomicExpand pass should expand the given AtomicRMW, if at all.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l05955">AMDGPUISelLowering.cpp:5955</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a430354699c0f912f4078f57fcc607319"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a430354699c0f912f4078f57fcc607319">llvm::AMDGPUTargetLowering::isSDNodeAlwaysUniform</a></div><div class="ttdeci">bool isSDNodeAlwaysUniform(const SDNode *N) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00842">AMDGPUISelLowering.cpp:842</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a4332a6c6b7e415a85911602414542140"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a4332a6c6b7e415a85911602414542140">llvm::AMDGPUTargetLowering::isDesirableToCommuteWithShift</a></div><div class="ttdeci">bool isDesirableToCommuteWithShift(const SDNode *N, CombineLevel Level) const override</div><div class="ttdoc">Return true if it is profitable to move this shift by a constant amount through its operand,...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00988">AMDGPUISelLowering.cpp:988</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a44ff264cec63b1f24bef941423c2ae5b"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a44ff264cec63b1f24bef941423c2ae5b">llvm::AMDGPUTargetLowering::LowerFREM</a></div><div class="ttdeci">SDValue LowerFREM(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdoc">Split a vector store into multiple scalar stores.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02309">AMDGPUISelLowering.cpp:2309</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a4713251cc0d94764b3bafeff64a26c79"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a4713251cc0d94764b3bafeff64a26c79">llvm::AMDGPUTargetLowering::PostISelFolding</a></div><div class="ttdeci">virtual SDNode * PostISelFolding(MachineSDNode *N, SelectionDAG &amp;DAG) const =0</div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a4a2c60919236f6bec42a5a1cd2e0fadb"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a4a2c60919236f6bec42a5a1cd2e0fadb">llvm::AMDGPUTargetLowering::performShlCombine</a></div><div class="ttdeci">SDValue performShlCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l03938">AMDGPUISelLowering.cpp:3938</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a4b95569f6f5ea57a01f36bfac2ffb787"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a4b95569f6f5ea57a01f36bfac2ffb787">llvm::AMDGPUTargetLowering::isCheapToSpeculateCtlz</a></div><div class="ttdeci">bool isCheapToSpeculateCtlz(Type *Ty) const override</div><div class="ttdoc">Return true if it is cheap to speculate a call to intrinsic ctlz.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00838">AMDGPUISelLowering.cpp:838</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a4c55ea322cde31251b9727c6109895bd"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a4c55ea322cde31251b9727c6109895bd">llvm::AMDGPUTargetLowering::LowerSDIVREM</a></div><div class="ttdeci">SDValue LowerSDIVREM(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02248">AMDGPUISelLowering.cpp:2248</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a4cb5f3e841a19c00cf078f9b65886e4e"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a4cb5f3e841a19c00cf078f9b65886e4e">llvm::AMDGPUTargetLowering::isFNegFree</a></div><div class="ttdeci">bool isFNegFree(EVT VT) const override</div><div class="ttdoc">Return true if an fneg operation is free to the point where it is never worthwhile to replace it with...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00910">AMDGPUISelLowering.cpp:910</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a4d1e2e9fac187bb09b35919cf6751b27"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a4d1e2e9fac187bb09b35919cf6751b27">llvm::AMDGPUTargetLowering::LowerFLOG10</a></div><div class="ttdeci">SDValue LowerFLOG10(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02746">AMDGPUISelLowering.cpp:2746</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a4f39c12d317c20af90de8c186c92d1f8"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a4f39c12d317c20af90de8c186c92d1f8">llvm::AMDGPUTargetLowering::LowerINT_TO_FP64</a></div><div class="ttdeci">SDValue LowerINT_TO_FP64(SDValue Op, SelectionDAG &amp;DAG, bool Signed) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l03281">AMDGPUISelLowering.cpp:3281</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a5066c1ab86d5c2470c5fcfa215399b0d"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a5066c1ab86d5c2470c5fcfa215399b0d">llvm::AMDGPUTargetLowering::LowerOperation</a></div><div class="ttdeci">SDValue LowerOperation(SDValue Op, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">This callback is invoked for operations that are unsupported by the target, which are registered to u...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01327">AMDGPUISelLowering.cpp:1327</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a50d6cc7f6a30055914ca1598d668f7bc"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a50d6cc7f6a30055914ca1598d668f7bc">llvm::AMDGPUTargetLowering::LowerFP_TO_FP16</a></div><div class="ttdeci">SDValue LowerFP_TO_FP16(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l03470">AMDGPUISelLowering.cpp:3470</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a5275881bd107ea2567bbcc6170773d4a"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a5275881bd107ea2567bbcc6170773d4a">llvm::AMDGPUTargetLowering::addTokenForArgument</a></div><div class="ttdeci">SDValue addTokenForArgument(SDValue Chain, SelectionDAG &amp;DAG, MachineFrameInfo &amp;MFI, int ClobberedFI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01250">AMDGPUISelLowering.cpp:1250</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a544a02a070f8a473a2d747c3505e253b"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a544a02a070f8a473a2d747c3505e253b">llvm::AMDGPUTargetLowering::isConstantCheaperToNegate</a></div><div class="ttdeci">bool isConstantCheaperToNegate(SDValue N) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l04641">AMDGPUISelLowering.cpp:4641</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a55d8102309ad2abd664109a87f4ac6e5"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a55d8102309ad2abd664109a87f4ac6e5">llvm::AMDGPUTargetLowering::isReassocProfitable</a></div><div class="ttdeci">bool isReassocProfitable(MachineRegisterInfo &amp;MRI, Register N0, Register N1) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l05949">AMDGPUISelLowering.cpp:5949</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a58970668183d813014f564e59eafbef6"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a58970668183d813014f564e59eafbef6">llvm::AMDGPUTargetLowering::needsDenormHandlingF32</a></div><div class="ttdeci">static bool needsDenormHandlingF32(const SelectionDAG &amp;DAG, SDValue Src, SDNodeFlags Flags)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02541">AMDGPUISelLowering.cpp:2541</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a59e1cdbcaa50512155d71c575f450946"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a59e1cdbcaa50512155d71c575f450946">llvm::AMDGPUTargetLowering::getFenceOperandTy</a></div><div class="ttdeci">MVT getFenceOperandTy(const DataLayout &amp;DL) const override</div><div class="ttdoc">Return the type for operands of fence.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00373">AMDGPUISelLowering.h:373</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a5a663b4deab0378b73e460588d96871a"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a5a663b4deab0378b73e460588d96871a">llvm::AMDGPUTargetLowering::getImplicitParameterOffset</a></div><div class="ttdeci">uint32_t getImplicitParameterOffset(const MachineFunction &amp;MF, const ImplicitParameter Param) const</div><div class="ttdoc">Helper function that returns the byte offset of the given type of implicit parameter.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l05348">AMDGPUISelLowering.cpp:5348</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a6639fdbc7f45eb3560a44d35e57fc782"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a6639fdbc7f45eb3560a44d35e57fc782">llvm::AMDGPUTargetLowering::LowerFFLOOR</a></div><div class="ttdeci">SDValue LowerFFLOOR(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02484">AMDGPUISelLowering.cpp:2484</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a66904f0583c44a66125515e02e4905b1"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a66904f0583c44a66125515e02e4905b1">llvm::AMDGPUTargetLowering::performSelectCombine</a></div><div class="ttdeci">SDValue performSelectCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l04566">AMDGPUISelLowering.cpp:4566</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a6913e341612419ecb5b860b6759b929c"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a6913e341612419ecb5b860b6759b929c">llvm::AMDGPUTargetLowering::performFNegCombine</a></div><div class="ttdeci">SDValue performFNegCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l04691">AMDGPUISelLowering.cpp:4691</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a6a3c650899a7c981c27b4b2c652266b4"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a6a3c650899a7c981c27b4b2c652266b4">llvm::AMDGPUTargetLowering::LowerFP_TO_INT</a></div><div class="ttdeci">SDValue LowerFP_TO_INT(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l03569">AMDGPUISelLowering.cpp:3569</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a6a5658766cf2558d59b0344bb48f0754"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a6a5658766cf2558d59b0344bb48f0754">llvm::AMDGPUTargetLowering::LowerGlobalAddress</a></div><div class="ttdeci">virtual SDValue LowerGlobalAddress(AMDGPUMachineFunction *MFI, SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01415">AMDGPUISelLowering.cpp:1415</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a6a7d63730380e17cc7355495627454d5"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a6a7d63730380e17cc7355495627454d5">llvm::AMDGPUTargetLowering::isConstantCostlierToNegate</a></div><div class="ttdeci">bool isConstantCostlierToNegate(SDValue N) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l04635">AMDGPUISelLowering.cpp:4635</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a6e1294084507417fe6404d7b7b9c9471"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a6e1294084507417fe6404d7b7b9c9471">llvm::AMDGPUTargetLowering::loadInputValue</a></div><div class="ttdeci">SDValue loadInputValue(SelectionDAG &amp;DAG, const TargetRegisterClass *RC, EVT VT, const SDLoc &amp;SL, const ArgDescriptor &amp;Arg) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l05308">AMDGPUISelLowering.cpp:5308</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a6f30e11353716cf175b1fb59b11cb6f4"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a6f30e11353716cf175b1fb59b11cb6f4">llvm::AMDGPUTargetLowering::LowerDIVREM24</a></div><div class="ttdeci">SDValue LowerDIVREM24(SDValue Op, SelectionDAG &amp;DAG, bool sign) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01864">AMDGPUISelLowering.cpp:1864</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a747d493a2f901b9b82f499e9e9d602f0"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a747d493a2f901b9b82f499e9e9d602f0">llvm::AMDGPUTargetLowering::lowerFEXP10Unsafe</a></div><div class="ttdeci">SDValue lowerFEXP10Unsafe(SDValue Op, const SDLoc &amp;SL, SelectionDAG &amp;DAG, SDNodeFlags Flags) const</div><div class="ttdoc">Emit approx-funcs appropriate lowering for exp10.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02882">AMDGPUISelLowering.cpp:2882</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a77e6c251ad11a37c573a5ecd3ebbafb8"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a77e6c251ad11a37c573a5ecd3ebbafb8">llvm::AMDGPUTargetLowering::LowerUINT_TO_FP</a></div><div class="ttdeci">SDValue LowerUINT_TO_FP(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l03300">AMDGPUISelLowering.cpp:3300</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a7cac8f57dc664e3f6933cb4d060d7747"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a7cac8f57dc664e3f6933cb4d060d7747">llvm::AMDGPUTargetLowering::CreateLiveInRegisterRaw</a></div><div class="ttdeci">SDValue CreateLiveInRegisterRaw(SelectionDAG &amp;DAG, const TargetRegisterClass *RC, Register Reg, EVT VT) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00335">AMDGPUISelLowering.h:335</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a7cda1381c51ec4d4b73b8024b056e01e"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a7cda1381c51ec4d4b73b8024b056e01e">llvm::AMDGPUTargetLowering::isCheapToSpeculateCttz</a></div><div class="ttdeci">bool isCheapToSpeculateCttz(Type *Ty) const override</div><div class="ttdoc">Return true if it is cheap to speculate a call to intrinsic cttz.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00834">AMDGPUISelLowering.cpp:834</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a7f7b70914dc135fef1df446161972822"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a7f7b70914dc135fef1df446161972822">llvm::AMDGPUTargetLowering::performCtlz_CttzCombine</a></div><div class="ttdeci">SDValue performCtlz_CttzCombine(const SDLoc &amp;SL, SDValue Cond, SDValue LHS, SDValue RHS, DAGCombinerInfo &amp;DCI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l04432">AMDGPUISelLowering.cpp:4432</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a801abfb2be28ad60d1a5f79828e99a41"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a801abfb2be28ad60d1a5f79828e99a41">llvm::AMDGPUTargetLowering::performSraCombine</a></div><div class="ttdeci">SDValue performSraCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l04006">AMDGPUISelLowering.cpp:4006</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a802f2fdd577459fc2fa593e510e2dcc8"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a802f2fdd577459fc2fa593e510e2dcc8">llvm::AMDGPUTargetLowering::isSelectSupported</a></div><div class="ttdeci">bool isSelectSupported(SelectSupportKind) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00751">AMDGPUISelLowering.cpp:751</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a84e23075cb31b3959abf7b6022a0884f"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a84e23075cb31b3959abf7b6022a0884f">llvm::AMDGPUTargetLowering::isZExtFree</a></div><div class="ttdeci">bool isZExtFree(Type *Src, Type *Dest) const override</div><div class="ttdoc">Return true if any actual instruction that defines a value of type FromTy implicitly zero-extends the...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00956">AMDGPUISelLowering.cpp:956</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a85a67ca78e3498a4209ad41d56f8227b"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a85a67ca78e3498a4209ad41d56f8227b">llvm::AMDGPUTargetLowering::lowerFEXP2</a></div><div class="ttdeci">SDValue lowerFEXP2(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02791">AMDGPUISelLowering.cpp:2791</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a87233ac3dee7d1baf830dc37268e179d"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a87233ac3dee7d1baf830dc37268e179d">llvm::AMDGPUTargetLowering::LowerCall</a></div><div class="ttdeci">SDValue LowerCall(CallLoweringInfo &amp;CLI, SmallVectorImpl&lt; SDValue &gt; &amp;InVals) const override</div><div class="ttdoc">This hook must be implemented to lower calls into the specified DAG.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01311">AMDGPUISelLowering.cpp:1311</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a89077a6acaf53615241018f1013dc349"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a89077a6acaf53615241018f1013dc349">llvm::AMDGPUTargetLowering::performSrlCombine</a></div><div class="ttdeci">SDValue performSrlCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l04041">AMDGPUISelLowering.cpp:4041</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a8b4d189fb624411d2c3e6d460da3796f"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a8b4d189fb624411d2c3e6d460da3796f">llvm::AMDGPUTargetLowering::lowerFEXP</a></div><div class="ttdeci">SDValue lowerFEXP(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02934">AMDGPUISelLowering.cpp:2934</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a8b9405405e3fd94cb6afc437af701f68"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a8b9405405e3fd94cb6afc437af701f68">llvm::AMDGPUTargetLowering::getIsLtSmallestNormal</a></div><div class="ttdeci">SDValue getIsLtSmallestNormal(SelectionDAG &amp;DAG, SDValue Op, SDNodeFlags Flags) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02550">AMDGPUISelLowering.cpp:2550</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a8d3a83988f21240cc7ebabcaf22ddfd6"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a8d3a83988f21240cc7ebabcaf22ddfd6">llvm::AMDGPUTargetLowering::mayIgnoreSignedZero</a></div><div class="ttdeci">bool mayIgnoreSignedZero(SDValue Op) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00583">AMDGPUISelLowering.cpp:583</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a8fd61f288d29d0a4114ca74f4befd17d"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a8fd61f288d29d0a4114ca74f4befd17d">llvm::AMDGPUTargetLowering::getIsFinite</a></div><div class="ttdeci">SDValue getIsFinite(SelectionDAG &amp;DAG, SDValue Op, SDNodeFlags Flags) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02568">AMDGPUISelLowering.cpp:2568</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a8ffc0933141e7a87b1b1b2b474f576da"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a8ffc0933141e7a87b1b1b2b474f576da">llvm::AMDGPUTargetLowering::isLoadBitCastBeneficial</a></div><div class="ttdeci">bool isLoadBitCastBeneficial(EVT, EVT, const SelectionDAG &amp;DAG, const MachineMemOperand &amp;MMO) const final</div><div class="ttdoc">Return true if the following transform is beneficial: fold (conv (load x)) -&gt; (load (conv*)x) On arch...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00810">AMDGPUISelLowering.cpp:810</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a9131ae18383241b54e466cf623a7312b"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a9131ae18383241b54e466cf623a7312b">llvm::AMDGPUTargetLowering::shouldReduceLoadWidth</a></div><div class="ttdeci">bool shouldReduceLoadWidth(SDNode *Load, ISD::LoadExtType ExtType, EVT ExtVT) const override</div><div class="ttdoc">Return true if it is profitable to reduce a load to a smaller type.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00770">AMDGPUISelLowering.cpp:770</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a953df07e79c704e6dfc7cb191f3732f0"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a953df07e79c704e6dfc7cb191f3732f0">llvm::AMDGPUTargetLowering::getVectorIdxTy</a></div><div class="ttdeci">MVT getVectorIdxTy(const DataLayout &amp;) const override</div><div class="ttdoc">Returns the type to be used for the index operand of: ISD::INSERT_VECTOR_ELT, ISD::EXTRACT_VECTOR_ELT...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00747">AMDGPUISelLowering.cpp:747</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a95e6431ff6ad6b548c061a19df107850"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a95e6431ff6ad6b548c061a19df107850">llvm::AMDGPUTargetLowering::splitVector</a></div><div class="ttdeci">std::pair&lt; SDValue, SDValue &gt; splitVector(const SDValue &amp;N, const SDLoc &amp;DL, const EVT &amp;LoVT, const EVT &amp;HighVT, SelectionDAG &amp;DAG) const</div><div class="ttdoc">Split a vector value into two parts of types LoVT and HiVT.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01711">AMDGPUISelLowering.cpp:1711</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a984d43e3f7d19822c71c5dac6a9dd650"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a984d43e3f7d19822c71c5dac6a9dd650">llvm::AMDGPUTargetLowering::LowerFLOGCommon</a></div><div class="ttdeci">SDValue LowerFLOGCommon(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02649">AMDGPUISelLowering.cpp:2649</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a98d5db97af4726044d334c4a21cc9bd2"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a98d5db97af4726044d334c4a21cc9bd2">llvm::AMDGPUTargetLowering::foldFreeOpFromSelect</a></div><div class="ttdeci">SDValue foldFreeOpFromSelect(TargetLowering::DAGCombinerInfo &amp;DCI, SDValue N) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l04489">AMDGPUISelLowering.cpp:4489</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a993c092b9d456eff93f7cbda73fc74b0"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a993c092b9d456eff93f7cbda73fc74b0">llvm::AMDGPUTargetLowering::shouldSinkOperands</a></div><div class="ttdeci">bool shouldSinkOperands(Instruction *I, SmallVectorImpl&lt; Use * &gt; &amp;Ops) const override</div><div class="ttdoc">Whether it is profitable to sink the operands of an Instruction I to the basic block of I.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l05978">AMDGPUISelLowering.cpp:5978</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a9a325c5bab9cf354d0d83623094cf9d1"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a9a325c5bab9cf354d0d83623094cf9d1">llvm::AMDGPUTargetLowering::LowerINT_TO_FP32</a></div><div class="ttdeci">SDValue LowerINT_TO_FP32(SDValue Op, SelectionDAG &amp;DAG, bool Signed) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l03155">AMDGPUISelLowering.cpp:3155</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a9b9007ba3cc8c225dbb8e89fbfabc1a9"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a9b9007ba3cc8c225dbb8e89fbfabc1a9">llvm::AMDGPUTargetLowering::isFAbsFree</a></div><div class="ttdeci">bool isFAbsFree(EVT VT) const override</div><div class="ttdoc">Return true if an fabs operation is free to the point where it is never worthwhile to replace it with...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00902">AMDGPUISelLowering.cpp:902</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a9c10e3651139ad6ec8af95a7b7fb152d"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a9c10e3651139ad6ec8af95a7b7fb152d">llvm::AMDGPUTargetLowering::loadStackInputValue</a></div><div class="ttdeci">SDValue loadStackInputValue(SelectionDAG &amp;DAG, EVT VT, const SDLoc &amp;SL, int64_t Offset) const</div><div class="ttdoc">Similar to CreateLiveInRegister, except value maybe loaded from a stack slot rather than passed in a ...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l05273">AMDGPUISelLowering.cpp:5273</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a9dad3043ef0cab5c9eb7f2458424adbb"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a9dad3043ef0cab5c9eb7f2458424adbb">llvm::AMDGPUTargetLowering::isNarrowingProfitable</a></div><div class="ttdeci">bool isNarrowingProfitable(EVT SrcVT, EVT DestVT) const override</div><div class="ttdoc">Return true if it's profitable to narrow operations of type SrcVT to DestVT.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00978">AMDGPUISelLowering.cpp:978</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_a9e5497bdd4fed0bbcf14f0ed4ebcef1a"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#a9e5497bdd4fed0bbcf14f0ed4ebcef1a">llvm::AMDGPUTargetLowering::LowerFLOG2</a></div><div class="ttdeci">SDValue LowerFLOG2(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02608">AMDGPUISelLowering.cpp:2608</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_aa1cac5332a31f59e2455eaad0fb11278"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#aa1cac5332a31f59e2455eaad0fb11278">llvm::AMDGPUTargetLowering::getEquivalentMemType</a></div><div class="ttdeci">static EVT getEquivalentMemType(LLVMContext &amp;Context, EVT VT)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00040">AMDGPUISelLowering.cpp:40</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_aa7096330c4dedf69342af3e87084027f"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#aa7096330c4dedf69342af3e87084027f">llvm::AMDGPUTargetLowering::getSqrtEstimate</a></div><div class="ttdeci">SDValue getSqrtEstimate(SDValue Operand, SelectionDAG &amp;DAG, int Enabled, int &amp;RefinementSteps, bool &amp;UseOneConstNR, bool Reciprocal) const override</div><div class="ttdoc">Hooks for building estimates in place of slower divisions and square roots.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l05520">AMDGPUISelLowering.cpp:5520</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_aa8d26126af786ae0383671d0ebab6fd1"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#aa8d26126af786ae0383671d0ebab6fd1">llvm::AMDGPUTargetLowering::computeNumSignBitsForTargetInstr</a></div><div class="ttdeci">unsigned computeNumSignBitsForTargetInstr(GISelKnownBits &amp;Analysis, Register R, const APInt &amp;DemandedElts, const MachineRegisterInfo &amp;MRI, unsigned Depth=0) const override</div><div class="ttdoc">This method can be implemented by targets that want to expose additional information about sign bits ...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l05798">AMDGPUISelLowering.cpp:5798</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_aa90790617dff98c702c09eb5e62e7430"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#aa90790617dff98c702c09eb5e62e7430">llvm::AMDGPUTargetLowering::performTruncateCombine</a></div><div class="ttdeci">SDValue performTruncateCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l04089">AMDGPUISelLowering.cpp:4089</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_aab4b5080df65dcf07d19dce5b8111396"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#aab4b5080df65dcf07d19dce5b8111396">llvm::AMDGPUTargetLowering::LowerSINT_TO_FP</a></div><div class="ttdeci">SDValue LowerSINT_TO_FP(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l03346">AMDGPUISelLowering.cpp:3346</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_aabb66ae6636b6dbd45c1b66dd9353821"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#aabb66ae6636b6dbd45c1b66dd9353821">llvm::AMDGPUTargetLowering::ImplicitParameter</a></div><div class="ttdeci">ImplicitParameter</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00359">AMDGPUISelLowering.h:359</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_aabb66ae6636b6dbd45c1b66dd9353821a2e50c74ac7d9d4346f7ed1fa7d65802a"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#aabb66ae6636b6dbd45c1b66dd9353821a2e50c74ac7d9d4346f7ed1fa7d65802a">llvm::AMDGPUTargetLowering::SHARED_BASE</a></div><div class="ttdeci">@ SHARED_BASE</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00362">AMDGPUISelLowering.h:362</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_aabb66ae6636b6dbd45c1b66dd9353821a2ebed7459a9c75beedcb87a45b3800cf"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#aabb66ae6636b6dbd45c1b66dd9353821a2ebed7459a9c75beedcb87a45b3800cf">llvm::AMDGPUTargetLowering::PRIVATE_BASE</a></div><div class="ttdeci">@ PRIVATE_BASE</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00361">AMDGPUISelLowering.h:361</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_aabb66ae6636b6dbd45c1b66dd9353821a3b608a404034c22b030fca524632ebb0"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#aabb66ae6636b6dbd45c1b66dd9353821a3b608a404034c22b030fca524632ebb0">llvm::AMDGPUTargetLowering::FIRST_IMPLICIT</a></div><div class="ttdeci">@ FIRST_IMPLICIT</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00360">AMDGPUISelLowering.h:360</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_aabb66ae6636b6dbd45c1b66dd9353821aa0198e1c8a37613471dfc9d64c02beed"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#aabb66ae6636b6dbd45c1b66dd9353821aa0198e1c8a37613471dfc9d64c02beed">llvm::AMDGPUTargetLowering::QUEUE_PTR</a></div><div class="ttdeci">@ QUEUE_PTR</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00363">AMDGPUISelLowering.h:363</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_aac8d173aca5b7a57cc264a77303f50b1"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#aac8d173aca5b7a57cc264a77303f50b1">llvm::AMDGPUTargetLowering::stripBitcast</a></div><div class="ttdeci">static SDValue stripBitcast(SDValue Val)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00184">AMDGPUISelLowering.h:184</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_aad3a92089da26bb01502f5f53792aa6d"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#aad3a92089da26bb01502f5f53792aa6d">llvm::AMDGPUTargetLowering::CreateLiveInRegister</a></div><div class="ttdeci">SDValue CreateLiveInRegister(SelectionDAG &amp;DAG, const TargetRegisterClass *RC, Register Reg, EVT VT, const SDLoc &amp;SL, bool RawReg=false) const</div><div class="ttdoc">Helper function that adds Reg to the LiveIn list of the DAG's MachineFunction.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l05237">AMDGPUISelLowering.cpp:5237</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_aad3b6954334c350e17f08d707e1f102f"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#aad3b6954334c350e17f08d707e1f102f">llvm::AMDGPUTargetLowering::SplitVectorStore</a></div><div class="ttdeci">SDValue SplitVectorStore(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdoc">Split a vector store into 2 stores of half the vector.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01820">AMDGPUISelLowering.cpp:1820</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_aae4e2c7609965dd1067b5be39e85af23"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#aae4e2c7609965dd1067b5be39e85af23">llvm::AMDGPUTargetLowering::LowerCTLZ_CTTZ</a></div><div class="ttdeci">SDValue LowerCTLZ_CTTZ(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l03095">AMDGPUISelLowering.cpp:3095</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_aaea9e6e5e0dec58e46e4ffe57898fb90"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#aaea9e6e5e0dec58e46e4ffe57898fb90">llvm::AMDGPUTargetLowering::getNegatedExpression</a></div><div class="ttdeci">SDValue getNegatedExpression(SDValue Op, SelectionDAG &amp;DAG, bool LegalOperations, bool ForCodeSize, NegatibleCost &amp;Cost, unsigned Depth) const override</div><div class="ttdoc">Return the newly negated expression if the cost is not expensive and set the cost in Cost to indicate...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00867">AMDGPUISelLowering.cpp:867</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_aaf8d7f83f5f1ac927a1f43a8db7ce730"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#aaf8d7f83f5f1ac927a1f43a8db7ce730">llvm::AMDGPUTargetLowering::split64BitValue</a></div><div class="ttdeci">std::pair&lt; SDValue, SDValue &gt; split64BitValue(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdoc">Return 64-bit value Op as two 32-bit integers.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01662">AMDGPUISelLowering.cpp:1662</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_ab049ba889709df922c683e1961c32ae9"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ab049ba889709df922c683e1961c32ae9">llvm::AMDGPUTargetLowering::performMulCombine</a></div><div class="ttdeci">SDValue performMulCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l04208">AMDGPUISelLowering.cpp:4208</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_ab896bc8d88c40cb995c6286c2204e260"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ab896bc8d88c40cb995c6286c2204e260">llvm::AMDGPUTargetLowering::getRecipEstimate</a></div><div class="ttdeci">SDValue getRecipEstimate(SDValue Operand, SelectionDAG &amp;DAG, int Enabled, int &amp;RefinementSteps) const override</div><div class="ttdoc">Return a reciprocal estimate value for the input operand.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l05538">AMDGPUISelLowering.cpp:5538</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_ab97aac84df43680850d552a2a42d7cc0"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ab97aac84df43680850d552a2a42d7cc0">llvm::AMDGPUTargetLowering::CreateLiveInRegister</a></div><div class="ttdeci">SDValue CreateLiveInRegister(SelectionDAG &amp;DAG, const TargetRegisterClass *RC, Register Reg, EVT VT) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00328">AMDGPUISelLowering.h:328</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_ac1024751a2b0f9481676cd996f737115"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ac1024751a2b0f9481676cd996f737115">llvm::AMDGPUTargetLowering::LowerFNEARBYINT</a></div><div class="ttdeci">SDValue LowerFNEARBYINT(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02437">AMDGPUISelLowering.cpp:2437</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_ac1f9567380bcff27bac5f4bf4750c47e"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ac1f9567380bcff27bac5f4bf4750c47e">llvm::AMDGPUTargetLowering::getTargetNodeName</a></div><div class="ttdeci">const char * getTargetNodeName(unsigned Opcode) const override</div><div class="ttdoc">This method returns the name of a target specific DAG node.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l05356">AMDGPUISelLowering.cpp:5356</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_ac2a107ae57d52b3efb40096c179e270d"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ac2a107ae57d52b3efb40096c179e270d">llvm::AMDGPUTargetLowering::LowerSIGN_EXTEND_INREG</a></div><div class="ttdeci">SDValue LowerSIGN_EXTEND_INREG(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l03613">AMDGPUISelLowering.cpp:3613</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_ac50d36f342b4fd1dad4441e59b29051a"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ac50d36f342b4fd1dad4441e59b29051a">llvm::AMDGPUTargetLowering::CCAssignFnForReturn</a></div><div class="ttdeci">static CCAssignFn * CCAssignFnForReturn(CallingConv::ID CC, bool IsVarArg)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01245">AMDGPUISelLowering.cpp:1245</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_ac5177832b2a049a7c1dfe8181ba484fb"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ac5177832b2a049a7c1dfe8181ba484fb">llvm::AMDGPUTargetLowering::getScaledLogInput</a></div><div class="ttdeci">std::pair&lt; SDValue, SDValue &gt; getScaledLogInput(SelectionDAG &amp;DAG, const SDLoc SL, SDValue Op, SDNodeFlags Flags) const</div><div class="ttdoc">If denormal handling is required return the scaled input to FLOG2, and the check for denormal range.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02585">AMDGPUISelLowering.cpp:2585</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_ac6c3ecb76f1a2b56378ea30a8f895979"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ac6c3ecb76f1a2b56378ea30a8f895979">llvm::AMDGPUTargetLowering::CCAssignFnForCall</a></div><div class="ttdeci">static CCAssignFn * CCAssignFnForCall(CallingConv::ID CC, bool IsVarArg)</div><div class="ttdoc">Selects the correct CCAssignFn for a given CallingConvention value.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01240">AMDGPUISelLowering.cpp:1240</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_aca708dccf3303e8529183ba47e14642b"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#aca708dccf3303e8529183ba47e14642b">llvm::AMDGPUTargetLowering::allUsesHaveSourceMods</a></div><div class="ttdeci">static bool allUsesHaveSourceMods(const SDNode *N, unsigned CostThreshold=4)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00710">AMDGPUISelLowering.cpp:710</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_acb08518735dd5a6add8a754124198fd3"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#acb08518735dd5a6add8a754124198fd3">llvm::AMDGPUTargetLowering::LowerFROUNDEVEN</a></div><div class="ttdeci">SDValue LowerFROUNDEVEN(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02409">AMDGPUISelLowering.cpp:2409</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_acd2d8ceb743ffe76c8647eeba439fcdd"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#acd2d8ceb743ffe76c8647eeba439fcdd">llvm::AMDGPUTargetLowering::isFPImmLegal</a></div><div class="ttdeci">bool isFPImmLegal(const APFloat &amp;Imm, EVT VT, bool ForCodeSize) const override</div><div class="ttdoc">Returns true if the target can instruction select the specified FP immediate natively.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00757">AMDGPUISelLowering.cpp:757</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_acd6d3300fd7843329d88c1a1790ab0d7"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#acd6d3300fd7843329d88c1a1790ab0d7">llvm::AMDGPUTargetLowering::isKnownNeverNaNForTargetNode</a></div><div class="ttdeci">bool isKnownNeverNaNForTargetNode(SDValue Op, const SelectionDAG &amp;DAG, bool SNaN=false, unsigned Depth=0) const override</div><div class="ttdoc">If SNaN is false,.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l05835">AMDGPUISelLowering.cpp:5835</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_acd87db70cdd379bbe637cdd47902e3c1"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#acd87db70cdd379bbe637cdd47902e3c1">llvm::AMDGPUTargetLowering::numBitsUnsigned</a></div><div class="ttdeci">static unsigned numBitsUnsigned(SDValue Op, SelectionDAG &amp;DAG)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00049">AMDGPUISelLowering.cpp:49</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_ad072639d1316475838d9e2f5a377d585"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ad072639d1316475838d9e2f5a377d585">llvm::AMDGPUTargetLowering::lowerFEXPUnsafe</a></div><div class="ttdeci">SDValue lowerFEXPUnsafe(SDValue Op, const SDLoc &amp;SL, SelectionDAG &amp;DAG, SDNodeFlags Flags) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02842">AMDGPUISelLowering.cpp:2842</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_ad0dbb24291ed1233a95588724ebd87e9"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ad0dbb24291ed1233a95588724ebd87e9">llvm::AMDGPUTargetLowering::LowerFTRUNC</a></div><div class="ttdeci">SDValue LowerFTRUNC(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02363">AMDGPUISelLowering.cpp:2363</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_ad47eb141a735c9c43d062fe6f931b31b"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ad47eb141a735c9c43d062fe6f931b31b">llvm::AMDGPUTargetLowering::LowerDYNAMIC_STACKALLOC</a></div><div class="ttdeci">SDValue LowerDYNAMIC_STACKALLOC(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01316">AMDGPUISelLowering.cpp:1316</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_ad51f84320038e868d4472f1b93ea6a36"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ad51f84320038e868d4472f1b93ea6a36">llvm::AMDGPUTargetLowering::allowApproxFunc</a></div><div class="ttdeci">static bool allowApproxFunc(const SelectionDAG &amp;DAG, SDNodeFlags Flags)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02533">AMDGPUISelLowering.cpp:2533</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_ad6aad70f3c5691f093fdda1782dcc8d5"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ad6aad70f3c5691f093fdda1782dcc8d5">llvm::AMDGPUTargetLowering::ShouldShrinkFPConstant</a></div><div class="ttdeci">bool ShouldShrinkFPConstant(EVT VT) const override</div><div class="ttdoc">If true, then instruction selection should seek to shrink the FP constant of the specified type to a ...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l00765">AMDGPUISelLowering.cpp:765</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_ad768c6e8777e25ab6cba9285d2c01c87"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ad768c6e8777e25ab6cba9285d2c01c87">llvm::AMDGPUTargetLowering::LowerReturn</a></div><div class="ttdeci">SDValue LowerReturn(SDValue Chain, CallingConv::ID CallConv, bool isVarArg, const SmallVectorImpl&lt; ISD::OutputArg &gt; &amp;Outs, const SmallVectorImpl&lt; SDValue &gt; &amp;OutVals, const SDLoc &amp;DL, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">This hook must be implemented to lower outgoing return values, described by the Outs array,...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01223">AMDGPUISelLowering.cpp:1223</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_ad85146c9cfc75b8fe84203e7b920b9e2"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ad85146c9cfc75b8fe84203e7b920b9e2">llvm::AMDGPUTargetLowering::performStoreCombine</a></div><div class="ttdeci">SDValue performStoreCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l03799">AMDGPUISelLowering.cpp:3799</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_ad968ecdcaf64b24df6515220e36bdb5d"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ad968ecdcaf64b24df6515220e36bdb5d">llvm::AMDGPUTargetLowering::ReplaceNodeResults</a></div><div class="ttdeci">void ReplaceNodeResults(SDNode *N, SmallVectorImpl&lt; SDValue &gt; &amp;Results, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">This callback is invoked when a node result type is illegal for the target, and the operation was reg...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01375">AMDGPUISelLowering.cpp:1375</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_ad9d34da62b4146ef6290977107ea7ead"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ad9d34da62b4146ef6290977107ea7ead">llvm::AMDGPUTargetLowering::performRcpCombine</a></div><div class="ttdeci">SDValue performRcpCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l04978">AMDGPUISelLowering.cpp:4978</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_ade43855f04d97068b4fe4244ad205fb4"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ade43855f04d97068b4fe4244ad205fb4">llvm::AMDGPUTargetLowering::getLoHalf64</a></div><div class="ttdeci">SDValue getLoHalf64(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01676">AMDGPUISelLowering.cpp:1676</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_ade59eb1dd55df02b0bbba47ad0274c99"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ade59eb1dd55df02b0bbba47ad0274c99">llvm::AMDGPUTargetLowering::lowerCTLZResults</a></div><div class="ttdeci">SDValue lowerCTLZResults(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l03075">AMDGPUISelLowering.cpp:3075</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_ae0d935eaffbef9423e07ac82afb5eeb3"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ae0d935eaffbef9423e07ac82afb5eeb3">llvm::AMDGPUTargetLowering::performFAbsCombine</a></div><div class="ttdeci">SDValue performFAbsCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l04953">AMDGPUISelLowering.cpp:4953</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_ae127ddeaa14f88d3ce4c60f0d07ccec9"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ae127ddeaa14f88d3ce4c60f0d07ccec9">llvm::AMDGPUTargetLowering::LowerFP_TO_INT64</a></div><div class="ttdeci">SDValue LowerFP_TO_INT64(SDValue Op, SelectionDAG &amp;DAG, bool Signed) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l03395">AMDGPUISelLowering.cpp:3395</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_ae13cfbd2de579359b370b4b7971e3ca1"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ae13cfbd2de579359b370b4b7971e3ca1">llvm::AMDGPUTargetLowering::shouldFoldFNegIntoSrc</a></div><div class="ttdeci">static bool shouldFoldFNegIntoSrc(SDNode *FNeg, SDValue FNegSrc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l04672">AMDGPUISelLowering.cpp:4672</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_ae48bbb9921feca789df1b15e88845d46"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ae48bbb9921feca789df1b15e88845d46">llvm::AMDGPUTargetLowering::LowerFRINT</a></div><div class="ttdeci">SDValue LowerFRINT(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02446">AMDGPUISelLowering.cpp:2446</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_ae4ec834dd7b4ce858321ecad900e9363"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ae4ec834dd7b4ce858321ecad900e9363">llvm::AMDGPUTargetLowering::performIntrinsicWOChainCombine</a></div><div class="ttdeci">SDValue performIntrinsicWOChainCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l03879">AMDGPUISelLowering.cpp:3879</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_ae54e04166dc3c7f87ac2d1393dbf2c1e"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ae54e04166dc3c7f87ac2d1393dbf2c1e">llvm::AMDGPUTargetLowering::LowerUDIVREM</a></div><div class="ttdeci">SDValue LowerUDIVREM(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l02193">AMDGPUISelLowering.cpp:2193</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_ae60d2a6d5da1fa05bb8e59e09fb72612"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ae60d2a6d5da1fa05bb8e59e09fb72612">llvm::AMDGPUTargetLowering::performMulLoHiCombine</a></div><div class="ttdeci">SDValue performMulLoHiCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l04296">AMDGPUISelLowering.cpp:4296</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_ae8ade4269715b02714b67bdf1a0b9ba5"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#ae8ade4269715b02714b67bdf1a0b9ba5">llvm::AMDGPUTargetLowering::PerformDAGCombine</a></div><div class="ttdeci">SDValue PerformDAGCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const override</div><div class="ttdoc">This method will be invoked for all target nodes and for any target-independent nodes that the target...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l04990">AMDGPUISelLowering.cpp:4990</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_aec76b73c15365e949f7322e371e6471b"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#aec76b73c15365e949f7322e371e6471b">llvm::AMDGPUTargetLowering::LowerUDIVREM64</a></div><div class="ttdeci">void LowerUDIVREM64(SDValue Op, SelectionDAG &amp;DAG, SmallVectorImpl&lt; SDValue &gt; &amp;Results) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01979">AMDGPUISelLowering.cpp:1979</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_aeca06367a5dacb988586dfa1b94fa0c1"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#aeca06367a5dacb988586dfa1b94fa0c1">llvm::AMDGPUTargetLowering::WidenOrSplitVectorLoad</a></div><div class="ttdeci">SDValue WidenOrSplitVectorLoad(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdoc">Widen a suitably aligned v3 load.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01786">AMDGPUISelLowering.cpp:1786</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_aefa65434116c09d02df76de19d5889ad"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#aefa65434116c09d02df76de19d5889ad">llvm::AMDGPUTargetLowering::mergeStoresAfterLegalization</a></div><div class="ttdeci">bool mergeStoresAfterLegalization(EVT) const override</div><div class="ttdoc">Allow store merging for the specified type after legalization in addition to before legalization.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00277">AMDGPUISelLowering.h:277</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_af11e81ec39d8b1108c8aae7a8cc4d605"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#af11e81ec39d8b1108c8aae7a8cc4d605">llvm::AMDGPUTargetLowering::getSplitDestVTs</a></div><div class="ttdeci">std::pair&lt; EVT, EVT &gt; getSplitDestVTs(const EVT &amp;VT, SelectionDAG &amp;DAG) const</div><div class="ttdoc">Split a vector type into two parts.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01696">AMDGPUISelLowering.cpp:1696</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_af1dafe04d5c38b74c95d3ea84e35175f"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#af1dafe04d5c38b74c95d3ea84e35175f">llvm::AMDGPUTargetLowering::getHiHalf64</a></div><div class="ttdeci">SDValue getHiHalf64(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01684">AMDGPUISelLowering.cpp:1684</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_af7a9478d27cc96e1005772d3e47de7b5"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#af7a9478d27cc96e1005772d3e47de7b5">llvm::AMDGPUTargetLowering::isFsqrtCheap</a></div><div class="ttdeci">bool isFsqrtCheap(SDValue Operand, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">Return true if SQRT(X) shouldn't be replaced with X*RSQRT(X).</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00279">AMDGPUISelLowering.h:279</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_afcd4be086e69b1f75ca347ec794dea3b"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#afcd4be086e69b1f75ca347ec794dea3b">llvm::AMDGPUTargetLowering::combineFMinMaxLegacyImpl</a></div><div class="ttdeci">SDValue combineFMinMaxLegacyImpl(const SDLoc &amp;DL, EVT VT, SDValue LHS, SDValue RHS, SDValue True, SDValue False, SDValue CC, DAGCombinerInfo &amp;DCI) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01554">AMDGPUISelLowering.cpp:1554</a></div></div>
<div class="ttc" id="aclassllvm_1_1APFloat_html"><div class="ttname"><a href="classllvm_1_1APFloat.html">llvm::APFloat</a></div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00780">APFloat.h:780</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers.</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00076">APInt.h:76</a></div></div>
<div class="ttc" id="aclassllvm_1_1AtomicRMWInst_html"><div class="ttname"><a href="classllvm_1_1AtomicRMWInst.html">llvm::AtomicRMWInst</a></div><div class="ttdoc">an instruction that atomically reads a memory location, combines it with another value,...</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l00726">Instructions.h:726</a></div></div>
<div class="ttc" id="aclassllvm_1_1CCState_html"><div class="ttname"><a href="classllvm_1_1CCState.html">llvm::CCState</a></div><div class="ttdoc">CCState - This class holds information needed while lowering arguments and return values.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00170">CallingConvLower.h:170</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConstantFPSDNode_html"><div class="ttname"><a href="classllvm_1_1ConstantFPSDNode.html">llvm::ConstantFPSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01666">SelectionDAGNodes.h:1666</a></div></div>
<div class="ttc" id="aclassllvm_1_1DWARFExpression_1_1Operation_html"><div class="ttname"><a href="classllvm_1_1DWARFExpression_1_1Operation.html">llvm::DWARFExpression::Operation</a></div><div class="ttdoc">This class represents an Operation in the Expression.</div><div class="ttdef"><b>Definition:</b> <a href="DWARFExpression_8h_source.html#l00032">DWARFExpression.h:32</a></div></div>
<div class="ttc" id="aclassllvm_1_1DataLayout_html"><div class="ttname"><a href="classllvm_1_1DataLayout.html">llvm::DataLayout</a></div><div class="ttdoc">A parsed version of the target data layout string in and methods for querying it.</div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8h_source.html#l00110">DataLayout.h:110</a></div></div>
<div class="ttc" id="aclassllvm_1_1GISelKnownBits_html"><div class="ttname"><a href="classllvm_1_1GISelKnownBits.html">llvm::GISelKnownBits</a></div><div class="ttdef"><b>Definition:</b> <a href="GISelKnownBits_8h_source.html#l00029">GISelKnownBits.h:29</a></div></div>
<div class="ttc" id="aclassllvm_1_1InstructionCost_html"><div class="ttname"><a href="classllvm_1_1InstructionCost.html">llvm::InstructionCost</a></div><div class="ttdef"><b>Definition:</b> <a href="InstructionCost_8h_source.html#l00029">InstructionCost.h:29</a></div></div>
<div class="ttc" id="aclassllvm_1_1Instruction_html"><div class="ttname"><a href="classllvm_1_1Instruction.html">llvm::Instruction</a></div><div class="ttdef"><b>Definition:</b> <a href="IR_2Instruction_8h_source.html#l00043">Instruction.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLVMContext_html"><div class="ttname"><a href="classllvm_1_1LLVMContext.html">llvm::LLVMContext</a></div><div class="ttdoc">This is an important class for using LLVM in a threaded context.</div><div class="ttdef"><b>Definition:</b> <a href="LLVMContext_8h_source.html#l00067">LLVMContext.h:67</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html"><div class="ttname"><a href="classllvm_1_1MVT.html">llvm::MVT</a></div><div class="ttdoc">Machine Value Type.</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00034">MachineValueType.h:34</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00106">MachineFrameInfo.h:106</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00259">MachineFunction.h:259</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdoc">A description of a memory reference used in the backend.</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00128">MachineMemOperand.h:128</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00051">MachineRegisterInfo.h:51</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineSDNode_html"><div class="ttname"><a href="classllvm_1_1MachineSDNode.html">llvm::MachineSDNode</a></div><div class="ttdoc">An SDNode that represents everything that will be needed to construct a MachineInstr.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02953">SelectionDAGNodes.h:2953</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDLoc_html"><div class="ttname"><a href="classllvm_1_1SDLoc.html">llvm::SDLoc</a></div><div class="ttdoc">Wrapper class for IR location info (IR ordering and DebugLoc) to be passed into SDNode creation funct...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01126">SelectionDAGNodes.h:1126</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdoc">Represents one node in the SelectionDAG.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00477">SelectionDAGNodes.h:477</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDValue_html"><div class="ttname"><a href="classllvm_1_1SDValue.html">llvm::SDValue</a></div><div class="ttdoc">Unlike LLVM values, Selection DAG nodes may return multiple values as the result of a computation.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00145">SelectionDAGNodes.h:145</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDValue_html_a977e54da724d62e7b08e2ad69723731e"><div class="ttname"><a href="classllvm_1_1SDValue.html#a977e54da724d62e7b08e2ad69723731e">llvm::SDValue::getOperand</a></div><div class="ttdeci">const SDValue &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01169">SelectionDAGNodes.h:1169</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDValue_html_ae779a9d142e6318d8fb0e4f0da32af0f"><div class="ttname"><a href="classllvm_1_1SDValue.html#ae779a9d142e6318d8fb0e4f0da32af0f">llvm::SDValue::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01157">SelectionDAGNodes.h:1157</a></div></div>
<div class="ttc" id="aclassllvm_1_1SelectionDAG_html"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html">llvm::SelectionDAG</a></div><div class="ttdoc">This is used to represent a portion of an LLVM function in a low-level Data Dependence DAG representa...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00225">SelectionDAG.h:225</a></div></div>
<div class="ttc" id="aclassllvm_1_1SelectionDAG_html_af0f68c9c0e4a38aebd5773f80dd5b716"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#af0f68c9c0e4a38aebd5773f80dd5b716">llvm::SelectionDAG::getEntryNode</a></div><div class="ttdeci">SDValue getEntryNode() const</div><div class="ttdoc">Return the token chain corresponding to the entry of the function.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00554">SelectionDAG.h:554</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00586">SmallVector.h:586</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00050">StringRef.h:50</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_a0cbb26a6b04c9a328e0e0966881da33fa8e243db2e3806dcf4997c408a355ddfc"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a0cbb26a6b04c9a328e0e0966881da33fa8e243db2e3806dcf4997c408a355ddfc">llvm::TargetLoweringBase::Enabled</a></div><div class="ttdeci">@ Enabled</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00551">TargetLowering.h:550</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_a575e134a5e8414029a5c4a284858e6cd"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a575e134a5e8414029a5c4a284858e6cd">llvm::TargetLoweringBase::SelectSupportKind</a></div><div class="ttdeci">SelectSupportKind</div><div class="ttdoc">Enum that describes what type of support for selects the target has.</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00239">TargetLowering.h:239</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_aba40628328a660c78a9d73cc209f5e84"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">llvm::TargetLoweringBase::AtomicExpansionKind</a></div><div class="ttdeci">AtomicExpansionKind</div><div class="ttdoc">Enum that specifies what an atomic load/AtomicRMWInst is expanded to, if at all.</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00251">TargetLowering.h:251</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_ad717707a2df4226d0388460e87c8cd84"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#ad717707a2df4226d0388460e87c8cd84">llvm::TargetLoweringBase::NegatibleCost</a></div><div class="ttdeci">NegatibleCost</div><div class="ttdoc">Enum that specifies when a float negation is beneficial.</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00280">TargetLowering.h:280</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html"><div class="ttname"><a href="classllvm_1_1TargetLowering.html">llvm::TargetLowering</a></div><div class="ttdoc">This class defines information used to lower LLVM code to legal SelectionDAG operators that the targe...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03651">TargetLowering.h:3651</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetMachine_html"><div class="ttname"><a href="classllvm_1_1TargetMachine.html">llvm::TargetMachine</a></div><div class="ttdoc">Primary interface to the complete machine description for the target machine.</div><div class="ttdef"><b>Definition:</b> <a href="llvm_2Target_2TargetMachine_8h_source.html#l00078">TargetMachine.h:78</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00045">TargetRegisterInfo.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1Type_html"><div class="ttname"><a href="classllvm_1_1Type.html">llvm::Type</a></div><div class="ttdoc">The instances of the Type class are immutable: once they are created, they are never changed.</div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00045">Type.h:45</a></div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="aclassuint64__t_html"><div class="ttname"><a href="classuint64__t.html">uint64_t</a></div></div>
<div class="ttc" id="aclassunsigned_html"><div class="ttname"><a href="classunsigned.html">unsigned</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0e"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0e">llvm::AMDGPUISD::NodeType</a></div><div class="ttdeci">NodeType</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00385">AMDGPUISelLowering.h:385</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea0173ca5cd8965ff549096df6c0869f0c"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea0173ca5cd8965ff549096df6c0869f0c">llvm::AMDGPUISD::ELSE</a></div><div class="ttdeci">@ ELSE</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00401">AMDGPUISelLowering.h:401</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea0195497770dcd5d8648a4e1b5e86f6bf"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea0195497770dcd5d8648a4e1b5e86f6bf">llvm::AMDGPUISD::BUFFER_STORE</a></div><div class="ttdeci">@ BUFFER_STORE</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00576">AMDGPUISelLowering.h:576</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea01f585d42b281ec01d7387072aab9612"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea01f585d42b281ec01d7387072aab9612">llvm::AMDGPUISD::LOAD_CONSTANT</a></div><div class="ttdeci">@ LOAD_CONSTANT</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00554">AMDGPUISelLowering.h:554</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea02bcd5a1661d4e07caf00ba568a77b31"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea02bcd5a1661d4e07caf00ba568a77b31">llvm::AMDGPUISD::SETREG</a></div><div class="ttdeci">@ SETREG</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00430">AMDGPUISelLowering.h:430</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea02ebe2c9b7c32f3b603a174ff8f74df8"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea02ebe2c9b7c32f3b603a174ff8f74df8">llvm::AMDGPUISD::REGISTER_STORE</a></div><div class="ttdeci">@ REGISTER_STORE</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00504">AMDGPUISelLowering.h:504</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea05cf29ebf61481e1e9b60c16421956cc"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea05cf29ebf61481e1e9b60c16421956cc">llvm::AMDGPUISD::MUL_I24</a></div><div class="ttdeci">@ MUL_I24</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00492">AMDGPUISelLowering.h:492</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea05e199d247b019380b4c5a6f24d95381"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea05e199d247b019380b4c5a6f24d95381">llvm::AMDGPUISD::CVT_PKRTZ_F16_F32</a></div><div class="ttdeci">@ CVT_PKRTZ_F16_F32</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00518">AMDGPUISelLowering.h:518</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea0819f8cbdd0851cea7a14606204c92fa"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea0819f8cbdd0851cea7a14606204c92fa">llvm::AMDGPUISD::DIV_SCALE</a></div><div class="ttdeci">@ DIV_SCALE</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00458">AMDGPUISelLowering.h:458</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea0dea54491f8105561fad64ec68004af5"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea0dea54491f8105561fad64ec68004af5">llvm::AMDGPUISD::BUFFER_ATOMIC_COND_SUB_U32</a></div><div class="ttdeci">@ BUFFER_ATOMIC_COND_SUB_U32</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00599">AMDGPUISelLowering.h:599</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea125765d08e486bffa41af032e3a062ce"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea125765d08e486bffa41af032e3a062ce">llvm::AMDGPUISD::TEXTURE_FETCH</a></div><div class="ttdeci">@ TEXTURE_FETCH</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00500">AMDGPUISelLowering.h:500</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea13b59d6355b86eea11f514c7c89e0f5f"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea13b59d6355b86eea11f514c7c89e0f5f">llvm::AMDGPUISD::TBUFFER_LOAD_FORMAT_D16</a></div><div class="ttdeci">@ TBUFFER_LOAD_FORMAT_D16</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00558">AMDGPUISelLowering.h:558</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea142323a51f7893d2ea77cc7f55580b0a"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea142323a51f7893d2ea77cc7f55580b0a">llvm::AMDGPUISD::LOG</a></div><div class="ttdeci">@ LOG</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00473">AMDGPUISelLowering.h:473</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea14e5b2623e3f79aa85f717030e8f6d68"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea14e5b2623e3f79aa85f717030e8f6d68">llvm::AMDGPUISD::UMUL</a></div><div class="ttdeci">@ UMUL</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00388">AMDGPUISelLowering.h:388</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea15b0c32f5da14cffc6456d659d784e06"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea15b0c32f5da14cffc6456d659d784e06">llvm::AMDGPUISD::FFBL_B32</a></div><div class="ttdeci">@ FFBL_B32</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00490">AMDGPUISelLowering.h:490</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea15d564e330de468ec9ec7869c4906c45"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea15d564e330de468ec9ec7869c4906c45">llvm::AMDGPUISD::UMAX3</a></div><div class="ttdeci">@ UMAX3</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00447">AMDGPUISelLowering.h:447</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea197d5d152271b9cbd5105723bd534c0e"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea197d5d152271b9cbd5105723bd534c0e">llvm::AMDGPUISD::BUILD_VERTICAL_VECTOR</a></div><div class="ttdeci">@ BUILD_VERTICAL_VECTOR</div><div class="ttdoc">This node is for VLIW targets and it is used to represent a vector that is stored in consecutive regi...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00536">AMDGPUISelLowering.h:536</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea1be6f435b11e6bd74678117ccadc9117"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea1be6f435b11e6bd74678117ccadc9117">llvm::AMDGPUISD::URECIP</a></div><div class="ttdeci">@ URECIP</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00457">AMDGPUISelLowering.h:457</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea1ccdf175d98c6185d058929850b208c6"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea1ccdf175d98c6185d058929850b208c6">llvm::AMDGPUISD::FFBH_I32</a></div><div class="ttdeci">@ FFBH_I32</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00489">AMDGPUISelLowering.h:489</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea1ec402986ec4e0050c9cd092877ebb86"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea1ec402986ec4e0050c9cd092877ebb86">llvm::AMDGPUISD::MULHI_U24</a></div><div class="ttdeci">@ MULHI_U24</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00493">AMDGPUISelLowering.h:493</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea20107c0b2289fd8e2cebba28080bd69c"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea20107c0b2289fd8e2cebba28080bd69c">llvm::AMDGPUISD::CONST_ADDRESS</a></div><div class="ttdeci">@ CONST_ADDRESS</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00502">AMDGPUISelLowering.h:502</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea216770402c4e4c35b661a32323b7ca7a"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea216770402c4e4c35b661a32323b7ca7a">llvm::AMDGPUISD::FPTRUNC_ROUND_DOWNWARD</a></div><div class="ttdeci">@ FPTRUNC_ROUND_DOWNWARD</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00542">AMDGPUISelLowering.h:542</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea225d900100a1e02744d46cc266b1c433"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea225d900100a1e02744d46cc266b1c433">llvm::AMDGPUISD::TC_RETURN_CHAIN</a></div><div class="ttdeci">@ TC_RETURN_CHAIN</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00396">AMDGPUISelLowering.h:396</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea248a5c5f24e1f9bba1b1b7a238007b27"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea248a5c5f24e1f9bba1b1b7a238007b27">llvm::AMDGPUISD::SAMPLE</a></div><div class="ttdeci">@ SAMPLE</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00505">AMDGPUISelLowering.h:505</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea267cae256d19873b48b90feeeca0b146"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea267cae256d19873b48b90feeeca0b146">llvm::AMDGPUISD::BUFFER_LOAD_FORMAT_D16</a></div><div class="ttdeci">@ BUFFER_LOAD_FORMAT_D16</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00570">AMDGPUISelLowering.h:570</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea273be28bf4b8170125b34f1567c7be16"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea273be28bf4b8170125b34f1567c7be16">llvm::AMDGPUISD::LDS</a></div><div class="ttdeci">@ LDS</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00540">AMDGPUISelLowering.h:540</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea2aea035f778d5c12c6350fa76de35941"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea2aea035f778d5c12c6350fa76de35941">llvm::AMDGPUISD::FMUL_LEGACY</a></div><div class="ttdeci">@ FMUL_LEGACY</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00478">AMDGPUISelLowering.h:478</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea2e28f6b19f1c6e68e785e50f8feb9114"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea2e28f6b19f1c6e68e785e50f8feb9114">llvm::AMDGPUISD::REGISTER_LOAD</a></div><div class="ttdeci">@ REGISTER_LOAD</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00503">AMDGPUISelLowering.h:503</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea2e4d87084baa45989bef5935e3ed9e5d"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea2e4d87084baa45989bef5935e3ed9e5d">llvm::AMDGPUISD::CARRY</a></div><div class="ttdeci">@ CARRY</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00482">AMDGPUISelLowering.h:482</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea3017d1227149da50bbdaef07431760f3"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3017d1227149da50bbdaef07431760f3">llvm::AMDGPUISD::FIRST_MEM_OPCODE_NUMBER</a></div><div class="ttdeci">@ FIRST_MEM_OPCODE_NUMBER</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00545">AMDGPUISelLowering.h:545</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea3104e83ec08c0571b350e451f19efb50"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3104e83ec08c0571b350e451f19efb50">llvm::AMDGPUISD::MAD_U24</a></div><div class="ttdeci">@ MAD_U24</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00495">AMDGPUISelLowering.h:495</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea33fc8ba82518b79697c7632b0615ebdd"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea33fc8ba82518b79697c7632b0615ebdd">llvm::AMDGPUISD::SBUFFER_LOAD_UBYTE</a></div><div class="ttdeci">@ SBUFFER_LOAD_UBYTE</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00573">AMDGPUISelLowering.h:573</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea35b28e52da90578ab45a3fcf521d1383"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea35b28e52da90578ab45a3fcf521d1383">llvm::AMDGPUISD::FMAXIMUM3</a></div><div class="ttdeci">@ FMAXIMUM3</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00454">AMDGPUISelLowering.h:454</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea3710f7b2b548ead08130e71d2d63edef"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3710f7b2b548ead08130e71d2d63edef">llvm::AMDGPUISD::BRANCH_COND</a></div><div class="ttdeci">@ BRANCH_COND</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00389">AMDGPUISelLowering.h:389</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea37e207c1d2f3cfa79cd9bc178c11ddc4"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea37e207c1d2f3cfa79cd9bc178c11ddc4">llvm::AMDGPUISD::SBUFFER_LOAD_USHORT</a></div><div class="ttdeci">@ SBUFFER_LOAD_USHORT</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00575">AMDGPUISelLowering.h:575</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea3804b23b929a6df413cedc6e5dac099e"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3804b23b929a6df413cedc6e5dac099e">llvm::AMDGPUISD::BUFFER_LOAD</a></div><div class="ttdeci">@ BUFFER_LOAD</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00563">AMDGPUISelLowering.h:563</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea381ec439d8bc7a0256b832fdbeef2854"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea381ec439d8bc7a0256b832fdbeef2854">llvm::AMDGPUISD::BUFFER_ATOMIC_FADD_BF16</a></div><div class="ttdeci">@ BUFFER_ATOMIC_FADD_BF16</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00596">AMDGPUISelLowering.h:596</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea397fbad92288743379962b2f204a21e8"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea397fbad92288743379962b2f204a21e8">llvm::AMDGPUISD::BUFFER_LOAD_FORMAT</a></div><div class="ttdeci">@ BUFFER_LOAD_FORMAT</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00568">AMDGPUISelLowering.h:568</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea39c851d59f2dedcf582022a24daf1cf5"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea39c851d59f2dedcf582022a24daf1cf5">llvm::AMDGPUISD::CVT_PKNORM_I16_F32</a></div><div class="ttdeci">@ CVT_PKNORM_I16_F32</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00519">AMDGPUISelLowering.h:519</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea3b82847282be27a34224531d39c58ec2"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3b82847282be27a34224531d39c58ec2">llvm::AMDGPUISD::TBUFFER_STORE_FORMAT_D16</a></div><div class="ttdeci">@ TBUFFER_STORE_FORMAT_D16</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00556">AMDGPUISelLowering.h:556</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea3f02f120ade645c2bf98928f3f6aca9c"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea3f02f120ade645c2bf98928f3f6aca9c">llvm::AMDGPUISD::BUFFER_ATOMIC_SMAX</a></div><div class="ttdeci">@ BUFFER_ATOMIC_SMAX</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00586">AMDGPUISelLowering.h:586</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea41c8322a0c1353beca047ee2d6c0742d"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea41c8322a0c1353beca047ee2d6c0742d">llvm::AMDGPUISD::RSQ_CLAMP</a></div><div class="ttdeci">@ RSQ_CLAMP</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00479">AMDGPUISelLowering.h:479</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea41ea4b5f98221f62807712205a8d37f7"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea41ea4b5f98221f62807712205a8d37f7">llvm::AMDGPUISD::DIV_FMAS</a></div><div class="ttdeci">@ DIV_FMAS</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00459">AMDGPUISelLowering.h:459</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea421b46b3ade824d5fbf027a3f674db46"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea421b46b3ade824d5fbf027a3f674db46">llvm::AMDGPUISD::UMED3</a></div><div class="ttdeci">@ UMED3</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00453">AMDGPUISelLowering.h:453</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea47a3e4d50c2a91fd380b7ecb92260117"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea47a3e4d50c2a91fd380b7ecb92260117">llvm::AMDGPUISD::FFBH_U32</a></div><div class="ttdeci">@ FFBH_U32</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00488">AMDGPUISelLowering.h:488</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea480770519d97b188b42a1a0aa660a3db"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea480770519d97b188b42a1a0aa660a3db">llvm::AMDGPUISD::RCP</a></div><div class="ttdeci">@ RCP</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00467">AMDGPUISelLowering.h:467</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea4abad462fa316c06e5d0c9c80e5490ec"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea4abad462fa316c06e5d0c9c80e5490ec">llvm::AMDGPUISD::SETCC</a></div><div class="ttdeci">@ SETCC</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00429">AMDGPUISelLowering.h:429</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea4cbd4dc4742ccef757e33f0752a15e69"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea4cbd4dc4742ccef757e33f0752a15e69">llvm::AMDGPUISD::RET_GLUE</a></div><div class="ttdeci">@ RET_GLUE</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00414">AMDGPUISelLowering.h:414</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea4d3421b2a779f5f0c5970c8f5f550c76"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea4d3421b2a779f5f0c5970c8f5f550c76">llvm::AMDGPUISD::COS_HW</a></div><div class="ttdeci">@ COS_HW</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00440">AMDGPUISelLowering.h:440</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea509df107f0a734f8d545ad3f7af30831"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea509df107f0a734f8d545ad3f7af30831">llvm::AMDGPUISD::FMAD_FTZ</a></div><div class="ttdeci">@ FMAD_FTZ</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00463">AMDGPUISelLowering.h:463</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea50d648baad4b2414da6e203fe0e5f552"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea50d648baad4b2414da6e203fe0e5f552">llvm::AMDGPUISD::BUFFER_ATOMIC_UMIN</a></div><div class="ttdeci">@ BUFFER_ATOMIC_UMIN</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00585">AMDGPUISelLowering.h:585</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea51178790d7c73b373338c52de42b4e96"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea51178790d7c73b373338c52de42b4e96">llvm::AMDGPUISD::RCP_IFLAG</a></div><div class="ttdeci">@ RCP_IFLAG</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00470">AMDGPUISelLowering.h:470</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea51d107fa5c507cf013b59ff5a25749ae"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea51d107fa5c507cf013b59ff5a25749ae">llvm::AMDGPUISD::DOT4</a></div><div class="ttdeci">@ DOT4</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00481">AMDGPUISelLowering.h:481</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea55eacee704bb2135f121813f23d2ba69"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea55eacee704bb2135f121813f23d2ba69">llvm::AMDGPUISD::BUFFER_ATOMIC_OR</a></div><div class="ttdeci">@ BUFFER_ATOMIC_OR</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00589">AMDGPUISelLowering.h:589</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea55ee7bc063408b722f1f13fa3e82944d"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea55ee7bc063408b722f1f13fa3e82944d">llvm::AMDGPUISD::BUFFER_LOAD_UBYTE</a></div><div class="ttdeci">@ BUFFER_LOAD_UBYTE</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00564">AMDGPUISelLowering.h:564</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea5716f43a1b7e8c29814ccb92ee2dd2e8"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5716f43a1b7e8c29814ccb92ee2dd2e8">llvm::AMDGPUISD::BUFFER_ATOMIC_FMIN</a></div><div class="ttdeci">@ BUFFER_ATOMIC_FMIN</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00597">AMDGPUISelLowering.h:597</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea5973ca171c5051b92e2555a7a94029ac"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5973ca171c5051b92e2555a7a94029ac">llvm::AMDGPUISD::BUFFER_LOAD_SHORT</a></div><div class="ttdeci">@ BUFFER_LOAD_SHORT</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00567">AMDGPUISelLowering.h:567</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea59f8027238733039fa2c66e494a8f02a"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea59f8027238733039fa2c66e494a8f02a">llvm::AMDGPUISD::SAMPLEB</a></div><div class="ttdeci">@ SAMPLEB</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00506">AMDGPUISelLowering.h:506</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea5af8d311a572d1aba24e25c20d1d7923"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5af8d311a572d1aba24e25c20d1d7923">llvm::AMDGPUISD::PERM</a></div><div class="ttdeci">@ PERM</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00499">AMDGPUISelLowering.h:499</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea5b23f9813222573c51bc3a8a616494a0"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5b23f9813222573c51bc3a8a616494a0">llvm::AMDGPUISD::DIV_FIXUP</a></div><div class="ttdeci">@ DIV_FIXUP</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00460">AMDGPUISelLowering.h:460</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea5dca94e0604213616052d32bf71d1e3e"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea5dca94e0604213616052d32bf71d1e3e">llvm::AMDGPUISD::ATOMIC_LOAD_FMIN</a></div><div class="ttdeci">@ ATOMIC_LOAD_FMIN</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00561">AMDGPUISelLowering.h:561</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea60d5ad554c76e8f21403ebedf166f15c"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea60d5ad554c76e8f21403ebedf166f15c">llvm::AMDGPUISD::LOOP</a></div><div class="ttdeci">@ LOOP</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00402">AMDGPUISelLowering.h:402</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea6166b5d53cc9816ecd1223614b964fd9"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea6166b5d53cc9816ecd1223614b964fd9">llvm::AMDGPUISD::DWORDADDR</a></div><div class="ttdeci">@ DWORDADDR</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00420">AMDGPUISelLowering.h:420</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea61c1f4bb39a8d5172f7a4f2b50d8b290"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea61c1f4bb39a8d5172f7a4f2b50d8b290">llvm::AMDGPUISD::CVT_PK_U16_U32</a></div><div class="ttdeci">@ CVT_PK_U16_U32</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00522">AMDGPUISelLowering.h:522</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea62d5df7316428469ea4d31d893d2bffe"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea62d5df7316428469ea4d31d893d2bffe">llvm::AMDGPUISD::LOAD_D16_LO_I8</a></div><div class="ttdeci">@ LOAD_D16_LO_I8</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00550">AMDGPUISelLowering.h:550</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea63ac508ae6d2c882d467bb6bff691b6d"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea63ac508ae6d2c882d467bb6bff691b6d">llvm::AMDGPUISD::BUFFER_ATOMIC_SUB</a></div><div class="ttdeci">@ BUFFER_ATOMIC_SUB</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00583">AMDGPUISelLowering.h:583</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea66151a58e581052270c1f5f1e4351b12"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea66151a58e581052270c1f5f1e4351b12">llvm::AMDGPUISD::BUFFER_STORE_SHORT</a></div><div class="ttdeci">@ BUFFER_STORE_SHORT</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00578">AMDGPUISelLowering.h:578</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea68e59381ccf440cab3528edb5a3428e8"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea68e59381ccf440cab3528edb5a3428e8">llvm::AMDGPUISD::BUFFER_ATOMIC_CMPSWAP</a></div><div class="ttdeci">@ BUFFER_ATOMIC_CMPSWAP</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00593">AMDGPUISelLowering.h:593</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea69791e003c63fd1d623a4a0a0fe6019c"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea69791e003c63fd1d623a4a0a0fe6019c">llvm::AMDGPUISD::BUFFER_STORE_BYTE</a></div><div class="ttdeci">@ BUFFER_STORE_BYTE</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00577">AMDGPUISelLowering.h:577</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea6bf36266eccc139178a6078daefaf934"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea6bf36266eccc139178a6078daefaf934">llvm::AMDGPUISD::RSQ</a></div><div class="ttdeci">@ RSQ</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00468">AMDGPUISelLowering.h:468</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea6ea93bd531619261a61f34eb59c5e7d2"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea6ea93bd531619261a61f34eb59c5e7d2">llvm::AMDGPUISD::FMA_W_CHAIN</a></div><div class="ttdeci">@ FMA_W_CHAIN</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00435">AMDGPUISelLowering.h:435</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea7361757891331bf4d8bfeddfc100691d"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea7361757891331bf4d8bfeddfc100691d">llvm::AMDGPUISD::BUFFER_ATOMIC_FMAX</a></div><div class="ttdeci">@ BUFFER_ATOMIC_FMAX</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00598">AMDGPUISelLowering.h:598</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea73af676f5d9efdc09939270c55edff90"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea73af676f5d9efdc09939270c55edff90">llvm::AMDGPUISD::CALL</a></div><div class="ttdeci">@ CALL</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00393">AMDGPUISelLowering.h:393</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea74d570da8b86d1a5f225daca0bd5f56a"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea74d570da8b86d1a5f225daca0bd5f56a">llvm::AMDGPUISD::FMAX_LEGACY</a></div><div class="ttdeci">@ FMAX_LEGACY</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00442">AMDGPUISelLowering.h:442</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea760ece3c08b02521b09f90ee5a5e4fdb"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea760ece3c08b02521b09f90ee5a5e4fdb">llvm::AMDGPUISD::MAD_U64_U32</a></div><div class="ttdeci">@ MAD_U64_U32</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00497">AMDGPUISelLowering.h:497</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea76dae89c9d37a7d4a007589e236d7579"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea76dae89c9d37a7d4a007589e236d7579">llvm::AMDGPUISD::LOAD_D16_HI_U8</a></div><div class="ttdeci">@ LOAD_D16_HI_U8</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00549">AMDGPUISelLowering.h:549</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea79067f8d6a2c24f4d33fc9da493a2037"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea79067f8d6a2c24f4d33fc9da493a2037">llvm::AMDGPUISD::FRACT</a></div><div class="ttdeci">@ FRACT</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00421">AMDGPUISelLowering.h:421</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea7afea8c7ed507e3d6034758e07591a37"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea7afea8c7ed507e3d6034758e07591a37">llvm::AMDGPUISD::TBUFFER_STORE_FORMAT</a></div><div class="ttdeci">@ TBUFFER_STORE_FORMAT</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00555">AMDGPUISelLowering.h:555</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea7d48c98e21f25f9fc5fdd89d7b2666ba"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea7d48c98e21f25f9fc5fdd89d7b2666ba">llvm::AMDGPUISD::PC_ADD_REL_OFFSET</a></div><div class="ttdeci">@ PC_ADD_REL_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00539">AMDGPUISelLowering.h:539</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea80b445d8d2089b140ef7b9cda3e145b2"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea80b445d8d2089b140ef7b9cda3e145b2">llvm::AMDGPUISD::BUFFER_STORE_FORMAT</a></div><div class="ttdeci">@ BUFFER_STORE_FORMAT</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00579">AMDGPUISelLowering.h:579</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea80f5fc1f3bed4cfad825b92969f636f6"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea80f5fc1f3bed4cfad825b92969f636f6">llvm::AMDGPUISD::CONST_DATA_PTR</a></div><div class="ttdeci">@ CONST_DATA_PTR</div><div class="ttdoc">Pointer to the start of the shader's constant data.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00538">AMDGPUISelLowering.h:538</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea811ea7900036498b8e776687544ef03a"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea811ea7900036498b8e776687544ef03a">llvm::AMDGPUISD::EXP</a></div><div class="ttdeci">@ EXP</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00476">AMDGPUISelLowering.h:476</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea86c25f116c7caed40b1cf3c083ca08e1"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea86c25f116c7caed40b1cf3c083ca08e1">llvm::AMDGPUISD::TRAP</a></div><div class="ttdeci">@ TRAP</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00397">AMDGPUISelLowering.h:397</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea884cb7fa9f25c9231c3b0a7a25e96bb9"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea884cb7fa9f25c9231c3b0a7a25e96bb9">llvm::AMDGPUISD::CVT_F32_UBYTE1</a></div><div class="ttdeci">@ CVT_F32_UBYTE1</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00512">AMDGPUISelLowering.h:512</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea8a604d758e44ad80fc6c79fdcfde3424"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea8a604d758e44ad80fc6c79fdcfde3424">llvm::AMDGPUISD::LOAD_D16_HI_I8</a></div><div class="ttdeci">@ LOAD_D16_HI_I8</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00548">AMDGPUISelLowering.h:548</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea902721e90278dbb693ebec556f0718a3"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea902721e90278dbb693ebec556f0718a3">llvm::AMDGPUISD::FIRST_NUMBER</a></div><div class="ttdeci">@ FIRST_NUMBER</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00387">AMDGPUISelLowering.h:387</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea91ac5439df5245511c113f8833356321"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea91ac5439df5245511c113f8833356321">llvm::AMDGPUISD::FP_CLASS</a></div><div class="ttdeci">@ FP_CLASS</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00480">AMDGPUISelLowering.h:480</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea9274b426ddcae6f57d1e4ae38e81bdc1"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9274b426ddcae6f57d1e4ae38e81bdc1">llvm::AMDGPUISD::FDOT2</a></div><div class="ttdeci">@ FDOT2</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00456">AMDGPUISelLowering.h:456</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea9326abce64225b1fcaf656b06d5819ad"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9326abce64225b1fcaf656b06d5819ad">llvm::AMDGPUISD::CVT_PK_I16_I32</a></div><div class="ttdeci">@ CVT_PK_I16_I32</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00521">AMDGPUISelLowering.h:521</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea9488cb4a648ea7900362a755d6323a6c"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9488cb4a648ea7900362a755d6323a6c">llvm::AMDGPUISD::BUFFER_LOAD_FORMAT_TFE</a></div><div class="ttdeci">@ BUFFER_LOAD_FORMAT_TFE</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00569">AMDGPUISelLowering.h:569</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea94ca5748ef974a95fe92f90774617d92"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea94ca5748ef974a95fe92f90774617d92">llvm::AMDGPUISD::TC_RETURN</a></div><div class="ttdeci">@ TC_RETURN</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00394">AMDGPUISelLowering.h:394</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea95a3a9fcf85d6bfad93662a37fdea331"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea95a3a9fcf85d6bfad93662a37fdea331">llvm::AMDGPUISD::FMED3</a></div><div class="ttdeci">@ FMED3</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00451">AMDGPUISelLowering.h:451</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea9661ab1ffb8ef2a44a9aa1990f7b73c5"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9661ab1ffb8ef2a44a9aa1990f7b73c5">llvm::AMDGPUISD::ATOMIC_LOAD_FMAX</a></div><div class="ttdeci">@ ATOMIC_LOAD_FMAX</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00562">AMDGPUISelLowering.h:562</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea97efbb28a210a14fb9cce7c5011e4414"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea97efbb28a210a14fb9cce7c5011e4414">llvm::AMDGPUISD::SBUFFER_LOAD_BYTE</a></div><div class="ttdeci">@ SBUFFER_LOAD_BYTE</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00572">AMDGPUISelLowering.h:572</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea9b787e6ece8b1012cb25ec1a17181ab1"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9b787e6ece8b1012cb25ec1a17181ab1">llvm::AMDGPUISD::BUFFER_ATOMIC_XOR</a></div><div class="ttdeci">@ BUFFER_ATOMIC_XOR</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00590">AMDGPUISelLowering.h:590</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea9d3121f4e456879833fdb42c71707495"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9d3121f4e456879833fdb42c71707495">llvm::AMDGPUISD::FMIN3</a></div><div class="ttdeci">@ FMIN3</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00448">AMDGPUISelLowering.h:448</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea9d8dde2474ce68109f2472f204072c80"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9d8dde2474ce68109f2472f204072c80">llvm::AMDGPUISD::BFE_I32</a></div><div class="ttdeci">@ BFE_I32</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00485">AMDGPUISelLowering.h:485</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea9d9d3af4d64c8851bed302606264cf64"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9d9d3af4d64c8851bed302606264cf64">llvm::AMDGPUISD::LOAD_D16_LO</a></div><div class="ttdeci">@ LOAD_D16_LO</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00547">AMDGPUISelLowering.h:547</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea9f20403af085ff34136c8c284d6fad8c"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9f20403af085ff34136c8c284d6fad8c">llvm::AMDGPUISD::ENDPGM</a></div><div class="ttdeci">@ ENDPGM</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00405">AMDGPUISelLowering.h:405</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea9fb788aeadfb9e90d318a51288a9cc85"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea9fb788aeadfb9e90d318a51288a9cc85">llvm::AMDGPUISD::BUFFER_ATOMIC_SWAP</a></div><div class="ttdeci">@ BUFFER_ATOMIC_SWAP</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00581">AMDGPUISelLowering.h:581</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eaa257ce6c70a5ceadfc079dfcd101db51"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaa257ce6c70a5ceadfc079dfcd101db51">llvm::AMDGPUISD::BFM</a></div><div class="ttdeci">@ BFM</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00487">AMDGPUISelLowering.h:487</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eaa40bae61060fd33b205ccbe936f4e772"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaa40bae61060fd33b205ccbe936f4e772">llvm::AMDGPUISD::STORE_MSKOR</a></div><div class="ttdeci">@ STORE_MSKOR</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00553">AMDGPUISelLowering.h:553</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eaa661bb901c8c2f1d44e558f2c997241d"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaa661bb901c8c2f1d44e558f2c997241d">llvm::AMDGPUISD::BUFFER_ATOMIC_FADD</a></div><div class="ttdeci">@ BUFFER_ATOMIC_FADD</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00595">AMDGPUISelLowering.h:595</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eaa784d8576110776c7284f1dea2a938b1"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaa784d8576110776c7284f1dea2a938b1">llvm::AMDGPUISD::FP_TO_FP16</a></div><div class="ttdeci">@ FP_TO_FP16</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00526">AMDGPUISelLowering.h:526</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eaa7dcbcd6712c75ebca0b128c80aa1833"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaa7dcbcd6712c75ebca0b128c80aa1833">llvm::AMDGPUISD::BUFFER_STORE_FORMAT_D16</a></div><div class="ttdeci">@ BUFFER_STORE_FORMAT_D16</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00580">AMDGPUISelLowering.h:580</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eaa9b6b15abc704da34341aa029217d8a5"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaa9b6b15abc704da34341aa029217d8a5">llvm::AMDGPUISD::FMUL_W_CHAIN</a></div><div class="ttdeci">@ FMUL_W_CHAIN</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00436">AMDGPUISelLowering.h:436</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eaab46dcb22e0120027336ef02f78080ba"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaab46dcb22e0120027336ef02f78080ba">llvm::AMDGPUISD::SMED3</a></div><div class="ttdeci">@ SMED3</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00452">AMDGPUISelLowering.h:452</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eaadf38c23d3c146aa18cf119b93686c39"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaadf38c23d3c146aa18cf119b93686c39">llvm::AMDGPUISD::FPTRUNC_ROUND_UPWARD</a></div><div class="ttdeci">@ FPTRUNC_ROUND_UPWARD</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00541">AMDGPUISelLowering.h:541</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eaaf3ef4daab9db871926a727d7cca444a"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaaf3ef4daab9db871926a727d7cca444a">llvm::AMDGPUISD::LOAD_D16_HI</a></div><div class="ttdeci">@ LOAD_D16_HI</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00546">AMDGPUISelLowering.h:546</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eaafcb7b0a5198f48ef6e725d16391c441"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaafcb7b0a5198f48ef6e725d16391c441">llvm::AMDGPUISD::BUFFER_ATOMIC_DEC</a></div><div class="ttdeci">@ BUFFER_ATOMIC_DEC</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00592">AMDGPUISelLowering.h:592</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eab0d1573559f78092c7c0bf946ef9b10c"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eab0d1573559f78092c7c0bf946ef9b10c">llvm::AMDGPUISD::DENORM_MODE</a></div><div class="ttdeci">@ DENORM_MODE</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00432">AMDGPUISelLowering.h:432</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eab4ff3c00844c2479d1c13ec401821abe"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eab4ff3c00844c2479d1c13ec401821abe">llvm::AMDGPUISD::BUFFER_ATOMIC_AND</a></div><div class="ttdeci">@ BUFFER_ATOMIC_AND</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00588">AMDGPUISelLowering.h:588</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eab6908275bfeb82898c4182eff4cd3e1b"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eab6908275bfeb82898c4182eff4cd3e1b">llvm::AMDGPUISD::SAMPLEL</a></div><div class="ttdeci">@ SAMPLEL</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00508">AMDGPUISelLowering.h:508</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eab9af213d8b7040b495c9e909a65099e6"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eab9af213d8b7040b495c9e909a65099e6">llvm::AMDGPUISD::ATOMIC_CMP_SWAP</a></div><div class="ttdeci">@ ATOMIC_CMP_SWAP</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00560">AMDGPUISelLowering.h:560</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eaba0b6153fdfc6ac440d378e6d1e9d3ca"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaba0b6153fdfc6ac440d378e6d1e9d3ca">llvm::AMDGPUISD::CVT_F32_UBYTE2</a></div><div class="ttdeci">@ CVT_F32_UBYTE2</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00513">AMDGPUISelLowering.h:513</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eabaf5be9cbc3336e4d547efa4ac1c9c6d"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eabaf5be9cbc3336e4d547efa4ac1c9c6d">llvm::AMDGPUISD::FMIN_LEGACY</a></div><div class="ttdeci">@ FMIN_LEGACY</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00443">AMDGPUISelLowering.h:443</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eabb3b51ac8e54e86b5464018c02939c55"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eabb3b51ac8e54e86b5464018c02939c55">llvm::AMDGPUISD::RETURN_TO_EPILOG</a></div><div class="ttdeci">@ RETURN_TO_EPILOG</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00411">AMDGPUISelLowering.h:411</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eabcf922c2dec28d67086ce8dfb65c3d41"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eabcf922c2dec28d67086ce8dfb65c3d41">llvm::AMDGPUISD::BUFFER_ATOMIC_CSUB</a></div><div class="ttdeci">@ BUFFER_ATOMIC_CSUB</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00594">AMDGPUISelLowering.h:594</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eabe3bfee03d3544d92d8b5a4f180f15e5"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eabe3bfee03d3544d92d8b5a4f180f15e5">llvm::AMDGPUISD::UMIN3</a></div><div class="ttdeci">@ UMIN3</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00450">AMDGPUISelLowering.h:450</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eabf84d249106fbef805c08aae16f19968"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eabf84d249106fbef805c08aae16f19968">llvm::AMDGPUISD::DS_ORDERED_COUNT</a></div><div class="ttdeci">@ DS_ORDERED_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00559">AMDGPUISelLowering.h:559</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eac19d50cfe33aa037a604c5451f1e83e1"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eac19d50cfe33aa037a604c5451f1e83e1">llvm::AMDGPUISD::BUFFER_ATOMIC_UMAX</a></div><div class="ttdeci">@ BUFFER_ATOMIC_UMAX</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00587">AMDGPUISelLowering.h:587</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eac344911a086691a209bc2cfa6a7d29ee"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eac344911a086691a209bc2cfa6a7d29ee">llvm::AMDGPUISD::LOAD_D16_LO_U8</a></div><div class="ttdeci">@ LOAD_D16_LO_U8</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00551">AMDGPUISelLowering.h:551</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eac5f4a93ee302ab324b2d6be4da7d1995"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eac5f4a93ee302ab324b2d6be4da7d1995">llvm::AMDGPUISD::IF</a></div><div class="ttdeci">@ IF</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00400">AMDGPUISelLowering.h:400</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eac85de0a339386668e1ffda411b04262a"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eac85de0a339386668e1ffda411b04262a">llvm::AMDGPUISD::BUFFER_ATOMIC_INC</a></div><div class="ttdeci">@ BUFFER_ATOMIC_INC</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00591">AMDGPUISelLowering.h:591</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eac87492f7d9abbb3d8929def4abf83e6d"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eac87492f7d9abbb3d8929def4abf83e6d">llvm::AMDGPUISD::DUMMY_CHAIN</a></div><div class="ttdeci">@ DUMMY_CHAIN</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00544">AMDGPUISelLowering.h:544</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eaca625a65c81f340ce675d97fa2f92c5d"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaca625a65c81f340ce675d97fa2f92c5d">llvm::AMDGPUISD::SBUFFER_LOAD</a></div><div class="ttdeci">@ SBUFFER_LOAD</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00571">AMDGPUISelLowering.h:571</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eacb028e9739d033de026de0a3b2ac9f9e"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eacb028e9739d033de026de0a3b2ac9f9e">llvm::AMDGPUISD::BFE_U32</a></div><div class="ttdeci">@ BFE_U32</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00484">AMDGPUISelLowering.h:484</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eace5b3b15d1d5f95bee02434672f45f4f"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eace5b3b15d1d5f95bee02434672f45f4f">llvm::AMDGPUISD::MUL_U24</a></div><div class="ttdeci">@ MUL_U24</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00491">AMDGPUISelLowering.h:491</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eacf88f212c148563537f24c48e1fedd5a"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eacf88f212c148563537f24c48e1fedd5a">llvm::AMDGPUISD::MULHI_I24</a></div><div class="ttdeci">@ MULHI_I24</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00494">AMDGPUISelLowering.h:494</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ead111f805510079df29cdaee7443d8fc4"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ead111f805510079df29cdaee7443d8fc4">llvm::AMDGPUISD::SBUFFER_LOAD_SHORT</a></div><div class="ttdeci">@ SBUFFER_LOAD_SHORT</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00574">AMDGPUISelLowering.h:574</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ead145b87794088584308c4ddfa66a0ed5"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ead145b87794088584308c4ddfa66a0ed5">llvm::AMDGPUISD::SAMPLED</a></div><div class="ttdeci">@ SAMPLED</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00507">AMDGPUISelLowering.h:507</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eadc97b8e5166b4d4370009a552c0f1f73"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eadc97b8e5166b4d4370009a552c0f1f73">llvm::AMDGPUISD::SIN_HW</a></div><div class="ttdeci">@ SIN_HW</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00441">AMDGPUISelLowering.h:441</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eade9e553a6f004b4bd01abcb57712208a"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eade9e553a6f004b4bd01abcb57712208a">llvm::AMDGPUISD::CVT_F32_UBYTE3</a></div><div class="ttdeci">@ CVT_F32_UBYTE3</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00514">AMDGPUISelLowering.h:514</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eadfc6f671e6046a1b1e1158b16920b168"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eadfc6f671e6046a1b1e1158b16920b168">llvm::AMDGPUISD::MAD_I24</a></div><div class="ttdeci">@ MAD_I24</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00496">AMDGPUISelLowering.h:496</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eadfc7703ef955db9b67f92a2d9450f29f"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eadfc7703ef955db9b67f92a2d9450f29f">llvm::AMDGPUISD::CVT_F32_UBYTE0</a></div><div class="ttdeci">@ CVT_F32_UBYTE0</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00511">AMDGPUISelLowering.h:511</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eadffe91c8dd7ef6f1218a91e3af8b3838"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eadffe91c8dd7ef6f1218a91e3af8b3838">llvm::AMDGPUISD::BUFFER_LOAD_USHORT</a></div><div class="ttdeci">@ BUFFER_LOAD_USHORT</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00565">AMDGPUISelLowering.h:565</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eae110f734779ea7435c1f89a1b019e8e9"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae110f734779ea7435c1f89a1b019e8e9">llvm::AMDGPUISD::MAD_I64_I32</a></div><div class="ttdeci">@ MAD_I64_I32</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00498">AMDGPUISelLowering.h:498</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eae2ed13c5c040dbec79e93f11c09c4d57"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae2ed13c5c040dbec79e93f11c09c4d57">llvm::AMDGPUISD::BORROW</a></div><div class="ttdeci">@ BORROW</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00483">AMDGPUISelLowering.h:483</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eae4ba5a5da88430e3bf45a7b6ff095da8"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae4ba5a5da88430e3bf45a7b6ff095da8">llvm::AMDGPUISD::BUFFER_ATOMIC_ADD</a></div><div class="ttdeci">@ BUFFER_ATOMIC_ADD</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00582">AMDGPUISelLowering.h:582</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eae580f8cbe220058dba91ec0d8976727e"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae580f8cbe220058dba91ec0d8976727e">llvm::AMDGPUISD::SMIN3</a></div><div class="ttdeci">@ SMIN3</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00449">AMDGPUISelLowering.h:449</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eae964dd93e7a7fdbbe3e2ded767b6743e"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae964dd93e7a7fdbbe3e2ded767b6743e">llvm::AMDGPUISD::FMAX3</a></div><div class="ttdeci">@ FMAX3</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00445">AMDGPUISelLowering.h:445</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eae974d9c3847accca9ff270a7efd8938d"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae974d9c3847accca9ff270a7efd8938d">llvm::AMDGPUISD::TBUFFER_LOAD_FORMAT</a></div><div class="ttdeci">@ TBUFFER_LOAD_FORMAT</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00557">AMDGPUISelLowering.h:557</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eae9def8ccf97465c0a54665fb00c169d3"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eae9def8ccf97465c0a54665fb00c169d3">llvm::AMDGPUISD::BUFFER_ATOMIC_SMIN</a></div><div class="ttdeci">@ BUFFER_ATOMIC_SMIN</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00584">AMDGPUISelLowering.h:584</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eaea1bac367b725a5cd386b26f1e620535"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaea1bac367b725a5cd386b26f1e620535">llvm::AMDGPUISD::R600_EXPORT</a></div><div class="ttdeci">@ R600_EXPORT</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00501">AMDGPUISelLowering.h:501</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eaf099be6496682e994a62e74bff9667c1"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaf099be6496682e994a62e74bff9667c1">llvm::AMDGPUISD::ENDPGM_TRAP</a></div><div class="ttdeci">@ ENDPGM_TRAP</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00408">AMDGPUISelLowering.h:408</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eaf0f4e4ad0fa467f574bf5f983a81d202"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaf0f4e4ad0fa467f574bf5f983a81d202">llvm::AMDGPUISD::RCP_LEGACY</a></div><div class="ttdeci">@ RCP_LEGACY</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00469">AMDGPUISelLowering.h:469</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eaf327486e149f6dcb9bcf1d9fd6fc8d52"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaf327486e149f6dcb9bcf1d9fd6fc8d52">llvm::AMDGPUISD::TC_RETURN_GFX</a></div><div class="ttdeci">@ TC_RETURN_GFX</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00395">AMDGPUISelLowering.h:395</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eaf372b02c7f2eb214586b79418da259d3"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaf372b02c7f2eb214586b79418da259d3">llvm::AMDGPUISD::CVT_PKNORM_U16_F32</a></div><div class="ttdeci">@ CVT_PKNORM_U16_F32</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00520">AMDGPUISelLowering.h:520</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eaf7d331417b4676e475fa1a9c6c556b0b"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaf7d331417b4676e475fa1a9c6c556b0b">llvm::AMDGPUISD::SMAX3</a></div><div class="ttdeci">@ SMAX3</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00446">AMDGPUISelLowering.h:446</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eaf886dbc3fed73308c35df90948fd14e1"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eaf886dbc3fed73308c35df90948fd14e1">llvm::AMDGPUISD::BUFFER_LOAD_BYTE</a></div><div class="ttdeci">@ BUFFER_LOAD_BYTE</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00566">AMDGPUISelLowering.h:566</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eafaa1281d8a0144afb7fcbc03366af1fc"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eafaa1281d8a0144afb7fcbc03366af1fc">llvm::AMDGPUISD::FMINIMUM3</a></div><div class="ttdeci">@ FMINIMUM3</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00455">AMDGPUISelLowering.h:455</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eafabc91c312afed37f640445413f72b1d"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eafabc91c312afed37f640445413f72b1d">llvm::AMDGPUISD::LAST_AMDGPU_ISD_NUMBER</a></div><div class="ttdeci">@ LAST_AMDGPU_ISD_NUMBER</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00602">AMDGPUISelLowering.h:601</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eafbca76f7875e080d97cee761de04d996"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eafbca76f7875e080d97cee761de04d996">llvm::AMDGPUISD::BFI</a></div><div class="ttdeci">@ BFI</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00486">AMDGPUISelLowering.h:486</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eafc9e8f6f7cbd326bc7d7456f711ea223"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eafc9e8f6f7cbd326bc7d7456f711ea223">llvm::AMDGPUISD::WAVE_ADDRESS</a></div><div class="ttdeci">@ WAVE_ADDRESS</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00418">AMDGPUISelLowering.h:418</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0eafcbfa7a671e1486a0322c51bdcdb0d7c"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0eafcbfa7a671e1486a0322c51bdcdb0d7c">llvm::AMDGPUISD::CLAMP</a></div><div class="ttdeci">@ CLAMP</div><div class="ttdoc">CLAMP value between 0.0 and 1.0.</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00425">AMDGPUISelLowering.h:425</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_aeca550e94280f7734c6e7e5672e1b2f8afd841a49aec1539bc88abc8ff9e170fb"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#aeca550e94280f7734c6e7e5672e1b2f8afd841a49aec1539bc88abc8ff9e170fb">llvm::CallingConv::C</a></div><div class="ttdeci">@ C</div><div class="ttdoc">The default llvm calling convention, compatible with C.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00034">CallingConv.h:34</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110">llvm::ISD::NodeType</a></div><div class="ttdeci">NodeType</div><div class="ttdoc">ISD::NodeType enum - This enum defines the target-independent operators for a SelectionDAG.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00040">ISDOpcodes.h:40</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a412ddf522b53f07690a86bffba1278e7">llvm::ISD::BITCAST</a></div><div class="ttdeci">@ BITCAST</div><div class="ttdoc">BITCAST - This operator converts between integer, vector and FP values, as if the value was stored to...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00903">ISDOpcodes.h:903</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1">llvm::ISD::BUILTIN_OP_END</a></div><div class="ttdeci">@ BUILTIN_OP_END</div><div class="ttdoc">BUILTIN_OP_END - This must be the last enum value in this list.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01384">ISDOpcodes.h:1383</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a492b8a748b427bf9338f626f438cf91c"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a492b8a748b427bf9338f626f438cf91c">llvm::ISD::FIRST_TARGET_MEMORY_OPCODE</a></div><div class="ttdeci">static const int FIRST_TARGET_MEMORY_OPCODE</div><div class="ttdoc">FIRST_TARGET_MEMORY_OPCODE - Target-specific pre-isel operations which do not reference a specific me...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01395">ISDOpcodes.h:1395</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_ad4d48171b87ca51ff54c10a436bac4d7"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">llvm::ISD::LoadExtType</a></div><div class="ttdeci">LoadExtType</div><div class="ttdoc">LoadExtType enum - This enum defines the three variants of LOADEXT (load with extension).</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01486">ISDOpcodes.h:1486</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="anamespacellvm_html_a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4"><div class="ttname"><a href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">llvm::Offset</a></div><div class="ttdeci">@ Offset</div><div class="ttdef"><b>Definition:</b> <a href="DWP_8cpp_source.html#l00456">DWP.cpp:456</a></div></div>
<div class="ttc" id="anamespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">llvm::Depth</a></div><div class="ttdeci">@ Depth</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00036">SIMachineScheduler.h:36</a></div></div>
<div class="ttc" id="anamespacellvm_html_aa555cd3eb8141809d16bcfc45ccc3715"><div class="ttname"><a href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">llvm::CCAssignFn</a></div><div class="ttdeci">bool CCAssignFn(unsigned ValNo, MVT ValVT, MVT LocVT, CCValAssign::LocInfo LocInfo, ISD::ArgFlagsTy ArgFlags, CCState &amp;State)</div><div class="ttdoc">CCAssignFn - This function assigns a location for Val, updating State to reflect the change.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00156">CallingConvLower.h:156</a></div></div>
<div class="ttc" id="anamespacellvm_html_aa6d856e4879bb775617f8c3634773b7a"><div class="ttname"><a href="namespacellvm.html#aa6d856e4879bb775617f8c3634773b7a">llvm::CombineLevel</a></div><div class="ttdeci">CombineLevel</div><div class="ttdef"><b>Definition:</b> <a href="DAGCombine_8h_source.html#l00015">DAGCombine.h:15</a></div></div>
<div class="ttc" id="aregcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="astructllvm_1_1ArgDescriptor_html"><div class="ttname"><a href="structllvm_1_1ArgDescriptor.html">llvm::ArgDescriptor</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00024">AMDGPUArgumentUsageInfo.h:24</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html"><div class="ttname"><a href="structllvm_1_1EVT.html">llvm::EVT</a></div><div class="ttdoc">Extended Value Type.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00034">ValueTypes.h:34</a></div></div>
<div class="ttc" id="astructllvm_1_1KnownBits_html"><div class="ttname"><a href="structllvm_1_1KnownBits.html">llvm::KnownBits</a></div><div class="ttdef"><b>Definition:</b> <a href="KnownBits_8h_source.html#l00023">KnownBits.h:23</a></div></div>
<div class="ttc" id="astructllvm_1_1SDNodeFlags_html"><div class="ttname"><a href="structllvm_1_1SDNodeFlags.html">llvm::SDNodeFlags</a></div><div class="ttdoc">These are IR-level optimization flags that may be propagated to SDNodes.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00379">SelectionDAGNodes.h:379</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetLowering_1_1DAGCombinerInfo_html"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">llvm::TargetLowering::DAGCombinerInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l04081">TargetLowering.h:4081</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Jul 8 2024 16:44:25 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
