{"files":[{"patch":"@@ -1375,1 +1375,1 @@\n-  __ assert_alignment(call_pc, NativeInstruction::instruction_size);\n+  __ assert_alignment(call_pc);\n","filename":"src\/hotspot\/cpu\/riscv\/c1_LIRAssembler_riscv.cpp","additions":1,"deletions":1,"binary":false,"changes":2,"status":"modified"},{"patch":"@@ -35,1 +35,0 @@\n-#include \"nativeInst_riscv.hpp\"\n@@ -327,1 +326,1 @@\n-  assert_alignment(NativeInstruction::instruction_size);\n+  assert_alignment();\n","filename":"src\/hotspot\/cpu\/riscv\/c1_MacroAssembler_riscv.cpp","additions":1,"deletions":2,"binary":false,"changes":3,"status":"modified"},{"patch":"@@ -258,1 +258,1 @@\n-  assert_alignment(NativeInstruction::instruction_size);\n+  assert_alignment();\n","filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp","additions":1,"deletions":1,"binary":false,"changes":2,"status":"modified"},{"patch":"@@ -34,1 +34,0 @@\n-#include \"nativeInst_riscv.hpp\"\n@@ -266,1 +265,1 @@\n-    __ assert_alignment(NativeInstruction::instruction_size);\n+    __ assert_alignment();\n","filename":"src\/hotspot\/cpu\/riscv\/gc\/shared\/barrierSetAssembler_riscv.cpp","additions":1,"deletions":2,"binary":false,"changes":3,"status":"modified"},{"patch":"@@ -2850,1 +2850,1 @@\n-  assert(entry.rspec().type() == relocInfo::runtime_call_type || is_aligned(call_pc, 4), \"bad alignment for patchable calls\");\n+  assert(entry.rspec().type() == relocInfo::runtime_call_type || is_aligned(call_pc, NativeInstruction::instruction_size), \"bad alignment for patchable calls\");\n","filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp","additions":1,"deletions":1,"binary":false,"changes":2,"status":"modified"},{"patch":"@@ -32,0 +32,1 @@\n+#include \"nativeInst_riscv.hpp\"\n@@ -51,2 +52,2 @@\n-  static void assert_alignment(address pc, int alignment);\n-  void assert_alignment(int alignment);\n+  static void assert_alignment(address pc, int alignment = NativeInstruction::instruction_size);\n+  void assert_alignment(int alignment = NativeInstruction::instruction_size);\n","filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp","additions":3,"deletions":2,"binary":false,"changes":5,"status":"modified"},{"patch":"@@ -274,1 +274,1 @@\n-  MacroAssembler::assert_alignment(verified_entry, NativeInstruction::instruction_size);\n+  MacroAssembler::assert_alignment(verified_entry);\n","filename":"src\/hotspot\/cpu\/riscv\/nativeInst_riscv.cpp","additions":1,"deletions":1,"binary":false,"changes":2,"status":"modified"},{"patch":"@@ -1321,1 +1321,1 @@\n-  __ assert_alignment(NativeInstruction::instruction_size);\n+  __ assert_alignment();\n","filename":"src\/hotspot\/cpu\/riscv\/riscv.ad","additions":1,"deletions":1,"binary":false,"changes":2,"status":"modified"},{"patch":"@@ -1143,1 +1143,1 @@\n-    __ assert_alignment(NativeInstruction::instruction_size);\n+    __ assert_alignment();\n@@ -1295,1 +1295,1 @@\n-  __ assert_alignment(NativeInstruction::instruction_size);\n+  __ assert_alignment();\n","filename":"src\/hotspot\/cpu\/riscv\/sharedRuntime_riscv.cpp","additions":2,"deletions":2,"binary":false,"changes":4,"status":"modified"}]}