Analysis & Synthesis report for PCO_comolex
Wed Dec 20 22:23:24 2023
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Wed Dec 20 22:23:24 2023           ;
; Quartus II 64-Bit Version          ; 14.0.0 Build 200 06/17/2014 SJ Full Version ;
; Revision Name                      ; PCO_comolex                                 ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE40F23C8       ;                    ;
; Top-level entity name                                                      ; top                ; PCO_comolex        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-20        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Full Version
    Info: Processing started: Wed Dec 20 22:23:24 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PCO_comolex -c PCO_comolex
Info (11104): Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file rtl/r0.v
    Info (12023): Found entity 1: r0
Info (12021): Found 1 design units, including 1 entities, in source file rtl/r1.v
    Info (12023): Found entity 1: r1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ram.v
    Info (12023): Found entity 1: ram
Info (12021): Found 1 design units, including 1 entities, in source file rtl/z.v
    Info (12023): Found entity 1: z
Info (12021): Found 1 design units, including 1 entities, in source file rtl/tr.v
    Info (12023): Found entity 1: tr
Info (12021): Found 1 design units, including 1 entities, in source file rtl/top.v
    Info (12023): Found entity 1: top
Info (12021): Found 1 design units, including 1 entities, in source file rtl/pc.v
    Info (12023): Found entity 1: pc
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ir.v
    Info (12023): Found entity 1: ir
Info (12021): Found 1 design units, including 1 entities, in source file rtl/dr.v
    Info (12023): Found entity 1: dr
Info (12021): Found 1 design units, including 1 entities, in source file rtl/cpu.v
    Info (12023): Found entity 1: cpu
Info (12021): Found 1 design units, including 1 entities, in source file rtl/control.v
    Info (12023): Found entity 1: control
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ar.v
    Info (12023): Found entity 1: ar
Info (12021): Found 1 design units, including 1 entities, in source file rtl/alu.v
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file rtl/light_show.v
    Info (12023): Found entity 1: light_show
Info (12021): Found 1 design units, including 1 entities, in source file rtl/clk_div.v
    Info (12023): Found entity 1: clk_div
Info (12021): Found 1 design units, including 1 entities, in source file rtl/cpu_controller.v
    Info (12023): Found entity 1: CPU_Controller
Info (12021): Found 1 design units, including 1 entities, in source file rtl/qtsj.v
    Info (12023): Found entity 1: qtsj
Info (12021): Found 1 design units, including 1 entities, in source file rtl/x.v
    Info (12023): Found entity 1: x
Info (12021): Found 1 design units, including 1 entities, in source file rtl/r2.v
    Info (12023): Found entity 1: r2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/r3.v
    Info (12023): Found entity 1: r3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/y.v
    Info (12023): Found entity 1: y
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(39): created implicit net for "arload"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(40): created implicit net for "arinc"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(49): created implicit net for "pcload"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(50): created implicit net for "pcinc"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(59): created implicit net for "drload"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(68): created implicit net for "trload"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(86): created implicit net for "r0load"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(87): created implicit net for "r0bus"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(95): created implicit net for "r1load"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(96): created implicit net for "r1bus"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(104): created implicit net for "r2load"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(105): created implicit net for "r2bus"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(113): created implicit net for "r3load"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(114): created implicit net for "r3bus"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(122): created implicit net for "xload"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(131): created implicit net for "yload"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(148): created implicit net for "zload"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(149): created implicit net for "zout"
Warning (10236): Verilog HDL Implicit Net warning at control.v(54): created implicit net for "add1"
Warning (10236): Verilog HDL Implicit Net warning at control.v(55): created implicit net for "add2"
Warning (10236): Verilog HDL Implicit Net warning at control.v(56): created implicit net for "add3"
Error (10161): Verilog HDL error at cpu.v(156): object "pcbus" is not declared File: C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v Line: 156
Error (10161): Verilog HDL error at cpu.v(157): object "drhbus" is not declared File: C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v Line: 157
Error (10161): Verilog HDL error at cpu.v(158): object "drlbus" is not declared File: C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v Line: 158
Error (10161): Verilog HDL error at cpu.v(159): object "trbus" is not declared File: C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v Line: 159
Error (10161): Verilog HDL error at cpu.v(166): object "ybus" is not declared File: C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v Line: 166
Error (10161): Verilog HDL error at cpu.v(168): object "membus" is not declared File: C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v Line: 168
Error (10161): Verilog HDL error at cpu.v(169): object "busmem" is not declared File: C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v Line: 169
Info (144001): Generated suppressed messages file C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/output_files/PCO_comolex.map.smsg
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 7 errors, 21 warnings
    Error: Peak virtual memory: 4658 megabytes
    Error: Processing ended: Wed Dec 20 22:23:24 2023
    Error: Elapsed time: 00:00:00
    Error: Total CPU time (on all processors): 00:00:00


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/output_files/PCO_comolex.map.smsg.


