<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NMSIS-Core: I-Cache Functions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="nmsis_logo_small.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">NMSIS-Core
   &#160;<span id="projectnumber">Version 1.0.2</span>
   </div>
   <div id="projectbrief">NMSIS-Core support for Nuclei processor-based devices</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__NMSIS__Core__ICache.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">I-Cache Functions<div class="ingroups"><a class="el" href="group__NMSIS__Core__Cache.html">Cache Functions</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Functions that configure Instruction Cache.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga76dfd7aff65a6a7fa91b53dbe44f9ce5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__ICache.html#ga76dfd7aff65a6a7fa91b53dbe44f9ce5">EnableICache</a> (void)</td></tr>
<tr class="memdesc:ga76dfd7aff65a6a7fa91b53dbe44f9ce5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable ICache.  <a href="#ga76dfd7aff65a6a7fa91b53dbe44f9ce5">More...</a><br /></td></tr>
<tr class="separator:ga76dfd7aff65a6a7fa91b53dbe44f9ce5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a855b01222d0c42d413f168651616e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__ICache.html#ga4a855b01222d0c42d413f168651616e5">DisableICache</a> (void)</td></tr>
<tr class="memdesc:ga4a855b01222d0c42d413f168651616e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable ICache.  <a href="#ga4a855b01222d0c42d413f168651616e5">More...</a><br /></td></tr>
<tr class="separator:ga4a855b01222d0c42d413f168651616e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69a3a0ce8c5e4494161991074387162e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__ICache.html#ga69a3a0ce8c5e4494161991074387162e">GetICacheInfo</a> (<a class="el" href="structCacheInfo__Type.html">CacheInfo_Type</a> *info)</td></tr>
<tr class="memdesc:ga69a3a0ce8c5e4494161991074387162e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get I-Cache Information.  <a href="#ga69a3a0ce8c5e4494161991074387162e">More...</a><br /></td></tr>
<tr class="separator:ga69a3a0ce8c5e4494161991074387162e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc2be57be2e95f62a5381ba1f87977b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__ICache.html#gacc2be57be2e95f62a5381ba1f87977b3">GetDCacheInfo</a> (<a class="el" href="structCacheInfo__Type.html">CacheInfo_Type</a> *info)</td></tr>
<tr class="memdesc:gacc2be57be2e95f62a5381ba1f87977b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get D-Cache Information.  <a href="#gacc2be57be2e95f62a5381ba1f87977b3">More...</a><br /></td></tr>
<tr class="separator:gacc2be57be2e95f62a5381ba1f87977b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9500d4f13d04b2acbfd3538984514c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__ICache.html#gac9500d4f13d04b2acbfd3538984514c8">MInvalICacheLine</a> (unsigned long addr)</td></tr>
<tr class="memdesc:gac9500d4f13d04b2acbfd3538984514c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate one I-Cache line specified by address in M-Mode.  <a href="#gac9500d4f13d04b2acbfd3538984514c8">More...</a><br /></td></tr>
<tr class="separator:gac9500d4f13d04b2acbfd3538984514c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe47347cfa3f8c4a8829c88fa5fdec9b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__ICache.html#gafe47347cfa3f8c4a8829c88fa5fdec9b">MInvalICacheLines</a> (unsigned long addr, unsigned long cnt)</td></tr>
<tr class="memdesc:gafe47347cfa3f8c4a8829c88fa5fdec9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate several I-Cache lines specified by address in M-Mode.  <a href="#gafe47347cfa3f8c4a8829c88fa5fdec9b">More...</a><br /></td></tr>
<tr class="separator:gafe47347cfa3f8c4a8829c88fa5fdec9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cfe1f7476be3aa984c926287eceecdf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__ICache.html#ga9cfe1f7476be3aa984c926287eceecdf">SInvalICacheLine</a> (unsigned long addr)</td></tr>
<tr class="memdesc:ga9cfe1f7476be3aa984c926287eceecdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate one I-Cache line specified by address in S-Mode.  <a href="#ga9cfe1f7476be3aa984c926287eceecdf">More...</a><br /></td></tr>
<tr class="separator:ga9cfe1f7476be3aa984c926287eceecdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga020ff82b548a567037dd0c916b4429d2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__ICache.html#ga020ff82b548a567037dd0c916b4429d2">SInvalICacheLines</a> (unsigned long addr, unsigned long cnt)</td></tr>
<tr class="memdesc:ga020ff82b548a567037dd0c916b4429d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate several I-Cache lines specified by address in S-Mode.  <a href="#ga020ff82b548a567037dd0c916b4429d2">More...</a><br /></td></tr>
<tr class="separator:ga020ff82b548a567037dd0c916b4429d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c202208f9f90802445600e637563f3d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__ICache.html#ga4c202208f9f90802445600e637563f3d">UInvalICacheLine</a> (unsigned long addr)</td></tr>
<tr class="memdesc:ga4c202208f9f90802445600e637563f3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate one I-Cache line specified by address in U-Mode.  <a href="#ga4c202208f9f90802445600e637563f3d">More...</a><br /></td></tr>
<tr class="separator:ga4c202208f9f90802445600e637563f3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f36015dbfc23a155d1ae0fa458388a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__ICache.html#ga3f36015dbfc23a155d1ae0fa458388a2">UInvalICacheLines</a> (unsigned long addr, unsigned long cnt)</td></tr>
<tr class="memdesc:ga3f36015dbfc23a155d1ae0fa458388a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate several I-Cache lines specified by address in U-Mode.  <a href="#ga3f36015dbfc23a155d1ae0fa458388a2">More...</a><br /></td></tr>
<tr class="separator:ga3f36015dbfc23a155d1ae0fa458388a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0ebecb33755adc5adbc597889194605"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__ICache.html#gaa0ebecb33755adc5adbc597889194605">MLockICacheLine</a> (unsigned long addr)</td></tr>
<tr class="memdesc:gaa0ebecb33755adc5adbc597889194605"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lock one I-Cache line specified by address in M-Mode.  <a href="#gaa0ebecb33755adc5adbc597889194605">More...</a><br /></td></tr>
<tr class="separator:gaa0ebecb33755adc5adbc597889194605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d12990670c5b36de576bab8d1812d16"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__ICache.html#ga5d12990670c5b36de576bab8d1812d16">MLockICacheLines</a> (unsigned long addr, unsigned long cnt)</td></tr>
<tr class="memdesc:ga5d12990670c5b36de576bab8d1812d16"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lock several I-Cache lines specified by address in M-Mode.  <a href="#ga5d12990670c5b36de576bab8d1812d16">More...</a><br /></td></tr>
<tr class="separator:ga5d12990670c5b36de576bab8d1812d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ac672c482d15a997db8f4acfa6c51f5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__ICache.html#ga8ac672c482d15a997db8f4acfa6c51f5">SLockICacheLine</a> (unsigned long addr)</td></tr>
<tr class="memdesc:ga8ac672c482d15a997db8f4acfa6c51f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lock one I-Cache line specified by address in S-Mode.  <a href="#ga8ac672c482d15a997db8f4acfa6c51f5">More...</a><br /></td></tr>
<tr class="separator:ga8ac672c482d15a997db8f4acfa6c51f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab179486d73e9a1ce8543d310aa8d1594"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__ICache.html#gab179486d73e9a1ce8543d310aa8d1594">SLockICacheLines</a> (unsigned long addr, unsigned long cnt)</td></tr>
<tr class="memdesc:gab179486d73e9a1ce8543d310aa8d1594"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lock several I-Cache lines specified by address in S-Mode.  <a href="#gab179486d73e9a1ce8543d310aa8d1594">More...</a><br /></td></tr>
<tr class="separator:gab179486d73e9a1ce8543d310aa8d1594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84eb3cf641c1e87655219fec34e49b20"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__ICache.html#ga84eb3cf641c1e87655219fec34e49b20">ULockICacheLine</a> (unsigned long addr)</td></tr>
<tr class="memdesc:ga84eb3cf641c1e87655219fec34e49b20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lock one I-Cache line specified by address in U-Mode.  <a href="#ga84eb3cf641c1e87655219fec34e49b20">More...</a><br /></td></tr>
<tr class="separator:ga84eb3cf641c1e87655219fec34e49b20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4b8c625829c4c772b65e5f95f61e659"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__ICache.html#gaf4b8c625829c4c772b65e5f95f61e659">ULockICacheLines</a> (unsigned long addr, unsigned long cnt)</td></tr>
<tr class="memdesc:gaf4b8c625829c4c772b65e5f95f61e659"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lock several I-Cache lines specified by address in U-Mode.  <a href="#gaf4b8c625829c4c772b65e5f95f61e659">More...</a><br /></td></tr>
<tr class="separator:gaf4b8c625829c4c772b65e5f95f61e659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac423a03eaa4afb1c8641c1c9e3097168"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__ICache.html#gac423a03eaa4afb1c8641c1c9e3097168">MUnlockICacheLine</a> (unsigned long addr)</td></tr>
<tr class="memdesc:gac423a03eaa4afb1c8641c1c9e3097168"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unlock one I-Cache line specified by address in M-Mode.  <a href="#gac423a03eaa4afb1c8641c1c9e3097168">More...</a><br /></td></tr>
<tr class="separator:gac423a03eaa4afb1c8641c1c9e3097168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7035e12e1a3c7c7730f3211241a8fe90"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__ICache.html#ga7035e12e1a3c7c7730f3211241a8fe90">MUnlockICacheLines</a> (unsigned long addr, unsigned long cnt)</td></tr>
<tr class="memdesc:ga7035e12e1a3c7c7730f3211241a8fe90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unlock several I-Cache lines specified by address in M-Mode.  <a href="#ga7035e12e1a3c7c7730f3211241a8fe90">More...</a><br /></td></tr>
<tr class="separator:ga7035e12e1a3c7c7730f3211241a8fe90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf43b829e002df8fb7563c5eccb4dd9eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__ICache.html#gaf43b829e002df8fb7563c5eccb4dd9eb">SUnlockICacheLine</a> (unsigned long addr)</td></tr>
<tr class="memdesc:gaf43b829e002df8fb7563c5eccb4dd9eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unlock one I-Cache line specified by address in S-Mode.  <a href="#gaf43b829e002df8fb7563c5eccb4dd9eb">More...</a><br /></td></tr>
<tr class="separator:gaf43b829e002df8fb7563c5eccb4dd9eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74e29621ab0c803fe474c648d078fe18"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__ICache.html#ga74e29621ab0c803fe474c648d078fe18">SUnlockICacheLines</a> (unsigned long addr, unsigned long cnt)</td></tr>
<tr class="memdesc:ga74e29621ab0c803fe474c648d078fe18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unlock several I-Cache lines specified by address in S-Mode.  <a href="#ga74e29621ab0c803fe474c648d078fe18">More...</a><br /></td></tr>
<tr class="separator:ga74e29621ab0c803fe474c648d078fe18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1221f6556c800e2172c0cab109a4a31f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__ICache.html#ga1221f6556c800e2172c0cab109a4a31f">UUnlockICacheLine</a> (unsigned long addr)</td></tr>
<tr class="memdesc:ga1221f6556c800e2172c0cab109a4a31f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unlock one I-Cache line specified by address in U-Mode.  <a href="#ga1221f6556c800e2172c0cab109a4a31f">More...</a><br /></td></tr>
<tr class="separator:ga1221f6556c800e2172c0cab109a4a31f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48a1fc27f21f185f1e2bf52bf09a83a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__ICache.html#ga48a1fc27f21f185f1e2bf52bf09a83a4">UUnlockICacheLines</a> (unsigned long addr, unsigned long cnt)</td></tr>
<tr class="memdesc:ga48a1fc27f21f185f1e2bf52bf09a83a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unlock several I-Cache lines specified by address in U-Mode.  <a href="#ga48a1fc27f21f185f1e2bf52bf09a83a4">More...</a><br /></td></tr>
<tr class="separator:ga48a1fc27f21f185f1e2bf52bf09a83a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0d916e064876aea3bf9135283814db1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__ICache.html#gab0d916e064876aea3bf9135283814db1">MInvalICache</a> (void)</td></tr>
<tr class="memdesc:gab0d916e064876aea3bf9135283814db1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate all I-Cache lines in M-Mode.  <a href="#gab0d916e064876aea3bf9135283814db1">More...</a><br /></td></tr>
<tr class="separator:gab0d916e064876aea3bf9135283814db1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25824c725ce4cfd0319c182a8a44c7e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__ICache.html#ga25824c725ce4cfd0319c182a8a44c7e3">SInvalICache</a> (void)</td></tr>
<tr class="memdesc:ga25824c725ce4cfd0319c182a8a44c7e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate all I-Cache lines in S-Mode.  <a href="#ga25824c725ce4cfd0319c182a8a44c7e3">More...</a><br /></td></tr>
<tr class="separator:ga25824c725ce4cfd0319c182a8a44c7e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60a04e2fd2a444e04703dcd4a8d38e04"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__ICache.html#ga60a04e2fd2a444e04703dcd4a8d38e04">UInvalICache</a> (void)</td></tr>
<tr class="memdesc:ga60a04e2fd2a444e04703dcd4a8d38e04"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate all I-Cache lines in U-Mode.  <a href="#ga60a04e2fd2a444e04703dcd4a8d38e04">More...</a><br /></td></tr>
<tr class="separator:ga60a04e2fd2a444e04703dcd4a8d38e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Functions that configure Instruction Cache. </p>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga4a855b01222d0c42d413f168651616e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a855b01222d0c42d413f168651616e5">&#9670;&nbsp;</a></span>DisableICache()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void DisableICache </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable ICache. </p>
<p>This function Disable I-Cache </p><dl class="section remark"><dt>Remarks</dt><dd><ul>
<li>This function can be called in M-Mode only.</li>
<li>This <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga6e79ed96b3346ea75923126b7c4d9d67">CSR_MCACHE_CTL</a> register control I Cache enable. </li>
</ul>
</dd></dl>
<dl class="section see"><dt>See also</dt><dd><ul>
<li><a class="el" href="group__NMSIS__Core__ICache.html#ga76dfd7aff65a6a7fa91b53dbe44f9ce5">EnableICache</a> </li>
</ul>
</dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00186">186</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00569">__RV_CSR_CLEAR</a>, <a class="el" href="riscv__encoding_8h_source.html#l00616">CSR_MCACHE_CTL</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00069">CSR_MCACHE_CTL_IE</a>.</p>
<div class="fragment"><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;{</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga14cf0513f6b576fcd1ff700b08f65543">__RV_CSR_CLEAR</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga6e79ed96b3346ea75923126b7c4d9d67">CSR_MCACHE_CTL</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#ga838be4fb6cc0796dfdab1d492c992e91">CSR_MCACHE_CTL_IE</a>);</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Encoding_html_ga838be4fb6cc0796dfdab1d492c992e91"><div class="ttname"><a href="group__NMSIS__Core__CSR__Encoding.html#ga838be4fb6cc0796dfdab1d492c992e91">CSR_MCACHE_CTL_IE</a></div><div class="ttdeci">#define CSR_MCACHE_CTL_IE</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00069">riscv_encoding.h:69</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_ga14cf0513f6b576fcd1ff700b08f65543"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#ga14cf0513f6b576fcd1ff700b08f65543">__RV_CSR_CLEAR</a></div><div class="ttdeci">#define __RV_CSR_CLEAR(csr, val)</div><div class="ttdoc">CSR operation Macro for csrc instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00569">core_feature_base.h:569</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga6e79ed96b3346ea75923126b7c4d9d67"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga6e79ed96b3346ea75923126b7c4d9d67">CSR_MCACHE_CTL</a></div><div class="ttdeci">#define CSR_MCACHE_CTL</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00616">riscv_encoding.h:616</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga76dfd7aff65a6a7fa91b53dbe44f9ce5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76dfd7aff65a6a7fa91b53dbe44f9ce5">&#9670;&nbsp;</a></span>EnableICache()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void EnableICache </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable ICache. </p>
<p>This function enable I-Cache </p><dl class="section remark"><dt>Remarks</dt><dd><ul>
<li>This function can be called in M-Mode only.</li>
<li>This <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga6e79ed96b3346ea75923126b7c4d9d67">CSR_MCACHE_CTL</a> register control I Cache enable. </li>
</ul>
</dd></dl>
<dl class="section see"><dt>See also</dt><dd><ul>
<li><a class="el" href="group__NMSIS__Core__ICache.html#ga4a855b01222d0c42d413f168651616e5">DisableICache</a> </li>
</ul>
</dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00171">171</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00532">__RV_CSR_SET</a>, <a class="el" href="riscv__encoding_8h_source.html#l00616">CSR_MCACHE_CTL</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00069">CSR_MCACHE_CTL_IE</a>.</p>
<div class="fragment"><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;{</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">__RV_CSR_SET</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga6e79ed96b3346ea75923126b7c4d9d67">CSR_MCACHE_CTL</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#ga838be4fb6cc0796dfdab1d492c992e91">CSR_MCACHE_CTL_IE</a>);</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Encoding_html_ga838be4fb6cc0796dfdab1d492c992e91"><div class="ttname"><a href="group__NMSIS__Core__CSR__Encoding.html#ga838be4fb6cc0796dfdab1d492c992e91">CSR_MCACHE_CTL_IE</a></div><div class="ttdeci">#define CSR_MCACHE_CTL_IE</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00069">riscv_encoding.h:69</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga6e79ed96b3346ea75923126b7c4d9d67"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga6e79ed96b3346ea75923126b7c4d9d67">CSR_MCACHE_CTL</a></div><div class="ttdeci">#define CSR_MCACHE_CTL</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00616">riscv_encoding.h:616</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gafdbd9b5a14b44913675d0fa73ca6716f"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">__RV_CSR_SET</a></div><div class="ttdeci">#define __RV_CSR_SET(csr, val)</div><div class="ttdoc">CSR operation Macro for csrs instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00532">core_feature_base.h:532</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gacc2be57be2e95f62a5381ba1f87977b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc2be57be2e95f62a5381ba1f87977b3">&#9670;&nbsp;</a></span>GetDCacheInfo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> int32_t GetDCacheInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structCacheInfo__Type.html">CacheInfo_Type</a> *&#160;</td>
          <td class="paramname"><em>info</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get D-Cache Information. </p>
<p>This function get D-Cache Information </p><dl class="section remark"><dt>Remarks</dt><dd><ul>
<li>This function can be called in M-Mode only.</li>
<li>You can use this function in combination with cache lines operations </li>
</ul>
</dd></dl>
<dl class="section see"><dt>See also</dt><dd><ul>
<li><a class="el" href="group__NMSIS__Core__ICache.html#ga69a3a0ce8c5e4494161991074387162e">GetICacheInfo</a> </li>
</ul>
</dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00228">228</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00477">__RV_CSR_READ</a>, <a class="el" href="unionCSR__MDCFGINFO__Type.html#a85fbee83bac44f6c00cdfe864f96d225">CSR_MDCFGINFO_Type::b</a>, <a class="el" href="riscv__encoding_8h_source.html#l00641">CSR_MDCFG_INFO</a>, <a class="el" href="core__feature__cache_8h_source.html#l00095">CacheInfo_Type::linesize</a>, <a class="el" href="core__feature__base_8h_source.html#l00368">CSR_MDCFGINFO_Type::lsize</a>, <a class="el" href="core__feature__base_8h_source.html#l00366">CSR_MDCFGINFO_Type::set</a>, <a class="el" href="core__feature__cache_8h_source.html#l00097">CacheInfo_Type::setperway</a>, <a class="el" href="core__feature__cache_8h_source.html#l00098">CacheInfo_Type::size</a>, <a class="el" href="core__feature__base_8h_source.html#l00367">CSR_MDCFGINFO_Type::way</a>, and <a class="el" href="core__feature__cache_8h_source.html#l00096">CacheInfo_Type::ways</a>.</p>
<div class="fragment"><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;{</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    <span class="keywordflow">if</span> (info == NULL) {</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;        <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    }</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    <a class="code" href="unionCSR__MDCFGINFO__Type.html">CSR_MDCFGINFO_Type</a> csr_ccfg = (<a class="code" href="unionCSR__MDCFGINFO__Type.html">CSR_MDCFGINFO_Type</a>)<a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gacb31b31285f7ea1d527a19f4388b01bd">CSR_MDCFG_INFO</a>);</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    info-&gt;<a class="code" href="structCacheInfo__Type.html#a4921aea5a2a5e4527c06cd00e63e4ed5">setperway</a> = (1 &lt;&lt; csr_ccfg.<a class="code" href="unionCSR__MDCFGINFO__Type.html#a85fbee83bac44f6c00cdfe864f96d225">b</a>.<a class="code" href="unionCSR__MDCFGINFO__Type.html#a023b173b517068119914ee656fc7a95b">set</a>) &lt;&lt; 3;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    info-&gt;<a class="code" href="structCacheInfo__Type.html#a963618b4e0fa8b89df750f8170a2a8ed">ways</a> = (1 + csr_ccfg.<a class="code" href="unionCSR__MDCFGINFO__Type.html#a85fbee83bac44f6c00cdfe864f96d225">b</a>.<a class="code" href="unionCSR__MDCFGINFO__Type.html#af9523adb1cddd68b9ebcf3684c676373">way</a>);</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    <span class="keywordflow">if</span> (csr_ccfg.<a class="code" href="unionCSR__MDCFGINFO__Type.html#a85fbee83bac44f6c00cdfe864f96d225">b</a>.<a class="code" href="unionCSR__MDCFGINFO__Type.html#ab3ce74a5f243a63facff399be7643d89">lsize</a> == 0) {</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;        info-&gt;<a class="code" href="structCacheInfo__Type.html#aca857f59d80919532a355a0508a0e236">linesize</a> = 0;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;        info-&gt;<a class="code" href="structCacheInfo__Type.html#aca857f59d80919532a355a0508a0e236">linesize</a> = (1 &lt;&lt; (csr_ccfg.<a class="code" href="unionCSR__MDCFGINFO__Type.html#a85fbee83bac44f6c00cdfe864f96d225">b</a>.<a class="code" href="unionCSR__MDCFGINFO__Type.html#ab3ce74a5f243a63facff399be7643d89">lsize</a> - 1)) &lt;&lt; 3;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    }</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    info-&gt;<a class="code" href="structCacheInfo__Type.html#aead3d43e2bd952914a9b81aacb86b94e">size</a> = info-&gt;<a class="code" href="structCacheInfo__Type.html#a4921aea5a2a5e4527c06cd00e63e4ed5">setperway</a> * info-&gt;<a class="code" href="structCacheInfo__Type.html#a963618b4e0fa8b89df750f8170a2a8ed">ways</a> * info-&gt;<a class="code" href="structCacheInfo__Type.html#aca857f59d80919532a355a0508a0e236">linesize</a>;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;}</div><div class="ttc" id="unionCSR__MDCFGINFO__Type_html_ab3ce74a5f243a63facff399be7643d89"><div class="ttname"><a href="unionCSR__MDCFGINFO__Type.html#ab3ce74a5f243a63facff399be7643d89">CSR_MDCFGINFO_Type::lsize</a></div><div class="ttdeci">rv_csr_t lsize</div><div class="ttdoc">D-Cache line size. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00368">core_feature_base.h:368</a></div></div>
<div class="ttc" id="structCacheInfo__Type_html_aca857f59d80919532a355a0508a0e236"><div class="ttname"><a href="structCacheInfo__Type.html#aca857f59d80919532a355a0508a0e236">CacheInfo_Type::linesize</a></div><div class="ttdeci">uint32_t linesize</div><div class="ttdoc">Cache Line size in bytes. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00095">core_feature_cache.h:95</a></div></div>
<div class="ttc" id="unionCSR__MDCFGINFO__Type_html_a85fbee83bac44f6c00cdfe864f96d225"><div class="ttname"><a href="unionCSR__MDCFGINFO__Type.html#a85fbee83bac44f6c00cdfe864f96d225">CSR_MDCFGINFO_Type::b</a></div><div class="ttdeci">struct CSR_MDCFGINFO_Type::@14 b</div><div class="ttdoc">Structure used for bit access. </div></div>
<div class="ttc" id="structCacheInfo__Type_html_a4921aea5a2a5e4527c06cd00e63e4ed5"><div class="ttname"><a href="structCacheInfo__Type.html#a4921aea5a2a5e4527c06cd00e63e4ed5">CacheInfo_Type::setperway</a></div><div class="ttdeci">uint32_t setperway</div><div class="ttdoc">Cache set per way. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00097">core_feature_cache.h:97</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_ga355c96e5bd1ab3df0203e23a887c00c0"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a></div><div class="ttdeci">#define __RV_CSR_READ(csr)</div><div class="ttdoc">CSR operation Macro for csrr instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00477">core_feature_base.h:477</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_gacb31b31285f7ea1d527a19f4388b01bd"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gacb31b31285f7ea1d527a19f4388b01bd">CSR_MDCFG_INFO</a></div><div class="ttdeci">#define CSR_MDCFG_INFO</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00641">riscv_encoding.h:641</a></div></div>
<div class="ttc" id="structCacheInfo__Type_html_a963618b4e0fa8b89df750f8170a2a8ed"><div class="ttname"><a href="structCacheInfo__Type.html#a963618b4e0fa8b89df750f8170a2a8ed">CacheInfo_Type::ways</a></div><div class="ttdeci">uint32_t ways</div><div class="ttdoc">Cache ways. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00096">core_feature_cache.h:96</a></div></div>
<div class="ttc" id="unionCSR__MDCFGINFO__Type_html_af9523adb1cddd68b9ebcf3684c676373"><div class="ttname"><a href="unionCSR__MDCFGINFO__Type.html#af9523adb1cddd68b9ebcf3684c676373">CSR_MDCFGINFO_Type::way</a></div><div class="ttdeci">rv_csr_t way</div><div class="ttdoc">D-Cache way. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00367">core_feature_base.h:367</a></div></div>
<div class="ttc" id="structCacheInfo__Type_html_aead3d43e2bd952914a9b81aacb86b94e"><div class="ttname"><a href="structCacheInfo__Type.html#aead3d43e2bd952914a9b81aacb86b94e">CacheInfo_Type::size</a></div><div class="ttdeci">uint32_t size</div><div class="ttdoc">Cache total size in bytes. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00098">core_feature_cache.h:98</a></div></div>
<div class="ttc" id="unionCSR__MDCFGINFO__Type_html_a023b173b517068119914ee656fc7a95b"><div class="ttname"><a href="unionCSR__MDCFGINFO__Type.html#a023b173b517068119914ee656fc7a95b">CSR_MDCFGINFO_Type::set</a></div><div class="ttdeci">rv_csr_t set</div><div class="ttdoc">D-Cache sets per way. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00366">core_feature_base.h:366</a></div></div>
<div class="ttc" id="unionCSR__MDCFGINFO__Type_html"><div class="ttname"><a href="unionCSR__MDCFGINFO__Type.html">CSR_MDCFGINFO_Type</a></div><div class="ttdoc">Union type to access MDCFG_INFO CSR register. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00364">core_feature_base.h:364</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga69a3a0ce8c5e4494161991074387162e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69a3a0ce8c5e4494161991074387162e">&#9670;&nbsp;</a></span>GetICacheInfo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> int32_t GetICacheInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structCacheInfo__Type.html">CacheInfo_Type</a> *&#160;</td>
          <td class="paramname"><em>info</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get I-Cache Information. </p>
<p>This function get I-Cache Information </p><dl class="section remark"><dt>Remarks</dt><dd><ul>
<li>This function can be called in M-Mode only.</li>
<li>You can use this function in combination with cache lines operations </li>
</ul>
</dd></dl>
<dl class="section see"><dt>See also</dt><dd><ul>
<li><a class="el" href="group__NMSIS__Core__ICache.html#gacc2be57be2e95f62a5381ba1f87977b3">GetDCacheInfo</a> </li>
</ul>
</dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00201">201</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00477">__RV_CSR_READ</a>, <a class="el" href="unionCSR__MICFGINFO__Type.html#a36296b0abf3d9b0a17f7dfd8ce883796">CSR_MICFGINFO_Type::b</a>, <a class="el" href="riscv__encoding_8h_source.html#l00640">CSR_MICFG_INFO</a>, <a class="el" href="core__feature__cache_8h_source.html#l00095">CacheInfo_Type::linesize</a>, <a class="el" href="core__feature__base_8h_source.html#l00350">CSR_MICFGINFO_Type::lsize</a>, <a class="el" href="core__feature__base_8h_source.html#l00348">CSR_MICFGINFO_Type::set</a>, <a class="el" href="core__feature__cache_8h_source.html#l00097">CacheInfo_Type::setperway</a>, <a class="el" href="core__feature__cache_8h_source.html#l00098">CacheInfo_Type::size</a>, <a class="el" href="core__feature__base_8h_source.html#l00349">CSR_MICFGINFO_Type::way</a>, and <a class="el" href="core__feature__cache_8h_source.html#l00096">CacheInfo_Type::ways</a>.</p>
<div class="fragment"><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;{</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <span class="keywordflow">if</span> (info == NULL) {</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    }</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    <a class="code" href="unionCSR__MICFGINFO__Type.html">CSR_MICFGINFO_Type</a> csr_ccfg = (<a class="code" href="unionCSR__MICFGINFO__Type.html">CSR_MICFGINFO_Type</a>)<a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga3401036463f597de22658714115bed5b">CSR_MICFG_INFO</a>);</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    info-&gt;<a class="code" href="structCacheInfo__Type.html#a4921aea5a2a5e4527c06cd00e63e4ed5">setperway</a> = (1 &lt;&lt; csr_ccfg.<a class="code" href="unionCSR__MICFGINFO__Type.html#a36296b0abf3d9b0a17f7dfd8ce883796">b</a>.<a class="code" href="unionCSR__MICFGINFO__Type.html#a2071a4d9337c8db3b55419e531c0f095">set</a>) &lt;&lt; 3;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    info-&gt;<a class="code" href="structCacheInfo__Type.html#a963618b4e0fa8b89df750f8170a2a8ed">ways</a> = (1 + csr_ccfg.<a class="code" href="unionCSR__MICFGINFO__Type.html#a36296b0abf3d9b0a17f7dfd8ce883796">b</a>.<a class="code" href="unionCSR__MICFGINFO__Type.html#aff94588787995de0fdbf41a2cee027a7">way</a>);</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    <span class="keywordflow">if</span> (csr_ccfg.<a class="code" href="unionCSR__MICFGINFO__Type.html#a36296b0abf3d9b0a17f7dfd8ce883796">b</a>.<a class="code" href="unionCSR__MICFGINFO__Type.html#aa4534ca8d572c6ad46ab5d36fcf4ef8b">lsize</a> == 0) {</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;        info-&gt;<a class="code" href="structCacheInfo__Type.html#aca857f59d80919532a355a0508a0e236">linesize</a> = 0;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;        info-&gt;<a class="code" href="structCacheInfo__Type.html#aca857f59d80919532a355a0508a0e236">linesize</a> = (1 &lt;&lt; (csr_ccfg.<a class="code" href="unionCSR__MICFGINFO__Type.html#a36296b0abf3d9b0a17f7dfd8ce883796">b</a>.<a class="code" href="unionCSR__MICFGINFO__Type.html#aa4534ca8d572c6ad46ab5d36fcf4ef8b">lsize</a> - 1)) &lt;&lt; 3;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    }</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    info-&gt;<a class="code" href="structCacheInfo__Type.html#aead3d43e2bd952914a9b81aacb86b94e">size</a> = info-&gt;<a class="code" href="structCacheInfo__Type.html#a4921aea5a2a5e4527c06cd00e63e4ed5">setperway</a> * info-&gt;<a class="code" href="structCacheInfo__Type.html#a963618b4e0fa8b89df750f8170a2a8ed">ways</a> * info-&gt;<a class="code" href="structCacheInfo__Type.html#aca857f59d80919532a355a0508a0e236">linesize</a>;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga3401036463f597de22658714115bed5b"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga3401036463f597de22658714115bed5b">CSR_MICFG_INFO</a></div><div class="ttdeci">#define CSR_MICFG_INFO</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00640">riscv_encoding.h:640</a></div></div>
<div class="ttc" id="structCacheInfo__Type_html_aca857f59d80919532a355a0508a0e236"><div class="ttname"><a href="structCacheInfo__Type.html#aca857f59d80919532a355a0508a0e236">CacheInfo_Type::linesize</a></div><div class="ttdeci">uint32_t linesize</div><div class="ttdoc">Cache Line size in bytes. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00095">core_feature_cache.h:95</a></div></div>
<div class="ttc" id="structCacheInfo__Type_html_a4921aea5a2a5e4527c06cd00e63e4ed5"><div class="ttname"><a href="structCacheInfo__Type.html#a4921aea5a2a5e4527c06cd00e63e4ed5">CacheInfo_Type::setperway</a></div><div class="ttdeci">uint32_t setperway</div><div class="ttdoc">Cache set per way. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00097">core_feature_cache.h:97</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_ga355c96e5bd1ab3df0203e23a887c00c0"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a></div><div class="ttdeci">#define __RV_CSR_READ(csr)</div><div class="ttdoc">CSR operation Macro for csrr instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00477">core_feature_base.h:477</a></div></div>
<div class="ttc" id="unionCSR__MICFGINFO__Type_html_aa4534ca8d572c6ad46ab5d36fcf4ef8b"><div class="ttname"><a href="unionCSR__MICFGINFO__Type.html#aa4534ca8d572c6ad46ab5d36fcf4ef8b">CSR_MICFGINFO_Type::lsize</a></div><div class="ttdeci">rv_csr_t lsize</div><div class="ttdoc">I-Cache line size. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00350">core_feature_base.h:350</a></div></div>
<div class="ttc" id="structCacheInfo__Type_html_a963618b4e0fa8b89df750f8170a2a8ed"><div class="ttname"><a href="structCacheInfo__Type.html#a963618b4e0fa8b89df750f8170a2a8ed">CacheInfo_Type::ways</a></div><div class="ttdeci">uint32_t ways</div><div class="ttdoc">Cache ways. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00096">core_feature_cache.h:96</a></div></div>
<div class="ttc" id="unionCSR__MICFGINFO__Type_html_a36296b0abf3d9b0a17f7dfd8ce883796"><div class="ttname"><a href="unionCSR__MICFGINFO__Type.html#a36296b0abf3d9b0a17f7dfd8ce883796">CSR_MICFGINFO_Type::b</a></div><div class="ttdeci">struct CSR_MICFGINFO_Type::@13 b</div><div class="ttdoc">Structure used for bit access. </div></div>
<div class="ttc" id="structCacheInfo__Type_html_aead3d43e2bd952914a9b81aacb86b94e"><div class="ttname"><a href="structCacheInfo__Type.html#aead3d43e2bd952914a9b81aacb86b94e">CacheInfo_Type::size</a></div><div class="ttdeci">uint32_t size</div><div class="ttdoc">Cache total size in bytes. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00098">core_feature_cache.h:98</a></div></div>
<div class="ttc" id="unionCSR__MICFGINFO__Type_html"><div class="ttname"><a href="unionCSR__MICFGINFO__Type.html">CSR_MICFGINFO_Type</a></div><div class="ttdoc">Union type to access MICFG_INFO CSR register. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00346">core_feature_base.h:346</a></div></div>
<div class="ttc" id="unionCSR__MICFGINFO__Type_html_a2071a4d9337c8db3b55419e531c0f095"><div class="ttname"><a href="unionCSR__MICFGINFO__Type.html#a2071a4d9337c8db3b55419e531c0f095">CSR_MICFGINFO_Type::set</a></div><div class="ttdeci">rv_csr_t set</div><div class="ttdoc">I-Cache sets per way. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00348">core_feature_base.h:348</a></div></div>
<div class="ttc" id="unionCSR__MICFGINFO__Type_html_aff94588787995de0fdbf41a2cee027a7"><div class="ttname"><a href="unionCSR__MICFGINFO__Type.html#aff94588787995de0fdbf41a2cee027a7">CSR_MICFGINFO_Type::way</a></div><div class="ttdeci">rv_csr_t way</div><div class="ttdoc">I-Cache way. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00349">core_feature_base.h:349</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gab0d916e064876aea3bf9135283814db1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0d916e064876aea3bf9135283814db1">&#9670;&nbsp;</a></span>MInvalICache()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void MInvalICache </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invalidate all I-Cache lines in M-Mode. </p>
<p>This function invalidate all I-Cache lines. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9abf7eec30759aff4902c875cffef31484">CCM_IC_INVAL_ALL</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be invalidated </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00608">608</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00495">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00088">CCM_IC_INVAL_ALL</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00647">CSR_CCM_MCOMMAND</a>.</p>
<div class="fragment"><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;{</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9abf7eec30759aff4902c875cffef31484">CCM_IC_INVAL_ALL</a>);</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00495">core_feature_base.h:495</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga09b6c06fdc71424566c30bad5470c0c1"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_MCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00647">riscv_encoding.h:647</a></div></div>
<div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9abf7eec30759aff4902c875cffef31484"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9abf7eec30759aff4902c875cffef31484">CCM_IC_INVAL_ALL</a></div><div class="ttdoc">Unlock and invalidate all the I-Cache lines. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00088">core_feature_cache.h:88</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gac9500d4f13d04b2acbfd3538984514c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9500d4f13d04b2acbfd3538984514c8">&#9670;&nbsp;</a></span>MInvalICacheLine()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void MInvalICacheLine </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invalidate one I-Cache line specified by address in M-Mode. </p>
<p>This function unlock and invalidate one I-Cache line specified by the address. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a5fd653735ffce788a11243394e32e316">CCM_IC_INVAL</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be invalidated </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00255">255</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00495">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00085">CCM_IC_INVAL</a>, <a class="el" href="riscv__encoding_8h_source.html#l00646">CSR_CCM_MBEGINADDR</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00647">CSR_CCM_MCOMMAND</a>.</p>
<div class="fragment"><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;{</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga4faa0c15728837765ec9aaf28f14c09b">CSR_CCM_MBEGINADDR</a>, addr);</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a5fd653735ffce788a11243394e32e316">CCM_IC_INVAL</a>);</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00495">core_feature_base.h:495</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga09b6c06fdc71424566c30bad5470c0c1"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_MCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00647">riscv_encoding.h:647</a></div></div>
<div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9a5fd653735ffce788a11243394e32e316"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a5fd653735ffce788a11243394e32e316">CCM_IC_INVAL</a></div><div class="ttdoc">Unlock and invalidate I-Cache line specified by CSR CCM_XBEGINADDR. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00085">core_feature_cache.h:85</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga4faa0c15728837765ec9aaf28f14c09b"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga4faa0c15728837765ec9aaf28f14c09b">CSR_CCM_MBEGINADDR</a></div><div class="ttdeci">#define CSR_CCM_MBEGINADDR</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00646">riscv_encoding.h:646</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gafe47347cfa3f8c4a8829c88fa5fdec9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe47347cfa3f8c4a8829c88fa5fdec9b">&#9670;&nbsp;</a></span>MInvalICacheLines()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void MInvalICacheLines </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>cnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invalidate several I-Cache lines specified by address in M-Mode. </p>
<p>This function unlock and invalidate several I-Cache lines specified by the address and line count. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a5fd653735ffce788a11243394e32e316">CCM_IC_INVAL</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be invalidated </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cnt</td><td>count of cache lines to be invalidated </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00272">272</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00495">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00085">CCM_IC_INVAL</a>, <a class="el" href="riscv__encoding_8h_source.html#l00646">CSR_CCM_MBEGINADDR</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00647">CSR_CCM_MCOMMAND</a>.</p>
<div class="fragment"><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;{</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    <span class="keywordflow">if</span> (cnt &gt; 0) {</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> i;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;        <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga4faa0c15728837765ec9aaf28f14c09b">CSR_CCM_MBEGINADDR</a>, addr);</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;        <span class="keywordflow">for</span> (i = 0; i &lt; cnt; i++) {</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;            <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a5fd653735ffce788a11243394e32e316">CCM_IC_INVAL</a>);</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;        }</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    }</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00495">core_feature_base.h:495</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga09b6c06fdc71424566c30bad5470c0c1"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_MCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00647">riscv_encoding.h:647</a></div></div>
<div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9a5fd653735ffce788a11243394e32e316"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a5fd653735ffce788a11243394e32e316">CCM_IC_INVAL</a></div><div class="ttdoc">Unlock and invalidate I-Cache line specified by CSR CCM_XBEGINADDR. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00085">core_feature_cache.h:85</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga4faa0c15728837765ec9aaf28f14c09b"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga4faa0c15728837765ec9aaf28f14c09b">CSR_CCM_MBEGINADDR</a></div><div class="ttdeci">#define CSR_CCM_MBEGINADDR</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00646">riscv_encoding.h:646</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gaa0ebecb33755adc5adbc597889194605"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0ebecb33755adc5adbc597889194605">&#9670;&nbsp;</a></span>MLockICacheLine()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long MLockICacheLine </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lock one I-Cache line specified by address in M-Mode. </p>
<p>This function lock one I-Cache line specified by the address. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a6db5a7fe3ab43a382df111a8c5556ec0">CCM_IC_LOCK</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be locked </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>result of CCM lock operation, see enum CCM_OP_FINFO </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00369">369</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00477">__RV_CSR_READ</a>, <a class="el" href="core__feature__base_8h_source.html#l00495">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00086">CCM_IC_LOCK</a>, <a class="el" href="riscv__encoding_8h_source.html#l00646">CSR_CCM_MBEGINADDR</a>, <a class="el" href="riscv__encoding_8h_source.html#l00647">CSR_CCM_MCOMMAND</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00648">CSR_CCM_MDATA</a>.</p>
<div class="fragment"><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;{</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga4faa0c15728837765ec9aaf28f14c09b">CSR_CCM_MBEGINADDR</a>, addr);</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a6db5a7fe3ab43a382df111a8c5556ec0">CCM_IC_LOCK</a>);</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga68f7537cd8e79434b1a191053d09d5f7">CSR_CCM_MDATA</a>);</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00495">core_feature_base.h:495</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga09b6c06fdc71424566c30bad5470c0c1"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_MCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00647">riscv_encoding.h:647</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_ga355c96e5bd1ab3df0203e23a887c00c0"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a></div><div class="ttdeci">#define __RV_CSR_READ(csr)</div><div class="ttdoc">CSR operation Macro for csrr instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00477">core_feature_base.h:477</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga68f7537cd8e79434b1a191053d09d5f7"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga68f7537cd8e79434b1a191053d09d5f7">CSR_CCM_MDATA</a></div><div class="ttdeci">#define CSR_CCM_MDATA</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00648">riscv_encoding.h:648</a></div></div>
<div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9a6db5a7fe3ab43a382df111a8c5556ec0"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a6db5a7fe3ab43a382df111a8c5556ec0">CCM_IC_LOCK</a></div><div class="ttdoc">Lock the specific I-Cache line specified by CSR CCM_XBEGINADDR. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00086">core_feature_cache.h:86</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga4faa0c15728837765ec9aaf28f14c09b"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga4faa0c15728837765ec9aaf28f14c09b">CSR_CCM_MBEGINADDR</a></div><div class="ttdeci">#define CSR_CCM_MBEGINADDR</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00646">riscv_encoding.h:646</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga5d12990670c5b36de576bab8d1812d16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d12990670c5b36de576bab8d1812d16">&#9670;&nbsp;</a></span>MLockICacheLines()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long MLockICacheLines </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>cnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lock several I-Cache lines specified by address in M-Mode. </p>
<p>This function lock several I-Cache lines specified by the address and line count. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a6db5a7fe3ab43a382df111a8c5556ec0">CCM_IC_LOCK</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be locked </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cnt</td><td>count of cache lines to be locked </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>result of CCM lock operation, see enum CCM_OP_FINFO </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00388">388</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00477">__RV_CSR_READ</a>, <a class="el" href="core__feature__base_8h_source.html#l00495">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00086">CCM_IC_LOCK</a>, <a class="el" href="riscv__encoding_8h_source.html#l00646">CSR_CCM_MBEGINADDR</a>, <a class="el" href="riscv__encoding_8h_source.html#l00647">CSR_CCM_MCOMMAND</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00648">CSR_CCM_MDATA</a>.</p>
<div class="fragment"><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;{</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;    <span class="keywordflow">if</span> (cnt &gt; 0) {</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> i;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;        <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga4faa0c15728837765ec9aaf28f14c09b">CSR_CCM_MBEGINADDR</a>, addr);</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;        <span class="keywordflow">for</span> (i = 0; i &lt; cnt; i++) {</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;            <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a6db5a7fe3ab43a382df111a8c5556ec0">CCM_IC_LOCK</a>);</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;        }</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga68f7537cd8e79434b1a191053d09d5f7">CSR_CCM_MDATA</a>);</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;        <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;    }</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00495">core_feature_base.h:495</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga09b6c06fdc71424566c30bad5470c0c1"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_MCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00647">riscv_encoding.h:647</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_ga355c96e5bd1ab3df0203e23a887c00c0"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a></div><div class="ttdeci">#define __RV_CSR_READ(csr)</div><div class="ttdoc">CSR operation Macro for csrr instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00477">core_feature_base.h:477</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga68f7537cd8e79434b1a191053d09d5f7"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga68f7537cd8e79434b1a191053d09d5f7">CSR_CCM_MDATA</a></div><div class="ttdeci">#define CSR_CCM_MDATA</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00648">riscv_encoding.h:648</a></div></div>
<div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9a6db5a7fe3ab43a382df111a8c5556ec0"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a6db5a7fe3ab43a382df111a8c5556ec0">CCM_IC_LOCK</a></div><div class="ttdoc">Lock the specific I-Cache line specified by CSR CCM_XBEGINADDR. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00086">core_feature_cache.h:86</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga4faa0c15728837765ec9aaf28f14c09b"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga4faa0c15728837765ec9aaf28f14c09b">CSR_CCM_MBEGINADDR</a></div><div class="ttdeci">#define CSR_CCM_MBEGINADDR</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00646">riscv_encoding.h:646</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gac423a03eaa4afb1c8641c1c9e3097168"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac423a03eaa4afb1c8641c1c9e3097168">&#9670;&nbsp;</a></span>MUnlockICacheLine()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void MUnlockICacheLine </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Unlock one I-Cache line specified by address in M-Mode. </p>
<p>This function unlock one I-Cache line specified by the address. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9ae7956f03b5ca54a55faee30269cf9b53">CCM_IC_UNLOCK</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be unlocked </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00497">497</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00495">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00087">CCM_IC_UNLOCK</a>, <a class="el" href="riscv__encoding_8h_source.html#l00646">CSR_CCM_MBEGINADDR</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00647">CSR_CCM_MCOMMAND</a>.</p>
<div class="fragment"><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;{</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga4faa0c15728837765ec9aaf28f14c09b">CSR_CCM_MBEGINADDR</a>, addr);</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9ae7956f03b5ca54a55faee30269cf9b53">CCM_IC_UNLOCK</a>);</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00495">core_feature_base.h:495</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga09b6c06fdc71424566c30bad5470c0c1"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_MCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00647">riscv_encoding.h:647</a></div></div>
<div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9ae7956f03b5ca54a55faee30269cf9b53"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9ae7956f03b5ca54a55faee30269cf9b53">CCM_IC_UNLOCK</a></div><div class="ttdoc">Unlock the specific I-Cache line specified by CSR CCM_XBEGINADDR. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00087">core_feature_cache.h:87</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga4faa0c15728837765ec9aaf28f14c09b"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga4faa0c15728837765ec9aaf28f14c09b">CSR_CCM_MBEGINADDR</a></div><div class="ttdeci">#define CSR_CCM_MBEGINADDR</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00646">riscv_encoding.h:646</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga7035e12e1a3c7c7730f3211241a8fe90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7035e12e1a3c7c7730f3211241a8fe90">&#9670;&nbsp;</a></span>MUnlockICacheLines()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void MUnlockICacheLines </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>cnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Unlock several I-Cache lines specified by address in M-Mode. </p>
<p>This function unlock several I-Cache lines specified by the address and line count. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9ae7956f03b5ca54a55faee30269cf9b53">CCM_IC_UNLOCK</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be unlocked </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cnt</td><td>count of cache lines to be unlocked </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00514">514</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00495">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00087">CCM_IC_UNLOCK</a>, <a class="el" href="riscv__encoding_8h_source.html#l00646">CSR_CCM_MBEGINADDR</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00647">CSR_CCM_MCOMMAND</a>.</p>
<div class="fragment"><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;{</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;    <span class="keywordflow">if</span> (cnt &gt; 0) {</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> i;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;        <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga4faa0c15728837765ec9aaf28f14c09b">CSR_CCM_MBEGINADDR</a>, addr);</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;        <span class="keywordflow">for</span> (i = 0; i &lt; cnt; i++) {</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;            <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9ae7956f03b5ca54a55faee30269cf9b53">CCM_IC_UNLOCK</a>);</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;        }</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;    }</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00495">core_feature_base.h:495</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga09b6c06fdc71424566c30bad5470c0c1"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_MCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00647">riscv_encoding.h:647</a></div></div>
<div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9ae7956f03b5ca54a55faee30269cf9b53"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9ae7956f03b5ca54a55faee30269cf9b53">CCM_IC_UNLOCK</a></div><div class="ttdoc">Unlock the specific I-Cache line specified by CSR CCM_XBEGINADDR. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00087">core_feature_cache.h:87</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga4faa0c15728837765ec9aaf28f14c09b"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga4faa0c15728837765ec9aaf28f14c09b">CSR_CCM_MBEGINADDR</a></div><div class="ttdeci">#define CSR_CCM_MBEGINADDR</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00646">riscv_encoding.h:646</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga25824c725ce4cfd0319c182a8a44c7e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25824c725ce4cfd0319c182a8a44c7e3">&#9670;&nbsp;</a></span>SInvalICache()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void SInvalICache </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invalidate all I-Cache lines in S-Mode. </p>
<p>This function invalidate all I-Cache lines. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9abf7eec30759aff4902c875cffef31484">CCM_IC_INVAL_ALL</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be invalidated </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00622">622</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00495">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00088">CCM_IC_INVAL_ALL</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00651">CSR_CCM_SCOMMAND</a>.</p>
<div class="fragment"><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;{</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9abf7eec30759aff4902c875cffef31484">CCM_IC_INVAL_ALL</a>);</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga19b9cf123424b131c5ba30946c54c2fd"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_SCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00651">riscv_encoding.h:651</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00495">core_feature_base.h:495</a></div></div>
<div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9abf7eec30759aff4902c875cffef31484"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9abf7eec30759aff4902c875cffef31484">CCM_IC_INVAL_ALL</a></div><div class="ttdoc">Unlock and invalidate all the I-Cache lines. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00088">core_feature_cache.h:88</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga9cfe1f7476be3aa984c926287eceecdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9cfe1f7476be3aa984c926287eceecdf">&#9670;&nbsp;</a></span>SInvalICacheLine()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void SInvalICacheLine </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invalidate one I-Cache line specified by address in S-Mode. </p>
<p>This function unlock and invalidate one I-Cache line specified by the address. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a5fd653735ffce788a11243394e32e316">CCM_IC_INVAL</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be invalidated </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00293">293</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00495">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00085">CCM_IC_INVAL</a>, <a class="el" href="riscv__encoding_8h_source.html#l00650">CSR_CCM_SBEGINADDR</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00651">CSR_CCM_SCOMMAND</a>.</p>
<div class="fragment"><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;{</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gab508f4dfbd649a25f7eaa8ac5b88a8c0">CSR_CCM_SBEGINADDR</a>, addr);</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a5fd653735ffce788a11243394e32e316">CCM_IC_INVAL</a>);</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga19b9cf123424b131c5ba30946c54c2fd"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_SCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00651">riscv_encoding.h:651</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_gab508f4dfbd649a25f7eaa8ac5b88a8c0"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gab508f4dfbd649a25f7eaa8ac5b88a8c0">CSR_CCM_SBEGINADDR</a></div><div class="ttdeci">#define CSR_CCM_SBEGINADDR</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00650">riscv_encoding.h:650</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00495">core_feature_base.h:495</a></div></div>
<div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9a5fd653735ffce788a11243394e32e316"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a5fd653735ffce788a11243394e32e316">CCM_IC_INVAL</a></div><div class="ttdoc">Unlock and invalidate I-Cache line specified by CSR CCM_XBEGINADDR. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00085">core_feature_cache.h:85</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga020ff82b548a567037dd0c916b4429d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga020ff82b548a567037dd0c916b4429d2">&#9670;&nbsp;</a></span>SInvalICacheLines()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void SInvalICacheLines </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>cnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invalidate several I-Cache lines specified by address in S-Mode. </p>
<p>This function unlock and invalidate several I-Cache lines specified by the address and line count. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a5fd653735ffce788a11243394e32e316">CCM_IC_INVAL</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be invalidated </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cnt</td><td>count of cache lines to be invalidated </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00310">310</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00495">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00085">CCM_IC_INVAL</a>, <a class="el" href="riscv__encoding_8h_source.html#l00650">CSR_CCM_SBEGINADDR</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00651">CSR_CCM_SCOMMAND</a>.</p>
<div class="fragment"><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;{</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    <span class="keywordflow">if</span> (cnt &gt; 0) {</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> i;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;        <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gab508f4dfbd649a25f7eaa8ac5b88a8c0">CSR_CCM_SBEGINADDR</a>, addr);</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;        <span class="keywordflow">for</span> (i = 0; i &lt; cnt; i++) {</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;            <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a5fd653735ffce788a11243394e32e316">CCM_IC_INVAL</a>);</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;        }</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    }</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga19b9cf123424b131c5ba30946c54c2fd"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_SCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00651">riscv_encoding.h:651</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_gab508f4dfbd649a25f7eaa8ac5b88a8c0"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gab508f4dfbd649a25f7eaa8ac5b88a8c0">CSR_CCM_SBEGINADDR</a></div><div class="ttdeci">#define CSR_CCM_SBEGINADDR</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00650">riscv_encoding.h:650</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00495">core_feature_base.h:495</a></div></div>
<div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9a5fd653735ffce788a11243394e32e316"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a5fd653735ffce788a11243394e32e316">CCM_IC_INVAL</a></div><div class="ttdoc">Unlock and invalidate I-Cache line specified by CSR CCM_XBEGINADDR. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00085">core_feature_cache.h:85</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga8ac672c482d15a997db8f4acfa6c51f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ac672c482d15a997db8f4acfa6c51f5">&#9670;&nbsp;</a></span>SLockICacheLine()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long SLockICacheLine </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lock one I-Cache line specified by address in S-Mode. </p>
<p>This function lock one I-Cache line specified by the address. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a6db5a7fe3ab43a382df111a8c5556ec0">CCM_IC_LOCK</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be locked </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>result of CCM lock operation, see enum CCM_OP_FINFO </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00412">412</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00477">__RV_CSR_READ</a>, <a class="el" href="core__feature__base_8h_source.html#l00495">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00086">CCM_IC_LOCK</a>, <a class="el" href="riscv__encoding_8h_source.html#l00650">CSR_CCM_SBEGINADDR</a>, <a class="el" href="riscv__encoding_8h_source.html#l00651">CSR_CCM_SCOMMAND</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00652">CSR_CCM_SDATA</a>.</p>
<div class="fragment"><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;{</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gab508f4dfbd649a25f7eaa8ac5b88a8c0">CSR_CCM_SBEGINADDR</a>, addr);</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a6db5a7fe3ab43a382df111a8c5556ec0">CCM_IC_LOCK</a>);</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga58c7d8ca64fe96544d85e57f4b6a3bca">CSR_CCM_SDATA</a>);</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga19b9cf123424b131c5ba30946c54c2fd"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_SCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00651">riscv_encoding.h:651</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_gab508f4dfbd649a25f7eaa8ac5b88a8c0"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gab508f4dfbd649a25f7eaa8ac5b88a8c0">CSR_CCM_SBEGINADDR</a></div><div class="ttdeci">#define CSR_CCM_SBEGINADDR</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00650">riscv_encoding.h:650</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00495">core_feature_base.h:495</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_ga355c96e5bd1ab3df0203e23a887c00c0"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a></div><div class="ttdeci">#define __RV_CSR_READ(csr)</div><div class="ttdoc">CSR operation Macro for csrr instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00477">core_feature_base.h:477</a></div></div>
<div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9a6db5a7fe3ab43a382df111a8c5556ec0"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a6db5a7fe3ab43a382df111a8c5556ec0">CCM_IC_LOCK</a></div><div class="ttdoc">Lock the specific I-Cache line specified by CSR CCM_XBEGINADDR. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00086">core_feature_cache.h:86</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga58c7d8ca64fe96544d85e57f4b6a3bca"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga58c7d8ca64fe96544d85e57f4b6a3bca">CSR_CCM_SDATA</a></div><div class="ttdeci">#define CSR_CCM_SDATA</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00652">riscv_encoding.h:652</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gab179486d73e9a1ce8543d310aa8d1594"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab179486d73e9a1ce8543d310aa8d1594">&#9670;&nbsp;</a></span>SLockICacheLines()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long SLockICacheLines </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>cnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lock several I-Cache lines specified by address in S-Mode. </p>
<p>This function lock several I-Cache lines specified by the address and line count. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a6db5a7fe3ab43a382df111a8c5556ec0">CCM_IC_LOCK</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be locked </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cnt</td><td>count of cache lines to be locked </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>result of CCM lock operation, see enum CCM_OP_FINFO </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00431">431</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00477">__RV_CSR_READ</a>, <a class="el" href="core__feature__base_8h_source.html#l00495">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00086">CCM_IC_LOCK</a>, <a class="el" href="riscv__encoding_8h_source.html#l00650">CSR_CCM_SBEGINADDR</a>, <a class="el" href="riscv__encoding_8h_source.html#l00651">CSR_CCM_SCOMMAND</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00652">CSR_CCM_SDATA</a>.</p>
<div class="fragment"><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;{</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;    <span class="keywordflow">if</span> (cnt &gt; 0) {</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> i;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;        <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gab508f4dfbd649a25f7eaa8ac5b88a8c0">CSR_CCM_SBEGINADDR</a>, addr);</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;        <span class="keywordflow">for</span> (i = 0; i &lt; cnt; i++) {</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;            <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a6db5a7fe3ab43a382df111a8c5556ec0">CCM_IC_LOCK</a>);</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;        }</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga58c7d8ca64fe96544d85e57f4b6a3bca">CSR_CCM_SDATA</a>);</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;        <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;    }</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga19b9cf123424b131c5ba30946c54c2fd"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_SCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00651">riscv_encoding.h:651</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_gab508f4dfbd649a25f7eaa8ac5b88a8c0"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gab508f4dfbd649a25f7eaa8ac5b88a8c0">CSR_CCM_SBEGINADDR</a></div><div class="ttdeci">#define CSR_CCM_SBEGINADDR</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00650">riscv_encoding.h:650</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00495">core_feature_base.h:495</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_ga355c96e5bd1ab3df0203e23a887c00c0"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a></div><div class="ttdeci">#define __RV_CSR_READ(csr)</div><div class="ttdoc">CSR operation Macro for csrr instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00477">core_feature_base.h:477</a></div></div>
<div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9a6db5a7fe3ab43a382df111a8c5556ec0"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a6db5a7fe3ab43a382df111a8c5556ec0">CCM_IC_LOCK</a></div><div class="ttdoc">Lock the specific I-Cache line specified by CSR CCM_XBEGINADDR. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00086">core_feature_cache.h:86</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga58c7d8ca64fe96544d85e57f4b6a3bca"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga58c7d8ca64fe96544d85e57f4b6a3bca">CSR_CCM_SDATA</a></div><div class="ttdeci">#define CSR_CCM_SDATA</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00652">riscv_encoding.h:652</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gaf43b829e002df8fb7563c5eccb4dd9eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf43b829e002df8fb7563c5eccb4dd9eb">&#9670;&nbsp;</a></span>SUnlockICacheLine()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void SUnlockICacheLine </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Unlock one I-Cache line specified by address in S-Mode. </p>
<p>This function unlock one I-Cache line specified by the address. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9ae7956f03b5ca54a55faee30269cf9b53">CCM_IC_UNLOCK</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be unlocked </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00534">534</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00495">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00087">CCM_IC_UNLOCK</a>, <a class="el" href="riscv__encoding_8h_source.html#l00650">CSR_CCM_SBEGINADDR</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00651">CSR_CCM_SCOMMAND</a>.</p>
<div class="fragment"><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;{</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gab508f4dfbd649a25f7eaa8ac5b88a8c0">CSR_CCM_SBEGINADDR</a>, addr);</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9ae7956f03b5ca54a55faee30269cf9b53">CCM_IC_UNLOCK</a>);</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga19b9cf123424b131c5ba30946c54c2fd"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_SCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00651">riscv_encoding.h:651</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_gab508f4dfbd649a25f7eaa8ac5b88a8c0"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gab508f4dfbd649a25f7eaa8ac5b88a8c0">CSR_CCM_SBEGINADDR</a></div><div class="ttdeci">#define CSR_CCM_SBEGINADDR</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00650">riscv_encoding.h:650</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00495">core_feature_base.h:495</a></div></div>
<div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9ae7956f03b5ca54a55faee30269cf9b53"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9ae7956f03b5ca54a55faee30269cf9b53">CCM_IC_UNLOCK</a></div><div class="ttdoc">Unlock the specific I-Cache line specified by CSR CCM_XBEGINADDR. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00087">core_feature_cache.h:87</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga74e29621ab0c803fe474c648d078fe18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74e29621ab0c803fe474c648d078fe18">&#9670;&nbsp;</a></span>SUnlockICacheLines()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void SUnlockICacheLines </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>cnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Unlock several I-Cache lines specified by address in S-Mode. </p>
<p>This function unlock several I-Cache lines specified by the address and line count. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9ae7956f03b5ca54a55faee30269cf9b53">CCM_IC_UNLOCK</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be unlocked </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cnt</td><td>count of cache lines to be unlocked </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00551">551</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00495">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00087">CCM_IC_UNLOCK</a>, <a class="el" href="riscv__encoding_8h_source.html#l00650">CSR_CCM_SBEGINADDR</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00651">CSR_CCM_SCOMMAND</a>.</p>
<div class="fragment"><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;{</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;    <span class="keywordflow">if</span> (cnt &gt; 0) {</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> i;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;        <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gab508f4dfbd649a25f7eaa8ac5b88a8c0">CSR_CCM_SBEGINADDR</a>, addr);</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;        <span class="keywordflow">for</span> (i = 0; i &lt; cnt; i++) {</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;            <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9ae7956f03b5ca54a55faee30269cf9b53">CCM_IC_UNLOCK</a>);</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;        }</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;    }</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga19b9cf123424b131c5ba30946c54c2fd"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_SCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00651">riscv_encoding.h:651</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_gab508f4dfbd649a25f7eaa8ac5b88a8c0"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gab508f4dfbd649a25f7eaa8ac5b88a8c0">CSR_CCM_SBEGINADDR</a></div><div class="ttdeci">#define CSR_CCM_SBEGINADDR</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00650">riscv_encoding.h:650</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00495">core_feature_base.h:495</a></div></div>
<div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9ae7956f03b5ca54a55faee30269cf9b53"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9ae7956f03b5ca54a55faee30269cf9b53">CCM_IC_UNLOCK</a></div><div class="ttdoc">Unlock the specific I-Cache line specified by CSR CCM_XBEGINADDR. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00087">core_feature_cache.h:87</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga60a04e2fd2a444e04703dcd4a8d38e04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60a04e2fd2a444e04703dcd4a8d38e04">&#9670;&nbsp;</a></span>UInvalICache()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void UInvalICache </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invalidate all I-Cache lines in U-Mode. </p>
<p>This function invalidate all I-Cache lines. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9abf7eec30759aff4902c875cffef31484">CCM_IC_INVAL_ALL</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S/U-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be invalidated </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00636">636</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00495">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00088">CCM_IC_INVAL_ALL</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00654">CSR_CCM_UCOMMAND</a>.</p>
<div class="fragment"><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;{</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9abf7eec30759aff4902c875cffef31484">CCM_IC_INVAL_ALL</a>);</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00495">core_feature_base.h:495</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga53c64245d173eed1d1622cfac509ff60"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_UCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00654">riscv_encoding.h:654</a></div></div>
<div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9abf7eec30759aff4902c875cffef31484"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9abf7eec30759aff4902c875cffef31484">CCM_IC_INVAL_ALL</a></div><div class="ttdoc">Unlock and invalidate all the I-Cache lines. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00088">core_feature_cache.h:88</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga4c202208f9f90802445600e637563f3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c202208f9f90802445600e637563f3d">&#9670;&nbsp;</a></span>UInvalICacheLine()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void UInvalICacheLine </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invalidate one I-Cache line specified by address in U-Mode. </p>
<p>This function unlock and invalidate one I-Cache line specified by the address. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a5fd653735ffce788a11243394e32e316">CCM_IC_INVAL</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S/U-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be invalidated </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00331">331</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00495">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00085">CCM_IC_INVAL</a>, <a class="el" href="riscv__encoding_8h_source.html#l00653">CSR_CCM_UBEGINADDR</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00654">CSR_CCM_UCOMMAND</a>.</p>
<div class="fragment"><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;{</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gaca251c4a3f81dd257831ac6407088e52">CSR_CCM_UBEGINADDR</a>, addr);</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a5fd653735ffce788a11243394e32e316">CCM_IC_INVAL</a>);</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_gaca251c4a3f81dd257831ac6407088e52"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gaca251c4a3f81dd257831ac6407088e52">CSR_CCM_UBEGINADDR</a></div><div class="ttdeci">#define CSR_CCM_UBEGINADDR</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00653">riscv_encoding.h:653</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00495">core_feature_base.h:495</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga53c64245d173eed1d1622cfac509ff60"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_UCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00654">riscv_encoding.h:654</a></div></div>
<div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9a5fd653735ffce788a11243394e32e316"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a5fd653735ffce788a11243394e32e316">CCM_IC_INVAL</a></div><div class="ttdoc">Unlock and invalidate I-Cache line specified by CSR CCM_XBEGINADDR. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00085">core_feature_cache.h:85</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga3f36015dbfc23a155d1ae0fa458388a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f36015dbfc23a155d1ae0fa458388a2">&#9670;&nbsp;</a></span>UInvalICacheLines()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void UInvalICacheLines </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>cnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invalidate several I-Cache lines specified by address in U-Mode. </p>
<p>This function unlock and invalidate several I-Cache lines specified by the address and line count. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a5fd653735ffce788a11243394e32e316">CCM_IC_INVAL</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S/U-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be invalidated </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cnt</td><td>count of cache lines to be invalidated </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00348">348</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00495">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00085">CCM_IC_INVAL</a>, <a class="el" href="riscv__encoding_8h_source.html#l00653">CSR_CCM_UBEGINADDR</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00654">CSR_CCM_UCOMMAND</a>.</p>
<div class="fragment"><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;{</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    <span class="keywordflow">if</span> (cnt &gt; 0) {</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> i;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;        <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gaca251c4a3f81dd257831ac6407088e52">CSR_CCM_UBEGINADDR</a>, addr);</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;        <span class="keywordflow">for</span> (i = 0; i &lt; cnt; i++) {</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;            <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a5fd653735ffce788a11243394e32e316">CCM_IC_INVAL</a>);</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;        }</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;    }</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_gaca251c4a3f81dd257831ac6407088e52"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gaca251c4a3f81dd257831ac6407088e52">CSR_CCM_UBEGINADDR</a></div><div class="ttdeci">#define CSR_CCM_UBEGINADDR</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00653">riscv_encoding.h:653</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00495">core_feature_base.h:495</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga53c64245d173eed1d1622cfac509ff60"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_UCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00654">riscv_encoding.h:654</a></div></div>
<div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9a5fd653735ffce788a11243394e32e316"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a5fd653735ffce788a11243394e32e316">CCM_IC_INVAL</a></div><div class="ttdoc">Unlock and invalidate I-Cache line specified by CSR CCM_XBEGINADDR. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00085">core_feature_cache.h:85</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga84eb3cf641c1e87655219fec34e49b20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84eb3cf641c1e87655219fec34e49b20">&#9670;&nbsp;</a></span>ULockICacheLine()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long ULockICacheLine </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lock one I-Cache line specified by address in U-Mode. </p>
<p>This function lock one I-Cache line specified by the address. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a6db5a7fe3ab43a382df111a8c5556ec0">CCM_IC_LOCK</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S/U-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be locked </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>result of CCM lock operation, see enum CCM_OP_FINFO </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00455">455</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00477">__RV_CSR_READ</a>, <a class="el" href="core__feature__base_8h_source.html#l00495">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00086">CCM_IC_LOCK</a>, <a class="el" href="riscv__encoding_8h_source.html#l00653">CSR_CCM_UBEGINADDR</a>, <a class="el" href="riscv__encoding_8h_source.html#l00654">CSR_CCM_UCOMMAND</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00655">CSR_CCM_UDATA</a>.</p>
<div class="fragment"><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;{</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gaca251c4a3f81dd257831ac6407088e52">CSR_CCM_UBEGINADDR</a>, addr);</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a6db5a7fe3ab43a382df111a8c5556ec0">CCM_IC_LOCK</a>);</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gad18936febc391b50b6ba078eb605758e">CSR_CCM_UDATA</a>);</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_gaca251c4a3f81dd257831ac6407088e52"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gaca251c4a3f81dd257831ac6407088e52">CSR_CCM_UBEGINADDR</a></div><div class="ttdeci">#define CSR_CCM_UBEGINADDR</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00653">riscv_encoding.h:653</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00495">core_feature_base.h:495</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga53c64245d173eed1d1622cfac509ff60"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_UCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00654">riscv_encoding.h:654</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_ga355c96e5bd1ab3df0203e23a887c00c0"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a></div><div class="ttdeci">#define __RV_CSR_READ(csr)</div><div class="ttdoc">CSR operation Macro for csrr instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00477">core_feature_base.h:477</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_gad18936febc391b50b6ba078eb605758e"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gad18936febc391b50b6ba078eb605758e">CSR_CCM_UDATA</a></div><div class="ttdeci">#define CSR_CCM_UDATA</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00655">riscv_encoding.h:655</a></div></div>
<div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9a6db5a7fe3ab43a382df111a8c5556ec0"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a6db5a7fe3ab43a382df111a8c5556ec0">CCM_IC_LOCK</a></div><div class="ttdoc">Lock the specific I-Cache line specified by CSR CCM_XBEGINADDR. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00086">core_feature_cache.h:86</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gaf4b8c625829c4c772b65e5f95f61e659"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4b8c625829c4c772b65e5f95f61e659">&#9670;&nbsp;</a></span>ULockICacheLines()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long ULockICacheLines </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>cnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lock several I-Cache lines specified by address in U-Mode. </p>
<p>This function lock several I-Cache lines specified by the address and line count. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a6db5a7fe3ab43a382df111a8c5556ec0">CCM_IC_LOCK</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S/U-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be locked </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cnt</td><td>count of cache lines to be locked </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>result of CCM lock operation, see enum CCM_OP_FINFO </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00474">474</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00477">__RV_CSR_READ</a>, <a class="el" href="core__feature__base_8h_source.html#l00495">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00086">CCM_IC_LOCK</a>, <a class="el" href="riscv__encoding_8h_source.html#l00653">CSR_CCM_UBEGINADDR</a>, <a class="el" href="riscv__encoding_8h_source.html#l00654">CSR_CCM_UCOMMAND</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00655">CSR_CCM_UDATA</a>.</p>
<div class="fragment"><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;{</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;    <span class="keywordflow">if</span> (cnt &gt; 0) {</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> i;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;        <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gaca251c4a3f81dd257831ac6407088e52">CSR_CCM_UBEGINADDR</a>, addr);</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;        <span class="keywordflow">for</span> (i = 0; i &lt; cnt; i++) {</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;            <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a6db5a7fe3ab43a382df111a8c5556ec0">CCM_IC_LOCK</a>);</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;        }</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gad18936febc391b50b6ba078eb605758e">CSR_CCM_UDATA</a>);</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;        <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    }</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_gaca251c4a3f81dd257831ac6407088e52"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gaca251c4a3f81dd257831ac6407088e52">CSR_CCM_UBEGINADDR</a></div><div class="ttdeci">#define CSR_CCM_UBEGINADDR</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00653">riscv_encoding.h:653</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00495">core_feature_base.h:495</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga53c64245d173eed1d1622cfac509ff60"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_UCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00654">riscv_encoding.h:654</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_ga355c96e5bd1ab3df0203e23a887c00c0"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a></div><div class="ttdeci">#define __RV_CSR_READ(csr)</div><div class="ttdoc">CSR operation Macro for csrr instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00477">core_feature_base.h:477</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_gad18936febc391b50b6ba078eb605758e"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gad18936febc391b50b6ba078eb605758e">CSR_CCM_UDATA</a></div><div class="ttdeci">#define CSR_CCM_UDATA</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00655">riscv_encoding.h:655</a></div></div>
<div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9a6db5a7fe3ab43a382df111a8c5556ec0"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a6db5a7fe3ab43a382df111a8c5556ec0">CCM_IC_LOCK</a></div><div class="ttdoc">Lock the specific I-Cache line specified by CSR CCM_XBEGINADDR. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00086">core_feature_cache.h:86</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga1221f6556c800e2172c0cab109a4a31f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1221f6556c800e2172c0cab109a4a31f">&#9670;&nbsp;</a></span>UUnlockICacheLine()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void UUnlockICacheLine </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Unlock one I-Cache line specified by address in U-Mode. </p>
<p>This function unlock one I-Cache line specified by the address. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9ae7956f03b5ca54a55faee30269cf9b53">CCM_IC_UNLOCK</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S/U-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be unlocked </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00571">571</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00495">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00087">CCM_IC_UNLOCK</a>, <a class="el" href="riscv__encoding_8h_source.html#l00653">CSR_CCM_UBEGINADDR</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00654">CSR_CCM_UCOMMAND</a>.</p>
<div class="fragment"><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;{</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gaca251c4a3f81dd257831ac6407088e52">CSR_CCM_UBEGINADDR</a>, addr);</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9ae7956f03b5ca54a55faee30269cf9b53">CCM_IC_UNLOCK</a>);</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_gaca251c4a3f81dd257831ac6407088e52"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gaca251c4a3f81dd257831ac6407088e52">CSR_CCM_UBEGINADDR</a></div><div class="ttdeci">#define CSR_CCM_UBEGINADDR</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00653">riscv_encoding.h:653</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00495">core_feature_base.h:495</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga53c64245d173eed1d1622cfac509ff60"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_UCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00654">riscv_encoding.h:654</a></div></div>
<div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9ae7956f03b5ca54a55faee30269cf9b53"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9ae7956f03b5ca54a55faee30269cf9b53">CCM_IC_UNLOCK</a></div><div class="ttdoc">Unlock the specific I-Cache line specified by CSR CCM_XBEGINADDR. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00087">core_feature_cache.h:87</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga48a1fc27f21f185f1e2bf52bf09a83a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48a1fc27f21f185f1e2bf52bf09a83a4">&#9670;&nbsp;</a></span>UUnlockICacheLines()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void UUnlockICacheLines </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>cnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Unlock several I-Cache lines specified by address in U-Mode. </p>
<p>This function unlock several I-Cache lines specified by the address and line count. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9ae7956f03b5ca54a55faee30269cf9b53">CCM_IC_UNLOCK</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S/U-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be unlocked </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cnt</td><td>count of cache lines to be unlocked </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00588">588</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00495">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00087">CCM_IC_UNLOCK</a>, <a class="el" href="riscv__encoding_8h_source.html#l00653">CSR_CCM_UBEGINADDR</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00654">CSR_CCM_UCOMMAND</a>.</p>
<div class="fragment"><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;{</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;    <span class="keywordflow">if</span> (cnt &gt; 0) {</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> i;</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;        <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gaca251c4a3f81dd257831ac6407088e52">CSR_CCM_UBEGINADDR</a>, addr);</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;        <span class="keywordflow">for</span> (i = 0; i &lt; cnt; i++) {</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;            <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9ae7956f03b5ca54a55faee30269cf9b53">CCM_IC_UNLOCK</a>);</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;        }</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;    }</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_gaca251c4a3f81dd257831ac6407088e52"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gaca251c4a3f81dd257831ac6407088e52">CSR_CCM_UBEGINADDR</a></div><div class="ttdeci">#define CSR_CCM_UBEGINADDR</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00653">riscv_encoding.h:653</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00495">core_feature_base.h:495</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga53c64245d173eed1d1622cfac509ff60"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_UCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00654">riscv_encoding.h:654</a></div></div>
<div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9ae7956f03b5ca54a55faee30269cf9b53"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9ae7956f03b5ca54a55faee30269cf9b53">CCM_IC_UNLOCK</a></div><div class="ttdoc">Unlock the specific I-Cache line specified by CSR CCM_XBEGINADDR. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00087">core_feature_cache.h:87</a></div></div>
</div><!-- fragment -->
</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 9 2021 11:01:23 for NMSIS-Core by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
