This prac implements a simple digital clock on an FPGA.

Only the source files are included. The constraints file for the Nexys A7 and the testbenches are not included.
