Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Thu Jun 06 18:01:47 2019
| Host         : CORSAIRONE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file async_245_fifo_timing_summary_routed.rpt -rpx async_245_fifo_timing_summary_routed.rpx
| Design       : async_245_fifo
| Device       : 7a15t-ftg256
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.657        0.000                      0                 1108        0.048        0.000                      0                 1108        4.500        0.000                       0                   414  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
i_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk               4.177        0.000                      0                  701        0.048        0.000                      0                  701        4.500        0.000                       0                   414  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  i_clk              i_clk                    3.657        0.000                      0                  407        0.211        0.000                      0                  407  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk
  To Clock:  i_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.177ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.177ns  (required time - arrival time)
  Source:                 IIC_NUM_09/U1/C1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_09/U1/i_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.453ns  (logic 1.244ns (22.814%)  route 4.209ns (77.186%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.571     5.155    IIC_NUM_09/U1/i_clk_IBUF_BUFG
    SLICE_X50Y46         FDCE                                         r  IIC_NUM_09/U1/C1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.518     5.673 f  IIC_NUM_09/U1/C1_reg[4]/Q
                         net (fo=20, routed)          1.546     7.219    IIC_NUM_09/U1/C1_reg_n_0_[4]
    SLICE_X53Y48         LUT2 (Prop_lut2_I0_O)        0.152     7.371 f  IIC_NUM_09/U1/rSCL_i_18__3/O
                         net (fo=5, routed)           0.709     8.080    IIC_NUM_09/U1/rSCL_i_18__3_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I3_O)        0.326     8.406 r  IIC_NUM_09/U1/i[4]_i_8__3/O
                         net (fo=2, routed)           0.626     9.032    IIC_NUM_09/U1/i[4]_i_8__3_n_0
    SLICE_X50Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.156 r  IIC_NUM_09/U1/i[4]_i_5__3/O
                         net (fo=1, routed)           0.619     9.775    IIC_NUM_09/U1/i[4]_i_5__3_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I2_O)        0.124     9.899 r  IIC_NUM_09/U1/i[4]_i_1__3/O
                         net (fo=5, routed)           0.709    10.608    IIC_NUM_09/U1/i[4]_i_1__3_n_0
    SLICE_X49Y51         FDCE                                         r  IIC_NUM_09/U1/i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.442    14.846    IIC_NUM_09/U1/i_clk_IBUF_BUFG
    SLICE_X49Y51         FDCE                                         r  IIC_NUM_09/U1/i_reg[1]/C
                         clock pessimism              0.179    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X49Y51         FDCE (Setup_fdce_C_CE)      -0.205    14.785    IIC_NUM_09/U1/i_reg[1]
  -------------------------------------------------------------------
                         required time                         14.785    
                         arrival time                         -10.608    
  -------------------------------------------------------------------
                         slack                                  4.177    

Slack (MET) :             4.182ns  (required time - arrival time)
  Source:                 IIC_NUM_08/U1/C1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_08/U1/i_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.474ns  (logic 1.480ns (27.037%)  route 3.994ns (72.963%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.635     5.219    IIC_NUM_08/U1/i_clk_IBUF_BUFG
    SLICE_X60Y40         FDCE                                         r  IIC_NUM_08/U1/C1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y40         FDCE (Prop_fdce_C_Q)         0.518     5.737 f  IIC_NUM_08/U1/C1_reg[7]/Q
                         net (fo=13, routed)          1.335     7.072    IIC_NUM_08/U1/p_0_in[2]
    SLICE_X61Y42         LUT4 (Prop_lut4_I3_O)        0.152     7.224 f  IIC_NUM_08/U1/C1[2]_i_7__2/O
                         net (fo=12, routed)          0.728     7.952    IIC_NUM_08/U1/C1[2]_i_7__2_n_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I0_O)        0.326     8.278 r  IIC_NUM_08/U1/i[4]_i_13__2/O
                         net (fo=2, routed)           0.657     8.935    IIC_NUM_08/U1/i[4]_i_13__2_n_0
    SLICE_X58Y43         LUT4 (Prop_lut4_I0_O)        0.152     9.087 r  IIC_NUM_08/U1/i[4]_i_4__2/O
                         net (fo=1, routed)           0.651     9.738    IIC_NUM_08/U1/i[4]_i_4__2_n_0
    SLICE_X58Y42         LUT6 (Prop_lut6_I1_O)        0.332    10.070 r  IIC_NUM_08/U1/i[4]_i_1__2/O
                         net (fo=5, routed)           0.623    10.693    IIC_NUM_08/U1/i[4]_i_1__2_n_0
    SLICE_X55Y42         FDCE                                         r  IIC_NUM_08/U1/i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.451    14.856    IIC_NUM_08/U1/i_clk_IBUF_BUFG
    SLICE_X55Y42         FDCE                                         r  IIC_NUM_08/U1/i_reg[2]/C
                         clock pessimism              0.259    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X55Y42         FDCE (Setup_fdce_C_CE)      -0.205    14.875    IIC_NUM_08/U1/i_reg[2]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -10.693    
  -------------------------------------------------------------------
                         slack                                  4.182    

Slack (MET) :             4.204ns  (required time - arrival time)
  Source:                 IIC_NUM_08/U1/C1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_08/U1/i_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.453ns  (logic 1.480ns (27.141%)  route 3.973ns (72.859%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.635     5.219    IIC_NUM_08/U1/i_clk_IBUF_BUFG
    SLICE_X60Y40         FDCE                                         r  IIC_NUM_08/U1/C1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y40         FDCE (Prop_fdce_C_Q)         0.518     5.737 f  IIC_NUM_08/U1/C1_reg[7]/Q
                         net (fo=13, routed)          1.335     7.072    IIC_NUM_08/U1/p_0_in[2]
    SLICE_X61Y42         LUT4 (Prop_lut4_I3_O)        0.152     7.224 f  IIC_NUM_08/U1/C1[2]_i_7__2/O
                         net (fo=12, routed)          0.728     7.952    IIC_NUM_08/U1/C1[2]_i_7__2_n_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I0_O)        0.326     8.278 r  IIC_NUM_08/U1/i[4]_i_13__2/O
                         net (fo=2, routed)           0.657     8.935    IIC_NUM_08/U1/i[4]_i_13__2_n_0
    SLICE_X58Y43         LUT4 (Prop_lut4_I0_O)        0.152     9.087 r  IIC_NUM_08/U1/i[4]_i_4__2/O
                         net (fo=1, routed)           0.651     9.738    IIC_NUM_08/U1/i[4]_i_4__2_n_0
    SLICE_X58Y42         LUT6 (Prop_lut6_I1_O)        0.332    10.070 r  IIC_NUM_08/U1/i[4]_i_1__2/O
                         net (fo=5, routed)           0.602    10.672    IIC_NUM_08/U1/i[4]_i_1__2_n_0
    SLICE_X57Y41         FDCE                                         r  IIC_NUM_08/U1/i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.452    14.857    IIC_NUM_08/U1/i_clk_IBUF_BUFG
    SLICE_X57Y41         FDCE                                         r  IIC_NUM_08/U1/i_reg[3]/C
                         clock pessimism              0.259    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X57Y41         FDCE (Setup_fdce_C_CE)      -0.205    14.876    IIC_NUM_08/U1/i_reg[3]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                         -10.672    
  -------------------------------------------------------------------
                         slack                                  4.204    

Slack (MET) :             4.214ns  (required time - arrival time)
  Source:                 IIC_NUM_08/U1/C1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_08/U1/i_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.442ns  (logic 1.480ns (27.193%)  route 3.962ns (72.807%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.635     5.219    IIC_NUM_08/U1/i_clk_IBUF_BUFG
    SLICE_X60Y40         FDCE                                         r  IIC_NUM_08/U1/C1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y40         FDCE (Prop_fdce_C_Q)         0.518     5.737 f  IIC_NUM_08/U1/C1_reg[7]/Q
                         net (fo=13, routed)          1.335     7.072    IIC_NUM_08/U1/p_0_in[2]
    SLICE_X61Y42         LUT4 (Prop_lut4_I3_O)        0.152     7.224 f  IIC_NUM_08/U1/C1[2]_i_7__2/O
                         net (fo=12, routed)          0.728     7.952    IIC_NUM_08/U1/C1[2]_i_7__2_n_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I0_O)        0.326     8.278 r  IIC_NUM_08/U1/i[4]_i_13__2/O
                         net (fo=2, routed)           0.657     8.935    IIC_NUM_08/U1/i[4]_i_13__2_n_0
    SLICE_X58Y43         LUT4 (Prop_lut4_I0_O)        0.152     9.087 r  IIC_NUM_08/U1/i[4]_i_4__2/O
                         net (fo=1, routed)           0.651     9.738    IIC_NUM_08/U1/i[4]_i_4__2_n_0
    SLICE_X58Y42         LUT6 (Prop_lut6_I1_O)        0.332    10.070 r  IIC_NUM_08/U1/i[4]_i_1__2/O
                         net (fo=5, routed)           0.592    10.662    IIC_NUM_08/U1/i[4]_i_1__2_n_0
    SLICE_X57Y42         FDCE                                         r  IIC_NUM_08/U1/i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.452    14.857    IIC_NUM_08/U1/i_clk_IBUF_BUFG
    SLICE_X57Y42         FDCE                                         r  IIC_NUM_08/U1/i_reg[0]/C
                         clock pessimism              0.259    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X57Y42         FDCE (Setup_fdce_C_CE)      -0.205    14.876    IIC_NUM_08/U1/i_reg[0]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                         -10.662    
  -------------------------------------------------------------------
                         slack                                  4.214    

Slack (MET) :             4.216ns  (required time - arrival time)
  Source:                 IIC_NUM_08/U1/C1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_08/U1/i_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.476ns  (logic 1.480ns (27.026%)  route 3.996ns (72.974%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.635     5.219    IIC_NUM_08/U1/i_clk_IBUF_BUFG
    SLICE_X60Y40         FDCE                                         r  IIC_NUM_08/U1/C1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y40         FDCE (Prop_fdce_C_Q)         0.518     5.737 f  IIC_NUM_08/U1/C1_reg[7]/Q
                         net (fo=13, routed)          1.335     7.072    IIC_NUM_08/U1/p_0_in[2]
    SLICE_X61Y42         LUT4 (Prop_lut4_I3_O)        0.152     7.224 f  IIC_NUM_08/U1/C1[2]_i_7__2/O
                         net (fo=12, routed)          0.728     7.952    IIC_NUM_08/U1/C1[2]_i_7__2_n_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I0_O)        0.326     8.278 r  IIC_NUM_08/U1/i[4]_i_13__2/O
                         net (fo=2, routed)           0.657     8.935    IIC_NUM_08/U1/i[4]_i_13__2_n_0
    SLICE_X58Y43         LUT4 (Prop_lut4_I0_O)        0.152     9.087 r  IIC_NUM_08/U1/i[4]_i_4__2/O
                         net (fo=1, routed)           0.651     9.738    IIC_NUM_08/U1/i[4]_i_4__2_n_0
    SLICE_X58Y42         LUT6 (Prop_lut6_I1_O)        0.332    10.070 r  IIC_NUM_08/U1/i[4]_i_1__2/O
                         net (fo=5, routed)           0.625    10.696    IIC_NUM_08/U1/i[4]_i_1__2_n_0
    SLICE_X54Y43         FDCE                                         r  IIC_NUM_08/U1/i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.452    14.857    IIC_NUM_08/U1/i_clk_IBUF_BUFG
    SLICE_X54Y43         FDCE                                         r  IIC_NUM_08/U1/i_reg[4]/C
                         clock pessimism              0.259    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X54Y43         FDCE (Setup_fdce_C_CE)      -0.169    14.912    IIC_NUM_08/U1/i_reg[4]
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                         -10.696    
  -------------------------------------------------------------------
                         slack                                  4.216    

Slack (MET) :             4.227ns  (required time - arrival time)
  Source:                 IIC_NUM_08/U1/C1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_08/U1/i_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 1.480ns (27.075%)  route 3.986ns (72.925%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.635     5.219    IIC_NUM_08/U1/i_clk_IBUF_BUFG
    SLICE_X60Y40         FDCE                                         r  IIC_NUM_08/U1/C1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y40         FDCE (Prop_fdce_C_Q)         0.518     5.737 f  IIC_NUM_08/U1/C1_reg[7]/Q
                         net (fo=13, routed)          1.335     7.072    IIC_NUM_08/U1/p_0_in[2]
    SLICE_X61Y42         LUT4 (Prop_lut4_I3_O)        0.152     7.224 f  IIC_NUM_08/U1/C1[2]_i_7__2/O
                         net (fo=12, routed)          0.728     7.952    IIC_NUM_08/U1/C1[2]_i_7__2_n_0
    SLICE_X60Y42         LUT6 (Prop_lut6_I0_O)        0.326     8.278 r  IIC_NUM_08/U1/i[4]_i_13__2/O
                         net (fo=2, routed)           0.657     8.935    IIC_NUM_08/U1/i[4]_i_13__2_n_0
    SLICE_X58Y43         LUT4 (Prop_lut4_I0_O)        0.152     9.087 r  IIC_NUM_08/U1/i[4]_i_4__2/O
                         net (fo=1, routed)           0.651     9.738    IIC_NUM_08/U1/i[4]_i_4__2_n_0
    SLICE_X58Y42         LUT6 (Prop_lut6_I1_O)        0.332    10.070 r  IIC_NUM_08/U1/i[4]_i_1__2/O
                         net (fo=5, routed)           0.615    10.686    IIC_NUM_08/U1/i[4]_i_1__2_n_0
    SLICE_X56Y43         FDCE                                         r  IIC_NUM_08/U1/i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.453    14.858    IIC_NUM_08/U1/i_clk_IBUF_BUFG
    SLICE_X56Y43         FDCE                                         r  IIC_NUM_08/U1/i_reg[1]/C
                         clock pessimism              0.259    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X56Y43         FDCE (Setup_fdce_C_CE)      -0.169    14.913    IIC_NUM_08/U1/i_reg[1]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                         -10.686    
  -------------------------------------------------------------------
                         slack                                  4.227    

Slack (MET) :             4.358ns  (required time - arrival time)
  Source:                 IIC_NUM_09/U1/C1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_09/U1/i_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.272ns  (logic 1.244ns (23.598%)  route 4.028ns (76.402%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.571     5.155    IIC_NUM_09/U1/i_clk_IBUF_BUFG
    SLICE_X50Y46         FDCE                                         r  IIC_NUM_09/U1/C1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.518     5.673 f  IIC_NUM_09/U1/C1_reg[4]/Q
                         net (fo=20, routed)          1.546     7.219    IIC_NUM_09/U1/C1_reg_n_0_[4]
    SLICE_X53Y48         LUT2 (Prop_lut2_I0_O)        0.152     7.371 f  IIC_NUM_09/U1/rSCL_i_18__3/O
                         net (fo=5, routed)           0.709     8.080    IIC_NUM_09/U1/rSCL_i_18__3_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I3_O)        0.326     8.406 r  IIC_NUM_09/U1/i[4]_i_8__3/O
                         net (fo=2, routed)           0.626     9.032    IIC_NUM_09/U1/i[4]_i_8__3_n_0
    SLICE_X50Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.156 r  IIC_NUM_09/U1/i[4]_i_5__3/O
                         net (fo=1, routed)           0.619     9.775    IIC_NUM_09/U1/i[4]_i_5__3_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I2_O)        0.124     9.899 r  IIC_NUM_09/U1/i[4]_i_1__3/O
                         net (fo=5, routed)           0.528    10.427    IIC_NUM_09/U1/i[4]_i_1__3_n_0
    SLICE_X48Y52         FDCE                                         r  IIC_NUM_09/U1/i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.442    14.846    IIC_NUM_09/U1/i_clk_IBUF_BUFG
    SLICE_X48Y52         FDCE                                         r  IIC_NUM_09/U1/i_reg[2]/C
                         clock pessimism              0.179    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X48Y52         FDCE (Setup_fdce_C_CE)      -0.205    14.785    IIC_NUM_09/U1/i_reg[2]
  -------------------------------------------------------------------
                         required time                         14.785    
                         arrival time                         -10.427    
  -------------------------------------------------------------------
                         slack                                  4.358    

Slack (MET) :             4.366ns  (required time - arrival time)
  Source:                 IIC_NUM_09/U1/C1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_09/U1/i_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.264ns  (logic 1.244ns (23.634%)  route 4.020ns (76.366%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.571     5.155    IIC_NUM_09/U1/i_clk_IBUF_BUFG
    SLICE_X50Y46         FDCE                                         r  IIC_NUM_09/U1/C1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.518     5.673 f  IIC_NUM_09/U1/C1_reg[4]/Q
                         net (fo=20, routed)          1.546     7.219    IIC_NUM_09/U1/C1_reg_n_0_[4]
    SLICE_X53Y48         LUT2 (Prop_lut2_I0_O)        0.152     7.371 f  IIC_NUM_09/U1/rSCL_i_18__3/O
                         net (fo=5, routed)           0.709     8.080    IIC_NUM_09/U1/rSCL_i_18__3_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I3_O)        0.326     8.406 r  IIC_NUM_09/U1/i[4]_i_8__3/O
                         net (fo=2, routed)           0.626     9.032    IIC_NUM_09/U1/i[4]_i_8__3_n_0
    SLICE_X50Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.156 r  IIC_NUM_09/U1/i[4]_i_5__3/O
                         net (fo=1, routed)           0.619     9.775    IIC_NUM_09/U1/i[4]_i_5__3_n_0
    SLICE_X51Y49         LUT6 (Prop_lut6_I2_O)        0.124     9.899 r  IIC_NUM_09/U1/i[4]_i_1__3/O
                         net (fo=5, routed)           0.520    10.419    IIC_NUM_09/U1/i[4]_i_1__3_n_0
    SLICE_X48Y51         FDCE                                         r  IIC_NUM_09/U1/i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.442    14.846    IIC_NUM_09/U1/i_clk_IBUF_BUFG
    SLICE_X48Y51         FDCE                                         r  IIC_NUM_09/U1/i_reg[0]/C
                         clock pessimism              0.179    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X48Y51         FDCE (Setup_fdce_C_CE)      -0.205    14.785    IIC_NUM_09/U1/i_reg[0]
  -------------------------------------------------------------------
                         required time                         14.785    
                         arrival time                         -10.419    
  -------------------------------------------------------------------
                         slack                                  4.366    

Slack (MET) :             4.420ns  (required time - arrival time)
  Source:                 IIC_NUM_07/U1/C1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_07/U1/rSCL_reg/CE
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.314ns  (logic 1.217ns (22.900%)  route 4.097ns (77.100%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.639     5.223    IIC_NUM_07/U1/i_clk_IBUF_BUFG
    SLICE_X64Y47         FDCE                                         r  IIC_NUM_07/U1/C1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDCE (Prop_fdce_C_Q)         0.518     5.741 f  IIC_NUM_07/U1/C1_reg[9]/Q
                         net (fo=10, routed)          1.298     7.039    IIC_NUM_07/U1/p_0_in[0]
    SLICE_X60Y47         LUT6 (Prop_lut6_I1_O)        0.124     7.163 r  IIC_NUM_07/U1/rSCL_i_20__1/O
                         net (fo=5, routed)           0.599     7.763    IIC_NUM_07/U1/rSCL_i_20__1_n_0
    SLICE_X62Y48         LUT5 (Prop_lut5_I0_O)        0.119     7.882 r  IIC_NUM_07/U1/rSCL_i_17__1/O
                         net (fo=4, routed)           1.008     8.890    IIC_NUM_07/U1/rSCL_i_17__1_n_0
    SLICE_X62Y50         LUT6 (Prop_lut6_I2_O)        0.332     9.222 r  IIC_NUM_07/U1/rSCL_i_8__1/O
                         net (fo=1, routed)           0.721     9.942    IIC_NUM_07/U1/rSCL_i_8__1_n_0
    SLICE_X62Y49         LUT6 (Prop_lut6_I5_O)        0.124    10.066 r  IIC_NUM_07/U1/rSCL_i_1__1/O
                         net (fo=1, routed)           0.471    10.538    IIC_NUM_07/U1/rSCL_i_1__1_n_0
    SLICE_X63Y48         FDPE                                         r  IIC_NUM_07/U1/rSCL_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.520    14.925    IIC_NUM_07/U1/i_clk_IBUF_BUFG
    SLICE_X63Y48         FDPE                                         r  IIC_NUM_07/U1/rSCL_reg/C
                         clock pessimism              0.273    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X63Y48         FDPE (Setup_fdpe_C_CE)      -0.205    14.958    IIC_NUM_07/U1/rSCL_reg
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                         -10.538    
  -------------------------------------------------------------------
                         slack                                  4.420    

Slack (MET) :             4.422ns  (required time - arrival time)
  Source:                 IIC_NUM_07/U1/C1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_07/U1/i_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.244ns  (logic 1.480ns (28.222%)  route 3.764ns (71.778%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.639     5.223    IIC_NUM_07/U1/i_clk_IBUF_BUFG
    SLICE_X64Y47         FDCE                                         r  IIC_NUM_07/U1/C1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDCE (Prop_fdce_C_Q)         0.518     5.741 f  IIC_NUM_07/U1/C1_reg[9]/Q
                         net (fo=10, routed)          1.168     6.910    IIC_NUM_07/U1/p_0_in[0]
    SLICE_X63Y48         LUT4 (Prop_lut4_I2_O)        0.152     7.062 f  IIC_NUM_07/U1/C1[2]_i_7__1/O
                         net (fo=12, routed)          0.838     7.899    IIC_NUM_07/U1/C1[2]_i_7__1_n_0
    SLICE_X59Y47         LUT6 (Prop_lut6_I0_O)        0.326     8.225 r  IIC_NUM_07/U1/i[4]_i_13__1/O
                         net (fo=2, routed)           0.783     9.008    IIC_NUM_07/U1/i[4]_i_13__1_n_0
    SLICE_X61Y49         LUT4 (Prop_lut4_I0_O)        0.152     9.160 r  IIC_NUM_07/U1/i[4]_i_4__1/O
                         net (fo=1, routed)           0.267     9.427    IIC_NUM_07/U1/i[4]_i_4__1_n_0
    SLICE_X61Y49         LUT6 (Prop_lut6_I1_O)        0.332     9.759 r  IIC_NUM_07/U1/i[4]_i_1__1/O
                         net (fo=5, routed)           0.709    10.468    IIC_NUM_07/U1/i[4]_i_1__1_n_0
    SLICE_X64Y50         FDCE                                         r  IIC_NUM_07/U1/i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.510    14.914    IIC_NUM_07/U1/i_clk_IBUF_BUFG
    SLICE_X64Y50         FDCE                                         r  IIC_NUM_07/U1/i_reg[3]/C
                         clock pessimism              0.179    15.094    
                         clock uncertainty           -0.035    15.058    
    SLICE_X64Y50         FDCE (Setup_fdce_C_CE)      -0.169    14.889    IIC_NUM_07/U1/i_reg[3]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                         -10.468    
  -------------------------------------------------------------------
                         slack                                  4.422    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 IIC_NUM_08/r_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line114/usb_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.602%)  route 0.196ns (48.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.569     1.513    IIC_NUM_08/i_clk_IBUF_BUFG
    SLICE_X56Y48         FDCE                                         r  IIC_NUM_08/r_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDCE (Prop_fdce_C_Q)         0.164     1.677 r  IIC_NUM_08/r_data_reg[2]/Q
                         net (fo=1, routed)           0.196     1.873    nolabel_line114/iic_data_bus[10]
    SLICE_X55Y54         LUT6 (Prop_lut6_I2_O)        0.045     1.918 r  nolabel_line114/usb_data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.918    nolabel_line114/usb_data[2]_i_1_n_0
    SLICE_X55Y54         FDCE                                         r  nolabel_line114/usb_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.834     2.024    nolabel_line114/i_clk_IBUF_BUFG
    SLICE_X55Y54         FDCE                                         r  nolabel_line114/usb_data_reg[2]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X55Y54         FDCE (Hold_fdce_C_D)         0.091     1.870    nolabel_line114/usb_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 IIC_NUM_08/r_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line114/usb_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.209ns (48.436%)  route 0.222ns (51.564%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.569     1.513    IIC_NUM_08/i_clk_IBUF_BUFG
    SLICE_X56Y48         FDCE                                         r  IIC_NUM_08/r_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDCE (Prop_fdce_C_Q)         0.164     1.677 r  IIC_NUM_08/r_data_reg[1]/Q
                         net (fo=1, routed)           0.222     1.899    nolabel_line114/iic_data_bus[9]
    SLICE_X57Y53         LUT6 (Prop_lut6_I2_O)        0.045     1.944 r  nolabel_line114/usb_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.944    nolabel_line114/usb_data[1]_i_1_n_0
    SLICE_X57Y53         FDCE                                         r  nolabel_line114/usb_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.834     2.024    nolabel_line114/i_clk_IBUF_BUFG
    SLICE_X57Y53         FDCE                                         r  nolabel_line114/usb_data_reg[1]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X57Y53         FDCE (Hold_fdce_C_D)         0.091     1.870    nolabel_line114/usb_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_09/U1/isQ_reg/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.402%)  route 0.253ns (57.598%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.567     1.511    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X48Y47         FDPE                                         r  SYS_RST/o_rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDPE (Prop_fdpe_C_Q)         0.141     1.652 r  SYS_RST/o_rst_reg_rep/Q
                         net (fo=101, routed)         0.253     1.904    IIC_NUM_09/o_rst_reg_rep
    SLICE_X51Y50         LUT4 (Prop_lut4_I1_O)        0.045     1.949 r  IIC_NUM_09/isQ_i_2/O
                         net (fo=1, routed)           0.000     1.949    IIC_NUM_09/U1/o_rst_reg_rep_0
    SLICE_X51Y50         FDCE                                         r  IIC_NUM_09/U1/isQ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.835     2.025    IIC_NUM_09/U1/i_clk_IBUF_BUFG
    SLICE_X51Y50         FDCE                                         r  IIC_NUM_09/U1/isQ_reg/C
                         clock pessimism             -0.246     1.780    
    SLICE_X51Y50         FDCE (Hold_fdce_C_D)         0.092     1.872    IIC_NUM_09/U1/isQ_reg
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 IIC_NUM_08/r_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line114/usb_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.211%)  route 0.255ns (57.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.567     1.511    IIC_NUM_08/i_clk_IBUF_BUFG
    SLICE_X55Y48         FDCE                                         r  IIC_NUM_08/r_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48         FDCE (Prop_fdce_C_Q)         0.141     1.652 r  IIC_NUM_08/r_data_reg[0]/Q
                         net (fo=1, routed)           0.255     1.906    nolabel_line114/iic_data_bus[8]
    SLICE_X55Y54         LUT6 (Prop_lut6_I2_O)        0.045     1.951 r  nolabel_line114/usb_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.951    nolabel_line114/usb_data[0]_i_1_n_0
    SLICE_X55Y54         FDCE                                         r  nolabel_line114/usb_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.834     2.024    nolabel_line114/i_clk_IBUF_BUFG
    SLICE_X55Y54         FDCE                                         r  nolabel_line114/usb_data_reg[0]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X55Y54         FDCE (Hold_fdce_C_D)         0.092     1.871    nolabel_line114/usb_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 IIC_NUM_09/w_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_09/U1/D_NOT_OUT1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.209ns (41.636%)  route 0.293ns (58.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.565     1.509    IIC_NUM_09/i_clk_IBUF_BUFG
    SLICE_X54Y50         FDCE                                         r  IIC_NUM_09/w_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDCE (Prop_fdce_C_Q)         0.164     1.673 r  IIC_NUM_09/w_data_reg[0]/Q
                         net (fo=7, routed)           0.293     1.966    IIC_NUM_09/U1/w_data_reg[0]
    SLICE_X54Y49         LUT6 (Prop_lut6_I2_O)        0.045     2.011 r  IIC_NUM_09/U1/D_NOT_OUT1[3]_i_1__3/O
                         net (fo=1, routed)           0.000     2.011    IIC_NUM_09/U1/D_NOT_OUT1[3]_i_1__3_n_0
    SLICE_X54Y49         FDCE                                         r  IIC_NUM_09/U1/D_NOT_OUT1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.838     2.028    IIC_NUM_09/U1/i_clk_IBUF_BUFG
    SLICE_X54Y49         FDCE                                         r  IIC_NUM_09/U1/D_NOT_OUT1_reg[3]/C
                         clock pessimism             -0.246     1.782    
    SLICE_X54Y49         FDCE (Hold_fdce_C_D)         0.120     1.902    IIC_NUM_09/U1/D_NOT_OUT1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 IIC_NUM_07/U1/D1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_07/r_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.190ns (65.470%)  route 0.100ns (34.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.593     1.537    IIC_NUM_07/U1/i_clk_IBUF_BUFG
    SLICE_X61Y52         FDCE                                         r  IIC_NUM_07/U1/D1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDCE (Prop_fdce_C_Q)         0.141     1.678 r  IIC_NUM_07/U1/D1_reg[4]/Q
                         net (fo=2, routed)           0.100     1.778    IIC_NUM_07/U1/r_data_wire[4]
    SLICE_X60Y52         LUT4 (Prop_lut4_I3_O)        0.049     1.827 r  IIC_NUM_07/U1/r_data[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.827    IIC_NUM_07/U1_n_12
    SLICE_X60Y52         FDCE                                         r  IIC_NUM_07/r_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.863     2.052    IIC_NUM_07/i_clk_IBUF_BUFG
    SLICE_X60Y52         FDCE                                         r  IIC_NUM_07/r_data_reg[4]/C
                         clock pessimism             -0.503     1.550    
    SLICE_X60Y52         FDCE (Hold_fdce_C_D)         0.131     1.681    IIC_NUM_07/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 IIC_NUM_07/U1/D1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_07/r_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.593     1.537    IIC_NUM_07/U1/i_clk_IBUF_BUFG
    SLICE_X61Y52         FDCE                                         r  IIC_NUM_07/U1/D1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDCE (Prop_fdce_C_Q)         0.141     1.678 r  IIC_NUM_07/U1/D1_reg[0]/Q
                         net (fo=2, routed)           0.098     1.776    IIC_NUM_07/U1/r_data_wire[0]
    SLICE_X60Y52         LUT4 (Prop_lut4_I3_O)        0.045     1.821 r  IIC_NUM_07/U1/r_data[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.821    IIC_NUM_07/U1_n_16
    SLICE_X60Y52         FDCE                                         r  IIC_NUM_07/r_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.863     2.052    IIC_NUM_07/i_clk_IBUF_BUFG
    SLICE_X60Y52         FDCE                                         r  IIC_NUM_07/r_data_reg[0]/C
                         clock pessimism             -0.503     1.550    
    SLICE_X60Y52         FDCE (Hold_fdce_C_D)         0.120     1.670    IIC_NUM_07/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 IIC_NUM_07/U1/D1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_07/r_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.189ns (53.641%)  route 0.163ns (46.359%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.594     1.538    IIC_NUM_07/U1/i_clk_IBUF_BUFG
    SLICE_X62Y52         FDCE                                         r  IIC_NUM_07/U1/D1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  IIC_NUM_07/U1/D1_reg[6]/Q
                         net (fo=2, routed)           0.163     1.842    IIC_NUM_07/U1/r_data_wire[6]
    SLICE_X60Y52         LUT4 (Prop_lut4_I3_O)        0.048     1.890 r  IIC_NUM_07/U1/r_data[6]_i_1__1/O
                         net (fo=1, routed)           0.000     1.890    IIC_NUM_07/U1_n_10
    SLICE_X60Y52         FDCE                                         r  IIC_NUM_07/r_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.863     2.052    IIC_NUM_07/i_clk_IBUF_BUFG
    SLICE_X60Y52         FDCE                                         r  IIC_NUM_07/r_data_reg[6]/C
                         clock pessimism             -0.480     1.573    
    SLICE_X60Y52         FDCE (Hold_fdce_C_D)         0.131     1.704    IIC_NUM_07/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 IIC_NUM_09/U1/D1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_09/r_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.215ns (69.758%)  route 0.093ns (30.242%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.564     1.508    IIC_NUM_09/U1/i_clk_IBUF_BUFG
    SLICE_X54Y53         FDCE                                         r  IIC_NUM_09/U1/D1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y53         FDCE (Prop_fdce_C_Q)         0.164     1.672 r  IIC_NUM_09/U1/D1_reg[6]/Q
                         net (fo=2, routed)           0.093     1.765    IIC_NUM_09/U1/r_data_wire[6]
    SLICE_X55Y53         LUT4 (Prop_lut4_I2_O)        0.051     1.816 r  IIC_NUM_09/U1/r_data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.816    IIC_NUM_09/U1_n_12
    SLICE_X55Y53         FDCE                                         r  IIC_NUM_09/r_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.834     2.024    IIC_NUM_09/i_clk_IBUF_BUFG
    SLICE_X55Y53         FDCE                                         r  IIC_NUM_09/r_data_reg[6]/C
                         clock pessimism             -0.504     1.521    
    SLICE_X55Y53         FDCE (Hold_fdce_C_D)         0.107     1.628    IIC_NUM_09/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 IIC_NUM_06/j_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_06/i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.592     1.536    IIC_NUM_06/i_clk_IBUF_BUFG
    SLICE_X61Y53         FDCE                                         r  IIC_NUM_06/j_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y53         FDCE (Prop_fdce_C_Q)         0.141     1.677 r  IIC_NUM_06/j_reg[3]/Q
                         net (fo=1, routed)           0.139     1.816    IIC_NUM_06/j_reg_n_0_[3]
    SLICE_X60Y53         LUT6 (Prop_lut6_I0_O)        0.045     1.861 r  IIC_NUM_06/i[3]_i_1__7/O
                         net (fo=1, routed)           0.000     1.861    IIC_NUM_06/i[3]_i_1__7_n_0
    SLICE_X60Y53         FDCE                                         r  IIC_NUM_06/i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.861     2.051    IIC_NUM_06/i_clk_IBUF_BUFG
    SLICE_X60Y53         FDCE                                         r  IIC_NUM_06/i_reg[3]/C
                         clock pessimism             -0.503     1.549    
    SLICE_X60Y53         FDCE (Hold_fdce_C_D)         0.121     1.670    IIC_NUM_06/i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y59   IIC_NUM_05/U1/Go_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y60   IIC_NUM_05/U1/Go_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y61   IIC_NUM_05/U1/Go_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X53Y60   IIC_NUM_05/U1/rSDA_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y53   IIC_NUM_06/i_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y55   IIC_NUM_06/i_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y54   IIC_NUM_06/isCall_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y54   IIC_NUM_06/isCall_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y53   IIC_NUM_06/isDone_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y53   IIC_NUM_06/i_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y55   IIC_NUM_06/i_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y54   IIC_NUM_06/j_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X61Y53   IIC_NUM_06/j_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y47   IIC_NUM_07/U1/C1_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y47   IIC_NUM_07/U1/C1_reg[9]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y53   IIC_NUM_07/r_data_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y53   IIC_NUM_07/r_data_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y44   IIC_NUM_08/U1/D_NOT_OUT1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y44   IIC_NUM_08/U1/D_NOT_OUT1_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y59   IIC_NUM_05/U1/Go_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y60   IIC_NUM_05/U1/Go_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y61   IIC_NUM_05/U1/Go_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X53Y60   IIC_NUM_05/U1/rSDA_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y53   IIC_NUM_06/i_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y55   IIC_NUM_06/i_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y54   IIC_NUM_06/isCall_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y54   IIC_NUM_06/isCall_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y53   IIC_NUM_06/isDone_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y54   IIC_NUM_06/j_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  i_clk
  To Clock:  i_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.657ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.657ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__1/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_08/U1/C1_reg[3]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.929ns  (logic 0.456ns (7.691%)  route 5.473ns (92.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.571     5.155    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X49Y47         FDPE                                         r  SYS_RST/o_rst_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.611 f  SYS_RST/o_rst_reg_rep__1/Q
                         net (fo=101, routed)         5.473    11.084    IIC_NUM_08/U1/o_rst_reg_rep__1[0]
    SLICE_X61Y41         FDCE                                         f  IIC_NUM_08/U1/C1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.517    14.922    IIC_NUM_08/U1/i_clk_IBUF_BUFG
    SLICE_X61Y41         FDCE                                         r  IIC_NUM_08/U1/C1_reg[3]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X61Y41         FDCE (Recov_fdce_C_CLR)     -0.405    14.741    IIC_NUM_08/U1/C1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                         -11.084    
  -------------------------------------------------------------------
                         slack                                  3.657    

Slack (MET) :             3.805ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__1/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_08/U1/C1_reg[2]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.781ns  (logic 0.456ns (7.888%)  route 5.325ns (92.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.571     5.155    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X49Y47         FDPE                                         r  SYS_RST/o_rst_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.611 f  SYS_RST/o_rst_reg_rep__1/Q
                         net (fo=101, routed)         5.325    10.936    IIC_NUM_08/U1/o_rst_reg_rep__1[0]
    SLICE_X59Y42         FDCE                                         f  IIC_NUM_08/U1/C1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.517    14.922    IIC_NUM_08/U1/i_clk_IBUF_BUFG
    SLICE_X59Y42         FDCE                                         r  IIC_NUM_08/U1/C1_reg[2]/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X59Y42         FDCE (Recov_fdce_C_CLR)     -0.405    14.741    IIC_NUM_08/U1/C1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                         -10.936    
  -------------------------------------------------------------------
                         slack                                  3.805    

Slack (MET) :             4.117ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__1/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_08/U1/i_reg[3]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 0.456ns (8.439%)  route 4.947ns (91.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.571     5.155    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X49Y47         FDPE                                         r  SYS_RST/o_rst_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.611 f  SYS_RST/o_rst_reg_rep__1/Q
                         net (fo=101, routed)         4.947    10.559    IIC_NUM_08/U1/o_rst_reg_rep__1[0]
    SLICE_X57Y41         FDCE                                         f  IIC_NUM_08/U1/i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.452    14.857    IIC_NUM_08/U1/i_clk_IBUF_BUFG
    SLICE_X57Y41         FDCE                                         r  IIC_NUM_08/U1/i_reg[3]/C
                         clock pessimism              0.259    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X57Y41         FDCE (Recov_fdce_C_CLR)     -0.405    14.676    IIC_NUM_08/U1/i_reg[3]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                         -10.559    
  -------------------------------------------------------------------
                         slack                                  4.117    

Slack (MET) :             4.210ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__1/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_08/U1/i_reg[0]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.311ns  (logic 0.456ns (8.586%)  route 4.855ns (91.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.571     5.155    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X49Y47         FDPE                                         r  SYS_RST/o_rst_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.611 f  SYS_RST/o_rst_reg_rep__1/Q
                         net (fo=101, routed)         4.855    10.466    IIC_NUM_08/U1/o_rst_reg_rep__1[0]
    SLICE_X57Y42         FDCE                                         f  IIC_NUM_08/U1/i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.452    14.857    IIC_NUM_08/U1/i_clk_IBUF_BUFG
    SLICE_X57Y42         FDCE                                         r  IIC_NUM_08/U1/i_reg[0]/C
                         clock pessimism              0.259    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X57Y42         FDCE (Recov_fdce_C_CLR)     -0.405    14.676    IIC_NUM_08/U1/i_reg[0]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                         -10.466    
  -------------------------------------------------------------------
                         slack                                  4.210    

Slack (MET) :             4.267ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__1/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_08/U1/i_reg[2]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 0.456ns (8.681%)  route 4.797ns (91.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.571     5.155    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X49Y47         FDPE                                         r  SYS_RST/o_rst_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.611 f  SYS_RST/o_rst_reg_rep__1/Q
                         net (fo=101, routed)         4.797    10.408    IIC_NUM_08/U1/o_rst_reg_rep__1[0]
    SLICE_X55Y42         FDCE                                         f  IIC_NUM_08/U1/i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.451    14.856    IIC_NUM_08/U1/i_clk_IBUF_BUFG
    SLICE_X55Y42         FDCE                                         r  IIC_NUM_08/U1/i_reg[2]/C
                         clock pessimism              0.259    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X55Y42         FDCE (Recov_fdce_C_CLR)     -0.405    14.675    IIC_NUM_08/U1/i_reg[2]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                         -10.408    
  -------------------------------------------------------------------
                         slack                                  4.267    

Slack (MET) :             4.296ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__1/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_08/U1/Go_reg[0]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.311ns  (logic 0.456ns (8.586%)  route 4.855ns (91.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.571     5.155    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X49Y47         FDPE                                         r  SYS_RST/o_rst_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.611 f  SYS_RST/o_rst_reg_rep__1/Q
                         net (fo=101, routed)         4.855    10.466    IIC_NUM_08/U1/o_rst_reg_rep__1[0]
    SLICE_X56Y42         FDCE                                         f  IIC_NUM_08/U1/Go_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.452    14.857    IIC_NUM_08/U1/i_clk_IBUF_BUFG
    SLICE_X56Y42         FDCE                                         r  IIC_NUM_08/U1/Go_reg[0]/C
                         clock pessimism              0.259    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X56Y42         FDCE (Recov_fdce_C_CLR)     -0.319    14.762    IIC_NUM_08/U1/Go_reg[0]
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                         -10.466    
  -------------------------------------------------------------------
                         slack                                  4.296    

Slack (MET) :             4.296ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__1/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_08/U1/Go_reg[2]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.311ns  (logic 0.456ns (8.586%)  route 4.855ns (91.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.571     5.155    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X49Y47         FDPE                                         r  SYS_RST/o_rst_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.611 f  SYS_RST/o_rst_reg_rep__1/Q
                         net (fo=101, routed)         4.855    10.466    IIC_NUM_08/U1/o_rst_reg_rep__1[0]
    SLICE_X56Y42         FDCE                                         f  IIC_NUM_08/U1/Go_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.452    14.857    IIC_NUM_08/U1/i_clk_IBUF_BUFG
    SLICE_X56Y42         FDCE                                         r  IIC_NUM_08/U1/Go_reg[2]/C
                         clock pessimism              0.259    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X56Y42         FDCE (Recov_fdce_C_CLR)     -0.319    14.762    IIC_NUM_08/U1/Go_reg[2]
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                         -10.466    
  -------------------------------------------------------------------
                         slack                                  4.296    

Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__1/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_08/U1/isAck_reg/PRE
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.260ns  (logic 0.456ns (8.669%)  route 4.804ns (91.331%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.571     5.155    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X49Y47         FDPE                                         r  SYS_RST/o_rst_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.611 f  SYS_RST/o_rst_reg_rep__1/Q
                         net (fo=101, routed)         4.804    10.415    IIC_NUM_08/U1/o_rst_reg_rep__1[0]
    SLICE_X57Y43         FDPE                                         f  IIC_NUM_08/U1/isAck_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.453    14.858    IIC_NUM_08/U1/i_clk_IBUF_BUFG
    SLICE_X57Y43         FDPE                                         r  IIC_NUM_08/U1/isAck_reg/C
                         clock pessimism              0.259    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X57Y43         FDPE (Recov_fdpe_C_PRE)     -0.359    14.723    IIC_NUM_08/U1/isAck_reg
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                         -10.415    
  -------------------------------------------------------------------
                         slack                                  4.308    

Slack (MET) :             4.348ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__1/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_08/U1/i_reg[1]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.260ns  (logic 0.456ns (8.669%)  route 4.804ns (91.331%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.571     5.155    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X49Y47         FDPE                                         r  SYS_RST/o_rst_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.611 f  SYS_RST/o_rst_reg_rep__1/Q
                         net (fo=101, routed)         4.804    10.415    IIC_NUM_08/U1/o_rst_reg_rep__1[0]
    SLICE_X56Y43         FDCE                                         f  IIC_NUM_08/U1/i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.453    14.858    IIC_NUM_08/U1/i_clk_IBUF_BUFG
    SLICE_X56Y43         FDCE                                         r  IIC_NUM_08/U1/i_reg[1]/C
                         clock pessimism              0.259    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X56Y43         FDCE (Recov_fdce_C_CLR)     -0.319    14.763    IIC_NUM_08/U1/i_reg[1]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                         -10.415    
  -------------------------------------------------------------------
                         slack                                  4.348    

Slack (MET) :             4.401ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__1/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_08/U1/Go_reg[1]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.119ns  (logic 0.456ns (8.908%)  route 4.663ns (91.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.571     5.155    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X49Y47         FDPE                                         r  SYS_RST/o_rst_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDPE (Prop_fdpe_C_Q)         0.456     5.611 f  SYS_RST/o_rst_reg_rep__1/Q
                         net (fo=101, routed)         4.663    10.275    IIC_NUM_08/U1/o_rst_reg_rep__1[0]
    SLICE_X55Y43         FDCE                                         f  IIC_NUM_08/U1/Go_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.452    14.857    IIC_NUM_08/U1/i_clk_IBUF_BUFG
    SLICE_X55Y43         FDCE                                         r  IIC_NUM_08/U1/Go_reg[1]/C
                         clock pessimism              0.259    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X55Y43         FDCE (Recov_fdce_C_CLR)     -0.405    14.676    IIC_NUM_08/U1/Go_reg[1]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                         -10.275    
  -------------------------------------------------------------------
                         slack                                  4.401    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__2/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_09/U1/Go_reg[2]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.114%)  route 0.272ns (65.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.567     1.511    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X49Y47         FDPE                                         r  SYS_RST/o_rst_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDPE (Prop_fdpe_C_Q)         0.141     1.652 f  SYS_RST/o_rst_reg_rep__2/Q
                         net (fo=101, routed)         0.272     1.924    IIC_NUM_09/U1/o_rst_reg_rep__2
    SLICE_X50Y52         FDCE                                         f  IIC_NUM_09/U1/Go_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.835     2.025    IIC_NUM_09/U1/i_clk_IBUF_BUFG
    SLICE_X50Y52         FDCE                                         r  IIC_NUM_09/U1/Go_reg[2]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X50Y52         FDCE (Remov_fdce_C_CLR)     -0.067     1.713    IIC_NUM_09/U1/Go_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_09/U1/rSDA_reg/PRE
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.083%)  route 0.298ns (67.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.567     1.511    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X48Y47         FDPE                                         r  SYS_RST/o_rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDPE (Prop_fdpe_C_Q)         0.141     1.652 f  SYS_RST/o_rst_reg_rep/Q
                         net (fo=101, routed)         0.298     1.950    IIC_NUM_09/U1/o_rst_reg_rep
    SLICE_X50Y50         FDPE                                         f  IIC_NUM_09/U1/rSDA_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.835     2.025    IIC_NUM_09/U1/i_clk_IBUF_BUFG
    SLICE_X50Y50         FDPE                                         r  IIC_NUM_09/U1/rSDA_reg/C
                         clock pessimism             -0.246     1.780    
    SLICE_X50Y50         FDPE (Remov_fdpe_C_PRE)     -0.071     1.709    IIC_NUM_09/U1/rSDA_reg
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_09/U1/isQ_reg/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.083%)  route 0.298ns (67.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.567     1.511    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X48Y47         FDPE                                         r  SYS_RST/o_rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDPE (Prop_fdpe_C_Q)         0.141     1.652 f  SYS_RST/o_rst_reg_rep/Q
                         net (fo=101, routed)         0.298     1.950    IIC_NUM_09/U1/o_rst_reg_rep
    SLICE_X51Y50         FDCE                                         f  IIC_NUM_09/U1/isQ_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.835     2.025    IIC_NUM_09/U1/i_clk_IBUF_BUFG
    SLICE_X51Y50         FDCE                                         r  IIC_NUM_09/U1/isQ_reg/C
                         clock pessimism             -0.246     1.780    
    SLICE_X51Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.688    IIC_NUM_09/U1/isQ_reg
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__2/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line114/o_iic_en_reg/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.131%)  route 0.343ns (70.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.567     1.511    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X49Y47         FDPE                                         r  SYS_RST/o_rst_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDPE (Prop_fdpe_C_Q)         0.141     1.652 f  SYS_RST/o_rst_reg_rep__2/Q
                         net (fo=101, routed)         0.343     1.995    nolabel_line114/o_rst_reg_rep__2
    SLICE_X50Y53         FDCE                                         f  nolabel_line114/o_iic_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.834     2.024    nolabel_line114/i_clk_IBUF_BUFG
    SLICE_X50Y53         FDCE                                         r  nolabel_line114/o_iic_en_reg/C
                         clock pessimism             -0.246     1.779    
    SLICE_X50Y53         FDCE (Remov_fdce_C_CLR)     -0.067     1.712    nolabel_line114/o_iic_en_reg
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__2/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_09/U1/Go_reg[1]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.146%)  route 0.327ns (69.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.567     1.511    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X49Y47         FDPE                                         r  SYS_RST/o_rst_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDPE (Prop_fdpe_C_Q)         0.141     1.652 f  SYS_RST/o_rst_reg_rep__2/Q
                         net (fo=101, routed)         0.327     1.978    IIC_NUM_09/U1/o_rst_reg_rep__2
    SLICE_X51Y51         FDCE                                         f  IIC_NUM_09/U1/Go_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.835     2.025    IIC_NUM_09/U1/i_clk_IBUF_BUFG
    SLICE_X51Y51         FDCE                                         r  IIC_NUM_09/U1/Go_reg[1]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X51Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.688    IIC_NUM_09/U1/Go_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_09/U1/rSCL_reg/PRE
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.773%)  route 0.349ns (71.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.567     1.511    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X48Y47         FDPE                                         r  SYS_RST/o_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDPE (Prop_fdpe_C_Q)         0.141     1.652 f  SYS_RST/o_rst_reg/Q
                         net (fo=8, routed)           0.349     2.001    IIC_NUM_09/U1/sys_rst
    SLICE_X52Y52         FDPE                                         f  IIC_NUM_09/U1/rSCL_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.835     2.025    IIC_NUM_09/U1/i_clk_IBUF_BUFG
    SLICE_X52Y52         FDPE                                         r  IIC_NUM_09/U1/rSCL_reg/C
                         clock pessimism             -0.246     1.780    
    SLICE_X52Y52         FDPE (Remov_fdpe_C_PRE)     -0.071     1.709    IIC_NUM_09/U1/rSCL_reg
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__2/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line114/j_reg[1]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.131%)  route 0.343ns (70.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.567     1.511    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X49Y47         FDPE                                         r  SYS_RST/o_rst_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDPE (Prop_fdpe_C_Q)         0.141     1.652 f  SYS_RST/o_rst_reg_rep__2/Q
                         net (fo=101, routed)         0.343     1.995    nolabel_line114/o_rst_reg_rep__2
    SLICE_X51Y53         FDCE                                         f  nolabel_line114/j_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.834     2.024    nolabel_line114/i_clk_IBUF_BUFG
    SLICE_X51Y53         FDCE                                         r  nolabel_line114/j_reg[1]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X51Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.687    nolabel_line114/j_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__2/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line114/j_reg[3]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.131%)  route 0.343ns (70.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.567     1.511    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X49Y47         FDPE                                         r  SYS_RST/o_rst_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDPE (Prop_fdpe_C_Q)         0.141     1.652 f  SYS_RST/o_rst_reg_rep__2/Q
                         net (fo=101, routed)         0.343     1.995    nolabel_line114/o_rst_reg_rep__2
    SLICE_X51Y53         FDCE                                         f  nolabel_line114/j_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.834     2.024    nolabel_line114/i_clk_IBUF_BUFG
    SLICE_X51Y53         FDCE                                         r  nolabel_line114/j_reg[3]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X51Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.687    nolabel_line114/j_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__2/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_09/U1/C1_reg[5]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.769%)  route 0.154ns (52.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.567     1.511    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X49Y47         FDPE                                         r  SYS_RST/o_rst_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDPE (Prop_fdpe_C_Q)         0.141     1.652 f  SYS_RST/o_rst_reg_rep__2/Q
                         net (fo=101, routed)         0.154     1.806    IIC_NUM_09/U1/o_rst_reg_rep__2
    SLICE_X48Y48         FDCE                                         f  IIC_NUM_09/U1/C1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.837     2.027    IIC_NUM_09/U1/i_clk_IBUF_BUFG
    SLICE_X48Y48         FDCE                                         r  IIC_NUM_09/U1/C1_reg[5]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X48Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.435    IIC_NUM_09/U1/C1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__1/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_09/U1/i_reg[1]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.141ns (24.588%)  route 0.432ns (75.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.567     1.511    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X49Y47         FDPE                                         r  SYS_RST/o_rst_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDPE (Prop_fdpe_C_Q)         0.141     1.652 f  SYS_RST/o_rst_reg_rep__1/Q
                         net (fo=101, routed)         0.432     2.084    IIC_NUM_09/U1/o_rst_reg_rep__1[0]
    SLICE_X49Y51         FDCE                                         f  IIC_NUM_09/U1/i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.834     2.024    IIC_NUM_09/U1/i_clk_IBUF_BUFG
    SLICE_X49Y51         FDCE                                         r  IIC_NUM_09/U1/i_reg[1]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X49Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.687    IIC_NUM_09/U1/i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.398    





