### Date: 02-10-2025
### Instructor: 


## Notes:
### Commands
![[Pasted image 20250227163843.png]]
![[Pasted image 20250227163854.png]]

### 6 Instruction Formats
![[Pasted image 20250227164007.png]]
![[Pasted image 20250227164034.png]]

### R-Type Instructions
![[Pasted image 20250227164056.png]]

### RISC-V Registers
![[Pasted image 20250227164121.png]]

### Register Bank
![[Pasted image 20250227164148.png]]
![[Pasted image 20250227164211.png]]
![[Pasted image 20250227164253.png]]
- Registers live inside the processor

### Speed of Registers vs Memory
![[Pasted image 20250227164329.png]]

### R-Type Opcodes and Operands
![[Pasted image 20250227164403.png]]

### I-Type Instructions
![[Pasted image 20250227164455.png]]
![[Pasted image 20250227164512.png]]

### Arithmetic Operators
![[Pasted image 20250227164614.png]]

### Logical Operators
![[Pasted image 20250227164705.png]]

### Logical Shifting
![[Pasted image 20250227164719.png]]

### Arithmetic Shifting
![[Pasted image 20250227164809.png]]

### Memory Layout
![[Pasted image 20250227164915.png]]

![[Pasted image 20250227165000.png]]

![[Pasted image 20250227165007.png]]

![[Pasted image 20250227165018.png]]

![[Pasted image 20250227165026.png]]

![[Pasted image 20250227165033.png]]