// Seed: 236117256
module module_0;
  uwire id_1 = -1;
endmodule
module module_1 (
    id_1,
    id_2
);
  input logic [7:0] id_2;
  input wire id_1;
  bit id_3;
  tri [-1 'b0 : -1] id_4;
  assign id_4 = id_1 > id_2[-1];
  logic id_5;
  logic id_6;
  parameter id_7 = -1;
  always @(negedge id_2 - id_6) id_3 = (-1 ? -1'h0 : -1) !== -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  wor   id_0,
    output logic id_1,
    output tri   id_2,
    input  tri1  id_3,
    input  uwire id_4,
    output logic id_5,
    output wor   id_6,
    output tri1  id_7,
    output uwire id_8,
    input  tri   id_9,
    input  tri   id_10
);
  wire id_12;
  ;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  initial begin : LABEL_0
    if ("" == 1) id_1 <= (id_12) != id_12;
    else id_5 <= -1'b0;
    id_5 <= ~id_4;
  end
  or primCall (id_1, id_10, id_12, id_3, id_4, id_9);
endmodule
