

================================================================
== Vivado HLS Report for 'example'
================================================================
* Date:           Sat Mar 10 18:02:20 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        proj_axi_master
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  13.33|     11.67|        1.67|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  217|  217|  217|  217|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- memcpy.buff.a      |   51|   51|         3|          1|          1|    50|    yes   |
        |- Loop 2             |  100|  100|         2|          -|          -|    50|    no    |
        |- memcpy.a.buff.gep  |   51|   51|         3|          1|          1|    50|    yes   |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    189|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|      -|     512|    580|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    275|
|Register         |        -|      -|     136|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        3|      0|     648|   1044|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------+-----------------+---------+-------+-----+-----+
    |      Instance     |      Module     | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------+-----------------+---------+-------+-----+-----+
    |example_a_m_axi_U  |example_a_m_axi  |        2|      0|  512|  580|
    +-------------------+-----------------+---------+-------+-----+-----+
    |Total              |                 |        2|      0|  512|  580|
    +-------------------+-----------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------+--------------+---------+---+----+------+-----+------+-------------+
    | Memory |    Module    | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------+--------------+---------+---+----+------+-----+------+-------------+
    |buff_U  |example_buff  |        1|  0|   0|    50|   32|     1|         1600|
    +--------+--------------+---------+---+----+------+-----+------+-------------+
    |Total   |              |        1|  0|   0|    50|   32|     1|         1600|
    +--------+--------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_181_p2                     |     +    |      0|  0|  15|           6|           1|
    |indvar_next5_fu_205_p2            |     +    |      0|  0|  15|           6|           1|
    |indvar_next_fu_164_p2             |     +    |      0|  0|  15|           6|           1|
    |tmp_2_fu_192_p2                   |     +    |      0|  0|  39|          32|           7|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp1_stage0_11001         |    and   |      0|  0|   8|           1|           1|
    |ap_block_state12_io               |    and   |      0|  0|   8|           1|           1|
    |ap_block_state16_io               |    and   |      0|  0|   8|           1|           1|
    |ap_block_state9_pp0_stage0_iter1  |    and   |      0|  0|   8|           1|           1|
    |exitcond1_fu_158_p2               |   icmp   |      0|  0|  11|           6|           5|
    |exitcond6_fu_199_p2               |   icmp   |      0|  0|  11|           6|           5|
    |exitcond_fu_175_p2                |   icmp   |      0|  0|  11|           6|           5|
    |ap_enable_pp0                     |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_pp1                     |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   8|           2|           1|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   8|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 189|          79|          36|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |a_blk_n_AR                       |   9|          2|    1|          2|
    |a_blk_n_AW                       |   9|          2|    1|          2|
    |a_blk_n_B                        |   9|          2|    1|          2|
    |a_blk_n_R                        |   9|          2|    1|          2|
    |a_blk_n_W                        |   9|          2|    1|          2|
    |ap_NS_fsm                        |  89|         18|    1|         18|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2          |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2          |   9|          2|    1|          2|
    |ap_phi_mux_indvar_phi_fu_128_p4  |   9|          2|    6|         12|
    |ap_sig_ioackin_a_ARREADY         |   9|          2|    1|          2|
    |ap_sig_ioackin_a_AWREADY         |   9|          2|    1|          2|
    |ap_sig_ioackin_a_WREADY          |   9|          2|    1|          2|
    |buff_address0                    |  27|          5|    6|         30|
    |buff_d0                          |  15|          3|   32|         96|
    |i_reg_136                        |   9|          2|    6|         12|
    |indvar4_reg_147                  |   9|          2|    6|         12|
    |indvar_reg_124                   |   9|          2|    6|         12|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 275|         58|   75|        216|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |a_read_reg_225                      |  32|   0|   32|          0|
    |ap_CS_fsm                           |  17|   0|   17|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2             |   1|   0|    1|          0|
    |ap_reg_ioackin_a_ARREADY            |   1|   0|    1|          0|
    |ap_reg_ioackin_a_AWREADY            |   1|   0|    1|          0|
    |ap_reg_ioackin_a_WREADY             |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_exitcond1_reg_216  |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_indvar_reg_124     |   6|   0|    6|          0|
    |ap_reg_pp1_iter1_exitcond6_reg_244  |   1|   0|    1|          0|
    |buff_addr_1_reg_239                 |   6|   0|    6|          0|
    |buff_load_1_reg_258                 |  32|   0|   32|          0|
    |exitcond1_reg_216                   |   1|   0|    1|          0|
    |exitcond6_reg_244                   |   1|   0|    1|          0|
    |i_1_reg_234                         |   6|   0|    6|          0|
    |i_reg_136                           |   6|   0|    6|          0|
    |indvar4_reg_147                     |   6|   0|    6|          0|
    |indvar_next_reg_220                 |   6|   0|    6|          0|
    |indvar_reg_124                      |   6|   0|    6|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 136|   0|  136|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |    example   | return value |
|ap_rst_n          |  in |    1| ap_ctrl_hs |    example   | return value |
|ap_start          |  in |    1| ap_ctrl_hs |    example   | return value |
|ap_done           | out |    1| ap_ctrl_hs |    example   | return value |
|ap_idle           | out |    1| ap_ctrl_hs |    example   | return value |
|ap_ready          | out |    1| ap_ctrl_hs |    example   | return value |
|m_axi_a_AWVALID   | out |    1|    m_axi   |       a      |    pointer   |
|m_axi_a_AWREADY   |  in |    1|    m_axi   |       a      |    pointer   |
|m_axi_a_AWADDR    | out |   32|    m_axi   |       a      |    pointer   |
|m_axi_a_AWID      | out |    1|    m_axi   |       a      |    pointer   |
|m_axi_a_AWLEN     | out |    8|    m_axi   |       a      |    pointer   |
|m_axi_a_AWSIZE    | out |    3|    m_axi   |       a      |    pointer   |
|m_axi_a_AWBURST   | out |    2|    m_axi   |       a      |    pointer   |
|m_axi_a_AWLOCK    | out |    2|    m_axi   |       a      |    pointer   |
|m_axi_a_AWCACHE   | out |    4|    m_axi   |       a      |    pointer   |
|m_axi_a_AWPROT    | out |    3|    m_axi   |       a      |    pointer   |
|m_axi_a_AWQOS     | out |    4|    m_axi   |       a      |    pointer   |
|m_axi_a_AWREGION  | out |    4|    m_axi   |       a      |    pointer   |
|m_axi_a_AWUSER    | out |    1|    m_axi   |       a      |    pointer   |
|m_axi_a_WVALID    | out |    1|    m_axi   |       a      |    pointer   |
|m_axi_a_WREADY    |  in |    1|    m_axi   |       a      |    pointer   |
|m_axi_a_WDATA     | out |   32|    m_axi   |       a      |    pointer   |
|m_axi_a_WSTRB     | out |    4|    m_axi   |       a      |    pointer   |
|m_axi_a_WLAST     | out |    1|    m_axi   |       a      |    pointer   |
|m_axi_a_WID       | out |    1|    m_axi   |       a      |    pointer   |
|m_axi_a_WUSER     | out |    1|    m_axi   |       a      |    pointer   |
|m_axi_a_ARVALID   | out |    1|    m_axi   |       a      |    pointer   |
|m_axi_a_ARREADY   |  in |    1|    m_axi   |       a      |    pointer   |
|m_axi_a_ARADDR    | out |   32|    m_axi   |       a      |    pointer   |
|m_axi_a_ARID      | out |    1|    m_axi   |       a      |    pointer   |
|m_axi_a_ARLEN     | out |    8|    m_axi   |       a      |    pointer   |
|m_axi_a_ARSIZE    | out |    3|    m_axi   |       a      |    pointer   |
|m_axi_a_ARBURST   | out |    2|    m_axi   |       a      |    pointer   |
|m_axi_a_ARLOCK    | out |    2|    m_axi   |       a      |    pointer   |
|m_axi_a_ARCACHE   | out |    4|    m_axi   |       a      |    pointer   |
|m_axi_a_ARPROT    | out |    3|    m_axi   |       a      |    pointer   |
|m_axi_a_ARQOS     | out |    4|    m_axi   |       a      |    pointer   |
|m_axi_a_ARREGION  | out |    4|    m_axi   |       a      |    pointer   |
|m_axi_a_ARUSER    | out |    1|    m_axi   |       a      |    pointer   |
|m_axi_a_RVALID    |  in |    1|    m_axi   |       a      |    pointer   |
|m_axi_a_RREADY    | out |    1|    m_axi   |       a      |    pointer   |
|m_axi_a_RDATA     |  in |   32|    m_axi   |       a      |    pointer   |
|m_axi_a_RLAST     |  in |    1|    m_axi   |       a      |    pointer   |
|m_axi_a_RID       |  in |    1|    m_axi   |       a      |    pointer   |
|m_axi_a_RUSER     |  in |    1|    m_axi   |       a      |    pointer   |
|m_axi_a_RRESP     |  in |    2|    m_axi   |       a      |    pointer   |
|m_axi_a_BVALID    |  in |    1|    m_axi   |       a      |    pointer   |
|m_axi_a_BREADY    | out |    1|    m_axi   |       a      |    pointer   |
|m_axi_a_BRESP     |  in |    2|    m_axi   |       a      |    pointer   |
|m_axi_a_BID       |  in |    1|    m_axi   |       a      |    pointer   |
|m_axi_a_BUSER     |  in |    1|    m_axi   |       a      |    pointer   |
+------------------+-----+-----+------------+--------------+--------------+

