$date
	Sun Oct 23 06:53:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#805159
b10001 !
1"
#805162
b10001 &
b10001 %
1$
#805163
0"
#805166
b110100 &
b110100 %
#805170
b11010 &
b11010 %
#805174
b1101 &
b1101 %
#805178
b101000 &
b101000 %
#805182
b10100 &
b10100 %
#805186
b1010 &
b1010 %
#805190
b101 &
b101 %
#805194
b10000 &
b10000 %
#805198
b1000 &
b1000 %
#805202
b100 &
b100 %
#805206
b10 &
b10 %
#805210
b1 &
b1 %
1#
#805214
b0 &
0#
b0 %
0$
#1795838
b10000 &
b10000 %
1$
b10000 !
1"
#1795839
0"
#1795842
b1000 &
b1000 %
#1795846
b100 &
b100 %
#1795850
b10 &
b10 %
#1795854
b1 &
1#
b1 %
#1795858
b0 &
b0 %
0#
0$
#2841241
b11110 !
1"
#2841242
b11110 &
b11110 %
1$
#2841243
0"
#2841246
b1111 &
b1111 %
#2841250
b101110 &
b101110 %
#2841254
b10111 &
b10111 %
#2841258
b1000110 &
b1000110 %
#2841262
b100011 &
b100011 %
#2841266
b1101010 &
b1101010 %
#2841270
b110101 &
b110101 %
#2841274
b10100000 &
b10100000 %
#2841278
b1010000 &
b1010000 %
#2841282
b101000 &
b101000 %
#2841286
b10100 &
b10100 %
#2841290
b1010 &
b1010 %
#2841294
b101 &
b101 %
#2841298
b10000 &
b10000 %
#2841302
b1000 &
b1000 %
#2841306
b100 &
b100 %
#2841310
b10 &
b10 %
#2841314
b1 &
b1 %
1#
#2841318
b0 &
0#
b0 %
0$
#4500012
