{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 29 18:07:03 2008 " "Info: Processing started: Sat Nov 29 18:07:03 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off drawBackground -c drawBackground " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off drawBackground -c drawBackground" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "level1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file level1.v" { { "Info" "ISGN_ENTITY_NAME" "1 level1 " "Info: Found entity 1: level1" {  } { { "level1.v" "" { Text "W:/quartus/project/drawBackground/level1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter4b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter4b.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter4b " "Info: Found entity 1: counter4b" {  } { { "counter4b.v" "" { Text "W:/quartus/project/drawBackground/counter4b.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tile1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file tile1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tile1 " "Info: Found entity 1: tile1" {  } { { "tile1.v" "" { Text "W:/quartus/project/drawBackground/tile1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter5b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter5b.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter5b " "Info: Found entity 1: counter5b" {  } { { "counter5b.v" "" { Text "W:/quartus/project/drawBackground/counter5b.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tile0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file tile0.v" { { "Info" "ISGN_ENTITY_NAME" "1 tile0 " "Info: Found entity 1: tile0" {  } { { "tile0.v" "" { Text "W:/quartus/project/drawBackground/tile0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter3b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter3b.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter3b " "Info: Found entity 1: counter3b" {  } { { "counter3b.v" "" { Text "W:/quartus/project/drawBackground/counter3b.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "drawBackground.v(56) " "Warning (10273): Verilog HDL warning at drawBackground.v(56): extended using \"x\" or \"z\"" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 56 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "drawBackground.v(63) " "Warning (10273): Verilog HDL warning at drawBackground.v(63): extended using \"x\" or \"z\"" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 63 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "drawBackground.v(159) " "Warning (10273): Verilog HDL warning at drawBackground.v(159): extended using \"x\" or \"z\"" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 159 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "drawBackground.v(167) " "Warning (10273): Verilog HDL warning at drawBackground.v(167): extended using \"x\" or \"z\"" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 167 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "drawBackground.v(168) " "Warning (10273): Verilog HDL warning at drawBackground.v(168): extended using \"x\" or \"z\"" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 168 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "drawBackground.v(169) " "Warning (10273): Verilog HDL warning at drawBackground.v(169): extended using \"x\" or \"z\"" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 169 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "drawBackground.v(170) " "Warning (10273): Verilog HDL warning at drawBackground.v(170): extended using \"x\" or \"z\"" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 170 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "drawBackground.v(171) " "Warning (10273): Verilog HDL warning at drawBackground.v(171): extended using \"x\" or \"z\"" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 171 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "drawBackground.v(174) " "Warning (10273): Verilog HDL warning at drawBackground.v(174): extended using \"x\" or \"z\"" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 174 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "drawBackground.v(212) " "Warning (10273): Verilog HDL warning at drawBackground.v(212): extended using \"x\" or \"z\"" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 212 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drawBackground.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file drawBackground.v" { { "Info" "ISGN_ENTITY_NAME" "1 drawBackground " "Info: Found entity 1: drawBackground" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "drawBackground " "Info: Elaborating entity \"drawBackground\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 drawBackground.v(113) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(113): truncated value with size 32 to match size of target (8)" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 drawBackground.v(114) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(114): truncated value with size 32 to match size of target (7)" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 drawBackground.v(117) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(117): truncated value with size 32 to match size of target (15)" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 drawBackground.v(118) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(118): truncated value with size 32 to match size of target (6)" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(146) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(146): truncated value with size 32 to match size of target (3)" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(147) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(147): truncated value with size 32 to match size of target (3)" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(148) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(148): truncated value with size 32 to match size of target (3)" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(149) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(149): truncated value with size 32 to match size of target (3)" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(150) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(150): truncated value with size 32 to match size of target (3)" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(151) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(151): truncated value with size 32 to match size of target (3)" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(152) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(152): truncated value with size 32 to match size of target (3)" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(153) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(153): truncated value with size 32 to match size of target (3)" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(154) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(154): truncated value with size 32 to match size of target (3)" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(155) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(155): truncated value with size 32 to match size of target (3)" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(156) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(156): truncated value with size 32 to match size of target (3)" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(157) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(157): truncated value with size 32 to match size of target (3)" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(158) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(158): truncated value with size 32 to match size of target (3)" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(159) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(159): truncated value with size 32 to match size of target (3)" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(204) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(204): truncated value with size 32 to match size of target (3)" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(205) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(205): truncated value with size 32 to match size of target (3)" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(206) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(206): truncated value with size 32 to match size of target (3)" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(207) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(207): truncated value with size 32 to match size of target (3)" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(208) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(208): truncated value with size 32 to match size of target (3)" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(209) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(209): truncated value with size 32 to match size of target (3)" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(210) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(210): truncated value with size 32 to match size of target (3)" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(211) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(211): truncated value with size 32 to match size of target (3)" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drawBackground.v(212) " "Warning (10230): Verilog HDL assignment warning at drawBackground.v(212): truncated value with size 32 to match size of target (3)" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "level1 level1:level_mem " "Info: Elaborating entity \"level1\" for hierarchy \"level1:level_mem\"" {  } { { "drawBackground.v" "level_mem" { Text "W:/quartus/project/drawBackground/drawBackground.v" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram " "Info: Found entity 1: altsyncram" {  } { { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 435 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram level1:level_mem\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"level1:level_mem\|altsyncram:altsyncram_component\"" {  } { { "level1.v" "altsyncram_component" { Text "W:/quartus/project/drawBackground/level1.v" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "level1:level_mem\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"level1:level_mem\|altsyncram:altsyncram_component\"" {  } { { "level1.v" "" { Text "W:/quartus/project/drawBackground/level1.v" 78 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q7d1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_q7d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q7d1 " "Info: Found entity 1: altsyncram_q7d1" {  } { { "db/altsyncram_q7d1.tdf" "" { Text "W:/quartus/project/drawBackground/db/altsyncram_q7d1.tdf" 40 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q7d1 level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated " "Info: Elaborating entity \"altsyncram_q7d1\" for hierarchy \"level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_9oa.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_9oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_9oa " "Info: Found entity 1: decode_9oa" {  } { { "db/decode_9oa.tdf" "" { Text "W:/quartus/project/drawBackground/db/decode_9oa.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_9oa level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|decode_9oa:decode3 " "Info: Elaborating entity \"decode_9oa\" for hierarchy \"level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|decode_9oa:decode3\"" {  } { { "db/altsyncram_q7d1.tdf" "decode3" { Text "W:/quartus/project/drawBackground/db/altsyncram_q7d1.tdf" 51 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_9oa level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|decode_9oa:deep_decode " "Info: Elaborating entity \"decode_9oa\" for hierarchy \"level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|decode_9oa:deep_decode\"" {  } { { "db/altsyncram_q7d1.tdf" "deep_decode" { Text "W:/quartus/project/drawBackground/db/altsyncram_q7d1.tdf" 52 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_iib.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_iib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_iib " "Info: Found entity 1: mux_iib" {  } { { "db/mux_iib.tdf" "" { Text "W:/quartus/project/drawBackground/db/mux_iib.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_iib level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|mux_iib:mux2 " "Info: Elaborating entity \"mux_iib\" for hierarchy \"level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|mux_iib:mux2\"" {  } { { "db/altsyncram_q7d1.tdf" "mux2" { Text "W:/quartus/project/drawBackground/db/altsyncram_q7d1.tdf" 53 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tile0 tile0:grass_tile " "Info: Elaborating entity \"tile0\" for hierarchy \"tile0:grass_tile\"" {  } { { "drawBackground.v" "grass_tile" { Text "W:/quartus/project/drawBackground/drawBackground.v" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram tile0:grass_tile\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"tile0:grass_tile\|altsyncram:altsyncram_component\"" {  } { { "tile0.v" "altsyncram_component" { Text "W:/quartus/project/drawBackground/tile0.v" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "tile0:grass_tile\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"tile0:grass_tile\|altsyncram:altsyncram_component\"" {  } { { "tile0.v" "" { Text "W:/quartus/project/drawBackground/tile0.v" 78 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_30d1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_30d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_30d1 " "Info: Found entity 1: altsyncram_30d1" {  } { { "db/altsyncram_30d1.tdf" "" { Text "W:/quartus/project/drawBackground/db/altsyncram_30d1.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_30d1 tile0:grass_tile\|altsyncram:altsyncram_component\|altsyncram_30d1:auto_generated " "Info: Elaborating entity \"altsyncram_30d1\" for hierarchy \"tile0:grass_tile\|altsyncram:altsyncram_component\|altsyncram_30d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tile1 tile1:sky_tile " "Info: Elaborating entity \"tile1\" for hierarchy \"tile1:sky_tile\"" {  } { { "drawBackground.v" "sky_tile" { Text "W:/quartus/project/drawBackground/drawBackground.v" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram tile1:sky_tile\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"tile1:sky_tile\|altsyncram:altsyncram_component\"" {  } { { "tile1.v" "altsyncram_component" { Text "W:/quartus/project/drawBackground/tile1.v" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "tile1:sky_tile\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"tile1:sky_tile\|altsyncram:altsyncram_component\"" {  } { { "tile1.v" "" { Text "W:/quartus/project/drawBackground/tile1.v" 78 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_had1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_had1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_had1 " "Info: Found entity 1: altsyncram_had1" {  } { { "db/altsyncram_had1.tdf" "" { Text "W:/quartus/project/drawBackground/db/altsyncram_had1.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_had1 tile1:sky_tile\|altsyncram:altsyncram_component\|altsyncram_had1:auto_generated " "Info: Elaborating entity \"altsyncram_had1\" for hierarchy \"tile1:sky_tile\|altsyncram:altsyncram_component\|altsyncram_had1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter5b counter5b:tile_counterx " "Info: Elaborating entity \"counter5b\" for hierarchy \"counter5b:tile_counterx\"" {  } { { "drawBackground.v" "tile_counterx" { Text "W:/quartus/project/drawBackground/drawBackground.v" 80 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/71/quartus/libraries/megafunctions/lpm_counter.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/lpm_counter.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter " "Info: Found entity 1: lpm_counter" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_counter.tdf" 248 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counter5b:tile_counterx\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"counter5b:tile_counterx\|lpm_counter:lpm_counter_component\"" {  } { { "counter5b.v" "lpm_counter_component" { Text "W:/quartus/project/drawBackground/counter5b.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "counter5b:tile_counterx\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"counter5b:tile_counterx\|lpm_counter:lpm_counter_component\"" {  } { { "counter5b.v" "" { Text "W:/quartus/project/drawBackground/counter5b.v" 68 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ini.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_ini.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ini " "Info: Found entity 1: cntr_ini" {  } { { "db/cntr_ini.tdf" "" { Text "W:/quartus/project/drawBackground/db/cntr_ini.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ini counter5b:tile_counterx\|lpm_counter:lpm_counter_component\|cntr_ini:auto_generated " "Info: Elaborating entity \"cntr_ini\" for hierarchy \"counter5b:tile_counterx\|lpm_counter:lpm_counter_component\|cntr_ini:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter4b counter4b:tile_countery " "Info: Elaborating entity \"counter4b\" for hierarchy \"counter4b:tile_countery\"" {  } { { "drawBackground.v" "tile_countery" { Text "W:/quartus/project/drawBackground/drawBackground.v" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counter4b:tile_countery\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"counter4b:tile_countery\|lpm_counter:lpm_counter_component\"" {  } { { "counter4b.v" "lpm_counter_component" { Text "W:/quartus/project/drawBackground/counter4b.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "counter4b:tile_countery\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"counter4b:tile_countery\|lpm_counter:lpm_counter_component\"" {  } { { "counter4b.v" "" { Text "W:/quartus/project/drawBackground/counter4b.v" 68 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3oi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_3oi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3oi " "Info: Found entity 1: cntr_3oi" {  } { { "db/cntr_3oi.tdf" "" { Text "W:/quartus/project/drawBackground/db/cntr_3oi.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3oi counter4b:tile_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated " "Info: Elaborating entity \"cntr_3oi\" for hierarchy \"counter4b:tile_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter3b counter3b:draw_counterx " "Info: Elaborating entity \"counter3b\" for hierarchy \"counter3b:draw_counterx\"" {  } { { "drawBackground.v" "draw_counterx" { Text "W:/quartus/project/drawBackground/drawBackground.v" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counter3b:draw_counterx\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"counter3b:draw_counterx\|lpm_counter:lpm_counter_component\"" {  } { { "counter3b.v" "lpm_counter_component" { Text "W:/quartus/project/drawBackground/counter3b.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "counter3b:draw_counterx\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"counter3b:draw_counterx\|lpm_counter:lpm_counter_component\"" {  } { { "counter3b.v" "" { Text "W:/quartus/project/drawBackground/counter3b.v" 68 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2oi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_2oi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2oi " "Info: Found entity 1: cntr_2oi" {  } { { "db/cntr_2oi.tdf" "" { Text "W:/quartus/project/drawBackground/db/cntr_2oi.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2oi counter3b:draw_counterx\|lpm_counter:lpm_counter_component\|cntr_2oi:auto_generated " "Info: Elaborating entity \"cntr_2oi\" for hierarchy \"counter3b:draw_counterx\|lpm_counter:lpm_counter_component\|cntr_2oi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|address_reg_a\[2\] data_in GND " "Warning: Reduced register \"level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|address_reg_a\[2\]\" with stuck data_in port to stuck value GND" {  } { { "db/altsyncram_q7d1.tdf" "" { Text "W:/quartus/project/drawBackground/db/altsyncram_q7d1.tdf" 49 15 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|address_reg_a\[1\] data_in GND " "Warning: Reduced register \"level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|address_reg_a\[1\]\" with stuck data_in port to stuck value GND" {  } { { "db/altsyncram_q7d1.tdf" "" { Text "W:/quartus/project/drawBackground/db/altsyncram_q7d1.tdf" 49 15 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|address_reg_a\[0\] data_in GND " "Warning: Reduced register \"level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|address_reg_a\[0\]\" with stuck data_in port to stuck value GND" {  } { { "db/altsyncram_q7d1.tdf" "" { Text "W:/quartus/project/drawBackground/db/altsyncram_q7d1.tdf" 49 15 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|out_address_reg_a\[2\] data_in GND " "Warning: Reduced register \"level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|out_address_reg_a\[2\]\" with stuck data_in port to stuck value GND" {  } { { "db/altsyncram_q7d1.tdf" "" { Text "W:/quartus/project/drawBackground/db/altsyncram_q7d1.tdf" 50 19 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|out_address_reg_a\[1\] data_in GND " "Warning: Reduced register \"level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|out_address_reg_a\[1\]\" with stuck data_in port to stuck value GND" {  } { { "db/altsyncram_q7d1.tdf" "" { Text "W:/quartus/project/drawBackground/db/altsyncram_q7d1.tdf" 50 19 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|out_address_reg_a\[0\] data_in GND " "Warning: Reduced register \"level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|out_address_reg_a\[0\]\" with stuck data_in port to stuck value GND" {  } { { "db/altsyncram_q7d1.tdf" "" { Text "W:/quartus/project/drawBackground/db/altsyncram_q7d1.tdf" 50 19 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|ram_block1a1 " "Warning: Synthesized away node \"level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_q7d1.tdf" "" { Text "W:/quartus/project/drawBackground/db/altsyncram_q7d1.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "level1.v" "" { Text "W:/quartus/project/drawBackground/level1.v" 78 0 0 } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 41 0 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|ram_block1a2 " "Warning: Synthesized away node \"level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_q7d1.tdf" "" { Text "W:/quartus/project/drawBackground/db/altsyncram_q7d1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "level1.v" "" { Text "W:/quartus/project/drawBackground/level1.v" 78 0 0 } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 41 0 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|ram_block1a3 " "Warning: Synthesized away node \"level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_q7d1.tdf" "" { Text "W:/quartus/project/drawBackground/db/altsyncram_q7d1.tdf" 114 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "level1.v" "" { Text "W:/quartus/project/drawBackground/level1.v" 78 0 0 } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 41 0 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|ram_block1a4 " "Warning: Synthesized away node \"level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_q7d1.tdf" "" { Text "W:/quartus/project/drawBackground/db/altsyncram_q7d1.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "level1.v" "" { Text "W:/quartus/project/drawBackground/level1.v" 78 0 0 } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 41 0 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|ram_block1a5 " "Warning: Synthesized away node \"level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_q7d1.tdf" "" { Text "W:/quartus/project/drawBackground/db/altsyncram_q7d1.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "level1.v" "" { Text "W:/quartus/project/drawBackground/level1.v" 78 0 0 } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 41 0 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|ram_block1a6 " "Warning: Synthesized away node \"level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_q7d1.tdf" "" { Text "W:/quartus/project/drawBackground/db/altsyncram_q7d1.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "level1.v" "" { Text "W:/quartus/project/drawBackground/level1.v" 78 0 0 } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 41 0 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0 "" 0} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|ram_block1a7 " "Warning: Synthesized away node \"level1:level_mem\|altsyncram:altsyncram_component\|altsyncram_q7d1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_q7d1.tdf" "" { Text "W:/quartus/project/drawBackground/db/altsyncram_q7d1.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "level1.v" "" { Text "W:/quartus/project/drawBackground/level1.v" 78 0 0 } } { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 41 0 0 } }  } 0 0 "Synthesized away node \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "7 " "Info: Ignored 7 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "7 " "Info: Ignored 7 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/71/quartus/libraries/megafunctions/lpm_mult.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/71/quartus/libraries/megafunctions/lpm_mult.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mult " "Info: Found entity 1: lpm_mult" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/71/quartus/libraries/megafunctions/lpm_mult.tdf" 284 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "drawBackground.v" "" { Text "W:/quartus/project/drawBackground/drawBackground.v" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_mv01.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_mv01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_mv01 " "Info: Found entity 1: mult_mv01" {  } { { "db/mult_mv01.tdf" "" { Text "W:/quartus/project/drawBackground/db/mult_mv01.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/quartus/project/drawBackground/drawBackground.map.smsg " "Info: Generated suppressed messages file W:/quartus/project/drawBackground/drawBackground.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "133 " "Info: Implemented 133 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "83 " "Info: Implemented 83 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0} { "Info" "ICUT_CUT_TM_RAMS" "7 " "Info: Implemented 7 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Info: Implemented 1 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "141 " "Info: Allocated 141 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 29 18:07:19 2008 " "Info: Processing ended: Sat Nov 29 18:07:19 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Info: Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
