#include "G_HW_CONF.h"
#include "hardware.h"

//#include <types.h>
//#include <core.h>
#include <SEGGER_RTT\SEGGER_RTT.h>
#include <list.h>
#include <FLASH\NandFlash.h>

//#include "hw_rtm.h"

//++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
//#define NAND_SAMSUNG 
#define NAND_MICRON
#define NANDFLASH_IMP_VERSION 2

//#define NAND_READ_CRC_SOFT
//#define NAND_READ_CRC_HW
#define NAND_READ_CRC_PIO
//#define NAND_WRITE_CRC_SOFT
#define NAND_WRITE_CRC_HW
//#define NAND_WRITE_CRC_PIO

#define NAND_ECC_LEN 256
#define NAND_ECC_SPARE
//#define NAND_ECC_PAGE
//#define NAND_ECC_PAGEBUF

#define NAND_CHIP_BITS			2
#define NAND_MAX_CHIP			(1<<NAND_CHIP_BITS)
#define NAND_CHIP_MASK			(NAND_MAX_CHIP-1) 

#define LIST_ITEMS_NUM			128
//#define FLASH_WRITE_BUFFER_NUM	8
//#define FLASH_READ_BUFFER_NUM	8 

//static void	HW_NAND_Init();

//++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

#define NAND_VERIFY_WRITEPAGE		// �������� ��������� ��������, ���� ������ �������� � ��������� � �������

#ifndef NANDFLASH_IMP_VERSION
static const bool verifyWritePage = false;		// �������� ��������� ��������, ���� ������ �������� � ��������� � �������
static const bool verifySpare = true;				// �������� ��������� ��������, ���� ������ �������� � ��������� � �������
#endif

static const bool readPageCheckSpareCRC = false;	// �������� CRC ��� ������ ��������. ���� CRC ������������, �� �������� ������������� 

//++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

#ifndef WIN32

static const bool forceEraseWrite = true;

static u32 chipSelect[NAND_MAX_CHIP] = { FCS0, FCS1, FCS2, FCS3 };

#define maskChipSelect (FCS0|FCS1|FCS2|FCS3)

static const char* chipRefDes[NAND_MAX_CHIP] = { "DD9 ", "DD11", "DD10", "DD12" };

#else

static const bool forceEraseWrite = true;

#endif

#ifdef CPU_SAME53	

	#define NAND_DIR_IN() { PIO_NAND_DATA->DIRCLR = 0xFF; }
	#define NAND_DIR_OUT() { PIO_NAND_DATA->DIRSET = 0xFF; }

#elif defined(CPU_XMC48)

	volatile byte * const FLC = (byte*)0x60000008;	
	volatile byte * const FLA = (byte*)0x60000010;	
	volatile byte * const FLD = (byte*)0x60000000;	

	#define NAND_DIR_IN() {}
	#define NAND_DIR_OUT() {}

	#define NAND_WAITRDC	NS2EBUCLK(60)	
	#define NAND_WAITWRC	NS2EBUCLK(45)	

#elif defined(WIN32)

	#define NAND_DIR_IN() {}
	#define NAND_DIR_OUT() {}

#endif

//++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

#include <FLASH\hw_nand_imp.h>

//++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

//#ifdef NANDFLASH_IMP_TEMP
//#include "FLASH\NandFlash_imp_temp.h"
//#else
#include "FLASH\NandFlash_imp.h"
//#endif

//++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
