<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>Chris Myers | Genetic Logic Lab</title><link>/author/chris-myers/</link><atom:link href="/author/chris-myers/index.xml" rel="self" type="application/rss+xml"/><description>Chris Myers</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Wed, 01 Sep 2021 00:00:00 +0000</lastBuildDate><image><url>/images/logo.svg</url><title>Chris Myers</title><link>/author/chris-myers/</link></image><item><title>Synthetic Biology Open Language Visual (SBOL Visual) Version 3.0</title><link>/publication/synthetic-biology-open-baig-2021/</link><pubDate>Wed, 01 Sep 2021 00:00:00 +0000</pubDate><guid>/publication/synthetic-biology-open-baig-2021/</guid><description/></item><item><title>Synthetic Biology Open Language Visual (SBOL Visual) Version 2.3</title><link>/publication/synthetic-biology-open-baig-2021-a/</link><pubDate>Fri, 01 Jan 2021 00:00:00 +0000</pubDate><guid>/publication/synthetic-biology-open-baig-2021-a/</guid><description/></item><item><title>SBOL</title><link>/project/sbol/</link><pubDate>Mon, 07 Sep 2020 10:03:07 -0300</pubDate><guid>/project/sbol/</guid><description/></item><item><title>Genetic Circuit Dynamics: Hazard and Glitch Analysis</title><link>/publication/fontanarrosa-genetic-2020/</link><pubDate>Wed, 05 Aug 2020 00:00:00 +0000</pubDate><guid>/publication/fontanarrosa-genetic-2020/</guid><description/></item><item><title>Specifications of standards in systems and synthetic biology: status and developments in 2020</title><link>/publication/schreiber-specifications-2020/</link><pubDate>Mon, 29 Jun 2020 00:00:00 +0000</pubDate><guid>/publication/schreiber-specifications-2020/</guid><description/></item><item><title>Synthetic biology open language visual (SBOL visual) version 2.2</title><link>/publication/baig-synthetic-2020/</link><pubDate>Wed, 10 Jun 2020 00:00:00 +0000</pubDate><guid>/publication/baig-synthetic-2020/</guid><description/></item><item><title>Extending SynBioHubâ€™s Functionality with Plugins</title><link>/publication/mante-extending-2020/</link><pubDate>Fri, 15 May 2020 00:00:00 +0000</pubDate><guid>/publication/mante-extending-2020/</guid><description/></item><item><title>The long journey towards standards for engineering biosystems</title><link>/publication/beal-long-2020/</link><pubDate>Wed, 06 May 2020 00:00:00 +0000</pubDate><guid>/publication/beal-long-2020/</guid><description/></item><item><title>Communicating Structure and Function in Synthetic Biology Diagrams</title><link>/publication/beal-communicating-2019/</link><pubDate>Fri, 16 Aug 2019 00:00:00 +0000</pubDate><guid>/publication/beal-communicating-2019/</guid><description/></item><item><title>A Computational Workflow for the Automated Generation of Models of Genetic Designs</title><link>/publication/misirli-computational-2019/</link><pubDate>Fri, 19 Jul 2019 00:00:00 +0000</pubDate><guid>/publication/misirli-computational-2019/</guid><description/></item><item><title>iBioSim 3: A Tool for Model-Based Genetic Circuit Design</title><link>/publication/watanabe-ibiosim-2019/</link><pubDate>Fri, 19 Jul 2019 00:00:00 +0000</pubDate><guid>/publication/watanabe-ibiosim-2019/</guid><description/></item><item><title>SBOL-OWL: An Ontological Approach for Formal and Semantic Representation of Synthetic Biology Information</title><link>/publication/misirli-sbol-owl-2019/</link><pubDate>Fri, 19 Jul 2019 00:00:00 +0000</pubDate><guid>/publication/misirli-sbol-owl-2019/</guid><description/></item><item><title>Specifications of Standards in Systems and Synthetic Biology: Status and Developments in 2019</title><link>/publication/schreiber-specifications-2019/</link><pubDate>Sat, 13 Jul 2019 00:00:00 +0000</pubDate><guid>/publication/schreiber-specifications-2019/</guid><description/></item><item><title>Analyzing genetic circuits for hazards and glitches</title><link>/publication/fontanarrosa-analyzing-2019/</link><pubDate>Mon, 08 Jul 2019 00:00:00 +0000</pubDate><guid>/publication/fontanarrosa-analyzing-2019/</guid><description/></item><item><title>Synthetic Biology Open Language (SBOL) Version 2.3</title><link>/publication/madsen-synthetic-2019/</link><pubDate>Thu, 13 Jun 2019 00:00:00 +0000</pubDate><guid>/publication/madsen-synthetic-2019/</guid><description/></item><item><title>Synthetic Biology Open Language Visual (SBOL Visual) Version 2.1</title><link>/publication/madsen-synthetic-2019-1/</link><pubDate>Thu, 13 Jun 2019 00:00:00 +0000</pubDate><guid>/publication/madsen-synthetic-2019-1/</guid><description/></item><item><title>Harmonizing semantic annotations for computational models in biology</title><link>/publication/neal-harmonizing-2019/</link><pubDate>Mon, 25 Mar 2019 00:00:00 +0000</pubDate><guid>/publication/neal-harmonizing-2019/</guid><description/></item><item><title>Toward reproducible disease models using the Systems Biology Markup Language:</title><link>/publication/watanabe-toward-2018/</link><pubDate>Thu, 06 Sep 2018 00:00:00 +0000</pubDate><guid>/publication/watanabe-toward-2018/</guid><description/></item><item><title>Synthetic Biology Open Language (SBOL) Version 2.2.0</title><link>/publication/cox-synthetic-2018-1/</link><pubDate>Mon, 02 Apr 2018 00:00:00 +0000</pubDate><guid>/publication/cox-synthetic-2018-1/</guid><description/></item><item><title>Specifications of Standards in Systems and Synthetic Biology: Status and Developments in 2017</title><link>/publication/schreiber-specifications-2018/</link><pubDate>Thu, 29 Mar 2018 00:00:00 +0000</pubDate><guid>/publication/schreiber-specifications-2018/</guid><description/></item><item><title>Synthetic Biology Open Language Visual (SBOL Visual) Version 2.0</title><link>/publication/cox-synthetic-2018/</link><pubDate>Mon, 19 Mar 2018 00:00:00 +0000</pubDate><guid>/publication/cox-synthetic-2018/</guid><description/></item><item><title>Invited: Advances in formal methods for the design of analog/mixed-signal systems</title><link>/publication/dubikhin-invited-2017/</link><pubDate>Thu, 01 Jun 2017 00:00:00 +0000</pubDate><guid>/publication/dubikhin-invited-2017/</guid><description/></item><item><title>Specifications of Standards in Systems and Synthetic Biology: Status and Developments in 2016</title><link>/publication/schreiber-specifications-2016/</link><pubDate>Sun, 18 Dec 2016 00:00:00 +0000</pubDate><guid>/publication/schreiber-specifications-2016/</guid><description/></item><item><title>Synthetic Biology Open Language (SBOL) Version 2.1.0</title><link>/publication/beal-synthetic-2016/</link><pubDate>Sun, 18 Dec 2016 00:00:00 +0000</pubDate><guid>/publication/beal-synthetic-2016/</guid><description/></item><item><title>An improved fault-tolerant routing algorithm for a Network-on-Chip derived with formal analysis</title><link>/publication/zhang-improved-2016/</link><pubDate>Tue, 01 Mar 2016 00:00:00 +0000</pubDate><guid>/publication/zhang-improved-2016/</guid><description/></item><item><title>Stochastic Model Checking of Genetic Circuits</title><link>/publication/madsen-stochastic-2015/</link><pubDate>Wed, 30 Dec 2015 00:00:00 +0000</pubDate><guid>/publication/madsen-stochastic-2015/</guid><description/></item><item><title>Synthetic Biology Open Language (SBOL) Version 2.0.0</title><link>/publication/bartley-synthetic-2015/</link><pubDate>Fri, 04 Sep 2015 00:00:00 +0000</pubDate><guid>/publication/bartley-synthetic-2015/</guid><description/></item><item><title>Specifications of Standards in Systems and Synthetic Biology</title><link>/publication/schreiber-specifications-2015/</link><pubDate>Mon, 01 Jun 2015 00:00:00 +0000</pubDate><guid>/publication/schreiber-specifications-2015/</guid><description/></item><item><title>Formal Analysis of a Fault-Tolerant Routing Algorithm for a Network-on-Chip</title><link>/publication/zhang-formal-2014/</link><pubDate>Mon, 01 Sep 2014 00:00:00 +0000</pubDate><guid>/publication/zhang-formal-2014/</guid><description/></item><item><title>Asynchronous Circuit Design (in Chinese)</title><link>/publication/myers-asynchronous-2013/</link><pubDate>Sun, 01 Sep 2013 00:00:00 +0000</pubDate><guid>/publication/myers-asynchronous-2013/</guid><description/></item><item><title>Using decision diagrams to compactly represent the state space for explicit model checking</title><link>/publication/zheng-using-2012/</link><pubDate>Thu, 01 Nov 2012 00:00:00 +0000</pubDate><guid>/publication/zheng-using-2012/</guid><description/></item><item><title>An Improvement in Partial Order Reduction Using Behavioral Analysis</title><link>/publication/zhang-improvement-2012/</link><pubDate>Wed, 01 Aug 2012 00:00:00 +0000</pubDate><guid>/publication/zhang-improvement-2012/</guid><description/></item><item><title>A Compositional Minimization Approach for Large Asynchronous Design Verification</title><link>/publication/zheng-compositional-2012/</link><pubDate>Sun, 01 Jul 2012 00:00:00 +0000</pubDate><guid>/publication/zheng-compositional-2012/</guid><description/></item><item><title>Erlang-delayed stochastic chemical kinetic formalism for efficient analysis of biological systems with non-elementary reaction effects</title><link>/publication/kuwahara-erlang-delayed-2011/</link><pubDate>Mon, 01 Aug 2011 00:00:00 +0000</pubDate><guid>/publication/kuwahara-erlang-delayed-2011/</guid><description/></item><item><title>Verification of Analog/Mixed-Signal Circuits Using Labeled Hybrid Petri Nets</title><link>/publication/little-verification-2011/</link><pubDate>Fri, 01 Apr 2011 00:00:00 +0000</pubDate><guid>/publication/little-verification-2011/</guid><description/></item><item><title>Effecient Stochastic Simulation to Analyze Targeted Properties of Biological Systems</title><link>/publication/kuwahara-effecient-2010/</link><pubDate>Sun, 01 Aug 2010 00:00:00 +0000</pubDate><guid>/publication/kuwahara-effecient-2010/</guid><description/></item><item><title>Stochastic Control</title><link>/publication/myers-stochastic-2010/</link><pubDate>Sun, 01 Aug 2010 00:00:00 +0000</pubDate><guid>/publication/myers-stochastic-2010/</guid><description/></item><item><title>Design and analysis of a robust genetic Muller C-element</title><link>/publication/nguyen-design-2010/</link><pubDate>Fri, 21 May 2010 00:00:00 +0000</pubDate><guid>/publication/nguyen-design-2010/</guid><description/></item><item><title>iSSA: An incremental stochastic simulation algorithm for genetic circuits</title><link>/publication/winstead-issa-2010/</link><pubDate>Sat, 01 May 2010 00:00:00 +0000</pubDate><guid>/publication/winstead-issa-2010/</guid><description/></item><item><title>Analog/mixed-signal circuit verification using models generated from simulation traces</title><link>/publication/little-analogmixed-signal-2010/</link><pubDate>Thu, 01 Apr 2010 00:00:00 +0000</pubDate><guid>/publication/little-analogmixed-signal-2010/</guid><description/></item><item><title>A Behavioral Synthesis System for Asynchronous Circuits with Bundled-data Implementation</title><link>/publication/hamada-behavioral-2009/</link><pubDate>Thu, 01 Jan 2009 00:00:00 +0000</pubDate><guid>/publication/hamada-behavioral-2009/</guid><description/></item><item><title>Verification of Analog/Mixed-Signal Circuits Using Symbolic Methods</title><link>/publication/walter-verification-2008/</link><pubDate>Mon, 01 Dec 2008 00:00:00 +0000</pubDate><guid>/publication/walter-verification-2008/</guid><description/></item><item><title>Abstract Modeling and Simulation Aided Verification of Analog/Mixed-Signal Circuits</title><link>/publication/little-abstract-2008/</link><pubDate>Tue, 01 Jul 2008 00:00:00 +0000</pubDate><guid>/publication/little-abstract-2008/</guid><description/></item><item><title>A behavioral synthesis method for asynchronous circuits with bundled-data implementation (Tool paper)</title><link>/publication/naohiro-hamada-behavioral-2008/</link><pubDate>Sun, 01 Jun 2008 00:00:00 +0000</pubDate><guid>/publication/naohiro-hamada-behavioral-2008/</guid><description/></item><item><title>Application of Automated Model Generation Techniques to Analog/Mixed-Signal Circuits</title><link>/publication/little-application-2007/</link><pubDate>Sat, 01 Dec 2007 00:00:00 +0000</pubDate><guid>/publication/little-application-2007/</guid><description/></item><item><title>Analog/Mixed-Signal Circuit Verification Using Models Generated from Simulation Traces</title><link>/publication/little-analogmixed-signal-2007/</link><pubDate>Mon, 01 Oct 2007 00:00:00 +0000</pubDate><guid>/publication/little-analogmixed-signal-2007/</guid><description/></item><item><title>Bounded Model Checking of Analog and Mixed-Signal Circuits Using an SMT Solver</title><link>/publication/walter-bounded-2007/</link><pubDate>Mon, 01 Oct 2007 00:00:00 +0000</pubDate><guid>/publication/walter-bounded-2007/</guid><description/></item><item><title>Production-Passage-Time Approximation: A New Approximation Method to Accelerate the Simulation Process of Enzymatic Reactions</title><link>/publication/kuwahara-production-passage-time-2007/</link><pubDate>Sun, 01 Apr 2007 00:00:00 +0000</pubDate><guid>/publication/kuwahara-production-passage-time-2007/</guid><description/></item><item><title>Verification of Analog/Mixed-Signal Circuits Using Labeled Hybrid Petri Nets</title><link>/publication/little-verification-2006/</link><pubDate>Wed, 01 Nov 2006 00:00:00 +0000</pubDate><guid>/publication/little-verification-2006/</guid><description/></item><item><title>ILP-based Scheduling for Asynchronous Circuits in Bundled-Data Implementation</title><link>/publication/saito-ilp-based-2006/</link><pubDate>Fri, 01 Sep 2006 00:00:00 +0000</pubDate><guid>/publication/saito-ilp-based-2006/</guid><description/></item><item><title>Abstracted stochastic analysis of type 1 pili expression in E. coli</title><link>/publication/kuwahara-abstracted-2006/</link><pubDate>Thu, 01 Jun 2006 00:00:00 +0000</pubDate><guid>/publication/kuwahara-abstracted-2006/</guid><description/></item><item><title>Learning genetic regulatory network connectivity from time series data</title><link>/publication/barker-learning-2006/</link><pubDate>Wed, 01 Mar 2006 00:00:00 +0000</pubDate><guid>/publication/barker-learning-2006/</guid><description/></item><item><title>Failure Trace Analysis of Timed Circuits for Automatic Timing Constraints Derivation</title><link>/publication/kitai-failure-2005/</link><pubDate>Tue, 01 Nov 2005 00:00:00 +0000</pubDate><guid>/publication/kitai-failure-2005/</guid><description/></item><item><title>Partial Order Reduction for Detecting Safety and Timing Failures of Timed Circuits</title><link>/publication/pradubsuwun-partial-2005/</link><pubDate>Fri, 01 Jul 2005 00:00:00 +0000</pubDate><guid>/publication/pradubsuwun-partial-2005/</guid><description/></item><item><title>A scheduling method for asynchronous bundled-data implementations</title><link>/publication/saito-scheduling-2005/</link><pubDate>Wed, 01 Jun 2005 00:00:00 +0000</pubDate><guid>/publication/saito-scheduling-2005/</guid><description/></item><item><title>Asynchronous abstraction methodology for genetic regulatory networks</title><link>/publication/kuwahara-asynchronous-2005/</link><pubDate>Fri, 01 Apr 2005 00:00:00 +0000</pubDate><guid>/publication/kuwahara-asynchronous-2005/</guid><description/></item><item><title>Partial Order Reduction for Detecting Safety and Timing Failures of Timed Circuits</title><link>/publication/pradubsuwun-partial-2004/</link><pubDate>Mon, 01 Nov 2004 00:00:00 +0000</pubDate><guid>/publication/pradubsuwun-partial-2004/</guid><description/></item><item><title>Verification of Analog and Mixed-Signal Circuits Using Timed Hybrid Petri Nets</title><link>/publication/little-verification-2004/</link><pubDate>Mon, 01 Nov 2004 00:00:00 +0000</pubDate><guid>/publication/little-verification-2004/</guid><description/></item><item><title>Partial Order Reduction for Timed Circuit Verification Based on Level Oriented Model</title><link>/publication/kitai-partial-2003/</link><pubDate>Mon, 01 Dec 2003 00:00:00 +0000</pubDate><guid>/publication/kitai-partial-2003/</guid><description/></item><item><title>Verification of timed circuits with failure directed abstractions</title><link>/publication/zheng-verification-2003/</link><pubDate>Wed, 01 Oct 2003 00:00:00 +0000</pubDate><guid>/publication/zheng-verification-2003/</guid><description/></item><item><title>Asynchronous Circuit Design (in Japanese)</title><link>/publication/myers-asynchronous-2003/</link><pubDate>Mon, 01 Sep 2003 00:00:00 +0000</pubDate><guid>/publication/myers-asynchronous-2003/</guid><description/></item><item><title>Verifying synchronization strategies</title><link>/publication/myers-verifying-2003/</link><pubDate>Mon, 01 Sep 2003 00:00:00 +0000</pubDate><guid>/publication/myers-verifying-2003/</guid><description/></item><item><title>Modular Synthesis of Timed Circuits Using Partial Order Reduction</title><link>/publication/yoneda-modular-2002/</link><pubDate>Sun, 01 Dec 2002 00:00:00 +0000</pubDate><guid>/publication/yoneda-modular-2002/</guid><description/></item><item><title>Framework of Timed Trace Theoretic Verification Revisited</title><link>/publication/zhou-framework-2002/</link><pubDate>Tue, 01 Oct 2002 00:00:00 +0000</pubDate><guid>/publication/zhou-framework-2002/</guid><description/></item><item><title>Automatic Derivation of Timing Constraints by Failure Analysis</title><link>/publication/yoneda-automatic-2002/</link><pubDate>Mon, 01 Jul 2002 00:00:00 +0000</pubDate><guid>/publication/yoneda-automatic-2002/</guid><description/></item><item><title>Modular Synthesis of Timed Circuits using Partial Orders on LPNs</title><link>/publication/mercer-modular-2002/</link><pubDate>Mon, 01 Apr 2002 00:00:00 +0000</pubDate><guid>/publication/mercer-modular-2002/</guid><description/></item><item><title>Framework of Timed Trace Theoretic Verification Revisited</title><link>/publication/zhou-framework-2001/</link><pubDate>Thu, 01 Nov 2001 00:00:00 +0000</pubDate><guid>/publication/zhou-framework-2001/</guid><description/></item><item><title>Improved POSET timing analysis in timed Petri nets</title><link>/publication/mercer-improved-2001/</link><pubDate>Mon, 01 Oct 2001 00:00:00 +0000</pubDate><guid>/publication/mercer-improved-2001/</guid><description/></item><item><title>Modular Synthesis of Timed Circuits using Partial Orders on LPNs</title><link>/publication/mercer-modular-2001/</link><pubDate>Mon, 01 Oct 2001 00:00:00 +0000</pubDate><guid>/publication/mercer-modular-2001/</guid><description/></item><item><title>Automatic Abstraction for Verification of Timed Circuits and Systems?</title><link>/publication/zheng-automatic-2001/</link><pubDate>Sun, 01 Jul 2001 00:00:00 +0000</pubDate><guid>/publication/zheng-automatic-2001/</guid><description/></item><item><title>Automatic Abstraction for Synthesis and Verification of Deterministic Timed Systems</title><link>/publication/zheng-automatic-2000/</link><pubDate>Fri, 01 Dec 2000 00:00:00 +0000</pubDate><guid>/publication/zheng-automatic-2000/</guid><description/></item><item><title>Apparatus and Method for Parallel Processing and Self-Timed Serial Marking of Variable Length Instructions</title><link>/publication/ginosar-apparatus-1999/</link><pubDate>Tue, 02 Nov 1999 00:00:00 +0000</pubDate><guid>/publication/ginosar-apparatus-1999/</guid><description/></item><item><title>Apparatus and method for self-timed marking of variable length instructions having length-affecting prefix bytes</title><link>/publication/ginosar-apparatus-1999-1/</link><pubDate>Tue, 07 Sep 1999 00:00:00 +0000</pubDate><guid>/publication/ginosar-apparatus-1999-1/</guid><description/></item><item><title>Efficient self-timed marking of lengthy variable length instructions</title><link>/publication/ginosar-efficient-1999/</link><pubDate>Tue, 24 Aug 1999 00:00:00 +0000</pubDate><guid>/publication/ginosar-efficient-1999/</guid><description/></item><item><title>Branch instruction handling in a self-timed marking system</title><link>/publication/ginosar-branch-1999/</link><pubDate>Tue, 03 Aug 1999 00:00:00 +0000</pubDate><guid>/publication/ginosar-branch-1999/</guid><description/></item><item><title>Timed Event/Level Structures</title><link>/publication/belluomini-timed-1997/</link><pubDate>Mon, 01 Dec 1997 00:00:00 +0000</pubDate><guid>/publication/belluomini-timed-1997/</guid><description/></item><item><title>Synthesis of timed circuits using BDDs</title><link>/publication/thacker-synthesis-1997/</link><pubDate>Thu, 01 May 1997 00:00:00 +0000</pubDate><guid>/publication/thacker-synthesis-1997/</guid><description/></item><item><title>Fate and Fortune in Rural China: Social Structure and Population Behavior in Liaoning</title><link>/publication/lee-fate-1997/</link><pubDate>Wed, 01 Jan 1997 00:00:00 +0000</pubDate><guid>/publication/lee-fate-1997/</guid><description/></item><item><title>Computer Aided Synthesis and Verification of Gate-Level Timed Circuits</title><link>/publication/myers-computer-1995/</link><pubDate>Sun, 01 Oct 1995 00:00:00 +0000</pubDate><guid>/publication/myers-computer-1995/</guid><description/></item></channel></rss>