Classic Timing Analyzer report for Cyclops
Sat Aug 29 13:15:13 2009
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Setup: 'IFCLK'
  8. Clock Hold: 'clock'
  9. Clock Hold: 'IFCLK'
 10. tco
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                ;
+------------------------------+------------+----------------------------------+------------------------------------------------+----------------------------------+------------------------------+------------+----------+--------------+
; Type                         ; Slack      ; Required Time                    ; Actual Time                                    ; From                             ; To                           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------+----------------------------------+------------------------------------------------+----------------------------------+------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A        ; None                             ; 12.951 ns                                      ; ADF4112_SPI:ADF4112|ready        ; DEBUG_LED0                   ; IFCLK      ; --       ; 0            ;
; Clock Setup: 'IFCLK'         ; 19.386 ns  ; 48.00 MHz ( period = 20.833 ns ) ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; spi_clock[1]                     ; spi_clock[0]                 ; IFCLK      ; IFCLK    ; 0            ;
; Clock Setup: 'clock'         ; 199.833 ns ; 4.80 MHz ( period = 208.330 ns ) ; 117.69 MHz ( period = 8.497 ns )               ; ADF4112_SPI:ADF4112|bit_count[1] ; ADF4112_SPI:ADF4112|SPI_data ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; 0.499 ns   ; 4.80 MHz ( period = 208.330 ns ) ; N/A                                            ; ADF4112_SPI:ADF4112|SPI_LE       ; ADF4112_SPI:ADF4112|SPI_LE   ; clock      ; clock    ; 0            ;
; Clock Hold: 'IFCLK'          ; 0.499 ns   ; 48.00 MHz ( period = 20.833 ns ) ; N/A                                            ; spi_clock[0]                     ; spi_clock[0]                 ; IFCLK      ; IFCLK    ; 0            ;
; Total number of failed paths ;            ;                                  ;                                                ;                                  ;                              ;            ;          ; 0            ;
+------------------------------+------------+----------------------------------+------------------------------------------------+----------------------------------+------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                              ;
+---------------------------------------------------------------------+--------------------+------+-------+-------------+
; Option                                                              ; Setting            ; From ; To    ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+-------+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;       ;             ;
; Timing Models                                                       ; Final              ;      ;       ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;       ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;       ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;       ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;       ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;       ;             ;
; fmax Requirement                                                    ; 48 MHz             ;      ;       ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;       ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;       ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;       ;             ;
; Enable Clock Latency                                                ; Off                ;      ;       ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;       ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;       ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;       ;             ;
; Number of paths to report                                           ; 200                ;      ;       ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;       ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;       ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;       ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;       ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;       ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;       ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;       ;             ;
; Clock Settings                                                      ; IFCLK              ;      ; IFCLK ;             ;
; Clock Settings                                                      ; clock              ;      ; clock ;             ;
+---------------------------------------------------------------------+--------------------+------+-------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                    ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+----------+-----------------------+---------------------+----------+--------------+
; Clock Node Name ; Clock Setting Name ; Type          ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset   ; Phase offset ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+----------+-----------------------+---------------------+----------+--------------+
; clock           ; clock              ; Internal Node ; 4.8 MHz          ; 0.000 ns      ; 0.000 ns     ; IFCLK    ; 1                     ; 10                  ; 3.116 ns ;              ;
; IFCLK           ; IFCLK              ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A      ;              ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+----------+-----------------------+---------------------+----------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                             ; To                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 199.833 ns                              ; 117.69 MHz ( period = 8.497 ns )                    ; ADF4112_SPI:ADF4112|bit_count[1] ; ADF4112_SPI:ADF4112|SPI_data     ; clock      ; clock    ; 208.330 ns                  ; 208.060 ns                ; 8.227 ns                ;
; 199.871 ns                              ; 118.22 MHz ( period = 8.459 ns )                    ; ADF4112_SPI:ADF4112|bit_count[2] ; ADF4112_SPI:ADF4112|SPI_data     ; clock      ; clock    ; 208.330 ns                  ; 208.060 ns                ; 8.189 ns                ;
; 200.067 ns                              ; 121.02 MHz ( period = 8.263 ns )                    ; First_LO_data[1]                 ; ADF4112_SPI:ADF4112|SPI_data     ; clock      ; clock    ; 208.330 ns                  ; 208.071 ns                ; 8.004 ns                ;
; 200.215 ns                              ; 123.23 MHz ( period = 8.115 ns )                    ; SPI_state[1]                     ; ADF4112_SPI:ADF4112|SPI_data     ; clock      ; clock    ; 208.330 ns                  ; 208.071 ns                ; 7.856 ns                ;
; 200.459 ns                              ; 127.05 MHz ( period = 7.871 ns )                    ; SPI_state[3]                     ; ADF4112_SPI:ADF4112|SPI_data     ; clock      ; clock    ; 208.330 ns                  ; 208.071 ns                ; 7.612 ns                ;
; 200.623 ns                              ; 129.75 MHz ( period = 7.707 ns )                    ; SPI_state[2]                     ; ADF4112_SPI:ADF4112|SPI_data     ; clock      ; clock    ; 208.330 ns                  ; 208.071 ns                ; 7.448 ns                ;
; 200.953 ns                              ; 135.56 MHz ( period = 7.377 ns )                    ; First_LO_data[3]                 ; ADF4112_SPI:ADF4112|SPI_data     ; clock      ; clock    ; 208.330 ns                  ; 208.071 ns                ; 7.118 ns                ;
; 201.159 ns                              ; 139.45 MHz ( period = 7.171 ns )                    ; First_LO_data[0]                 ; ADF4112_SPI:ADF4112|SPI_data     ; clock      ; clock    ; 208.330 ns                  ; 208.071 ns                ; 6.912 ns                ;
; 201.357 ns                              ; 143.41 MHz ( period = 6.973 ns )                    ; Second_LO_data[0]                ; ADF4112_SPI:ADF4112|SPI_data     ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 6.709 ns                ;
; 201.599 ns                              ; 148.57 MHz ( period = 6.731 ns )                    ; First_LO_data[5]                 ; ADF4112_SPI:ADF4112|SPI_data     ; clock      ; clock    ; 208.330 ns                  ; 208.071 ns                ; 6.472 ns                ;
; 201.605 ns                              ; 148.70 MHz ( period = 6.725 ns )                    ; Second_LO_data[4]                ; ADF4112_SPI:ADF4112|SPI_data     ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 6.461 ns                ;
; 201.860 ns                              ; 154.56 MHz ( period = 6.470 ns )                    ; Second_LO_data[2]                ; ADF4112_SPI:ADF4112|SPI_data     ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 6.206 ns                ;
; 202.191 ns                              ; 162.89 MHz ( period = 6.139 ns )                    ; ADF4112_SPI:ADF4112|bit_count[3] ; ADF4112_SPI:ADF4112|SPI_data     ; clock      ; clock    ; 208.330 ns                  ; 208.060 ns                ; 5.869 ns                ;
; 202.223 ns                              ; 163.75 MHz ( period = 6.107 ns )                    ; SPI2_state[1]                    ; start1                           ; clock      ; clock    ; 208.330 ns                  ; 208.070 ns                ; 5.847 ns                ;
; 202.403 ns                              ; 168.72 MHz ( period = 5.927 ns )                    ; ADF4112_SPI:ADF4112|bit_count[4] ; ADF4112_SPI:ADF4112|SPI_data     ; clock      ; clock    ; 208.330 ns                  ; 208.060 ns                ; 5.657 ns                ;
; 202.438 ns                              ; 169.72 MHz ( period = 5.892 ns )                    ; SPI2_state[2]                    ; start1                           ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 5.628 ns                ;
; 202.483 ns                              ; 171.03 MHz ( period = 5.847 ns )                    ; SPI2_state[0]                    ; start1                           ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 5.583 ns                ;
; 202.493 ns                              ; 171.32 MHz ( period = 5.837 ns )                    ; First_LO_data[20]                ; ADF4112_SPI:ADF4112|SPI_data     ; clock      ; clock    ; 208.330 ns                  ; 208.071 ns                ; 5.578 ns                ;
; 202.610 ns                              ; 174.83 MHz ( period = 5.720 ns )                    ; Second_LO_data[1]                ; ADF4112_SPI:ADF4112|SPI_data     ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 5.456 ns                ;
; 202.717 ns                              ; 178.16 MHz ( period = 5.613 ns )                    ; SPI_state[1]                     ; start1                           ; clock      ; clock    ; 208.330 ns                  ; 208.070 ns                ; 5.353 ns                ;
; 202.720 ns                              ; 178.25 MHz ( period = 5.610 ns )                    ; ADF4112_SPI:ADF4112|bit_count[0] ; ADF4112_SPI:ADF4112|SPI_data     ; clock      ; clock    ; 208.330 ns                  ; 208.060 ns                ; 5.340 ns                ;
; 202.744 ns                              ; 179.02 MHz ( period = 5.586 ns )                    ; SPI2_state[3]                    ; start1                           ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 5.322 ns                ;
; 203.024 ns                              ; 188.47 MHz ( period = 5.306 ns )                    ; ADF4112_SPI:ADF4112|ready        ; start1                           ; clock      ; clock    ; 208.330 ns                  ; 208.070 ns                ; 5.046 ns                ;
; 203.139 ns                              ; 192.64 MHz ( period = 5.191 ns )                    ; SPI_state[2]                     ; start1                           ; clock      ; clock    ; 208.330 ns                  ; 208.070 ns                ; 4.931 ns                ;
; 203.168 ns                              ; 193.72 MHz ( period = 5.162 ns )                    ; Second_LO_data[6]                ; ADF4112_SPI:ADF4112|SPI_data     ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 4.898 ns                ;
; 203.262 ns                              ; 197.32 MHz ( period = 5.068 ns )                    ; SPI_state[0]                     ; start1                           ; clock      ; clock    ; 208.330 ns                  ; 208.071 ns                ; 4.809 ns                ;
; 203.292 ns                              ; 198.49 MHz ( period = 5.038 ns )                    ; SPI_state[3]                     ; start1                           ; clock      ; clock    ; 208.330 ns                  ; 208.070 ns                ; 4.778 ns                ;
; 203.658 ns                              ; 214.04 MHz ( period = 4.672 ns )                    ; Second_LO_data[20]               ; ADF4112_SPI:ADF4112|SPI_data     ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 4.408 ns                ;
; 203.734 ns                              ; 217.58 MHz ( period = 4.596 ns )                    ; SPI_state[3]                     ; Second_LO_data[6]                ; clock      ; clock    ; 208.330 ns                  ; 208.071 ns                ; 4.337 ns                ;
; 203.803 ns                              ; 220.90 MHz ( period = 4.527 ns )                    ; SPI_state[1]                     ; SPI2_state[0]                    ; clock      ; clock    ; 208.330 ns                  ; 208.070 ns                ; 4.267 ns                ;
; 203.806 ns                              ; 221.04 MHz ( period = 4.524 ns )                    ; SPI2_state[2]                    ; First_LO_data[5]                 ; clock      ; clock    ; 208.330 ns                  ; 208.062 ns                ; 4.256 ns                ;
; 203.806 ns                              ; 221.04 MHz ( period = 4.524 ns )                    ; SPI2_state[2]                    ; First_LO_data[3]                 ; clock      ; clock    ; 208.330 ns                  ; 208.062 ns                ; 4.256 ns                ;
; 203.806 ns                              ; 221.04 MHz ( period = 4.524 ns )                    ; SPI2_state[2]                    ; First_LO_data[20]                ; clock      ; clock    ; 208.330 ns                  ; 208.062 ns                ; 4.256 ns                ;
; 203.806 ns                              ; 221.04 MHz ( period = 4.524 ns )                    ; SPI2_state[2]                    ; First_LO_data[0]                 ; clock      ; clock    ; 208.330 ns                  ; 208.062 ns                ; 4.256 ns                ;
; 203.806 ns                              ; 221.04 MHz ( period = 4.524 ns )                    ; SPI2_state[2]                    ; First_LO_data[1]                 ; clock      ; clock    ; 208.330 ns                  ; 208.062 ns                ; 4.256 ns                ;
; 203.926 ns                              ; 227.07 MHz ( period = 4.404 ns )                    ; start1                           ; start1                           ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 4.140 ns                ;
; 203.930 ns                              ; 227.27 MHz ( period = 4.400 ns )                    ; ADF4112_SPI:ADF4112|ready        ; Second_LO_data[6]                ; clock      ; clock    ; 208.330 ns                  ; 208.071 ns                ; 4.141 ns                ;
; 204.062 ns                              ; 234.30 MHz ( period = 4.268 ns )                    ; SPI_state[3]                     ; Second_LO_data[4]                ; clock      ; clock    ; 208.330 ns                  ; 208.071 ns                ; 4.009 ns                ;
; 204.062 ns                              ; 234.30 MHz ( period = 4.268 ns )                    ; SPI_state[3]                     ; Second_LO_data[0]                ; clock      ; clock    ; 208.330 ns                  ; 208.071 ns                ; 4.009 ns                ;
; 204.062 ns                              ; 234.30 MHz ( period = 4.268 ns )                    ; SPI_state[3]                     ; Second_LO_data[20]               ; clock      ; clock    ; 208.330 ns                  ; 208.071 ns                ; 4.009 ns                ;
; 204.062 ns                              ; 234.30 MHz ( period = 4.268 ns )                    ; SPI_state[3]                     ; Second_LO_data[2]                ; clock      ; clock    ; 208.330 ns                  ; 208.071 ns                ; 4.009 ns                ;
; 204.123 ns                              ; 237.70 MHz ( period = 4.207 ns )                    ; SPI2_state[0]                    ; First_LO_data[5]                 ; clock      ; clock    ; 208.330 ns                  ; 208.062 ns                ; 3.939 ns                ;
; 204.123 ns                              ; 237.70 MHz ( period = 4.207 ns )                    ; SPI2_state[0]                    ; First_LO_data[3]                 ; clock      ; clock    ; 208.330 ns                  ; 208.062 ns                ; 3.939 ns                ;
; 204.123 ns                              ; 237.70 MHz ( period = 4.207 ns )                    ; SPI2_state[0]                    ; First_LO_data[20]                ; clock      ; clock    ; 208.330 ns                  ; 208.062 ns                ; 3.939 ns                ;
; 204.123 ns                              ; 237.70 MHz ( period = 4.207 ns )                    ; SPI2_state[0]                    ; First_LO_data[0]                 ; clock      ; clock    ; 208.330 ns                  ; 208.062 ns                ; 3.939 ns                ;
; 204.123 ns                              ; 237.70 MHz ( period = 4.207 ns )                    ; SPI2_state[0]                    ; First_LO_data[1]                 ; clock      ; clock    ; 208.330 ns                  ; 208.062 ns                ; 3.939 ns                ;
; 204.151 ns                              ; 239.29 MHz ( period = 4.179 ns )                    ; SPI_state[1]                     ; First_LO_data[5]                 ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 3.915 ns                ;
; 204.151 ns                              ; 239.29 MHz ( period = 4.179 ns )                    ; SPI_state[1]                     ; First_LO_data[3]                 ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 3.915 ns                ;
; 204.151 ns                              ; 239.29 MHz ( period = 4.179 ns )                    ; SPI_state[1]                     ; First_LO_data[20]                ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 3.915 ns                ;
; 204.151 ns                              ; 239.29 MHz ( period = 4.179 ns )                    ; SPI_state[1]                     ; First_LO_data[0]                 ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 3.915 ns                ;
; 204.151 ns                              ; 239.29 MHz ( period = 4.179 ns )                    ; SPI_state[1]                     ; First_LO_data[1]                 ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 3.915 ns                ;
; 204.225 ns                              ; 243.61 MHz ( period = 4.105 ns )                    ; SPI_state[2]                     ; SPI2_state[0]                    ; clock      ; clock    ; 208.330 ns                  ; 208.070 ns                ; 3.845 ns                ;
; 204.229 ns                              ; 243.84 MHz ( period = 4.101 ns )                    ; SPI_state[1]                     ; Second_LO_data[1]                ; clock      ; clock    ; 208.330 ns                  ; 208.071 ns                ; 3.842 ns                ;
; 204.258 ns                              ; 245.58 MHz ( period = 4.072 ns )                    ; ADF4112_SPI:ADF4112|ready        ; Second_LO_data[4]                ; clock      ; clock    ; 208.330 ns                  ; 208.071 ns                ; 3.813 ns                ;
; 204.258 ns                              ; 245.58 MHz ( period = 4.072 ns )                    ; ADF4112_SPI:ADF4112|ready        ; Second_LO_data[0]                ; clock      ; clock    ; 208.330 ns                  ; 208.071 ns                ; 3.813 ns                ;
; 204.258 ns                              ; 245.58 MHz ( period = 4.072 ns )                    ; ADF4112_SPI:ADF4112|ready        ; Second_LO_data[20]               ; clock      ; clock    ; 208.330 ns                  ; 208.071 ns                ; 3.813 ns                ;
; 204.258 ns                              ; 245.58 MHz ( period = 4.072 ns )                    ; ADF4112_SPI:ADF4112|ready        ; Second_LO_data[2]                ; clock      ; clock    ; 208.330 ns                  ; 208.071 ns                ; 3.813 ns                ;
; 204.348 ns                              ; 251.13 MHz ( period = 3.982 ns )                    ; SPI_state[0]                     ; SPI2_state[0]                    ; clock      ; clock    ; 208.330 ns                  ; 208.071 ns                ; 3.723 ns                ;
; 204.377 ns                              ; 252.97 MHz ( period = 3.953 ns )                    ; SPI_state[1]                     ; Second_LO_data[6]                ; clock      ; clock    ; 208.330 ns                  ; 208.071 ns                ; 3.694 ns                ;
; 204.378 ns                              ; 253.04 MHz ( period = 3.952 ns )                    ; SPI_state[3]                     ; SPI2_state[0]                    ; clock      ; clock    ; 208.330 ns                  ; 208.070 ns                ; 3.692 ns                ;
; 204.432 ns                              ; 256.54 MHz ( period = 3.898 ns )                    ; ADF4112_SPI:ADF4112|SPI_state~8  ; ADF4112_SPI:ADF4112|bit_count[1] ; clock      ; clock    ; 208.330 ns                  ; 208.073 ns                ; 3.641 ns                ;
; 204.432 ns                              ; 256.54 MHz ( period = 3.898 ns )                    ; ADF4112_SPI:ADF4112|SPI_state~8  ; ADF4112_SPI:ADF4112|bit_count[3] ; clock      ; clock    ; 208.330 ns                  ; 208.073 ns                ; 3.641 ns                ;
; 204.432 ns                              ; 256.54 MHz ( period = 3.898 ns )                    ; ADF4112_SPI:ADF4112|SPI_state~8  ; ADF4112_SPI:ADF4112|bit_count[0] ; clock      ; clock    ; 208.330 ns                  ; 208.073 ns                ; 3.641 ns                ;
; 204.432 ns                              ; 256.54 MHz ( period = 3.898 ns )                    ; ADF4112_SPI:ADF4112|SPI_state~8  ; ADF4112_SPI:ADF4112|bit_count[4] ; clock      ; clock    ; 208.330 ns                  ; 208.073 ns                ; 3.641 ns                ;
; 204.432 ns                              ; 256.54 MHz ( period = 3.898 ns )                    ; ADF4112_SPI:ADF4112|SPI_state~8  ; ADF4112_SPI:ADF4112|bit_count[2] ; clock      ; clock    ; 208.330 ns                  ; 208.073 ns                ; 3.641 ns                ;
; 204.438 ns                              ; 256.94 MHz ( period = 3.892 ns )                    ; ADF4112_SPI:ADF4112|ready        ; SPI2_state[0]                    ; clock      ; clock    ; 208.330 ns                  ; 208.070 ns                ; 3.632 ns                ;
; 204.465 ns                              ; 258.73 MHz ( period = 3.865 ns )                    ; start1                           ; ADF4112_SPI:ADF4112|bit_count[1] ; clock      ; clock    ; 208.330 ns                  ; 208.073 ns                ; 3.608 ns                ;
; 204.465 ns                              ; 258.73 MHz ( period = 3.865 ns )                    ; start1                           ; ADF4112_SPI:ADF4112|bit_count[3] ; clock      ; clock    ; 208.330 ns                  ; 208.073 ns                ; 3.608 ns                ;
; 204.465 ns                              ; 258.73 MHz ( period = 3.865 ns )                    ; start1                           ; ADF4112_SPI:ADF4112|bit_count[0] ; clock      ; clock    ; 208.330 ns                  ; 208.073 ns                ; 3.608 ns                ;
; 204.465 ns                              ; 258.73 MHz ( period = 3.865 ns )                    ; start1                           ; ADF4112_SPI:ADF4112|bit_count[4] ; clock      ; clock    ; 208.330 ns                  ; 208.073 ns                ; 3.608 ns                ;
; 204.465 ns                              ; 258.73 MHz ( period = 3.865 ns )                    ; start1                           ; ADF4112_SPI:ADF4112|bit_count[2] ; clock      ; clock    ; 208.330 ns                  ; 208.073 ns                ; 3.608 ns                ;
; 204.474 ns                              ; 259.34 MHz ( period = 3.856 ns )                    ; ADF4112_SPI:ADF4112|ready        ; SPI2_state[1]                    ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 3.592 ns                ;
; 204.573 ns                              ; 266.17 MHz ( period = 3.757 ns )                    ; SPI_state[2]                     ; First_LO_data[5]                 ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 3.493 ns                ;
; 204.573 ns                              ; 266.17 MHz ( period = 3.757 ns )                    ; SPI_state[2]                     ; First_LO_data[3]                 ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 3.493 ns                ;
; 204.573 ns                              ; 266.17 MHz ( period = 3.757 ns )                    ; SPI_state[2]                     ; First_LO_data[20]                ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 3.493 ns                ;
; 204.573 ns                              ; 266.17 MHz ( period = 3.757 ns )                    ; SPI_state[2]                     ; First_LO_data[0]                 ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 3.493 ns                ;
; 204.573 ns                              ; 266.17 MHz ( period = 3.757 ns )                    ; SPI_state[2]                     ; First_LO_data[1]                 ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 3.493 ns                ;
; 204.590 ns                              ; 267.38 MHz ( period = 3.740 ns )                    ; ADF4112_SPI:ADF4112|SPI_state~7  ; ADF4112_SPI:ADF4112|bit_count[1] ; clock      ; clock    ; 208.330 ns                  ; 208.073 ns                ; 3.483 ns                ;
; 204.590 ns                              ; 267.38 MHz ( period = 3.740 ns )                    ; ADF4112_SPI:ADF4112|SPI_state~7  ; ADF4112_SPI:ADF4112|bit_count[3] ; clock      ; clock    ; 208.330 ns                  ; 208.073 ns                ; 3.483 ns                ;
; 204.590 ns                              ; 267.38 MHz ( period = 3.740 ns )                    ; ADF4112_SPI:ADF4112|SPI_state~7  ; ADF4112_SPI:ADF4112|bit_count[0] ; clock      ; clock    ; 208.330 ns                  ; 208.073 ns                ; 3.483 ns                ;
; 204.590 ns                              ; 267.38 MHz ( period = 3.740 ns )                    ; ADF4112_SPI:ADF4112|SPI_state~7  ; ADF4112_SPI:ADF4112|bit_count[4] ; clock      ; clock    ; 208.330 ns                  ; 208.073 ns                ; 3.483 ns                ;
; 204.590 ns                              ; 267.38 MHz ( period = 3.740 ns )                    ; ADF4112_SPI:ADF4112|SPI_state~7  ; ADF4112_SPI:ADF4112|bit_count[2] ; clock      ; clock    ; 208.330 ns                  ; 208.073 ns                ; 3.483 ns                ;
; 204.601 ns                              ; 268.17 MHz ( period = 3.729 ns )                    ; ADF4112_SPI:ADF4112|bit_count[3] ; ADF4112_SPI:ADF4112|SPI_state~8  ; clock      ; clock    ; 208.330 ns                  ; 208.059 ns                ; 3.458 ns                ;
; 204.603 ns                              ; 268.31 MHz ( period = 3.727 ns )                    ; ADF4112_SPI:ADF4112|bit_count[3] ; ADF4112_SPI:ADF4112|SPI_LE       ; clock      ; clock    ; 208.330 ns                  ; 208.059 ns                ; 3.456 ns                ;
; 204.657 ns                              ; 272.26 MHz ( period = 3.673 ns )                    ; SPI_state[2]                     ; Second_LO_data[1]                ; clock      ; clock    ; 208.330 ns                  ; 208.071 ns                ; 3.414 ns                ;
; 204.685 ns                              ; 274.35 MHz ( period = 3.645 ns )                    ; ADF4112_SPI:ADF4112|SPI_state~8  ; ADF4112_SPI:ADF4112|ready        ; clock      ; clock    ; 208.330 ns                  ; 208.062 ns                ; 3.377 ns                ;
; 204.696 ns                              ; 275.18 MHz ( period = 3.634 ns )                    ; SPI_state[0]                     ; First_LO_data[5]                 ; clock      ; clock    ; 208.330 ns                  ; 208.067 ns                ; 3.371 ns                ;
; 204.696 ns                              ; 275.18 MHz ( period = 3.634 ns )                    ; SPI_state[0]                     ; First_LO_data[3]                 ; clock      ; clock    ; 208.330 ns                  ; 208.067 ns                ; 3.371 ns                ;
; 204.696 ns                              ; 275.18 MHz ( period = 3.634 ns )                    ; SPI_state[0]                     ; First_LO_data[20]                ; clock      ; clock    ; 208.330 ns                  ; 208.067 ns                ; 3.371 ns                ;
; 204.696 ns                              ; 275.18 MHz ( period = 3.634 ns )                    ; SPI_state[0]                     ; First_LO_data[0]                 ; clock      ; clock    ; 208.330 ns                  ; 208.067 ns                ; 3.371 ns                ;
; 204.696 ns                              ; 275.18 MHz ( period = 3.634 ns )                    ; SPI_state[0]                     ; First_LO_data[1]                 ; clock      ; clock    ; 208.330 ns                  ; 208.067 ns                ; 3.371 ns                ;
; 204.705 ns                              ; 275.86 MHz ( period = 3.625 ns )                    ; SPI_state[1]                     ; Second_LO_data[4]                ; clock      ; clock    ; 208.330 ns                  ; 208.071 ns                ; 3.366 ns                ;
; 204.705 ns                              ; 275.86 MHz ( period = 3.625 ns )                    ; SPI_state[1]                     ; Second_LO_data[0]                ; clock      ; clock    ; 208.330 ns                  ; 208.071 ns                ; 3.366 ns                ;
; 204.705 ns                              ; 275.86 MHz ( period = 3.625 ns )                    ; SPI_state[1]                     ; Second_LO_data[20]               ; clock      ; clock    ; 208.330 ns                  ; 208.071 ns                ; 3.366 ns                ;
; 204.705 ns                              ; 275.86 MHz ( period = 3.625 ns )                    ; SPI_state[1]                     ; Second_LO_data[2]                ; clock      ; clock    ; 208.330 ns                  ; 208.071 ns                ; 3.366 ns                ;
; 204.706 ns                              ; 275.94 MHz ( period = 3.624 ns )                    ; SPI_state[3]                     ; Second_LO_data[1]                ; clock      ; clock    ; 208.330 ns                  ; 208.071 ns                ; 3.365 ns                ;
; 204.726 ns                              ; 277.47 MHz ( period = 3.604 ns )                    ; SPI_state[3]                     ; First_LO_data[5]                 ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 3.340 ns                ;
; 204.726 ns                              ; 277.47 MHz ( period = 3.604 ns )                    ; SPI_state[3]                     ; First_LO_data[3]                 ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 3.340 ns                ;
; 204.726 ns                              ; 277.47 MHz ( period = 3.604 ns )                    ; SPI_state[3]                     ; First_LO_data[20]                ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 3.340 ns                ;
; 204.726 ns                              ; 277.47 MHz ( period = 3.604 ns )                    ; SPI_state[3]                     ; First_LO_data[0]                 ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 3.340 ns                ;
; 204.726 ns                              ; 277.47 MHz ( period = 3.604 ns )                    ; SPI_state[3]                     ; First_LO_data[1]                 ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 3.340 ns                ;
; 204.733 ns                              ; 278.01 MHz ( period = 3.597 ns )                    ; ADF4112_SPI:ADF4112|bit_count[1] ; ADF4112_SPI:ADF4112|SPI_state~8  ; clock      ; clock    ; 208.330 ns                  ; 208.059 ns                ; 3.326 ns                ;
; 204.735 ns                              ; 278.16 MHz ( period = 3.595 ns )                    ; ADF4112_SPI:ADF4112|bit_count[1] ; ADF4112_SPI:ADF4112|SPI_LE       ; clock      ; clock    ; 208.330 ns                  ; 208.059 ns                ; 3.324 ns                ;
; 204.737 ns                              ; 278.32 MHz ( period = 3.593 ns )                    ; SPI_state[3]                     ; start2                           ; clock      ; clock    ; 208.330 ns                  ; 208.071 ns                ; 3.334 ns                ;
; 204.757 ns                              ; 279.88 MHz ( period = 3.573 ns )                    ; ADF4112_SPI:ADF4112|bit_count[2] ; ADF4112_SPI:ADF4112|SPI_state~8  ; clock      ; clock    ; 208.330 ns                  ; 208.059 ns                ; 3.302 ns                ;
; 204.758 ns                              ; 279.96 MHz ( period = 3.572 ns )                    ; SPI_state[1]                     ; start2                           ; clock      ; clock    ; 208.330 ns                  ; 208.071 ns                ; 3.313 ns                ;
; 204.759 ns                              ; 280.03 MHz ( period = 3.571 ns )                    ; ADF4112_SPI:ADF4112|bit_count[2] ; ADF4112_SPI:ADF4112|SPI_LE       ; clock      ; clock    ; 208.330 ns                  ; 208.059 ns                ; 3.300 ns                ;
; 204.786 ns                              ; 282.17 MHz ( period = 3.544 ns )                    ; ADF4112_SPI:ADF4112|ready        ; First_LO_data[5]                 ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 3.280 ns                ;
; 204.786 ns                              ; 282.17 MHz ( period = 3.544 ns )                    ; ADF4112_SPI:ADF4112|ready        ; First_LO_data[3]                 ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 3.280 ns                ;
; 204.786 ns                              ; 282.17 MHz ( period = 3.544 ns )                    ; ADF4112_SPI:ADF4112|ready        ; First_LO_data[20]                ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 3.280 ns                ;
; 204.786 ns                              ; 282.17 MHz ( period = 3.544 ns )                    ; ADF4112_SPI:ADF4112|ready        ; First_LO_data[0]                 ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 3.280 ns                ;
; 204.786 ns                              ; 282.17 MHz ( period = 3.544 ns )                    ; ADF4112_SPI:ADF4112|ready        ; First_LO_data[1]                 ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 3.280 ns                ;
; 204.803 ns                              ; 283.53 MHz ( period = 3.527 ns )                    ; SPI_state[2]                     ; Second_LO_data[6]                ; clock      ; clock    ; 208.330 ns                  ; 208.071 ns                ; 3.268 ns                ;
; 204.813 ns                              ; 284.33 MHz ( period = 3.517 ns )                    ; ADF4112_SPI:ADF4112|bit_count[4] ; ADF4112_SPI:ADF4112|SPI_state~8  ; clock      ; clock    ; 208.330 ns                  ; 208.059 ns                ; 3.246 ns                ;
; 204.815 ns                              ; 284.50 MHz ( period = 3.515 ns )                    ; ADF4112_SPI:ADF4112|bit_count[4] ; ADF4112_SPI:ADF4112|SPI_LE       ; clock      ; clock    ; 208.330 ns                  ; 208.059 ns                ; 3.244 ns                ;
; 204.863 ns                              ; 288.43 MHz ( period = 3.467 ns )                    ; SPI_state[3]                     ; SPI_state[1]                     ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 3.203 ns                ;
; 204.864 ns                              ; 288.52 MHz ( period = 3.466 ns )                    ; ADF4112_SPI:ADF4112|SPI_state~7  ; ADF4112_SPI:ADF4112|ready        ; clock      ; clock    ; 208.330 ns                  ; 208.062 ns                ; 3.198 ns                ;
; 204.888 ns                              ; 290.53 MHz ( period = 3.442 ns )                    ; SPI_state[0]                     ; Second_LO_data[1]                ; clock      ; clock    ; 208.330 ns                  ; 208.072 ns                ; 3.184 ns                ;
; 205.035 ns                              ; 303.49 MHz ( period = 3.295 ns )                    ; SPI_state[0]                     ; Second_LO_data[6]                ; clock      ; clock    ; 208.330 ns                  ; 208.072 ns                ; 3.037 ns                ;
; 205.070 ns                              ; 306.75 MHz ( period = 3.260 ns )                    ; ADF4112_SPI:ADF4112|ready        ; Second_LO_data[1]                ; clock      ; clock    ; 208.330 ns                  ; 208.071 ns                ; 3.001 ns                ;
; 205.115 ns                              ; 311.04 MHz ( period = 3.215 ns )                    ; ADF4112_SPI:ADF4112|SPI_state~8  ; ADF4112_SPI:ADF4112|SPI_LE       ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 2.951 ns                ;
; 205.130 ns                              ; 312.50 MHz ( period = 3.200 ns )                    ; ADF4112_SPI:ADF4112|bit_count[0] ; ADF4112_SPI:ADF4112|SPI_state~8  ; clock      ; clock    ; 208.330 ns                  ; 208.059 ns                ; 2.929 ns                ;
; 205.131 ns                              ; 312.60 MHz ( period = 3.199 ns )                    ; SPI_state[2]                     ; Second_LO_data[4]                ; clock      ; clock    ; 208.330 ns                  ; 208.071 ns                ; 2.940 ns                ;
; 205.131 ns                              ; 312.60 MHz ( period = 3.199 ns )                    ; SPI_state[2]                     ; Second_LO_data[0]                ; clock      ; clock    ; 208.330 ns                  ; 208.071 ns                ; 2.940 ns                ;
; 205.131 ns                              ; 312.60 MHz ( period = 3.199 ns )                    ; SPI_state[2]                     ; Second_LO_data[20]               ; clock      ; clock    ; 208.330 ns                  ; 208.071 ns                ; 2.940 ns                ;
; 205.131 ns                              ; 312.60 MHz ( period = 3.199 ns )                    ; SPI_state[2]                     ; Second_LO_data[2]                ; clock      ; clock    ; 208.330 ns                  ; 208.071 ns                ; 2.940 ns                ;
; 205.132 ns                              ; 312.70 MHz ( period = 3.198 ns )                    ; ADF4112_SPI:ADF4112|bit_count[0] ; ADF4112_SPI:ADF4112|SPI_LE       ; clock      ; clock    ; 208.330 ns                  ; 208.059 ns                ; 2.927 ns                ;
; 205.166 ns                              ; 316.06 MHz ( period = 3.164 ns )                    ; ADF4112_SPI:ADF4112|ready        ; SPI2_state[2]                    ; clock      ; clock    ; 208.330 ns                  ; 208.070 ns                ; 2.904 ns                ;
; 205.183 ns                              ; 317.76 MHz ( period = 3.147 ns )                    ; SPI2_state[3]                    ; First_LO_data[5]                 ; clock      ; clock    ; 208.330 ns                  ; 208.062 ns                ; 2.879 ns                ;
; 205.183 ns                              ; 317.76 MHz ( period = 3.147 ns )                    ; SPI2_state[3]                    ; First_LO_data[3]                 ; clock      ; clock    ; 208.330 ns                  ; 208.062 ns                ; 2.879 ns                ;
; 205.183 ns                              ; 317.76 MHz ( period = 3.147 ns )                    ; SPI2_state[3]                    ; First_LO_data[20]                ; clock      ; clock    ; 208.330 ns                  ; 208.062 ns                ; 2.879 ns                ;
; 205.183 ns                              ; 317.76 MHz ( period = 3.147 ns )                    ; SPI2_state[3]                    ; First_LO_data[0]                 ; clock      ; clock    ; 208.330 ns                  ; 208.062 ns                ; 2.879 ns                ;
; 205.183 ns                              ; 317.76 MHz ( period = 3.147 ns )                    ; SPI2_state[3]                    ; First_LO_data[1]                 ; clock      ; clock    ; 208.330 ns                  ; 208.062 ns                ; 2.879 ns                ;
; 205.183 ns                              ; 317.76 MHz ( period = 3.147 ns )                    ; SPI_state[2]                     ; start2                           ; clock      ; clock    ; 208.330 ns                  ; 208.071 ns                ; 2.888 ns                ;
; 205.184 ns                              ; 317.86 MHz ( period = 3.146 ns )                    ; ADF4112_SPI:ADF4112|ready        ; SPI_state[1]                     ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 2.882 ns                ;
; 205.281 ns                              ; 327.98 MHz ( period = 3.049 ns )                    ; SPI2_state[1]                    ; First_LO_data[5]                 ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 2.785 ns                ;
; 205.281 ns                              ; 327.98 MHz ( period = 3.049 ns )                    ; SPI2_state[1]                    ; First_LO_data[3]                 ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 2.785 ns                ;
; 205.281 ns                              ; 327.98 MHz ( period = 3.049 ns )                    ; SPI2_state[1]                    ; First_LO_data[20]                ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 2.785 ns                ;
; 205.281 ns                              ; 327.98 MHz ( period = 3.049 ns )                    ; SPI2_state[1]                    ; First_LO_data[0]                 ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 2.785 ns                ;
; 205.281 ns                              ; 327.98 MHz ( period = 3.049 ns )                    ; SPI2_state[1]                    ; First_LO_data[1]                 ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 2.785 ns                ;
; 205.294 ns                              ; 329.38 MHz ( period = 3.036 ns )                    ; ADF4112_SPI:ADF4112|SPI_state~7  ; ADF4112_SPI:ADF4112|SPI_LE       ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 2.772 ns                ;
; 205.345 ns                              ; 335.01 MHz ( period = 2.985 ns )                    ; ADF4112_SPI:ADF4112|SPI_state~8  ; ADF4112_SPI:ADF4112|SPI_data     ; clock      ; clock    ; 208.330 ns                  ; 208.067 ns                ; 2.722 ns                ;
; 205.348 ns                              ; 335.35 MHz ( period = 2.982 ns )                    ; SPI_state[1]                     ; SPI_state[1]                     ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 2.718 ns                ;
; 205.355 ns                              ; 336.13 MHz ( period = 2.975 ns )                    ; SPI2_state[3]                    ; SPI2_state[1]                    ; clock      ; clock    ; 208.330 ns                  ; 208.062 ns                ; 2.707 ns                ;
; 205.363 ns                              ; 337.04 MHz ( period = 2.967 ns )                    ; SPI_state[0]                     ; Second_LO_data[4]                ; clock      ; clock    ; 208.330 ns                  ; 208.072 ns                ; 2.709 ns                ;
; 205.363 ns                              ; 337.04 MHz ( period = 2.967 ns )                    ; SPI_state[0]                     ; Second_LO_data[0]                ; clock      ; clock    ; 208.330 ns                  ; 208.072 ns                ; 2.709 ns                ;
; 205.363 ns                              ; 337.04 MHz ( period = 2.967 ns )                    ; SPI_state[0]                     ; Second_LO_data[20]               ; clock      ; clock    ; 208.330 ns                  ; 208.072 ns                ; 2.709 ns                ;
; 205.363 ns                              ; 337.04 MHz ( period = 2.967 ns )                    ; SPI_state[0]                     ; Second_LO_data[2]                ; clock      ; clock    ; 208.330 ns                  ; 208.072 ns                ; 2.709 ns                ;
; 205.383 ns                              ; 339.33 MHz ( period = 2.947 ns )                    ; ADF4112_SPI:ADF4112|SPI_state~7  ; ADF4112_SPI:ADF4112|SPI_data     ; clock      ; clock    ; 208.330 ns                  ; 208.067 ns                ; 2.684 ns                ;
; 205.419 ns                              ; 343.52 MHz ( period = 2.911 ns )                    ; SPI_state[0]                     ; start2                           ; clock      ; clock    ; 208.330 ns                  ; 208.072 ns                ; 2.653 ns                ;
; 205.457 ns                              ; 348.07 MHz ( period = 2.873 ns )                    ; SPI_state[3]                     ; SPI_state[0]                     ; clock      ; clock    ; 208.330 ns                  ; 208.065 ns                ; 2.608 ns                ;
; 205.558 ns                              ; 360.75 MHz ( period = 2.772 ns )                    ; start2                           ; ADF4112_SPI:ADF4112|bit_count[1] ; clock      ; clock    ; 208.330 ns                  ; 208.072 ns                ; 2.514 ns                ;
; 205.558 ns                              ; 360.75 MHz ( period = 2.772 ns )                    ; start2                           ; ADF4112_SPI:ADF4112|bit_count[3] ; clock      ; clock    ; 208.330 ns                  ; 208.072 ns                ; 2.514 ns                ;
; 205.558 ns                              ; 360.75 MHz ( period = 2.772 ns )                    ; start2                           ; ADF4112_SPI:ADF4112|bit_count[0] ; clock      ; clock    ; 208.330 ns                  ; 208.072 ns                ; 2.514 ns                ;
; 205.558 ns                              ; 360.75 MHz ( period = 2.772 ns )                    ; start2                           ; ADF4112_SPI:ADF4112|bit_count[4] ; clock      ; clock    ; 208.330 ns                  ; 208.072 ns                ; 2.514 ns                ;
; 205.558 ns                              ; 360.75 MHz ( period = 2.772 ns )                    ; start2                           ; ADF4112_SPI:ADF4112|bit_count[2] ; clock      ; clock    ; 208.330 ns                  ; 208.072 ns                ; 2.514 ns                ;
; 205.581 ns                              ; 363.77 MHz ( period = 2.749 ns )                    ; SPI2_state[1]                    ; SPI2_state[0]                    ; clock      ; clock    ; 208.330 ns                  ; 208.070 ns                ; 2.489 ns                ;
; 205.606 ns                              ; 367.11 MHz ( period = 2.724 ns )                    ; start2                           ; ADF4112_SPI:ADF4112|SPI_LE       ; clock      ; clock    ; 208.330 ns                  ; 208.065 ns                ; 2.459 ns                ;
; 205.647 ns                              ; 372.72 MHz ( period = 2.683 ns )                    ; SPI2_state[3]                    ; SPI2_state[0]                    ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 2.419 ns                ;
; 205.782 ns                              ; 392.46 MHz ( period = 2.548 ns )                    ; ADF4112_SPI:ADF4112|ready        ; SPI_state[0]                     ; clock      ; clock    ; 208.330 ns                  ; 208.065 ns                ; 2.283 ns                ;
; 205.790 ns                              ; 393.70 MHz ( period = 2.540 ns )                    ; start1                           ; ADF4112_SPI:ADF4112|ready        ; clock      ; clock    ; 208.330 ns                  ; 208.062 ns                ; 2.272 ns                ;
; 205.798 ns                              ; 394.94 MHz ( period = 2.532 ns )                    ; SPI2_state[0]                    ; SPI2_state[1]                    ; clock      ; clock    ; 208.330 ns                  ; 208.062 ns                ; 2.264 ns                ;
; 205.812 ns                              ; 397.14 MHz ( period = 2.518 ns )                    ; Second_LO_data[1]                ; Second_LO_data[1]                ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 2.254 ns                ;
; 205.814 ns                              ; 397.46 MHz ( period = 2.516 ns )                    ; start1                           ; ADF4112_SPI:ADF4112|SPI_LE       ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 2.252 ns                ;
; 205.824 ns                              ; 399.04 MHz ( period = 2.506 ns )                    ; ADF4112_SPI:ADF4112|ready        ; start2                           ; clock      ; clock    ; 208.330 ns                  ; 208.071 ns                ; 2.247 ns                ;
; 205.857 ns                              ; Restricted to 402.58 MHz ( period = 2.48 ns )       ; SPI_state[0]                     ; SPI_state[0]                     ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 2.209 ns                ;
; 205.955 ns                              ; Restricted to 402.58 MHz ( period = 2.48 ns )       ; SPI_state[1]                     ; SPI_state[0]                     ; clock      ; clock    ; 208.330 ns                  ; 208.065 ns                ; 2.110 ns                ;
; 205.983 ns                              ; Restricted to 402.58 MHz ( period = 2.48 ns )       ; ADF4112_SPI:ADF4112|bit_count[0] ; ADF4112_SPI:ADF4112|bit_count[4] ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 2.083 ns                ;
; 206.024 ns                              ; Restricted to 402.58 MHz ( period = 2.48 ns )       ; ADF4112_SPI:ADF4112|ready        ; SPI_state[2]                     ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 2.042 ns                ;
; 206.047 ns                              ; Restricted to 402.58 MHz ( period = 2.48 ns )       ; SPI2_state[3]                    ; SPI2_state[2]                    ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 2.019 ns                ;
; 206.064 ns                              ; Restricted to 402.58 MHz ( period = 2.48 ns )       ; ADF4112_SPI:ADF4112|bit_count[1] ; ADF4112_SPI:ADF4112|bit_count[4] ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 2.002 ns                ;
; 206.069 ns                              ; Restricted to 402.58 MHz ( period = 2.48 ns )       ; ADF4112_SPI:ADF4112|bit_count[0] ; ADF4112_SPI:ADF4112|bit_count[3] ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 1.997 ns                ;
; 206.093 ns                              ; Restricted to 402.58 MHz ( period = 2.48 ns )       ; SPI_state[0]                     ; SPI_state[2]                     ; clock      ; clock    ; 208.330 ns                  ; 208.067 ns                ; 1.974 ns                ;
; 206.150 ns                              ; Restricted to 402.58 MHz ( period = 2.48 ns )       ; ADF4112_SPI:ADF4112|bit_count[1] ; ADF4112_SPI:ADF4112|bit_count[3] ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 1.916 ns                ;
; 206.183 ns                              ; Restricted to 402.58 MHz ( period = 2.48 ns )       ; ADF4112_SPI:ADF4112|SPI_state~8  ; ADF4112_SPI:ADF4112|SPI_clock    ; clock      ; clock    ; 208.330 ns                  ; 208.072 ns                ; 1.889 ns                ;
; 206.202 ns                              ; Restricted to 402.58 MHz ( period = 2.48 ns )       ; SPI_state[2]                     ; SPI_state[2]                     ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 1.864 ns                ;
; 206.224 ns                              ; Restricted to 402.58 MHz ( period = 2.48 ns )       ; SPI2_state[2]                    ; SPI2_state[1]                    ; clock      ; clock    ; 208.330 ns                  ; 208.062 ns                ; 1.838 ns                ;
; 206.225 ns                              ; Restricted to 402.58 MHz ( period = 2.48 ns )       ; ADF4112_SPI:ADF4112|bit_count[2] ; ADF4112_SPI:ADF4112|bit_count[4] ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 1.841 ns                ;
; 206.259 ns                              ; Restricted to 402.58 MHz ( period = 2.48 ns )       ; ADF4112_SPI:ADF4112|bit_count[0] ; ADF4112_SPI:ADF4112|bit_count[2] ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 1.807 ns                ;
; 206.311 ns                              ; Restricted to 402.58 MHz ( period = 2.48 ns )       ; ADF4112_SPI:ADF4112|bit_count[2] ; ADF4112_SPI:ADF4112|bit_count[3] ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 1.755 ns                ;
; 206.340 ns                              ; Restricted to 402.58 MHz ( period = 2.48 ns )       ; ADF4112_SPI:ADF4112|bit_count[3] ; ADF4112_SPI:ADF4112|bit_count[4] ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 1.726 ns                ;
; 206.340 ns                              ; Restricted to 402.58 MHz ( period = 2.48 ns )       ; ADF4112_SPI:ADF4112|bit_count[1] ; ADF4112_SPI:ADF4112|bit_count[2] ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 1.726 ns                ;
; 206.345 ns                              ; Restricted to 402.58 MHz ( period = 2.48 ns )       ; ADF4112_SPI:ADF4112|bit_count[0] ; ADF4112_SPI:ADF4112|bit_count[1] ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 1.721 ns                ;
; 206.511 ns                              ; Restricted to 402.58 MHz ( period = 2.48 ns )       ; SPI_state[2]                     ; SPI_state[0]                     ; clock      ; clock    ; 208.330 ns                  ; 208.065 ns                ; 1.554 ns                ;
; 206.512 ns                              ; Restricted to 402.58 MHz ( period = 2.48 ns )       ; SPI_state[0]                     ; SPI_state[3]                     ; clock      ; clock    ; 208.330 ns                  ; 208.067 ns                ; 1.555 ns                ;
; 206.516 ns                              ; Restricted to 402.58 MHz ( period = 2.48 ns )       ; SPI_state[0]                     ; SPI_state[1]                     ; clock      ; clock    ; 208.330 ns                  ; 208.067 ns                ; 1.551 ns                ;
; 206.587 ns                              ; Restricted to 402.58 MHz ( period = 2.48 ns )       ; SPI2_state[1]                    ; SPI2_state[3]                    ; clock      ; clock    ; 208.330 ns                  ; 208.070 ns                ; 1.483 ns                ;
; 206.592 ns                              ; Restricted to 402.58 MHz ( period = 2.48 ns )       ; SPI2_state[1]                    ; SPI2_state[2]                    ; clock      ; clock    ; 208.330 ns                  ; 208.070 ns                ; 1.478 ns                ;
; 206.600 ns                              ; Restricted to 402.58 MHz ( period = 2.48 ns )       ; start2                           ; ADF4112_SPI:ADF4112|ready        ; clock      ; clock    ; 208.330 ns                  ; 208.061 ns                ; 1.461 ns                ;
; 206.613 ns                              ; Restricted to 402.58 MHz ( period = 2.48 ns )       ; ADF4112_SPI:ADF4112|SPI_state~7  ; ADF4112_SPI:ADF4112|SPI_clock    ; clock      ; clock    ; 208.330 ns                  ; 208.072 ns                ; 1.459 ns                ;
; 206.645 ns                              ; Restricted to 402.58 MHz ( period = 2.48 ns )       ; ADF4112_SPI:ADF4112|SPI_state~7  ; ADF4112_SPI:ADF4112|SPI_state~8  ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 1.421 ns                ;
; 206.665 ns                              ; Restricted to 402.58 MHz ( period = 2.48 ns )       ; start2                           ; ADF4112_SPI:ADF4112|SPI_state~7  ; clock      ; clock    ; 208.330 ns                  ; 208.065 ns                ; 1.400 ns                ;
; 206.804 ns                              ; Restricted to 402.58 MHz ( period = 2.48 ns )       ; SPI2_state[2]                    ; SPI2_state[3]                    ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 1.262 ns                ;
; 206.810 ns                              ; Restricted to 402.58 MHz ( period = 2.48 ns )       ; SPI2_state[2]                    ; SPI2_state[0]                    ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 1.256 ns                ;
; 206.813 ns                              ; Restricted to 402.58 MHz ( period = 2.48 ns )       ; SPI_state[3]                     ; SPI_state[2]                     ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 1.253 ns                ;
; 206.821 ns                              ; Restricted to 402.58 MHz ( period = 2.48 ns )       ; ADF4112_SPI:ADF4112|bit_count[0] ; ADF4112_SPI:ADF4112|bit_count[0] ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 1.245 ns                ;
; 206.823 ns                              ; Restricted to 402.58 MHz ( period = 2.48 ns )       ; ADF4112_SPI:ADF4112|SPI_state~8  ; ADF4112_SPI:ADF4112|SPI_state~7  ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 1.243 ns                ;
; 206.849 ns                              ; Restricted to 402.58 MHz ( period = 2.48 ns )       ; SPI2_state[0]                    ; SPI2_state[3]                    ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 1.217 ns                ;
; 206.851 ns                              ; Restricted to 402.58 MHz ( period = 2.48 ns )       ; SPI2_state[0]                    ; SPI2_state[2]                    ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 1.215 ns                ;
; 206.852 ns                              ; Restricted to 402.58 MHz ( period = 2.48 ns )       ; ADF4112_SPI:ADF4112|bit_count[1] ; ADF4112_SPI:ADF4112|bit_count[1] ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 1.214 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                                  ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                ;
+-----------+-----------------------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack     ; Actual fmax (period)                          ; From         ; To           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------+-----------------------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 19.386 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; spi_clock[1] ; spi_clock[0] ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 1.183 ns                ;
; 19.387 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; spi_clock[1] ; spi_clock[2] ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 1.182 ns                ;
; 19.808 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; spi_clock[0] ; spi_clock[1] ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 0.761 ns                ;
; 19.811 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; spi_clock[0] ; spi_clock[2] ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 0.758 ns                ;
; 19.822 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; spi_clock[2] ; spi_clock[0] ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 0.747 ns                ;
; 20.068 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; spi_clock[0] ; spi_clock[0] ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 0.501 ns                ;
; 20.068 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; spi_clock[1] ; spi_clock[1] ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 0.501 ns                ;
; 20.068 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; spi_clock[2] ; spi_clock[2] ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 0.501 ns                ;
+-----------+-----------------------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                               ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; ADF4112_SPI:ADF4112|SPI_LE                          ; ADF4112_SPI:ADF4112|SPI_LE       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Second_LO_data[1]                                   ; Second_LO_data[1]                ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; ADF4112_SPI:ADF4112|SPI_data                        ; ADF4112_SPI:ADF4112|SPI_data     ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; ADF4112_SPI:ADF4112|SPI_clock                       ; ADF4112_SPI:ADF4112|SPI_clock    ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SPI2_state[1]                                       ; SPI2_state[1]                    ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SPI2_state[0]                                       ; SPI2_state[0]                    ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SPI2_state[2]                                       ; SPI2_state[2]                    ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SPI2_state[3]                                       ; SPI2_state[3]                    ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; ADF4112_SPI:ADF4112|SPI_state~7                     ; ADF4112_SPI:ADF4112|SPI_state~7  ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; ADF4112_SPI:ADF4112|SPI_state~8                     ; ADF4112_SPI:ADF4112|SPI_state~8  ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; start2                                              ; start2                           ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; start1                                              ; start1                           ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SPI_state[1]                                        ; SPI_state[1]                     ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; ADF4112_SPI:ADF4112|ready                           ; ADF4112_SPI:ADF4112|ready        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SPI_state[3]                                        ; SPI_state[3]                     ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SPI_state[2]                                        ; SPI_state[2]                     ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SPI_state[0]                                        ; SPI_state[0]                     ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.751 ns                                ; ADF4112_SPI:ADF4112|bit_count[4]                    ; ADF4112_SPI:ADF4112|bit_count[4] ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.753 ns                 ;
; 0.786 ns                                ; SPI2_state[1]                                       ; First_LO_data[20]                ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.788 ns                 ;
; 0.786 ns                                ; SPI_state[2]                                        ; SPI_state[3]                     ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.788 ns                 ;
; 0.787 ns                                ; SPI2_state[1]                                       ; First_LO_data[1]                 ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.789 ns                 ;
; 0.788 ns                                ; SPI_state[2]                                        ; SPI_state[1]                     ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.790 ns                 ;
; 1.165 ns                                ; ADF4112_SPI:ADF4112|bit_count[2]                    ; ADF4112_SPI:ADF4112|bit_count[2] ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.171 ns                                ; SPI2_state[3]                                       ; start1                           ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.173 ns                 ;
; 1.191 ns                                ; start1                                              ; ADF4112_SPI:ADF4112|SPI_state~7  ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.203 ns                                ; SPI_state[1]                                        ; SPI_state[2]                     ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.205 ns                 ;
; 1.204 ns                                ; SPI_state[1]                                        ; SPI_state[3]                     ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 1.212 ns                                ; ADF4112_SPI:ADF4112|bit_count[1]                    ; ADF4112_SPI:ADF4112|bit_count[1] ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.214 ns                 ;
; 1.212 ns                                ; ADF4112_SPI:ADF4112|bit_count[3]                    ; ADF4112_SPI:ADF4112|bit_count[3] ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.214 ns                 ;
; 1.213 ns                                ; SPI2_state[0]                                       ; SPI2_state[2]                    ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.215 ns                 ;
; 1.215 ns                                ; SPI2_state[0]                                       ; SPI2_state[3]                    ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.217 ns                 ;
; 1.241 ns                                ; ADF4112_SPI:ADF4112|SPI_state~8                     ; ADF4112_SPI:ADF4112|SPI_state~7  ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.243 ns                 ;
; 1.243 ns                                ; ADF4112_SPI:ADF4112|bit_count[0]                    ; ADF4112_SPI:ADF4112|bit_count[0] ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.245 ns                 ;
; 1.251 ns                                ; SPI_state[3]                                        ; SPI_state[2]                     ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.253 ns                 ;
; 1.254 ns                                ; SPI2_state[2]                                       ; SPI2_state[0]                    ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.256 ns                 ;
; 1.260 ns                                ; SPI2_state[2]                                       ; SPI2_state[3]                    ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.262 ns                 ;
; 1.399 ns                                ; start2                                              ; ADF4112_SPI:ADF4112|SPI_state~7  ; clock      ; clock    ; 0.000 ns                   ; 0.001 ns                   ; 1.400 ns                 ;
; 1.419 ns                                ; ADF4112_SPI:ADF4112|SPI_state~7                     ; ADF4112_SPI:ADF4112|SPI_state~8  ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.421 ns                 ;
; 1.451 ns                                ; ADF4112_SPI:ADF4112|SPI_state~7                     ; ADF4112_SPI:ADF4112|SPI_clock    ; clock      ; clock    ; 0.000 ns                   ; 0.008 ns                   ; 1.459 ns                 ;
; 1.464 ns                                ; start2                                              ; ADF4112_SPI:ADF4112|ready        ; clock      ; clock    ; 0.000 ns                   ; -0.003 ns                  ; 1.461 ns                 ;
; 1.472 ns                                ; SPI2_state[1]                                       ; SPI2_state[2]                    ; clock      ; clock    ; 0.000 ns                   ; 0.006 ns                   ; 1.478 ns                 ;
; 1.474 ns                                ; SPI2_state[1]                                       ; SPI2_state[0]                    ; clock      ; clock    ; 0.000 ns                   ; 0.006 ns                   ; 1.480 ns                 ;
; 1.477 ns                                ; SPI2_state[1]                                       ; SPI2_state[3]                    ; clock      ; clock    ; 0.000 ns                   ; 0.006 ns                   ; 1.483 ns                 ;
; 1.548 ns                                ; SPI_state[0]                                        ; SPI_state[1]                     ; clock      ; clock    ; 0.000 ns                   ; 0.003 ns                   ; 1.551 ns                 ;
; 1.549 ns                                ; SPI2_state[1]                                       ; First_LO_data[3]                 ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.551 ns                 ;
; 1.552 ns                                ; SPI_state[0]                                        ; SPI_state[3]                     ; clock      ; clock    ; 0.000 ns                   ; 0.003 ns                   ; 1.555 ns                 ;
; 1.553 ns                                ; SPI_state[2]                                        ; SPI_state[0]                     ; clock      ; clock    ; 0.000 ns                   ; 0.001 ns                   ; 1.554 ns                 ;
; 1.558 ns                                ; ADF4112_SPI:ADF4112|SPI_state~7                     ; ADF4112_SPI:ADF4112|SPI_LE       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.560 ns                 ;
; 1.564 ns                                ; SPI_state[0]                                        ; Second_LO_data[6]                ; clock      ; clock    ; 0.000 ns                   ; 0.008 ns                   ; 1.572 ns                 ;
; 1.622 ns                                ; SPI_state[0]                                        ; Second_LO_data[0]                ; clock      ; clock    ; 0.000 ns                   ; 0.008 ns                   ; 1.630 ns                 ;
; 1.625 ns                                ; SPI_state[2]                                        ; Second_LO_data[2]                ; clock      ; clock    ; 0.000 ns                   ; 0.007 ns                   ; 1.632 ns                 ;
; 1.719 ns                                ; ADF4112_SPI:ADF4112|bit_count[0]                    ; ADF4112_SPI:ADF4112|bit_count[1] ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.721 ns                 ;
; 1.724 ns                                ; ADF4112_SPI:ADF4112|bit_count[3]                    ; ADF4112_SPI:ADF4112|bit_count[4] ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.726 ns                 ;
; 1.724 ns                                ; ADF4112_SPI:ADF4112|bit_count[1]                    ; ADF4112_SPI:ADF4112|bit_count[2] ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.726 ns                 ;
; 1.753 ns                                ; ADF4112_SPI:ADF4112|bit_count[2]                    ; ADF4112_SPI:ADF4112|bit_count[3] ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.755 ns                 ;
; 1.805 ns                                ; ADF4112_SPI:ADF4112|bit_count[0]                    ; ADF4112_SPI:ADF4112|bit_count[2] ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.807 ns                 ;
; 1.818 ns                                ; SPI2_state[0]                                       ; start1                           ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.820 ns                 ;
; 1.820 ns                                ; SPI_state[3]                                        ; Second_LO_data[1]                ; clock      ; clock    ; 0.000 ns                   ; 0.007 ns                   ; 1.827 ns                 ;
; 1.825 ns                                ; ADF4112_SPI:ADF4112|ready                           ; SPI_state[0]                     ; clock      ; clock    ; 0.000 ns                   ; 0.001 ns                   ; 1.826 ns                 ;
; 1.839 ns                                ; ADF4112_SPI:ADF4112|bit_count[2]                    ; ADF4112_SPI:ADF4112|bit_count[4] ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.841 ns                 ;
; 1.840 ns                                ; SPI2_state[2]                                       ; SPI2_state[1]                    ; clock      ; clock    ; 0.000 ns                   ; -0.002 ns                  ; 1.838 ns                 ;
; 1.850 ns                                ; SPI_state[2]                                        ; Second_LO_data[20]               ; clock      ; clock    ; 0.000 ns                   ; 0.007 ns                   ; 1.857 ns                 ;
; 1.863 ns                                ; SPI2_state[2]                                       ; start1                           ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.865 ns                 ;
; 1.866 ns                                ; SPI2_state[1]                                       ; First_LO_data[5]                 ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.868 ns                 ;
; 1.866 ns                                ; SPI2_state[1]                                       ; First_LO_data[0]                 ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.868 ns                 ;
; 1.881 ns                                ; ADF4112_SPI:ADF4112|SPI_state~8                     ; ADF4112_SPI:ADF4112|SPI_clock    ; clock      ; clock    ; 0.000 ns                   ; 0.008 ns                   ; 1.889 ns                 ;
; 1.914 ns                                ; ADF4112_SPI:ADF4112|bit_count[1]                    ; ADF4112_SPI:ADF4112|bit_count[3] ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.916 ns                 ;
; 1.963 ns                                ; SPI2_state[0]                                       ; First_LO_data[20]                ; clock      ; clock    ; 0.000 ns                   ; -0.002 ns                  ; 1.961 ns                 ;
; 1.971 ns                                ; SPI_state[0]                                        ; SPI_state[2]                     ; clock      ; clock    ; 0.000 ns                   ; 0.003 ns                   ; 1.974 ns                 ;
; 1.995 ns                                ; ADF4112_SPI:ADF4112|bit_count[0]                    ; ADF4112_SPI:ADF4112|bit_count[3] ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.997 ns                 ;
; 2.000 ns                                ; ADF4112_SPI:ADF4112|bit_count[1]                    ; ADF4112_SPI:ADF4112|bit_count[4] ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 2.002 ns                 ;
; 2.002 ns                                ; SPI2_state[0]                                       ; First_LO_data[5]                 ; clock      ; clock    ; 0.000 ns                   ; -0.002 ns                  ; 2.000 ns                 ;
; 2.017 ns                                ; SPI2_state[3]                                       ; SPI2_state[2]                    ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 2.019 ns                 ;
; 2.021 ns                                ; SPI2_state[0]                                       ; First_LO_data[0]                 ; clock      ; clock    ; 0.000 ns                   ; -0.002 ns                  ; 2.019 ns                 ;
; 2.021 ns                                ; SPI2_state[0]                                       ; First_LO_data[1]                 ; clock      ; clock    ; 0.000 ns                   ; -0.002 ns                  ; 2.019 ns                 ;
; 2.040 ns                                ; ADF4112_SPI:ADF4112|ready                           ; SPI_state[2]                     ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 2.042 ns                 ;
; 2.040 ns                                ; SPI_state[1]                                        ; SPI_state[0]                     ; clock      ; clock    ; 0.000 ns                   ; 0.001 ns                   ; 2.041 ns                 ;
; 2.078 ns                                ; SPI2_state[1]                                       ; start1                           ; clock      ; clock    ; 0.000 ns                   ; 0.006 ns                   ; 2.084 ns                 ;
; 2.081 ns                                ; ADF4112_SPI:ADF4112|bit_count[0]                    ; ADF4112_SPI:ADF4112|bit_count[4] ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 2.083 ns                 ;
; 2.124 ns                                ; ADF4112_SPI:ADF4112|bit_count[3]                    ; ADF4112_SPI:ADF4112|SPI_data     ; clock      ; clock    ; 0.000 ns                   ; -0.004 ns                  ; 2.120 ns                 ;
; 2.186 ns                                ; SPI_state[0]                                        ; start2                           ; clock      ; clock    ; 0.000 ns                   ; 0.008 ns                   ; 2.194 ns                 ;
; 2.232 ns                                ; SPI_state[3]                                        ; SPI_state[0]                     ; clock      ; clock    ; 0.000 ns                   ; 0.001 ns                   ; 2.233 ns                 ;
; 2.240 ns                                ; ADF4112_SPI:ADF4112|ready                           ; start2                           ; clock      ; clock    ; 0.000 ns                   ; 0.007 ns                   ; 2.247 ns                 ;
; 2.250 ns                                ; start1                                              ; ADF4112_SPI:ADF4112|SPI_LE       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 2.252 ns                 ;
; 2.266 ns                                ; SPI2_state[0]                                       ; SPI2_state[1]                    ; clock      ; clock    ; 0.000 ns                   ; -0.002 ns                  ; 2.264 ns                 ;
; 2.274 ns                                ; start1                                              ; ADF4112_SPI:ADF4112|ready        ; clock      ; clock    ; 0.000 ns                   ; -0.002 ns                  ; 2.272 ns                 ;
; 2.300 ns                                ; ADF4112_SPI:ADF4112|SPI_state~8                     ; ADF4112_SPI:ADF4112|SPI_LE       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 2.302 ns                 ;
; 2.417 ns                                ; SPI2_state[3]                                       ; SPI2_state[0]                    ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 2.419 ns                 ;
; 2.418 ns                                ; SPI_state[2]                                        ; start2                           ; clock      ; clock    ; 0.000 ns                   ; 0.007 ns                   ; 2.425 ns                 ;
; 2.458 ns                                ; start2                                              ; ADF4112_SPI:ADF4112|SPI_LE       ; clock      ; clock    ; 0.000 ns                   ; 0.001 ns                   ; 2.459 ns                 ;
; 2.506 ns                                ; start2                                              ; ADF4112_SPI:ADF4112|bit_count[1] ; clock      ; clock    ; 0.000 ns                   ; 0.008 ns                   ; 2.514 ns                 ;
; 2.506 ns                                ; start2                                              ; ADF4112_SPI:ADF4112|bit_count[3] ; clock      ; clock    ; 0.000 ns                   ; 0.008 ns                   ; 2.514 ns                 ;
; 2.506 ns                                ; start2                                              ; ADF4112_SPI:ADF4112|bit_count[0] ; clock      ; clock    ; 0.000 ns                   ; 0.008 ns                   ; 2.514 ns                 ;
; 2.506 ns                                ; start2                                              ; ADF4112_SPI:ADF4112|bit_count[4] ; clock      ; clock    ; 0.000 ns                   ; 0.008 ns                   ; 2.514 ns                 ;
; 2.506 ns                                ; start2                                              ; ADF4112_SPI:ADF4112|bit_count[2] ; clock      ; clock    ; 0.000 ns                   ; 0.008 ns                   ; 2.514 ns                 ;
; 2.676 ns                                ; SPI_state[0]                                        ; Second_LO_data[1]                ; clock      ; clock    ; 0.000 ns                   ; 0.008 ns                   ; 2.684 ns                 ;
; 2.681 ns                                ; ADF4112_SPI:ADF4112|SPI_state~7                     ; ADF4112_SPI:ADF4112|SPI_data     ; clock      ; clock    ; 0.000 ns                   ; 0.003 ns                   ; 2.684 ns                 ;
; 2.701 ns                                ; SPI_state[0]                                        ; Second_LO_data[4]                ; clock      ; clock    ; 0.000 ns                   ; 0.008 ns                   ; 2.709 ns                 ;
; 2.701 ns                                ; SPI_state[0]                                        ; Second_LO_data[20]               ; clock      ; clock    ; 0.000 ns                   ; 0.008 ns                   ; 2.709 ns                 ;
; 2.701 ns                                ; SPI_state[0]                                        ; Second_LO_data[2]                ; clock      ; clock    ; 0.000 ns                   ; 0.008 ns                   ; 2.709 ns                 ;
; 2.709 ns                                ; SPI2_state[3]                                       ; SPI2_state[1]                    ; clock      ; clock    ; 0.000 ns                   ; -0.002 ns                  ; 2.707 ns                 ;
; 2.719 ns                                ; ADF4112_SPI:ADF4112|SPI_state~8                     ; ADF4112_SPI:ADF4112|SPI_data     ; clock      ; clock    ; 0.000 ns                   ; 0.003 ns                   ; 2.722 ns                 ;
; 2.783 ns                                ; SPI2_state[0]                                       ; First_LO_data[3]                 ; clock      ; clock    ; 0.000 ns                   ; -0.002 ns                  ; 2.781 ns                 ;
; 2.844 ns                                ; SPI_state[1]                                        ; start2                           ; clock      ; clock    ; 0.000 ns                   ; 0.007 ns                   ; 2.851 ns                 ;
; 2.863 ns                                ; SPI_state[3]                                        ; start2                           ; clock      ; clock    ; 0.000 ns                   ; 0.007 ns                   ; 2.870 ns                 ;
; 2.880 ns                                ; ADF4112_SPI:ADF4112|ready                           ; SPI_state[1]                     ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 2.882 ns                 ;
; 2.881 ns                                ; SPI2_state[3]                                       ; First_LO_data[5]                 ; clock      ; clock    ; 0.000 ns                   ; -0.002 ns                  ; 2.879 ns                 ;
; 2.881 ns                                ; SPI2_state[3]                                       ; First_LO_data[3]                 ; clock      ; clock    ; 0.000 ns                   ; -0.002 ns                  ; 2.879 ns                 ;
; 2.881 ns                                ; SPI2_state[3]                                       ; First_LO_data[20]                ; clock      ; clock    ; 0.000 ns                   ; -0.002 ns                  ; 2.879 ns                 ;
; 2.881 ns                                ; SPI2_state[3]                                       ; First_LO_data[0]                 ; clock      ; clock    ; 0.000 ns                   ; -0.002 ns                  ; 2.879 ns                 ;
; 2.881 ns                                ; SPI2_state[3]                                       ; First_LO_data[1]                 ; clock      ; clock    ; 0.000 ns                   ; -0.002 ns                  ; 2.879 ns                 ;
; 2.898 ns                                ; ADF4112_SPI:ADF4112|ready                           ; SPI2_state[2]                    ; clock      ; clock    ; 0.000 ns                   ; 0.006 ns                   ; 2.904 ns                 ;
; 2.912 ns                                ; SPI_state[2]                                        ; Second_LO_data[1]                ; clock      ; clock    ; 0.000 ns                   ; 0.007 ns                   ; 2.919 ns                 ;
; 2.919 ns                                ; ADF4112_SPI:ADF4112|ready                           ; SPI2_state[0]                    ; clock      ; clock    ; 0.000 ns                   ; 0.006 ns                   ; 2.925 ns                 ;
; 2.932 ns                                ; ADF4112_SPI:ADF4112|bit_count[0]                    ; ADF4112_SPI:ADF4112|SPI_LE       ; clock      ; clock    ; 0.000 ns                   ; -0.005 ns                  ; 2.927 ns                 ;
; 2.933 ns                                ; SPI_state[2]                                        ; Second_LO_data[4]                ; clock      ; clock    ; 0.000 ns                   ; 0.007 ns                   ; 2.940 ns                 ;
; 2.933 ns                                ; SPI_state[2]                                        ; Second_LO_data[0]                ; clock      ; clock    ; 0.000 ns                   ; 0.007 ns                   ; 2.940 ns                 ;
; 2.934 ns                                ; ADF4112_SPI:ADF4112|bit_count[0]                    ; ADF4112_SPI:ADF4112|SPI_state~8  ; clock      ; clock    ; 0.000 ns                   ; -0.005 ns                  ; 2.929 ns                 ;
; 2.937 ns                                ; ADF4112_SPI:ADF4112|ready                           ; First_LO_data[5]                 ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 2.939 ns                 ;
; 2.937 ns                                ; ADF4112_SPI:ADF4112|ready                           ; First_LO_data[3]                 ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 2.939 ns                 ;
; 2.937 ns                                ; ADF4112_SPI:ADF4112|ready                           ; First_LO_data[20]                ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 2.939 ns                 ;
; 2.937 ns                                ; ADF4112_SPI:ADF4112|ready                           ; First_LO_data[0]                 ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 2.939 ns                 ;
; 2.937 ns                                ; ADF4112_SPI:ADF4112|ready                           ; First_LO_data[1]                 ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 2.939 ns                 ;
; 2.994 ns                                ; ADF4112_SPI:ADF4112|ready                           ; Second_LO_data[1]                ; clock      ; clock    ; 0.000 ns                   ; 0.007 ns                   ; 3.001 ns                 ;
; 3.047 ns                                ; Second_LO_data[1]                                   ; ADF4112_SPI:ADF4112|SPI_data     ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 3.049 ns                 ;
; 3.089 ns                                ; ADF4112_SPI:ADF4112|bit_count[1]                    ; ADF4112_SPI:ADF4112|SPI_data     ; clock      ; clock    ; 0.000 ns                   ; -0.004 ns                  ; 3.085 ns                 ;
; 3.200 ns                                ; ADF4112_SPI:ADF4112|SPI_state~7                     ; ADF4112_SPI:ADF4112|ready        ; clock      ; clock    ; 0.000 ns                   ; -0.002 ns                  ; 3.198 ns                 ;
; 3.201 ns                                ; SPI_state[3]                                        ; SPI_state[1]                     ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 3.203 ns                 ;
; 3.249 ns                                ; ADF4112_SPI:ADF4112|bit_count[4]                    ; ADF4112_SPI:ADF4112|SPI_LE       ; clock      ; clock    ; 0.000 ns                   ; -0.005 ns                  ; 3.244 ns                 ;
; 3.251 ns                                ; ADF4112_SPI:ADF4112|bit_count[4]                    ; ADF4112_SPI:ADF4112|SPI_state~8  ; clock      ; clock    ; 0.000 ns                   ; -0.005 ns                  ; 3.246 ns                 ;
; 3.261 ns                                ; SPI_state[2]                                        ; Second_LO_data[6]                ; clock      ; clock    ; 0.000 ns                   ; 0.007 ns                   ; 3.268 ns                 ;
; 3.269 ns                                ; ADF4112_SPI:ADF4112|bit_count[4]                    ; ADF4112_SPI:ADF4112|SPI_data     ; clock      ; clock    ; 0.000 ns                   ; -0.004 ns                  ; 3.265 ns                 ;
; 3.278 ns                                ; SPI_state[1]                                        ; Second_LO_data[1]                ; clock      ; clock    ; 0.000 ns                   ; 0.007 ns                   ; 3.285 ns                 ;
; 3.291 ns                                ; ADF4112_SPI:ADF4112|SPI_state~8                     ; ADF4112_SPI:ADF4112|bit_count[1] ; clock      ; clock    ; 0.000 ns                   ; 0.009 ns                   ; 3.300 ns                 ;
; 3.291 ns                                ; ADF4112_SPI:ADF4112|SPI_state~8                     ; ADF4112_SPI:ADF4112|bit_count[3] ; clock      ; clock    ; 0.000 ns                   ; 0.009 ns                   ; 3.300 ns                 ;
; 3.291 ns                                ; ADF4112_SPI:ADF4112|SPI_state~8                     ; ADF4112_SPI:ADF4112|bit_count[0] ; clock      ; clock    ; 0.000 ns                   ; 0.009 ns                   ; 3.300 ns                 ;
; 3.291 ns                                ; ADF4112_SPI:ADF4112|SPI_state~8                     ; ADF4112_SPI:ADF4112|bit_count[4] ; clock      ; clock    ; 0.000 ns                   ; 0.009 ns                   ; 3.300 ns                 ;
; 3.291 ns                                ; ADF4112_SPI:ADF4112|SPI_state~8                     ; ADF4112_SPI:ADF4112|bit_count[2] ; clock      ; clock    ; 0.000 ns                   ; 0.009 ns                   ; 3.300 ns                 ;
; 3.305 ns                                ; ADF4112_SPI:ADF4112|bit_count[2]                    ; ADF4112_SPI:ADF4112|SPI_LE       ; clock      ; clock    ; 0.000 ns                   ; -0.005 ns                  ; 3.300 ns                 ;
; 3.307 ns                                ; ADF4112_SPI:ADF4112|bit_count[2]                    ; ADF4112_SPI:ADF4112|SPI_state~8  ; clock      ; clock    ; 0.000 ns                   ; -0.005 ns                  ; 3.302 ns                 ;
; 3.329 ns                                ; ADF4112_SPI:ADF4112|bit_count[1]                    ; ADF4112_SPI:ADF4112|SPI_LE       ; clock      ; clock    ; 0.000 ns                   ; -0.005 ns                  ; 3.324 ns                 ;
; 3.331 ns                                ; ADF4112_SPI:ADF4112|bit_count[1]                    ; ADF4112_SPI:ADF4112|SPI_state~8  ; clock      ; clock    ; 0.000 ns                   ; -0.005 ns                  ; 3.326 ns                 ;
; 3.338 ns                                ; SPI_state[3]                                        ; First_LO_data[5]                 ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 3.340 ns                 ;
; 3.338 ns                                ; SPI_state[3]                                        ; First_LO_data[3]                 ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 3.340 ns                 ;
; 3.338 ns                                ; SPI_state[3]                                        ; First_LO_data[20]                ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 3.340 ns                 ;
; 3.338 ns                                ; SPI_state[3]                                        ; First_LO_data[0]                 ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 3.340 ns                 ;
; 3.338 ns                                ; SPI_state[3]                                        ; First_LO_data[1]                 ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 3.340 ns                 ;
; 3.359 ns                                ; SPI_state[1]                                        ; Second_LO_data[4]                ; clock      ; clock    ; 0.000 ns                   ; 0.007 ns                   ; 3.366 ns                 ;
; 3.359 ns                                ; SPI_state[1]                                        ; Second_LO_data[0]                ; clock      ; clock    ; 0.000 ns                   ; 0.007 ns                   ; 3.366 ns                 ;
; 3.359 ns                                ; SPI_state[1]                                        ; Second_LO_data[20]               ; clock      ; clock    ; 0.000 ns                   ; 0.007 ns                   ; 3.366 ns                 ;
; 3.359 ns                                ; SPI_state[1]                                        ; Second_LO_data[2]                ; clock      ; clock    ; 0.000 ns                   ; 0.007 ns                   ; 3.366 ns                 ;
; 3.362 ns                                ; ADF4112_SPI:ADF4112|SPI_state~7                     ; ADF4112_SPI:ADF4112|bit_count[1] ; clock      ; clock    ; 0.000 ns                   ; 0.009 ns                   ; 3.371 ns                 ;
; 3.362 ns                                ; ADF4112_SPI:ADF4112|SPI_state~7                     ; ADF4112_SPI:ADF4112|bit_count[3] ; clock      ; clock    ; 0.000 ns                   ; 0.009 ns                   ; 3.371 ns                 ;
; 3.362 ns                                ; ADF4112_SPI:ADF4112|SPI_state~7                     ; ADF4112_SPI:ADF4112|bit_count[0] ; clock      ; clock    ; 0.000 ns                   ; 0.009 ns                   ; 3.371 ns                 ;
; 3.362 ns                                ; ADF4112_SPI:ADF4112|SPI_state~7                     ; ADF4112_SPI:ADF4112|bit_count[4] ; clock      ; clock    ; 0.000 ns                   ; 0.009 ns                   ; 3.371 ns                 ;
; 3.362 ns                                ; ADF4112_SPI:ADF4112|SPI_state~7                     ; ADF4112_SPI:ADF4112|bit_count[2] ; clock      ; clock    ; 0.000 ns                   ; 0.009 ns                   ; 3.371 ns                 ;
; 3.368 ns                                ; SPI_state[0]                                        ; First_LO_data[5]                 ; clock      ; clock    ; 0.000 ns                   ; 0.003 ns                   ; 3.371 ns                 ;
; 3.368 ns                                ; SPI_state[0]                                        ; First_LO_data[3]                 ; clock      ; clock    ; 0.000 ns                   ; 0.003 ns                   ; 3.371 ns                 ;
; 3.368 ns                                ; SPI_state[0]                                        ; First_LO_data[20]                ; clock      ; clock    ; 0.000 ns                   ; 0.003 ns                   ; 3.371 ns                 ;
; 3.368 ns                                ; SPI_state[0]                                        ; First_LO_data[0]                 ; clock      ; clock    ; 0.000 ns                   ; 0.003 ns                   ; 3.371 ns                 ;
; 3.368 ns                                ; SPI_state[0]                                        ; First_LO_data[1]                 ; clock      ; clock    ; 0.000 ns                   ; 0.003 ns                   ; 3.371 ns                 ;
; 3.379 ns                                ; ADF4112_SPI:ADF4112|SPI_state~8                     ; ADF4112_SPI:ADF4112|ready        ; clock      ; clock    ; 0.000 ns                   ; -0.002 ns                  ; 3.377 ns                 ;
; 3.410 ns                                ; Second_LO_data[2]                                   ; ADF4112_SPI:ADF4112|SPI_data     ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 3.412 ns                 ;
; 3.461 ns                                ; ADF4112_SPI:ADF4112|bit_count[3]                    ; ADF4112_SPI:ADF4112|SPI_LE       ; clock      ; clock    ; 0.000 ns                   ; -0.005 ns                  ; 3.456 ns                 ;
; 3.463 ns                                ; ADF4112_SPI:ADF4112|bit_count[3]                    ; ADF4112_SPI:ADF4112|SPI_state~8  ; clock      ; clock    ; 0.000 ns                   ; -0.005 ns                  ; 3.458 ns                 ;
; 3.491 ns                                ; SPI_state[2]                                        ; First_LO_data[5]                 ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 3.493 ns                 ;
; 3.491 ns                                ; SPI_state[2]                                        ; First_LO_data[3]                 ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 3.493 ns                 ;
; 3.491 ns                                ; SPI_state[2]                                        ; First_LO_data[20]                ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 3.493 ns                 ;
; 3.491 ns                                ; SPI_state[2]                                        ; First_LO_data[0]                 ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 3.493 ns                 ;
; 3.491 ns                                ; SPI_state[2]                                        ; First_LO_data[1]                 ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 3.493 ns                 ;
; 3.525 ns                                ; ADF4112_SPI:ADF4112|bit_count[0]                    ; ADF4112_SPI:ADF4112|SPI_data     ; clock      ; clock    ; 0.000 ns                   ; -0.004 ns                  ; 3.521 ns                 ;
; 3.590 ns                                ; ADF4112_SPI:ADF4112|ready                           ; SPI2_state[1]                    ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 3.592 ns                 ;
; 3.599 ns                                ; start1                                              ; ADF4112_SPI:ADF4112|bit_count[1] ; clock      ; clock    ; 0.000 ns                   ; 0.009 ns                   ; 3.608 ns                 ;
; 3.599 ns                                ; start1                                              ; ADF4112_SPI:ADF4112|bit_count[3] ; clock      ; clock    ; 0.000 ns                   ; 0.009 ns                   ; 3.608 ns                 ;
; 3.599 ns                                ; start1                                              ; ADF4112_SPI:ADF4112|bit_count[0] ; clock      ; clock    ; 0.000 ns                   ; 0.009 ns                   ; 3.608 ns                 ;
; 3.599 ns                                ; start1                                              ; ADF4112_SPI:ADF4112|bit_count[4] ; clock      ; clock    ; 0.000 ns                   ; 0.009 ns                   ; 3.608 ns                 ;
; 3.599 ns                                ; start1                                              ; ADF4112_SPI:ADF4112|bit_count[2] ; clock      ; clock    ; 0.000 ns                   ; 0.009 ns                   ; 3.608 ns                 ;
; 3.686 ns                                ; SPI_state[3]                                        ; SPI2_state[0]                    ; clock      ; clock    ; 0.000 ns                   ; 0.006 ns                   ; 3.692 ns                 ;
; 3.687 ns                                ; SPI_state[1]                                        ; Second_LO_data[6]                ; clock      ; clock    ; 0.000 ns                   ; 0.007 ns                   ; 3.694 ns                 ;
; 3.716 ns                                ; SPI_state[0]                                        ; SPI2_state[0]                    ; clock      ; clock    ; 0.000 ns                   ; 0.007 ns                   ; 3.723 ns                 ;
; 3.806 ns                                ; ADF4112_SPI:ADF4112|ready                           ; Second_LO_data[4]                ; clock      ; clock    ; 0.000 ns                   ; 0.007 ns                   ; 3.813 ns                 ;
; 3.806 ns                                ; ADF4112_SPI:ADF4112|ready                           ; Second_LO_data[0]                ; clock      ; clock    ; 0.000 ns                   ; 0.007 ns                   ; 3.813 ns                 ;
; 3.806 ns                                ; ADF4112_SPI:ADF4112|ready                           ; Second_LO_data[20]               ; clock      ; clock    ; 0.000 ns                   ; 0.007 ns                   ; 3.813 ns                 ;
; 3.806 ns                                ; ADF4112_SPI:ADF4112|ready                           ; Second_LO_data[2]                ; clock      ; clock    ; 0.000 ns                   ; 0.007 ns                   ; 3.813 ns                 ;
; 3.839 ns                                ; SPI_state[2]                                        ; SPI2_state[0]                    ; clock      ; clock    ; 0.000 ns                   ; 0.006 ns                   ; 3.845 ns                 ;
; 3.913 ns                                ; SPI_state[1]                                        ; First_LO_data[5]                 ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 3.915 ns                 ;
; 3.913 ns                                ; SPI_state[1]                                        ; First_LO_data[3]                 ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 3.915 ns                 ;
; 3.913 ns                                ; SPI_state[1]                                        ; First_LO_data[20]                ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 3.915 ns                 ;
; 3.913 ns                                ; SPI_state[1]                                        ; First_LO_data[0]                 ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 3.915 ns                 ;
; 3.913 ns                                ; SPI_state[1]                                        ; First_LO_data[1]                 ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 3.915 ns                 ;
; 4.002 ns                                ; SPI_state[3]                                        ; Second_LO_data[4]                ; clock      ; clock    ; 0.000 ns                   ; 0.007 ns                   ; 4.009 ns                 ;
; 4.002 ns                                ; SPI_state[3]                                        ; Second_LO_data[0]                ; clock      ; clock    ; 0.000 ns                   ; 0.007 ns                   ; 4.009 ns                 ;
; 4.002 ns                                ; SPI_state[3]                                        ; Second_LO_data[20]               ; clock      ; clock    ; 0.000 ns                   ; 0.007 ns                   ; 4.009 ns                 ;
; 4.002 ns                                ; SPI_state[3]                                        ; Second_LO_data[2]                ; clock      ; clock    ; 0.000 ns                   ; 0.007 ns                   ; 4.009 ns                 ;
; 4.085 ns                                ; First_LO_data[0]                                    ; ADF4112_SPI:ADF4112|SPI_data     ; clock      ; clock    ; 0.000 ns                   ; 0.007 ns                   ; 4.092 ns                 ;
; 4.134 ns                                ; ADF4112_SPI:ADF4112|ready                           ; Second_LO_data[6]                ; clock      ; clock    ; 0.000 ns                   ; 0.007 ns                   ; 4.141 ns                 ;
; 4.171 ns                                ; SPI_state[2]                                        ; ADF4112_SPI:ADF4112|SPI_data     ; clock      ; clock    ; 0.000 ns                   ; 0.007 ns                   ; 4.178 ns                 ;
; 4.185 ns                                ; First_LO_data[1]                                    ; ADF4112_SPI:ADF4112|SPI_data     ; clock      ; clock    ; 0.000 ns                   ; 0.007 ns                   ; 4.192 ns                 ;
; 4.258 ns                                ; SPI2_state[2]                                       ; First_LO_data[5]                 ; clock      ; clock    ; 0.000 ns                   ; -0.002 ns                  ; 4.256 ns                 ;
; 4.258 ns                                ; SPI2_state[2]                                       ; First_LO_data[3]                 ; clock      ; clock    ; 0.000 ns                   ; -0.002 ns                  ; 4.256 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'IFCLK'                                                                                                                                      ;
+---------------+--------------+--------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From         ; To           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+--------------+--------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns      ; spi_clock[0] ; spi_clock[0] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns      ; spi_clock[1] ; spi_clock[1] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns      ; spi_clock[2] ; spi_clock[2] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.745 ns      ; spi_clock[2] ; spi_clock[0] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.747 ns                 ;
; 0.756 ns      ; spi_clock[0] ; spi_clock[2] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.758 ns                 ;
; 0.759 ns      ; spi_clock[0] ; spi_clock[1] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.761 ns                 ;
; 1.180 ns      ; spi_clock[1] ; spi_clock[2] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.182 ns                 ;
; 1.181 ns      ; spi_clock[1] ; spi_clock[0] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.183 ns                 ;
+---------------+--------------+--------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------+
; tco                                                                                                ;
+-------+--------------+------------+-------------------------------+-------------------+------------+
; Slack ; Required tco ; Actual tco ; From                          ; To                ; From Clock ;
+-------+--------------+------------+-------------------------------+-------------------+------------+
; N/A   ; None         ; 12.951 ns  ; ADF4112_SPI:ADF4112|ready     ; DEBUG_LED0        ; IFCLK      ;
; N/A   ; None         ; 12.620 ns  ; SPI_state[1]                  ; LE1               ; IFCLK      ;
; N/A   ; None         ; 12.198 ns  ; SPI_state[2]                  ; LE1               ; IFCLK      ;
; N/A   ; None         ; 12.133 ns  ; SPI_state[3]                  ; LE1               ; IFCLK      ;
; N/A   ; None         ; 11.756 ns  ; ADF4112_SPI:ADF4112|SPI_LE    ; LE1               ; IFCLK      ;
; N/A   ; None         ; 11.747 ns  ; SPI_state[3]                  ; LE2               ; IFCLK      ;
; N/A   ; None         ; 11.740 ns  ; SPI_state[0]                  ; LE1               ; IFCLK      ;
; N/A   ; None         ; 11.676 ns  ; SPI_state[2]                  ; LE2               ; IFCLK      ;
; N/A   ; None         ; 11.378 ns  ; ADF4112_SPI:ADF4112|SPI_LE    ; LE2               ; IFCLK      ;
; N/A   ; None         ; 11.260 ns  ; SPI_state[1]                  ; LE2               ; IFCLK      ;
; N/A   ; None         ; 10.291 ns  ; ADF4112_SPI:ADF4112|SPI_clock ; ADF4112_SPI_clock ; IFCLK      ;
; N/A   ; None         ; 9.984 ns   ; ADF4112_SPI:ADF4112|SPI_data  ; ADF4112_SPI_data  ; IFCLK      ;
+-------+--------------+------------+-------------------------------+-------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Sat Aug 29 13:15:13 2009
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Cyclops -c Cyclops --timing_analysis_only
Info: Found timing assignments -- calculating delays
Info: Using auto detected offset of 3.12 ns between base clock "IFCLK" and derived clock "clock" because no offset is specified
Info: Slack time is 199.833 ns for clock "clock" between source register "ADF4112_SPI:ADF4112|bit_count[1]" and destination register "ADF4112_SPI:ADF4112|SPI_data"
    Info: Fmax is 117.69 MHz (period= 8.497 ns)
    Info: + Largest register to register requirement is 208.060 ns
        Info: + Setup relationship between source and destination is 208.330 ns
            Info: + Latch edge is 211.446 ns
                Info: Clock period of Destination clock "clock" is 208.330 ns with  offset of 3.116 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 3.116 ns
                Info: Clock period of Source clock "clock" is 208.330 ns with  offset of 3.116 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.006 ns
            Info: + Shortest clock path from clock "clock" to destination register is 2.342 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y10_N7; Fanout = 2; CLK Node = 'clock'
                Info: 2: + IC(0.756 ns) + CELL(0.000 ns) = 0.756 ns; Loc. = CLKCTRL_G6; Fanout = 32; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(0.920 ns) + CELL(0.666 ns) = 2.342 ns; Loc. = LCFF_X33_Y14_N17; Fanout = 2; REG Node = 'ADF4112_SPI:ADF4112|SPI_data'
                Info: Total cell delay = 0.666 ns ( 28.44 % )
                Info: Total interconnect delay = 1.676 ns ( 71.56 % )
            Info: - Longest clock path from clock "clock" to source register is 2.348 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y10_N7; Fanout = 2; CLK Node = 'clock'
                Info: 2: + IC(0.756 ns) + CELL(0.000 ns) = 0.756 ns; Loc. = CLKCTRL_G6; Fanout = 32; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(0.926 ns) + CELL(0.666 ns) = 2.348 ns; Loc. = LCFF_X33_Y15_N13; Fanout = 10; REG Node = 'ADF4112_SPI:ADF4112|bit_count[1]'
                Info: Total cell delay = 0.666 ns ( 28.36 % )
                Info: Total interconnect delay = 1.682 ns ( 71.64 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 8.227 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y15_N13; Fanout = 10; REG Node = 'ADF4112_SPI:ADF4112|bit_count[1]'
        Info: 2: + IC(1.533 ns) + CELL(0.615 ns) = 2.148 ns; Loc. = LCCOMB_X31_Y13_N24; Fanout = 1; COMB Node = 'ADF4112_SPI:ADF4112|Mux0~16'
        Info: 3: + IC(1.474 ns) + CELL(0.206 ns) = 3.828 ns; Loc. = LCCOMB_X33_Y14_N10; Fanout = 1; COMB Node = 'ADF4112_SPI:ADF4112|Mux0~17'
        Info: 4: + IC(0.398 ns) + CELL(0.651 ns) = 4.877 ns; Loc. = LCCOMB_X33_Y14_N22; Fanout = 1; COMB Node = 'ADF4112_SPI:ADF4112|Mux0~20'
        Info: 5: + IC(0.378 ns) + CELL(0.206 ns) = 5.461 ns; Loc. = LCCOMB_X33_Y14_N24; Fanout = 1; COMB Node = 'ADF4112_SPI:ADF4112|Mux0~21'
        Info: 6: + IC(0.392 ns) + CELL(0.650 ns) = 6.503 ns; Loc. = LCCOMB_X33_Y14_N12; Fanout = 1; COMB Node = 'ADF4112_SPI:ADF4112|Mux0~25'
        Info: 7: + IC(0.396 ns) + CELL(0.647 ns) = 7.546 ns; Loc. = LCCOMB_X33_Y14_N6; Fanout = 1; COMB Node = 'ADF4112_SPI:ADF4112|SPI_data~3'
        Info: 8: + IC(0.367 ns) + CELL(0.206 ns) = 8.119 ns; Loc. = LCCOMB_X33_Y14_N16; Fanout = 1; COMB Node = 'ADF4112_SPI:ADF4112|SPI_data~4'
        Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 8.227 ns; Loc. = LCFF_X33_Y14_N17; Fanout = 2; REG Node = 'ADF4112_SPI:ADF4112|SPI_data'
        Info: Total cell delay = 3.289 ns ( 39.98 % )
        Info: Total interconnect delay = 4.938 ns ( 60.02 % )
Info: Slack time is 19.386 ns for clock "IFCLK" between source register "spi_clock[1]" and destination register "spi_clock[0]"
    Info: Fmax is restricted to 340.02 MHz due to tcl and tch limits
    Info: + Largest register to register requirement is 20.569 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "IFCLK" to destination register is 2.812 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.880 ns) + CELL(0.666 ns) = 2.812 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 4; REG Node = 'spi_clock[0]'
                Info: Total cell delay = 1.796 ns ( 63.87 % )
                Info: Total interconnect delay = 1.016 ns ( 36.13 % )
            Info: - Longest clock path from clock "IFCLK" to source register is 2.812 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.880 ns) + CELL(0.666 ns) = 2.812 ns; Loc. = LCFF_X33_Y10_N19; Fanout = 4; REG Node = 'spi_clock[1]'
                Info: Total cell delay = 1.796 ns ( 63.87 % )
                Info: Total interconnect delay = 1.016 ns ( 36.13 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 1.183 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y10_N19; Fanout = 4; REG Node = 'spi_clock[1]'
        Info: 2: + IC(0.452 ns) + CELL(0.623 ns) = 1.075 ns; Loc. = LCCOMB_X33_Y10_N0; Fanout = 1; COMB Node = 'spi_clock~3'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.183 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 4; REG Node = 'spi_clock[0]'
        Info: Total cell delay = 0.731 ns ( 61.79 % )
        Info: Total interconnect delay = 0.452 ns ( 38.21 % )
Info: Minimum slack time is 499 ps for clock "clock" between source register "ADF4112_SPI:ADF4112|SPI_LE" and destination register "ADF4112_SPI:ADF4112|SPI_LE"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y14_N17; Fanout = 3; REG Node = 'ADF4112_SPI:ADF4112|SPI_LE'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X30_Y14_N16; Fanout = 1; COMB Node = 'ADF4112_SPI:ADF4112|SPI_LE~2'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X30_Y14_N17; Fanout = 3; REG Node = 'ADF4112_SPI:ADF4112|SPI_LE'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 3.116 ns
                Info: Clock period of Destination clock "clock" is 208.330 ns with  offset of 3.116 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 3.116 ns
                Info: Clock period of Source clock "clock" is 208.330 ns with  offset of 3.116 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "clock" to destination register is 2.341 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y10_N7; Fanout = 2; CLK Node = 'clock'
                Info: 2: + IC(0.756 ns) + CELL(0.000 ns) = 0.756 ns; Loc. = CLKCTRL_G6; Fanout = 32; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(0.919 ns) + CELL(0.666 ns) = 2.341 ns; Loc. = LCFF_X30_Y14_N17; Fanout = 3; REG Node = 'ADF4112_SPI:ADF4112|SPI_LE'
                Info: Total cell delay = 0.666 ns ( 28.45 % )
                Info: Total interconnect delay = 1.675 ns ( 71.55 % )
            Info: - Shortest clock path from clock "clock" to source register is 2.341 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y10_N7; Fanout = 2; CLK Node = 'clock'
                Info: 2: + IC(0.756 ns) + CELL(0.000 ns) = 0.756 ns; Loc. = CLKCTRL_G6; Fanout = 32; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(0.919 ns) + CELL(0.666 ns) = 2.341 ns; Loc. = LCFF_X30_Y14_N17; Fanout = 3; REG Node = 'ADF4112_SPI:ADF4112|SPI_LE'
                Info: Total cell delay = 0.666 ns ( 28.45 % )
                Info: Total interconnect delay = 1.675 ns ( 71.55 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 499 ps for clock "IFCLK" between source register "spi_clock[0]" and destination register "spi_clock[0]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 4; REG Node = 'spi_clock[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X33_Y10_N0; Fanout = 1; COMB Node = 'spi_clock~3'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 4; REG Node = 'spi_clock[0]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "IFCLK" to destination register is 2.812 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.880 ns) + CELL(0.666 ns) = 2.812 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 4; REG Node = 'spi_clock[0]'
                Info: Total cell delay = 1.796 ns ( 63.87 % )
                Info: Total interconnect delay = 1.016 ns ( 36.13 % )
            Info: - Shortest clock path from clock "IFCLK" to source register is 2.812 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.880 ns) + CELL(0.666 ns) = 2.812 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 4; REG Node = 'spi_clock[0]'
                Info: Total cell delay = 1.796 ns ( 63.87 % )
                Info: Total interconnect delay = 1.016 ns ( 36.13 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: tco from clock "IFCLK" to destination pin "DEBUG_LED0" through register "ADF4112_SPI:ADF4112|ready" is 12.951 ns
    Info: + Longest clock path from clock "IFCLK" to source register is 5.453 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.880 ns) + CELL(0.970 ns) = 3.116 ns; Loc. = LCFF_X33_Y10_N7; Fanout = 2; CLK Node = 'clock'
        Info: 4: + IC(0.756 ns) + CELL(0.000 ns) = 3.872 ns; Loc. = CLKCTRL_G6; Fanout = 32; COMB Node = 'clock~clkctrl'
        Info: 5: + IC(0.915 ns) + CELL(0.666 ns) = 5.453 ns; Loc. = LCFF_X31_Y13_N9; Fanout = 14; REG Node = 'ADF4112_SPI:ADF4112|ready'
        Info: Total cell delay = 2.766 ns ( 50.72 % )
        Info: Total interconnect delay = 2.687 ns ( 49.28 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 7.194 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y13_N9; Fanout = 14; REG Node = 'ADF4112_SPI:ADF4112|ready'
        Info: 2: + IC(4.068 ns) + CELL(3.126 ns) = 7.194 ns; Loc. = PIN_4; Fanout = 0; PIN Node = 'DEBUG_LED0'
        Info: Total cell delay = 3.126 ns ( 43.45 % )
        Info: Total interconnect delay = 4.068 ns ( 56.55 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 134 megabytes
    Info: Processing ended: Sat Aug 29 13:15:13 2009
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


