Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun May 21 17:06:11 2023
| Host         : DESKTOP-NM8ULCN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file odczyt_control_sets_placed.rpt
| Design       : odczyt
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    77 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           10 |
|      3 |            1 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              62 |           16 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               8 |            8 |
| Yes          | Yes                   | No                     |              96 |           22 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-------------------------+---------------------------------+------------------+----------------+
|   Clock Signal   |      Enable Signal      |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+------------------+-------------------------+---------------------------------+------------------+----------------+
|  b_BUFG          |                         |                                 |                1 |              1 |
| ~clk_i_IBUF_BUFG |                         |                                 |                1 |              1 |
| ~clk_i_IBUF_BUFG | ps2_key_code[4]_i_1_n_0 | rst_i_IBUF                      |                1 |              1 |
| ~clk_i_IBUF_BUFG | ps2_key_code[7]_i_1_n_0 | rst_i_IBUF                      |                1 |              1 |
| ~clk_i_IBUF_BUFG | ps2_key_code[3]_i_1_n_0 | rst_i_IBUF                      |                1 |              1 |
| ~clk_i_IBUF_BUFG | ps2_key_code[6]_i_1_n_0 | rst_i_IBUF                      |                1 |              1 |
| ~clk_i_IBUF_BUFG | ps2_key_code[0]_i_1_n_0 | rst_i_IBUF                      |                1 |              1 |
| ~clk_i_IBUF_BUFG | ps2_key_code[5]_i_1_n_0 | rst_i_IBUF                      |                1 |              1 |
| ~clk_i_IBUF_BUFG | ps2_key_code[2]_i_1_n_0 | rst_i_IBUF                      |                1 |              1 |
| ~clk_i_IBUF_BUFG | ps2_key_code[1]_i_1_n_0 | rst_i_IBUF                      |                1 |              1 |
|  clk_i_IBUF_BUFG |                         |                                 |                3 |              3 |
|  b_BUFG          |                         | uut/counter_display[31]_i_1_n_0 |                8 |             31 |
|  clk_i_IBUF_BUFG |                         | uut/b_0                         |                8 |             31 |
| ~clk_i_IBUF_BUFG | a[0]_i_2_n_0            | a[0]_i_1__0_n_0                 |                8 |             32 |
| ~clk_i_IBUF_BUFG | bits[31]_i_2_n_0        | bits[31]_i_1_n_0                |                6 |             32 |
| ~clk_i_IBUF_BUFG | p_1_in                  | b[0]_i_1_n_0                    |                8 |             32 |
+------------------+-------------------------+---------------------------------+------------------+----------------+


