CPU{regs: fromList [(dr,0),(jp,0),(pc,0),(ra,0),(rin,0),(rout,0),(sp,4092),(tr,0),(zero,0),(a0,0),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,0),(jp,0),(pc,4),(ra,0),(rin,0),(rout,0),(sp,4092),(tr,0),(zero,0),(a0,0),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,0),(jp,0),(pc,8),(ra,0),(rin,0),(rout,0),(sp,4092),(tr,0),(zero,0),(a0,16),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,0),(jp,0),(pc,12),(ra,0),(rin,0),(rout,0),(sp,4092),(tr,0),(zero,0),(a0,16),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,0),(jp,0),(pc,16),(ra,0),(rin,0),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,16),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,0),(jp,0),(pc,20),(ra,16),(rin,0),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,16),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,0),(jp,0),(pc,88),(ra,16),(rin,0),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,16),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,0),(jp,0),(pc,92),(ra,16),(rin,0),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,16),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,0),(jp,0),(pc,96),(ra,16),(rin,0),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,16),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,0),(jp,0),(pc,100),(ra,16),(rin,0),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,16),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,0),(jp,0),(pc,104),(ra,16),(rin,0),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,16),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,0),(jp,0),(pc,108),(ra,16),(rin,0),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,16),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,4),(jp,0),(pc,112),(ra,16),(rin,0),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,16),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,4),(jp,0),(pc,116),(ra,16),(rin,0),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,16),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,4),(jp,0),(pc,120),(ra,16),(rin,4),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,16),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,4),(jp,0),(pc,124),(ra,16),(rin,4),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,12),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,4),(jp,0),(pc,100),(ra,16),(rin,4),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,12),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,4),(jp,0),(pc,104),(ra,16),(rin,4),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,12),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,4),(jp,0),(pc,108),(ra,16),(rin,4),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,12),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,8),(jp,0),(pc,112),(ra,16),(rin,4),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,12),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,8),(jp,0),(pc,116),(ra,16),(rin,4),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,12),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,8),(jp,0),(pc,120),(ra,16),(rin,8),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,12),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,8),(jp,0),(pc,124),(ra,16),(rin,8),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,8),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,8),(jp,0),(pc,100),(ra,16),(rin,8),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,8),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,8),(jp,0),(pc,104),(ra,16),(rin,8),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,8),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,8),(jp,0),(pc,108),(ra,16),(rin,8),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,8),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,12),(jp,0),(pc,112),(ra,16),(rin,8),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,8),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,12),(jp,0),(pc,116),(ra,16),(rin,8),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,8),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,12),(jp,0),(pc,120),(ra,16),(rin,12),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,8),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,12),(jp,0),(pc,124),(ra,16),(rin,12),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,4),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,12),(jp,0),(pc,100),(ra,16),(rin,12),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,4),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,12),(jp,0),(pc,104),(ra,16),(rin,12),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,4),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,12),(jp,0),(pc,108),(ra,16),(rin,12),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,4),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,16),(jp,0),(pc,112),(ra,16),(rin,12),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,4),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,16),(jp,0),(pc,116),(ra,16),(rin,12),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,4),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,16),(jp,0),(pc,120),(ra,16),(rin,16),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,4),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,16),(jp,0),(pc,124),(ra,16),(rin,16),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,0),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,16),(jp,0),(pc,100),(ra,16),(rin,16),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,0),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,16),(jp,0),(pc,104),(ra,16),(rin,16),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,0),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,16),(jp,0),(pc,128),(ra,16),(rin,16),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,0),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,16),(jp,0),(pc,132),(ra,16),(rin,16),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,0),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,16),(jp,0),(pc,136),(ra,16),(rin,16),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,0),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,16),(jp,0),(pc,24),(ra,16),(rin,16),(rout,0),(sp,4088),(tr,0),(zero,0),(a0,0),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,16),(jp,0),(pc,28),(ra,16),(rin,16),(rout,0),(sp,4092),(tr,0),(zero,0),(a0,0),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
CPU{regs: fromList [(dr,16),(jp,0),(pc,32),(ra,0),(rin,16),(rout,0),(sp,4092),(tr,0),(zero,0),(a0,0),(a1,0),(a2,0),(s0,0),(s1,0),(s2,0),(t0,0),(t1,0),(t2,0),(t3,0)]}
"Halt: stopping execution"
