{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1723471239591 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1723471239592 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 12 11:00:39 2024 " "Processing started: Mon Aug 12 11:00:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1723471239592 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1723471239592 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1723471239592 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1723471239766 ""}
{ "Warning" "WSGN_SEARCH_FILE" "processor.vhd 2 1 " "Using design file processor.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-hardware " "Found design unit 1: processor-hardware" {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723471240179 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723471240179 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723471240179 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1723471240183 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "D_R_data processor.vhd(8) " "VHDL Signal Declaration warning at processor.vhd(8): used implicit default value for signal \"D_R_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1723471240185 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "c_rfwdata processor.vhd(11) " "VHDL Signal Declaration warning at processor.vhd(11): used implicit default value for signal \"c_rfwdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1723471240186 "|processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "c_daddr processor.vhd(12) " "VHDL Signal Declaration warning at processor.vhd(12): used implicit default value for signal \"c_daddr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1723471240186 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_ird processor.vhd(15) " "Verilog HDL or VHDL warning at processor.vhd(15): object \"c_ird\" assigned a value but never read" {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1723471240186 "|processor"}
{ "Warning" "WSGN_SEARCH_FILE" "ROM.vhd 2 1 " "Using design file ROM.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-behav " "Found design unit 1: ROM-behav" {  } { { "ROM.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/ROM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723471240189 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723471240189 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723471240189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:readonlymemory " "Elaborating entity \"ROM\" for hierarchy \"ROM:readonlymemory\"" {  } { { "processor.vhd" "readonlymemory" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723471240190 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rom_enable ROM.vhd(41) " "VHDL Process Statement warning at ROM.vhd(41): signal \"rom_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ROM.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/ROM.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1723471240193 "|processor|ROM:readonlymemory"}
{ "Warning" "WSGN_SEARCH_FILE" "RAM.vhd 2 1 " "Using design file RAM.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-behav " "Found design unit 1: RAM-behav" {  } { { "RAM.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/RAM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723471240204 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/RAM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723471240204 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723471240204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:randomaccessmemory " "Elaborating entity \"RAM\" for hierarchy \"RAM:randomaccessmemory\"" {  } { { "processor.vhd" "randomaccessmemory" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723471240205 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_enable RAM.vhd(22) " "VHDL Process Statement warning at RAM.vhd(22): signal \"mem_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAM.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/RAM.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1723471240206 "|processor|RAM:randomaccessmemory"}
{ "Warning" "WSGN_SEARCH_FILE" "operational.vhd 2 1 " "Using design file operational.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 operational-behav " "Found design unit 1: operational-behav" {  } { { "operational.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723471240208 ""} { "Info" "ISGN_ENTITY_NAME" "1 operational " "Found entity 1: operational" {  } { { "operational.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723471240208 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723471240208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operational operational:operationalunit " "Elaborating entity \"operational\" for hierarchy \"operational:operationalunit\"" {  } { { "processor.vhd" "operationalunit" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723471240209 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dummy0 operational.vhd(23) " "Verilog HDL or VHDL warning at operational.vhd(23): object \"dummy0\" assigned a value but never read" {  } { { "operational.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1723471240210 "|processor|operational:operationalunit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dummy1 operational.vhd(23) " "Verilog HDL or VHDL warning at operational.vhd(23): object \"dummy1\" assigned a value but never read" {  } { { "operational.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1723471240210 "|processor|operational:operationalunit"}
{ "Warning" "WSGN_SEARCH_FILE" "mux3x1_16bits.vhd 2 1 " "Using design file mux3x1_16bits.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3x1_16bits-behavior " "Found design unit 1: mux3x1_16bits-behavior" {  } { { "mux3x1_16bits.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/mux3x1_16bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723471240211 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3x1_16bits " "Found entity 1: mux3x1_16bits" {  } { { "mux3x1_16bits.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/mux3x1_16bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723471240211 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723471240211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3x1_16bits operational:operationalunit\|mux3x1_16bits:mux " "Elaborating entity \"mux3x1_16bits\" for hierarchy \"operational:operationalunit\|mux3x1_16bits:mux\"" {  } { { "operational.vhd" "mux" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723471240212 ""}
{ "Warning" "WSGN_SEARCH_FILE" "regfile.vhd 2 1 " "Using design file regfile.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-behavior " "Found design unit 1: regfile-behavior" {  } { { "regfile.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/regfile.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723471240215 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/regfile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723471240215 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723471240215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile operational:operationalunit\|regfile:reg " "Elaborating entity \"regfile\" for hierarchy \"operational:operationalunit\|regfile:reg\"" {  } { { "operational.vhd" "reg" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723471240215 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W_wr regfile.vhd(29) " "VHDL Process Statement warning at regfile.vhd(29): signal \"W_wr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regfile.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/regfile.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1723471240216 "|processor|operational:operationalunit|regfile:reg"}
{ "Warning" "WSGN_SEARCH_FILE" "comparator16.vhd 2 1 " "Using design file comparator16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator16-behavior " "Found design unit 1: comparator16-behavior" {  } { { "comparator16.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/comparator16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723471240219 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator16 " "Found entity 1: comparator16" {  } { { "comparator16.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/comparator16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723471240219 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723471240219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator16 operational:operationalunit\|comparator16:comp0 " "Elaborating entity \"comparator16\" for hierarchy \"operational:operationalunit\|comparator16:comp0\"" {  } { { "operational.vhd" "comp0" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723471240219 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.vhd 2 1 " "Using design file alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behavior " "Found design unit 1: alu-behavior" {  } { { "alu.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/alu.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723471240222 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723471240222 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723471240222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu operational:operationalunit\|alu:alu0 " "Elaborating entity \"alu\" for hierarchy \"operational:operationalunit\|alu:alu0\"" {  } { { "operational.vhd" "alu0" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/operational.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723471240223 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux control.vhd " "Entity \"mux\" obtained from \"control.vhd\" instead of from Quartus II megafunction library" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 227 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1723471240227 ""}
{ "Warning" "WSGN_SEARCH_FILE" "control.vhd 16 8 " "Using design file control.vhd, which is not specified as a design file for the current project, but contains definitions for 16 design units and 8 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-behavioral " "Found design unit 1: flipflop-behavioral" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723471240228 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 reg4-structural " "Found design unit 2: reg4-structural" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723471240228 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 combinacional-comb " "Found design unit 3: combinacional-comb" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723471240228 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 instreg-behav " "Found design unit 4: instreg-behav" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 139 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723471240228 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 pc-behavioral " "Found design unit 5: pc-behavioral" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 186 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723471240228 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 adder-behavioral " "Found design unit 6: adder-behavioral" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 216 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723471240228 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 mux-behavioral " "Found design unit 7: mux-behavioral" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 235 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723471240228 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 control-controller " "Found design unit 8: control-controller" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 265 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723471240228 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723471240228 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg4 " "Found entity 2: reg4" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723471240228 ""} { "Info" "ISGN_ENTITY_NAME" "3 combinacional " "Found entity 3: combinacional" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723471240228 ""} { "Info" "ISGN_ENTITY_NAME" "4 instreg " "Found entity 4: instreg" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723471240228 ""} { "Info" "ISGN_ENTITY_NAME" "5 pc " "Found entity 5: pc" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 176 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723471240228 ""} { "Info" "ISGN_ENTITY_NAME" "6 adder " "Found entity 6: adder" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723471240228 ""} { "Info" "ISGN_ENTITY_NAME" "7 mux " "Found entity 7: mux" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723471240228 ""} { "Info" "ISGN_ENTITY_NAME" "8 control " "Found entity 8: control" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1723471240228 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1723471240228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:controlunit " "Elaborating entity \"control\" for hierarchy \"control:controlunit\"" {  } { { "processor.vhd" "controlunit" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723471240230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg4 control:controlunit\|reg4:statereg " "Elaborating entity \"reg4\" for hierarchy \"control:controlunit\|reg4:statereg\"" {  } { { "control.vhd" "statereg" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723471240231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop control:controlunit\|reg4:statereg\|flipflop:ff0 " "Elaborating entity \"flipflop\" for hierarchy \"control:controlunit\|reg4:statereg\|flipflop:ff0\"" {  } { { "control.vhd" "ff0" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723471240233 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load control.vhd(20) " "VHDL Process Statement warning at control.vhd(20): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1723471240233 "|processor|control:controlunit|reg4:statereg|flipflop:ff0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "combinacional control:controlunit\|combinacional:comb " "Elaborating entity \"combinacional\" for hierarchy \"control:controlunit\|combinacional:comb\"" {  } { { "control.vhd" "comb" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723471240237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instreg control:controlunit\|instreg:instructionreg " "Elaborating entity \"instreg\" for hierarchy \"control:controlunit\|instreg:instructionreg\"" {  } { { "control.vhd" "instructionreg" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723471240238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc control:controlunit\|pc:programcounter " "Elaborating entity \"pc\" for hierarchy \"control:controlunit\|pc:programcounter\"" {  } { { "control.vhd" "programcounter" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723471240248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder control:controlunit\|adder:add " "Elaborating entity \"adder\" for hierarchy \"control:controlunit\|adder:add\"" {  } { { "control.vhd" "add" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723471240249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux control:controlunit\|mux:multiplexador " "Elaborating entity \"mux\" for hierarchy \"control:controlunit\|mux:multiplexador\"" {  } { { "control.vhd" "multiplexador" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/control.vhd" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1723471240250 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "21 " "21 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1723471240480 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "D_R_data\[0\] GND " "Pin \"D_R_data\[0\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723471240528 "|processor|D_R_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_R_data\[1\] GND " "Pin \"D_R_data\[1\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723471240528 "|processor|D_R_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_R_data\[2\] GND " "Pin \"D_R_data\[2\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723471240528 "|processor|D_R_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_R_data\[3\] GND " "Pin \"D_R_data\[3\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723471240528 "|processor|D_R_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_R_data\[4\] GND " "Pin \"D_R_data\[4\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723471240528 "|processor|D_R_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_R_data\[5\] GND " "Pin \"D_R_data\[5\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723471240528 "|processor|D_R_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_R_data\[6\] GND " "Pin \"D_R_data\[6\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723471240528 "|processor|D_R_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_R_data\[7\] GND " "Pin \"D_R_data\[7\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723471240528 "|processor|D_R_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_R_data\[8\] GND " "Pin \"D_R_data\[8\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723471240528 "|processor|D_R_data[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_R_data\[9\] GND " "Pin \"D_R_data\[9\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723471240528 "|processor|D_R_data[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_R_data\[10\] GND " "Pin \"D_R_data\[10\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723471240528 "|processor|D_R_data[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_R_data\[11\] GND " "Pin \"D_R_data\[11\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723471240528 "|processor|D_R_data[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_R_data\[12\] GND " "Pin \"D_R_data\[12\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723471240528 "|processor|D_R_data[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_R_data\[13\] GND " "Pin \"D_R_data\[13\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723471240528 "|processor|D_R_data[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_R_data\[14\] GND " "Pin \"D_R_data\[14\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723471240528 "|processor|D_R_data[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_R_data\[15\] GND " "Pin \"D_R_data\[15\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1723471240528 "|processor|D_R_data[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1723471240528 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1723471240660 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723471240660 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1723471240710 "|processor|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1723471240710 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1723471240710 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1723471240710 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1723471240710 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "609 " "Peak virtual memory: 609 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1723471240721 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 12 11:00:40 2024 " "Processing ended: Mon Aug 12 11:00:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1723471240721 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1723471240721 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1723471240721 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1723471240721 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1723471242471 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1723471242472 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 12 11:00:42 2024 " "Processing started: Mon Aug 12 11:00:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1723471242472 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1723471242472 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off processor -c processor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1723471242472 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1723471242494 ""}
{ "Info" "0" "" "Project  = processor" {  } {  } 0 0 "Project  = processor" 0 0 "Fitter" 0 0 1723471242495 ""}
{ "Info" "0" "" "Revision = processor" {  } {  } 0 0 "Revision = processor" 0 0 "Fitter" 0 0 1723471242496 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1723471242576 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "processor EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"processor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1723471242579 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1723471242611 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1723471242611 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1723471242809 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1723471242824 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1723471243244 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1723471243244 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1723471243244 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1723471243252 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1723471243252 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1723471243252 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1723471243252 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "17 17 " "No exact pin location assignment(s) for 17 pins of 17 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { clk } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 7 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723471243298 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_R_data\[0\] " "Pin D_R_data\[0\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_R_data[0] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 8 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_R_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723471243298 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_R_data\[1\] " "Pin D_R_data\[1\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_R_data[1] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 8 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_R_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723471243298 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_R_data\[2\] " "Pin D_R_data\[2\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_R_data[2] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 8 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_R_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723471243298 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_R_data\[3\] " "Pin D_R_data\[3\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_R_data[3] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 8 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_R_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723471243298 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_R_data\[4\] " "Pin D_R_data\[4\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_R_data[4] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 8 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_R_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723471243298 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_R_data\[5\] " "Pin D_R_data\[5\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_R_data[5] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 8 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_R_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723471243298 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_R_data\[6\] " "Pin D_R_data\[6\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_R_data[6] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 8 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_R_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723471243298 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_R_data\[7\] " "Pin D_R_data\[7\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_R_data[7] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 8 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_R_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723471243298 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_R_data\[8\] " "Pin D_R_data\[8\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_R_data[8] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 8 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_R_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723471243298 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_R_data\[9\] " "Pin D_R_data\[9\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_R_data[9] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 8 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_R_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723471243298 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_R_data\[10\] " "Pin D_R_data\[10\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_R_data[10] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 8 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_R_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723471243298 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_R_data\[11\] " "Pin D_R_data\[11\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_R_data[11] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 8 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_R_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723471243298 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_R_data\[12\] " "Pin D_R_data\[12\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_R_data[12] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 8 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_R_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723471243298 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_R_data\[13\] " "Pin D_R_data\[13\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_R_data[13] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 8 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_R_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723471243298 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_R_data\[14\] " "Pin D_R_data\[14\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_R_data[14] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 8 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_R_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723471243298 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_R_data\[15\] " "Pin D_R_data\[15\] not assigned to an exact location on the device" {  } { { "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/murilo/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { D_R_data[15] } } } { "processor.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/processor.vhd" 8 0 0 } } { "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/murilo/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { D_R_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1723471243298 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1723471243298 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processor.sdc " "Synopsys Design Constraints File file not found: 'processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1723471243404 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1723471243404 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1723471243405 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1723471243405 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1723471243406 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1723471243408 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1723471243409 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1723471243409 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1723471243410 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1723471243410 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1723471243410 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1723471243410 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1723471243411 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1723471243411 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1723471243411 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1723471243411 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "17 unused 3.3V 1 16 0 " "Number of I/O pins in group: 17 (unused VREF, 3.3V VCCIO, 1 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1723471243412 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1723471243412 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1723471243412 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1723471243414 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1723471243414 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1723471243414 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1723471243414 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1723471243414 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1723471243414 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1723471243414 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1723471243414 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1723471243414 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1723471243414 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1723471243420 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1723471244544 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1723471244620 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1723471244628 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1723471244783 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1723471244783 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1723471244827 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1723471245481 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1723471245481 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1723471245547 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1723471245549 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1723471245549 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1723471245549 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.01 " "Total time spent on timing analysis during the Fitter is 0.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1723471245556 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1723471245559 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_R_data\[0\] 0 " "Pin \"D_R_data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723471245561 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_R_data\[1\] 0 " "Pin \"D_R_data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723471245561 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_R_data\[2\] 0 " "Pin \"D_R_data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723471245561 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_R_data\[3\] 0 " "Pin \"D_R_data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723471245561 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_R_data\[4\] 0 " "Pin \"D_R_data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723471245561 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_R_data\[5\] 0 " "Pin \"D_R_data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723471245561 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_R_data\[6\] 0 " "Pin \"D_R_data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723471245561 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_R_data\[7\] 0 " "Pin \"D_R_data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723471245561 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_R_data\[8\] 0 " "Pin \"D_R_data\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723471245561 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_R_data\[9\] 0 " "Pin \"D_R_data\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723471245561 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_R_data\[10\] 0 " "Pin \"D_R_data\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723471245561 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_R_data\[11\] 0 " "Pin \"D_R_data\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723471245561 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_R_data\[12\] 0 " "Pin \"D_R_data\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723471245561 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_R_data\[13\] 0 " "Pin \"D_R_data\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723471245561 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_R_data\[14\] 0 " "Pin \"D_R_data\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723471245561 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D_R_data\[15\] 0 " "Pin \"D_R_data\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1723471245561 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1723471245561 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1723471245648 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1723471245654 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1723471245737 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1723471246068 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1723471246087 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/output_files/processor.fit.smsg " "Generated suppressed messages file /home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/output_files/processor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1723471246162 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "703 " "Peak virtual memory: 703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1723471246231 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 12 11:00:46 2024 " "Processing ended: Mon Aug 12 11:00:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1723471246231 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1723471246231 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1723471246231 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1723471246231 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1723471248024 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1723471248025 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 12 11:00:47 2024 " "Processing started: Mon Aug 12 11:00:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1723471248025 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1723471248025 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off processor -c processor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1723471248026 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1723471249115 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1723471249165 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "543 " "Peak virtual memory: 543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1723471249484 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 12 11:00:49 2024 " "Processing ended: Mon Aug 12 11:00:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1723471249484 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1723471249484 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1723471249484 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1723471249484 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1723471249548 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1723471250866 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1723471250867 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 12 11:00:50 2024 " "Processing started: Mon Aug 12 11:00:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1723471250867 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1723471250867 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta processor -c processor " "Command: quartus_sta processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1723471250867 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1723471250892 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1723471251012 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1723471251050 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1723471251050 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processor.sdc " "Synopsys Design Constraints File file not found: 'processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1723471251127 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1723471251127 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1723471251128 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1723471251128 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1723471251129 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1723471251133 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1723471251135 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1723471251136 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1723471251138 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1723471251139 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1723471251139 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1723471251140 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1723471251140 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1723471251143 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1723471251144 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1723471251149 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1723471251149 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1723471251149 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1723471251150 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1723471251150 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1723471251150 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1723471251151 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1723471251151 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1723471251153 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1723471251158 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1723471251158 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "488 " "Peak virtual memory: 488 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1723471251172 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 12 11:00:51 2024 " "Processing ended: Mon Aug 12 11:00:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1723471251172 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1723471251172 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1723471251172 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1723471251172 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1723471253256 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1723471253257 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 12 11:00:53 2024 " "Processing started: Mon Aug 12 11:00:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1723471253257 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1723471253257 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off processor -c processor " "Command: quartus_eda --read_settings_files=off --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1723471253258 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "processor.vho\", \"processor_fast.vho processor_vhd.sdo processor_vhd_fast.sdo /home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/simulation/modelsim/ simulation " "Generated files \"processor.vho\", \"processor_fast.vho\", \"processor_vhd.sdo\" and \"processor_vhd_fast.sdo\" in directory \"/home/murilo/Documentos/GitHub/lab-circuitos-digitais/projeto-final/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1723471253497 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "790 " "Peak virtual memory: 790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1723471253532 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 12 11:00:53 2024 " "Processing ended: Mon Aug 12 11:00:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1723471253532 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1723471253532 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1723471253532 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1723471253532 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 52 s " "Quartus II Full Compilation was successful. 0 errors, 52 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1723471253604 ""}
