#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Mar 23 15:19:22 2025
# Process ID: 1862495
# Current directory: /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200
# Command line: vivado -mode tcl
# Log file: /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/vivado.log
# Journal file: /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/vivado.jou
#-----------------------------------------------------------
open_project U200.xpr 
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/user/Xilinx/Vivado/2020.2/data/ip'.
U200
synth_design -rtl
Command: synth_design -rtl
Starting synth_design
Using part: xcu200-fsgd2104-2-e
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/instr_blk_mem/instr_blk_mem.xci

Top: softmc_top
INFO: [Device 21-403] Loading part xcu200-fsgd2104-2-e
WARNING: [Synth 8-6901] identifier 'state_r' is used before its declaration [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:48]
WARNING: [Synth 8-6901] identifier 'LOOPBACK_S' is used before its declaration [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:48]
ERROR: [Synth 8-2715] syntax error near wire [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:133]
ERROR: [Synth 8-1031] rdDataDDR is not declared [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:202]
INFO: [Synth 8-2350] module softmc_top ignored due to previous errors [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:4]
Failed to read verilog '/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v'
2 Infos, 3 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl
Command: synth_design -rtl
Starting synth_design
Using part: xcu200-fsgd2104-2-e
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/instr_blk_mem/instr_blk_mem.xci

Top: softmc_top
WARNING: [Synth 8-6901] identifier 'state_r' is used before its declaration [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:137]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2969.273 ; gain = 0.000 ; free physical = 3795 ; free virtual = 26395
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'softmc_top' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:4]
	Parameter tCK bound to: 1500 - type: integer 
	Parameter SIM bound to: false - type: string 
	Parameter ODTWRDEL bound to: 5'b01001 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRDDEL bound to: 5'b01010 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter ODTWR bound to: 16'b0000000000000001 
	Parameter ODTRD bound to: 16'b0000000000000000 
INFO: [Synth 8-6157] synthesizing module 'phy_ddr4_udimm' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/.Xil/Vivado-1862495-u200-station/realtime/phy_ddr4_udimm_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'phy_ddr4_udimm' (1#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/.Xil/Vivado-1862495-u200-station/realtime/phy_ddr4_udimm_stub.v:6]
WARNING: [Synth 8-689] width (2) of port connection 'c0_ddr4_cke' does not match port width (1) of module 'phy_ddr4_udimm' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:294]
WARNING: [Synth 8-689] width (2) of port connection 'c0_ddr4_odt' does not match port width (1) of module 'phy_ddr4_udimm' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:295]
WARNING: [Synth 8-689] width (2) of port connection 'c0_ddr4_cs_n' does not match port width (1) of module 'phy_ddr4_udimm' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:296]
WARNING: [Synth 8-689] width (16) of port connection 'mc_CS_n' does not match port width (8) of module 'phy_ddr4_udimm' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:324]
WARNING: [Synth 8-689] width (16) of port connection 'mc_ODT' does not match port width (8) of module 'phy_ddr4_udimm' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:325]
WARNING: [Synth 8-689] width (32) of port connection 'mcCasSlot' does not match port width (2) of module 'phy_ddr4_udimm' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:327]
WARNING: [Synth 8-689] width (32) of port connection 'mcCasSlot2' does not match port width (1) of module 'phy_ddr4_udimm' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:330]
WARNING: [Synth 8-689] width (32) of port connection 'mcRdCAS' does not match port width (1) of module 'phy_ddr4_udimm' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:331]
WARNING: [Synth 8-689] width (32) of port connection 'mcWrCAS' does not match port width (1) of module 'phy_ddr4_udimm' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:332]
INFO: [Synth 8-6157] synthesizing module 'softmc_pipeline' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/softmc_pipeline.v:3]
INFO: [Synth 8-6157] synthesizing module 'fetch_stage' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/fetch_stage.v:3]
	Parameter WAIT_RESOLVE_S bound to: 0 - type: integer 
	Parameter FETCH_NEXT_LINE_S bound to: 1 - type: integer 
	Parameter WAIT_BUFFER_SPACE_S bound to: 2 - type: integer 
	Parameter WAIT_SLEEP_S bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pre_decode' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/pre_decode.v:9]
INFO: [Synth 8-6155] done synthesizing module 'pre_decode' (2#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/pre_decode.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/fetch_stage.v:85]
INFO: [Synth 8-6155] done synthesizing module 'fetch_stage' (3#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/fetch_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'decode_stage' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/decode_stage.v:4]
	Parameter div bound to: 16 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/decode_stage.v:71]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/decode_stage.v:71]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/decode_stage.v:71]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/decode_stage.v:71]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/decode_stage.v:136]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/decode_stage.v:160]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/decode_stage.v:180]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/decode_stage.v:203]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/decode_stage.v:296]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/decode_stage.v:296]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/decode_stage.v:296]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/decode_stage.v:296]
INFO: [Synth 8-6155] done synthesizing module 'decode_stage' (4#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/decode_stage.v:4]
INFO: [Synth 8-6157] synthesizing module 'execute_stage' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/execute_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'ddr_pipeline' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/ddr_pipeline.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ddr_pipeline' (5#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/ddr_pipeline.v:4]
INFO: [Synth 8-6157] synthesizing module 'exe_pipeline' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/exe_pipeline.v:4]
INFO: [Synth 8-6155] done synthesizing module 'exe_pipeline' (6#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/exe_pipeline.v:4]
INFO: [Synth 8-6157] synthesizing module 'scratchpad' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/.Xil/Vivado-1862495-u200-station/realtime/scratchpad_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'scratchpad' (7#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/.Xil/Vivado-1862495-u200-station/realtime/scratchpad_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'execute_stage' (8#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/execute_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'register_file' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/register_file.v:7]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "reg_file_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'register_file' (9#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/register_file.v:7]
INFO: [Synth 8-6155] done synthesizing module 'softmc_pipeline' (10#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/softmc_pipeline.v:3]
WARNING: [Synth 8-7071] port 'ddr_sre' of module 'softmc_pipeline' is unconnected for instance 'pipeline' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:422]
WARNING: [Synth 8-7071] port 'ddr_srx' of module 'softmc_pipeline' is unconnected for instance 'pipeline' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:422]
WARNING: [Synth 8-7023] instance 'pipeline' of module 'softmc_pipeline' has 29 connections declared, but only 27 given [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:422]
INFO: [Synth 8-6157] synthesizing module 'frontend' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:8]
	Parameter SIM_MEM bound to: false - type: string 
	Parameter IDLE_S bound to: 2'b00 
	Parameter INIT_MEM_S bound to: 2'b01 
	Parameter EXECUTE_S bound to: 2'b10 
	Parameter LOOPBACK_S bound to: 2'b11 
	Parameter RST_FLAG bound to: 64 - type: integer 
	Parameter RB_MODE_FLAG bound to: 65 - type: integer 
	Parameter DLL_TOG_FLAG bound to: 66 - type: integer 
	Parameter AUTO_REF_FLAG bound to: 67 - type: integer 
	Parameter ACTIVATE_FLAG bound to: 68 - type: integer 
	Parameter LOOPBACK_FLAG bound to: 69 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'instr_blk_mem' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/.Xil/Vivado-1862495-u200-station/realtime/instr_blk_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'instr_blk_mem' (11#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/.Xil/Vivado-1862495-u200-station/realtime/instr_blk_mem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'maintenance_controller' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/maintenance_controller.v:3]
	Parameter tCK bound to: 1500 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD bound to: 500000 - type: integer 
	Parameter MAINT_PRESCALER_DIV bound to: 83 - type: integer 
	Parameter MAINT_PRESCALER_WIDTH bound to: 7 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 2 - type: integer 
	Parameter PERIODIC_RD_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD_NS bound to: 500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 256000 - type: integer 
	Parameter ZQ_TIMER_WIDTH bound to: 18 - type: integer 
	Parameter tAREF bound to: 7800 - type: integer 
	Parameter PERIODIC_REF_TIMER_DIV bound to: 15 - type: integer 
	Parameter PERIODIC_REF_TIMER_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-567] referenced signal 'zq_cntrl.zq_tick' should be on the sensitivity list [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/maintenance_controller.v:200]
INFO: [Synth 8-6157] synthesizing module 'pr_read_mem' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/.Xil/Vivado-1862495-u200-station/realtime/pr_read_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pr_read_mem' (12#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/.Xil/Vivado-1862495-u200-station/realtime/pr_read_mem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zq_calib_mem' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/.Xil/Vivado-1862495-u200-station/realtime/zq_calib_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zq_calib_mem' (13#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/.Xil/Vivado-1862495-u200-station/realtime/zq_calib_mem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pr_ref_mem' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/.Xil/Vivado-1862495-u200-station/realtime/pr_ref_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pr_ref_mem' (14#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/.Xil/Vivado-1862495-u200-station/realtime/pr_ref_mem_stub.v:6]
WARNING: [Synth 8-689] width (7) of port connection 'addra' does not match port width (6) of module 'pr_ref_mem' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/maintenance_controller.v:71]
INFO: [Synth 8-6155] done synthesizing module 'maintenance_controller' (15#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/maintenance_controller.v:3]
INFO: [Synth 8-6155] done synthesizing module 'frontend' (16#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:8]
INFO: [Synth 8-6157] synthesizing module 'ddr4_adapter' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/ddr4_adapter.v:11]
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DRAM_CMD_SLOTS bound to: 4 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DBUF_WIDTH bound to: 4 - type: integer 
	Parameter DQ_BURST bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ddr4_adapter' (17#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/ddr4_adapter.v:11]
WARNING: [Synth 8-7071] port 'iss_dummy_read' of module 'ddr4_adapter' is unconnected for instance 'ddr4_adapter' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:512]
WARNING: [Synth 8-7023] instance 'ddr4_adapter' of module 'ddr4_adapter' has 38 connections declared, but only 37 given [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:512]
INFO: [Synth 8-6157] synthesizing module 'ddr4_mc_odt' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/ddr4_mc_odt.v:3]
	Parameter ODTWR bound to: 16'b0000000000000001 
	Parameter ODTWRDEL bound to: 5'b01001 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b01010 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTBITS bound to: 2 - type: integer 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter TCQ bound to: 0.100000 - type: double 
INFO: [Synth 8-6155] done synthesizing module 'ddr4_mc_odt' (18#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/ddr4_mc_odt.v:3]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE4' [/home/user/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33175]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE4' (19#1) [/home/user/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33175]
INFO: [Synth 8-6157] synthesizing module 'xdma' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/.Xil/Vivado-1862495-u200-station/realtime/xdma_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xdma' (20#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/.Xil/Vivado-1862495-u200-station/realtime/xdma_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axis_clock_converter' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/.Xil/Vivado-1862495-u200-station/realtime/axis_clock_converter_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_clock_converter' (21#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/.Xil/Vivado-1862495-u200-station/realtime/axis_clock_converter_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'readback_engine' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/readback_engine.v:4]
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter DIFF_MODE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pop_count4' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/pop_count4.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/pop_count4.v:32]
INFO: [Synth 8-6155] done synthesizing module 'pop_count4' (22#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/pop_count4.v:23]
INFO: [Synth 8-6157] synthesizing module 'diff_shift_reg' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/diff_shift_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'diff_shift_reg' (23#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/diff_shift_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'rdback_fifo' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/.Xil/Vivado-1862495-u200-station/realtime/rdback_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rdback_fifo' (24#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/.Xil/Vivado-1862495-u200-station/realtime/rdback_fifo_stub.v:6]
WARNING: [Synth 8-7071] port 'prog_empty' of module 'rdback_fifo' is unconnected for instance 'rbf' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/readback_engine.v:137]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'rdback_fifo' is unconnected for instance 'rbf' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/readback_engine.v:137]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'rdback_fifo' is unconnected for instance 'rbf' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/readback_engine.v:137]
WARNING: [Synth 8-7023] instance 'rbf' of module 'rdback_fifo' has 13 connections declared, but only 10 given [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/readback_engine.v:137]
INFO: [Synth 8-6155] done synthesizing module 'readback_engine' (25#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/readback_engine.v:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v-4.7 with 1st driver pin 'GND' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v-4.7 with 2nd driver pin 'VCC' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:4]
CRITICAL WARNING: [Synth 8-6858] multi-driven net /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v-4.7 is connected to at least one constant driver which has been preserved, other driver is ignored [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:4]
INFO: [Synth 8-6155] done synthesizing module 'softmc_top' (26#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2969.273 ; gain = 0.000 ; free physical = 3793 ; free virtual = 26403
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2969.273 ; gain = 0.000 ; free physical = 3801 ; free virtual = 26412
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2969.273 ; gain = 0.000 ; free physical = 3801 ; free virtual = 26412
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm.dcp' for cell 'phy_ddr4_i'
INFO: [Project 1-454] Reading design checkpoint '/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma.dcp' for cell 'xdma_i'
INFO: [Project 1-454] Reading design checkpoint '/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/axis_clock_converter_1/axis_clock_converter.dcp' for cell 'axis_clk_conv_i0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/scratchpad/scratchpad.dcp' for cell 'pipeline/es/data_mem'
INFO: [Project 1-454] Reading design checkpoint '/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/instr_blk_mem/instr_blk_mem.dcp' for cell 'frontend/imem'
INFO: [Project 1-454] Reading design checkpoint '/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/pr_read_mem/pr_read_mem.dcp' for cell 'frontend/maint_ctrl/prm'
INFO: [Project 1-454] Reading design checkpoint '/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/zq_calib_mem/zq_calib_mem.dcp' for cell 'frontend/maint_ctrl/pzm'
INFO: [Project 1-454] Reading design checkpoint '/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/pr_ref_mem/pr_ref_mem.dcp' for cell 'frontend/maint_ctrl/prefm'
INFO: [Project 1-454] Reading design checkpoint '/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/rdback_fifo/rdback_fifo.dcp' for cell 'rbe/rbf'
Netlist sorting complete. Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3041.895 ; gain = 0.000 ; free physical = 3614 ; free virtual = 26226
INFO: [Netlist 29-17] Analyzing 1599 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/rdback_fifo/rdback_fifo.xdc] for cell 'rbe/rbf/U0'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/rdback_fifo/rdback_fifo.xdc] for cell 'rbe/rbf/U0'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_0/bd_ba6a_microblaze_I_0.xdc] for cell 'phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_0/bd_ba6a_microblaze_I_0.xdc] for cell 'phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_0/bd_ba6a_microblaze_I_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/softmc_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/softmc_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_1/bd_ba6a_rst_0_0_board.xdc] for cell 'phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_1/bd_ba6a_rst_0_0_board.xdc] for cell 'phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_1/bd_ba6a_rst_0_0.xdc] for cell 'phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_1/bd_ba6a_rst_0_0.xdc] for cell 'phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_2/bd_ba6a_ilmb_0.xdc] for cell 'phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_2/bd_ba6a_ilmb_0.xdc] for cell 'phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_3/bd_ba6a_dlmb_0.xdc] for cell 'phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_3/bd_ba6a_dlmb_0.xdc] for cell 'phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_10/bd_ba6a_iomodule_0_0_board.xdc] for cell 'phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_10/bd_ba6a_iomodule_0_0_board.xdc] for cell 'phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/ip_0/phy_ddr4_udimm_microblaze_mcs_board.xdc] for cell 'phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/ip_0/phy_ddr4_udimm_microblaze_mcs_board.xdc] for cell 'phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/par/phy_ddr4_udimm.xdc] for cell 'phy_ddr4_i/inst'
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/par/phy_ddr4_udimm.xdc:259]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/par/phy_ddr4_udimm.xdc:260]
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/par/phy_ddr4_udimm.xdc] for cell 'phy_ddr4_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/par/phy_ddr4_udimm.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/softmc_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/softmc_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/ip_0/ip_0/synth/xdma_pcie4_ip_gt.xdc] for cell 'xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/ip_0/ip_0/synth/xdma_pcie4_ip_gt.xdc] for cell 'xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/ip_0/ip_0/synth/xdma_pcie4_ip_gt.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/softmc_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/softmc_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc] for cell 'xdma_i/inst/pcie4_ip_i/inst'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:171]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:175]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:184]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:188]
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc] for cell 'xdma_i/inst/pcie4_ip_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/softmc_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/softmc_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma_board.xdc] for cell 'xdma_i/inst'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma_board.xdc] for cell 'xdma_i/inst'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/source/xdma_pcie4_uscaleplus_ip.xdc] for cell 'xdma_i/inst'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/source/xdma_pcie4_uscaleplus_ip.xdc] for cell 'xdma_i/inst'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/constraints/U200_C1_UDIMM.xdc]
WARNING: [Constraints 18-619] A clock with name 'c0_sys_clk_p' already exists, overwriting the previous clock with the same name. [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/constraints/U200_C1_UDIMM.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:127] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/constraints/U200_C1_UDIMM.xdc:5]
INFO: [Timing 38-2] Deriving generated clocks [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/constraints/U200_C1_UDIMM.xdc:5]
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/constraints/U200_C1_UDIMM.xdc]
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm_board.xdc] for cell 'phy_ddr4_i/inst'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm_board.xdc] for cell 'phy_ddr4_i/inst'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/ip_0/xdma_pcie4_ip_board.xdc] for cell 'xdma_i/inst/pcie4_ip_i/inst'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/ip_0/xdma_pcie4_ip_board.xdc] for cell 'xdma_i/inst/pcie4_ip_i/inst'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/ip_0/synth/xdma_pcie4_ip_late.xdc] for cell 'xdma_i/inst/pcie4_ip_i/inst'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/ip_0/synth/xdma_pcie4_ip_late.xdc] for cell 'xdma_i/inst/pcie4_ip_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/ip_0/synth/xdma_pcie4_ip_late.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/softmc_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/softmc_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/user/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/softmc_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/softmc_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/user/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/softmc_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/softmc_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/user/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/softmc_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/softmc_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1715] 5 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3824.875 ; gain = 0.000 ; free physical = 3058 ; free virtual = 25705
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 441 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 8 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 31 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF(x2)): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 33 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 9 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 240 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 10 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 16 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 3824.875 ; gain = 855.602 ; free physical = 3070 ; free virtual = 25718
94 Infos, 30 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 3824.875 ; gain = 975.660 ; free physical = 3070 ; free virtual = 25718
elab_constrs_1
reset_run synth_1
launch_runs synth_1
[Sun Mar 23 15:33:23 2025] Launched synth_1...
Run output will be captured here: /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/runme.log
wait_on_run synth_1
[Sun Mar 23 15:33:36 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log softmc_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source softmc_top.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source softmc_top.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
Command: synth_design -top softmc_top -part xcu200-fsgd2104-2-e
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/instr_blk_mem/instr_blk_mem.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xcu200'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu200'
INFO: [Device 21-403] Loading part xcu200-fsgd2104-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1868369
WARNING: [Synth 8-6901] identifier 'state_r' is used before its declaration [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:137]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2782.133 ; gain = 210.688 ; free physical = 1986 ; free virtual = 24290
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'softmc_top' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:4]
	Parameter tCK bound to: 1500 - type: integer 
	Parameter SIM bound to: false - type: string 
	Parameter ODTWRDEL bound to: 5'b01001 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRDDEL bound to: 5'b01010 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter ODTWR bound to: 16'b0000000000000001 
	Parameter ODTRD bound to: 16'b0000000000000000 
INFO: [Synth 8-6157] synthesizing module 'phy_ddr4_udimm' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/.Xil/Vivado-1868171-u200-station/realtime/phy_ddr4_udimm_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'phy_ddr4_udimm' (1#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/.Xil/Vivado-1868171-u200-station/realtime/phy_ddr4_udimm_stub.v:6]
WARNING: [Synth 8-689] width (2) of port connection 'c0_ddr4_cke' does not match port width (1) of module 'phy_ddr4_udimm' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:294]
WARNING: [Synth 8-689] width (2) of port connection 'c0_ddr4_odt' does not match port width (1) of module 'phy_ddr4_udimm' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:295]
WARNING: [Synth 8-689] width (2) of port connection 'c0_ddr4_cs_n' does not match port width (1) of module 'phy_ddr4_udimm' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:296]
WARNING: [Synth 8-689] width (16) of port connection 'mc_CS_n' does not match port width (8) of module 'phy_ddr4_udimm' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:324]
WARNING: [Synth 8-689] width (16) of port connection 'mc_ODT' does not match port width (8) of module 'phy_ddr4_udimm' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:325]
WARNING: [Synth 8-689] width (32) of port connection 'mcCasSlot' does not match port width (2) of module 'phy_ddr4_udimm' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:327]
WARNING: [Synth 8-689] width (32) of port connection 'mcCasSlot2' does not match port width (1) of module 'phy_ddr4_udimm' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:330]
WARNING: [Synth 8-689] width (32) of port connection 'mcRdCAS' does not match port width (1) of module 'phy_ddr4_udimm' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:331]
WARNING: [Synth 8-689] width (32) of port connection 'mcWrCAS' does not match port width (1) of module 'phy_ddr4_udimm' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:332]
INFO: [Synth 8-6157] synthesizing module 'softmc_pipeline' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/softmc_pipeline.v:3]
INFO: [Synth 8-6157] synthesizing module 'fetch_stage' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/fetch_stage.v:3]
	Parameter WAIT_RESOLVE_S bound to: 0 - type: integer 
	Parameter FETCH_NEXT_LINE_S bound to: 1 - type: integer 
	Parameter WAIT_BUFFER_SPACE_S bound to: 2 - type: integer 
	Parameter WAIT_SLEEP_S bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pre_decode' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/pre_decode.v:9]
INFO: [Synth 8-6155] done synthesizing module 'pre_decode' (2#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/pre_decode.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/fetch_stage.v:85]
INFO: [Synth 8-6155] done synthesizing module 'fetch_stage' (3#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/fetch_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'decode_stage' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/decode_stage.v:4]
	Parameter div bound to: 16 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/decode_stage.v:71]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/decode_stage.v:71]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/decode_stage.v:71]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/decode_stage.v:71]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/decode_stage.v:136]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/decode_stage.v:160]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/decode_stage.v:180]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/decode_stage.v:203]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/decode_stage.v:296]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/decode_stage.v:296]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/decode_stage.v:296]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/decode_stage.v:296]
INFO: [Synth 8-6155] done synthesizing module 'decode_stage' (4#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/decode_stage.v:4]
INFO: [Synth 8-6157] synthesizing module 'execute_stage' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/execute_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'ddr_pipeline' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/ddr_pipeline.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ddr_pipeline' (5#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/ddr_pipeline.v:4]
INFO: [Synth 8-6157] synthesizing module 'exe_pipeline' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/exe_pipeline.v:4]
INFO: [Synth 8-6155] done synthesizing module 'exe_pipeline' (6#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/exe_pipeline.v:4]
INFO: [Synth 8-6157] synthesizing module 'scratchpad' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/.Xil/Vivado-1868171-u200-station/realtime/scratchpad_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'scratchpad' (7#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/.Xil/Vivado-1868171-u200-station/realtime/scratchpad_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'execute_stage' (8#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/execute_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'register_file' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/register_file.v:7]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "reg_file_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'register_file' (9#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/register_file.v:7]
INFO: [Synth 8-6155] done synthesizing module 'softmc_pipeline' (10#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/softmc_pipeline.v:3]
WARNING: [Synth 8-7071] port 'ddr_sre' of module 'softmc_pipeline' is unconnected for instance 'pipeline' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:422]
WARNING: [Synth 8-7071] port 'ddr_srx' of module 'softmc_pipeline' is unconnected for instance 'pipeline' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:422]
WARNING: [Synth 8-7023] instance 'pipeline' of module 'softmc_pipeline' has 29 connections declared, but only 27 given [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:422]
INFO: [Synth 8-6157] synthesizing module 'frontend' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:8]
	Parameter SIM_MEM bound to: false - type: string 
	Parameter IDLE_S bound to: 2'b00 
	Parameter INIT_MEM_S bound to: 2'b01 
	Parameter EXECUTE_S bound to: 2'b10 
	Parameter LOOPBACK_S bound to: 2'b11 
	Parameter RST_FLAG bound to: 64 - type: integer 
	Parameter RB_MODE_FLAG bound to: 65 - type: integer 
	Parameter DLL_TOG_FLAG bound to: 66 - type: integer 
	Parameter AUTO_REF_FLAG bound to: 67 - type: integer 
	Parameter ACTIVATE_FLAG bound to: 68 - type: integer 
	Parameter LOOPBACK_FLAG bound to: 69 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'instr_blk_mem' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/.Xil/Vivado-1868171-u200-station/realtime/instr_blk_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'instr_blk_mem' (11#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/.Xil/Vivado-1868171-u200-station/realtime/instr_blk_mem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'maintenance_controller' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/maintenance_controller.v:3]
	Parameter tCK bound to: 1500 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD bound to: 500000 - type: integer 
	Parameter MAINT_PRESCALER_DIV bound to: 83 - type: integer 
	Parameter MAINT_PRESCALER_WIDTH bound to: 7 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 2 - type: integer 
	Parameter PERIODIC_RD_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD_NS bound to: 500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 256000 - type: integer 
	Parameter ZQ_TIMER_WIDTH bound to: 18 - type: integer 
	Parameter tAREF bound to: 7800 - type: integer 
	Parameter PERIODIC_REF_TIMER_DIV bound to: 15 - type: integer 
	Parameter PERIODIC_REF_TIMER_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-567] referenced signal 'zq_cntrl.zq_tick' should be on the sensitivity list [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/maintenance_controller.v:200]
INFO: [Synth 8-6157] synthesizing module 'pr_read_mem' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/.Xil/Vivado-1868171-u200-station/realtime/pr_read_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pr_read_mem' (12#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/.Xil/Vivado-1868171-u200-station/realtime/pr_read_mem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zq_calib_mem' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/.Xil/Vivado-1868171-u200-station/realtime/zq_calib_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zq_calib_mem' (13#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/.Xil/Vivado-1868171-u200-station/realtime/zq_calib_mem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pr_ref_mem' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/.Xil/Vivado-1868171-u200-station/realtime/pr_ref_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pr_ref_mem' (14#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/.Xil/Vivado-1868171-u200-station/realtime/pr_ref_mem_stub.v:6]
WARNING: [Synth 8-689] width (7) of port connection 'addra' does not match port width (6) of module 'pr_ref_mem' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/maintenance_controller.v:71]
INFO: [Synth 8-6155] done synthesizing module 'maintenance_controller' (15#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/maintenance_controller.v:3]
INFO: [Synth 8-6155] done synthesizing module 'frontend' (16#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:8]
INFO: [Synth 8-6157] synthesizing module 'ddr4_adapter' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/ddr4_adapter.v:11]
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DRAM_CMD_SLOTS bound to: 4 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DBUF_WIDTH bound to: 4 - type: integer 
	Parameter DQ_BURST bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ddr4_adapter' (17#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/ddr4_adapter.v:11]
WARNING: [Synth 8-7071] port 'iss_dummy_read' of module 'ddr4_adapter' is unconnected for instance 'ddr4_adapter' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:512]
WARNING: [Synth 8-7023] instance 'ddr4_adapter' of module 'ddr4_adapter' has 38 connections declared, but only 37 given [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:512]
INFO: [Synth 8-6157] synthesizing module 'ddr4_mc_odt' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/ddr4_mc_odt.v:3]
	Parameter ODTWR bound to: 16'b0000000000000001 
	Parameter ODTWRDEL bound to: 5'b01001 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b01010 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTBITS bound to: 2 - type: integer 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter TCQ bound to: 0.100000 - type: double 
INFO: [Synth 8-6155] done synthesizing module 'ddr4_mc_odt' (18#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/ddr4_mc_odt.v:3]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE4' [/home/user/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33175]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE4' (19#1) [/home/user/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33175]
INFO: [Synth 8-6157] synthesizing module 'xdma' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/.Xil/Vivado-1868171-u200-station/realtime/xdma_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xdma' (20#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/.Xil/Vivado-1868171-u200-station/realtime/xdma_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axis_clock_converter' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/.Xil/Vivado-1868171-u200-station/realtime/axis_clock_converter_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_clock_converter' (21#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/.Xil/Vivado-1868171-u200-station/realtime/axis_clock_converter_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'readback_engine' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/readback_engine.v:4]
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter DIFF_MODE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pop_count4' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/pop_count4.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/pop_count4.v:32]
INFO: [Synth 8-6155] done synthesizing module 'pop_count4' (22#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/pop_count4.v:23]
INFO: [Synth 8-6157] synthesizing module 'diff_shift_reg' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/diff_shift_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'diff_shift_reg' (23#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/diff_shift_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'rdback_fifo' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/.Xil/Vivado-1868171-u200-station/realtime/rdback_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rdback_fifo' (24#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/.Xil/Vivado-1868171-u200-station/realtime/rdback_fifo_stub.v:6]
WARNING: [Synth 8-7071] port 'prog_empty' of module 'rdback_fifo' is unconnected for instance 'rbf' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/readback_engine.v:137]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'rdback_fifo' is unconnected for instance 'rbf' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/readback_engine.v:137]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'rdback_fifo' is unconnected for instance 'rbf' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/readback_engine.v:137]
WARNING: [Synth 8-7023] instance 'rbf' of module 'rdback_fifo' has 13 connections declared, but only 10 given [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/readback_engine.v:137]
INFO: [Synth 8-6155] done synthesizing module 'readback_engine' (25#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/readback_engine.v:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v-4.7 with 1st driver pin 'GND' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v-4.7 with 2nd driver pin 'VCC' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:4]
CRITICAL WARNING: [Synth 8-6858] multi-driven net /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v-4.7 is connected to at least one constant driver which has been preserved, other driver is ignored [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:4]
INFO: [Synth 8-6155] done synthesizing module 'softmc_top' (26#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2868.039 ; gain = 296.594 ; free physical = 2733 ; free virtual = 25039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2880.914 ; gain = 309.469 ; free physical = 2740 ; free virtual = 25045
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2880.914 ; gain = 309.469 ; free physical = 2740 ; free virtual = 25045
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2892.820 ; gain = 0.000 ; free physical = 2718 ; free virtual = 25023
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/pr_read_mem/pr_read_mem/pr_read_mem_in_context.xdc] for cell 'frontend/maint_ctrl/prm'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/pr_read_mem/pr_read_mem/pr_read_mem_in_context.xdc] for cell 'frontend/maint_ctrl/prm'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/zq_calib_mem/zq_calib_mem/zq_calib_mem_in_context.xdc] for cell 'frontend/maint_ctrl/pzm'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/zq_calib_mem/zq_calib_mem/zq_calib_mem_in_context.xdc] for cell 'frontend/maint_ctrl/pzm'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/instr_blk_mem/instr_blk_mem/instr_blk_mem_in_context.xdc] for cell 'frontend/imem'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/instr_blk_mem/instr_blk_mem/instr_blk_mem_in_context.xdc] for cell 'frontend/imem'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/pr_ref_mem/pr_ref_mem/pr_ref_mem_in_context.xdc] for cell 'frontend/maint_ctrl/prefm'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/pr_ref_mem/pr_ref_mem/pr_ref_mem_in_context.xdc] for cell 'frontend/maint_ctrl/prefm'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/scratchpad/scratchpad/scratchpad_in_context.xdc] for cell 'pipeline/es/data_mem'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/scratchpad/scratchpad/scratchpad_in_context.xdc] for cell 'pipeline/es/data_mem'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/axis_clock_converter_1/axis_clock_converter/axis_clock_converter_in_context.xdc] for cell 'axis_clk_conv_i0'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/axis_clock_converter_1/axis_clock_converter/axis_clock_converter_in_context.xdc] for cell 'axis_clk_conv_i0'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/axis_clock_converter_1/axis_clock_converter/axis_clock_converter_in_context.xdc] for cell 'axis_clk_conv_i1'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/axis_clock_converter_1/axis_clock_converter/axis_clock_converter_in_context.xdc] for cell 'axis_clk_conv_i1'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/rdback_fifo/rdback_fifo/rdback_fifo_in_context.xdc] for cell 'rbe/rbf'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/rdback_fifo/rdback_fifo/rdback_fifo_in_context.xdc] for cell 'rbe/rbf'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc] for cell 'phy_ddr4_i'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc] for cell 'phy_ddr4_i'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc] for cell 'xdma_i'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc] for cell 'xdma_i'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/constraints/U200_C1_UDIMM.xdc]
WARNING: [Constraints 18-619] A clock with name 'c0_sys_clk_p' already exists, overwriting the previous clock with the same name. [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/constraints/U200_C1_UDIMM.xdc:2]
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/constraints/U200_C1_UDIMM.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/constraints/U200_C1_UDIMM.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/softmc_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/softmc_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3096.289 ; gain = 0.000 ; free physical = 2559 ; free virtual = 24866
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3096.289 ; gain = 0.000 ; free physical = 2559 ; free virtual = 24866
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'axis_clk_conv_i0' at clock pin 'm_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'axis_clk_conv_i1' at clock pin 'm_axis_aclk' is different from the actual clock period '5.999', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'frontend/imem' at clock pin 'clka' is different from the actual clock period '5.999', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'frontend/maint_ctrl/prefm' at clock pin 'clka' is different from the actual clock period '5.999', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'frontend/maint_ctrl/prm' at clock pin 'clka' is different from the actual clock period '5.999', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'frontend/maint_ctrl/pzm' at clock pin 'clka' is different from the actual clock period '5.999', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pipeline/es/data_mem' at clock pin 'clka' is different from the actual clock period '5.999', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'rbe/rbf' at clock pin 'clk' is different from the actual clock period '5.999', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3102.227 ; gain = 530.781 ; free physical = 2730 ; free virtual = 25037
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu200-fsgd2104-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3102.227 ; gain = 530.781 ; free physical = 2730 ; free virtual = 25037
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_act_n. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_act_n. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[10]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[10]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[11]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[11]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[12]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[12]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[13]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[13]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[14]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[14]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[15]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[15]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[16]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[16]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[2]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[2]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[3]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[3]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[4]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[4]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[5]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[5]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[6]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[6]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[7]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[7]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[8]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[8]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[9]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[9]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_ba[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_ba[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_ba[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_ba[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_bg[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_bg[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_bg[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_bg[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_ck_c[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_ck_c[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_ck_t[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_ck_t[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_cke[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_cke[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_cs_n[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_cs_n[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[2]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[2]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[3]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[3]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[4]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[4]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[5]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[5]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[6]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[6]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[7]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[7]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[10]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[10]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[11]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[11]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[12]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[12]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[13]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[13]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[14]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[14]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[15]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[15]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[16]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[16]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[17]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[17]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[18]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[18]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[19]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[19]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[20]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[20]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[21]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[21]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[22]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[22]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[23]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[23]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[24]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[24]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[25]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[25]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[26]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[26]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[27]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[27]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[28]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[28]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[29]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[29]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[2]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[2]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[30]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[30]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[31]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[31]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[32]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[32]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[33]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[33]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[34]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[34]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[35]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[35]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[36]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[36]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[37]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[37]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[38]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[38]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[39]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[39]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[3]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[3]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[40]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[40]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[41]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[41]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[42]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[42]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[43]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[43]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[44]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[44]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[45]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[45]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[46]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[46]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[47]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[47]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[48]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[48]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[49]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[49]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[4]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[4]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[50]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[50]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[51]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[51]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[52]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[52]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[53]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[53]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[54]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[54]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[55]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[55]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[56]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[56]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[57]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[57]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[58]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[58]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[59]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[59]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[5]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[5]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[60]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[60]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[61]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[61]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[62]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[62]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[63]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[63]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[6]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[6]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[7]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[7]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[8]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[8]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[9]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[9]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[2]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[2]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[3]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[3]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[4]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[4]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[5]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[5]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[6]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[6]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[7]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[7]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[2]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[2]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[3]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[3]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[4]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[4]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[5]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[5]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[6]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[6]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[7]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[7]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_odt[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_odt[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_reset_n. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_reset_n. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for c0_sys_clk_n. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_sys_clk_n. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for c0_sys_clk_p. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_sys_clk_p. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxn[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxn[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[2]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxn[2]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[3]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxn[3]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[4]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxn[4]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[5]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxn[5]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[6]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxn[6]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[7]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxn[7]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxp[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxp[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[2]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxp[2]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[3]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxp[3]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[4]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxp[4]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[5]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxp[5]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[6]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxp[6]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[7]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxp[7]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txn[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txn[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[2]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txn[2]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[3]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txn[3]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[4]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txn[4]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[5]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txn[5]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[6]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txn[6]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[7]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txn[7]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txp[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txp[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[2]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txp[2]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[3]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txp[3]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[4]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txp[4]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[5]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txp[5]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[6]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txp[6]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[7]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txp[7]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 65).
Applied set_property KEEP_HIERARCHY = SOFT for frontend/maint_ctrl/prm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for frontend/maint_ctrl/pzm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for frontend/imem. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for frontend/maint_ctrl/prefm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pipeline/es/data_mem. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axis_clk_conv_i0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axis_clk_conv_i1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rbe/rbf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for phy_ddr4_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xdma_i. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3102.227 ; gain = 530.781 ; free physical = 2730 ; free virtual = 25037
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_r_reg' in module 'fetch_stage'
INFO: [Synth 8-802] inferred FSM for state register 'state_r_reg' in module 'frontend'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
       FETCH_NEXT_LINE_S |                               00 |                              001
          WAIT_RESOLVE_S |                               01 |                              000
            WAIT_SLEEP_S |                               10 |                              011
     WAIT_BUFFER_SPACE_S |                               11 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_r_reg' using encoding 'sequential' in module 'fetch_stage'
WARNING: [Synth 8-327] inferring latch for variable 's2_mem_wdata_reg' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/exe_pipeline.v:76]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  IDLE_S |                             0010 |                               00
              INIT_MEM_S |                             0100 |                               01
              LOOPBACK_S |                             1000 |                               11
               EXECUTE_S |                             0001 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_r_reg' using encoding 'one-hot' in module 'frontend'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3102.227 ; gain = 530.781 ; free physical = 2865 ; free virtual = 25160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 4     
	   2 Input   16 Bit       Adders := 3     
	   3 Input   12 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 2     
	 128 Input   10 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input    512 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	             1024 Bit    Registers := 1     
	              512 Bit    Registers := 4     
	              136 Bit    Registers := 1     
	               68 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               62 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 23    
	               27 Bit    Registers := 8     
	               24 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 17    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 38    
+---Muxes : 
	   4 Input 1024 Bit        Muxes := 1     
	   2 Input 1024 Bit        Muxes := 7     
	   2 Input  512 Bit        Muxes := 11    
	   2 Input  256 Bit        Muxes := 1     
	   2 Input  136 Bit        Muxes := 5     
	   2 Input   64 Bit        Muxes := 4     
	   4 Input   62 Bit        Muxes := 2     
	   2 Input   62 Bit        Muxes := 8     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 174   
	  19 Input   32 Bit        Muxes := 8     
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 1     
	   3 Input   28 Bit        Muxes := 1     
	   6 Input   27 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 10    
	   4 Input   27 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 15    
	   4 Input   16 Bit        Muxes := 2     
	   7 Input   16 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 12    
	   3 Input    8 Bit        Muxes := 1     
	  19 Input    5 Bit        Muxes := 8     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 16    
	   4 Input    4 Bit        Muxes := 2     
	  16 Input    3 Bit        Muxes := 128   
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 67    
	   3 Input    2 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 7     
	   2 Input    1 Bit        Muxes := 99    
	   4 Input    1 Bit        Muxes := 13    
	   7 Input    1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 3191.211 ; gain = 619.766 ; free physical = 2688 ; free virtual = 25022
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'c0_sys_clk_p'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 3325.633 ; gain = 754.188 ; free physical = 2266 ; free virtual = 24607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 3333.633 ; gain = 762.188 ; free physical = 2258 ; free virtual = 24600
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 3541.695 ; gain = 970.250 ; free physical = 2249 ; free virtual = 24591
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 3541.695 ; gain = 970.250 ; free physical = 2247 ; free virtual = 24589
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 3541.695 ; gain = 970.250 ; free physical = 2247 ; free virtual = 24589
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdDataEn with 1st driver pin 'phy_ddr4_i/rdDataEn[0]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdDataEn with 2nd driver pin 'read_diff[511]_i_1/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[0] with 1st driver pin 'phy_ddr4_i/rdData[0]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[0] with 2nd driver pin 'rbf_i_673/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[1] with 1st driver pin 'phy_ddr4_i/rdData[1]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[1] with 2nd driver pin 'rbf_i_672/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[2] with 1st driver pin 'phy_ddr4_i/rdData[2]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[2] with 2nd driver pin 'rbf_i_671/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[3] with 1st driver pin 'phy_ddr4_i/rdData[3]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[3] with 2nd driver pin 'rbf_i_670/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[4] with 1st driver pin 'phy_ddr4_i/rdData[4]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[4] with 2nd driver pin 'rbf_i_669/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[5] with 1st driver pin 'phy_ddr4_i/rdData[5]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[5] with 2nd driver pin 'rbf_i_668/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[6] with 1st driver pin 'phy_ddr4_i/rdData[6]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[6] with 2nd driver pin 'rbf_i_667/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[7] with 1st driver pin 'phy_ddr4_i/rdData[7]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[7] with 2nd driver pin 'rbf_i_666/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[8] with 1st driver pin 'phy_ddr4_i/rdData[8]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[8] with 2nd driver pin 'rbf_i_665/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[9] with 1st driver pin 'phy_ddr4_i/rdData[9]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[9] with 2nd driver pin 'rbf_i_664/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[10] with 1st driver pin 'phy_ddr4_i/rdData[10]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[10] with 2nd driver pin 'rbf_i_663/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[11] with 1st driver pin 'phy_ddr4_i/rdData[11]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[11] with 2nd driver pin 'rbf_i_662/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[12] with 1st driver pin 'phy_ddr4_i/rdData[12]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[12] with 2nd driver pin 'rbf_i_661/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[13] with 1st driver pin 'phy_ddr4_i/rdData[13]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[13] with 2nd driver pin 'rbf_i_660/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[14] with 1st driver pin 'phy_ddr4_i/rdData[14]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[14] with 2nd driver pin 'rbf_i_659/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[15] with 1st driver pin 'phy_ddr4_i/rdData[15]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[15] with 2nd driver pin 'rbf_i_658/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[16] with 1st driver pin 'phy_ddr4_i/rdData[16]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[16] with 2nd driver pin 'rbf_i_657/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[17] with 1st driver pin 'phy_ddr4_i/rdData[17]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[17] with 2nd driver pin 'rbf_i_656/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[18] with 1st driver pin 'phy_ddr4_i/rdData[18]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[18] with 2nd driver pin 'rbf_i_655/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[19] with 1st driver pin 'phy_ddr4_i/rdData[19]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[19] with 2nd driver pin 'rbf_i_654/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[20] with 1st driver pin 'phy_ddr4_i/rdData[20]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[20] with 2nd driver pin 'rbf_i_653/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[21] with 1st driver pin 'phy_ddr4_i/rdData[21]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[21] with 2nd driver pin 'rbf_i_652/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[22] with 1st driver pin 'phy_ddr4_i/rdData[22]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[22] with 2nd driver pin 'rbf_i_651/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[23] with 1st driver pin 'phy_ddr4_i/rdData[23]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[23] with 2nd driver pin 'rbf_i_650/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[24] with 1st driver pin 'phy_ddr4_i/rdData[24]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[24] with 2nd driver pin 'rbf_i_649/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[25] with 1st driver pin 'phy_ddr4_i/rdData[25]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[25] with 2nd driver pin 'rbf_i_648/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[26] with 1st driver pin 'phy_ddr4_i/rdData[26]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[26] with 2nd driver pin 'rbf_i_647/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[27] with 1st driver pin 'phy_ddr4_i/rdData[27]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[27] with 2nd driver pin 'rbf_i_646/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[28] with 1st driver pin 'phy_ddr4_i/rdData[28]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[28] with 2nd driver pin 'rbf_i_645/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[29] with 1st driver pin 'phy_ddr4_i/rdData[29]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[29] with 2nd driver pin 'rbf_i_644/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[30] with 1st driver pin 'phy_ddr4_i/rdData[30]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[30] with 2nd driver pin 'rbf_i_643/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[31] with 1st driver pin 'phy_ddr4_i/rdData[31]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[31] with 2nd driver pin 'rbf_i_642/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[32] with 1st driver pin 'phy_ddr4_i/rdData[32]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[32] with 2nd driver pin 'rbf_i_641/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[33] with 1st driver pin 'phy_ddr4_i/rdData[33]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[33] with 2nd driver pin 'rbf_i_640/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[34] with 1st driver pin 'phy_ddr4_i/rdData[34]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[34] with 2nd driver pin 'rbf_i_639/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[35] with 1st driver pin 'phy_ddr4_i/rdData[35]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[35] with 2nd driver pin 'rbf_i_638/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[36] with 1st driver pin 'phy_ddr4_i/rdData[36]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[36] with 2nd driver pin 'rbf_i_637/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[37] with 1st driver pin 'phy_ddr4_i/rdData[37]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[37] with 2nd driver pin 'rbf_i_636/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[38] with 1st driver pin 'phy_ddr4_i/rdData[38]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[38] with 2nd driver pin 'rbf_i_635/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[39] with 1st driver pin 'phy_ddr4_i/rdData[39]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[39] with 2nd driver pin 'rbf_i_634/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[40] with 1st driver pin 'phy_ddr4_i/rdData[40]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[40] with 2nd driver pin 'rbf_i_633/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[41] with 1st driver pin 'phy_ddr4_i/rdData[41]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[41] with 2nd driver pin 'rbf_i_632/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[42] with 1st driver pin 'phy_ddr4_i/rdData[42]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[42] with 2nd driver pin 'rbf_i_631/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[43] with 1st driver pin 'phy_ddr4_i/rdData[43]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[43] with 2nd driver pin 'rbf_i_630/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[44] with 1st driver pin 'phy_ddr4_i/rdData[44]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[44] with 2nd driver pin 'rbf_i_629/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[45] with 1st driver pin 'phy_ddr4_i/rdData[45]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[45] with 2nd driver pin 'rbf_i_628/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[46] with 1st driver pin 'phy_ddr4_i/rdData[46]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[46] with 2nd driver pin 'rbf_i_627/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[47] with 1st driver pin 'phy_ddr4_i/rdData[47]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[47] with 2nd driver pin 'rbf_i_626/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
INFO: [Common 17-14] Message 'Synth 8-6859' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|      257|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 3541.695 ; gain = 970.250 ; free physical = 2247 ; free virtual = 24588
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 3541.695 ; gain = 970.250 ; free physical = 2247 ; free virtual = 24588
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 3541.695 ; gain = 970.250 ; free physical = 2246 ; free virtual = 24588
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 3541.695 ; gain = 970.250 ; free physical = 2246 ; free virtual = 24588
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------+----------+
|      |BlackBox name        |Instances |
+------+---------------------+----------+
|1     |xdma                 |         1|
|2     |axis_clock_converter |         2|
|3     |phy_ddr4_udimm       |         1|
|4     |instr_blk_mem        |         1|
|5     |pr_read_mem          |         1|
|6     |zq_calib_mem         |         1|
|7     |pr_ref_mem           |         1|
|8     |scratchpad           |         1|
|9     |rdback_fifo          |         1|
+------+---------------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |axis_clock_converter  |     1|
|2     |axis_clock_converter_ |     1|
|3     |instr_blk_mem         |     1|
|4     |phy_ddr4_udimm        |     1|
|5     |pr_read_mem           |     1|
|6     |pr_ref_mem            |     1|
|7     |rdback_fifo           |     1|
|8     |scratchpad            |     1|
|9     |xdma                  |     1|
|10    |zq_calib_mem          |     1|
|11    |BUFG                  |     1|
|12    |CARRY8                |    76|
|13    |IBUFDS_GTE4           |     1|
|14    |LUT1                  |    70|
|15    |LUT2                  |   984|
|16    |LUT3                  |   790|
|17    |LUT4                  |   940|
|18    |LUT5                  |  1606|
|19    |LUT6                  |  3752|
|20    |MUXF7                 |   432|
|21    |MUXF8                 |   198|
|22    |FDRE                  |  5032|
|23    |FDSE                  |   104|
|24    |LD                    |    32|
|25    |IBUF                  |     2|
|26    |OBUF                  |     1|
+------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 3541.695 ; gain = 970.250 ; free physical = 2246 ; free virtual = 24588
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 514 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 3541.695 ; gain = 748.938 ; free physical = 2272 ; free virtual = 24614
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 3541.703 ; gain = 970.250 ; free physical = 2272 ; free virtual = 24614
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3541.703 ; gain = 0.000 ; free physical = 2352 ; free virtual = 24699
INFO: [Netlist 29-17] Analyzing 741 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3588.023 ; gain = 0.000 ; free physical = 2266 ; free virtual = 24613
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 35 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  LD => LDCE: 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
88 Infos, 37 Warnings, 101 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 3588.023 ; gain = 1228.547 ; free physical = 2410 ; free virtual = 24756
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/softmc_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file softmc_top_utilization_synth.rpt -pb softmc_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar 23 15:34:27 2025...
[Sun Mar 23 15:34:28 2025] synth_1 finished
wait_on_run: Time (s): cpu = 00:01:00 ; elapsed = 00:00:52 . Memory (MB): peak = 3824.875 ; gain = 0.000 ; free physical = 4330 ; free virtual = 26666
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
[Sun Mar 23 15:37:00 2025] Launched impl_1...
Run output will be captured here: /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/impl_1/runme.log
wait_on_run impl_1
[Sun Mar 23 15:37:08 2025] Waiting for impl_1 to finish...

*** Running vivado
    with args -log softmc_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source softmc_top.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source softmc_top.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
Command: link_design -top softmc_top -part xcu200-fsgd2104-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcu200-fsgd2104-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/axis_clock_converter_1/axis_clock_converter.dcp' for cell 'axis_clk_conv_i0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm.dcp' for cell 'phy_ddr4_i'
INFO: [Project 1-454] Reading design checkpoint '/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma.dcp' for cell 'xdma_i'
INFO: [Project 1-454] Reading design checkpoint '/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/instr_blk_mem/instr_blk_mem.dcp' for cell 'frontend/imem'
INFO: [Project 1-454] Reading design checkpoint '/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/pr_ref_mem/pr_ref_mem.dcp' for cell 'frontend/maint_ctrl/prefm'
INFO: [Project 1-454] Reading design checkpoint '/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/pr_read_mem/pr_read_mem.dcp' for cell 'frontend/maint_ctrl/prm'
INFO: [Project 1-454] Reading design checkpoint '/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/zq_calib_mem/zq_calib_mem.dcp' for cell 'frontend/maint_ctrl/pzm'
INFO: [Project 1-454] Reading design checkpoint '/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/scratchpad/scratchpad.dcp' for cell 'pipeline/es/data_mem'
INFO: [Project 1-454] Reading design checkpoint '/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/rdback_fifo/rdback_fifo.dcp' for cell 'rbe/rbf'
Netlist sorting complete. Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2770.438 ; gain = 0.000 ; free physical = 2952 ; free virtual = 25291
INFO: [Netlist 29-17] Analyzing 2307 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: phy_ddr4_i UUID: a4798f5a-1dc8-569b-9c8c-b73395566903 
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/rdback_fifo/rdback_fifo.xdc] for cell 'rbe/rbf/U0'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/rdback_fifo/rdback_fifo.xdc] for cell 'rbe/rbf/U0'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_0/bd_ba6a_microblaze_I_0.xdc] for cell 'phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_0/bd_ba6a_microblaze_I_0.xdc] for cell 'phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_1/bd_ba6a_rst_0_0_board.xdc] for cell 'phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_1/bd_ba6a_rst_0_0_board.xdc] for cell 'phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_1/bd_ba6a_rst_0_0.xdc] for cell 'phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_1/bd_ba6a_rst_0_0.xdc] for cell 'phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_2/bd_ba6a_ilmb_0.xdc] for cell 'phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_2/bd_ba6a_ilmb_0.xdc] for cell 'phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_3/bd_ba6a_dlmb_0.xdc] for cell 'phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_3/bd_ba6a_dlmb_0.xdc] for cell 'phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_10/bd_ba6a_iomodule_0_0_board.xdc] for cell 'phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_10/bd_ba6a_iomodule_0_0_board.xdc] for cell 'phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/ip_0/phy_ddr4_udimm_microblaze_mcs_board.xdc] for cell 'phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/ip_0/phy_ddr4_udimm_microblaze_mcs_board.xdc] for cell 'phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/par/phy_ddr4_udimm.xdc] for cell 'phy_ddr4_i/inst'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/par/phy_ddr4_udimm.xdc] for cell 'phy_ddr4_i/inst'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/ip_0/ip_0/synth/xdma_pcie4_ip_gt.xdc] for cell 'xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/ip_0/ip_0/synth/xdma_pcie4_ip_gt.xdc] for cell 'xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc] for cell 'xdma_i/inst/pcie4_ip_i/inst'
INFO: [Power 33-23] Power model is not available for xiphy_riu_or [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:270]
INFO: [Power 33-23] Power model is not available for genVref.u_hpio_vref [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:270]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:270]
INFO: [Timing 38-2] Deriving generated clocks [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:270]
set_switching_activity: Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 4739.156 ; gain = 1428.020 ; free physical = 1297 ; free virtual = 23776
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc] for cell 'xdma_i/inst/pcie4_ip_i/inst'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma_board.xdc] for cell 'xdma_i/inst'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma_board.xdc] for cell 'xdma_i/inst'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/source/xdma_pcie4_uscaleplus_ip.xdc] for cell 'xdma_i/inst'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/source/xdma_pcie4_uscaleplus_ip.xdc] for cell 'xdma_i/inst'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/constraints/U200_C1_UDIMM.xdc]
WARNING: [Constraints 18-619] A clock with name 'c0_sys_clk_p' already exists, overwriting the previous clock with the same name. [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/constraints/U200_C1_UDIMM.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:127] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/constraints/U200_C1_UDIMM.xdc:5]
INFO: [Timing 38-2] Deriving generated clocks [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/constraints/U200_C1_UDIMM.xdc:5]
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/constraints/U200_C1_UDIMM.xdc]
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm_board.xdc] for cell 'phy_ddr4_i/inst'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm_board.xdc] for cell 'phy_ddr4_i/inst'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/ip_0/xdma_pcie4_ip_board.xdc] for cell 'xdma_i/inst/pcie4_ip_i/inst'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/ip_0/xdma_pcie4_ip_board.xdc] for cell 'xdma_i/inst/pcie4_ip_i/inst'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/ip_0/synth/xdma_pcie4_ip_late.xdc] for cell 'xdma_i/inst/pcie4_ip_i/inst'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/ip_0/synth/xdma_pcie4_ip_late.xdc] for cell 'xdma_i/inst/pcie4_ip_i/inst'
INFO: [Project 1-1715] 5 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'softmc_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/sw/calibration_0/Debug/calibration_ddr.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4811.191 ; gain = 0.000 ; free physical = 1386 ; free virtual = 23865
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 442 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 8 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 31 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF(x2)): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 33 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 9 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 240 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 10 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 16 instances

24 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:46 . Memory (MB): peak = 4811.191 ; gain = 2450.684 ; free physical = 1386 ; free virtual = 23865
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu200'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu200'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net <const0> has multiple drivers: GND/G, phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[431]/Q, phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[417]/Q, phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[430]/Q, phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[429]/Q, phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[428]/Q, phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[427]/Q, phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[426]/Q, phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[425]/Q, phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[424]/Q, phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[423]/Q, phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[422]/Q, phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[421]/Q, phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[420]/Q, phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[419]/Q... and (the first 15 of 257 listed).
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[0] has multiple drivers: frontend/rbf_i_673/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[0]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[100] has multiple drivers: frontend/rbf_i_573/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[100]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[101] has multiple drivers: frontend/rbf_i_572/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[101]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[102] has multiple drivers: frontend/rbf_i_571/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[102]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[103] has multiple drivers: frontend/rbf_i_570/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[103]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[104] has multiple drivers: frontend/rbf_i_569/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[104]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[105] has multiple drivers: frontend/rbf_i_568/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[105]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[106] has multiple drivers: frontend/rbf_i_567/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[106]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[107] has multiple drivers: frontend/rbf_i_566/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[107]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[108] has multiple drivers: frontend/rbf_i_565/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[108]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[109] has multiple drivers: frontend/rbf_i_564/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[109]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[10] has multiple drivers: frontend/rbf_i_663/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[10]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[110] has multiple drivers: frontend/rbf_i_563/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[110]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[111] has multiple drivers: frontend/rbf_i_562/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[111]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[112] has multiple drivers: frontend/rbf_i_561/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[112]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[113] has multiple drivers: frontend/rbf_i_560/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[113]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[114] has multiple drivers: frontend/rbf_i_559/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[114]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[115] has multiple drivers: frontend/rbf_i_558/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[115]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[116] has multiple drivers: frontend/rbf_i_557/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[116]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[117] has multiple drivers: frontend/rbf_i_556/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[117]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[118] has multiple drivers: frontend/rbf_i_555/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[118]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[119] has multiple drivers: frontend/rbf_i_554/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[119]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[11] has multiple drivers: frontend/rbf_i_662/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[11]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[120] has multiple drivers: frontend/rbf_i_553/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[120]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[121] has multiple drivers: frontend/rbf_i_552/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[121]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[122] has multiple drivers: frontend/rbf_i_551/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[122]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[123] has multiple drivers: frontend/rbf_i_550/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[123]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[124] has multiple drivers: frontend/rbf_i_549/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[124]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[125] has multiple drivers: frontend/rbf_i_548/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[125]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[126] has multiple drivers: frontend/rbf_i_547/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[126]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[127] has multiple drivers: frontend/rbf_i_546/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[127]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[128] has multiple drivers: frontend/rbf_i_545/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[128]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[129] has multiple drivers: frontend/rbf_i_544/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[129]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[12] has multiple drivers: frontend/rbf_i_661/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[12]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[130] has multiple drivers: frontend/rbf_i_543/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[130]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[131] has multiple drivers: frontend/rbf_i_542/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[131]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[132] has multiple drivers: frontend/rbf_i_541/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[132]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[133] has multiple drivers: frontend/rbf_i_540/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[133]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[134] has multiple drivers: frontend/rbf_i_539/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[134]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[135] has multiple drivers: frontend/rbf_i_538/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[135]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[136] has multiple drivers: frontend/rbf_i_537/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[136]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[137] has multiple drivers: frontend/rbf_i_536/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[137]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[138] has multiple drivers: frontend/rbf_i_535/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[138]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[139] has multiple drivers: frontend/rbf_i_534/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[139]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[13] has multiple drivers: frontend/rbf_i_660/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[13]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[140] has multiple drivers: frontend/rbf_i_533/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[140]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[141] has multiple drivers: frontend/rbf_i_532/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[141]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[142] has multiple drivers: frontend/rbf_i_531/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[142]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[143] has multiple drivers: frontend/rbf_i_530/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[143]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[144] has multiple drivers: frontend/rbf_i_529/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[144]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[145] has multiple drivers: frontend/rbf_i_528/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[145]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[146] has multiple drivers: frontend/rbf_i_527/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[146]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[147] has multiple drivers: frontend/rbf_i_526/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[147]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[148] has multiple drivers: frontend/rbf_i_525/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[148]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[149] has multiple drivers: frontend/rbf_i_524/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[149]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[14] has multiple drivers: frontend/rbf_i_659/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[14]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[150] has multiple drivers: frontend/rbf_i_523/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[150]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[151] has multiple drivers: frontend/rbf_i_522/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[151]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[152] has multiple drivers: frontend/rbf_i_521/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[152]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[153] has multiple drivers: frontend/rbf_i_520/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[153]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[154] has multiple drivers: frontend/rbf_i_519/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[154]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[155] has multiple drivers: frontend/rbf_i_518/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[155]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[156] has multiple drivers: frontend/rbf_i_517/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[156]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[157] has multiple drivers: frontend/rbf_i_516/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[157]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[158] has multiple drivers: frontend/rbf_i_515/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[158]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[159] has multiple drivers: frontend/rbf_i_514/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[159]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[15] has multiple drivers: frontend/rbf_i_658/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[15]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[160] has multiple drivers: frontend/rbf_i_513/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[160]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[161] has multiple drivers: frontend/rbf_i_512/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[161]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[162] has multiple drivers: frontend/rbf_i_511/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[162]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[163] has multiple drivers: frontend/rbf_i_510/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[163]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[164] has multiple drivers: frontend/rbf_i_509/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[164]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[165] has multiple drivers: frontend/rbf_i_508/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[165]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[166] has multiple drivers: frontend/rbf_i_507/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[166]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[167] has multiple drivers: frontend/rbf_i_506/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[167]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[168] has multiple drivers: frontend/rbf_i_505/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[168]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[169] has multiple drivers: frontend/rbf_i_504/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[169]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[16] has multiple drivers: frontend/rbf_i_657/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[16]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[170] has multiple drivers: frontend/rbf_i_503/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[170]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[171] has multiple drivers: frontend/rbf_i_502/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[171]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[172] has multiple drivers: frontend/rbf_i_501/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[172]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[173] has multiple drivers: frontend/rbf_i_500/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[173]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[174] has multiple drivers: frontend/rbf_i_499/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[174]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[175] has multiple drivers: frontend/rbf_i_498/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[175]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[176] has multiple drivers: frontend/rbf_i_497/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[176]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[177] has multiple drivers: frontend/rbf_i_496/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[177]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[178] has multiple drivers: frontend/rbf_i_495/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[178]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[179] has multiple drivers: frontend/rbf_i_494/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[179]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[17] has multiple drivers: frontend/rbf_i_656/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[17]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[180] has multiple drivers: frontend/rbf_i_493/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[180]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[181] has multiple drivers: frontend/rbf_i_492/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[181]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[182] has multiple drivers: frontend/rbf_i_491/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[182]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[183] has multiple drivers: frontend/rbf_i_490/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[183]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[184] has multiple drivers: frontend/rbf_i_489/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[184]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[185] has multiple drivers: frontend/rbf_i_488/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[185]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[186] has multiple drivers: frontend/rbf_i_487/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[186]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[187] has multiple drivers: frontend/rbf_i_486/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[187]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[188] has multiple drivers: frontend/rbf_i_485/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[188]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net phy_ddr4_i/inst/u_ddr_cal_top/rdData[189] has multiple drivers: frontend/rbf_i_484/O, and phy_ddr4_i/inst/u_ddr_cal_top/rdData_reg[189]/Q.
INFO: [Common 17-14] Message 'DRC MDRV-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Project 1-461] DRC finished with 258 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-78] Error(s) found during DRC. Opt_design not run.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 4811.191 ; gain = 0.000 ; free physical = 1435 ; free virtual = 23916
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 6 Warnings, 0 Critical Warnings and 101 Errors encountered.
opt_design failed
ERROR: [Common 17-39] 'opt_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Sun Mar 23 15:37:54 2025...
[Sun Mar 23 15:37:54 2025] impl_1 finished
WARNING: [Vivado 12-8222] Failed run(s) : 'impl_1'
wait_on_run: Time (s): cpu = 00:00:59 ; elapsed = 00:00:47 . Memory (MB): peak = 3984.953 ; gain = 0.000 ; free physical = 4270 ; free virtual = 26752
impl_1
reset_run synth_1
launch_runs synth_1
[Sun Mar 23 15:41:18 2025] Launched synth_1...
Run output will be captured here: /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/runme.log
wait_on_run synth_1
[Sun Mar 23 15:41:23 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log softmc_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source softmc_top.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source softmc_top.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
Command: synth_design -top softmc_top -part xcu200-fsgd2104-2-e
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/instr_blk_mem/instr_blk_mem.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xcu200'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu200'
INFO: [Device 21-403] Loading part xcu200-fsgd2104-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1872308
WARNING: [Synth 8-6901] identifier 'state_r' is used before its declaration [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:137]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2782.121 ; gain = 210.688 ; free physical = 2202 ; free virtual = 24687
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'softmc_top' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:4]
	Parameter tCK bound to: 1500 - type: integer 
	Parameter SIM bound to: false - type: string 
	Parameter ODTWRDEL bound to: 5'b01001 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRDDEL bound to: 5'b01010 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter ODTWR bound to: 16'b0000000000000001 
	Parameter ODTRD bound to: 16'b0000000000000000 
INFO: [Synth 8-6157] synthesizing module 'phy_ddr4_udimm' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/.Xil/Vivado-1872090-u200-station/realtime/phy_ddr4_udimm_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'phy_ddr4_udimm' (1#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/.Xil/Vivado-1872090-u200-station/realtime/phy_ddr4_udimm_stub.v:6]
WARNING: [Synth 8-689] width (2) of port connection 'c0_ddr4_cke' does not match port width (1) of module 'phy_ddr4_udimm' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:294]
WARNING: [Synth 8-689] width (2) of port connection 'c0_ddr4_odt' does not match port width (1) of module 'phy_ddr4_udimm' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:295]
WARNING: [Synth 8-689] width (2) of port connection 'c0_ddr4_cs_n' does not match port width (1) of module 'phy_ddr4_udimm' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:296]
WARNING: [Synth 8-689] width (16) of port connection 'mc_CS_n' does not match port width (8) of module 'phy_ddr4_udimm' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:324]
WARNING: [Synth 8-689] width (16) of port connection 'mc_ODT' does not match port width (8) of module 'phy_ddr4_udimm' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:325]
WARNING: [Synth 8-689] width (32) of port connection 'mcCasSlot' does not match port width (2) of module 'phy_ddr4_udimm' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:327]
WARNING: [Synth 8-689] width (32) of port connection 'mcCasSlot2' does not match port width (1) of module 'phy_ddr4_udimm' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:330]
WARNING: [Synth 8-689] width (32) of port connection 'mcRdCAS' does not match port width (1) of module 'phy_ddr4_udimm' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:331]
WARNING: [Synth 8-689] width (32) of port connection 'mcWrCAS' does not match port width (1) of module 'phy_ddr4_udimm' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:332]
INFO: [Synth 8-6157] synthesizing module 'softmc_pipeline' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/softmc_pipeline.v:3]
INFO: [Synth 8-6157] synthesizing module 'fetch_stage' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/fetch_stage.v:3]
	Parameter WAIT_RESOLVE_S bound to: 0 - type: integer 
	Parameter FETCH_NEXT_LINE_S bound to: 1 - type: integer 
	Parameter WAIT_BUFFER_SPACE_S bound to: 2 - type: integer 
	Parameter WAIT_SLEEP_S bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pre_decode' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/pre_decode.v:9]
INFO: [Synth 8-6155] done synthesizing module 'pre_decode' (2#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/pre_decode.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/fetch_stage.v:85]
INFO: [Synth 8-6155] done synthesizing module 'fetch_stage' (3#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/fetch_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'decode_stage' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/decode_stage.v:4]
	Parameter div bound to: 16 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/decode_stage.v:71]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/decode_stage.v:71]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/decode_stage.v:71]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/decode_stage.v:71]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/decode_stage.v:136]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/decode_stage.v:160]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/decode_stage.v:180]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/decode_stage.v:203]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/decode_stage.v:296]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/decode_stage.v:296]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/decode_stage.v:296]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/decode_stage.v:296]
INFO: [Synth 8-6155] done synthesizing module 'decode_stage' (4#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/decode_stage.v:4]
INFO: [Synth 8-6157] synthesizing module 'execute_stage' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/execute_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'ddr_pipeline' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/ddr_pipeline.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ddr_pipeline' (5#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/ddr_pipeline.v:4]
INFO: [Synth 8-6157] synthesizing module 'exe_pipeline' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/exe_pipeline.v:4]
INFO: [Synth 8-6155] done synthesizing module 'exe_pipeline' (6#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/exe_pipeline.v:4]
INFO: [Synth 8-6157] synthesizing module 'scratchpad' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/.Xil/Vivado-1872090-u200-station/realtime/scratchpad_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'scratchpad' (7#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/.Xil/Vivado-1872090-u200-station/realtime/scratchpad_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'execute_stage' (8#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/execute_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'register_file' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/register_file.v:7]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "reg_file_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'register_file' (9#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/register_file.v:7]
INFO: [Synth 8-6155] done synthesizing module 'softmc_pipeline' (10#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/softmc_pipeline.v:3]
WARNING: [Synth 8-7071] port 'ddr_sre' of module 'softmc_pipeline' is unconnected for instance 'pipeline' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:422]
WARNING: [Synth 8-7071] port 'ddr_srx' of module 'softmc_pipeline' is unconnected for instance 'pipeline' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:422]
WARNING: [Synth 8-7023] instance 'pipeline' of module 'softmc_pipeline' has 29 connections declared, but only 27 given [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:422]
INFO: [Synth 8-6157] synthesizing module 'frontend' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:8]
	Parameter SIM_MEM bound to: false - type: string 
	Parameter IDLE_S bound to: 2'b00 
	Parameter INIT_MEM_S bound to: 2'b01 
	Parameter EXECUTE_S bound to: 2'b10 
	Parameter LOOPBACK_S bound to: 2'b11 
	Parameter RST_FLAG bound to: 64 - type: integer 
	Parameter RB_MODE_FLAG bound to: 65 - type: integer 
	Parameter DLL_TOG_FLAG bound to: 66 - type: integer 
	Parameter AUTO_REF_FLAG bound to: 67 - type: integer 
	Parameter ACTIVATE_FLAG bound to: 68 - type: integer 
	Parameter LOOPBACK_FLAG bound to: 69 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'instr_blk_mem' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/.Xil/Vivado-1872090-u200-station/realtime/instr_blk_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'instr_blk_mem' (11#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/.Xil/Vivado-1872090-u200-station/realtime/instr_blk_mem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'maintenance_controller' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/maintenance_controller.v:3]
	Parameter tCK bound to: 1500 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD bound to: 500000 - type: integer 
	Parameter MAINT_PRESCALER_DIV bound to: 83 - type: integer 
	Parameter MAINT_PRESCALER_WIDTH bound to: 7 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 2 - type: integer 
	Parameter PERIODIC_RD_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD_NS bound to: 500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 256000 - type: integer 
	Parameter ZQ_TIMER_WIDTH bound to: 18 - type: integer 
	Parameter tAREF bound to: 7800 - type: integer 
	Parameter PERIODIC_REF_TIMER_DIV bound to: 15 - type: integer 
	Parameter PERIODIC_REF_TIMER_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-567] referenced signal 'zq_cntrl.zq_tick' should be on the sensitivity list [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/maintenance_controller.v:200]
INFO: [Synth 8-6157] synthesizing module 'pr_read_mem' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/.Xil/Vivado-1872090-u200-station/realtime/pr_read_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pr_read_mem' (12#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/.Xil/Vivado-1872090-u200-station/realtime/pr_read_mem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zq_calib_mem' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/.Xil/Vivado-1872090-u200-station/realtime/zq_calib_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zq_calib_mem' (13#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/.Xil/Vivado-1872090-u200-station/realtime/zq_calib_mem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pr_ref_mem' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/.Xil/Vivado-1872090-u200-station/realtime/pr_ref_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pr_ref_mem' (14#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/.Xil/Vivado-1872090-u200-station/realtime/pr_ref_mem_stub.v:6]
WARNING: [Synth 8-689] width (7) of port connection 'addra' does not match port width (6) of module 'pr_ref_mem' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/maintenance_controller.v:71]
INFO: [Synth 8-6155] done synthesizing module 'maintenance_controller' (15#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/maintenance_controller.v:3]
INFO: [Synth 8-6155] done synthesizing module 'frontend' (16#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:8]
INFO: [Synth 8-6157] synthesizing module 'ddr4_adapter' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/ddr4_adapter.v:11]
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DRAM_CMD_SLOTS bound to: 4 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DBUF_WIDTH bound to: 4 - type: integer 
	Parameter DQ_BURST bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ddr4_adapter' (17#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/ddr4_adapter.v:11]
WARNING: [Synth 8-7071] port 'iss_dummy_read' of module 'ddr4_adapter' is unconnected for instance 'ddr4_adapter' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:512]
WARNING: [Synth 8-7023] instance 'ddr4_adapter' of module 'ddr4_adapter' has 38 connections declared, but only 37 given [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:512]
INFO: [Synth 8-6157] synthesizing module 'ddr4_mc_odt' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/ddr4_mc_odt.v:3]
	Parameter ODTWR bound to: 16'b0000000000000001 
	Parameter ODTWRDEL bound to: 5'b01001 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b01010 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTBITS bound to: 2 - type: integer 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter TCQ bound to: 0.100000 - type: double 
INFO: [Synth 8-6155] done synthesizing module 'ddr4_mc_odt' (18#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/ddr4_mc_odt.v:3]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE4' [/home/user/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33175]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE4' (19#1) [/home/user/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33175]
INFO: [Synth 8-6157] synthesizing module 'xdma' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/.Xil/Vivado-1872090-u200-station/realtime/xdma_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xdma' (20#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/.Xil/Vivado-1872090-u200-station/realtime/xdma_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axis_clock_converter' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/.Xil/Vivado-1872090-u200-station/realtime/axis_clock_converter_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_clock_converter' (21#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/.Xil/Vivado-1872090-u200-station/realtime/axis_clock_converter_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'readback_engine' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/readback_engine.v:4]
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter DIFF_MODE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pop_count4' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/pop_count4.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/pop_count4.v:32]
INFO: [Synth 8-6155] done synthesizing module 'pop_count4' (22#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/pop_count4.v:23]
INFO: [Synth 8-6157] synthesizing module 'diff_shift_reg' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/diff_shift_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'diff_shift_reg' (23#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/diff_shift_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'rdback_fifo' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/.Xil/Vivado-1872090-u200-station/realtime/rdback_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rdback_fifo' (24#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/.Xil/Vivado-1872090-u200-station/realtime/rdback_fifo_stub.v:6]
WARNING: [Synth 8-7071] port 'prog_empty' of module 'rdback_fifo' is unconnected for instance 'rbf' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/readback_engine.v:137]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'rdback_fifo' is unconnected for instance 'rbf' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/readback_engine.v:137]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'rdback_fifo' is unconnected for instance 'rbf' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/readback_engine.v:137]
WARNING: [Synth 8-7023] instance 'rbf' of module 'rdback_fifo' has 13 connections declared, but only 10 given [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/readback_engine.v:137]
INFO: [Synth 8-6155] done synthesizing module 'readback_engine' (25#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/readback_engine.v:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v-4.7 with 1st driver pin 'GND' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v-4.7 with 2nd driver pin 'VCC' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:4]
CRITICAL WARNING: [Synth 8-6858] multi-driven net /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v-4.7 is connected to at least one constant driver which has been preserved, other driver is ignored [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:4]
INFO: [Synth 8-6155] done synthesizing module 'softmc_top' (26#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2868.027 ; gain = 296.594 ; free physical = 2950 ; free virtual = 25437
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2880.902 ; gain = 309.469 ; free physical = 2961 ; free virtual = 25448
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2880.902 ; gain = 309.469 ; free physical = 2961 ; free virtual = 25448
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2892.809 ; gain = 0.000 ; free physical = 2942 ; free virtual = 25429
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/pr_read_mem/pr_read_mem/pr_read_mem_in_context.xdc] for cell 'frontend/maint_ctrl/prm'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/pr_read_mem/pr_read_mem/pr_read_mem_in_context.xdc] for cell 'frontend/maint_ctrl/prm'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/zq_calib_mem/zq_calib_mem/zq_calib_mem_in_context.xdc] for cell 'frontend/maint_ctrl/pzm'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/zq_calib_mem/zq_calib_mem/zq_calib_mem_in_context.xdc] for cell 'frontend/maint_ctrl/pzm'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/instr_blk_mem/instr_blk_mem/instr_blk_mem_in_context.xdc] for cell 'frontend/imem'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/instr_blk_mem/instr_blk_mem/instr_blk_mem_in_context.xdc] for cell 'frontend/imem'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/pr_ref_mem/pr_ref_mem/pr_ref_mem_in_context.xdc] for cell 'frontend/maint_ctrl/prefm'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/pr_ref_mem/pr_ref_mem/pr_ref_mem_in_context.xdc] for cell 'frontend/maint_ctrl/prefm'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/scratchpad/scratchpad/scratchpad_in_context.xdc] for cell 'pipeline/es/data_mem'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/scratchpad/scratchpad/scratchpad_in_context.xdc] for cell 'pipeline/es/data_mem'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/axis_clock_converter_1/axis_clock_converter/axis_clock_converter_in_context.xdc] for cell 'axis_clk_conv_i0'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/axis_clock_converter_1/axis_clock_converter/axis_clock_converter_in_context.xdc] for cell 'axis_clk_conv_i0'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/axis_clock_converter_1/axis_clock_converter/axis_clock_converter_in_context.xdc] for cell 'axis_clk_conv_i1'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/axis_clock_converter_1/axis_clock_converter/axis_clock_converter_in_context.xdc] for cell 'axis_clk_conv_i1'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/rdback_fifo/rdback_fifo/rdback_fifo_in_context.xdc] for cell 'rbe/rbf'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/rdback_fifo/rdback_fifo/rdback_fifo_in_context.xdc] for cell 'rbe/rbf'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc] for cell 'phy_ddr4_i'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc] for cell 'phy_ddr4_i'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc] for cell 'xdma_i'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc] for cell 'xdma_i'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/constraints/U200_C1_UDIMM.xdc]
WARNING: [Constraints 18-619] A clock with name 'c0_sys_clk_p' already exists, overwriting the previous clock with the same name. [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/constraints/U200_C1_UDIMM.xdc:2]
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/constraints/U200_C1_UDIMM.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/constraints/U200_C1_UDIMM.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/softmc_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/softmc_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3099.246 ; gain = 0.000 ; free physical = 2793 ; free virtual = 25279
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3099.246 ; gain = 0.000 ; free physical = 2793 ; free virtual = 25279
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'axis_clk_conv_i0' at clock pin 'm_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'axis_clk_conv_i1' at clock pin 'm_axis_aclk' is different from the actual clock period '5.999', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'frontend/imem' at clock pin 'clka' is different from the actual clock period '5.999', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'frontend/maint_ctrl/prefm' at clock pin 'clka' is different from the actual clock period '5.999', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'frontend/maint_ctrl/prm' at clock pin 'clka' is different from the actual clock period '5.999', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'frontend/maint_ctrl/pzm' at clock pin 'clka' is different from the actual clock period '5.999', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pipeline/es/data_mem' at clock pin 'clka' is different from the actual clock period '5.999', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'rbe/rbf' at clock pin 'clk' is different from the actual clock period '5.999', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3102.215 ; gain = 530.781 ; free physical = 2927 ; free virtual = 25414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu200-fsgd2104-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3102.215 ; gain = 530.781 ; free physical = 2927 ; free virtual = 25414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_act_n. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_act_n. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[10]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[10]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[11]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[11]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[12]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[12]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[13]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[13]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[14]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[14]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[15]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[15]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[16]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[16]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[2]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[2]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[3]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[3]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[4]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[4]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[5]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[5]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[6]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[6]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[7]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[7]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[8]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[8]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[9]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[9]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_ba[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_ba[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_ba[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_ba[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_bg[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_bg[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_bg[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_bg[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_ck_c[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_ck_c[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_ck_t[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_ck_t[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_cke[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_cke[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_cs_n[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_cs_n[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[2]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[2]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[3]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[3]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[4]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[4]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[5]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[5]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[6]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[6]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[7]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[7]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[10]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[10]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[11]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[11]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[12]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[12]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[13]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[13]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[14]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[14]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[15]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[15]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[16]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[16]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[17]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[17]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[18]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[18]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[19]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[19]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[20]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[20]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[21]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[21]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[22]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[22]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[23]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[23]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[24]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[24]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[25]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[25]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[26]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[26]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[27]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[27]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[28]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[28]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[29]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[29]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[2]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[2]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[30]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[30]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[31]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[31]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[32]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[32]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[33]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[33]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[34]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[34]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[35]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[35]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[36]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[36]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[37]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[37]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[38]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[38]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[39]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[39]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[3]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[3]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[40]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[40]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[41]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[41]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[42]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[42]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[43]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[43]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[44]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[44]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[45]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[45]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[46]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[46]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[47]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[47]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[48]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[48]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[49]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[49]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[4]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[4]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[50]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[50]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[51]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[51]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[52]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[52]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[53]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[53]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[54]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[54]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[55]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[55]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[56]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[56]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[57]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[57]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[58]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[58]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[59]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[59]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[5]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[5]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[60]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[60]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[61]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[61]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[62]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[62]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[63]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[63]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[6]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[6]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[7]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[7]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[8]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[8]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[9]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[9]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[2]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[2]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[3]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[3]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[4]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[4]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[5]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[5]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[6]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[6]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[7]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[7]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[2]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[2]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[3]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[3]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[4]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[4]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[5]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[5]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[6]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[6]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[7]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[7]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_odt[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_odt[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_reset_n. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_reset_n. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for c0_sys_clk_n. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_sys_clk_n. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for c0_sys_clk_p. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_sys_clk_p. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxn[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxn[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[2]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxn[2]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[3]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxn[3]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[4]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxn[4]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[5]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxn[5]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[6]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxn[6]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[7]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxn[7]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxp[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxp[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[2]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxp[2]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[3]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxp[3]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[4]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxp[4]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[5]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxp[5]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[6]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxp[6]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[7]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxp[7]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txn[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txn[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[2]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txn[2]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[3]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txn[3]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[4]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txn[4]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[5]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txn[5]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[6]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txn[6]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[7]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txn[7]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txp[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txp[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[2]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txp[2]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[3]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txp[3]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[4]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txp[4]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[5]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txp[5]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[6]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txp[6]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[7]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txp[7]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 65).
Applied set_property KEEP_HIERARCHY = SOFT for frontend/maint_ctrl/prm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for frontend/maint_ctrl/pzm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for frontend/imem. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for frontend/maint_ctrl/prefm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pipeline/es/data_mem. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axis_clk_conv_i0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axis_clk_conv_i1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rbe/rbf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for phy_ddr4_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xdma_i. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3102.215 ; gain = 530.781 ; free physical = 2926 ; free virtual = 25414
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_r_reg' in module 'fetch_stage'
INFO: [Synth 8-802] inferred FSM for state register 'state_r_reg' in module 'frontend'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
       FETCH_NEXT_LINE_S |                               00 |                              001
          WAIT_RESOLVE_S |                               01 |                              000
            WAIT_SLEEP_S |                               10 |                              011
     WAIT_BUFFER_SPACE_S |                               11 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_r_reg' using encoding 'sequential' in module 'fetch_stage'
WARNING: [Synth 8-327] inferring latch for variable 's2_mem_wdata_reg' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/exe_pipeline.v:76]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  IDLE_S |                             0010 |                               00
              INIT_MEM_S |                             0100 |                               01
              LOOPBACK_S |                             1000 |                               11
               EXECUTE_S |                             0001 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_r_reg' using encoding 'one-hot' in module 'frontend'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3102.215 ; gain = 530.781 ; free physical = 2906 ; free virtual = 25395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 4     
	   2 Input   16 Bit       Adders := 3     
	   3 Input   12 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 2     
	 128 Input   10 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input    512 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	             1024 Bit    Registers := 1     
	              512 Bit    Registers := 4     
	              136 Bit    Registers := 1     
	               68 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               62 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 23    
	               27 Bit    Registers := 8     
	               24 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 17    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 38    
+---Muxes : 
	   4 Input 1024 Bit        Muxes := 1     
	   2 Input 1024 Bit        Muxes := 7     
	   2 Input  512 Bit        Muxes := 11    
	   2 Input  256 Bit        Muxes := 1     
	   2 Input  136 Bit        Muxes := 5     
	   2 Input   64 Bit        Muxes := 4     
	   4 Input   62 Bit        Muxes := 2     
	   2 Input   62 Bit        Muxes := 8     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 174   
	  19 Input   32 Bit        Muxes := 8     
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 1     
	   3 Input   28 Bit        Muxes := 1     
	   6 Input   27 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 10    
	   4 Input   27 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 15    
	   4 Input   16 Bit        Muxes := 2     
	   7 Input   16 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 12    
	   3 Input    8 Bit        Muxes := 1     
	  19 Input    5 Bit        Muxes := 8     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 16    
	   4 Input    4 Bit        Muxes := 2     
	  16 Input    3 Bit        Muxes := 128   
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 67    
	   3 Input    2 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 7     
	   2 Input    1 Bit        Muxes := 99    
	   4 Input    1 Bit        Muxes := 13    
	   7 Input    1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 3191.199 ; gain = 619.766 ; free physical = 2773 ; free virtual = 25278
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'c0_sys_clk_p'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 3326.043 ; gain = 754.609 ; free physical = 228 ; free virtual = 22661
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 3334.043 ; gain = 762.609 ; free physical = 228 ; free virtual = 22445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 3542.105 ; gain = 970.672 ; free physical = 268 ; free virtual = 21638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 3542.105 ; gain = 970.672 ; free physical = 255 ; free virtual = 21380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 3542.105 ; gain = 970.672 ; free physical = 253 ; free virtual = 21378
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdDataEn with 1st driver pin 'phy_ddr4_i/rdDataEn[0]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdDataEn with 2nd driver pin 'read_diff[511]_i_1/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[0] with 1st driver pin 'phy_ddr4_i/rdData[0]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[0] with 2nd driver pin 'rbf_i_673/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[1] with 1st driver pin 'phy_ddr4_i/rdData[1]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[1] with 2nd driver pin 'rbf_i_672/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[2] with 1st driver pin 'phy_ddr4_i/rdData[2]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[2] with 2nd driver pin 'rbf_i_671/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[3] with 1st driver pin 'phy_ddr4_i/rdData[3]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[3] with 2nd driver pin 'rbf_i_670/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[4] with 1st driver pin 'phy_ddr4_i/rdData[4]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[4] with 2nd driver pin 'rbf_i_669/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[5] with 1st driver pin 'phy_ddr4_i/rdData[5]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[5] with 2nd driver pin 'rbf_i_668/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[6] with 1st driver pin 'phy_ddr4_i/rdData[6]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[6] with 2nd driver pin 'rbf_i_667/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[7] with 1st driver pin 'phy_ddr4_i/rdData[7]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[7] with 2nd driver pin 'rbf_i_666/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[8] with 1st driver pin 'phy_ddr4_i/rdData[8]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[8] with 2nd driver pin 'rbf_i_665/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[9] with 1st driver pin 'phy_ddr4_i/rdData[9]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[9] with 2nd driver pin 'rbf_i_664/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[10] with 1st driver pin 'phy_ddr4_i/rdData[10]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[10] with 2nd driver pin 'rbf_i_663/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[11] with 1st driver pin 'phy_ddr4_i/rdData[11]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[11] with 2nd driver pin 'rbf_i_662/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[12] with 1st driver pin 'phy_ddr4_i/rdData[12]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[12] with 2nd driver pin 'rbf_i_661/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[13] with 1st driver pin 'phy_ddr4_i/rdData[13]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[13] with 2nd driver pin 'rbf_i_660/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[14] with 1st driver pin 'phy_ddr4_i/rdData[14]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[14] with 2nd driver pin 'rbf_i_659/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[15] with 1st driver pin 'phy_ddr4_i/rdData[15]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[15] with 2nd driver pin 'rbf_i_658/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[16] with 1st driver pin 'phy_ddr4_i/rdData[16]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[16] with 2nd driver pin 'rbf_i_657/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[17] with 1st driver pin 'phy_ddr4_i/rdData[17]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[17] with 2nd driver pin 'rbf_i_656/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[18] with 1st driver pin 'phy_ddr4_i/rdData[18]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[18] with 2nd driver pin 'rbf_i_655/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[19] with 1st driver pin 'phy_ddr4_i/rdData[19]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[19] with 2nd driver pin 'rbf_i_654/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[20] with 1st driver pin 'phy_ddr4_i/rdData[20]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[20] with 2nd driver pin 'rbf_i_653/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[21] with 1st driver pin 'phy_ddr4_i/rdData[21]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[21] with 2nd driver pin 'rbf_i_652/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[22] with 1st driver pin 'phy_ddr4_i/rdData[22]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[22] with 2nd driver pin 'rbf_i_651/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[23] with 1st driver pin 'phy_ddr4_i/rdData[23]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[23] with 2nd driver pin 'rbf_i_650/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[24] with 1st driver pin 'phy_ddr4_i/rdData[24]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[24] with 2nd driver pin 'rbf_i_649/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[25] with 1st driver pin 'phy_ddr4_i/rdData[25]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[25] with 2nd driver pin 'rbf_i_648/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[26] with 1st driver pin 'phy_ddr4_i/rdData[26]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[26] with 2nd driver pin 'rbf_i_647/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[27] with 1st driver pin 'phy_ddr4_i/rdData[27]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[27] with 2nd driver pin 'rbf_i_646/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[28] with 1st driver pin 'phy_ddr4_i/rdData[28]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[28] with 2nd driver pin 'rbf_i_645/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[29] with 1st driver pin 'phy_ddr4_i/rdData[29]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[29] with 2nd driver pin 'rbf_i_644/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[30] with 1st driver pin 'phy_ddr4_i/rdData[30]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[30] with 2nd driver pin 'rbf_i_643/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[31] with 1st driver pin 'phy_ddr4_i/rdData[31]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[31] with 2nd driver pin 'rbf_i_642/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[32] with 1st driver pin 'phy_ddr4_i/rdData[32]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[32] with 2nd driver pin 'rbf_i_641/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[33] with 1st driver pin 'phy_ddr4_i/rdData[33]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[33] with 2nd driver pin 'rbf_i_640/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[34] with 1st driver pin 'phy_ddr4_i/rdData[34]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[34] with 2nd driver pin 'rbf_i_639/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[35] with 1st driver pin 'phy_ddr4_i/rdData[35]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[35] with 2nd driver pin 'rbf_i_638/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[36] with 1st driver pin 'phy_ddr4_i/rdData[36]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[36] with 2nd driver pin 'rbf_i_637/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[37] with 1st driver pin 'phy_ddr4_i/rdData[37]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[37] with 2nd driver pin 'rbf_i_636/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[38] with 1st driver pin 'phy_ddr4_i/rdData[38]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[38] with 2nd driver pin 'rbf_i_635/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[39] with 1st driver pin 'phy_ddr4_i/rdData[39]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[39] with 2nd driver pin 'rbf_i_634/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[40] with 1st driver pin 'phy_ddr4_i/rdData[40]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[40] with 2nd driver pin 'rbf_i_633/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[41] with 1st driver pin 'phy_ddr4_i/rdData[41]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[41] with 2nd driver pin 'rbf_i_632/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[42] with 1st driver pin 'phy_ddr4_i/rdData[42]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[42] with 2nd driver pin 'rbf_i_631/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[43] with 1st driver pin 'phy_ddr4_i/rdData[43]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[43] with 2nd driver pin 'rbf_i_630/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[44] with 1st driver pin 'phy_ddr4_i/rdData[44]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[44] with 2nd driver pin 'rbf_i_629/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[45] with 1st driver pin 'phy_ddr4_i/rdData[45]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[45] with 2nd driver pin 'rbf_i_628/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[46] with 1st driver pin 'phy_ddr4_i/rdData[46]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[46] with 2nd driver pin 'rbf_i_627/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[47] with 1st driver pin 'phy_ddr4_i/rdData[47]' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:276]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin rdData[47] with 2nd driver pin 'rbf_i_626/O' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:50]
INFO: [Common 17-14] Message 'Synth 8-6859' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|      257|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 3542.105 ; gain = 970.672 ; free physical = 270 ; free virtual = 21304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 3542.105 ; gain = 970.672 ; free physical = 266 ; free virtual = 21300
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 3542.105 ; gain = 970.672 ; free physical = 251 ; free virtual = 21214
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 3542.105 ; gain = 970.672 ; free physical = 255 ; free virtual = 21210
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------+----------+
|      |BlackBox name        |Instances |
+------+---------------------+----------+
|1     |xdma                 |         1|
|2     |axis_clock_converter |         2|
|3     |phy_ddr4_udimm       |         1|
|4     |instr_blk_mem        |         1|
|5     |pr_read_mem          |         1|
|6     |zq_calib_mem         |         1|
|7     |pr_ref_mem           |         1|
|8     |scratchpad           |         1|
|9     |rdback_fifo          |         1|
+------+---------------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |axis_clock_converter  |     1|
|2     |axis_clock_converter_ |     1|
|3     |instr_blk_mem         |     1|
|4     |phy_ddr4_udimm        |     1|
|5     |pr_read_mem           |     1|
|6     |pr_ref_mem            |     1|
|7     |rdback_fifo           |     1|
|8     |scratchpad            |     1|
|9     |xdma                  |     1|
|10    |zq_calib_mem          |     1|
|11    |BUFG                  |     1|
|12    |CARRY8                |    76|
|13    |IBUFDS_GTE4           |     1|
|14    |LUT1                  |    70|
|15    |LUT2                  |   984|
|16    |LUT3                  |   790|
|17    |LUT4                  |   940|
|18    |LUT5                  |  1606|
|19    |LUT6                  |  3752|
|20    |MUXF7                 |   432|
|21    |MUXF8                 |   198|
|22    |FDRE                  |  5032|
|23    |FDSE                  |   104|
|24    |LD                    |    32|
|25    |IBUF                  |     2|
|26    |OBUF                  |     1|
+------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 3542.105 ; gain = 970.672 ; free physical = 254 ; free virtual = 21209
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 514 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 3542.105 ; gain = 749.359 ; free physical = 273 ; free virtual = 21228
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 3542.113 ; gain = 970.672 ; free physical = 272 ; free virtual = 21227
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3542.113 ; gain = 0.000 ; free physical = 302 ; free virtual = 21257
INFO: [Netlist 29-17] Analyzing 741 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3588.434 ; gain = 0.000 ; free physical = 252 ; free virtual = 21031
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 35 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  LD => LDCE: 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
88 Infos, 37 Warnings, 101 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 3588.434 ; gain = 1228.969 ; free physical = 397 ; free virtual = 21163
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/softmc_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file softmc_top_utilization_synth.rpt -pb softmc_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar 23 15:42:23 2025...
[Sun Mar 23 15:42:26 2025] synth_1 finished
wait_on_run: Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 3984.953 ; gain = 0.000 ; free physical = 2236 ; free virtual = 22953
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
[Sun Mar 23 15:42:54 2025] Launched impl_1...
Run output will be captured here: /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/impl_1/runme.log
wait_on_run impl_1
[Sun Mar 23 15:42:59 2025] Waiting for impl_1 to finish...

*** Running vivado
    with args -log softmc_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source softmc_top.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source softmc_top.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
Command: link_design -top softmc_top -part xcu200-fsgd2104-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcu200-fsgd2104-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/axis_clock_converter_1/axis_clock_converter.dcp' for cell 'axis_clk_conv_i0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm.dcp' for cell 'phy_ddr4_i'
INFO: [Project 1-454] Reading design checkpoint '/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma.dcp' for cell 'xdma_i'
INFO: [Project 1-454] Reading design checkpoint '/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/instr_blk_mem/instr_blk_mem.dcp' for cell 'frontend/imem'
INFO: [Project 1-454] Reading design checkpoint '/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/pr_ref_mem/pr_ref_mem.dcp' for cell 'frontend/maint_ctrl/prefm'
INFO: [Project 1-454] Reading design checkpoint '/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/pr_read_mem/pr_read_mem.dcp' for cell 'frontend/maint_ctrl/prm'
INFO: [Project 1-454] Reading design checkpoint '/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/zq_calib_mem/zq_calib_mem.dcp' for cell 'frontend/maint_ctrl/pzm'
INFO: [Project 1-454] Reading design checkpoint '/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/scratchpad/scratchpad.dcp' for cell 'pipeline/es/data_mem'
INFO: [Project 1-454] Reading design checkpoint '/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/rdback_fifo/rdback_fifo.dcp' for cell 'rbe/rbf'
Netlist sorting complete. Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2770.426 ; gain = 0.000 ; free physical = 880 ; free virtual = 21600
INFO: [Netlist 29-17] Analyzing 2307 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
[Sun Mar 23 15:43:27 2025] Interrupt received
wait_on_run: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:28 . Memory (MB): peak = 3984.953 ; gain = 0.000 ; free physical = 454 ; free virtual = 21177
INFO: [Common 17-344] 'wait_on_run' was cancelled
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to kill process with pid <1873383> on the remote host Interrupted system call

reset_run synth_1
launch_runs synth_1
[Sun Mar 23 15:44:54 2025] Launched synth_1...
Run output will be captured here: /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/runme.log
wait_on_run synth_1
[Sun Mar 23 15:44:59 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log softmc_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source softmc_top.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source softmc_top.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
Command: synth_design -top softmc_top -part xcu200-fsgd2104-2-e
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/instr_blk_mem/instr_blk_mem.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xcu200'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu200'
INFO: [Device 21-403] Loading part xcu200-fsgd2104-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1875023
WARNING: [Synth 8-6901] identifier 'state_r' is used before its declaration [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:137]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2782.117 ; gain = 210.688 ; free physical = 287 ; free virtual = 20686
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'softmc_top' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:4]
	Parameter tCK bound to: 1500 - type: integer 
	Parameter SIM bound to: false - type: string 
	Parameter ODTWRDEL bound to: 5'b01001 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRDDEL bound to: 5'b01010 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter ODTWR bound to: 16'b0000000000000001 
	Parameter ODTRD bound to: 16'b0000000000000000 
INFO: [Synth 8-6157] synthesizing module 'phy_ddr4_udimm' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/.Xil/Vivado-1874776-u200-station/realtime/phy_ddr4_udimm_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'phy_ddr4_udimm' (1#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/.Xil/Vivado-1874776-u200-station/realtime/phy_ddr4_udimm_stub.v:6]
WARNING: [Synth 8-689] width (2) of port connection 'c0_ddr4_cke' does not match port width (1) of module 'phy_ddr4_udimm' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:294]
WARNING: [Synth 8-689] width (2) of port connection 'c0_ddr4_odt' does not match port width (1) of module 'phy_ddr4_udimm' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:295]
WARNING: [Synth 8-689] width (2) of port connection 'c0_ddr4_cs_n' does not match port width (1) of module 'phy_ddr4_udimm' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:296]
WARNING: [Synth 8-689] width (16) of port connection 'mc_CS_n' does not match port width (8) of module 'phy_ddr4_udimm' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:324]
WARNING: [Synth 8-689] width (16) of port connection 'mc_ODT' does not match port width (8) of module 'phy_ddr4_udimm' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:325]
WARNING: [Synth 8-689] width (32) of port connection 'mcCasSlot' does not match port width (2) of module 'phy_ddr4_udimm' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:327]
WARNING: [Synth 8-689] width (32) of port connection 'mcCasSlot2' does not match port width (1) of module 'phy_ddr4_udimm' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:330]
WARNING: [Synth 8-689] width (32) of port connection 'mcRdCAS' does not match port width (1) of module 'phy_ddr4_udimm' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:331]
WARNING: [Synth 8-689] width (32) of port connection 'mcWrCAS' does not match port width (1) of module 'phy_ddr4_udimm' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:332]
INFO: [Synth 8-6157] synthesizing module 'softmc_pipeline' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/softmc_pipeline.v:3]
INFO: [Synth 8-6157] synthesizing module 'fetch_stage' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/fetch_stage.v:3]
	Parameter WAIT_RESOLVE_S bound to: 0 - type: integer 
	Parameter FETCH_NEXT_LINE_S bound to: 1 - type: integer 
	Parameter WAIT_BUFFER_SPACE_S bound to: 2 - type: integer 
	Parameter WAIT_SLEEP_S bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pre_decode' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/pre_decode.v:9]
INFO: [Synth 8-6155] done synthesizing module 'pre_decode' (2#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/pre_decode.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/fetch_stage.v:85]
INFO: [Synth 8-6155] done synthesizing module 'fetch_stage' (3#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/fetch_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'decode_stage' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/decode_stage.v:4]
	Parameter div bound to: 16 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/decode_stage.v:71]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/decode_stage.v:71]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/decode_stage.v:71]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/decode_stage.v:71]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/decode_stage.v:136]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/decode_stage.v:160]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/decode_stage.v:180]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/decode_stage.v:203]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/decode_stage.v:296]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/decode_stage.v:296]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/decode_stage.v:296]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/decode_stage.v:296]
INFO: [Synth 8-6155] done synthesizing module 'decode_stage' (4#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/decode_stage.v:4]
INFO: [Synth 8-6157] synthesizing module 'execute_stage' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/execute_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'ddr_pipeline' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/ddr_pipeline.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ddr_pipeline' (5#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/ddr_pipeline.v:4]
INFO: [Synth 8-6157] synthesizing module 'exe_pipeline' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/exe_pipeline.v:4]
INFO: [Synth 8-6155] done synthesizing module 'exe_pipeline' (6#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/exe_pipeline.v:4]
INFO: [Synth 8-6157] synthesizing module 'scratchpad' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/.Xil/Vivado-1874776-u200-station/realtime/scratchpad_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'scratchpad' (7#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/.Xil/Vivado-1874776-u200-station/realtime/scratchpad_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'execute_stage' (8#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/execute_stage.v:3]
INFO: [Synth 8-6157] synthesizing module 'register_file' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/register_file.v:7]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "reg_file_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'register_file' (9#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/register_file.v:7]
INFO: [Synth 8-6155] done synthesizing module 'softmc_pipeline' (10#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/softmc_pipeline.v:3]
WARNING: [Synth 8-7071] port 'ddr_sre' of module 'softmc_pipeline' is unconnected for instance 'pipeline' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:422]
WARNING: [Synth 8-7071] port 'ddr_srx' of module 'softmc_pipeline' is unconnected for instance 'pipeline' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:422]
WARNING: [Synth 8-7023] instance 'pipeline' of module 'softmc_pipeline' has 29 connections declared, but only 27 given [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:422]
INFO: [Synth 8-6157] synthesizing module 'frontend' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:8]
	Parameter SIM_MEM bound to: false - type: string 
	Parameter IDLE_S bound to: 2'b00 
	Parameter INIT_MEM_S bound to: 2'b01 
	Parameter EXECUTE_S bound to: 2'b10 
	Parameter LOOPBACK_S bound to: 2'b11 
	Parameter RST_FLAG bound to: 64 - type: integer 
	Parameter RB_MODE_FLAG bound to: 65 - type: integer 
	Parameter DLL_TOG_FLAG bound to: 66 - type: integer 
	Parameter AUTO_REF_FLAG bound to: 67 - type: integer 
	Parameter ACTIVATE_FLAG bound to: 68 - type: integer 
	Parameter LOOPBACK_FLAG bound to: 69 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'instr_blk_mem' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/.Xil/Vivado-1874776-u200-station/realtime/instr_blk_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'instr_blk_mem' (11#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/.Xil/Vivado-1874776-u200-station/realtime/instr_blk_mem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'maintenance_controller' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/maintenance_controller.v:3]
	Parameter tCK bound to: 1500 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD bound to: 500000 - type: integer 
	Parameter MAINT_PRESCALER_DIV bound to: 83 - type: integer 
	Parameter MAINT_PRESCALER_WIDTH bound to: 7 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 2 - type: integer 
	Parameter PERIODIC_RD_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD_NS bound to: 500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 256000 - type: integer 
	Parameter ZQ_TIMER_WIDTH bound to: 18 - type: integer 
	Parameter tAREF bound to: 7800 - type: integer 
	Parameter PERIODIC_REF_TIMER_DIV bound to: 15 - type: integer 
	Parameter PERIODIC_REF_TIMER_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-567] referenced signal 'zq_cntrl.zq_tick' should be on the sensitivity list [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/maintenance_controller.v:200]
INFO: [Synth 8-6157] synthesizing module 'pr_read_mem' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/.Xil/Vivado-1874776-u200-station/realtime/pr_read_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pr_read_mem' (12#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/.Xil/Vivado-1874776-u200-station/realtime/pr_read_mem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'zq_calib_mem' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/.Xil/Vivado-1874776-u200-station/realtime/zq_calib_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zq_calib_mem' (13#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/.Xil/Vivado-1874776-u200-station/realtime/zq_calib_mem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pr_ref_mem' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/.Xil/Vivado-1874776-u200-station/realtime/pr_ref_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pr_ref_mem' (14#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/.Xil/Vivado-1874776-u200-station/realtime/pr_ref_mem_stub.v:6]
WARNING: [Synth 8-689] width (7) of port connection 'addra' does not match port width (6) of module 'pr_ref_mem' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/maintenance_controller.v:71]
INFO: [Synth 8-6155] done synthesizing module 'maintenance_controller' (15#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/maintenance_controller.v:3]
INFO: [Synth 8-6155] done synthesizing module 'frontend' (16#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/frontend.v:8]
INFO: [Synth 8-6157] synthesizing module 'ddr4_adapter' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/ddr4_adapter.v:11]
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DRAM_CMD_SLOTS bound to: 4 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DBUF_WIDTH bound to: 4 - type: integer 
	Parameter DQ_BURST bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ddr4_adapter' (17#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/ddr4_adapter.v:11]
WARNING: [Synth 8-7071] port 'iss_dummy_read' of module 'ddr4_adapter' is unconnected for instance 'ddr4_adapter' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:512]
WARNING: [Synth 8-7023] instance 'ddr4_adapter' of module 'ddr4_adapter' has 38 connections declared, but only 37 given [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:512]
INFO: [Synth 8-6157] synthesizing module 'ddr4_mc_odt' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/ddr4_mc_odt.v:3]
	Parameter ODTWR bound to: 16'b0000000000000001 
	Parameter ODTWRDEL bound to: 5'b01001 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b01010 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTBITS bound to: 2 - type: integer 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter TCQ bound to: 0.100000 - type: double 
INFO: [Synth 8-6155] done synthesizing module 'ddr4_mc_odt' (18#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/ddr4_mc_odt.v:3]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE4' [/home/user/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33175]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE4' (19#1) [/home/user/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:33175]
INFO: [Synth 8-6157] synthesizing module 'xdma' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/.Xil/Vivado-1874776-u200-station/realtime/xdma_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xdma' (20#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/.Xil/Vivado-1874776-u200-station/realtime/xdma_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axis_clock_converter' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/.Xil/Vivado-1874776-u200-station/realtime/axis_clock_converter_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_clock_converter' (21#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/.Xil/Vivado-1874776-u200-station/realtime/axis_clock_converter_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'readback_engine' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/readback_engine.v:4]
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter DIFF_MODE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pop_count4' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/pop_count4.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/pop_count4.v:32]
INFO: [Synth 8-6155] done synthesizing module 'pop_count4' (22#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/pop_count4.v:23]
INFO: [Synth 8-6157] synthesizing module 'diff_shift_reg' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/diff_shift_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'diff_shift_reg' (23#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/diff_shift_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'rdback_fifo' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/.Xil/Vivado-1874776-u200-station/realtime/rdback_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rdback_fifo' (24#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/.Xil/Vivado-1874776-u200-station/realtime/rdback_fifo_stub.v:6]
WARNING: [Synth 8-7071] port 'prog_empty' of module 'rdback_fifo' is unconnected for instance 'rbf' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/readback_engine.v:137]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'rdback_fifo' is unconnected for instance 'rbf' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/readback_engine.v:137]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'rdback_fifo' is unconnected for instance 'rbf' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/readback_engine.v:137]
WARNING: [Synth 8-7023] instance 'rbf' of module 'rdback_fifo' has 13 connections declared, but only 10 given [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/readback_engine.v:137]
INFO: [Synth 8-6155] done synthesizing module 'readback_engine' (25#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/readback_engine.v:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v-4.7 with 1st driver pin 'GND' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v-4.7 with 2nd driver pin 'VCC' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:4]
CRITICAL WARNING: [Synth 8-6858] multi-driven net /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v-4.7 is connected to at least one constant driver which has been preserved, other driver is ignored [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:4]
INFO: [Synth 8-6155] done synthesizing module 'softmc_top' (26#1) [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/verilog/softmc_top.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2868.023 ; gain = 296.594 ; free physical = 1098 ; free virtual = 21436
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2881.898 ; gain = 310.469 ; free physical = 1104 ; free virtual = 21443
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2881.898 ; gain = 310.469 ; free physical = 1104 ; free virtual = 21443
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2894.773 ; gain = 0.000 ; free physical = 1083 ; free virtual = 21421
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/pr_read_mem/pr_read_mem/pr_read_mem_in_context.xdc] for cell 'frontend/maint_ctrl/prm'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/pr_read_mem/pr_read_mem/pr_read_mem_in_context.xdc] for cell 'frontend/maint_ctrl/prm'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/zq_calib_mem/zq_calib_mem/zq_calib_mem_in_context.xdc] for cell 'frontend/maint_ctrl/pzm'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/zq_calib_mem/zq_calib_mem/zq_calib_mem_in_context.xdc] for cell 'frontend/maint_ctrl/pzm'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/instr_blk_mem/instr_blk_mem/instr_blk_mem_in_context.xdc] for cell 'frontend/imem'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/instr_blk_mem/instr_blk_mem/instr_blk_mem_in_context.xdc] for cell 'frontend/imem'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/pr_ref_mem/pr_ref_mem/pr_ref_mem_in_context.xdc] for cell 'frontend/maint_ctrl/prefm'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/pr_ref_mem/pr_ref_mem/pr_ref_mem_in_context.xdc] for cell 'frontend/maint_ctrl/prefm'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/scratchpad/scratchpad/scratchpad_in_context.xdc] for cell 'pipeline/es/data_mem'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/scratchpad/scratchpad/scratchpad_in_context.xdc] for cell 'pipeline/es/data_mem'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/axis_clock_converter_1/axis_clock_converter/axis_clock_converter_in_context.xdc] for cell 'axis_clk_conv_i0'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/axis_clock_converter_1/axis_clock_converter/axis_clock_converter_in_context.xdc] for cell 'axis_clk_conv_i0'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/axis_clock_converter_1/axis_clock_converter/axis_clock_converter_in_context.xdc] for cell 'axis_clk_conv_i1'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/axis_clock_converter_1/axis_clock_converter/axis_clock_converter_in_context.xdc] for cell 'axis_clk_conv_i1'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/rdback_fifo/rdback_fifo/rdback_fifo_in_context.xdc] for cell 'rbe/rbf'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/rdback_fifo/rdback_fifo/rdback_fifo_in_context.xdc] for cell 'rbe/rbf'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc] for cell 'phy_ddr4_i'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc] for cell 'phy_ddr4_i'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc] for cell 'xdma_i'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc] for cell 'xdma_i'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/constraints/U200_C1_UDIMM.xdc]
WARNING: [Constraints 18-619] A clock with name 'c0_sys_clk_p' already exists, overwriting the previous clock with the same name. [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/constraints/U200_C1_UDIMM.xdc:2]
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/constraints/U200_C1_UDIMM.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/constraints/U200_C1_UDIMM.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/softmc_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/softmc_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3099.211 ; gain = 0.000 ; free physical = 929 ; free virtual = 21267
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3099.211 ; gain = 0.000 ; free physical = 929 ; free virtual = 21267
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'axis_clk_conv_i0' at clock pin 'm_axis_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'axis_clk_conv_i1' at clock pin 'm_axis_aclk' is different from the actual clock period '5.999', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'frontend/imem' at clock pin 'clka' is different from the actual clock period '5.999', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'frontend/maint_ctrl/prefm' at clock pin 'clka' is different from the actual clock period '5.999', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'frontend/maint_ctrl/prm' at clock pin 'clka' is different from the actual clock period '5.999', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'frontend/maint_ctrl/pzm' at clock pin 'clka' is different from the actual clock period '5.999', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pipeline/es/data_mem' at clock pin 'clka' is different from the actual clock period '5.999', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'rbe/rbf' at clock pin 'clk' is different from the actual clock period '5.999', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3102.180 ; gain = 530.750 ; free physical = 1029 ; free virtual = 21369
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu200-fsgd2104-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3102.180 ; gain = 530.750 ; free physical = 1029 ; free virtual = 21368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_act_n. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_act_n. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[10]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[10]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[11]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[11]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[12]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[12]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[13]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[13]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[14]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[14]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[15]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[15]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[16]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[16]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[2]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[2]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[3]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[3]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[4]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[4]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[5]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[5]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[6]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[6]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[7]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[7]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[8]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[8]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[9]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[9]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_ba[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_ba[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_ba[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_ba[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_bg[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_bg[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_bg[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_bg[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_ck_c[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_ck_c[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_ck_t[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_ck_t[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_cke[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_cke[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_cs_n[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_cs_n[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[2]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[2]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[3]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[3]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[4]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[4]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[5]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[5]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[6]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[6]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[7]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[7]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[10]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[10]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[11]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[11]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[12]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[12]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[13]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[13]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[14]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[14]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[15]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[15]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[16]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[16]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[17]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[17]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[18]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[18]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[19]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[19]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[20]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[20]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[21]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[21]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[22]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[22]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[23]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[23]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[24]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[24]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[25]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[25]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[26]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[26]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[27]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[27]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[28]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[28]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[29]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[29]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[2]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[2]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[30]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[30]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[31]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[31]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[32]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[32]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[33]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[33]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[34]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[34]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[35]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[35]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[36]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[36]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[37]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[37]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[38]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[38]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[39]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[39]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[3]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[3]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[40]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[40]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[41]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[41]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[42]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[42]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[43]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[43]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[44]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[44]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[45]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[45]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[46]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[46]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[47]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[47]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[48]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[48]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[49]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[49]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[4]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[4]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[50]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[50]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[51]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[51]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[52]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[52]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[53]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[53]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[54]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[54]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[55]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[55]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[56]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[56]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[57]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[57]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[58]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[58]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[59]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[59]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[5]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[5]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[60]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[60]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[61]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[61]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[62]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[62]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[63]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[63]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[6]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[6]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[7]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[7]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[8]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[8]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[9]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[9]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[2]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[2]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[3]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[3]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[4]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[4]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[5]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[5]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[6]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[6]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[7]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[7]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[2]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[2]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[3]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[3]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[4]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[4]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[5]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[5]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[6]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[6]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[7]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[7]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_odt[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_odt[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_reset_n. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_reset_n. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for c0_sys_clk_n. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_sys_clk_n. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for c0_sys_clk_p. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_sys_clk_p. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm/phy_ddr4_udimm_in_context.xdc, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxn[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxn[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[2]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxn[2]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[3]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxn[3]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[4]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxn[4]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[5]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxn[5]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[6]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxn[6]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxn[7]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxn[7]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxp[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxp[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[2]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxp[2]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[3]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxp[3]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[4]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxp[4]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[5]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxp[5]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[6]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxp[6]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_rxp[7]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_rxp[7]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txn[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txn[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[2]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txn[2]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[3]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txn[3]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[4]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txn[4]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[5]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txn[5]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[6]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txn[6]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txn[7]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txn[7]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txp[0]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txp[1]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[2]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txp[2]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[3]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txp[3]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[4]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txp[4]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[5]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txp[5]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[6]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txp[6]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for pci_exp_txp[7]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pci_exp_txp[7]. (constraint file  /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma/xdma_in_context.xdc, line 65).
Applied set_property KEEP_HIERARCHY = SOFT for frontend/maint_ctrl/prm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for frontend/maint_ctrl/pzm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for frontend/imem. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for frontend/maint_ctrl/prefm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pipeline/es/data_mem. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axis_clk_conv_i0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axis_clk_conv_i1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rbe/rbf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for phy_ddr4_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for xdma_i. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3102.180 ; gain = 530.750 ; free physical = 1028 ; free virtual = 21367
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_r_reg' in module 'fetch_stage'
INFO: [Synth 8-802] inferred FSM for state register 'state_r_reg' in module 'frontend'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
       FETCH_NEXT_LINE_S |                               00 |                              001
          WAIT_RESOLVE_S |                               01 |                              000
            WAIT_SLEEP_S |                               10 |                              011
     WAIT_BUFFER_SPACE_S |                               11 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_r_reg' using encoding 'sequential' in module 'fetch_stage'
WARNING: [Synth 8-327] inferring latch for variable 's2_mem_wdata_reg' [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/sources/hdl/verilog/exe_pipeline.v:76]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  IDLE_S |                             0010 |                               00
              INIT_MEM_S |                             0100 |                               01
              LOOPBACK_S |                             1000 |                               11
               EXECUTE_S |                             0001 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_r_reg' using encoding 'one-hot' in module 'frontend'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3102.180 ; gain = 530.750 ; free physical = 989 ; free virtual = 21330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 4     
	   2 Input   16 Bit       Adders := 3     
	   3 Input   12 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 2     
	 128 Input   10 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input    512 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	             1024 Bit    Registers := 1     
	              512 Bit    Registers := 4     
	              136 Bit    Registers := 1     
	               68 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               62 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 23    
	               27 Bit    Registers := 8     
	               24 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 17    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 38    
+---Muxes : 
	   4 Input 1024 Bit        Muxes := 1     
	   2 Input 1024 Bit        Muxes := 7     
	   2 Input  512 Bit        Muxes := 11    
	   2 Input  256 Bit        Muxes := 1     
	   2 Input  136 Bit        Muxes := 5     
	   2 Input   64 Bit        Muxes := 4     
	   4 Input   62 Bit        Muxes := 2     
	   2 Input   62 Bit        Muxes := 8     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 174   
	  19 Input   32 Bit        Muxes := 8     
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 1     
	   3 Input   28 Bit        Muxes := 1     
	   6 Input   27 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 10    
	   4 Input   27 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 15    
	   4 Input   16 Bit        Muxes := 2     
	   7 Input   16 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 12    
	   3 Input    8 Bit        Muxes := 1     
	  19 Input    5 Bit        Muxes := 8     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 16    
	   4 Input    4 Bit        Muxes := 2     
	  16 Input    3 Bit        Muxes := 128   
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 67    
	   3 Input    2 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 7     
	   2 Input    1 Bit        Muxes := 99    
	   4 Input    1 Bit        Muxes := 13    
	   7 Input    1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 3192.164 ; gain = 620.734 ; free physical = 822 ; free virtual = 21194
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'c0_sys_clk_p'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 3320.586 ; gain = 749.156 ; free physical = 1058 ; free virtual = 21417
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 3329.586 ; gain = 758.156 ; free physical = 1025 ; free virtual = 21384
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 3537.648 ; gain = 966.219 ; free physical = 901 ; free virtual = 21260
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 3537.648 ; gain = 966.219 ; free physical = 903 ; free virtual = 21262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 3537.648 ; gain = 966.219 ; free physical = 903 ; free virtual = 21262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 3537.648 ; gain = 966.219 ; free physical = 903 ; free virtual = 21262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 3537.648 ; gain = 966.219 ; free physical = 903 ; free virtual = 21262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 3537.648 ; gain = 966.219 ; free physical = 902 ; free virtual = 21261
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 3537.648 ; gain = 966.219 ; free physical = 902 ; free virtual = 21261
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------+----------+
|      |BlackBox name        |Instances |
+------+---------------------+----------+
|1     |xdma                 |         1|
|2     |axis_clock_converter |         2|
|3     |phy_ddr4_udimm       |         1|
|4     |instr_blk_mem        |         1|
|5     |pr_read_mem          |         1|
|6     |zq_calib_mem         |         1|
|7     |pr_ref_mem           |         1|
|8     |scratchpad           |         1|
|9     |rdback_fifo          |         1|
+------+---------------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |axis_clock_converter  |     1|
|2     |axis_clock_converter_ |     1|
|3     |instr_blk_mem         |     1|
|4     |phy_ddr4_udimm        |     1|
|5     |pr_read_mem           |     1|
|6     |pr_ref_mem            |     1|
|7     |rdback_fifo           |     1|
|8     |scratchpad            |     1|
|9     |xdma                  |     1|
|10    |zq_calib_mem          |     1|
|11    |BUFG                  |     1|
|12    |CARRY8                |    76|
|13    |IBUFDS_GTE4           |     1|
|14    |LUT1                  |    70|
|15    |LUT2                  |   215|
|16    |LUT3                  |   982|
|17    |LUT4                  |  1455|
|18    |LUT5                  |  1767|
|19    |LUT6                  |  3752|
|20    |MUXF7                 |   432|
|21    |MUXF8                 |   198|
|22    |FDRE                  |  5035|
|23    |FDSE                  |   104|
|24    |LD                    |    32|
|25    |IBUF                  |     2|
|26    |OBUF                  |     1|
+------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 3537.648 ; gain = 966.219 ; free physical = 901 ; free virtual = 21260
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 3537.648 ; gain = 745.938 ; free physical = 927 ; free virtual = 21286
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 3537.656 ; gain = 966.219 ; free physical = 927 ; free virtual = 21286
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3537.656 ; gain = 0.000 ; free physical = 1012 ; free virtual = 21371
INFO: [Netlist 29-17] Analyzing 741 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3583.977 ; gain = 0.000 ; free physical = 924 ; free virtual = 21283
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 35 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  LD => LDCE: 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
87 Infos, 37 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 3583.977 ; gain = 1224.516 ; free physical = 1067 ; free virtual = 21427
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/synth_1/softmc_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file softmc_top_utilization_synth.rpt -pb softmc_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar 23 15:46:00 2025...
[Sun Mar 23 15:46:03 2025] synth_1 finished
wait_on_run: Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 3984.953 ; gain = 0.000 ; free physical = 3066 ; free virtual = 23412
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
[Sun Mar 23 15:47:50 2025] Launched impl_1...
Run output will be captured here: /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/impl_1/runme.log
wait_on_run impl_1
[Sun Mar 23 15:47:59 2025] Waiting for impl_1 to finish...

*** Running vivado
    with args -log softmc_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source softmc_top.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source softmc_top.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
Command: link_design -top softmc_top -part xcu200-fsgd2104-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcu200-fsgd2104-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/axis_clock_converter_1/axis_clock_converter.dcp' for cell 'axis_clk_conv_i0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm.dcp' for cell 'phy_ddr4_i'
INFO: [Project 1-454] Reading design checkpoint '/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma.dcp' for cell 'xdma_i'
INFO: [Project 1-454] Reading design checkpoint '/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/instr_blk_mem/instr_blk_mem.dcp' for cell 'frontend/imem'
INFO: [Project 1-454] Reading design checkpoint '/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/pr_ref_mem/pr_ref_mem.dcp' for cell 'frontend/maint_ctrl/prefm'
INFO: [Project 1-454] Reading design checkpoint '/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/pr_read_mem/pr_read_mem.dcp' for cell 'frontend/maint_ctrl/prm'
INFO: [Project 1-454] Reading design checkpoint '/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/zq_calib_mem/zq_calib_mem.dcp' for cell 'frontend/maint_ctrl/pzm'
INFO: [Project 1-454] Reading design checkpoint '/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/scratchpad/scratchpad.dcp' for cell 'pipeline/es/data_mem'
INFO: [Project 1-454] Reading design checkpoint '/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/rdback_fifo/rdback_fifo.dcp' for cell 'rbe/rbf'
Netlist sorting complete. Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2770.426 ; gain = 0.000 ; free physical = 880 ; free virtual = 21600
INFO: [Netlist 29-17] Analyzing 2307 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Chipscope 16-324] Core: phy_ddr4_i UUID: a4798f5a-1dc8-569b-9c8c-b73395566903 
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'rdback_fifo' for instance 'rbe/rbf'. The XDC file /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/rdback_fifo/rdback_fifo.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'bd_ba6a_microblaze_I_0' for instance 'phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I'. The XDC file /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_0/bd_ba6a_microblaze_I_0.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'bd_ba6a_rst_0_0' for instance 'phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/rst_0'. The XDC file /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_1/bd_ba6a_rst_0_0_board.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'bd_ba6a_rst_0_0' for instance 'phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/rst_0'. The XDC file /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_1/bd_ba6a_rst_0_0.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'bd_ba6a_ilmb_0' for instance 'phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/ilmb'. The XDC file /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_2/bd_ba6a_ilmb_0.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'bd_ba6a_dlmb_0' for instance 'phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/dlmb'. The XDC file /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_3/bd_ba6a_dlmb_0.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'bd_ba6a_iomodule_0_0' for instance 'phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0'. The XDC file /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_10/bd_ba6a_iomodule_0_0_board.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'inst' within module 'phy_ddr4_udimm_microblaze_mcs' for instance 'phy_ddr4_i/inst/u_ddr_cal_riu/mcs0'. The XDC file /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/ip_0/phy_ddr4_udimm_microblaze_mcs_board.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'inst' within module 'phy_ddr4_udimm' for instance 'phy_ddr4_i'. The XDC file /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/par/phy_ddr4_udimm.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'inst' within module 'xdma_pcie4_ip_gt' for instance 'xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i'. The XDC file /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/ip_0/ip_0/synth/xdma_pcie4_ip_gt.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'inst' within module 'xdma_pcie4_ip' for instance 'xdma_i/inst/pcie4_ip_i'. The XDC file /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'inst' within module 'xdma' for instance 'xdma_i'. The XDC file /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma_board.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'inst' within module 'xdma' for instance 'xdma_i'. The XDC file /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/source/xdma_pcie4_uscaleplus_ip.xdc will not be read for this cell.
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/constraints/U200_C1_UDIMM.xdc]
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/constraints/U200_C1_UDIMM.xdc]
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'inst' within module 'phy_ddr4_udimm' for instance 'phy_ddr4_i'. The XDC file /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm_board.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'inst' within module 'xdma_pcie4_ip' for instance 'xdma_i/inst/pcie4_ip_i'. The XDC file /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/ip_0/xdma_pcie4_ip_board.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'inst' within module 'xdma_pcie4_ip' for instance 'xdma_i/inst/pcie4_ip_i'. The XDC file /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/ip_0/synth/xdma_pcie4_ip_late.xdc will not be read for this cell.
INFO: [Project 1-1715] 5 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
20 Infos, 4 Warnings, 16 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 3325.879 ; gain = 965.383 ; free physical = 745 ; free virtual = 21470
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-206] Exiting Vivado at Sun Mar 23 15:43:29 2025...

*** Running vivado
    with args -log softmc_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source softmc_top.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source softmc_top.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
Command: link_design -top softmc_top -part xcu200-fsgd2104-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcu200-fsgd2104-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/axis_clock_converter_1/axis_clock_converter.dcp' for cell 'axis_clk_conv_i0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm.dcp' for cell 'phy_ddr4_i'
INFO: [Project 1-454] Reading design checkpoint '/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma.dcp' for cell 'xdma_i'
INFO: [Project 1-454] Reading design checkpoint '/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/instr_blk_mem/instr_blk_mem.dcp' for cell 'frontend/imem'
INFO: [Project 1-454] Reading design checkpoint '/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/pr_ref_mem/pr_ref_mem.dcp' for cell 'frontend/maint_ctrl/prefm'
INFO: [Project 1-454] Reading design checkpoint '/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/pr_read_mem/pr_read_mem.dcp' for cell 'frontend/maint_ctrl/prm'
INFO: [Project 1-454] Reading design checkpoint '/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/zq_calib_mem/zq_calib_mem.dcp' for cell 'frontend/maint_ctrl/pzm'
INFO: [Project 1-454] Reading design checkpoint '/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/scratchpad/scratchpad.dcp' for cell 'pipeline/es/data_mem'
INFO: [Project 1-454] Reading design checkpoint '/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/rdback_fifo/rdback_fifo.dcp' for cell 'rbe/rbf'
Netlist sorting complete. Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2775.695 ; gain = 0.000 ; free physical = 375 ; free virtual = 21179
INFO: [Netlist 29-17] Analyzing 2307 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: phy_ddr4_i UUID: a4798f5a-1dc8-569b-9c8c-b73395566903 
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/rdback_fifo/rdback_fifo.xdc] for cell 'rbe/rbf/U0'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/rdback_fifo/rdback_fifo.xdc] for cell 'rbe/rbf/U0'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_0/bd_ba6a_microblaze_I_0.xdc] for cell 'phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_0/bd_ba6a_microblaze_I_0.xdc] for cell 'phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_1/bd_ba6a_rst_0_0_board.xdc] for cell 'phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_1/bd_ba6a_rst_0_0_board.xdc] for cell 'phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_1/bd_ba6a_rst_0_0.xdc] for cell 'phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_1/bd_ba6a_rst_0_0.xdc] for cell 'phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_2/bd_ba6a_ilmb_0.xdc] for cell 'phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_2/bd_ba6a_ilmb_0.xdc] for cell 'phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_3/bd_ba6a_dlmb_0.xdc] for cell 'phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_3/bd_ba6a_dlmb_0.xdc] for cell 'phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_10/bd_ba6a_iomodule_0_0_board.xdc] for cell 'phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/bd_0/ip/ip_10/bd_ba6a_iomodule_0_0_board.xdc] for cell 'phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/ip_0/phy_ddr4_udimm_microblaze_mcs_board.xdc] for cell 'phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/ip_0/phy_ddr4_udimm_microblaze_mcs_board.xdc] for cell 'phy_ddr4_i/inst/u_ddr_cal_riu/mcs0/inst'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/par/phy_ddr4_udimm.xdc] for cell 'phy_ddr4_i/inst'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/par/phy_ddr4_udimm.xdc] for cell 'phy_ddr4_i/inst'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/ip_0/ip_0/synth/xdma_pcie4_ip_gt.xdc] for cell 'xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/ip_0/ip_0/synth/xdma_pcie4_ip_gt.xdc] for cell 'xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc] for cell 'xdma_i/inst/pcie4_ip_i/inst'
INFO: [Power 33-23] Power model is not available for xiphy_riu_or [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:270]
INFO: [Power 33-23] Power model is not available for genVref.u_hpio_vref [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:270]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:270]
INFO: [Timing 38-2] Deriving generated clocks [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:270]
set_switching_activity: Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 4741.992 ; gain = 1428.535 ; free physical = 261 ; free virtual = 19897
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc] for cell 'xdma_i/inst/pcie4_ip_i/inst'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma_board.xdc] for cell 'xdma_i/inst'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/xdma_board.xdc] for cell 'xdma_i/inst'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/source/xdma_pcie4_uscaleplus_ip.xdc] for cell 'xdma_i/inst'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/source/xdma_pcie4_uscaleplus_ip.xdc] for cell 'xdma_i/inst'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/constraints/U200_C1_UDIMM.xdc]
WARNING: [Constraints 18-619] A clock with name 'c0_sys_clk_p' already exists, overwriting the previous clock with the same name. [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/constraints/U200_C1_UDIMM.xdc:2]
WARNING: [Timing 38-3] User defined clock exists on pin xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:127] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/constraints/U200_C1_UDIMM.xdc:5]
INFO: [Timing 38-2] Deriving generated clocks [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/constraints/U200_C1_UDIMM.xdc:5]
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/constraints/U200_C1_UDIMM.xdc]
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm_board.xdc] for cell 'phy_ddr4_i/inst'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/phy_ddr4_udimm_board.xdc] for cell 'phy_ddr4_i/inst'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/ip_0/xdma_pcie4_ip_board.xdc] for cell 'xdma_i/inst/pcie4_ip_i/inst'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/ip_0/xdma_pcie4_ip_board.xdc] for cell 'xdma_i/inst/pcie4_ip_i/inst'
Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/ip_0/synth/xdma_pcie4_ip_late.xdc] for cell 'xdma_i/inst/pcie4_ip_i/inst'
Finished Parsing XDC File [/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/ip_0/synth/xdma_pcie4_ip_late.xdc] for cell 'xdma_i/inst/pcie4_ip_i/inst'
INFO: [Project 1-1715] 5 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'softmc_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/sw/calibration_0/Debug/calibration_ddr.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4814.027 ; gain = 0.000 ; free physical = 378 ; free virtual = 19919
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 442 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 8 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 31 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF(x2)): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 33 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 9 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 240 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 10 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 16 instances

24 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:47 . Memory (MB): peak = 4814.027 ; gain = 2479.379 ; free physical = 378 ; free virtual = 19919
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu200'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu200'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 4814.027 ; gain = 0.000 ; free physical = 365 ; free virtual = 19908

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:127] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Ending Cache Timing Information Task | Checksum: 1d97ef37a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 4814.027 ; gain = 0.000 ; free physical = 385 ; free virtual = 19928

Starting Logic Optimization Task

Phase 1 Generate And Synthesize MIG Cores
INFO: [Mig 66-454] Using cached IP synthesis design for IP xilinx.com:ip:ddr4_phy:2.2, cache-ID = 01f3b5b42191e953.
set_switching_activity: Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 4882.168 ; gain = 68.141 ; free physical = 467 ; free virtual = 19683
read_xdc: Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 4882.168 ; gain = 68.141 ; free physical = 494 ; free virtual = 19710
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4882.168 ; gain = 0.000 ; free physical = 520 ; free virtual = 19710
Phase 1 Generate And Synthesize MIG Cores | Checksum: 27a485d0e

Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 4882.168 ; gain = 68.141 ; free physical = 520 ; free virtual = 19710

Phase 2 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 332b513d07e84af3.
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4882.168 ; gain = 0.000 ; free physical = 1536 ; free virtual = 19993
Phase 2 Generate And Synthesize Debug Cores | Checksum: 1d4a565d1

Time (s): cpu = 00:00:49 ; elapsed = 00:00:34 . Memory (MB): peak = 4882.168 ; gain = 68.141 ; free physical = 1536 ; free virtual = 19992

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 65 inverter(s) to 9397 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 25f1cb7f9

Time (s): cpu = 00:00:54 ; elapsed = 00:00:36 . Memory (MB): peak = 4915.996 ; gain = 101.969 ; free physical = 1542 ; free virtual = 20036
INFO: [Opt 31-389] Phase Retarget created 125 cells and removed 2398 cells
INFO: [Opt 31-1021] In phase Retarget, 80 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 50 inverter(s) to 50 load pin(s).
Phase 4 Constant propagation | Checksum: 29c356f2a

Time (s): cpu = 00:00:54 ; elapsed = 00:00:37 . Memory (MB): peak = 4915.996 ; gain = 101.969 ; free physical = 1542 ; free virtual = 20036
INFO: [Opt 31-389] Phase Constant propagation created 1257 cells and removed 1893 cells
INFO: [Opt 31-1021] In phase Constant propagation, 67 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 268deae98

Time (s): cpu = 00:00:56 ; elapsed = 00:00:39 . Memory (MB): peak = 4915.996 ; gain = 101.969 ; free physical = 1544 ; free virtual = 20038
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 4610 cells
INFO: [Opt 31-1021] In phase Sweep, 1996 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 1ddb08073

Time (s): cpu = 00:00:57 ; elapsed = 00:00:39 . Memory (MB): peak = 4915.996 ; gain = 101.969 ; free physical = 1542 ; free virtual = 20036
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 2 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1ddb08073

Time (s): cpu = 00:00:57 ; elapsed = 00:00:39 . Memory (MB): peak = 4915.996 ; gain = 101.969 ; free physical = 1542 ; free virtual = 20036
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 265eb4df6

Time (s): cpu = 00:00:57 ; elapsed = 00:00:40 . Memory (MB): peak = 4915.996 ; gain = 101.969 ; free physical = 1542 ; free virtual = 20036
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 163 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             125  |            2398  |                                             80  |
|  Constant propagation         |            1257  |            1893  |                                             67  |
|  Sweep                        |               0  |            4610  |                                           1996  |
|  BUFG optimization            |               1  |               2  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                            163  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4915.996 ; gain = 0.000 ; free physical = 1542 ; free virtual = 20036
Ending Logic Optimization Task | Checksum: 2a0a1c4c3

Time (s): cpu = 00:00:58 ; elapsed = 00:00:40 . Memory (MB): peak = 4915.996 ; gain = 101.969 ; free physical = 1542 ; free virtual = 20036

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-3] User defined clock exists on pin xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:127] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 194 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 7 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 55 Total Ports: 388
Ending PowerOpt Patch Enables Task | Checksum: 2c09f8d27

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.59 . Memory (MB): peak = 5533.910 ; gain = 0.000 ; free physical = 1411 ; free virtual = 19911
Ending Power Optimization Task | Checksum: 2c09f8d27

Time (s): cpu = 00:00:35 ; elapsed = 00:00:11 . Memory (MB): peak = 5533.910 ; gain = 617.914 ; free physical = 1493 ; free virtual = 19992

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2c09f8d27

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5533.910 ; gain = 0.000 ; free physical = 1493 ; free virtual = 19993

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 5533.910 ; gain = 0.000 ; free physical = 1494 ; free virtual = 19993
Ending Netlist Obfuscation Task | Checksum: 2885bc16c

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 5533.910 ; gain = 0.000 ; free physical = 1494 ; free virtual = 19993
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:42 ; elapsed = 00:00:56 . Memory (MB): peak = 5533.910 ; gain = 719.883 ; free physical = 1494 ; free virtual = 19993
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:127] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5533.910 ; gain = 0.000 ; free physical = 1421 ; free virtual = 19938
INFO: [Common 17-1381] The checkpoint '/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/impl_1/softmc_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 5533.910 ; gain = 0.000 ; free physical = 1263 ; free virtual = 19794
INFO: [runtcl-4] Executing : report_drc -file softmc_top_drc_opted.rpt -pb softmc_top_drc_opted.pb -rpx softmc_top_drc_opted.rpx
Command: report_drc -file softmc_top_drc_opted.rpt -pb softmc_top_drc_opted.pb -rpx softmc_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/impl_1/softmc_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu200'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu200'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-113] Running place_design in ultrathreads mode using maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5533.910 ; gain = 0.000 ; free physical = 1162 ; free virtual = 19698
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1dc0445ce

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 5533.910 ; gain = 0.000 ; free physical = 1162 ; free virtual = 19698
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5533.910 ; gain = 0.000 ; free physical = 1162 ; free virtual = 19698

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10946066f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 5533.910 ; gain = 0.000 ; free physical = 1152 ; free virtual = 19691

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 146593001

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 5607.543 ; gain = 73.633 ; free physical = 920 ; free virtual = 19462

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 146593001

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 5607.543 ; gain = 73.633 ; free physical = 922 ; free virtual = 19464
Phase 1 Placer Initialization | Checksum: 146593001

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 5607.543 ; gain = 73.633 ; free physical = 896 ; free virtual = 19438

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1721ceea8

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 5615.547 ; gain = 81.637 ; free physical = 795 ; free virtual = 19339

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1a737b195

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 5615.547 ; gain = 81.637 ; free physical = 783 ; free virtual = 19326

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1a737b195

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 5744.105 ; gain = 210.195 ; free physical = 690 ; free virtual = 19234

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1be81a98e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 5744.105 ; gain = 210.195 ; free physical = 680 ; free virtual = 19224

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1be81a98e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 5744.105 ; gain = 210.195 ; free physical = 680 ; free virtual = 19224
Phase 2.1.1 Partition Driven Placement | Checksum: 1be81a98e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 5744.105 ; gain = 210.195 ; free physical = 707 ; free virtual = 19251
Phase 2.1 Floorplanning | Checksum: 1be81a98e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 5744.105 ; gain = 210.195 ; free physical = 707 ; free virtual = 19251

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1be81a98e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 5744.105 ; gain = 210.195 ; free physical = 708 ; free virtual = 19252

Phase 2.3 Global Placement Core
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0     0     0     0     2     0   145   425     0     1     0  Total:   573
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0     0     0     0     2     0    36   533     2     0     0  Total:   573
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0     0     0     0     2     0    36   535     0     0     0  Total:   573
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0     0     0     0     2     0   237   329     0     5     0  Total:   573
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0     0     0     0     2     0   223   343     5     0     0  Total:   573
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0     0     0     0     2     0   223   343     5     0     0  Total:   573
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0     0     0     0     2     0   223   343     5     0     0  Total:   573
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0     0     0     0     2     0   223   343     5     0     0  Total:   573
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0     0     0     0     2     0   223   343     5     0     0  Total:   573
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0     0     0     0     2     0   202   364     5     0     0  Total:   573
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0     0     0     0     2     0   200   366     5     0     0  Total:   573
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0     0     0     0     2     0   200   366     5     0     0  Total:   573
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0     0     0     0     2     0   200   366     5     0     0  Total:   573
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0     0     0     0     2     0   200   366     5     0     0  Total:   573
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0     0     0     0     2     0   200   366     5     0     0  Total:   573
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0     0     0     0     2     0   200   366     5     0     0  Total:   573
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0     0     0     0     2     0   200   366     5     0     0  Total:   573
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0     0     0     0     2     0   200   366     5     0     0  Total:   573
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0     0     0     0     2     0   200   366     5     0     0  Total:   573
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0     0     0     0     2     0   200   366     5     0     0  Total:   573
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0     0     0     0     2     0   200   366     5     0     0  Total:   573

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 40 LUTNM shape to break, 1532 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 24, two critical 16, total 40, new lutff created 3
INFO: [Physopt 32-775] End 1 Pass. Optimized 663 nets or cells. Created 40 new cells, deleted 623 existing cells and moved 0 existing cell
INFO: [Physopt 32-1030] Pass 1. Identified 100 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 77 nets.  Re-placed 361 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 77 nets or cells. Created 29 new cells, deleted 31 existing cells and moved 361 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.27 . Memory (MB): peak = 7259.477 ; gain = 0.000 ; free physical = 2229 ; free virtual = 19442
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net frontend/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena_array[13] could not be optimized because driver frontend/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__12 could not be replicated
INFO: [Physopt 32-117] Net frontend/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra_13_sn_1 could not be optimized because driver frontend/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1 could not be replicated
INFO: [Physopt 32-117] Net frontend/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena_array[10] could not be optimized because driver frontend/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__9 could not be replicated
INFO: [Physopt 32-117] Net frontend/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena_array[14] could not be optimized because driver frontend/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__13 could not be replicated
INFO: [Physopt 32-117] Net frontend/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena_array[4] could not be optimized because driver frontend/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3 could not be replicated
INFO: [Physopt 32-117] Net frontend/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena_array[3] could not be optimized because driver frontend/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2 could not be replicated
INFO: [Physopt 32-117] Net frontend/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena_array[2] could not be optimized because driver frontend/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1 could not be replicated
INFO: [Physopt 32-117] Net frontend/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena_array[1] could not be optimized because driver frontend/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net frontend/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena_array[5] could not be optimized because driver frontend/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4 could not be replicated
INFO: [Physopt 32-117] Net frontend/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena_array[6] could not be optimized because driver frontend/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5 could not be replicated
INFO: [Physopt 32-117] Net frontend/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena_array[8] could not be optimized because driver frontend/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__7 could not be replicated
INFO: [Physopt 32-117] Net frontend/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena_array[11] could not be optimized because driver frontend/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__10 could not be replicated
INFO: [Physopt 32-117] Net frontend/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena_array[9] could not be optimized because driver frontend/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__8 could not be replicated
INFO: [Physopt 32-117] Net frontend/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena_array[12] could not be optimized because driver frontend/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__11 could not be replicated
INFO: [Physopt 32-117] Net frontend/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena_array[0] could not be optimized because driver frontend/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1 could not be replicated
INFO: [Physopt 32-117] Net frontend/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena_array[7] could not be optimized because driver frontend/imem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__6 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 7259.477 ; gain = 0.000 ; free physical = 2230 ; free virtual = 19443

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           40  |            623  |                   663  |           0  |           1  |  00:00:01  |
|  Equivalent Driver Rewiring                       |           29  |             31  |                    77  |           0  |           1  |  00:00:03  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           69  |            654  |                   740  |           0  |          10  |  00:00:04  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1fda50ef9

Time (s): cpu = 00:02:08 ; elapsed = 00:01:09 . Memory (MB): peak = 7259.477 ; gain = 1725.566 ; free physical = 2232 ; free virtual = 19445
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0     0     0     0     2     0   200   366     5     0     0  Total:   573
Phase 2.3 Global Placement Core | Checksum: 19944c476

Time (s): cpu = 00:02:15 ; elapsed = 00:01:12 . Memory (MB): peak = 7267.480 ; gain = 1733.570 ; free physical = 2101 ; free virtual = 19315
Phase 2 Global Placement | Checksum: 19944c476

Time (s): cpu = 00:02:15 ; elapsed = 00:01:12 . Memory (MB): peak = 7267.480 ; gain = 1733.570 ; free physical = 2257 ; free virtual = 19471

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c9d926b7

Time (s): cpu = 00:02:18 ; elapsed = 00:01:14 . Memory (MB): peak = 7267.480 ; gain = 1733.570 ; free physical = 2249 ; free virtual = 19463

Phase 3.2 Commit Most Macros & LUTRAMs
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0     0     0     0     0     2     6   560     5     0     0  Total:   573
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 22864c2c5

Time (s): cpu = 00:02:22 ; elapsed = 00:01:16 . Memory (MB): peak = 7267.480 ; gain = 1733.570 ; free physical = 2206 ; free virtual = 19420

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 256d03ce3

Time (s): cpu = 00:02:23 ; elapsed = 00:01:17 . Memory (MB): peak = 7267.480 ; gain = 1733.570 ; free physical = 2236 ; free virtual = 19452

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: 2341a1adb

Time (s): cpu = 00:02:24 ; elapsed = 00:01:18 . Memory (MB): peak = 7267.480 ; gain = 1733.570 ; free physical = 2236 ; free virtual = 19453

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 246fed934

Time (s): cpu = 00:02:26 ; elapsed = 00:01:19 . Memory (MB): peak = 7267.480 ; gain = 1733.570 ; free physical = 2232 ; free virtual = 19449

Phase 3.6 Small Shape DP

Phase 3.6.1 splitSLRCrossingNets
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     0     0     0     0     0     0     0   567     6     0     0  Total:   573
Phase 3.6.1 splitSLRCrossingNets | Checksum: 25445fab5

Time (s): cpu = 00:02:28 ; elapsed = 00:01:20 . Memory (MB): peak = 7267.480 ; gain = 1733.570 ; free physical = 2226 ; free virtual = 19442
Phase 3.6 Small Shape DP | Checksum: 1de1d1b3e

Time (s): cpu = 00:02:41 ; elapsed = 00:01:26 . Memory (MB): peak = 7267.480 ; gain = 1733.570 ; free physical = 2013 ; free virtual = 19231

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 151e43910

Time (s): cpu = 00:02:43 ; elapsed = 00:01:27 . Memory (MB): peak = 7267.480 ; gain = 1733.570 ; free physical = 2014 ; free virtual = 19233

Phase 3.8 Fast Optimization
Phase 3.8 Fast Optimization | Checksum: 1d6ba1f1a

Time (s): cpu = 00:02:53 ; elapsed = 00:01:30 . Memory (MB): peak = 7267.480 ; gain = 1733.570 ; free physical = 2013 ; free virtual = 19231
Phase 3 Detail Placement | Checksum: 1d6ba1f1a

Time (s): cpu = 00:02:54 ; elapsed = 00:01:30 . Memory (MB): peak = 7267.480 ; gain = 1733.570 ; free physical = 2010 ; free virtual = 19228

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:127] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 213a6ab35

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.108 | TNS=-0.132 |
Phase 1 Physical Synthesis Initialization | Checksum: 1e9d31f3d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 7267.480 ; gain = 0.000 ; free physical = 1993 ; free virtual = 19211
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 2a6e0c319

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.69 . Memory (MB): peak = 7267.480 ; gain = 0.000 ; free physical = 1991 ; free virtual = 19209
Phase 4.1.1.1 BUFG Insertion | Checksum: 213a6ab35

Time (s): cpu = 00:03:14 ; elapsed = 00:01:38 . Memory (MB): peak = 7267.480 ; gain = 1733.570 ; free physical = 1998 ; free virtual = 19216

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 213a6ab35

Time (s): cpu = 00:03:14 ; elapsed = 00:01:38 . Memory (MB): peak = 7267.480 ; gain = 1733.570 ; free physical = 1999 ; free virtual = 19217
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.286. For the most accurate timing information please run report_timing.

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=0.286. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 1150e6518

Time (s): cpu = 00:03:24 ; elapsed = 00:01:47 . Memory (MB): peak = 7267.480 ; gain = 1733.570 ; free physical = 1991 ; free virtual = 19209

Time (s): cpu = 00:03:24 ; elapsed = 00:01:47 . Memory (MB): peak = 7267.480 ; gain = 1733.570 ; free physical = 1994 ; free virtual = 19213
Phase 4.1 Post Commit Optimization | Checksum: 1150e6518

Time (s): cpu = 00:03:24 ; elapsed = 00:01:47 . Memory (MB): peak = 7267.480 ; gain = 1733.570 ; free physical = 1995 ; free virtual = 19213
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7267.480 ; gain = 0.000 ; free physical = 1650 ; free virtual = 19053

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c7654c55

Time (s): cpu = 00:03:30 ; elapsed = 00:01:53 . Memory (MB): peak = 7267.480 ; gain = 1733.570 ; free physical = 1692 ; free virtual = 19095

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                4x4|                8x8|                4x4|
|___________|___________________|___________________|___________________|
|      South|                4x4|                8x8|                4x4|
|___________|___________________|___________________|___________________|
|       East|                4x4|                1x1|                8x8|
|___________|___________________|___________________|___________________|
|       West|                4x4|                1x1|                8x8|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1c7654c55

Time (s): cpu = 00:03:30 ; elapsed = 00:01:54 . Memory (MB): peak = 7267.480 ; gain = 1733.570 ; free physical = 1693 ; free virtual = 19096
Phase 4.3 Placer Reporting | Checksum: 1c7654c55

Time (s): cpu = 00:03:31 ; elapsed = 00:01:54 . Memory (MB): peak = 7267.480 ; gain = 1733.570 ; free physical = 1687 ; free virtual = 19091

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7267.480 ; gain = 0.000 ; free physical = 1687 ; free virtual = 19091

Time (s): cpu = 00:03:31 ; elapsed = 00:01:54 . Memory (MB): peak = 7267.480 ; gain = 1733.570 ; free physical = 1687 ; free virtual = 19091
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 164ac6a7b

Time (s): cpu = 00:03:31 ; elapsed = 00:01:54 . Memory (MB): peak = 7267.480 ; gain = 1733.570 ; free physical = 1684 ; free virtual = 19088
Ending Placer Task | Checksum: 14df4f1d9

Time (s): cpu = 00:03:31 ; elapsed = 00:01:54 . Memory (MB): peak = 7267.480 ; gain = 1733.570 ; free physical = 1683 ; free virtual = 19087
INFO: [Common 17-83] Releasing license: Implementation
129 Infos, 40 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:36 ; elapsed = 00:01:57 . Memory (MB): peak = 7267.480 ; gain = 1733.570 ; free physical = 2156 ; free virtual = 19560
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 7267.480 ; gain = 0.000 ; free physical = 2097 ; free virtual = 19616
INFO: [Common 17-1381] The checkpoint '/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/impl_1/softmc_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 7267.480 ; gain = 0.000 ; free physical = 1898 ; free virtual = 19358
INFO: [runtcl-4] Executing : report_io -file softmc_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.24 . Memory (MB): peak = 7267.480 ; gain = 0.000 ; free physical = 1824 ; free virtual = 19285
INFO: [runtcl-4] Executing : report_utilization -file softmc_top_utilization_placed.rpt -pb softmc_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file softmc_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.24 . Memory (MB): peak = 7267.480 ; gain = 0.000 ; free physical = 1924 ; free virtual = 19388
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu200'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu200'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
138 Infos, 40 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 7267.480 ; gain = 0.000 ; free physical = 1946 ; free virtual = 19527
INFO: [Common 17-1381] The checkpoint '/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/impl_1/softmc_top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 7267.480 ; gain = 0.000 ; free physical = 2146 ; free virtual = 19657
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu200'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu200'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 56aa25b ConstDB: 0 ShapeSum: 96336841 RouteDB: b256e73d

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.70 . Memory (MB): peak = 7267.480 ; gain = 0.000 ; free physical = 2003 ; free virtual = 19519
Phase 1 Build RT Design | Checksum: 13bd2e61c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 7267.480 ; gain = 0.000 ; free physical = 2048 ; free virtual = 19564
Post Restoration Checksum: NetGraph: 7da21dfa NumContArr: 57d58539 Constraints: c7b6aa84 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 19d2e4db7

Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 7267.480 ; gain = 0.000 ; free physical = 1900 ; free virtual = 19417

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 19d2e4db7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:11 . Memory (MB): peak = 7267.480 ; gain = 0.000 ; free physical = 1900 ; free virtual = 19417

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1f246ea59

Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 7267.480 ; gain = 0.000 ; free physical = 1873 ; free virtual = 19391

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2388ad843

Time (s): cpu = 00:00:46 ; elapsed = 00:00:19 . Memory (MB): peak = 7267.480 ; gain = 0.000 ; free physical = 1678 ; free virtual = 19343
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.458  | TNS=0.000  | WHS=-0.417 | THS=-290.056|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 23498c121

Time (s): cpu = 00:01:17 ; elapsed = 00:00:26 . Memory (MB): peak = 7267.480 ; gain = 0.000 ; free physical = 1643 ; free virtual = 19308
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.458  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 291694c2c

Time (s): cpu = 00:01:17 ; elapsed = 00:00:26 . Memory (MB): peak = 7267.480 ; gain = 0.000 ; free physical = 1638 ; free virtual = 19307
Phase 2 Router Initialization | Checksum: 220a93f3a

Time (s): cpu = 00:01:18 ; elapsed = 00:00:27 . Memory (MB): peak = 7267.480 ; gain = 0.000 ; free physical = 1638 ; free virtual = 19307

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00050734 %
  Global Horizontal Routing Utilization  = 0.0001891 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 88569
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 74640
  Number of Partially Routed Nets     = 13929
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 220a93f3a

Time (s): cpu = 00:01:21 ; elapsed = 00:00:28 . Memory (MB): peak = 7267.480 ; gain = 0.000 ; free physical = 1980 ; free virtual = 19512
Phase 3 Initial Routing | Checksum: 1a992b857

Time (s): cpu = 00:01:39 ; elapsed = 00:00:35 . Memory (MB): peak = 7267.480 ; gain = 0.000 ; free physical = 1747 ; free virtual = 19293

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 16063
 Number of Nodes with overlaps = 1598
 Number of Nodes with overlaps = 313
 Number of Nodes with overlaps = 69
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.100  | TNS=0.000  | WHS=-0.049 | THS=-0.430 |

Phase 4.1 Global Iteration 0 | Checksum: 206314e4f

Time (s): cpu = 00:03:24 ; elapsed = 00:01:23 . Memory (MB): peak = 7267.480 ; gain = 0.000 ; free physical = 1582 ; free virtual = 19128

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.100  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: e6fb4416

Time (s): cpu = 00:03:36 ; elapsed = 00:01:31 . Memory (MB): peak = 7267.480 ; gain = 0.000 ; free physical = 1565 ; free virtual = 19113

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 182
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.100  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 14faacce2

Time (s): cpu = 00:03:52 ; elapsed = 00:01:43 . Memory (MB): peak = 7267.480 ; gain = 0.000 ; free physical = 1561 ; free virtual = 19110
Phase 4 Rip-up And Reroute | Checksum: 14faacce2

Time (s): cpu = 00:03:52 ; elapsed = 00:01:43 . Memory (MB): peak = 7267.480 ; gain = 0.000 ; free physical = 1561 ; free virtual = 19109

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 13d6c3bd8

Time (s): cpu = 00:04:02 ; elapsed = 00:01:47 . Memory (MB): peak = 7267.480 ; gain = 0.000 ; free physical = 1511 ; free virtual = 19059
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.100  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 156131cea

Time (s): cpu = 00:04:02 ; elapsed = 00:01:47 . Memory (MB): peak = 7267.480 ; gain = 0.000 ; free physical = 1488 ; free virtual = 19036

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 156131cea

Time (s): cpu = 00:04:03 ; elapsed = 00:01:47 . Memory (MB): peak = 7267.480 ; gain = 0.000 ; free physical = 1474 ; free virtual = 19022
Phase 5 Delay and Skew Optimization | Checksum: 156131cea

Time (s): cpu = 00:04:03 ; elapsed = 00:01:47 . Memory (MB): peak = 7267.480 ; gain = 0.000 ; free physical = 1474 ; free virtual = 19022

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1cf93e9ce

Time (s): cpu = 00:04:11 ; elapsed = 00:01:50 . Memory (MB): peak = 7267.480 ; gain = 0.000 ; free physical = 1466 ; free virtual = 19014
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.100  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 154f7a9e5

Time (s): cpu = 00:04:11 ; elapsed = 00:01:50 . Memory (MB): peak = 7267.480 ; gain = 0.000 ; free physical = 1464 ; free virtual = 19013
Phase 6 Post Hold Fix | Checksum: 154f7a9e5

Time (s): cpu = 00:04:11 ; elapsed = 00:01:50 . Memory (MB): peak = 7267.480 ; gain = 0.000 ; free physical = 1463 ; free virtual = 19011

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.04886 %
  Global Horizontal Routing Utilization  = 1.34169 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1847984b2

Time (s): cpu = 00:04:13 ; elapsed = 00:01:51 . Memory (MB): peak = 7267.480 ; gain = 0.000 ; free physical = 1449 ; free virtual = 18997

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1847984b2

Time (s): cpu = 00:04:13 ; elapsed = 00:01:51 . Memory (MB): peak = 7267.480 ; gain = 0.000 ; free physical = 1447 ; free virtual = 18996

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y32/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y33/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y34/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y35/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[32].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK00 to physical pin GTYE4_COMMON_X1Y8/COM0_REFCLKOUT3
INFO: [Route 35-467] Router swapped GT pin xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[32].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK01 to physical pin GTYE4_COMMON_X1Y8/COM2_REFCLKOUT3
Phase 9 Depositing Routes | Checksum: 1847984b2

Time (s): cpu = 00:04:16 ; elapsed = 00:01:53 . Memory (MB): peak = 7267.480 ; gain = 0.000 ; free physical = 1304 ; free virtual = 18853

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.100  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1847984b2

Time (s): cpu = 00:04:17 ; elapsed = 00:01:53 . Memory (MB): peak = 7267.480 ; gain = 0.000 ; free physical = 1316 ; free virtual = 18866
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:17 ; elapsed = 00:01:53 . Memory (MB): peak = 7267.480 ; gain = 0.000 ; free physical = 1590 ; free virtual = 19139

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
162 Infos, 40 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:27 ; elapsed = 00:01:56 . Memory (MB): peak = 7267.480 ; gain = 0.000 ; free physical = 1590 ; free virtual = 19139
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 7267.480 ; gain = 0.000 ; free physical = 1380 ; free virtual = 19088
INFO: [Common 17-1381] The checkpoint '/home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/impl_1/softmc_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 7267.480 ; gain = 0.000 ; free physical = 1517 ; free virtual = 19259
INFO: [runtcl-4] Executing : report_drc -file softmc_top_drc_routed.rpt -pb softmc_top_drc_routed.pb -rpx softmc_top_drc_routed.rpx
Command: report_drc -file softmc_top_drc_routed.rpt -pb softmc_top_drc_routed.pb -rpx softmc_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/impl_1/softmc_top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:29 ; elapsed = 00:00:06 . Memory (MB): peak = 7323.508 ; gain = 56.027 ; free physical = 1477 ; free virtual = 19228
INFO: [runtcl-4] Executing : report_methodology -file softmc_top_methodology_drc_routed.rpt -pb softmc_top_methodology_drc_routed.pb -rpx softmc_top_methodology_drc_routed.rpx
Command: report_methodology -file softmc_top_methodology_drc_routed.rpt -pb softmc_top_methodology_drc_routed.pb -rpx softmc_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:127] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.runs/impl_1/softmc_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:29 ; elapsed = 00:00:07 . Memory (MB): peak = 7323.508 ; gain = 0.000 ; free physical = 1339 ; free virtual = 19080
INFO: [runtcl-4] Executing : report_power -file softmc_top_power_routed.rpt -pb softmc_top_power_summary_routed.pb -rpx softmc_top_power_routed.rpx
Command: report_power -file softmc_top_power_routed.rpt -pb softmc_top_power_summary_routed.pb -rpx softmc_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/xdma/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:127] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
174 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:30 ; elapsed = 00:00:12 . Memory (MB): peak = 7323.508 ; gain = 0.000 ; free physical = 1227 ; free virtual = 18985
INFO: [runtcl-4] Executing : report_route_status -file softmc_top_route_status.rpt -pb softmc_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file softmc_top_timing_summary_routed.rpt -pb softmc_top_timing_summary_routed.pb -rpx softmc_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file softmc_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file softmc_top_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7323.508 ; gain = 0.000 ; free physical = 1339 ; free virtual = 19114
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file softmc_top_bus_skew_routed.rpt -pb softmc_top_bus_skew_routed.pb -rpx softmc_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-167] Found XPM memory block axis_clk_conv_i1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the axis_clk_conv_i1/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block axis_clk_conv_i0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the axis_clk_conv_i0/inst/gen_async_conv.axisc_async_clock_converter_0/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
Command: write_bitstream -force softmc_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcu200'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu200'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 126 net(s) have no routable loads. The problem bus(es) and/or net(s) are frontend/FSM_onehot_state_r[3]_rep__3_i_1_n_0, frontend/FSM_onehot_state_r_reg[3]_0[1], xdma_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/FifoCntrRd[2]_i_1__2_n_0, phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[12], phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[13], phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[14], phy_ddr4_i/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[15], phy_ddr4_i/inst/u_phy2clb_phy_rdy_low/SYNC[0].sync_reg[1], phy_ddr4_i/inst/u_phy2clb_fixdly_rdy_low/SYNC[0].sync_reg[1], phy_ddr4_i/inst/u_phy2clb_phy_rdy_upp/SYNC[0].sync_reg[1], phy_ddr4_i/inst/u_phy2clb_fixdly_rdy_upp/SYNC[0].sync_reg[1], phy_ddr4_i/inst/u_phy2clb_phy_rdy_upp/SYNC[1].sync_reg[1], phy_ddr4_i/inst/u_phy2clb_phy_rdy_low/SYNC[1].sync_reg[1], phy_ddr4_i/inst/u_phy2clb_fixdly_rdy_upp/SYNC[1].sync_reg[1], phy_ddr4_i/inst/u_phy2clb_fixdly_rdy_low/SYNC[1].sync_reg[1]... and (the first 15 of 124 listed).
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (xdma_i/inst/pcie4_ip_i/inst/xdma_pcie4_ip_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings, 22 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Generating merged BMM file for the design top 'softmc_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/user/workspace/SiMRA-DRAM/DRAM-Bender/projects/U200/U200.srcs/sources_1/ip/phy_ddr4_udimm/sw/calibration_0/Debug/calibration_ddr.elf 
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./softmc_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:57 ; elapsed = 00:00:41 . Memory (MB): peak = 7323.508 ; gain = 0.000 ; free physical = 1332 ; free virtual = 19073
INFO: [Common 17-206] Exiting Vivado at Sun Mar 23 15:55:36 2025...
[Sun Mar 23 15:55:37 2025] impl_1 finished
wait_on_run: Time (s): cpu = 00:15:00 ; elapsed = 00:07:38 . Memory (MB): peak = 3984.953 ; gain = 0.000 ; free physical = 5441 ; free virtual = 23180
open_hw
WARNING: 'open_hw' is deprecated, please use 'open_hw_manager' instead.
open_hw_manager
connect_hw_server 
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 09:50:49
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-23:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



localhost:3121
open_hw_target 
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/2129144A70D7A
current_hw_device [lindex [get_hw_devices] 0]
xcu200_0
refresh_hw_device [current_hw_device]
INFO: [Labtools 27-2302] Device xcu200 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
set_property PROGRAM.FILE {U200.runs/impl_1/softmc_top.bit} [current_hw_device]
program_hw_devices [current_hw_device]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:45 ; elapsed = 00:00:45 . Memory (MB): peak = 5042.684 ; gain = 1.000 ; free physical = 3205 ; free virtual = 21152
program_hw_devices [current_hw_device] -verify
ERROR: [Common 17-170] Unknown option '-verify', please type 'program_hw_devices -help' for usage info.
