#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2700185 on Thu Oct 24 18:45:48 MDT 2019
# IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
# Start of session at: Sat Jul 18 18:53:09 2020
# Process ID: 38832
# Current directory: /home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build
# Command line: vivado -mode batch -source top.tcl
# Log file: /home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/vivado.log
# Journal file: /home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/vivado.jou
#-----------------------------------------------------------
source top.tcl
# create_project -force -name top -part xc7a200t-fbg676-3
# set_msg_config -id {Common 17-55} -new_severity {Warning}
# read_verilog {/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v}
# read_xdc top.xdc
# synth_design -directive default -top top -part xc7a200t-fbg676-3
Command: synth_design -directive default -top top -part xc7a200t-fbg676-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-3
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 39095 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2097.484 ; gain = 201.680 ; free physical = 1243 ; free virtual = 5044
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:6]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:8]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:10]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:148]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:150]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:347]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:352]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:476]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:476]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:477]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:477]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:478]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:478]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:479]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:479]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:480]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:480]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:481]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:481]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:482]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:482]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:483]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:483]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:484]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:484]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:485]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:485]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:486]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:486]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:487]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:487]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:488]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:488]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:489]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:489]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:490]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:490]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:491]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:491]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:492]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:492]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:493]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:493]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:494]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:494]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:495]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:495]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:496]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:496]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:497]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:497]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:498]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:498]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:499]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:499]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:500]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:500]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:501]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:501]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:502]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:502]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:503]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:503]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:504]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:504]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:505]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:505]
INFO: [Synth 8-3876] $readmem data file 'mem_6b5b.init' is read successfully [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4596]
INFO: [Synth 8-3876] $readmem data file 'mem_6b5b_1.init' is read successfully [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4608]
INFO: [Synth 8-3876] $readmem data file 'mem_6b5b_2.init' is read successfully [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4620]
INFO: [Synth 8-3876] $readmem data file 'mem_6b5b_3.init' is read successfully [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4632]
INFO: [Synth 8-155] case statement is not full and has no default [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:1298]
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [/home/diegoaranda/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:33416]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (1#1) [/home/diegoaranda/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:33416]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE2' [/home/diegoaranda/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:33090]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE2' (2#1) [/home/diegoaranda/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:33090]
WARNING: [Synth 8-7023] instance 'IBUFDS_GTE2' of module 'IBUFDS_GTE2' has 5 connections declared, but only 4 given [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4291]
INFO: [Synth 8-6157] synthesizing module 'IBUFG' [/home/diegoaranda/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:33402]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFG' (3#1) [/home/diegoaranda/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:33402]
INFO: [Synth 8-6157] synthesizing module 'GTPE2_COMMON' [/home/diegoaranda/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:20663]
	Parameter BIAS_CFG bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter COMMON_CFG bound to: 0 - type: integer 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK0_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK1_INVERTED bound to: 1'b0 
	Parameter IS_PLL0LOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter IS_PLL1LOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter PLL0_CFG bound to: 27'b000000111110000001111011100 
	Parameter PLL0_DMON_CFG bound to: 1'b0 
	Parameter PLL0_FBDIV bound to: 5 - type: integer 
	Parameter PLL0_FBDIV_45 bound to: 4 - type: integer 
	Parameter PLL0_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter PLL0_LOCK_CFG bound to: 9'b111101000 
	Parameter PLL0_REFCLK_DIV bound to: 2 - type: integer 
	Parameter PLL1_CFG bound to: 27'b000000111110000001111011100 
	Parameter PLL1_DMON_CFG bound to: 1'b0 
	Parameter PLL1_FBDIV bound to: 4 - type: integer 
	Parameter PLL1_FBDIV_45 bound to: 5 - type: integer 
	Parameter PLL1_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter PLL1_LOCK_CFG bound to: 9'b111101000 
	Parameter PLL1_REFCLK_DIV bound to: 1 - type: integer 
	Parameter PLL_CLKOUT_CFG bound to: 8'b00000000 
	Parameter RSVD_ATTR0 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR1 bound to: 16'b0000000000000000 
	Parameter SIM_PLL0REFCLK_SEL bound to: 3'b001 
	Parameter SIM_PLL1REFCLK_SEL bound to: 3'b001 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_VERSION bound to: 1.0 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'GTPE2_COMMON' (4#1) [/home/diegoaranda/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:20663]
WARNING: [Synth 8-7023] instance 'GTPE2_COMMON' of module 'GTPE2_COMMON' has 48 connections declared, but only 14 given [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4307]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_BASE' [/home/diegoaranda/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61495]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 5 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 4.166667 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_BASE' (5#1) [/home/diegoaranda/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61495]
WARNING: [Synth 8-7023] instance 'PLLE2_BASE' of module 'PLLE2_BASE' has 12 connections declared, but only 6 given [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4334]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/diegoaranda/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (6#1) [/home/diegoaranda/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
WARNING: [Synth 8-7023] instance 'PLLE2_BASE_1' of module 'PLLE2_BASE' has 12 connections declared, but only 7 given [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4368]
INFO: [Synth 8-6157] synthesizing module 'GTPE2_CHANNEL' [/home/diegoaranda/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:19961]
	Parameter ACJTAG_DEBUG_MODE bound to: 1'b0 
	Parameter ACJTAG_MODE bound to: 1'b0 
	Parameter ACJTAG_RESET bound to: 1'b0 
	Parameter ADAPT_CFG0 bound to: 20'b00000000000000000000 
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter ALIGN_COMMA_WORD bound to: 2 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CFOK_CFG bound to: 43'b1001001000000000000000001000000111010000000 
	Parameter CFOK_CFG2 bound to: 7'b0100000 
	Parameter CFOK_CFG3 bound to: 7'b0100000 
	Parameter CFOK_CFG4 bound to: 1'b0 
	Parameter CFOK_CFG5 bound to: 2'b00 
	Parameter CFOK_CFG6 bound to: 4'b0000 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 7 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0101111100 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0100000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0100000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0100000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0100000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CLK_COMMON_SWING bound to: 1'b0 
	Parameter CLK_CORRECT_USE bound to: FALSE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 20 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 18 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0100011100 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: TRUE - type: string 
	Parameter DMONITOR_CFG bound to: 24'b000000000000101000000000 
	Parameter ES_CLK_PHASE_SEL bound to: 1'b0 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: FALSE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000010000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_QUAL_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_SDATA_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_VERT_OFFSET bound to: 9'b000000000 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 3'b000 
	Parameter IS_CLKRSVD0_INVERTED bound to: 1'b0 
	Parameter IS_CLKRSVD1_INVERTED bound to: 1'b0 
	Parameter IS_DMONITORCLK_INVERTED bound to: 1'b0 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK_INVERTED bound to: 1'b0 
	Parameter IS_SIGVALIDCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXPHDLYTSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK_INVERTED bound to: 1'b0 
	Parameter LOOPBACK_CFG bound to: 1'b0 
	Parameter OUTREFCLK_SEL_INV bound to: 2'b11 
	Parameter PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00111100 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PMA_LOOPBACK_CFG bound to: 1'b0 
	Parameter PMA_RSV bound to: 819 - type: integer 
	Parameter PMA_RSV2 bound to: 8256 - type: integer 
	Parameter PMA_RSV3 bound to: 2'b00 
	Parameter PMA_RSV4 bound to: 4'b0000 
	Parameter PMA_RSV5 bound to: 1'b0 
	Parameter PMA_RSV6 bound to: 1'b0 
	Parameter PMA_RSV7 bound to: 1'b0 
	Parameter RXBUFRESET_TIME bound to: 5'b00001 
	Parameter RXBUF_ADDR_MODE bound to: FAST - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 61 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 4 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG bound to: 83'b00000000000000000010000011111111110010000000110000000000001000001000001000000010000 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG bound to: 6'b001001 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_LCFG bound to: 9'b000110000 
	Parameter RXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPMRESET_TIME bound to: 7'b0001111 
	Parameter RXLPM_BIAS_STARTUP_DISABLE bound to: 1'b0 
	Parameter RXLPM_CFG bound to: 4'b0110 
	Parameter RXLPM_CFG1 bound to: 1'b0 
	Parameter RXLPM_CM_CFG bound to: 1'b0 
	Parameter RXLPM_GC_CFG bound to: 9'b111100010 
	Parameter RXLPM_GC_CFG2 bound to: 3'b001 
	Parameter RXLPM_HF_CFG bound to: 14'b00001111110000 
	Parameter RXLPM_HF_CFG2 bound to: 5'b01010 
	Parameter RXLPM_HF_CFG3 bound to: 4'b0000 
	Parameter RXLPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXLPM_INCM_CFG bound to: 1'b0 
	Parameter RXLPM_IPCM_CFG bound to: 1'b1 
	Parameter RXLPM_LF_CFG bound to: 18'b000000001111110000 
	Parameter RXLPM_LF_CFG2 bound to: 5'b01010 
	Parameter RXLPM_OSINT_CFG bound to: 3'b100 
	Parameter RXOOB_CFG bound to: 7'b0000110 
	Parameter RXOOB_CLK_CFG bound to: PMA - type: string 
	Parameter RXOSCALRESET_TIME bound to: 5'b00011 
	Parameter RXOSCALRESET_TIMEOUT bound to: 5'b00000 
	Parameter RXOUT_DIV bound to: 1 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00001 
	Parameter RXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter RXPH_CFG bound to: 24'b110000000000000000000010 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPI_CFG0 bound to: 3'b000 
	Parameter RXPI_CFG1 bound to: 1'b1 
	Parameter RXPI_CFG2 bound to: 1'b1 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: OFF - type: string 
	Parameter RXSYNC_MULTILANE bound to: 1'b0 
	Parameter RXSYNC_OVRD bound to: 1'b0 
	Parameter RXSYNC_SKIP_DA bound to: 1'b0 
	Parameter RX_BIAS_CFG bound to: 16'b0000111100110011 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CLK25_DIV bound to: 5 - type: integer 
	Parameter RX_CLKMUX_EN bound to: 1'b1 
	Parameter RX_CM_SEL bound to: 2'b01 
	Parameter RX_CM_TRIM bound to: 4'b1010 
	Parameter RX_DATA_WIDTH bound to: 40 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEBUG_CFG bound to: 14'b00000000000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_OS_CFG bound to: 13'b0000010000000 
	Parameter RX_SIG_VALID_DLY bound to: 10 - type: integer 
	Parameter RX_XCLK_SEL bound to: RXUSR - type: string 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b1111 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter SATA_PLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SHOW_REALIGN_COMMA bound to: FALSE - type: string 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: X - type: string 
	Parameter SIM_VERSION bound to: 2.0 - type: string 
	Parameter TERM_RCAL_CFG bound to: 15'b100001000010000 
	Parameter TERM_RCAL_OVRD bound to: 3'b000 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV bound to: 0 - type: integer 
	Parameter TXBUF_EN bound to: FALSE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: FALSE - type: string 
	Parameter TXDLY_CFG bound to: 16'b0000000000010000 
	Parameter TXDLY_LCFG bound to: 9'b000100000 
	Parameter TXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXOOB_CFG bound to: 1'b0 
	Parameter TXOUT_DIV bound to: 1 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00001 
	Parameter TXPHDLY_CFG bound to: 24'b000010000100000000000000 
	Parameter TXPH_CFG bound to: 16'b0000010000000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPI_CFG0 bound to: 2'b00 
	Parameter TXPI_CFG1 bound to: 2'b00 
	Parameter TXPI_CFG2 bound to: 2'b00 
	Parameter TXPI_CFG3 bound to: 1'b0 
	Parameter TXPI_CFG4 bound to: 1'b0 
	Parameter TXPI_CFG5 bound to: 3'b000 
	Parameter TXPI_GREY_SEL bound to: 1'b0 
	Parameter TXPI_INVSTROBE_SEL bound to: 1'b0 
	Parameter TXPI_PPMCLK_SEL bound to: TXUSRCLK2 - type: string 
	Parameter TXPI_PPM_CFG bound to: 8'b00000000 
	Parameter TXPI_SYNFREQ_PPM bound to: 3'b000 
	Parameter TXPMARESET_TIME bound to: 5'b00001 
	Parameter TXSYNC_MULTILANE bound to: 1'b0 
	Parameter TXSYNC_OVRD bound to: 1'b1 
	Parameter TXSYNC_SKIP_DA bound to: 1'b0 
	Parameter TX_CLK25_DIV bound to: 5 - type: integer 
	Parameter TX_CLKMUX_EN bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 40 - type: integer 
	Parameter TX_DEEMPH0 bound to: 6'b000000 
	Parameter TX_DEEMPH1 bound to: 6'b000000 
	Parameter TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b110 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b100 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001001 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1000101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000100 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_PREDRIVER_MODE bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 14'b01100000110010 
	Parameter TX_RXDETECT_REF bound to: 3'b100 
	Parameter TX_XCLK_SEL bound to: TXUSR - type: string 
	Parameter UCODEER_CLR bound to: 1'b0 
	Parameter USE_PCS_CLK_PHASE_SEL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'GTPE2_CHANNEL' (7#1) [/home/diegoaranda/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:19961]
WARNING: [Synth 8-7023] instance 'GTPE2_CHANNEL' of module 'GTPE2_CHANNEL' has 227 connections declared, but only 108 given [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4466]
WARNING: [Synth 8-6014] Unused sequential element rx_rx_k0_reg was removed.  [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3744]
WARNING: [Synth 8-6014] Unused sequential element rx_state_reg was removed.  [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3745]
WARNING: [Synth 8-6014] Unused sequential element rx_corrector_first_half_reg was removed.  [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3747]
WARNING: [Synth 8-6014] Unused sequential element rx_corrector_correction_done_reg was removed.  [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3750]
WARNING: [Synth 8-6014] Unused sequential element rx_fsm_state_reg was removed.  [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3752]
WARNING: [Synth 8-6014] Unused sequential element rx_tx_ready_reg was removed.  [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3754]
WARNING: [Synth 8-6014] Unused sequential element rx_tx_data_reg was removed.  [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3757]
WARNING: [Synth 8-6014] Unused sequential element rx_tx_32bdone_reg was removed.  [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:1231]
WARNING: [Synth 8-6014] Unused sequential element rx_byte_cnt_reg was removed.  [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3763]
WARNING: [Synth 8-6014] Unused sequential element rx_tx_counter_reg was removed.  [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:1333]
WARNING: [Synth 8-6014] Unused sequential element rx_tx_state_reg was removed.  [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3770]
WARNING: [Synth 8-6014] Unused sequential element rx_tx_latch_reg was removed.  [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3772]
WARNING: [Synth 8-6014] Unused sequential element rx_tx_serial2_reg was removed.  [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:1265]
WARNING: [Synth 8-6014] Unused sequential element rx_tx_bitn_reg was removed.  [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3781]
WARNING: [Synth 8-6014] Unused sequential element rx_tx_done_reg was removed.  [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3784]
WARNING: [Synth 8-6014] Unused sequential element rx_decoder1_k_reg was removed.  [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3786]
WARNING: [Synth 8-6014] Unused sequential element rx_decoder1_code3b_reg was removed.  [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:1410]
WARNING: [Synth 8-6014] Unused sequential element rx_decoder1_ones_reg was removed.  [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:1411]
WARNING: [Synth 8-6014] Unused sequential element rx_decoder2_k_reg was removed.  [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3804]
WARNING: [Synth 8-6014] Unused sequential element rx_decoder2_code3b_reg was removed.  [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:1427]
WARNING: [Synth 8-6014] Unused sequential element rx_decoder2_ones_reg was removed.  [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:1428]
WARNING: [Synth 8-6014] Unused sequential element rx_decoder3_k_reg was removed.  [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3744]
WARNING: [Synth 8-6014] Unused sequential element rx_decoder3_code3b_reg was removed.  [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:1444]
WARNING: [Synth 8-6014] Unused sequential element rx_decoder3_ones_reg was removed.  [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:1445]
WARNING: [Synth 8-6014] Unused sequential element rx_decoder4_k_reg was removed.  [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3840]
WARNING: [Synth 8-6014] Unused sequential element rx_decoder4_code3b_reg was removed.  [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:1461]
WARNING: [Synth 8-6014] Unused sequential element rx_decoder4_ones_reg was removed.  [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:1462]
WARNING: [Synth 8-6014] Unused sequential element gtp_gtprxinit_rxphalign0_reg was removed.  [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3946]
WARNING: [Synth 8-6014] Unused sequential element gtp_gtprxinit_rxdlyen0_reg was removed.  [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3947]
WARNING: [Synth 8-6014] Unused sequential element tx_disparity0_reg was removed.  [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3987]
WARNING: [Synth 8-6014] Unused sequential element tx_disparity1_reg was removed.  [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3989]
WARNING: [Synth 8-6014] Unused sequential element tx_disparity2_reg was removed.  [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3991]
WARNING: [Synth 8-6014] Unused sequential element tx_disparity3_reg was removed.  [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3993]
WARNING: [Synth 8-6014] Unused sequential element tx_stream_controller_aux_ign_reg was removed.  [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4140]
WARNING: [Synth 8-6014] Unused sequential element memadr_reg was removed.  [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4590]
WARNING: [Synth 8-6014] Unused sequential element memadr_1_reg was removed.  [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4602]
WARNING: [Synth 8-6014] Unused sequential element memadr_2_reg was removed.  [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4614]
WARNING: [Synth 8-6014] Unused sequential element memadr_3_reg was removed.  [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4626]
WARNING: [Synth 8-6014] Unused sequential element memadr_4_reg was removed.  [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4641]
INFO: [Synth 8-6155] done synthesizing module 'top' (8#1) [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4]
WARNING: [Synth 8-3331] design top has unconnected port trans_en
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 2161.207 ; gain = 265.402 ; free physical = 1277 ; free virtual = 5079
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 2170.109 ; gain = 274.305 ; free physical = 1248 ; free virtual = 5050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 2170.109 ; gain = 274.305 ; free physical = 1248 ; free virtual = 5050
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2174.078 ; gain = 0.000 ; free physical = 1234 ; free virtual = 5036
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'IBUFG' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.xdc]
Finished Parsing XDC File [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.844 ; gain = 0.000 ; free physical = 915 ; free virtual = 4724
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IBUFG => IBUF: 1 instance 
  IBUFGDS => IBUFDS: 1 instance 
  PLLE2_BASE => PLLE2_ADV: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2303.844 ; gain = 0.000 ; free physical = 915 ; free virtual = 4724
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 2303.844 ; gain = 408.039 ; free physical = 1019 ; free virtual = 4829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 2303.844 ; gain = 408.039 ; free physical = 1019 ; free virtual = 4829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 2303.844 ; gain = 408.039 ; free physical = 1019 ; free virtual = 4829
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'tx_stream_controller_strobe_crc_reg' into 'tx_stream_controller_intermediate_reg' [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4137]
INFO: [Synth 8-4471] merging register 'tx_stream_controller_reset_crc_reg' into 'tx_stream_controller_eop_reg' [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:800]
INFO: [Synth 8-4471] merging register 'write_fifo_reg' into 'prbs_en_reg' [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:512]
INFO: [Synth 8-5544] ROM "gtp_gtprxinit_drpmask" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtp_gtprxinit_drpen" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtp_gtprxinit_drpwe" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtp_gtprxinit_done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtp_gtprxinit_rxphdlypd_gtp_next_value_ce0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtp_gtprxinit_rxdlysreset1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtp_gtprxinit_rxuserrdy1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clockdomainsrenamer_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtp_gtprxinit_cdr_stable_timer_wait" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rhs_array_muxed3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rhs_array_muxed9" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rhs_array_muxed15" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rhs_array_muxed21" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
ROM "rhs_array_muxed0" will be implemented in logic because its size less than 1024
ROM "rhs_array_muxed1" will be implemented in logic because its size less than 1024
ROM "rhs_array_muxed2" will be implemented in logic because its size less than 1024
ROM "rhs_array_muxed6" will be implemented in logic because its size less than 1024
ROM "rhs_array_muxed7" will be implemented in logic because its size less than 1024
ROM "rhs_array_muxed8" will be implemented in logic because its size less than 1024
ROM "rhs_array_muxed12" will be implemented in logic because its size less than 1024
ROM "rhs_array_muxed13" will be implemented in logic because its size less than 1024
ROM "rhs_array_muxed14" will be implemented in logic because its size less than 1024
ROM "rhs_array_muxed18" will be implemented in logic because its size less than 1024
ROM "rhs_array_muxed19" will be implemented in logic because its size less than 1024
ROM "rhs_array_muxed20" will be implemented in logic because its size less than 1024
INFO: [Synth 8-802] inferred FSM for state register 'gtptxinit_state_reg' in module 'top'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_state_reg' in module 'top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE5 |                              000 |                              000
*
                  iSTATE |                              001 |                              001
                 iSTATE0 |                              010 |                              010
                 iSTATE1 |                              011 |                              011
                 iSTATE2 |                              100 |                              100
                 iSTATE3 |                              101 |                              101
                 iSTATE4 |                              110 |                              110
                 iSTATE6 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gtptxinit_state_reg' using encoding 'sequential' in module 'top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                              000 |                              000
*
                  iSTATE |                              001 |                              001
                 iSTATE2 |                              010 |                              010
                 iSTATE1 |                              011 |                              011
                 iSTATE0 |                              100 |                              100
                 iSTATE4 |                              101 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_state_reg' using encoding 'sequential' in module 'top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 2303.848 ; gain = 408.043 ; free physical = 1012 ; free virtual = 4823
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      6 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 63    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 3     
	   8 Input      1 Bit         XORs := 4     
	  10 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
	  13 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 3     
	   9 Input      1 Bit         XORs := 3     
	  17 Input      1 Bit         XORs := 1     
	  14 Input      1 Bit         XORs := 3     
+---Registers : 
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 12    
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 75    
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  15 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      6 Bit        Muxes := 5     
	   8 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 13    
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	  15 Input      1 Bit        Muxes := 12    
	   8 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      6 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 63    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 3     
	   8 Input      1 Bit         XORs := 4     
	  10 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
	  13 Input      1 Bit         XORs := 1     
	  12 Input      1 Bit         XORs := 3     
	   9 Input      1 Bit         XORs := 3     
	  17 Input      1 Bit         XORs := 1     
	  14 Input      1 Bit         XORs := 3     
+---Registers : 
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 12    
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 75    
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  15 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      6 Bit        Muxes := 5     
	   8 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 13    
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	  15 Input      1 Bit        Muxes := 12    
	   8 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design top has unconnected port trans_en
INFO: [Synth 8-3886] merging instance 'state_reg[6]' (FDRE) to 'o_reg[6]'
INFO: [Synth 8-3886] merging instance 'state_reg[5]' (FDRE) to 'o_reg[5]'
INFO: [Synth 8-3886] merging instance 'state_reg[4]' (FDRE) to 'o_reg[4]'
INFO: [Synth 8-3886] merging instance 'state_reg[3]' (FDRE) to 'o_reg[3]'
INFO: [Synth 8-3886] merging instance 'state_reg[2]' (FDRE) to 'o_reg[2]'
INFO: [Synth 8-3886] merging instance 'state_reg[1]' (FDRE) to 'o_reg[1]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 2303.848 ; gain = 408.043 ; free physical = 971 ; free virtual = 4787
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-------------------+---------------+----------------+
|Module Name | RTL Object        | Depth x Width | Implemented As | 
+------------+-------------------+---------------+----------------+
|top         | rhs_array_muxed1  | 32x1          | LUT            | 
|top         | rhs_array_muxed19 | 32x1          | LUT            | 
|top         | rhs_array_muxed13 | 32x1          | LUT            | 
|top         | rhs_array_muxed7  | 32x1          | LUT            | 
|top         | rhs_array_muxed0  | 32x6          | LUT            | 
|top         | rhs_array_muxed2  | 32x1          | LUT            | 
|top         | rhs_array_muxed6  | 32x6          | LUT            | 
|top         | rhs_array_muxed8  | 32x1          | LUT            | 
|top         | rhs_array_muxed12 | 32x6          | LUT            | 
|top         | rhs_array_muxed14 | 32x1          | LUT            | 
|top         | rhs_array_muxed18 | 32x6          | LUT            | 
|top         | rhs_array_muxed20 | 32x1          | LUT            | 
|top         | rhs_array_muxed1  | 32x1          | LUT            | 
|top         | rhs_array_muxed19 | 32x1          | LUT            | 
|top         | rhs_array_muxed13 | 32x1          | LUT            | 
|top         | rhs_array_muxed7  | 32x1          | LUT            | 
|top         | rhs_array_muxed0  | 32x6          | LUT            | 
|top         | rhs_array_muxed2  | 32x1          | LUT            | 
|top         | rhs_array_muxed6  | 32x6          | LUT            | 
|top         | rhs_array_muxed8  | 32x1          | LUT            | 
|top         | rhs_array_muxed12 | 32x6          | LUT            | 
|top         | rhs_array_muxed14 | 32x1          | LUT            | 
|top         | rhs_array_muxed18 | 32x6          | LUT            | 
|top         | rhs_array_muxed20 | 32x1          | LUT            | 
+------------+-------------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top         | storage_reg | 32 x 34(NO_CHANGE)     | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:55 . Memory (MB): peak = 2303.848 ; gain = 408.043 ; free physical = 728 ; free virtual = 4577
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:56 . Memory (MB): peak = 2303.848 ; gain = 408.043 ; free physical = 749 ; free virtual = 4588
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top         | storage_reg | 32 x 34(NO_CHANGE)     | W |   | 32 x 34(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance storage_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:56 . Memory (MB): peak = 2303.848 ; gain = 408.043 ; free physical = 750 ; free virtual = 4590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin CLKARDCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:762]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3992]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3992]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3992]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3992]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3992]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3992]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3992]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3992]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3992]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3992]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3988]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3988]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3988]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3988]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3988]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3988]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3988]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3988]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3988]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3988]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4087]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4096]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4057]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4066]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4027]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4036]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3997]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3985]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4094]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4064]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4034]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4004]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:916]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:959]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:1002]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4115]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4115]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4115]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4115]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4115]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4115]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4115]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4115]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4115]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4115]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4115]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4115]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4115]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4115]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4115]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4115]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4115]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4115]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4115]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4115]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:873]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4003]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4003]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4003]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4003]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4134]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4128]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4120]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4120]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4120]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4242]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:4244]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3736]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3736]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3736]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3736]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3736]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3736]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:765]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:765]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:765]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:765]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:765]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:765]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3958]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3945]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3961]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3961]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3961]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3961]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3961]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3961]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3961]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3961]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3961]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3961]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3961]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3961]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3961]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3961]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3961]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3961]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3732]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.v:3731]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:01:00 . Memory (MB): peak = 2303.848 ; gain = 408.043 ; free physical = 744 ; free virtual = 4595
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:01:00 . Memory (MB): peak = 2303.848 ; gain = 408.043 ; free physical = 745 ; free virtual = 4597
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:01:00 . Memory (MB): peak = 2303.848 ; gain = 408.043 ; free physical = 745 ; free virtual = 4597
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:01:00 . Memory (MB): peak = 2303.848 ; gain = 408.043 ; free physical = 745 ; free virtual = 4597
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:01:00 . Memory (MB): peak = 2303.848 ; gain = 408.043 ; free physical = 745 ; free virtual = 4597
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:01:00 . Memory (MB): peak = 2303.848 ; gain = 408.043 ; free physical = 745 ; free virtual = 4597
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG          |     9|
|2     |CARRY4        |     5|
|3     |GTPE2_CHANNEL |     1|
|4     |GTPE2_COMMON  |     1|
|5     |IBUFDS_GTE2   |     1|
|6     |LUT1          |    24|
|7     |LUT2          |    82|
|8     |LUT3          |    48|
|9     |LUT4          |    46|
|10    |LUT5          |   110|
|11    |LUT6          |   150|
|12    |MUXF7         |     3|
|13    |MUXF8         |     1|
|14    |PLLE2_BASE    |     2|
|15    |RAMB18E1      |     1|
|16    |FDRE          |   302|
|17    |FDSE          |    38|
|18    |IBUF          |     5|
|19    |IBUFG         |     1|
|20    |IBUFGDS       |     1|
|21    |OBUF          |     1|
+------+--------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   832|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:01:00 . Memory (MB): peak = 2303.848 ; gain = 408.043 ; free physical = 745 ; free virtual = 4597
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 227 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:50 . Memory (MB): peak = 2303.848 ; gain = 274.309 ; free physical = 817 ; free virtual = 4669
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:01:00 . Memory (MB): peak = 2303.848 ; gain = 408.043 ; free physical = 817 ; free virtual = 4669
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2303.848 ; gain = 0.000 ; free physical = 813 ; free virtual = 4665
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'IBUFG' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.
Parsing XDC File [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.xdc]
Finished Parsing XDC File [/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.848 ; gain = 0.000 ; free physical = 824 ; free virtual = 4676
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IBUFG => IBUF: 1 instance 
  IBUFGDS => IBUFDS: 1 instance 
  PLLE2_BASE => PLLE2_ADV: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
133 Infos, 148 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:01:13 . Memory (MB): peak = 2303.848 ; gain = 699.527 ; free physical = 957 ; free virtual = 4808
# report_timing_summary -file top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2633.914 ; gain = 330.066 ; free physical = 627 ; free virtual = 4479
# report_utilization -hierarchical -file top_utilization_hierarchical_synth.rpt
# report_utilization -file top_utilization_synth.rpt
# opt_design -directive default
Command: opt_design -directive default
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2704.586 ; gain = 70.672 ; free physical = 619 ; free virtual = 4471

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1b6a0b839

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2704.586 ; gain = 0.000 ; free physical = 619 ; free virtual = 4471

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18adf964e

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2786.582 ; gain = 0.004 ; free physical = 494 ; free virtual = 4345
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Retarget, 5 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 18adf964e

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2786.582 ; gain = 0.004 ; free physical = 494 ; free virtual = 4345
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 221ced130

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2786.582 ; gain = 0.004 ; free physical = 494 ; free virtual = 4345
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 130 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG sys_clk_1_BUFG_inst to drive 47 load(s) on clock net sys_clk_1_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
WARNING: [Opt 31-278] Could not optimize cascaded clock buffer cell: BUFG_6
Resolution: Make sure the cell is not constrained to prevent optimization (DONT_TOUCH, MARK_DEBUG) or the cell has timing constraints attached. If possible, remove the constraints to allow the optimization.
WARNING: [Opt 31-278] Could not optimize cascaded clock buffer cell: BUFG_6
Resolution: Make sure the cell is not constrained to prevent optimization (DONT_TOUCH, MARK_DEBUG) or the cell has timing constraints attached. If possible, remove the constraints to allow the optimization.
WARNING: [Opt 31-278] Could not optimize cascaded clock buffer cell: BUFG_6
Resolution: Make sure the cell is not constrained to prevent optimization (DONT_TOUCH, MARK_DEBUG) or the cell has timing constraints attached. If possible, remove the constraints to allow the optimization.
WARNING: [Opt 31-278] Could not optimize cascaded clock buffer cell: BUFG_6
Resolution: Make sure the cell is not constrained to prevent optimization (DONT_TOUCH, MARK_DEBUG) or the cell has timing constraints attached. If possible, remove the constraints to allow the optimization.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 189d2f412

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2786.582 ; gain = 0.004 ; free physical = 494 ; free virtual = 4345
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 189d2f412

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2786.582 ; gain = 0.004 ; free physical = 494 ; free virtual = 4345
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 189d2f412

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2786.582 ; gain = 0.004 ; free physical = 494 ; free virtual = 4345
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              5  |
|  Constant propagation         |               0  |               0  |                                              1  |
|  Sweep                        |               0  |               0  |                                            130  |
|  BUFG optimization            |               1  |               0  |                                              3  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              2  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2786.582 ; gain = 0.000 ; free physical = 494 ; free virtual = 4345
Ending Logic Optimization Task | Checksum: 25acf3730

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2786.582 ; gain = 0.004 ; free physical = 494 ; free virtual = 4345

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.713 | TNS=-12.097 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 25acf3730

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2973.219 ; gain = 0.000 ; free physical = 484 ; free virtual = 4336
Ending Power Optimization Task | Checksum: 25acf3730

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2973.219 ; gain = 186.637 ; free physical = 488 ; free virtual = 4340

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 25acf3730

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2973.219 ; gain = 0.000 ; free physical = 488 ; free virtual = 4340

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2973.219 ; gain = 0.000 ; free physical = 488 ; free virtual = 4340
Ending Netlist Obfuscation Task | Checksum: 25acf3730

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2973.219 ; gain = 0.000 ; free physical = 488 ; free virtual = 4340
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2973.219 ; gain = 339.305 ; free physical = 488 ; free virtual = 4340
# place_design -directive default
Command: place_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'default' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2973.219 ; gain = 0.000 ; free physical = 509 ; free virtual = 4337
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15c098687

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2973.219 ; gain = 0.000 ; free physical = 509 ; free virtual = 4337
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2973.219 ; gain = 0.000 ; free physical = 509 ; free virtual = 4337

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-461] A non-muxed BUFG 'BUFG_6' is driven by another global buffer 'BUFG_1'. Remove non-muxed BUFG if it is not desired.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 187b8083f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2973.219 ; gain = 0.000 ; free physical = 502 ; free virtual = 4330

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e3049b1d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2973.219 ; gain = 0.000 ; free physical = 489 ; free virtual = 4329

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e3049b1d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2973.219 ; gain = 0.000 ; free physical = 489 ; free virtual = 4329
Phase 1 Placer Initialization | Checksum: 1e3049b1d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2973.219 ; gain = 0.000 ; free physical = 488 ; free virtual = 4327

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1d2c1aa97

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2973.219 ; gain = 0.000 ; free physical = 485 ; free virtual = 4325

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 34 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 0 new cell, deleted 7 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2973.219 ; gain = 0.000 ; free physical = 455 ; free virtual = 4303

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              7  |                     7  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              7  |                     7  |           0  |           7  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 148f27370

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2973.219 ; gain = 0.000 ; free physical = 456 ; free virtual = 4305
Phase 2.2 Global Placement Core | Checksum: 13ffde03d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2973.219 ; gain = 0.000 ; free physical = 454 ; free virtual = 4302
Phase 2 Global Placement | Checksum: 13ffde03d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2973.219 ; gain = 0.000 ; free physical = 455 ; free virtual = 4304

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 20cb712b7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2973.219 ; gain = 0.000 ; free physical = 455 ; free virtual = 4304

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f1a4d6ce

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2973.219 ; gain = 0.000 ; free physical = 454 ; free virtual = 4302

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 285489c1b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2973.219 ; gain = 0.000 ; free physical = 454 ; free virtual = 4302

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 246efa556

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2973.219 ; gain = 0.000 ; free physical = 454 ; free virtual = 4302

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1f4d93fb5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2973.219 ; gain = 0.000 ; free physical = 453 ; free virtual = 4302

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 23874392e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2973.219 ; gain = 0.000 ; free physical = 452 ; free virtual = 4300

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1b8842e17

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2973.219 ; gain = 0.000 ; free physical = 452 ; free virtual = 4300

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1f1ed7752

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2973.219 ; gain = 0.000 ; free physical = 452 ; free virtual = 4300

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 23593ec31

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2973.219 ; gain = 0.000 ; free physical = 452 ; free virtual = 4301
Phase 3 Detail Placement | Checksum: 23593ec31

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2973.219 ; gain = 0.000 ; free physical = 452 ; free virtual = 4301

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f07cb715

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f07cb715

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2973.219 ; gain = 0.000 ; free physical = 452 ; free virtual = 4301
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.626. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 210f26b3b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2973.219 ; gain = 0.000 ; free physical = 437 ; free virtual = 4289
Phase 4.1 Post Commit Optimization | Checksum: 210f26b3b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2973.219 ; gain = 0.000 ; free physical = 437 ; free virtual = 4289

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 210f26b3b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2973.219 ; gain = 0.000 ; free physical = 441 ; free virtual = 4292

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 210f26b3b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2973.219 ; gain = 0.000 ; free physical = 441 ; free virtual = 4292

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2973.219 ; gain = 0.000 ; free physical = 441 ; free virtual = 4292
Phase 4.4 Final Placement Cleanup | Checksum: 1edd4beef

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2973.219 ; gain = 0.000 ; free physical = 441 ; free virtual = 4292
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1edd4beef

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2973.219 ; gain = 0.000 ; free physical = 441 ; free virtual = 4292
Ending Placer Task | Checksum: 1698753eb

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2973.219 ; gain = 0.000 ; free physical = 441 ; free virtual = 4292
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2973.219 ; gain = 0.000 ; free physical = 465 ; free virtual = 4317
# report_utilization -hierarchical -file top_utilization_hierarchical_place.rpt
# report_utilization -file top_utilization_place.rpt
# report_io -file top_io.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2973.219 ; gain = 0.000 ; free physical = 449 ; free virtual = 4301
# report_control_sets -verbose -file top_control_sets.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2973.219 ; gain = 0.000 ; free physical = 464 ; free virtual = 4316
# report_clock_utilization -file top_clock_utilization.rpt
# route_design -directive default
Command: route_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'default'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: d44c96a3 ConstDB: 0 ShapeSum: 953abd48 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: da834707

Time (s): cpu = 00:00:56 ; elapsed = 00:00:43 . Memory (MB): peak = 3006.273 ; gain = 33.055 ; free physical = 232 ; free virtual = 4078
Post Restoration Checksum: NetGraph: a7333655 NumContArr: 335010b2 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: da834707

Time (s): cpu = 00:00:56 ; elapsed = 00:00:43 . Memory (MB): peak = 3027.273 ; gain = 54.055 ; free physical = 203 ; free virtual = 4049

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: da834707

Time (s): cpu = 00:00:56 ; elapsed = 00:00:44 . Memory (MB): peak = 3047.273 ; gain = 74.055 ; free physical = 182 ; free virtual = 4027

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: da834707

Time (s): cpu = 00:00:56 ; elapsed = 00:00:44 . Memory (MB): peak = 3047.273 ; gain = 74.055 ; free physical = 182 ; free virtual = 4027
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 67ca8c81

Time (s): cpu = 00:01:00 ; elapsed = 00:00:48 . Memory (MB): peak = 3100.789 ; gain = 127.570 ; free physical = 177 ; free virtual = 4022
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.615 | TNS=-17.692| WHS=-1.430 | THS=-37.220|

Phase 2 Router Initialization | Checksum: 1df5ad46d

Time (s): cpu = 00:01:00 ; elapsed = 00:00:48 . Memory (MB): peak = 3100.789 ; gain = 127.570 ; free physical = 175 ; free virtual = 4020

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 620
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 620
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a386e59e

Time (s): cpu = 00:01:10 ; elapsed = 00:00:52 . Memory (MB): peak = 3100.789 ; gain = 127.570 ; free physical = 171 ; free virtual = 4016
INFO: [Route 35-580] Design has 49 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                   tx_clk |              write_clk_p |                                                                       xilinxmultiregimpl14_regs0_reg[4]/D|
|                   tx_clk |              write_clk_p |                                                                       xilinxmultiregimpl14_regs0_reg[0]/D|
|                   tx_clk |              write_clk_p |                                                                       xilinxmultiregimpl14_regs0_reg[2]/D|
|                   tx_clk |              write_clk_p |                                                                       xilinxmultiregimpl14_regs0_reg[3]/D|
|                   tx_clk |              write_clk_p |                                                                       xilinxmultiregimpl14_regs0_reg[1]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.625 | TNS=-30.677| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: f6216d8f

Time (s): cpu = 00:01:15 ; elapsed = 00:00:55 . Memory (MB): peak = 3100.789 ; gain = 127.570 ; free physical = 170 ; free virtual = 4015

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.625 | TNS=-25.240| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1d0987266

Time (s): cpu = 00:01:19 ; elapsed = 00:00:59 . Memory (MB): peak = 3100.789 ; gain = 127.570 ; free physical = 153 ; free virtual = 3998
Phase 4 Rip-up And Reroute | Checksum: 1d0987266

Time (s): cpu = 00:01:19 ; elapsed = 00:00:59 . Memory (MB): peak = 3100.789 ; gain = 127.570 ; free physical = 153 ; free virtual = 3998

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 166b8c714

Time (s): cpu = 00:01:19 ; elapsed = 00:00:59 . Memory (MB): peak = 3100.789 ; gain = 127.570 ; free physical = 153 ; free virtual = 3998
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.625 | TNS=-24.851| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1e83af9ad

Time (s): cpu = 00:01:24 ; elapsed = 00:01:04 . Memory (MB): peak = 3126.789 ; gain = 153.570 ; free physical = 177 ; free virtual = 3998

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e83af9ad

Time (s): cpu = 00:01:24 ; elapsed = 00:01:04 . Memory (MB): peak = 3126.789 ; gain = 153.570 ; free physical = 177 ; free virtual = 3998
Phase 5 Delay and Skew Optimization | Checksum: 1e83af9ad

Time (s): cpu = 00:01:24 ; elapsed = 00:01:04 . Memory (MB): peak = 3126.789 ; gain = 153.570 ; free physical = 177 ; free virtual = 3998

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 119e9d620

Time (s): cpu = 00:01:24 ; elapsed = 00:01:04 . Memory (MB): peak = 3126.789 ; gain = 153.570 ; free physical = 178 ; free virtual = 3998
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.625 | TNS=-26.698| WHS=-0.220 | THS=-0.587 |

Phase 6.1 Hold Fix Iter | Checksum: 14477f44c

Time (s): cpu = 00:01:25 ; elapsed = 00:01:05 . Memory (MB): peak = 3126.789 ; gain = 153.570 ; free physical = 156 ; free virtual = 3977
WARNING: [Route 35-468] The router encountered 6 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	xilinxmultiregimpl14_regs0_reg[3]/D
	xilinxmultiregimpl14_regs0_reg[5]/D
	xilinxmultiregimpl14_regs0_reg[1]/D
	xilinxmultiregimpl14_regs0_reg[4]/D
	xilinxmultiregimpl14_regs0_reg[2]/D
	xilinxmultiregimpl14_regs0_reg[0]/D

Phase 6 Post Hold Fix | Checksum: 1fd445159

Time (s): cpu = 00:01:25 ; elapsed = 00:01:05 . Memory (MB): peak = 3126.789 ; gain = 153.570 ; free physical = 156 ; free virtual = 3977

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.137524 %
  Global Horizontal Routing Utilization  = 0.106808 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 40.5405%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 48.6486%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 42.6471%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 35.2941%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 15f531350

Time (s): cpu = 00:01:26 ; elapsed = 00:01:05 . Memory (MB): peak = 3126.789 ; gain = 153.570 ; free physical = 167 ; free virtual = 3987

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15f531350

Time (s): cpu = 00:01:26 ; elapsed = 00:01:05 . Memory (MB): peak = 3126.789 ; gain = 153.570 ; free physical = 158 ; free virtual = 3978

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: ee27b1e4

Time (s): cpu = 00:01:26 ; elapsed = 00:01:05 . Memory (MB): peak = 3126.789 ; gain = 153.570 ; free physical = 158 ; free virtual = 3978

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1363cb68b

Time (s): cpu = 00:01:26 ; elapsed = 00:01:05 . Memory (MB): peak = 3126.789 ; gain = 153.570 ; free physical = 158 ; free virtual = 3978
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.625 | TNS=-30.293| WHS=0.055  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1363cb68b

Time (s): cpu = 00:01:26 ; elapsed = 00:01:05 . Memory (MB): peak = 3126.789 ; gain = 153.570 ; free physical = 159 ; free virtual = 3980
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:26 ; elapsed = 00:01:06 . Memory (MB): peak = 3126.789 ; gain = 153.570 ; free physical = 207 ; free virtual = 4027

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:29 ; elapsed = 00:01:11 . Memory (MB): peak = 3126.789 ; gain = 153.570 ; free physical = 207 ; free virtual = 4027
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# phys_opt_design -directive default
Command: phys_opt_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: default
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3126.789 ; gain = 0.000 ; free physical = 211 ; free virtual = 4031

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.625 | TNS=-30.293 | WHS=0.055 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 2d3263990

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.94 . Memory (MB): peak = 3126.789 ; gain = 0.000 ; free physical = 206 ; free virtual = 4026
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.625 | TNS=-30.293 | WHS=0.055 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: tx_clk. Processed net: xilinxmultiregimpl13_regs0[2].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: tx_clk. Processed net: graycounter0_q[2].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: tx_clk. Processed net: write_clk_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: tx_clk. Processed net: write_clk_p.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: write_clk_p. Processed net: xilinxmultiregimpl14_regs0[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: write_clk_p. Processed net: graycounter1_q[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: tx_clk. Processed net: xilinxmultiregimpl13_regs0[2].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: tx_clk. Processed net: graycounter0_q[2].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: tx_clk. Processed net: write_clk_1.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: tx_clk. Processed net: write_clk_p.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: write_clk_p. Processed net: xilinxmultiregimpl14_regs0[0].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: write_clk_p. Processed net: graycounter1_q[0].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.625 | TNS=-30.293 | WHS=0.055 | THS=0.000 |
Phase 2 Critical Path Optimization | Checksum: 2d3263990

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3126.789 ; gain = 0.000 ; free physical = 204 ; free virtual = 4024
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3126.789 ; gain = 0.000 ; free physical = 204 ; free virtual = 4024
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-2.625 | TNS=-30.293 | WHS=0.055 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3126.789 ; gain = 0.000 ; free physical = 204 ; free virtual = 4024
Ending Physical Synthesis Task | Checksum: 2d3263990

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3126.789 ; gain = 0.000 ; free physical = 204 ; free virtual = 4024
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_timing_summary -no_header -no_detailed_paths
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: GTPE2_CHANNEL/RXOUTCLK (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GTPE2_CHANNEL/TXOUTCLK (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There is 1 register/latch pin which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.625      -30.293                     13                  611        0.055        0.000                      0                  611        0.538        0.000                       0                   347  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk62_5      {0.000 5.000}        10.000          100.000         
gtp_clk_p    {0.000 2.083}        4.166           240.038         
rx_clk       {0.000 4.167}        8.333           120.005         
tx_clk       {0.000 4.167}        8.333           120.005         
write_clk_p  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk62_5             6.273        0.000                      0                   99        0.120        0.000                      0                   99        4.500        0.000                       0                    48  
gtp_clk_p                                                                                                                                                       2.651        0.000                       0                     2  
tx_clk              0.155        0.000                      0                  353        0.123        0.000                      0                  353        2.619        0.000                       0                   226  
write_clk_p         0.073        0.000                      0                  146        0.055        0.000                      0                  146        0.538        0.000                       0                    71  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk62_5       tx_clk             -2.189       -2.189                      1                    1        0.733        0.000                      0                    1  
write_clk_p   tx_clk             -2.625      -15.562                      6                    6        0.816        0.000                      0                    6  
tx_clk        write_clk_p        -2.251      -12.542                      6                    6        0.510        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


# write_checkpoint -force top_route.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3126.789 ; gain = 0.000 ; free physical = 344 ; free virtual = 4164
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3126.789 ; gain = 0.000 ; free physical = 340 ; free virtual = 4162
INFO: [Common 17-1381] The checkpoint '/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top_route.dcp' has been generated.
# report_route_status -file top_route_status.rpt
# report_drc -file top_drc.rpt
Command: report_drc -file top_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/diegoaranda/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/top_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3126.789 ; gain = 0.000 ; free physical = 346 ; free virtual = 4166
# report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
# report_power -file top_power.rpt
Command: report_power -file top_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]
# write_bitstream -force top.bit 
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC PLBUFGOPT-1] Non-Optimal connections to BUFG: A non-muxed BUFG BUFG_6 is driven by another global buffer BUFG_1. Remove non-muxed BUFG if it is not desired
WARNING: [DRC REQP-2] connected_inputs: BUFG_7: The BUFG should have a signal on the I pin(s).
WARNING: [DRC RTSTAT-10] No routable loads: 1 net(s) have no routable loads. The problem bus(es) and/or net(s) are rx_clk.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/diegoaranda/Documents/Tesis/tesis/full_mode_rx/build/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Jul 18 18:57:29 2020. For additional details about this file, please refer to the WebTalk help file at /home/diegoaranda/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 3308.109 ; gain = 157.309 ; free physical = 492 ; free virtual = 4151
# write_cfgmem -force -format bin -interface spix4 -size 16 -loadbit "up 0x0 top.bit" -file top.bin
Command: write_cfgmem -force -format bin -interface spix4 -size 16 -loadbit {up 0x0 top.bit} -file top.bin
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile top.bit
Writing file ./top.bin
Writing log file ./top.prm
===================================
Configuration Memory information
===================================
File Format        BIN
Interface          SPIX4
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x00947A5B    Jul 18 18:57:24 2020    top.bit
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
# quit
INFO: [Common 17-206] Exiting Vivado at Sat Jul 18 18:57:33 2020...
