Tom Eeckelaert , Raf Schoofs , Georges Gielen , Michiel Steyaert , Willy Sansen, Hierarchical bottom-up analog optimization methodology validated by a delta--sigma A/D converter design for the 802.11a/b/g standard, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA
Kaiping Zeng , Sorin A. Huss, RAMS: A VHDL-AMS Code Refactoring Tool Supporting High Level Analog Synthesis, Proceedings of the IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design, p.266-267, May 11-12, 2005
Kaiping Zeng , Sorin A. Huss, Structure Synthesis of Analog and Mixed-Signal Circuits using Partition Techniques, Proceedings of the 7th International Symposium on Quality Electronic Design, p.225-230, March 27-29, 2006
Fanshu Jiao , Sergio Montano , Alex Doboli, Knowledge-intensive, causal reasoning for analog circuit topology synthesis in emergent and innovative applications, Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition, March 09-13, 2015, Grenoble, France
Georges Gielen , Trent McConaghy , Tom Eeckelaert, Performance space modeling for hierarchical synthesis of analog integrated circuits, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA
Ewout Martens , Georges Gielen, Top-down heterogeneous synthesis of analog and mixed-signal systems, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Soumya Pandit , Chittaranjan Mandal , Amit Patra, A methodology for generation of performance models for the sizing of analog high-level topologies, VLSI Design, 2011, p.1-17, January 2011
E. Martens , G. Gielen, Classification of analog synthesis tools based on their architecture selection mechanisms, Integration, the VLSI Journal, v.41 n.2, p.238-252, February, 2008
