	component nios2_ht18_lemonde_streit is
		port (
			reset_reset_n                                 : in    std_logic                     := 'X';             -- reset_n
			clk_clk                                       : in    std_logic                     := 'X';             -- clk
			de2_pio_toggles18_external_connection_export  : in    std_logic_vector(17 downto 0) := (others => 'X'); -- export
			de2_pio_keys4_external_connection_export      : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			de2_pio_redled18_external_connection_export   : out   std_logic_vector(17 downto 0);                    -- export
			de2_pio_greenled9_external_connection_export  : out   std_logic_vector(8 downto 0);                     -- export
			de2_pio_hex_low28_external_connection_export  : out   std_logic_vector(27 downto 0);                    -- export
			de2_pio_hex_high28_external_connection_export : out   std_logic_vector(27 downto 0);                    -- export
			sdram_addr                                    : out   std_logic_vector(11 downto 0);                    -- addr
			sdram_ba                                      : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_cas_n                                   : out   std_logic;                                        -- cas_n
			sdram_cke                                     : out   std_logic;                                        -- cke
			sdram_cs_n                                    : out   std_logic;                                        -- cs_n
			sdram_dq                                      : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_dqm                                     : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_ras_n                                   : out   std_logic;                                        -- ras_n
			sdram_we_n                                    : out   std_logic;                                        -- we_n
			sram_DQ                                       : inout std_logic_vector(15 downto 0) := (others => 'X'); -- DQ
			sram_ADDR                                     : out   std_logic_vector(17 downto 0);                    -- ADDR
			sram_LB_N                                     : out   std_logic;                                        -- LB_N
			sram_UB_N                                     : out   std_logic;                                        -- UB_N
			sram_CE_N                                     : out   std_logic;                                        -- CE_N
			sram_OE_N                                     : out   std_logic;                                        -- OE_N
			sram_WE_N                                     : out   std_logic                                         -- WE_N
		);
	end component nios2_ht18_lemonde_streit;

