set -tmpdir D:\GIT\ML605_AD9284\HDL\Test03_lvds_adc_clock_out\synthesis\xst_temp_dir\
run
-opt_mode speed
-netlist_hierarchy as_optimized
-opt_level 1
-p xc6vlx240tff1156-1
-top system_ethernet_lite_wrapper
-ifmt MIXED
-ifn system_ethernet_lite_wrapper_xst.prj
-ofn ../implementation/system_ethernet_lite_wrapper.ngc
-hierarchy_separator /
-iobuf NO
-sd {../implementation}
-vlgincdir {"D:\GIT\ML605_AD9284\HDL\Test03_lvds_adc_clock_out\pcores\" "C:\FPGA\Xilinx\14.7\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "C:\FPGA\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }
