Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Dec 15 03:40:53 2021
| Host         : LAPTOP-UKNIV6JJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file nyu_Processor_timing_summary_routed.rpt -pb nyu_Processor_timing_summary_routed.pb -rpx nyu_Processor_timing_summary_routed.rpx -warn_on_violation
| Design       : nyu_Processor
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: u1/swtich_instr_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     18.238        0.000                      0                   37        0.159        0.000                      0                   37        9.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                18.238        0.000                      0                   37        0.159        0.000                      0                   37        9.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       18.238ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.238ns  (required time - arrival time)
  Source:                 u2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/instruction_read_address_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.397ns  (logic 0.506ns (36.209%)  route 0.891ns (63.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.351ns = ( 23.351 - 20.000 ) 
    Source Clock Delay      (SCD):    3.669ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.787     0.787 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.289    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.304     3.669    u2/clk_IBUF_BUFG
    SLICE_X2Y1           FDRE                                         r  u2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.393     4.062 f  u2/FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           0.440     4.502    u2/state[0]
    SLICE_X2Y1           LUT3 (Prop_lut3_I1_O)        0.113     4.615 r  u2/FSM_sequential_state[0]_i_1/O
                         net (fo=12, routed)          0.451     5.066    u1/D[0]
    SLICE_X1Y2           FDCE                                         r  u1/instruction_read_address_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.656    20.656 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    22.077    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.202    23.351    u1/clk_IBUF_BUFG
    SLICE_X1Y2           FDCE                                         r  u1/instruction_read_address_reg[10]/C
                         clock pessimism              0.292    23.643    
                         clock uncertainty           -0.035    23.607    
    SLICE_X1Y2           FDCE (Setup_fdce_C_CE)      -0.303    23.304    u1/instruction_read_address_reg[10]
  -------------------------------------------------------------------
                         required time                         23.304    
                         arrival time                          -5.066    
  -------------------------------------------------------------------
                         slack                                 18.238    

Slack (MET) :             18.238ns  (required time - arrival time)
  Source:                 u2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/instruction_read_address_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.397ns  (logic 0.506ns (36.209%)  route 0.891ns (63.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.351ns = ( 23.351 - 20.000 ) 
    Source Clock Delay      (SCD):    3.669ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.787     0.787 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.289    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.304     3.669    u2/clk_IBUF_BUFG
    SLICE_X2Y1           FDRE                                         r  u2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.393     4.062 f  u2/FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           0.440     4.502    u2/state[0]
    SLICE_X2Y1           LUT3 (Prop_lut3_I1_O)        0.113     4.615 r  u2/FSM_sequential_state[0]_i_1/O
                         net (fo=12, routed)          0.451     5.066    u1/D[0]
    SLICE_X1Y2           FDCE                                         r  u1/instruction_read_address_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.656    20.656 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    22.077    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.202    23.351    u1/clk_IBUF_BUFG
    SLICE_X1Y2           FDCE                                         r  u1/instruction_read_address_reg[11]/C
                         clock pessimism              0.292    23.643    
                         clock uncertainty           -0.035    23.607    
    SLICE_X1Y2           FDCE (Setup_fdce_C_CE)      -0.303    23.304    u1/instruction_read_address_reg[11]
  -------------------------------------------------------------------
                         required time                         23.304    
                         arrival time                          -5.066    
  -------------------------------------------------------------------
                         slack                                 18.238    

Slack (MET) :             18.238ns  (required time - arrival time)
  Source:                 u2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/instruction_read_address_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.397ns  (logic 0.506ns (36.209%)  route 0.891ns (63.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.351ns = ( 23.351 - 20.000 ) 
    Source Clock Delay      (SCD):    3.669ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.787     0.787 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.289    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.304     3.669    u2/clk_IBUF_BUFG
    SLICE_X2Y1           FDRE                                         r  u2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.393     4.062 f  u2/FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           0.440     4.502    u2/state[0]
    SLICE_X2Y1           LUT3 (Prop_lut3_I1_O)        0.113     4.615 r  u2/FSM_sequential_state[0]_i_1/O
                         net (fo=12, routed)          0.451     5.066    u1/D[0]
    SLICE_X1Y2           FDCE                                         r  u1/instruction_read_address_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.656    20.656 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    22.077    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.202    23.351    u1/clk_IBUF_BUFG
    SLICE_X1Y2           FDCE                                         r  u1/instruction_read_address_reg[8]/C
                         clock pessimism              0.292    23.643    
                         clock uncertainty           -0.035    23.607    
    SLICE_X1Y2           FDCE (Setup_fdce_C_CE)      -0.303    23.304    u1/instruction_read_address_reg[8]
  -------------------------------------------------------------------
                         required time                         23.304    
                         arrival time                          -5.066    
  -------------------------------------------------------------------
                         slack                                 18.238    

Slack (MET) :             18.238ns  (required time - arrival time)
  Source:                 u2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/instruction_read_address_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.397ns  (logic 0.506ns (36.209%)  route 0.891ns (63.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.351ns = ( 23.351 - 20.000 ) 
    Source Clock Delay      (SCD):    3.669ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.787     0.787 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.289    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.304     3.669    u2/clk_IBUF_BUFG
    SLICE_X2Y1           FDRE                                         r  u2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.393     4.062 f  u2/FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           0.440     4.502    u2/state[0]
    SLICE_X2Y1           LUT3 (Prop_lut3_I1_O)        0.113     4.615 r  u2/FSM_sequential_state[0]_i_1/O
                         net (fo=12, routed)          0.451     5.066    u1/D[0]
    SLICE_X1Y2           FDCE                                         r  u1/instruction_read_address_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.656    20.656 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    22.077    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.202    23.351    u1/clk_IBUF_BUFG
    SLICE_X1Y2           FDCE                                         r  u1/instruction_read_address_reg[9]/C
                         clock pessimism              0.292    23.643    
                         clock uncertainty           -0.035    23.607    
    SLICE_X1Y2           FDCE (Setup_fdce_C_CE)      -0.303    23.304    u1/instruction_read_address_reg[9]
  -------------------------------------------------------------------
                         required time                         23.304    
                         arrival time                          -5.066    
  -------------------------------------------------------------------
                         slack                                 18.238    

Slack (MET) :             18.345ns  (required time - arrival time)
  Source:                 u2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/instruction_read_address_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.291ns  (logic 0.506ns (39.192%)  route 0.785ns (60.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.351ns = ( 23.351 - 20.000 ) 
    Source Clock Delay      (SCD):    3.669ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.787     0.787 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.289    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.304     3.669    u2/clk_IBUF_BUFG
    SLICE_X2Y1           FDRE                                         r  u2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.393     4.062 f  u2/FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           0.440     4.502    u2/state[0]
    SLICE_X2Y1           LUT3 (Prop_lut3_I1_O)        0.113     4.615 r  u2/FSM_sequential_state[0]_i_1/O
                         net (fo=12, routed)          0.345     4.960    u1/D[0]
    SLICE_X1Y0           FDCE                                         r  u1/instruction_read_address_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.656    20.656 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    22.077    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.202    23.351    u1/clk_IBUF_BUFG
    SLICE_X1Y0           FDCE                                         r  u1/instruction_read_address_reg[1]/C
                         clock pessimism              0.292    23.643    
                         clock uncertainty           -0.035    23.607    
    SLICE_X1Y0           FDCE (Setup_fdce_C_CE)      -0.303    23.304    u1/instruction_read_address_reg[1]
  -------------------------------------------------------------------
                         required time                         23.304    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                 18.345    

Slack (MET) :             18.345ns  (required time - arrival time)
  Source:                 u2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/instruction_read_address_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.291ns  (logic 0.506ns (39.192%)  route 0.785ns (60.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.351ns = ( 23.351 - 20.000 ) 
    Source Clock Delay      (SCD):    3.669ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.787     0.787 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.289    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.304     3.669    u2/clk_IBUF_BUFG
    SLICE_X2Y1           FDRE                                         r  u2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.393     4.062 f  u2/FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           0.440     4.502    u2/state[0]
    SLICE_X2Y1           LUT3 (Prop_lut3_I1_O)        0.113     4.615 r  u2/FSM_sequential_state[0]_i_1/O
                         net (fo=12, routed)          0.345     4.960    u1/D[0]
    SLICE_X1Y0           FDCE                                         r  u1/instruction_read_address_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.656    20.656 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    22.077    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.202    23.351    u1/clk_IBUF_BUFG
    SLICE_X1Y0           FDCE                                         r  u1/instruction_read_address_reg[2]/C
                         clock pessimism              0.292    23.643    
                         clock uncertainty           -0.035    23.607    
    SLICE_X1Y0           FDCE (Setup_fdce_C_CE)      -0.303    23.304    u1/instruction_read_address_reg[2]
  -------------------------------------------------------------------
                         required time                         23.304    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                 18.345    

Slack (MET) :             18.345ns  (required time - arrival time)
  Source:                 u2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/instruction_read_address_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.291ns  (logic 0.506ns (39.192%)  route 0.785ns (60.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.351ns = ( 23.351 - 20.000 ) 
    Source Clock Delay      (SCD):    3.669ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.787     0.787 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.289    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.304     3.669    u2/clk_IBUF_BUFG
    SLICE_X2Y1           FDRE                                         r  u2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.393     4.062 f  u2/FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           0.440     4.502    u2/state[0]
    SLICE_X2Y1           LUT3 (Prop_lut3_I1_O)        0.113     4.615 r  u2/FSM_sequential_state[0]_i_1/O
                         net (fo=12, routed)          0.345     4.960    u1/D[0]
    SLICE_X1Y0           FDCE                                         r  u1/instruction_read_address_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.656    20.656 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    22.077    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.202    23.351    u1/clk_IBUF_BUFG
    SLICE_X1Y0           FDCE                                         r  u1/instruction_read_address_reg[3]/C
                         clock pessimism              0.292    23.643    
                         clock uncertainty           -0.035    23.607    
    SLICE_X1Y0           FDCE (Setup_fdce_C_CE)      -0.303    23.304    u1/instruction_read_address_reg[3]
  -------------------------------------------------------------------
                         required time                         23.304    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                 18.345    

Slack (MET) :             18.345ns  (required time - arrival time)
  Source:                 u2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/instruction_read_address_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.291ns  (logic 0.506ns (39.192%)  route 0.785ns (60.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.351ns = ( 23.351 - 20.000 ) 
    Source Clock Delay      (SCD):    3.669ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.787     0.787 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.289    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.304     3.669    u2/clk_IBUF_BUFG
    SLICE_X2Y1           FDRE                                         r  u2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.393     4.062 f  u2/FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           0.440     4.502    u2/state[0]
    SLICE_X2Y1           LUT3 (Prop_lut3_I1_O)        0.113     4.615 r  u2/FSM_sequential_state[0]_i_1/O
                         net (fo=12, routed)          0.345     4.960    u1/D[0]
    SLICE_X1Y0           FDCE                                         r  u1/instruction_read_address_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.656    20.656 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    22.077    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.202    23.351    u1/clk_IBUF_BUFG
    SLICE_X1Y0           FDCE                                         r  u1/instruction_read_address_reg[4]/C
                         clock pessimism              0.292    23.643    
                         clock uncertainty           -0.035    23.607    
    SLICE_X1Y0           FDCE (Setup_fdce_C_CE)      -0.303    23.304    u1/instruction_read_address_reg[4]
  -------------------------------------------------------------------
                         required time                         23.304    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                 18.345    

Slack (MET) :             18.345ns  (required time - arrival time)
  Source:                 u2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/instruction_read_address_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.291ns  (logic 0.506ns (39.192%)  route 0.785ns (60.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.351ns = ( 23.351 - 20.000 ) 
    Source Clock Delay      (SCD):    3.669ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.787     0.787 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.289    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.304     3.669    u2/clk_IBUF_BUFG
    SLICE_X2Y1           FDRE                                         r  u2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.393     4.062 f  u2/FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           0.440     4.502    u2/state[0]
    SLICE_X2Y1           LUT3 (Prop_lut3_I1_O)        0.113     4.615 r  u2/FSM_sequential_state[0]_i_1/O
                         net (fo=12, routed)          0.345     4.960    u1/D[0]
    SLICE_X1Y0           FDCE                                         r  u1/instruction_read_address_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.656    20.656 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    22.077    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.202    23.351    u1/clk_IBUF_BUFG
    SLICE_X1Y0           FDCE                                         r  u1/instruction_read_address_reg[5]/C
                         clock pessimism              0.292    23.643    
                         clock uncertainty           -0.035    23.607    
    SLICE_X1Y0           FDCE (Setup_fdce_C_CE)      -0.303    23.304    u1/instruction_read_address_reg[5]
  -------------------------------------------------------------------
                         required time                         23.304    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                 18.345    

Slack (MET) :             18.345ns  (required time - arrival time)
  Source:                 u2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/instruction_read_address_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.291ns  (logic 0.506ns (39.192%)  route 0.785ns (60.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.351ns = ( 23.351 - 20.000 ) 
    Source Clock Delay      (SCD):    3.669ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.787     0.787 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.502     2.289    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.304     3.669    u2/clk_IBUF_BUFG
    SLICE_X2Y1           FDRE                                         r  u2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.393     4.062 f  u2/FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           0.440     4.502    u2/state[0]
    SLICE_X2Y1           LUT3 (Prop_lut3_I1_O)        0.113     4.615 r  u2/FSM_sequential_state[0]_i_1/O
                         net (fo=12, routed)          0.345     4.960    u1/D[0]
    SLICE_X1Y0           FDCE                                         r  u1/instruction_read_address_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    M18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.656    20.656 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.421    22.077    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    22.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.202    23.351    u1/clk_IBUF_BUFG
    SLICE_X1Y0           FDCE                                         r  u1/instruction_read_address_reg[6]/C
                         clock pessimism              0.292    23.643    
                         clock uncertainty           -0.035    23.607    
    SLICE_X1Y0           FDCE (Setup_fdce_C_CE)      -0.303    23.304    u1/instruction_read_address_reg[6]
  -------------------------------------------------------------------
                         required time                         23.304    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                 18.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u1/u12/pc_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/instruction_read_address_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.171%)  route 0.110ns (43.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.596     1.423    u1/u12/clk_IBUF_BUFG
    SLICE_X0Y1           FDCE                                         r  u1/u12/pc_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141     1.564 r  u1/u12/pc_out_reg[7]/Q
                         net (fo=1, routed)           0.110     1.674    u1/pc_out[7]
    SLICE_X1Y0           FDCE                                         r  u1/instruction_read_address_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.867     1.940    u1/clk_IBUF_BUFG
    SLICE_X1Y0           FDCE                                         r  u1/instruction_read_address_reg[7]/C
                         clock pessimism             -0.501     1.439    
    SLICE_X1Y0           FDCE (Hold_fdce_C_D)         0.076     1.515    u1/instruction_read_address_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 u1/u12/pc_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/instruction_read_address_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (56.019%)  route 0.111ns (43.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.596     1.423    u1/u12/clk_IBUF_BUFG
    SLICE_X0Y1           FDCE                                         r  u1/u12/pc_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141     1.564 r  u1/u12/pc_out_reg[5]/Q
                         net (fo=1, routed)           0.111     1.675    u1/pc_out[5]
    SLICE_X1Y0           FDCE                                         r  u1/instruction_read_address_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.867     1.940    u1/clk_IBUF_BUFG
    SLICE_X1Y0           FDCE                                         r  u1/instruction_read_address_reg[5]/C
                         clock pessimism             -0.501     1.439    
    SLICE_X1Y0           FDCE (Hold_fdce_C_D)         0.075     1.514    u1/instruction_read_address_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u1/u12/pc_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/instruction_read_address_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.387%)  route 0.109ns (43.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.596     1.423    u1/u12/clk_IBUF_BUFG
    SLICE_X0Y1           FDCE                                         r  u1/u12/pc_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141     1.564 r  u1/u12/pc_out_reg[6]/Q
                         net (fo=1, routed)           0.109     1.673    u1/pc_out[6]
    SLICE_X1Y0           FDCE                                         r  u1/instruction_read_address_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.867     1.940    u1/clk_IBUF_BUFG
    SLICE_X1Y0           FDCE                                         r  u1/instruction_read_address_reg[6]/C
                         clock pessimism             -0.501     1.439    
    SLICE_X1Y0           FDCE (Hold_fdce_C_D)         0.071     1.510    u1/instruction_read_address_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u1/u12/pc_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/instruction_read_address_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.176%)  route 0.110ns (43.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.596     1.423    u1/u12/clk_IBUF_BUFG
    SLICE_X0Y1           FDCE                                         r  u1/u12/pc_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141     1.564 r  u1/u12/pc_out_reg[8]/Q
                         net (fo=1, routed)           0.110     1.674    u1/pc_out[8]
    SLICE_X1Y2           FDCE                                         r  u1/instruction_read_address_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.867     1.940    u1/clk_IBUF_BUFG
    SLICE_X1Y2           FDCE                                         r  u1/instruction_read_address_reg[8]/C
                         clock pessimism             -0.501     1.439    
    SLICE_X1Y2           FDCE (Hold_fdce_C_D)         0.070     1.509    u1/instruction_read_address_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 u1/u12/pc_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/instruction_read_address_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.006%)  route 0.115ns (44.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.596     1.423    u1/u12/clk_IBUF_BUFG
    SLICE_X0Y0           FDCE                                         r  u1/u12/pc_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.141     1.564 r  u1/u12/pc_out_reg[4]/Q
                         net (fo=1, routed)           0.115     1.679    u1/pc_out[4]
    SLICE_X1Y0           FDCE                                         r  u1/instruction_read_address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.867     1.940    u1/clk_IBUF_BUFG
    SLICE_X1Y0           FDCE                                         r  u1/instruction_read_address_reg[4]/C
                         clock pessimism             -0.504     1.436    
    SLICE_X1Y0           FDCE (Hold_fdce_C_D)         0.072     1.508    u1/instruction_read_address_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u1/u12/pc_out_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/instruction_read_address_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.281%)  route 0.114ns (44.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.596     1.423    u1/u12/clk_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  u1/u12/pc_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.141     1.564 r  u1/u12/pc_out_reg[10]/Q
                         net (fo=1, routed)           0.114     1.678    u1/pc_out[10]
    SLICE_X1Y2           FDCE                                         r  u1/instruction_read_address_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.867     1.940    u1/clk_IBUF_BUFG
    SLICE_X1Y2           FDCE                                         r  u1/instruction_read_address_reg[10]/C
                         clock pessimism             -0.504     1.436    
    SLICE_X1Y2           FDCE (Hold_fdce_C_D)         0.070     1.506    u1/instruction_read_address_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 u1/u12/pc_out_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/instruction_read_address_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.074%)  route 0.115ns (44.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.596     1.423    u1/u12/clk_IBUF_BUFG
    SLICE_X0Y2           FDCE                                         r  u1/u12/pc_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.141     1.564 r  u1/u12/pc_out_reg[11]/Q
                         net (fo=1, routed)           0.115     1.679    u1/pc_out[11]
    SLICE_X1Y2           FDCE                                         r  u1/instruction_read_address_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.867     1.940    u1/clk_IBUF_BUFG
    SLICE_X1Y2           FDCE                                         r  u1/instruction_read_address_reg[11]/C
                         clock pessimism             -0.504     1.436    
    SLICE_X1Y2           FDCE (Hold_fdce_C_D)         0.066     1.502    u1/instruction_read_address_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 u1/u12/pc_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/instruction_read_address_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.757%)  route 0.103ns (42.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.596     1.423    u1/u12/clk_IBUF_BUFG
    SLICE_X0Y0           FDCE                                         r  u1/u12/pc_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.141     1.564 r  u1/u12/pc_out_reg[3]/Q
                         net (fo=1, routed)           0.103     1.667    u1/pc_out[3]
    SLICE_X1Y0           FDCE                                         r  u1/instruction_read_address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.867     1.940    u1/clk_IBUF_BUFG
    SLICE_X1Y0           FDCE                                         r  u1/instruction_read_address_reg[3]/C
                         clock pessimism             -0.504     1.436    
    SLICE_X1Y0           FDCE (Hold_fdce_C_D)         0.047     1.483    u1/instruction_read_address_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 u1/u12/pc_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/instruction_read_address_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.747%)  route 0.103ns (42.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.596     1.423    u1/u12/clk_IBUF_BUFG
    SLICE_X0Y0           FDCE                                         r  u1/u12/pc_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.141     1.564 r  u1/u12/pc_out_reg[2]/Q
                         net (fo=1, routed)           0.103     1.667    u1/pc_out[2]
    SLICE_X1Y0           FDCE                                         r  u1/instruction_read_address_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.867     1.940    u1/clk_IBUF_BUFG
    SLICE_X1Y0           FDCE                                         r  u1/instruction_read_address_reg[2]/C
                         clock pessimism             -0.504     1.436    
    SLICE_X1Y0           FDCE (Hold_fdce_C_D)         0.047     1.483    u1/instruction_read_address_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 u1/u12/pc_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u1/instruction_read_address_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.130%)  route 0.106ns (42.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.596     1.423    u1/u12/clk_IBUF_BUFG
    SLICE_X0Y0           FDCE                                         r  u1/u12/pc_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.141     1.564 r  u1/u12/pc_out_reg[1]/Q
                         net (fo=1, routed)           0.106     1.670    u1/pc_out[1]
    SLICE_X1Y0           FDCE                                         r  u1/instruction_read_address_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    M18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.867     1.940    u1/clk_IBUF_BUFG
    SLICE_X1Y0           FDCE                                         r  u1/instruction_read_address_reg[1]/C
                         clock pessimism             -0.504     1.436    
    SLICE_X1Y0           FDCE (Hold_fdce_C_D)         0.046     1.482    u1/instruction_read_address_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X1Y2     u1/instruction_read_address_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X1Y2     u1/instruction_read_address_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X1Y0     u1/instruction_read_address_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X1Y0     u1/instruction_read_address_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X1Y0     u1/instruction_read_address_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X1Y0     u1/instruction_read_address_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X1Y0     u1/instruction_read_address_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X1Y0     u1/instruction_read_address_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X1Y0     u1/instruction_read_address_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y2     u1/instruction_read_address_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y2     u1/instruction_read_address_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y2     u1/instruction_read_address_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y2     u1/instruction_read_address_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y0     u1/instruction_read_address_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y0     u1/instruction_read_address_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y0     u1/instruction_read_address_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y0     u1/instruction_read_address_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y0     u1/instruction_read_address_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y0     u1/instruction_read_address_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y2     u1/instruction_read_address_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y2     u1/instruction_read_address_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y2     u1/instruction_read_address_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y2     u1/instruction_read_address_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y0     u1/instruction_read_address_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y0     u1/instruction_read_address_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y0     u1/instruction_read_address_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y0     u1/instruction_read_address_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y0     u1/instruction_read_address_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y0     u1/instruction_read_address_reg[3]/C



