\doxysection{NVIC Register Definition }
\hypertarget{group___n_v_i_c___r_e_g}{}\label{group___n_v_i_c___r_e_g}\index{NVIC Register Definition@{NVIC Register Definition}}


Register definitions for Nested Vectored Interrupt Controller (NVIC).  


\doxysubsubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_n_v_i_c___reg_def__t}{NVIC\+\_\+\+Reg\+Def\+\_\+t}}
\end{DoxyCompactItemize}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___n_v_i_c___r_e_g_ga01d5d6d14e5ddc3602597f71315ef112}{NVIC\+\_\+\+BASEADDR}}~(0x\+E000\+E100\+UL)
\item 
\#define \mbox{\hyperlink{group___n_v_i_c___r_e_g_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}~((\mbox{\hyperlink{struct_n_v_i_c___reg_def__t}{NVIC\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___n_v_i_c___r_e_g_ga01d5d6d14e5ddc3602597f71315ef112}{NVIC\+\_\+\+BASEADDR}})
\end{DoxyCompactItemize}
\doxysubsubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct NVIC\+\_\+\+Reg\+Def\+\_\+t \mbox{\hyperlink{group___n_v_i_c___r_e_g_ga1a6f911773212b59cc19775cb4c41e37}{NVIC\+\_\+\+Reg\+Def\+\_\+t}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Register definitions for Nested Vectored Interrupt Controller (NVIC). 

\begin{DoxyRefDesc}{Todo}
\item[\mbox{\hyperlink{todo__todo000012}{Todo}}]Complete for other peripherals \end{DoxyRefDesc}


\label{doc-define-members}
\Hypertarget{group___n_v_i_c___r_e_g_doc-define-members}
\doxysubsection{Macro Definition Documentation}
\Hypertarget{group___n_v_i_c___r_e_g_gac8e97e8ce56ae9f57da1363a937f8a17}\index{NVIC Register Definition@{NVIC Register Definition}!NVIC@{NVIC}}
\index{NVIC@{NVIC}!NVIC Register Definition@{NVIC Register Definition}}
\doxysubsubsection{\texorpdfstring{NVIC}{NVIC}}
{\footnotesize\ttfamily \label{group___n_v_i_c___r_e_g_gac8e97e8ce56ae9f57da1363a937f8a17} 
\#define NVIC~((\mbox{\hyperlink{struct_n_v_i_c___reg_def__t}{NVIC\+\_\+\+Reg\+Def\+\_\+t}}\texorpdfstring{$\ast$}{*})\mbox{\hyperlink{group___n_v_i_c___r_e_g_ga01d5d6d14e5ddc3602597f71315ef112}{NVIC\+\_\+\+BASEADDR}})}



Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00586}{586}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___n_v_i_c___r_e_g_ga01d5d6d14e5ddc3602597f71315ef112}\index{NVIC Register Definition@{NVIC Register Definition}!NVIC\_BASEADDR@{NVIC\_BASEADDR}}
\index{NVIC\_BASEADDR@{NVIC\_BASEADDR}!NVIC Register Definition@{NVIC Register Definition}}
\doxysubsubsection{\texorpdfstring{NVIC\_BASEADDR}{NVIC\_BASEADDR}}
{\footnotesize\ttfamily \label{group___n_v_i_c___r_e_g_ga01d5d6d14e5ddc3602597f71315ef112} 
\#define NVIC\+\_\+\+BASEADDR~(0x\+E000\+E100\+UL)}



Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00559}{559}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.



\label{doc-typedef-members}
\Hypertarget{group___n_v_i_c___r_e_g_doc-typedef-members}
\doxysubsection{Typedef Documentation}
\Hypertarget{group___n_v_i_c___r_e_g_ga1a6f911773212b59cc19775cb4c41e37}\index{NVIC Register Definition@{NVIC Register Definition}!NVIC\_RegDef\_t@{NVIC\_RegDef\_t}}
\index{NVIC\_RegDef\_t@{NVIC\_RegDef\_t}!NVIC Register Definition@{NVIC Register Definition}}
\doxysubsubsection{\texorpdfstring{NVIC\_RegDef\_t}{NVIC\_RegDef\_t}}
{\footnotesize\ttfamily \label{group___n_v_i_c___r_e_g_ga1a6f911773212b59cc19775cb4c41e37} 
typedef struct NVIC\+\_\+\+Reg\+Def\+\_\+t NVIC\+\_\+\+Reg\+Def\+\_\+t}

