<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="scfifo_sap" module="FIFO" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2013 05 17 09:58:13.488" version="4.9" type="Module" synthesis="synplify" source_format="VHDL">
  <Package>
		<File name="scfifo_sap.lpc" type="lpc" modified="2013 05 17 09:58:12.708"/>
		<File name="scfifo_sap.vhd" type="top_level_vhdl" modified="2013 05 17 09:58:12.755"/>
		<File name="scfifo_sap_tmpl.vhd" type="template_vhdl" modified="2013 05 17 09:58:12.755"/>
		<File name="tb_scfifo_sap_tmpl.vhd" type="testbench_vhdl" modified="2013 05 17 09:58:12.755"/>
  </Package>
</DiamondModule>
