// Seed: 1490957194
module module_0 (
    input wor id_0
);
  assign id_2 = 1;
  module_2 modCall_1 (
      id_2,
      id_2
  );
  wire id_3;
  wire id_4;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output logic id_1,
    output wor id_2,
    input wand id_3,
    input tri1 id_4,
    input wire id_5,
    input logic id_6,
    output supply0 id_7,
    output tri0 id_8,
    input tri1 id_9
);
  wire id_11;
  always begin : LABEL_0
    id_1 <= id_6;
  end
  module_0 modCall_1 (id_3);
  wire id_12;
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
endmodule
