// Seed: 1711084548
module module_0 (
    output id_0,
    output logic id_1,
    input logic id_2
);
  type_9(
      1, id_2, 1
  );
  logic id_3;
  logic id_4 = id_3;
  logic id_5;
  type_13(
      1, id_4 - 1 && id_1
  );
  logic id_6;
endmodule
module module_1 (
    output logic id_0,
    input id_1
    , id_5,
    input id_2,
    input id_3,
    output id_4
);
endmodule
