Time resolution is 1 ps
$finish called at time : 70 ns : File "E:/Projects/Studying/Computer Principles and Design in Verilog HDL/C4 Instruction Set Architecture/code/code.srcs/sim_1/new/alu_test.v" Line 34
