# Hi there, I'm Ryan Morales ðŸ‘‹

[![GitHub followers](https://img.shields.io/github/followers/xilinx-warrior?label=Follow&style=social)](https://github.com/xilinx-warrior?tab=followers)
[![LinkedIn](https://img.shields.io/badge/LinkedIn-Connect-blue)](https://www.linkedin.com/in/ryan-morales-a2320a324)
[![Twitter Follow](https://img.shields.io/twitter/follow/ryanmorales7393?style=social)](https://x.com/ryanmorales7393)

---

I'm a passionate developer with a deep interest in hardware design, FPGA programming, and embedded systems. My work mainly revolves around creating and optimizing hardware architectures, but I also enjoy contributing to open-source software projects.

- ðŸ’» **Languages:** VHDL, Verilog, C, C++, Python, and more.
- ðŸ“š **Currently Learning:** Advanced FPGA architectures and AI hardware accelerators.
- ðŸ’¡ **Interests:** Hardware design, low-level programming, hardware-software co-design, and technology trends.

![VHDL](https://img.shields.io/badge/VHDL-007ACC?style=for-the-badge&logo=VHDL&logoColor=white)
![Verilog](https://img.shields.io/badge/Verilog-FF9900?style=for-the-badge&logo=Verilog&logoColor=white)
![FPGA](https://img.shields.io/badge/FPGA-023047?style=for-the-badge&logo=Xilinx&logoColor=white)
![Python](https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white)
![C++](https://img.shields.io/badge/C++-00599C?style=for-the-badge&logo=c%2B%2B&logoColor=white)
![IoT](https://img.shields.io/badge/IoT-0082FC?style=for-the-badge&logo=internet-of-things&logoColor=white)
![Firmware](https://img.shields.io/badge/Firmware-8A2BE2?style=for-the-badge&logo=firmware&logoColor=white)
![Xilinx](https://img.shields.io/badge/Xilinx-F7DF1E?style=for-the-badge&logo=xilinx&logoColor=black)
![TensorFlow Lite](https://img.shields.io/badge/TensorFlow_Lite-FF6F00?style=for-the-badge&logo=tensorflow&logoColor=white)
