Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 0d70690dd12345f2b358a01d096bea40 --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L unisims_ver -L unimacro_ver -L secureip --snapshot LedDriver_tb_behav xil_defaultlib.LedDriver_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 10 for port rd_addr [D:/Repositories/FPGA/Xilinx/Vivado/LED Driver/LED Driver.srcs/sim_1/new/LedDriver_tb.v:35]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port A [D:/Repositories/FPGA/Xilinx/Vivado/LED Driver/LED Driver.srcs/sim_1/new/LedDriver_tb.v:39]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port RED [D:/Repositories/FPGA/Xilinx/Vivado/LED Driver/LED Driver.srcs/sim_1/new/LedDriver_tb.v:40]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port GREEN [D:/Repositories/FPGA/Xilinx/Vivado/LED Driver/LED Driver.srcs/sim_1/new/LedDriver_tb.v:41]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port BLUE [D:/Repositories/FPGA/Xilinx/Vivado/LED Driver/LED Driver.srcs/sim_1/new/LedDriver_tb.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LedDriver
Compiling module xil_defaultlib.LedDriver_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot LedDriver_tb_behav
