Analysis & Synthesis report for hw2
Sun Oct  9 20:41:57 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: card_stack:tab_gen[0].tableau
 13. Parameter Settings for User Entity Instance: card_stack:tab_gen[1].tableau
 14. Parameter Settings for User Entity Instance: card_stack:tab_gen[2].tableau
 15. Parameter Settings for User Entity Instance: card_stack:tab_gen[3].tableau
 16. Parameter Settings for User Entity Instance: card_stack:tab_gen[4].tableau
 17. Parameter Settings for User Entity Instance: card_stack:tab_gen[5].tableau
 18. Parameter Settings for User Entity Instance: card_stack:tab_gen[6].tableau
 19. Parameter Settings for User Entity Instance: card_stack:tab_gen[7].tableau
 20. Parameter Settings for User Entity Instance: card_stack:home_free_gen[0].home
 21. Parameter Settings for User Entity Instance: card_stack:home_free_gen[0].free
 22. Parameter Settings for User Entity Instance: card_stack:home_free_gen[1].home
 23. Parameter Settings for User Entity Instance: card_stack:home_free_gen[1].free
 24. Parameter Settings for User Entity Instance: card_stack:home_free_gen[2].home
 25. Parameter Settings for User Entity Instance: card_stack:home_free_gen[2].free
 26. Parameter Settings for User Entity Instance: card_stack:home_free_gen[3].home
 27. Parameter Settings for User Entity Instance: card_stack:home_free_gen[3].free
 28. Port Connectivity Checks: "card_stack:home_free_gen[3].free"
 29. Port Connectivity Checks: "card_stack:home_free_gen[3].home"
 30. Port Connectivity Checks: "card_stack:home_free_gen[2].free"
 31. Port Connectivity Checks: "card_stack:home_free_gen[2].home"
 32. Port Connectivity Checks: "card_stack:home_free_gen[1].free"
 33. Port Connectivity Checks: "card_stack:home_free_gen[1].home"
 34. Port Connectivity Checks: "card_stack:home_free_gen[0].free"
 35. Port Connectivity Checks: "card_stack:home_free_gen[0].home"
 36. Port Connectivity Checks: "card_stack:tab_gen[7].tableau"
 37. Port Connectivity Checks: "card_stack:tab_gen[6].tableau"
 38. Port Connectivity Checks: "card_stack:tab_gen[5].tableau"
 39. Port Connectivity Checks: "card_stack:tab_gen[4].tableau"
 40. Port Connectivity Checks: "card_stack:tab_gen[3].tableau"
 41. Port Connectivity Checks: "card_stack:tab_gen[2].tableau"
 42. Port Connectivity Checks: "card_stack:tab_gen[1].tableau"
 43. Port Connectivity Checks: "card_stack:tab_gen[0].tableau"
 44. Port Connectivity Checks: "freecell_logic:invalid_detect"
 45. Post-Synthesis Netlist Statistics for Top Partition
 46. Elapsed Time Per Partition
 47. Analysis & Synthesis Messages
 48. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Oct  9 20:41:57 2022       ;
; Quartus Prime Version           ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                   ; hw2                                         ;
; Top-level Entity Name           ; freecellPlayer                              ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1604                                        ;
; Total pins                      ; 10                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; freecellPlayer     ; hw2                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                              ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                ; Library ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------------+---------+
; p2/order_validator.v             ; yes             ; User Verilog HDL File  ; /home/bscholar/Documents/ECSE318/hw2/p2/order_validator.v   ;         ;
; p2/card_stack.v                  ; yes             ; User Verilog HDL File  ; /home/bscholar/Documents/ECSE318/hw2/p2/card_stack.v        ;         ;
; p2/freecellPlayer.v              ; yes             ; User Verilog HDL File  ; /home/bscholar/Documents/ECSE318/hw2/p2/freecellPlayer.v    ;         ;
; p2/freecell_notation.v           ; yes             ; User Verilog HDL File  ; /home/bscholar/Documents/ECSE318/hw2/p2/freecell_notation.v ;         ;
; p2/decoder.v                     ; yes             ; User Verilog HDL File  ; /home/bscholar/Documents/ECSE318/hw2/p2/decoder.v           ;         ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 1614        ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 2339        ;
;     -- 7 input functions                    ; 298         ;
;     -- 6 input functions                    ; 546         ;
;     -- 5 input functions                    ; 193         ;
;     -- 4 input functions                    ; 50          ;
;     -- <=3 input functions                  ; 1252        ;
;                                             ;             ;
; Dedicated logic registers                   ; 1604        ;
;                                             ;             ;
; I/O pins                                    ; 10          ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 1604        ;
; Total fan-out                               ; 12885       ;
; Average fan-out                             ; 3.25        ;
+---------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                 ;
+---------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node            ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                               ; Entity Name     ; Library Name ;
+---------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------+-----------------+--------------+
; |freecellPlayer                       ; 2339 (95)           ; 1604 (0)                  ; 0                 ; 0          ; 10   ; 0            ; |freecellPlayer                                                   ; freecellPlayer  ; work         ;
;    |card_stack:home_free_gen[0].free| ; 14 (14)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |freecellPlayer|card_stack:home_free_gen[0].free                  ; card_stack      ; work         ;
;    |card_stack:home_free_gen[0].home| ; 43 (43)             ; 83 (83)                   ; 0                 ; 0          ; 0    ; 0            ; |freecellPlayer|card_stack:home_free_gen[0].home                  ; card_stack      ; work         ;
;    |card_stack:home_free_gen[1].free| ; 15 (15)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |freecellPlayer|card_stack:home_free_gen[1].free                  ; card_stack      ; work         ;
;    |card_stack:home_free_gen[1].home| ; 53 (53)             ; 70 (70)                   ; 0                 ; 0          ; 0    ; 0            ; |freecellPlayer|card_stack:home_free_gen[1].home                  ; card_stack      ; work         ;
;    |card_stack:home_free_gen[2].free| ; 15 (15)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |freecellPlayer|card_stack:home_free_gen[2].free                  ; card_stack      ; work         ;
;    |card_stack:home_free_gen[2].home| ; 51 (51)             ; 70 (70)                   ; 0                 ; 0          ; 0    ; 0            ; |freecellPlayer|card_stack:home_free_gen[2].home                  ; card_stack      ; work         ;
;    |card_stack:home_free_gen[3].free| ; 15 (15)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |freecellPlayer|card_stack:home_free_gen[3].free                  ; card_stack      ; work         ;
;    |card_stack:home_free_gen[3].home| ; 49 (49)             ; 57 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |freecellPlayer|card_stack:home_free_gen[3].home                  ; card_stack      ; work         ;
;    |card_stack:tab_gen[0].tableau|    ; 242 (242)           ; 162 (162)                 ; 0                 ; 0          ; 0    ; 0            ; |freecellPlayer|card_stack:tab_gen[0].tableau                     ; card_stack      ; work         ;
;    |card_stack:tab_gen[1].tableau|    ; 250 (250)           ; 162 (162)                 ; 0                 ; 0          ; 0    ; 0            ; |freecellPlayer|card_stack:tab_gen[1].tableau                     ; card_stack      ; work         ;
;    |card_stack:tab_gen[2].tableau|    ; 221 (221)           ; 162 (162)                 ; 0                 ; 0          ; 0    ; 0            ; |freecellPlayer|card_stack:tab_gen[2].tableau                     ; card_stack      ; work         ;
;    |card_stack:tab_gen[3].tableau|    ; 250 (250)           ; 162 (162)                 ; 0                 ; 0          ; 0    ; 0            ; |freecellPlayer|card_stack:tab_gen[3].tableau                     ; card_stack      ; work         ;
;    |card_stack:tab_gen[4].tableau|    ; 254 (254)           ; 162 (162)                 ; 0                 ; 0          ; 0    ; 0            ; |freecellPlayer|card_stack:tab_gen[4].tableau                     ; card_stack      ; work         ;
;    |card_stack:tab_gen[5].tableau|    ; 244 (244)           ; 162 (162)                 ; 0                 ; 0          ; 0    ; 0            ; |freecellPlayer|card_stack:tab_gen[5].tableau                     ; card_stack      ; work         ;
;    |card_stack:tab_gen[6].tableau|    ; 248 (248)           ; 162 (162)                 ; 0                 ; 0          ; 0    ; 0            ; |freecellPlayer|card_stack:tab_gen[6].tableau                     ; card_stack      ; work         ;
;    |card_stack:tab_gen[7].tableau|    ; 251 (251)           ; 162 (162)                 ; 0                 ; 0          ; 0    ; 0            ; |freecellPlayer|card_stack:tab_gen[7].tableau                     ; card_stack      ; work         ;
;    |decoder2to4:free_src_dec|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |freecellPlayer|decoder2to4:free_src_dec                          ; decoder2to4     ; work         ;
;    |decoder3to8:tab_dest_dec|         ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |freecellPlayer|decoder3to8:tab_dest_dec                          ; decoder3to8     ; work         ;
;    |freecell_logic:invalid_detect|    ; 16 (3)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |freecellPlayer|freecell_logic:invalid_detect                     ; freecell_logic  ; work         ;
;       |order_validator:ord|           ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |freecellPlayer|freecell_logic:invalid_detect|order_validator:ord ; order_validator ; work         ;
+---------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                     ;
+-----------------------------------------------+----------------------------------------+
; Register name                                 ; Reason for Removal                     ;
+-----------------------------------------------+----------------------------------------+
; card_stack:home_free_gen[1].home|all_cards~76 ; Stuck at GND due to stuck port data_in ;
; card_stack:home_free_gen[1].home|all_cards~70 ; Stuck at GND due to stuck port data_in ;
; card_stack:home_free_gen[1].home|all_cards~64 ; Stuck at GND due to stuck port data_in ;
; card_stack:home_free_gen[1].home|all_cards~58 ; Stuck at GND due to stuck port data_in ;
; card_stack:home_free_gen[1].home|all_cards~52 ; Stuck at GND due to stuck port data_in ;
; card_stack:home_free_gen[1].home|all_cards~46 ; Stuck at GND due to stuck port data_in ;
; card_stack:home_free_gen[1].home|all_cards~40 ; Stuck at GND due to stuck port data_in ;
; card_stack:home_free_gen[1].home|all_cards~34 ; Stuck at GND due to stuck port data_in ;
; card_stack:home_free_gen[1].home|all_cards~28 ; Stuck at GND due to stuck port data_in ;
; card_stack:home_free_gen[1].home|all_cards~22 ; Stuck at GND due to stuck port data_in ;
; card_stack:home_free_gen[1].home|all_cards~16 ; Stuck at GND due to stuck port data_in ;
; card_stack:home_free_gen[1].home|all_cards~10 ; Stuck at GND due to stuck port data_in ;
; card_stack:home_free_gen[1].home|all_cards~4  ; Stuck at GND due to stuck port data_in ;
; card_stack:home_free_gen[3].home|all_cards~76 ; Stuck at GND due to stuck port data_in ;
; card_stack:home_free_gen[3].home|all_cards~70 ; Stuck at GND due to stuck port data_in ;
; card_stack:home_free_gen[3].home|all_cards~64 ; Stuck at GND due to stuck port data_in ;
; card_stack:home_free_gen[3].home|all_cards~58 ; Stuck at GND due to stuck port data_in ;
; card_stack:home_free_gen[3].home|all_cards~52 ; Stuck at GND due to stuck port data_in ;
; card_stack:home_free_gen[3].home|all_cards~46 ; Stuck at GND due to stuck port data_in ;
; card_stack:home_free_gen[3].home|all_cards~40 ; Stuck at GND due to stuck port data_in ;
; card_stack:home_free_gen[3].home|all_cards~34 ; Stuck at GND due to stuck port data_in ;
; card_stack:home_free_gen[3].home|all_cards~28 ; Stuck at GND due to stuck port data_in ;
; card_stack:home_free_gen[3].home|all_cards~22 ; Stuck at GND due to stuck port data_in ;
; card_stack:home_free_gen[3].home|all_cards~16 ; Stuck at GND due to stuck port data_in ;
; card_stack:home_free_gen[3].home|all_cards~10 ; Stuck at GND due to stuck port data_in ;
; card_stack:home_free_gen[3].home|all_cards~4  ; Stuck at GND due to stuck port data_in ;
; card_stack:home_free_gen[2].home|all_cards~77 ; Stuck at GND due to stuck port data_in ;
; card_stack:home_free_gen[2].home|all_cards~71 ; Stuck at GND due to stuck port data_in ;
; card_stack:home_free_gen[2].home|all_cards~65 ; Stuck at GND due to stuck port data_in ;
; card_stack:home_free_gen[2].home|all_cards~59 ; Stuck at GND due to stuck port data_in ;
; card_stack:home_free_gen[2].home|all_cards~53 ; Stuck at GND due to stuck port data_in ;
; card_stack:home_free_gen[2].home|all_cards~47 ; Stuck at GND due to stuck port data_in ;
; card_stack:home_free_gen[2].home|all_cards~41 ; Stuck at GND due to stuck port data_in ;
; card_stack:home_free_gen[2].home|all_cards~35 ; Stuck at GND due to stuck port data_in ;
; card_stack:home_free_gen[2].home|all_cards~29 ; Stuck at GND due to stuck port data_in ;
; card_stack:home_free_gen[2].home|all_cards~23 ; Stuck at GND due to stuck port data_in ;
; card_stack:home_free_gen[2].home|all_cards~17 ; Stuck at GND due to stuck port data_in ;
; card_stack:home_free_gen[2].home|all_cards~11 ; Stuck at GND due to stuck port data_in ;
; card_stack:home_free_gen[2].home|all_cards~5  ; Stuck at GND due to stuck port data_in ;
; card_stack:home_free_gen[3].home|all_cards~77 ; Stuck at GND due to stuck port data_in ;
; card_stack:home_free_gen[3].home|all_cards~71 ; Stuck at GND due to stuck port data_in ;
; card_stack:home_free_gen[3].home|all_cards~65 ; Stuck at GND due to stuck port data_in ;
; card_stack:home_free_gen[3].home|all_cards~59 ; Stuck at GND due to stuck port data_in ;
; card_stack:home_free_gen[3].home|all_cards~53 ; Stuck at GND due to stuck port data_in ;
; card_stack:home_free_gen[3].home|all_cards~47 ; Stuck at GND due to stuck port data_in ;
; card_stack:home_free_gen[3].home|all_cards~41 ; Stuck at GND due to stuck port data_in ;
; card_stack:home_free_gen[3].home|all_cards~35 ; Stuck at GND due to stuck port data_in ;
; card_stack:home_free_gen[3].home|all_cards~29 ; Stuck at GND due to stuck port data_in ;
; card_stack:home_free_gen[3].home|all_cards~23 ; Stuck at GND due to stuck port data_in ;
; card_stack:home_free_gen[3].home|all_cards~17 ; Stuck at GND due to stuck port data_in ;
; card_stack:home_free_gen[3].home|all_cards~11 ; Stuck at GND due to stuck port data_in ;
; card_stack:home_free_gen[3].home|all_cards~5  ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 52        ;                                        ;
+-----------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1604  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1580  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------+
; Inverted Register Statistics                         ;
+--------------------------------------------+---------+
; Inverted Register                          ; Fan out ;
+--------------------------------------------+---------+
; card_stack:tab_gen[4].tableau|num_cards[1] ; 19      ;
; card_stack:tab_gen[4].tableau|num_cards[2] ; 18      ;
; card_stack:tab_gen[5].tableau|num_cards[1] ; 19      ;
; card_stack:tab_gen[5].tableau|num_cards[2] ; 18      ;
; card_stack:tab_gen[6].tableau|num_cards[1] ; 19      ;
; card_stack:tab_gen[6].tableau|num_cards[2] ; 18      ;
; card_stack:tab_gen[7].tableau|num_cards[1] ; 19      ;
; card_stack:tab_gen[7].tableau|num_cards[2] ; 18      ;
; card_stack:tab_gen[0].tableau|num_cards[1] ; 19      ;
; card_stack:tab_gen[0].tableau|num_cards[2] ; 18      ;
; card_stack:tab_gen[0].tableau|num_cards[0] ; 61      ;
; card_stack:tab_gen[1].tableau|num_cards[1] ; 19      ;
; card_stack:tab_gen[1].tableau|num_cards[2] ; 18      ;
; card_stack:tab_gen[1].tableau|num_cards[0] ; 61      ;
; card_stack:tab_gen[2].tableau|num_cards[1] ; 19      ;
; card_stack:tab_gen[2].tableau|num_cards[2] ; 18      ;
; card_stack:tab_gen[2].tableau|num_cards[0] ; 61      ;
; card_stack:tab_gen[3].tableau|num_cards[1] ; 19      ;
; card_stack:tab_gen[3].tableau|num_cards[2] ; 18      ;
; card_stack:tab_gen[3].tableau|num_cards[0] ; 61      ;
; Total number of inverted registers = 20    ;         ;
+--------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |freecellPlayer|card_stack:tab_gen[0].tableau|num_cards[5] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |freecellPlayer|card_stack:tab_gen[1].tableau|num_cards[3] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |freecellPlayer|card_stack:tab_gen[2].tableau|num_cards[5] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |freecellPlayer|card_stack:tab_gen[3].tableau|num_cards[3] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |freecellPlayer|card_stack:tab_gen[4].tableau|num_cards[4] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |freecellPlayer|card_stack:tab_gen[5].tableau|num_cards[5] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |freecellPlayer|card_stack:tab_gen[6].tableau|num_cards[5] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |freecellPlayer|card_stack:tab_gen[7].tableau|num_cards[5] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |freecellPlayer|card_stack:tab_gen[0].tableau|num_cards[0] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |freecellPlayer|card_stack:tab_gen[1].tableau|num_cards[2] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |freecellPlayer|card_stack:tab_gen[2].tableau|num_cards[2] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |freecellPlayer|card_stack:tab_gen[3].tableau|num_cards[0] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |freecellPlayer|card_stack:tab_gen[4].tableau|num_cards[2] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |freecellPlayer|card_stack:tab_gen[5].tableau|num_cards[1] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |freecellPlayer|card_stack:tab_gen[6].tableau|num_cards[2] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |freecellPlayer|card_stack:tab_gen[7].tableau|num_cards[2] ;
; 12:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |freecellPlayer|src_empty                                  ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |freecellPlayer|Selector7                                  ;
; 20:1               ; 6 bits    ; 78 LEs        ; 78 LEs               ; 0 LEs                  ; No         ; |freecellPlayer|Selector0                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: card_stack:tab_gen[0].tableau    ;
+----------------+--------------------------------------------+-----------------+
; Parameter Name ; Value                                      ; Type            ;
+----------------+--------------------------------------------+-----------------+
; MAX_SIZE       ; 26                                         ; Signed Integer  ;
; INITIAL_N      ; 7                                          ; Signed Integer  ;
; INITIAL_CARDS  ; 110011001010001001000101110010000000100000 ; Unsigned Binary ;
+----------------+--------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: card_stack:tab_gen[1].tableau    ;
+----------------+--------------------------------------------+-----------------+
; Parameter Name ; Value                                      ; Type            ;
+----------------+--------------------------------------------+-----------------+
; MAX_SIZE       ; 26                                         ; Signed Integer  ;
; INITIAL_N      ; 7                                          ; Signed Integer  ;
; INITIAL_CARDS  ; 110100111001100111010011100101101100100001 ; Unsigned Binary ;
+----------------+--------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: card_stack:tab_gen[2].tableau    ;
+----------------+--------------------------------------------+-----------------+
; Parameter Name ; Value                                      ; Type            ;
+----------------+--------------------------------------------+-----------------+
; MAX_SIZE       ; 26                                         ; Signed Integer  ;
; INITIAL_N      ; 7                                          ; Signed Integer  ;
; INITIAL_CARDS  ; 111010010110011000010101010001111100010000 ; Unsigned Binary ;
+----------------+--------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: card_stack:tab_gen[3].tableau    ;
+----------------+--------------------------------------------+-----------------+
; Parameter Name ; Value                                      ; Type            ;
+----------------+--------------------------------------------+-----------------+
; MAX_SIZE       ; 26                                         ; Signed Integer  ;
; INITIAL_N      ; 7                                          ; Signed Integer  ;
; INITIAL_CARDS  ; 100011110000011011010100110110101000110111 ; Unsigned Binary ;
+----------------+--------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: card_stack:tab_gen[4].tableau ;
+----------------+--------------------------------------+--------------------+
; Parameter Name ; Value                                ; Type               ;
+----------------+--------------------------------------+--------------------+
; MAX_SIZE       ; 26                                   ; Signed Integer     ;
; INITIAL_N      ; 6                                    ; Signed Integer     ;
; INITIAL_CARDS  ; 001011101010111011110101000001111000 ; Unsigned Binary    ;
+----------------+--------------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: card_stack:tab_gen[5].tableau ;
+----------------+--------------------------------------+--------------------+
; Parameter Name ; Value                                ; Type               ;
+----------------+--------------------------------------+--------------------+
; MAX_SIZE       ; 26                                   ; Signed Integer     ;
; INITIAL_N      ; 6                                    ; Signed Integer     ;
; INITIAL_CARDS  ; 000100001100010010001000100010110001 ; Unsigned Binary    ;
+----------------+--------------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: card_stack:tab_gen[6].tableau ;
+----------------+--------------------------------------+--------------------+
; Parameter Name ; Value                                ; Type               ;
+----------------+--------------------------------------+--------------------+
; MAX_SIZE       ; 26                                   ; Signed Integer     ;
; INITIAL_N      ; 6                                    ; Signed Integer     ;
; INITIAL_CARDS  ; 100100000010101011000110011100011001 ; Unsigned Binary    ;
+----------------+--------------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: card_stack:tab_gen[7].tableau ;
+----------------+--------------------------------------+--------------------+
; Parameter Name ; Value                                ; Type               ;
+----------------+--------------------------------------+--------------------+
; MAX_SIZE       ; 26                                   ; Signed Integer     ;
; INITIAL_N      ; 6                                    ; Signed Integer     ;
; INITIAL_CARDS  ; 011010000011101001010111100110000111 ; Unsigned Binary    ;
+----------------+--------------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: card_stack:home_free_gen[0].home ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; MAX_SIZE       ; 13    ; Signed Integer                                       ;
; INITIAL_N      ; 0     ; Signed Integer                                       ;
; INITIAL_CARDS  ; 00    ; Unsigned Binary                                      ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: card_stack:home_free_gen[0].free ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; MAX_SIZE       ; 1     ; Signed Integer                                       ;
; INITIAL_N      ; 0     ; Signed Integer                                       ;
; INITIAL_CARDS  ; 00    ; Unsigned Binary                                      ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: card_stack:home_free_gen[1].home ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; MAX_SIZE       ; 13    ; Signed Integer                                       ;
; INITIAL_N      ; 0     ; Signed Integer                                       ;
; INITIAL_CARDS  ; 00    ; Unsigned Binary                                      ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: card_stack:home_free_gen[1].free ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; MAX_SIZE       ; 1     ; Signed Integer                                       ;
; INITIAL_N      ; 0     ; Signed Integer                                       ;
; INITIAL_CARDS  ; 00    ; Unsigned Binary                                      ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: card_stack:home_free_gen[2].home ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; MAX_SIZE       ; 13    ; Signed Integer                                       ;
; INITIAL_N      ; 0     ; Signed Integer                                       ;
; INITIAL_CARDS  ; 00    ; Unsigned Binary                                      ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: card_stack:home_free_gen[2].free ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; MAX_SIZE       ; 1     ; Signed Integer                                       ;
; INITIAL_N      ; 0     ; Signed Integer                                       ;
; INITIAL_CARDS  ; 00    ; Unsigned Binary                                      ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: card_stack:home_free_gen[3].home ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; MAX_SIZE       ; 13    ; Signed Integer                                       ;
; INITIAL_N      ; 0     ; Signed Integer                                       ;
; INITIAL_CARDS  ; 00    ; Unsigned Binary                                      ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: card_stack:home_free_gen[3].free ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; MAX_SIZE       ; 1     ; Signed Integer                                       ;
; INITIAL_N      ; 0     ; Signed Integer                                       ;
; INITIAL_CARDS  ; 00    ; Unsigned Binary                                      ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "card_stack:home_free_gen[3].free"                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; num_cards ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "card_stack:home_free_gen[3].home"                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; pop       ; Input  ; Info     ; Stuck at GND                                                                        ;
; num_cards ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "card_stack:home_free_gen[2].free"                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; num_cards ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "card_stack:home_free_gen[2].home"                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; pop       ; Input  ; Info     ; Stuck at GND                                                                        ;
; num_cards ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "card_stack:home_free_gen[1].free"                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; num_cards ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "card_stack:home_free_gen[1].home"                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; pop       ; Input  ; Info     ; Stuck at GND                                                                        ;
; num_cards ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "card_stack:home_free_gen[0].free"                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; num_cards ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "card_stack:home_free_gen[0].home"                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; pop       ; Input  ; Info     ; Stuck at GND                                                                        ;
; num_cards ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "card_stack:tab_gen[7].tableau"                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; num_cards ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "card_stack:tab_gen[6].tableau"                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; num_cards ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "card_stack:tab_gen[5].tableau"                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; num_cards ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "card_stack:tab_gen[4].tableau"                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; num_cards ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "card_stack:tab_gen[3].tableau"                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; num_cards ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "card_stack:tab_gen[2].tableau"                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; num_cards ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "card_stack:tab_gen[1].tableau"                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; num_cards ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "card_stack:tab_gen[0].tableau"                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; num_cards ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "freecell_logic:invalid_detect"                                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; invalid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1604                        ;
;     ENA               ; 1580                        ;
;     plain             ; 24                          ;
; arriav_lcell_comb     ; 2339                        ;
;     arith             ; 48                          ;
;         1 data inputs ; 8                           ;
;         3 data inputs ; 40                          ;
;     extend            ; 298                         ;
;         7 data inputs ; 298                         ;
;     normal            ; 1993                        ;
;         1 data inputs ; 1070                        ;
;         2 data inputs ; 81                          ;
;         3 data inputs ; 53                          ;
;         4 data inputs ; 50                          ;
;         5 data inputs ; 193                         ;
;         6 data inputs ; 546                         ;
; boundary_port         ; 10                          ;
;                       ;                             ;
; Max LUT depth         ; 16.10                       ;
; Average LUT depth     ; 13.33                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Sun Oct  9 20:41:45 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off hw2 -c hw2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file p2/order_validator.v
    Info (12023): Found entity 1: order_validator File: /home/bscholar/Documents/ECSE318/hw2/p2/order_validator.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file p2/card_stack.v
    Info (12023): Found entity 1: card_stack File: /home/bscholar/Documents/ECSE318/hw2/p2/card_stack.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file p2/testFreecell.v
    Info (12023): Found entity 1: testFreecell File: /home/bscholar/Documents/ECSE318/hw2/p2/testFreecell.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file p2/mux8x1.v
    Info (12023): Found entity 1: mux8x1 File: /home/bscholar/Documents/ECSE318/hw2/p2/mux8x1.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file p2/mux2x1.v
    Info (12023): Found entity 1: mux2x1 File: /home/bscholar/Documents/ECSE318/hw2/p2/mux2x1.v Line: 3
Info (12021): Found 2 design units, including 2 entities, in source file p2/freecellPlayer.v
    Info (12023): Found entity 1: freecellPlayer File: /home/bscholar/Documents/ECSE318/hw2/p2/freecellPlayer.v Line: 3
    Info (12023): Found entity 2: freecell_logic File: /home/bscholar/Documents/ECSE318/hw2/p2/freecellPlayer.v Line: 207
Info (12021): Found 0 design units, including 0 entities, in source file p2/freecell_notation.v
Info (12021): Found 2 design units, including 2 entities, in source file p2/decoder.v
    Info (12023): Found entity 1: decoder2to4 File: /home/bscholar/Documents/ECSE318/hw2/p2/decoder.v Line: 3
    Info (12023): Found entity 2: decoder3to8 File: /home/bscholar/Documents/ECSE318/hw2/p2/decoder.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file p1/full_adder.v
    Info (12023): Found entity 1: full_adder File: /home/bscholar/Documents/ECSE318/hw2/p1/full_adder.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file p1/test_tb.v
    Info (12023): Found entity 1: test_tb File: /home/bscholar/Documents/ECSE318/hw2/p1/test_tb.v Line: 5
Info (12021): Found 2 design units, including 2 entities, in source file p1/test.v
    Info (12023): Found entity 1: cond_sum File: /home/bscholar/Documents/ECSE318/hw2/p1/test.v Line: 2
    Info (12023): Found entity 2: cond_sum_with_cin File: /home/bscholar/Documents/ECSE318/hw2/p1/test.v Line: 46
Info (12021): Found 3 design units, including 3 entities, in source file p1/shift.v
    Info (12023): Found entity 1: data_reverser File: /home/bscholar/Documents/ECSE318/hw2/p1/shift.v Line: 4
    Info (12023): Found entity 2: conditional_data_reverser File: /home/bscholar/Documents/ECSE318/hw2/p1/shift.v Line: 32
    Info (12023): Found entity 3: shift16 File: /home/bscholar/Documents/ECSE318/hw2/p1/shift.v Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file p1/logic.v
    Info (12023): Found entity 1: logic16 File: /home/bscholar/Documents/ECSE318/hw2/p1/logic.v Line: 3
Info (12021): Found 8 design units, including 8 entities, in source file p1/conditional_sum_adder16.v
    Info (12023): Found entity 1: conditional_sum_adder1 File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 5
    Info (12023): Found entity 2: conditional_sum_adder2 File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 26
    Info (12023): Found entity 3: conditional_sum_adder2_with_cin File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 57
    Info (12023): Found entity 4: conditional_sum_adder4 File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 86
    Info (12023): Found entity 5: conditional_sum_adder4_with_cin File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 117
    Info (12023): Found entity 6: conditional_sum_adder8 File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 149
    Info (12023): Found entity 7: conditional_sum_adder8_with_cin File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 180
    Info (12023): Found entity 8: conditional_sum_adder16_with_cin File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 210
Info (12021): Found 1 design units, including 1 entities, in source file p1/comparator.v
    Info (12023): Found entity 1: comparator16 File: /home/bscholar/Documents/ECSE318/hw2/p1/comparator.v Line: 3
Warning (10463): Verilog HDL Declaration warning at alu.v(42): "logic" is SystemVerilog-2005 keyword File: /home/bscholar/Documents/ECSE318/hw2/p1/alu.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file p1/alu.v
    Info (12023): Found entity 1: alu File: /home/bscholar/Documents/ECSE318/hw2/p1/alu.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file p1/adder.v
    Info (12023): Found entity 1: adder16 File: /home/bscholar/Documents/ECSE318/hw2/p1/adder.v Line: 5
Warning (12019): Can't analyze file -- file data_reverser.v is missing
Warning (12019): Can't analyze file -- file mux2x1.v is missing
Warning (12019): Can't analyze file -- file adder.v is missing
Warning (12019): Can't analyze file -- file mux4x1.v is missing
Warning (12019): Can't analyze file -- file alu.v is missing
Warning (12019): Can't analyze file -- file barrel_shifter.v is missing
Warning (10227): Verilog HDL Port Declaration warning at card_stack.v(14): data type declaration for "card_in" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p2/card_stack.v Line: 14
Info (10499): HDL info at card_stack.v(10): see declaration for object "card_in" File: /home/bscholar/Documents/ECSE318/hw2/p2/card_stack.v Line: 10
Warning (10227): Verilog HDL Port Declaration warning at card_stack.v(15): data type declaration for "top_card" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p2/card_stack.v Line: 15
Info (10499): HDL info at card_stack.v(11): see declaration for object "top_card" File: /home/bscholar/Documents/ECSE318/hw2/p2/card_stack.v Line: 11
Warning (10227): Verilog HDL Port Declaration warning at card_stack.v(16): data type declaration for "num_cards" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p2/card_stack.v Line: 16
Info (10499): HDL info at card_stack.v(11): see declaration for object "num_cards" File: /home/bscholar/Documents/ECSE318/hw2/p2/card_stack.v Line: 11
Warning (10227): Verilog HDL Port Declaration warning at shift.v(11): data type declaration for "a" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/shift.v Line: 11
Info (10499): HDL info at shift.v(8): see declaration for object "a" File: /home/bscholar/Documents/ECSE318/hw2/p1/shift.v Line: 8
Warning (10227): Verilog HDL Port Declaration warning at shift.v(11): data type declaration for "z" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/shift.v Line: 11
Info (10499): HDL info at shift.v(9): see declaration for object "z" File: /home/bscholar/Documents/ECSE318/hw2/p1/shift.v Line: 9
Warning (10227): Verilog HDL Port Declaration warning at shift.v(39): data type declaration for "a" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/shift.v Line: 39
Info (10499): HDL info at shift.v(36): see declaration for object "a" File: /home/bscholar/Documents/ECSE318/hw2/p1/shift.v Line: 36
Warning (10227): Verilog HDL Port Declaration warning at shift.v(40): data type declaration for "z" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/shift.v Line: 40
Info (10499): HDL info at shift.v(37): see declaration for object "z" File: /home/bscholar/Documents/ECSE318/hw2/p1/shift.v Line: 37
Warning (10227): Verilog HDL Port Declaration warning at shift.v(64): data type declaration for "a" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/shift.v Line: 64
Info (10499): HDL info at shift.v(61): see declaration for object "a" File: /home/bscholar/Documents/ECSE318/hw2/p1/shift.v Line: 61
Warning (10227): Verilog HDL Port Declaration warning at shift.v(64): data type declaration for "b" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/shift.v Line: 64
Info (10499): HDL info at shift.v(61): see declaration for object "b" File: /home/bscholar/Documents/ECSE318/hw2/p1/shift.v Line: 61
Warning (10227): Verilog HDL Port Declaration warning at shift.v(65): data type declaration for "op" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/shift.v Line: 65
Info (10499): HDL info at shift.v(61): see declaration for object "op" File: /home/bscholar/Documents/ECSE318/hw2/p1/shift.v Line: 61
Warning (10227): Verilog HDL Port Declaration warning at shift.v(64): data type declaration for "s" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/shift.v Line: 64
Info (10499): HDL info at shift.v(62): see declaration for object "s" File: /home/bscholar/Documents/ECSE318/hw2/p1/shift.v Line: 62
Warning (10227): Verilog HDL Port Declaration warning at logic.v(11): data type declaration for "a" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/logic.v Line: 11
Info (10499): HDL info at logic.v(8): see declaration for object "a" File: /home/bscholar/Documents/ECSE318/hw2/p1/logic.v Line: 8
Warning (10227): Verilog HDL Port Declaration warning at logic.v(11): data type declaration for "b" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/logic.v Line: 11
Info (10499): HDL info at logic.v(8): see declaration for object "b" File: /home/bscholar/Documents/ECSE318/hw2/p1/logic.v Line: 8
Warning (10227): Verilog HDL Port Declaration warning at logic.v(13): data type declaration for "op" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/logic.v Line: 13
Info (10499): HDL info at logic.v(8): see declaration for object "op" File: /home/bscholar/Documents/ECSE318/hw2/p1/logic.v Line: 8
Warning (10227): Verilog HDL Port Declaration warning at logic.v(12): data type declaration for "s" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/logic.v Line: 12
Info (10499): HDL info at logic.v(9): see declaration for object "s" File: /home/bscholar/Documents/ECSE318/hw2/p1/logic.v Line: 9
Warning (10227): Verilog HDL Port Declaration warning at conditional_sum_adder16.v(34): data type declaration for "s0" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 34
Info (10499): HDL info at conditional_sum_adder16.v(31): see declaration for object "s0" File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 31
Warning (10227): Verilog HDL Port Declaration warning at conditional_sum_adder16.v(34): data type declaration for "s1" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 34
Info (10499): HDL info at conditional_sum_adder16.v(31): see declaration for object "s1" File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 31
Warning (10227): Verilog HDL Port Declaration warning at conditional_sum_adder16.v(64): data type declaration for "a" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 64
Info (10499): HDL info at conditional_sum_adder16.v(61): see declaration for object "a" File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 61
Warning (10227): Verilog HDL Port Declaration warning at conditional_sum_adder16.v(64): data type declaration for "b" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 64
Info (10499): HDL info at conditional_sum_adder16.v(61): see declaration for object "b" File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 61
Warning (10227): Verilog HDL Port Declaration warning at conditional_sum_adder16.v(67): data type declaration for "s" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 67
Info (10499): HDL info at conditional_sum_adder16.v(62): see declaration for object "s" File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 62
Warning (10227): Verilog HDL Port Declaration warning at conditional_sum_adder16.v(93): data type declaration for "a" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 93
Info (10499): HDL info at conditional_sum_adder16.v(90): see declaration for object "a" File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 90
Warning (10227): Verilog HDL Port Declaration warning at conditional_sum_adder16.v(93): data type declaration for "b" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 93
Info (10499): HDL info at conditional_sum_adder16.v(90): see declaration for object "b" File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 90
Warning (10227): Verilog HDL Port Declaration warning at conditional_sum_adder16.v(95): data type declaration for "s0" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 95
Info (10499): HDL info at conditional_sum_adder16.v(91): see declaration for object "s0" File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 91
Warning (10227): Verilog HDL Port Declaration warning at conditional_sum_adder16.v(95): data type declaration for "s1" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 95
Info (10499): HDL info at conditional_sum_adder16.v(91): see declaration for object "s1" File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 91
Warning (10227): Verilog HDL Port Declaration warning at conditional_sum_adder16.v(124): data type declaration for "a" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 124
Info (10499): HDL info at conditional_sum_adder16.v(121): see declaration for object "a" File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 121
Warning (10227): Verilog HDL Port Declaration warning at conditional_sum_adder16.v(124): data type declaration for "b" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 124
Info (10499): HDL info at conditional_sum_adder16.v(121): see declaration for object "b" File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 121
Warning (10227): Verilog HDL Port Declaration warning at conditional_sum_adder16.v(127): data type declaration for "s" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 127
Info (10499): HDL info at conditional_sum_adder16.v(122): see declaration for object "s" File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 122
Warning (10227): Verilog HDL Port Declaration warning at conditional_sum_adder16.v(156): data type declaration for "a" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 156
Info (10499): HDL info at conditional_sum_adder16.v(153): see declaration for object "a" File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 153
Warning (10227): Verilog HDL Port Declaration warning at conditional_sum_adder16.v(156): data type declaration for "b" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 156
Info (10499): HDL info at conditional_sum_adder16.v(153): see declaration for object "b" File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 153
Warning (10227): Verilog HDL Port Declaration warning at conditional_sum_adder16.v(158): data type declaration for "s0" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 158
Info (10499): HDL info at conditional_sum_adder16.v(154): see declaration for object "s0" File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 154
Warning (10227): Verilog HDL Port Declaration warning at conditional_sum_adder16.v(158): data type declaration for "s1" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 158
Info (10499): HDL info at conditional_sum_adder16.v(154): see declaration for object "s1" File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 154
Warning (10227): Verilog HDL Port Declaration warning at conditional_sum_adder16.v(187): data type declaration for "a" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 187
Info (10499): HDL info at conditional_sum_adder16.v(184): see declaration for object "a" File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 184
Warning (10227): Verilog HDL Port Declaration warning at conditional_sum_adder16.v(187): data type declaration for "b" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 187
Info (10499): HDL info at conditional_sum_adder16.v(184): see declaration for object "b" File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 184
Warning (10227): Verilog HDL Port Declaration warning at conditional_sum_adder16.v(190): data type declaration for "s" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 190
Info (10499): HDL info at conditional_sum_adder16.v(185): see declaration for object "s" File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 185
Warning (10227): Verilog HDL Port Declaration warning at conditional_sum_adder16.v(217): data type declaration for "a" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 217
Info (10499): HDL info at conditional_sum_adder16.v(214): see declaration for object "a" File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 214
Warning (10227): Verilog HDL Port Declaration warning at conditional_sum_adder16.v(217): data type declaration for "b" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 217
Info (10499): HDL info at conditional_sum_adder16.v(214): see declaration for object "b" File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 214
Warning (10227): Verilog HDL Port Declaration warning at conditional_sum_adder16.v(220): data type declaration for "s" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 220
Info (10499): HDL info at conditional_sum_adder16.v(215): see declaration for object "s" File: /home/bscholar/Documents/ECSE318/hw2/p1/conditional_sum_adder16.v Line: 215
Warning (10227): Verilog HDL Port Declaration warning at comparator.v(10): data type declaration for "a" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/comparator.v Line: 10
Info (10499): HDL info at comparator.v(7): see declaration for object "a" File: /home/bscholar/Documents/ECSE318/hw2/p1/comparator.v Line: 7
Warning (10227): Verilog HDL Port Declaration warning at comparator.v(10): data type declaration for "b" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/comparator.v Line: 10
Info (10499): HDL info at comparator.v(7): see declaration for object "b" File: /home/bscholar/Documents/ECSE318/hw2/p1/comparator.v Line: 7
Warning (10227): Verilog HDL Port Declaration warning at comparator.v(11): data type declaration for "op" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/comparator.v Line: 11
Info (10499): HDL info at comparator.v(7): see declaration for object "op" File: /home/bscholar/Documents/ECSE318/hw2/p1/comparator.v Line: 7
Warning (10227): Verilog HDL Port Declaration warning at comparator.v(10): data type declaration for "s" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/comparator.v Line: 10
Info (10499): HDL info at comparator.v(8): see declaration for object "s" File: /home/bscholar/Documents/ECSE318/hw2/p1/comparator.v Line: 8
Warning (10227): Verilog HDL Port Declaration warning at alu.v(11): data type declaration for "A" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/alu.v Line: 11
Info (10499): HDL info at alu.v(8): see declaration for object "A" File: /home/bscholar/Documents/ECSE318/hw2/p1/alu.v Line: 8
Warning (10227): Verilog HDL Port Declaration warning at alu.v(11): data type declaration for "B" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/alu.v Line: 11
Info (10499): HDL info at alu.v(8): see declaration for object "B" File: /home/bscholar/Documents/ECSE318/hw2/p1/alu.v Line: 8
Warning (10227): Verilog HDL Port Declaration warning at alu.v(12): data type declaration for "alu_code" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/alu.v Line: 12
Info (10499): HDL info at alu.v(8): see declaration for object "alu_code" File: /home/bscholar/Documents/ECSE318/hw2/p1/alu.v Line: 8
Warning (10227): Verilog HDL Port Declaration warning at alu.v(13): data type declaration for "C" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/alu.v Line: 13
Info (10499): HDL info at alu.v(9): see declaration for object "C" File: /home/bscholar/Documents/ECSE318/hw2/p1/alu.v Line: 9
Warning (10227): Verilog HDL Port Declaration warning at adder.v(13): data type declaration for "A" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/adder.v Line: 13
Info (10499): HDL info at adder.v(10): see declaration for object "A" File: /home/bscholar/Documents/ECSE318/hw2/p1/adder.v Line: 10
Warning (10227): Verilog HDL Port Declaration warning at adder.v(13): data type declaration for "B" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/adder.v Line: 13
Info (10499): HDL info at adder.v(10): see declaration for object "B" File: /home/bscholar/Documents/ECSE318/hw2/p1/adder.v Line: 10
Warning (10227): Verilog HDL Port Declaration warning at adder.v(14): data type declaration for "CODE" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/adder.v Line: 14
Info (10499): HDL info at adder.v(10): see declaration for object "CODE" File: /home/bscholar/Documents/ECSE318/hw2/p1/adder.v Line: 10
Warning (10227): Verilog HDL Port Declaration warning at adder.v(13): data type declaration for "C" declares packed dimensions but the port declaration declaration does not File: /home/bscholar/Documents/ECSE318/hw2/p1/adder.v Line: 13
Info (10499): HDL info at adder.v(11): see declaration for object "C" File: /home/bscholar/Documents/ECSE318/hw2/p1/adder.v Line: 11
Info (12127): Elaborating entity "freecellPlayer" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at freecellPlayer.v(16): object "src_home" assigned a value but never read File: /home/bscholar/Documents/ECSE318/hw2/p2/freecellPlayer.v Line: 16
Warning (10235): Verilog HDL Always Construct warning at freecellPlayer.v(136): variable "tab_dest_empty" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/bscholar/Documents/ECSE318/hw2/p2/freecellPlayer.v Line: 136
Warning (10235): Verilog HDL Always Construct warning at freecellPlayer.v(141): variable "free_dest_empty" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/bscholar/Documents/ECSE318/hw2/p2/freecellPlayer.v Line: 141
Warning (10235): Verilog HDL Always Construct warning at freecellPlayer.v(146): variable "home_dest_empty" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/bscholar/Documents/ECSE318/hw2/p2/freecellPlayer.v Line: 146
Info (12128): Elaborating entity "decoder2to4" for hierarchy "decoder2to4:free_src_dec" File: /home/bscholar/Documents/ECSE318/hw2/p2/freecellPlayer.v Line: 35
Info (12128): Elaborating entity "decoder3to8" for hierarchy "decoder3to8:tab_src_dec" File: /home/bscholar/Documents/ECSE318/hw2/p2/freecellPlayer.v Line: 48
Info (12128): Elaborating entity "freecell_logic" for hierarchy "freecell_logic:invalid_detect" File: /home/bscholar/Documents/ECSE318/hw2/p2/freecellPlayer.v Line: 63
Info (12128): Elaborating entity "order_validator" for hierarchy "freecell_logic:invalid_detect|order_validator:ord" File: /home/bscholar/Documents/ECSE318/hw2/p2/freecellPlayer.v Line: 231
Warning (10036): Verilog HDL or VHDL warning at order_validator.v(15): object "same_color" assigned a value but never read File: /home/bscholar/Documents/ECSE318/hw2/p2/order_validator.v Line: 15
Info (12128): Elaborating entity "card_stack" for hierarchy "card_stack:tab_gen[0].tableau" File: /home/bscholar/Documents/ECSE318/hw2/p2/freecellPlayer.v Line: 159
Warning (10230): Verilog HDL assignment warning at card_stack.v(28): truncated value with size 32 to match size of target (6) File: /home/bscholar/Documents/ECSE318/hw2/p2/card_stack.v Line: 28
Warning (10230): Verilog HDL assignment warning at card_stack.v(31): truncated value with size 32 to match size of target (6) File: /home/bscholar/Documents/ECSE318/hw2/p2/card_stack.v Line: 31
Warning (10230): Verilog HDL assignment warning at card_stack.v(53): truncated value with size 32 to match size of target (6) File: /home/bscholar/Documents/ECSE318/hw2/p2/card_stack.v Line: 53
Info (12128): Elaborating entity "card_stack" for hierarchy "card_stack:tab_gen[1].tableau" File: /home/bscholar/Documents/ECSE318/hw2/p2/freecellPlayer.v Line: 159
Warning (10230): Verilog HDL assignment warning at card_stack.v(28): truncated value with size 32 to match size of target (6) File: /home/bscholar/Documents/ECSE318/hw2/p2/card_stack.v Line: 28
Warning (10230): Verilog HDL assignment warning at card_stack.v(31): truncated value with size 32 to match size of target (6) File: /home/bscholar/Documents/ECSE318/hw2/p2/card_stack.v Line: 31
Warning (10230): Verilog HDL assignment warning at card_stack.v(53): truncated value with size 32 to match size of target (6) File: /home/bscholar/Documents/ECSE318/hw2/p2/card_stack.v Line: 53
Info (12128): Elaborating entity "card_stack" for hierarchy "card_stack:tab_gen[2].tableau" File: /home/bscholar/Documents/ECSE318/hw2/p2/freecellPlayer.v Line: 159
Warning (10230): Verilog HDL assignment warning at card_stack.v(28): truncated value with size 32 to match size of target (6) File: /home/bscholar/Documents/ECSE318/hw2/p2/card_stack.v Line: 28
Warning (10230): Verilog HDL assignment warning at card_stack.v(31): truncated value with size 32 to match size of target (6) File: /home/bscholar/Documents/ECSE318/hw2/p2/card_stack.v Line: 31
Warning (10230): Verilog HDL assignment warning at card_stack.v(53): truncated value with size 32 to match size of target (6) File: /home/bscholar/Documents/ECSE318/hw2/p2/card_stack.v Line: 53
Info (12128): Elaborating entity "card_stack" for hierarchy "card_stack:tab_gen[3].tableau" File: /home/bscholar/Documents/ECSE318/hw2/p2/freecellPlayer.v Line: 159
Warning (10230): Verilog HDL assignment warning at card_stack.v(28): truncated value with size 32 to match size of target (6) File: /home/bscholar/Documents/ECSE318/hw2/p2/card_stack.v Line: 28
Warning (10230): Verilog HDL assignment warning at card_stack.v(31): truncated value with size 32 to match size of target (6) File: /home/bscholar/Documents/ECSE318/hw2/p2/card_stack.v Line: 31
Warning (10230): Verilog HDL assignment warning at card_stack.v(53): truncated value with size 32 to match size of target (6) File: /home/bscholar/Documents/ECSE318/hw2/p2/card_stack.v Line: 53
Info (12128): Elaborating entity "card_stack" for hierarchy "card_stack:tab_gen[4].tableau" File: /home/bscholar/Documents/ECSE318/hw2/p2/freecellPlayer.v Line: 159
Warning (10230): Verilog HDL assignment warning at card_stack.v(28): truncated value with size 32 to match size of target (6) File: /home/bscholar/Documents/ECSE318/hw2/p2/card_stack.v Line: 28
Warning (10230): Verilog HDL assignment warning at card_stack.v(31): truncated value with size 32 to match size of target (6) File: /home/bscholar/Documents/ECSE318/hw2/p2/card_stack.v Line: 31
Warning (10230): Verilog HDL assignment warning at card_stack.v(53): truncated value with size 32 to match size of target (6) File: /home/bscholar/Documents/ECSE318/hw2/p2/card_stack.v Line: 53
Info (12128): Elaborating entity "card_stack" for hierarchy "card_stack:tab_gen[5].tableau" File: /home/bscholar/Documents/ECSE318/hw2/p2/freecellPlayer.v Line: 159
Warning (10230): Verilog HDL assignment warning at card_stack.v(28): truncated value with size 32 to match size of target (6) File: /home/bscholar/Documents/ECSE318/hw2/p2/card_stack.v Line: 28
Warning (10230): Verilog HDL assignment warning at card_stack.v(31): truncated value with size 32 to match size of target (6) File: /home/bscholar/Documents/ECSE318/hw2/p2/card_stack.v Line: 31
Warning (10230): Verilog HDL assignment warning at card_stack.v(53): truncated value with size 32 to match size of target (6) File: /home/bscholar/Documents/ECSE318/hw2/p2/card_stack.v Line: 53
Info (12128): Elaborating entity "card_stack" for hierarchy "card_stack:tab_gen[6].tableau" File: /home/bscholar/Documents/ECSE318/hw2/p2/freecellPlayer.v Line: 159
Warning (10230): Verilog HDL assignment warning at card_stack.v(28): truncated value with size 32 to match size of target (6) File: /home/bscholar/Documents/ECSE318/hw2/p2/card_stack.v Line: 28
Warning (10230): Verilog HDL assignment warning at card_stack.v(31): truncated value with size 32 to match size of target (6) File: /home/bscholar/Documents/ECSE318/hw2/p2/card_stack.v Line: 31
Warning (10230): Verilog HDL assignment warning at card_stack.v(53): truncated value with size 32 to match size of target (6) File: /home/bscholar/Documents/ECSE318/hw2/p2/card_stack.v Line: 53
Info (12128): Elaborating entity "card_stack" for hierarchy "card_stack:tab_gen[7].tableau" File: /home/bscholar/Documents/ECSE318/hw2/p2/freecellPlayer.v Line: 159
Warning (10230): Verilog HDL assignment warning at card_stack.v(28): truncated value with size 32 to match size of target (6) File: /home/bscholar/Documents/ECSE318/hw2/p2/card_stack.v Line: 28
Warning (10230): Verilog HDL assignment warning at card_stack.v(31): truncated value with size 32 to match size of target (6) File: /home/bscholar/Documents/ECSE318/hw2/p2/card_stack.v Line: 31
Warning (10230): Verilog HDL assignment warning at card_stack.v(53): truncated value with size 32 to match size of target (6) File: /home/bscholar/Documents/ECSE318/hw2/p2/card_stack.v Line: 53
Info (12128): Elaborating entity "card_stack" for hierarchy "card_stack:home_free_gen[0].home" File: /home/bscholar/Documents/ECSE318/hw2/p2/freecellPlayer.v Line: 168
Warning (10230): Verilog HDL assignment warning at card_stack.v(28): truncated value with size 32 to match size of target (5) File: /home/bscholar/Documents/ECSE318/hw2/p2/card_stack.v Line: 28
Warning (10230): Verilog HDL assignment warning at card_stack.v(31): truncated value with size 32 to match size of target (5) File: /home/bscholar/Documents/ECSE318/hw2/p2/card_stack.v Line: 31
Warning (10230): Verilog HDL assignment warning at card_stack.v(53): truncated value with size 32 to match size of target (5) File: /home/bscholar/Documents/ECSE318/hw2/p2/card_stack.v Line: 53
Info (12128): Elaborating entity "card_stack" for hierarchy "card_stack:home_free_gen[0].free" File: /home/bscholar/Documents/ECSE318/hw2/p2/freecellPlayer.v Line: 173
Warning (10230): Verilog HDL assignment warning at card_stack.v(28): truncated value with size 32 to match size of target (1) File: /home/bscholar/Documents/ECSE318/hw2/p2/card_stack.v Line: 28
Warning (10230): Verilog HDL assignment warning at card_stack.v(31): truncated value with size 32 to match size of target (1) File: /home/bscholar/Documents/ECSE318/hw2/p2/card_stack.v Line: 31
Warning (10230): Verilog HDL assignment warning at card_stack.v(53): truncated value with size 32 to match size of target (1) File: /home/bscholar/Documents/ECSE318/hw2/p2/card_stack.v Line: 53
Info (276014): Found 16 instances of uninferred RAM logic
    Info (276004): RAM logic "card_stack:home_free_gen[3].free|all_cards" is uninferred due to inappropriate RAM size File: /home/bscholar/Documents/ECSE318/hw2/p2/card_stack.v Line: 19
    Info (276007): RAM logic "card_stack:home_free_gen[3].home|all_cards" is uninferred due to asynchronous read logic File: /home/bscholar/Documents/ECSE318/hw2/p2/card_stack.v Line: 19
    Info (276004): RAM logic "card_stack:home_free_gen[2].free|all_cards" is uninferred due to inappropriate RAM size File: /home/bscholar/Documents/ECSE318/hw2/p2/card_stack.v Line: 19
    Info (276007): RAM logic "card_stack:home_free_gen[2].home|all_cards" is uninferred due to asynchronous read logic File: /home/bscholar/Documents/ECSE318/hw2/p2/card_stack.v Line: 19
    Info (276004): RAM logic "card_stack:home_free_gen[1].free|all_cards" is uninferred due to inappropriate RAM size File: /home/bscholar/Documents/ECSE318/hw2/p2/card_stack.v Line: 19
    Info (276007): RAM logic "card_stack:home_free_gen[1].home|all_cards" is uninferred due to asynchronous read logic File: /home/bscholar/Documents/ECSE318/hw2/p2/card_stack.v Line: 19
    Info (276004): RAM logic "card_stack:home_free_gen[0].free|all_cards" is uninferred due to inappropriate RAM size File: /home/bscholar/Documents/ECSE318/hw2/p2/card_stack.v Line: 19
    Info (276007): RAM logic "card_stack:home_free_gen[0].home|all_cards" is uninferred due to asynchronous read logic File: /home/bscholar/Documents/ECSE318/hw2/p2/card_stack.v Line: 19
    Info (276007): RAM logic "card_stack:tab_gen[7].tableau|all_cards" is uninferred due to asynchronous read logic File: /home/bscholar/Documents/ECSE318/hw2/p2/card_stack.v Line: 19
    Info (276007): RAM logic "card_stack:tab_gen[6].tableau|all_cards" is uninferred due to asynchronous read logic File: /home/bscholar/Documents/ECSE318/hw2/p2/card_stack.v Line: 19
    Info (276007): RAM logic "card_stack:tab_gen[5].tableau|all_cards" is uninferred due to asynchronous read logic File: /home/bscholar/Documents/ECSE318/hw2/p2/card_stack.v Line: 19
    Info (276007): RAM logic "card_stack:tab_gen[4].tableau|all_cards" is uninferred due to asynchronous read logic File: /home/bscholar/Documents/ECSE318/hw2/p2/card_stack.v Line: 19
    Info (276007): RAM logic "card_stack:tab_gen[3].tableau|all_cards" is uninferred due to asynchronous read logic File: /home/bscholar/Documents/ECSE318/hw2/p2/card_stack.v Line: 19
    Info (276007): RAM logic "card_stack:tab_gen[2].tableau|all_cards" is uninferred due to asynchronous read logic File: /home/bscholar/Documents/ECSE318/hw2/p2/card_stack.v Line: 19
    Info (276007): RAM logic "card_stack:tab_gen[1].tableau|all_cards" is uninferred due to asynchronous read logic File: /home/bscholar/Documents/ECSE318/hw2/p2/card_stack.v Line: 19
    Info (276007): RAM logic "card_stack:tab_gen[0].tableau|all_cards" is uninferred due to asynchronous read logic File: /home/bscholar/Documents/ECSE318/hw2/p2/card_stack.v Line: 19
Critical Warning (127005): Memory depth (32) in the design file differs from memory depth (26) in the Memory Initialization File "/home/bscholar/Documents/ECSE318/hw2/db/hw2.ram0_card_stack_3bcadf57.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (32) in the design file differs from memory depth (26) in the Memory Initialization File "/home/bscholar/Documents/ECSE318/hw2/db/hw2.ram0_card_stack_8f00f3a2.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (32) in the design file differs from memory depth (26) in the Memory Initialization File "/home/bscholar/Documents/ECSE318/hw2/db/hw2.ram0_card_stack_28680110.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (32) in the design file differs from memory depth (26) in the Memory Initialization File "/home/bscholar/Documents/ECSE318/hw2/db/hw2.ram0_card_stack_1bc437d8.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (2) in the design file differs from memory depth (1) in the Memory Initialization File "/home/bscholar/Documents/ECSE318/hw2/db/hw2.ram0_card_stack_78a12d34.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (32) in the design file differs from memory depth (26) in the Memory Initialization File "/home/bscholar/Documents/ECSE318/hw2/db/hw2.ram0_card_stack_92f85841.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (32) in the design file differs from memory depth (26) in the Memory Initialization File "/home/bscholar/Documents/ECSE318/hw2/db/hw2.ram0_card_stack_d1535c50.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (32) in the design file differs from memory depth (26) in the Memory Initialization File "/home/bscholar/Documents/ECSE318/hw2/db/hw2.ram0_card_stack_ef274d25.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (32) in the design file differs from memory depth (26) in the Memory Initialization File "/home/bscholar/Documents/ECSE318/hw2/db/hw2.ram0_card_stack_5aa8c0c3.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (16) in the design file differs from memory depth (13) in the Memory Initialization File "/home/bscholar/Documents/ECSE318/hw2/db/hw2.ram0_card_stack_c3eee8f8.hdl.mif" -- setting initial value for remaining addresses to 0
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file /home/bscholar/Documents/ECSE318/hw2/hw2.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2807 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 2797 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 102 warnings
    Info: Peak virtual memory: 493 megabytes
    Info: Processing ended: Sun Oct  9 20:41:57 2022
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:25


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/bscholar/Documents/ECSE318/hw2/hw2.map.smsg.


