<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.9.2" xml:lang="en-US">
  <compounddef id="include_2arch_2arm64_2cpu_8h" kind="file" language="C++">
    <compoundname>cpu.h</compoundname>
    <includes refid="util_8h" local="no">sys/util.h</includes>
    <includedby refid="arm64_2arch_8h" local="no">include/arch/arm64/arch.h</includedby>
    <includedby refid="lib__helpers_8h" local="no">include/arch/arm64/lib_helpers.h</includedby>
    <incdepgraph>
      <node id="1">
        <label>include/arch/arm64/cpu.h</label>
        <link refid="include_2arch_2arm64_2cpu_8h"/>
        <childnode refid="2" relation="include">
        </childnode>
      </node>
      <node id="2">
        <label>sys/util.h</label>
        <link refid="util_8h"/>
        <childnode refid="3" relation="include">
        </childnode>
        <childnode refid="6" relation="include">
        </childnode>
        <childnode refid="7" relation="include">
        </childnode>
        <childnode refid="8" relation="include">
        </childnode>
      </node>
      <node id="4">
        <label>sys/util_internal.h</label>
        <link refid="util__internal_8h"/>
        <childnode refid="5" relation="include">
        </childnode>
      </node>
      <node id="5">
        <label>util_loops.h</label>
        <link refid="util__loops_8h"/>
      </node>
      <node id="3">
        <label>sys/util_macro.h</label>
        <link refid="util__macro_8h"/>
        <childnode refid="4" relation="include">
        </childnode>
      </node>
      <node id="7">
        <label>zephyr/types.h</label>
        <link refid="include_2zephyr_2types_8h"/>
        <childnode refid="8" relation="include">
        </childnode>
        <childnode refid="9" relation="include">
        </childnode>
      </node>
      <node id="6">
        <label>stdbool.h</label>
        <link refid="stdbool_8h"/>
      </node>
      <node id="9">
        <label>stdint.h</label>
        <link refid="stdint_8h"/>
      </node>
      <node id="8">
        <label>stddef.h</label>
      </node>
    </incdepgraph>
    <invincdepgraph>
      <node id="2">
        <label>include/arch/arm64/arch.h</label>
        <link refid="arm64_2arch_8h"/>
      </node>
      <node id="4">
        <label>include/arch/arm64/arch_inlines.h</label>
        <link refid="arm64_2arch__inlines_8h"/>
      </node>
      <node id="5">
        <label>include/arch/arm64/asm_inline_gcc.h</label>
        <link refid="arm64_2asm__inline__gcc_8h"/>
      </node>
      <node id="1">
        <label>include/arch/arm64/cpu.h</label>
        <link refid="include_2arch_2arm64_2cpu_8h"/>
        <childnode refid="2" relation="include">
        </childnode>
        <childnode refid="3" relation="include">
        </childnode>
      </node>
      <node id="7">
        <label>include/arch/arm64/error.h</label>
        <link refid="arm64_2error_8h"/>
        <childnode refid="2" relation="include">
        </childnode>
      </node>
      <node id="3">
        <label>include/arch/arm64/lib_helpers.h</label>
        <link refid="lib__helpers_8h"/>
        <childnode refid="4" relation="include">
        </childnode>
        <childnode refid="5" relation="include">
        </childnode>
        <childnode refid="6" relation="include">
        </childnode>
      </node>
      <node id="6">
        <label>include/arch/arm64/syscall.h</label>
        <link refid="arch_2arm64_2syscall_8h"/>
        <childnode refid="7" relation="include">
        </childnode>
      </node>
    </invincdepgraph>
      <sectiondef kind="define">
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a53fb1a3ffce153d445525392fb411687" prot="public" static="no">
        <name>DAIFSET_FIQ_BIT</name>
        <initializer><ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(0)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="12" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="12" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a22d4cee27b78fddece088591958ca037" prot="public" static="no">
        <name>DAIFSET_IRQ_BIT</name>
        <initializer><ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(1)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="13" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="13" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a4a9605b3286e62a9d878c7cfdccbf6f6" prot="public" static="no">
        <name>DAIFSET_ABT_BIT</name>
        <initializer><ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(2)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="14" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="14" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1ae8f3edaddcaaf22a1155da424838b326" prot="public" static="no">
        <name>DAIFSET_DBG_BIT</name>
        <initializer><ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(3)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="15" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="15" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1abf5cf8b639767836af6967f6d07e07b3" prot="public" static="no">
        <name>DAIFCLR_FIQ_BIT</name>
        <initializer><ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(0)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="17" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="17" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a6f6ae405bbde72ffef083bca9448269b" prot="public" static="no">
        <name>DAIFCLR_IRQ_BIT</name>
        <initializer><ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(1)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="18" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="18" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a21a0f602ba0c8b87cc082e3e13aa5d98" prot="public" static="no">
        <name>DAIFCLR_ABT_BIT</name>
        <initializer><ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(2)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="19" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="19" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1afb4bae58d424e6460802949ef0355d21" prot="public" static="no">
        <name>DAIFCLR_DBG_BIT</name>
        <initializer><ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(3)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="20" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="20" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a5e04c9f2838f5bb1741bffa1444c299e" prot="public" static="no">
        <name>DAIF_FIQ_BIT</name>
        <initializer><ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(6)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="22" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="22" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1ad4a89cfde4c1112886aaa11b1004e2db" prot="public" static="no">
        <name>DAIF_IRQ_BIT</name>
        <initializer><ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(7)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="23" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="23" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a6a85c27138f0c3925e1c51e9d6768cfd" prot="public" static="no">
        <name>DAIF_ABT_BIT</name>
        <initializer><ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(8)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="24" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="24" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a3293a3a9e486e835a22439820cffb06d" prot="public" static="no">
        <name>DAIF_DBG_BIT</name>
        <initializer><ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(9)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="25" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="25" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a193071e5757a40fc372e0d1ab10f280f" prot="public" static="no">
        <name>SPSR_DAIF_SHIFT</name>
        <initializer>(6)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="27" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="27" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1af5444cb52ad93024bf6bfd6487a9de46" prot="public" static="no">
        <name>SPSR_DAIF_MASK</name>
        <initializer>(0xf &lt;&lt; <ref refid="include_2arch_2arm64_2cpu_8h_1a193071e5757a40fc372e0d1ab10f280f" kindref="member">SPSR_DAIF_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="28" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="28" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a5ac2f987d02999da93878c4b7b6a39ce" prot="public" static="no">
        <name>SPSR_MODE_EL0T</name>
        <initializer>(0x0)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="30" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="30" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a440d11721e78f76bd7022cc8aef83aca" prot="public" static="no">
        <name>SPSR_MODE_EL1T</name>
        <initializer>(0x4)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="31" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="31" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1afb0eeebb254ef2cd71960f9e77af181e" prot="public" static="no">
        <name>SPSR_MODE_EL1H</name>
        <initializer>(0x5)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="32" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="32" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a5c065c9fe9bbeefc64dcdda2f6c4b5bd" prot="public" static="no">
        <name>SPSR_MODE_EL2T</name>
        <initializer>(0x8)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="33" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="33" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a3ad33c29d57e86dc7f416a6bf267d257" prot="public" static="no">
        <name>SPSR_MODE_EL2H</name>
        <initializer>(0x9)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="34" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="34" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1ad42eefed5f9728f8dd454d2fad321ae3" prot="public" static="no">
        <name>SPSR_MODE_MASK</name>
        <initializer>(0xf)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="35" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="35" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1aa5f1069250ab50a42e788f8eb655e0a7" prot="public" static="no">
        <name>SCTLR_EL3_RES1</name>
        <initializer>				 (<ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(29) | <ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(28) | <ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(23) | \
				 <ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(22) | <ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(18) | <ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(16) | \
				 <ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(11) | <ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(5)  | <ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(4))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="38" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="38" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1acee5ccd8b0a2f885465442ef777c964a" prot="public" static="no">
        <name>SCTLR_EL2_RES1</name>
        <initializer>				 (<ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(29) | <ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(28) | <ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(23) | \
				 <ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(22) | <ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(18) | <ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(16) | \
				 <ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(11) | <ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(5)  | <ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(4))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="42" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="42" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1ac53a7152c26719a8bb4d9cafdfca2045" prot="public" static="no">
        <name>SCTLR_EL1_RES1</name>
        <initializer>				 (<ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(29) | <ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(28) | <ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(23) | \
				 <ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(22) | <ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(20) | <ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(11))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="46" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="46" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a223e38830566f400f6d592a6bb7dd361" prot="public" static="no">
        <name>SCTLR_M_BIT</name>
        <initializer><ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(0)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="49" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="49" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1ad9dc6fc20549b11dc1b2cc5ed02d5ee7" prot="public" static="no">
        <name>SCTLR_A_BIT</name>
        <initializer><ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(1)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="50" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="50" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a752ac38bb53a96c6749fbfc09a1fb88d" prot="public" static="no">
        <name>SCTLR_C_BIT</name>
        <initializer><ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(2)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="51" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="51" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a7a33d6c6dc85bc5aef0aebafa1f2f223" prot="public" static="no">
        <name>SCTLR_SA_BIT</name>
        <initializer><ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(3)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="52" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="52" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1ac9fd86e6613531ab567031f4c02a2900" prot="public" static="no">
        <name>SCTLR_I_BIT</name>
        <initializer><ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(12)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="53" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="53" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a93a25e810ffc65f91f94c8ed389b4138" prot="public" static="no">
        <name>CPACR_EL1_FPEN_NOTRAP</name>
        <initializer>(0x3 &lt;&lt; 20)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="55" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="55" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a3356501dba79206460819c2b99617a8e" prot="public" static="no">
        <name>SCR_NS_BIT</name>
        <initializer><ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(0)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="57" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="57" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1aae3302d2a8466a2b9a771721548e5263" prot="public" static="no">
        <name>SCR_IRQ_BIT</name>
        <initializer><ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(1)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="58" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="58" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a819b23e7868c4662bd4b3d19fa6eed5d" prot="public" static="no">
        <name>SCR_FIQ_BIT</name>
        <initializer><ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(2)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="59" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="59" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1ae86fa2091d1dbac36137aa064eee7d4e" prot="public" static="no">
        <name>SCR_EA_BIT</name>
        <initializer><ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(3)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="60" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="60" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a7c0a0c7d1d0865d4454b88f4ae14f45f" prot="public" static="no">
        <name>SCR_SMD_BIT</name>
        <initializer><ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(7)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="61" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="61" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a547675dd8352ffb1fcfb6dec5914225a" prot="public" static="no">
        <name>SCR_HCE_BIT</name>
        <initializer><ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(8)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="62" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="62" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a1ab9bded034ce4f46ead5d01b59674be" prot="public" static="no">
        <name>SCR_RW_BIT</name>
        <initializer><ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(10)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="63" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="63" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a9497ad7be55a9e2afcd3033d2c2e6d03" prot="public" static="no">
        <name>SCR_ST_BIT</name>
        <initializer><ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(11)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="64" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="64" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a4596599ea8aa7c7d7be74cb60319535d" prot="public" static="no">
        <name>SCR_RES1</name>
        <initializer>(<ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(4) | <ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(5))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="66" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="66" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a9bce40a5c0fceea5298a899b174c3e1c" prot="public" static="no">
        <name>MPIDR_AFFLVL_MASK</name>
        <initializer>(0xff)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="69" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="69" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a7a2087ca83455cf2759a5aee220105e2" prot="public" static="no">
        <name>MPIDR_AFF0_SHIFT</name>
        <initializer>(0)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="71" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="71" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a3a7ffd9f7a014257a725513d531edab2" prot="public" static="no">
        <name>MPIDR_AFF1_SHIFT</name>
        <initializer>(8)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="72" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="72" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a61d65102667e48cb00b7f9133dcd60f2" prot="public" static="no">
        <name>MPIDR_AFF2_SHIFT</name>
        <initializer>(16)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="73" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="73" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1adcd8397ffe05b55aec4ae2505879eed5" prot="public" static="no">
        <name>MPIDR_AFF3_SHIFT</name>
        <initializer>(32)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="74" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="74" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a35278aa57b0b98cd0cb541cfea58b177" prot="public" static="no">
        <name>MPIDR_AFFLVL</name>
        <param><defname>mpidr</defname></param>
        <param><defname>aff_level</defname></param>
        <initializer>		(((mpidr) &gt;&gt; MPIDR_AFF##aff_level##_SHIFT) &amp; <ref refid="include_2arch_2arm64_2cpu_8h_1a9bce40a5c0fceea5298a899b174c3e1c" kindref="member">MPIDR_AFFLVL_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="76" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="76" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a958d9c5f047f5dc318ecf4b171a68949" prot="public" static="no">
        <name>GET_MPIDR</name>
        <param></param>
        <initializer><ref refid="lib__helpers_8h_1abf4f1c14ffe7c2d5b2bfa605615e676d" kindref="member">read_sysreg</ref>(mpidr_el1)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="79" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="79" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a850e9ad6314a72da4ef5ff09d5e1e024" prot="public" static="no">
        <name>MPIDR_TO_CORE</name>
        <param><defname>mpidr</defname></param>
        <initializer><ref refid="include_2arch_2arm64_2cpu_8h_1a35278aa57b0b98cd0cb541cfea58b177" kindref="member">MPIDR_AFFLVL</ref>(mpidr, 0)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="80" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="80" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a1548aa3df4774550047fe6433411f6ff" prot="public" static="no">
        <name>IS_PRIMARY_CORE</name>
        <param></param>
        <initializer>(!<ref refid="include_2arch_2arm64_2cpu_8h_1a850e9ad6314a72da4ef5ff09d5e1e024" kindref="member">MPIDR_TO_CORE</ref>(<ref refid="include_2arch_2arm64_2cpu_8h_1a958d9c5f047f5dc318ecf4b171a68949" kindref="member">GET_MPIDR</ref>()))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="81" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="81" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a22ce702a54ad18a7b76edb2fb665f8fd" prot="public" static="no">
        <name>MODE_EL_SHIFT</name>
        <initializer>(0x2)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="83" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="83" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1af57f4ebf8044288140b76f1063de6d6d" prot="public" static="no">
        <name>MODE_EL_MASK</name>
        <initializer>(0x3)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="84" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="84" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1ad51a9827564f8457d36f167593de7b83" prot="public" static="no">
        <name>MODE_EL3</name>
        <initializer>(0x3)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="86" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="86" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a8c3515664794ffdcd08191f5c48c3ed0" prot="public" static="no">
        <name>MODE_EL2</name>
        <initializer>(0x2)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="87" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="87" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1ad3372878ec0c895ae1c791b0ef2d24c0" prot="public" static="no">
        <name>MODE_EL1</name>
        <initializer>(0x1)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="88" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="88" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1affee69f2502d7e1b743d1fc79dd78c1d" prot="public" static="no">
        <name>MODE_EL0</name>
        <initializer>(0x0)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="89" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="89" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a16a04b233cad3fb65cb16dbeff32f8f2" prot="public" static="no">
        <name>GET_EL</name>
        <param><defname>_mode</defname></param>
        <initializer>(((_mode) &gt;&gt; <ref refid="include_2arch_2arm64_2cpu_8h_1a22ce702a54ad18a7b76edb2fb665f8fd" kindref="member">MODE_EL_SHIFT</ref>) &amp; <ref refid="include_2arch_2arm64_2cpu_8h_1af57f4ebf8044288140b76f1063de6d6d" kindref="member">MODE_EL_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="91" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="91" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a6b4d7e44bdb5912494cb830ba3e09641" prot="public" static="no">
        <name>ESR_EC_SHIFT</name>
        <initializer>(26)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="93" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="93" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a423881002388f48bd9c18ee87d4186ef" prot="public" static="no">
        <name>ESR_EC_MASK</name>
        <initializer><ref refid="group__sys-util_1ga3c12c6d36ad0aa481a3436923d21f4f8" kindref="member">BIT_MASK</ref>(6)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="94" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="94" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a18f0cf88a43e06fd81ed66905c039add" prot="public" static="no">
        <name>ESR_ISS_SHIFT</name>
        <initializer>(0)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="95" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="95" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a011b740985880817c10c3bee7bdb3af8" prot="public" static="no">
        <name>ESR_ISS_MASK</name>
        <initializer><ref refid="group__sys-util_1ga3c12c6d36ad0aa481a3436923d21f4f8" kindref="member">BIT_MASK</ref>(25)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="96" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="96" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a8b063b9a94bd5e3a0a52d60be5875637" prot="public" static="no">
        <name>ESR_IL_SHIFT</name>
        <initializer>(25)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="97" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="97" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a705fbfa04a5eb82c44d0a6dc3db9c43c" prot="public" static="no">
        <name>ESR_IL_MASK</name>
        <initializer><ref refid="group__sys-util_1ga3c12c6d36ad0aa481a3436923d21f4f8" kindref="member">BIT_MASK</ref>(1)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="98" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="98" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a25719cf4bed7192f43a897085dae1dc1" prot="public" static="no">
        <name>GET_ESR_EC</name>
        <param><defname>esr</defname></param>
        <initializer>(((esr) &gt;&gt; <ref refid="include_2arch_2arm64_2cpu_8h_1a6b4d7e44bdb5912494cb830ba3e09641" kindref="member">ESR_EC_SHIFT</ref>) &amp; <ref refid="include_2arch_2arm64_2cpu_8h_1a423881002388f48bd9c18ee87d4186ef" kindref="member">ESR_EC_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="100" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="100" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a93440f95cef11bffbbcec8a8bea3eb21" prot="public" static="no">
        <name>GET_ESR_IL</name>
        <param><defname>esr</defname></param>
        <initializer>(((esr) &gt;&gt; <ref refid="include_2arch_2arm64_2cpu_8h_1a8b063b9a94bd5e3a0a52d60be5875637" kindref="member">ESR_IL_SHIFT</ref>) &amp; <ref refid="include_2arch_2arm64_2cpu_8h_1a705fbfa04a5eb82c44d0a6dc3db9c43c" kindref="member">ESR_IL_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="101" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="101" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a2dc6b6b21a499764da19b26839bbc2b5" prot="public" static="no">
        <name>GET_ESR_ISS</name>
        <param><defname>esr</defname></param>
        <initializer>(((esr) &gt;&gt; <ref refid="include_2arch_2arm64_2cpu_8h_1a18f0cf88a43e06fd81ed66905c039add" kindref="member">ESR_ISS_SHIFT</ref>) &amp; <ref refid="include_2arch_2arm64_2cpu_8h_1a011b740985880817c10c3bee7bdb3af8" kindref="member">ESR_ISS_MASK</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="102" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="102" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a0001886233fa8459922ad8338eba1dc8" prot="public" static="no">
        <name>CNTV_CTL_ENABLE_BIT</name>
        <initializer><ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(0)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="104" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="104" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a382fbb7831e299acfd89e9f03c08aebb" prot="public" static="no">
        <name>CNTV_CTL_IMASK_BIT</name>
        <initializer><ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(1)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="105" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="105" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1aacb0fe06a7e7a04c95ce845448c6d436" prot="public" static="no">
        <name>ID_AA64PFR0_EL0_SHIFT</name>
        <initializer>(0)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="107" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="107" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a9add6e194aac9e74e71c2dc2dd025eb7" prot="public" static="no">
        <name>ID_AA64PFR0_EL1_SHIFT</name>
        <initializer>(4)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="108" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="108" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a22dea24f7bdc4ae44c39f5aa4bcc5615" prot="public" static="no">
        <name>ID_AA64PFR0_EL2_SHIFT</name>
        <initializer>(8)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="109" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="109" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a77322f61c0e4e872809b46b769e2ec51" prot="public" static="no">
        <name>ID_AA64PFR0_EL3_SHIFT</name>
        <initializer>(12)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="110" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="110" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1ad296dae475a3598559cb5f53d74a62b0" prot="public" static="no">
        <name>ID_AA64PFR0_ELX_MASK</name>
        <initializer>(0xf)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="111" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="111" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a7ebf5636fdc14822cb8bbe10c7f2e1b4" prot="public" static="no">
        <name>ID_AA64PFR0_SEL2_SHIFT</name>
        <initializer>(36)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="112" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="112" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a233d4971a3bcb773cfe17e4dbe0ee750" prot="public" static="no">
        <name>ID_AA64PFR0_SEL2_MASK</name>
        <initializer>(0xf)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="113" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="113" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1ac50b16ec53bcc4bdf8e7aef09cb335bf" prot="public" static="no">
        <name>ACTLR_EL3_CPUACTLR_BIT</name>
        <initializer><ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(0)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="120" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="120" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a685f4f4eaee539caa215a539c7f14c74" prot="public" static="no">
        <name>ACTLR_EL3_CPUECTLR_BIT</name>
        <initializer><ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(1)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="121" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="121" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a7be92abd63f3a3915495f497460bc89b" prot="public" static="no">
        <name>ACTLR_EL3_L2CTLR_BIT</name>
        <initializer><ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(4)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="122" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="122" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a73da30b946e047bf4b736deb26270571" prot="public" static="no">
        <name>ACTLR_EL3_L2ECTLR_BIT</name>
        <initializer><ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(5)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="123" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="123" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1ae1d807d116307b1321d75ed0917f912d" prot="public" static="no">
        <name>ACTLR_EL3_L2ACTLR_BIT</name>
        <initializer><ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(6)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="124" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="124" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1aff636f95d6e6c2eb2e2c447606c7504f" prot="public" static="no">
        <name>CPTR_EZ_BIT</name>
        <initializer><ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(8)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="126" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="126" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1ab772d9f0f8054ae06af80cc85b956dc7" prot="public" static="no">
        <name>CPTR_TFP_BIT</name>
        <initializer><ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(10)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="127" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="127" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a5935d340bf480b94c8268209d8528530" prot="public" static="no">
        <name>CPTR_TTA_BIT</name>
        <initializer><ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(20)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="128" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="128" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1af3ee0801abd2c3c7aff03daad16222ea" prot="public" static="no">
        <name>CPTR_TCPAC_BIT</name>
        <initializer><ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(31)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="129" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="129" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a671504449ea674af44e47995678f0a5b" prot="public" static="no">
        <name>CPTR_EL2_RES1</name>
        <initializer><ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(13) | <ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(12) | <ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(9) | (0xff)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="131" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="131" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a223d70f2acad7d361ee6fb7b44bdb2e5" prot="public" static="no">
        <name>HCR_FMO_BIT</name>
        <initializer><ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(3)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="133" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="133" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a1792be817d3129a78d60d8bf0d1e5689" prot="public" static="no">
        <name>HCR_IMO_BIT</name>
        <initializer><ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(4)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="134" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="134" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1ad67b4ccd0f2888823525fcc71ea76419" prot="public" static="no">
        <name>HCR_AMO_BIT</name>
        <initializer><ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(5)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="135" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="135" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a2ecb1fa994da111656e57828a2fb5015" prot="public" static="no">
        <name>HCR_RW_BIT</name>
        <initializer><ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(31)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="136" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="136" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1aeb7f0f2d77b8c2015a23e12982e35a01" prot="public" static="no">
        <name>ICC_IGRPEN1_EL1</name>
        <initializer>S3_0_C12_C12_7</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="139" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="139" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1ae36e32afe169a9173e3294a807af3234" prot="public" static="no">
        <name>ICC_SGI1R</name>
        <initializer>S3_0_C12_C11_5</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="140" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="140" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a178411409386d40d5927250161b2c3d3" prot="public" static="no">
        <name>ICC_SRE_EL1</name>
        <initializer>S3_0_C12_C12_5</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="141" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="141" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a57664b4d9a0768fd26e0f9e79271d775" prot="public" static="no">
        <name>ICC_SRE_EL2</name>
        <initializer>S3_4_C12_C9_5</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="142" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="142" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a2aae8716b04b563cfabdeb549ec76b11" prot="public" static="no">
        <name>ICC_SRE_EL3</name>
        <initializer>S3_6_C12_C12_5</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="143" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="143" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a24b75fc3f9337d1a0fa0570b5e9a5681" prot="public" static="no">
        <name>ICC_CTLR_EL1</name>
        <initializer>S3_0_C12_C12_4</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="144" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="144" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1ae4ef3359d57cb8862bd140ed52a169a2" prot="public" static="no">
        <name>ICC_CTLR_EL3</name>
        <initializer>S3_6_C12_C12_4</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="145" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="145" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a569e3c45407957f8e9b6786441dd1954" prot="public" static="no">
        <name>ICC_PMR_EL1</name>
        <initializer>S3_0_C4_C6_0</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="146" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="146" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1ac6b780289029a1bfa5f1597272e92087" prot="public" static="no">
        <name>ICC_RPR_EL1</name>
        <initializer>S3_0_C12_C11_3</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="147" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="147" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a75ffb5b6ea7d3a96e5d9efae9969773d" prot="public" static="no">
        <name>ICC_IGRPEN1_EL3</name>
        <initializer>S3_6_C12_C12_7</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="148" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="148" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1ae1e035983563d473d79be122004f6d4a" prot="public" static="no">
        <name>ICC_IGRPEN0_EL1</name>
        <initializer>S3_0_C12_C12_6</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="149" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="149" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a1537602c3ecea4f1ce6488a94403ca17" prot="public" static="no">
        <name>ICC_HPPIR0_EL1</name>
        <initializer>S3_0_C12_C8_2</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="150" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="150" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a5c52945c05fec71d2879ac109a6367db" prot="public" static="no">
        <name>ICC_HPPIR1_EL1</name>
        <initializer>S3_0_C12_C12_2</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="151" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="151" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1ab617bac1549d87e76f6aa4f7bccb484a" prot="public" static="no">
        <name>ICC_IAR0_EL1</name>
        <initializer>S3_0_C12_C8_0</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="152" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="152" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a35f0be43473c740c83e32af88e2d0625" prot="public" static="no">
        <name>ICC_IAR1_EL1</name>
        <initializer>S3_0_C12_C12_0</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="153" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="153" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1af3c07fa13d6f7c298954276bd7e162ba" prot="public" static="no">
        <name>ICC_EOIR0_EL1</name>
        <initializer>S3_0_C12_C8_1</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="154" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="154" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a5dbe3c5dfb9ff381fac5c1a004116592" prot="public" static="no">
        <name>ICC_EOIR1_EL1</name>
        <initializer>S3_0_C12_C12_1</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="155" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="155" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a6a15fbfb9c3de076e12f6dedc1c8736b" prot="public" static="no">
        <name>ICC_SGI0R_EL1</name>
        <initializer>S3_0_C12_C11_7</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="156" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="156" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a581240d06f8f27d299a303941934d0a9" prot="public" static="no">
        <name>ICC_SRE_ELx_SRE_BIT</name>
        <initializer><ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(0)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="159" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="159" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a54ea5ad3d9d0c66c5787b4c10feaeffb" prot="public" static="no">
        <name>ICC_SRE_ELx_DFB_BIT</name>
        <initializer><ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(1)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="160" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="160" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a6464acd03121adf32b11764b8e16a59f" prot="public" static="no">
        <name>ICC_SRE_ELx_DIB_BIT</name>
        <initializer><ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(2)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="161" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="161" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a89642941ffefc853013b0f92cc80f131" prot="public" static="no">
        <name>ICC_SRE_EL3_EN_BIT</name>
        <initializer><ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(3)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="162" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="162" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1aef12617a687736364283ba5fc45eb29a" prot="public" static="no">
        <name>SGIR_TGT_MASK</name>
        <initializer>(0xffff)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="165" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="165" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a54fd53204f64c9081d7c0c9fc3209c37" prot="public" static="no">
        <name>SGIR_AFF1_SHIFT</name>
        <initializer>(16)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="166" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="166" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1afcb9746b2d5edfd88af4af2759c931d7" prot="public" static="no">
        <name>SGIR_AFF2_SHIFT</name>
        <initializer>(32)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="167" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="167" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1ac4364d68d92dd7b7e1bb7ffac6e81eef" prot="public" static="no">
        <name>SGIR_AFF3_SHIFT</name>
        <initializer>(48)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="168" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="168" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1aaebf9f7f5e67965fac91a7eb0336f3e4" prot="public" static="no">
        <name>SGIR_AFF_MASK</name>
        <initializer>(0xf)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="169" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="169" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a9bd0096ceb2f20d31173b61127dc5bd3" prot="public" static="no">
        <name>SGIR_INTID_SHIFT</name>
        <initializer>(24)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="170" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="170" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a6e5a1e0b98322addaa87188e4d9a03f1" prot="public" static="no">
        <name>SGIR_INTID_MASK</name>
        <initializer>(0xf)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="171" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="171" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a0a9ae05724f25a9f9e55e664823eeb6b" prot="public" static="no">
        <name>SGIR_IRM_SHIFT</name>
        <initializer>(40)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="172" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="172" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a31c2a71ebf8c2e296f0c8417012ca7f4" prot="public" static="no">
        <name>SGIR_IRM_MASK</name>
        <initializer>(0x1)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="173" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="173" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a410f4b9c7089a847d01bc6592335871f" prot="public" static="no">
        <name>SGIR_IRM_TO_AFF</name>
        <initializer>(0)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="174" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="174" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a2df77921af208fb2202cb6d03a9ea004" prot="public" static="no">
        <name>GICV3_SGIR_VALUE</name>
        <param><defname>_aff3</defname></param>
        <param><defname>_aff2</defname></param>
        <param><defname>_aff1</defname></param>
        <param><defname>_intid</defname></param>
        <param><defname>_irm</defname></param>
        <param><defname>_tgt</defname></param>
        <initializer>	((((<ref refid="stdint_8h_1a2095b9bffea4b2656950c6c0419edbf1" kindref="member">uint64_t</ref>) (_aff3) &amp; <ref refid="include_2arch_2arm64_2cpu_8h_1aaebf9f7f5e67965fac91a7eb0336f3e4" kindref="member">SGIR_AFF_MASK</ref>) &lt;&lt; <ref refid="include_2arch_2arm64_2cpu_8h_1ac4364d68d92dd7b7e1bb7ffac6e81eef" kindref="member">SGIR_AFF3_SHIFT</ref>) |	\
	 (((<ref refid="stdint_8h_1a2095b9bffea4b2656950c6c0419edbf1" kindref="member">uint64_t</ref>) (_irm) &amp; <ref refid="include_2arch_2arm64_2cpu_8h_1a31c2a71ebf8c2e296f0c8417012ca7f4" kindref="member">SGIR_IRM_MASK</ref>) &lt;&lt; <ref refid="include_2arch_2arm64_2cpu_8h_1a0a9ae05724f25a9f9e55e664823eeb6b" kindref="member">SGIR_IRM_SHIFT</ref>) |	\
	 (((<ref refid="stdint_8h_1a2095b9bffea4b2656950c6c0419edbf1" kindref="member">uint64_t</ref>) (_aff2) &amp; <ref refid="include_2arch_2arm64_2cpu_8h_1aaebf9f7f5e67965fac91a7eb0336f3e4" kindref="member">SGIR_AFF_MASK</ref>) &lt;&lt; <ref refid="include_2arch_2arm64_2cpu_8h_1afcb9746b2d5edfd88af4af2759c931d7" kindref="member">SGIR_AFF2_SHIFT</ref>) |	\
	 (((_intid) &amp; <ref refid="include_2arch_2arm64_2cpu_8h_1a6e5a1e0b98322addaa87188e4d9a03f1" kindref="member">SGIR_INTID_MASK</ref>) &lt;&lt; <ref refid="include_2arch_2arm64_2cpu_8h_1a9bd0096ceb2f20d31173b61127dc5bd3" kindref="member">SGIR_INTID_SHIFT</ref>) |		\
	 (((_aff1) &amp; <ref refid="include_2arch_2arm64_2cpu_8h_1aaebf9f7f5e67965fac91a7eb0336f3e4" kindref="member">SGIR_AFF_MASK</ref>) &lt;&lt; <ref refid="include_2arch_2arm64_2cpu_8h_1a54fd53204f64c9081d7c0c9fc3209c37" kindref="member">SGIR_AFF1_SHIFT</ref>) |		\
	 ((_tgt) &amp; <ref refid="include_2arch_2arm64_2cpu_8h_1aef12617a687736364283ba5fc45eb29a" kindref="member">SGIR_TGT_MASK</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="176" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="176" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a29cd99f347d3f9cfccf2ea01d64b2117" prot="public" static="no">
        <name>L1_CACHE_SHIFT</name>
        <initializer>(6)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="206" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="206" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1a9400cc2ba37e33279bdbc510a6311fb4" prot="public" static="no">
        <name>L1_CACHE_BYTES</name>
        <initializer><ref refid="group__sys-util_1ga3a8ea58898cb58fc96013383d39f482c" kindref="member">BIT</ref>(<ref refid="include_2arch_2arm64_2cpu_8h_1a29cd99f347d3f9cfccf2ea01d64b2117" kindref="member">L1_CACHE_SHIFT</ref>)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="207" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="207" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="include_2arch_2arm64_2cpu_8h_1ab5541d63dd4db4182ab1da587f29189a" prot="public" static="no">
        <name>ARM64_CPU_INIT_SIZE</name>
        <initializer><ref refid="include_2arch_2arm64_2cpu_8h_1a9400cc2ba37e33279bdbc510a6311fb4" kindref="member">L1_CACHE_BYTES</ref></initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="include/arch/arm64/cpu.h" line="208" column="9" bodyfile="include/arch/arm64/cpu.h" bodystart="208" bodyend="-1"/>
      </memberdef>
      </sectiondef>
    <briefdescription>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <programlisting>
<codeline lineno="1"><highlight class="comment">/*</highlight></codeline>
<codeline lineno="2"><highlight class="comment"><sp/>*<sp/>Copyright<sp/>(c)<sp/>2019<sp/>Carlo<sp/>Caione<sp/>&lt;ccaione@baylibre.com&gt;</highlight></codeline>
<codeline lineno="3"><highlight class="comment"><sp/>*</highlight></codeline>
<codeline lineno="4"><highlight class="comment"><sp/>*<sp/>SPDX-License-Identifier:<sp/>Apache-2.0</highlight></codeline>
<codeline lineno="5"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="6"><highlight class="normal"></highlight></codeline>
<codeline lineno="7"><highlight class="normal"></highlight><highlight class="preprocessor">#ifndef<sp/>ZEPHYR_INCLUDE_ARCH_ARM64_CPU_H_</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="8"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ZEPHYR_INCLUDE_ARCH_ARM64_CPU_H_</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="9"><highlight class="normal"></highlight></codeline>
<codeline lineno="10"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&lt;<ref refid="util_8h" kindref="compound">sys/util.h</ref>&gt;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="11"><highlight class="normal"></highlight></codeline>
<codeline lineno="12" refid="include_2arch_2arm64_2cpu_8h_1a53fb1a3ffce153d445525392fb411687" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DAIFSET_FIQ_BIT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>BIT(0)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="13" refid="include_2arch_2arm64_2cpu_8h_1a22d4cee27b78fddece088591958ca037" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DAIFSET_IRQ_BIT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>BIT(1)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="14" refid="include_2arch_2arm64_2cpu_8h_1a4a9605b3286e62a9d878c7cfdccbf6f6" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DAIFSET_ABT_BIT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>BIT(2)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="15" refid="include_2arch_2arm64_2cpu_8h_1ae8f3edaddcaaf22a1155da424838b326" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DAIFSET_DBG_BIT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>BIT(3)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="16"><highlight class="normal"></highlight></codeline>
<codeline lineno="17" refid="include_2arch_2arm64_2cpu_8h_1abf5cf8b639767836af6967f6d07e07b3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DAIFCLR_FIQ_BIT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>BIT(0)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="18" refid="include_2arch_2arm64_2cpu_8h_1a6f6ae405bbde72ffef083bca9448269b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DAIFCLR_IRQ_BIT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>BIT(1)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="19" refid="include_2arch_2arm64_2cpu_8h_1a21a0f602ba0c8b87cc082e3e13aa5d98" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DAIFCLR_ABT_BIT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>BIT(2)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="20" refid="include_2arch_2arm64_2cpu_8h_1afb4bae58d424e6460802949ef0355d21" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DAIFCLR_DBG_BIT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>BIT(3)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="21"><highlight class="normal"></highlight></codeline>
<codeline lineno="22" refid="include_2arch_2arm64_2cpu_8h_1a5e04c9f2838f5bb1741bffa1444c299e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DAIF_FIQ_BIT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>BIT(6)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="23" refid="include_2arch_2arm64_2cpu_8h_1ad4a89cfde4c1112886aaa11b1004e2db" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DAIF_IRQ_BIT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>BIT(7)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="24" refid="include_2arch_2arm64_2cpu_8h_1a6a85c27138f0c3925e1c51e9d6768cfd" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DAIF_ABT_BIT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>BIT(8)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="25" refid="include_2arch_2arm64_2cpu_8h_1a3293a3a9e486e835a22439820cffb06d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DAIF_DBG_BIT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>BIT(9)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="26"><highlight class="normal"></highlight></codeline>
<codeline lineno="27" refid="include_2arch_2arm64_2cpu_8h_1a193071e5757a40fc372e0d1ab10f280f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPSR_DAIF_SHIFT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(6)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="28" refid="include_2arch_2arm64_2cpu_8h_1af5444cb52ad93024bf6bfd6487a9de46" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPSR_DAIF_MASK<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xf<sp/>&lt;&lt;<sp/>SPSR_DAIF_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="29"><highlight class="normal"></highlight></codeline>
<codeline lineno="30" refid="include_2arch_2arm64_2cpu_8h_1a5ac2f987d02999da93878c4b7b6a39ce" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPSR_MODE_EL0T<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x0)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="31" refid="include_2arch_2arm64_2cpu_8h_1a440d11721e78f76bd7022cc8aef83aca" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPSR_MODE_EL1T<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x4)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="32" refid="include_2arch_2arm64_2cpu_8h_1afb0eeebb254ef2cd71960f9e77af181e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPSR_MODE_EL1H<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x5)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="33" refid="include_2arch_2arm64_2cpu_8h_1a5c065c9fe9bbeefc64dcdda2f6c4b5bd" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPSR_MODE_EL2T<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x8)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="34" refid="include_2arch_2arm64_2cpu_8h_1a3ad33c29d57e86dc7f416a6bf267d257" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPSR_MODE_EL2H<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x9)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="35" refid="include_2arch_2arm64_2cpu_8h_1ad42eefed5f9728f8dd454d2fad321ae3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SPSR_MODE_MASK<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xf)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="36"><highlight class="normal"></highlight></codeline>
<codeline lineno="37"><highlight class="normal"></highlight></codeline>
<codeline lineno="38" refid="include_2arch_2arm64_2cpu_8h_1aa5f1069250ab50a42e788f8eb655e0a7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SCTLR_EL3_RES1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(BIT(29)<sp/>|<sp/>BIT(28)<sp/>|<sp/>BIT(23)<sp/>|<sp/>\</highlight></codeline>
<codeline lineno="39"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>BIT(22)<sp/>|<sp/>BIT(18)<sp/>|<sp/>BIT(16)<sp/>|<sp/>\</highlight></codeline>
<codeline lineno="40"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>BIT(11)<sp/>|<sp/>BIT(5)<sp/><sp/>|<sp/>BIT(4))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="41"><highlight class="normal"></highlight></codeline>
<codeline lineno="42" refid="include_2arch_2arm64_2cpu_8h_1acee5ccd8b0a2f885465442ef777c964a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SCTLR_EL2_RES1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(BIT(29)<sp/>|<sp/>BIT(28)<sp/>|<sp/>BIT(23)<sp/>|<sp/>\</highlight></codeline>
<codeline lineno="43"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>BIT(22)<sp/>|<sp/>BIT(18)<sp/>|<sp/>BIT(16)<sp/>|<sp/>\</highlight></codeline>
<codeline lineno="44"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>BIT(11)<sp/>|<sp/>BIT(5)<sp/><sp/>|<sp/>BIT(4))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="45"><highlight class="normal"></highlight></codeline>
<codeline lineno="46" refid="include_2arch_2arm64_2cpu_8h_1ac53a7152c26719a8bb4d9cafdfca2045" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SCTLR_EL1_RES1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(BIT(29)<sp/>|<sp/>BIT(28)<sp/>|<sp/>BIT(23)<sp/>|<sp/>\</highlight></codeline>
<codeline lineno="47"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>BIT(22)<sp/>|<sp/>BIT(20)<sp/>|<sp/>BIT(11))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="48"><highlight class="normal"></highlight></codeline>
<codeline lineno="49" refid="include_2arch_2arm64_2cpu_8h_1a223e38830566f400f6d592a6bb7dd361" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SCTLR_M_BIT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>BIT(0)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="50" refid="include_2arch_2arm64_2cpu_8h_1ad9dc6fc20549b11dc1b2cc5ed02d5ee7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SCTLR_A_BIT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>BIT(1)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="51" refid="include_2arch_2arm64_2cpu_8h_1a752ac38bb53a96c6749fbfc09a1fb88d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SCTLR_C_BIT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>BIT(2)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="52" refid="include_2arch_2arm64_2cpu_8h_1a7a33d6c6dc85bc5aef0aebafa1f2f223" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SCTLR_SA_BIT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>BIT(3)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="53" refid="include_2arch_2arm64_2cpu_8h_1ac9fd86e6613531ab567031f4c02a2900" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SCTLR_I_BIT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>BIT(12)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="54"><highlight class="normal"></highlight></codeline>
<codeline lineno="55" refid="include_2arch_2arm64_2cpu_8h_1a93a25e810ffc65f91f94c8ed389b4138" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CPACR_EL1_FPEN_NOTRAP<sp/><sp/><sp/>(0x3<sp/>&lt;&lt;<sp/>20)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="56"><highlight class="normal"></highlight></codeline>
<codeline lineno="57" refid="include_2arch_2arm64_2cpu_8h_1a3356501dba79206460819c2b99617a8e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SCR_NS_BIT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>BIT(0)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="58" refid="include_2arch_2arm64_2cpu_8h_1aae3302d2a8466a2b9a771721548e5263" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SCR_IRQ_BIT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>BIT(1)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="59" refid="include_2arch_2arm64_2cpu_8h_1a819b23e7868c4662bd4b3d19fa6eed5d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SCR_FIQ_BIT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>BIT(2)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="60" refid="include_2arch_2arm64_2cpu_8h_1ae86fa2091d1dbac36137aa064eee7d4e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SCR_EA_BIT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>BIT(3)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="61" refid="include_2arch_2arm64_2cpu_8h_1a7c0a0c7d1d0865d4454b88f4ae14f45f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SCR_SMD_BIT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>BIT(7)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="62" refid="include_2arch_2arm64_2cpu_8h_1a547675dd8352ffb1fcfb6dec5914225a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SCR_HCE_BIT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>BIT(8)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="63" refid="include_2arch_2arm64_2cpu_8h_1a1ab9bded034ce4f46ead5d01b59674be" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SCR_RW_BIT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>BIT(10)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="64" refid="include_2arch_2arm64_2cpu_8h_1a9497ad7be55a9e2afcd3033d2c2e6d03" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SCR_ST_BIT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>BIT(11)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="65"><highlight class="normal"></highlight></codeline>
<codeline lineno="66" refid="include_2arch_2arm64_2cpu_8h_1a4596599ea8aa7c7d7be74cb60319535d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SCR_RES1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(BIT(4)<sp/>|<sp/>BIT(5))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="67"><highlight class="normal"></highlight></codeline>
<codeline lineno="68"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>MPIDR<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="69" refid="include_2arch_2arm64_2cpu_8h_1a9bce40a5c0fceea5298a899b174c3e1c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MPIDR_AFFLVL_MASK<sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xff)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="70"><highlight class="normal"></highlight></codeline>
<codeline lineno="71" refid="include_2arch_2arm64_2cpu_8h_1a7a2087ca83455cf2759a5aee220105e2" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MPIDR_AFF0_SHIFT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="72" refid="include_2arch_2arm64_2cpu_8h_1a3a7ffd9f7a014257a725513d531edab2" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MPIDR_AFF1_SHIFT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(8)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="73" refid="include_2arch_2arm64_2cpu_8h_1a61d65102667e48cb00b7f9133dcd60f2" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MPIDR_AFF2_SHIFT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(16)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="74" refid="include_2arch_2arm64_2cpu_8h_1adcd8397ffe05b55aec4ae2505879eed5" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MPIDR_AFF3_SHIFT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(32)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="75"><highlight class="normal"></highlight></codeline>
<codeline lineno="76" refid="include_2arch_2arm64_2cpu_8h_1a35278aa57b0b98cd0cb541cfea58b177" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MPIDR_AFFLVL(mpidr,<sp/>aff_level)<sp/>\</highlight></codeline>
<codeline lineno="77"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(((mpidr)<sp/>&gt;&gt;<sp/>MPIDR_AFF##aff_level##_SHIFT)<sp/>&amp;<sp/>MPIDR_AFFLVL_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="78"><highlight class="normal"></highlight></codeline>
<codeline lineno="79" refid="include_2arch_2arm64_2cpu_8h_1a958d9c5f047f5dc318ecf4b171a68949" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GET_MPIDR()<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>read_sysreg(mpidr_el1)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="80" refid="include_2arch_2arm64_2cpu_8h_1a850e9ad6314a72da4ef5ff09d5e1e024" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MPIDR_TO_CORE(mpidr)<sp/><sp/><sp/><sp/>MPIDR_AFFLVL(mpidr,<sp/>0)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="81" refid="include_2arch_2arm64_2cpu_8h_1a1548aa3df4774550047fe6433411f6ff" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>IS_PRIMARY_CORE()<sp/><sp/><sp/><sp/><sp/><sp/><sp/>(!MPIDR_TO_CORE(GET_MPIDR()))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="82"><highlight class="normal"></highlight></codeline>
<codeline lineno="83" refid="include_2arch_2arm64_2cpu_8h_1a22ce702a54ad18a7b76edb2fb665f8fd" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MODE_EL_SHIFT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x2)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="84" refid="include_2arch_2arm64_2cpu_8h_1af57f4ebf8044288140b76f1063de6d6d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MODE_EL_MASK<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x3)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="85"><highlight class="normal"></highlight></codeline>
<codeline lineno="86" refid="include_2arch_2arm64_2cpu_8h_1ad51a9827564f8457d36f167593de7b83" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MODE_EL3<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x3)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="87" refid="include_2arch_2arm64_2cpu_8h_1a8c3515664794ffdcd08191f5c48c3ed0" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MODE_EL2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x2)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="88" refid="include_2arch_2arm64_2cpu_8h_1ad3372878ec0c895ae1c791b0ef2d24c0" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MODE_EL1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x1)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="89" refid="include_2arch_2arm64_2cpu_8h_1affee69f2502d7e1b743d1fc79dd78c1d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>MODE_EL0<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x0)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="90"><highlight class="normal"></highlight></codeline>
<codeline lineno="91" refid="include_2arch_2arm64_2cpu_8h_1a16a04b233cad3fb65cb16dbeff32f8f2" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GET_EL(_mode)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(((_mode)<sp/>&gt;&gt;<sp/>MODE_EL_SHIFT)<sp/>&amp;<sp/>MODE_EL_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="92"><highlight class="normal"></highlight></codeline>
<codeline lineno="93" refid="include_2arch_2arm64_2cpu_8h_1a6b4d7e44bdb5912494cb830ba3e09641" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ESR_EC_SHIFT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(26)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="94" refid="include_2arch_2arm64_2cpu_8h_1a423881002388f48bd9c18ee87d4186ef" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ESR_EC_MASK<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>BIT_MASK(6)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="95" refid="include_2arch_2arm64_2cpu_8h_1a18f0cf88a43e06fd81ed66905c039add" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ESR_ISS_SHIFT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="96" refid="include_2arch_2arm64_2cpu_8h_1a011b740985880817c10c3bee7bdb3af8" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ESR_ISS_MASK<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>BIT_MASK(25)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="97" refid="include_2arch_2arm64_2cpu_8h_1a8b063b9a94bd5e3a0a52d60be5875637" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ESR_IL_SHIFT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(25)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="98" refid="include_2arch_2arm64_2cpu_8h_1a705fbfa04a5eb82c44d0a6dc3db9c43c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ESR_IL_MASK<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>BIT_MASK(1)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="99"><highlight class="normal"></highlight></codeline>
<codeline lineno="100" refid="include_2arch_2arm64_2cpu_8h_1a25719cf4bed7192f43a897085dae1dc1" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GET_ESR_EC(esr)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(((esr)<sp/>&gt;&gt;<sp/>ESR_EC_SHIFT)<sp/>&amp;<sp/>ESR_EC_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="101" refid="include_2arch_2arm64_2cpu_8h_1a93440f95cef11bffbbcec8a8bea3eb21" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GET_ESR_IL(esr)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(((esr)<sp/>&gt;&gt;<sp/>ESR_IL_SHIFT)<sp/>&amp;<sp/>ESR_IL_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="102" refid="include_2arch_2arm64_2cpu_8h_1a2dc6b6b21a499764da19b26839bbc2b5" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GET_ESR_ISS(esr)<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(((esr)<sp/>&gt;&gt;<sp/>ESR_ISS_SHIFT)<sp/>&amp;<sp/>ESR_ISS_MASK)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="103"><highlight class="normal"></highlight></codeline>
<codeline lineno="104" refid="include_2arch_2arm64_2cpu_8h_1a0001886233fa8459922ad8338eba1dc8" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CNTV_CTL_ENABLE_BIT<sp/><sp/><sp/><sp/><sp/>BIT(0)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="105" refid="include_2arch_2arm64_2cpu_8h_1a382fbb7831e299acfd89e9f03c08aebb" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CNTV_CTL_IMASK_BIT<sp/><sp/><sp/><sp/><sp/><sp/>BIT(1)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="106"><highlight class="normal"></highlight></codeline>
<codeline lineno="107" refid="include_2arch_2arm64_2cpu_8h_1aacb0fe06a7e7a04c95ce845448c6d436" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ID_AA64PFR0_EL0_SHIFT<sp/><sp/><sp/>(0)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="108" refid="include_2arch_2arm64_2cpu_8h_1a9add6e194aac9e74e71c2dc2dd025eb7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ID_AA64PFR0_EL1_SHIFT<sp/><sp/><sp/>(4)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="109" refid="include_2arch_2arm64_2cpu_8h_1a22dea24f7bdc4ae44c39f5aa4bcc5615" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ID_AA64PFR0_EL2_SHIFT<sp/><sp/><sp/>(8)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="110" refid="include_2arch_2arm64_2cpu_8h_1a77322f61c0e4e872809b46b769e2ec51" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ID_AA64PFR0_EL3_SHIFT<sp/><sp/><sp/>(12)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="111" refid="include_2arch_2arm64_2cpu_8h_1ad296dae475a3598559cb5f53d74a62b0" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ID_AA64PFR0_ELX_MASK<sp/><sp/><sp/><sp/>(0xf)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="112" refid="include_2arch_2arm64_2cpu_8h_1a7ebf5636fdc14822cb8bbe10c7f2e1b4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ID_AA64PFR0_SEL2_SHIFT<sp/><sp/>(36)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="113" refid="include_2arch_2arm64_2cpu_8h_1a233d4971a3bcb773cfe17e4dbe0ee750" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ID_AA64PFR0_SEL2_MASK<sp/><sp/><sp/>(0xf)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="114"><highlight class="normal"></highlight></codeline>
<codeline lineno="115"><highlight class="normal"></highlight><highlight class="comment">/*</highlight></codeline>
<codeline lineno="116"><highlight class="comment"><sp/>*<sp/>TODO:<sp/>ACTLR<sp/>is<sp/>of<sp/>class<sp/>implementation<sp/>defined.<sp/>All<sp/>core<sp/>implementations</highlight></codeline>
<codeline lineno="117"><highlight class="comment"><sp/>*<sp/>in<sp/>armv8a<sp/>have<sp/>the<sp/>same<sp/>implementation<sp/>so<sp/>far<sp/>w.r.t<sp/>few<sp/>controls.</highlight></codeline>
<codeline lineno="118"><highlight class="comment"><sp/>*<sp/>When<sp/>there<sp/>will<sp/>be<sp/>differences<sp/>we<sp/>have<sp/>to<sp/>create<sp/>core<sp/>specific<sp/>headers.</highlight></codeline>
<codeline lineno="119"><highlight class="comment"><sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="120" refid="include_2arch_2arm64_2cpu_8h_1ac50b16ec53bcc4bdf8e7aef09cb335bf" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ACTLR_EL3_CPUACTLR_BIT<sp/><sp/>BIT(0)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="121" refid="include_2arch_2arm64_2cpu_8h_1a685f4f4eaee539caa215a539c7f14c74" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ACTLR_EL3_CPUECTLR_BIT<sp/><sp/>BIT(1)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="122" refid="include_2arch_2arm64_2cpu_8h_1a7be92abd63f3a3915495f497460bc89b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ACTLR_EL3_L2CTLR_BIT<sp/><sp/><sp/><sp/>BIT(4)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="123" refid="include_2arch_2arm64_2cpu_8h_1a73da30b946e047bf4b736deb26270571" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ACTLR_EL3_L2ECTLR_BIT<sp/><sp/><sp/>BIT(5)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="124" refid="include_2arch_2arm64_2cpu_8h_1ae1d807d116307b1321d75ed0917f912d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ACTLR_EL3_L2ACTLR_BIT<sp/><sp/><sp/>BIT(6)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="125"><highlight class="normal"></highlight></codeline>
<codeline lineno="126" refid="include_2arch_2arm64_2cpu_8h_1aff636f95d6e6c2eb2e2c447606c7504f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CPTR_EZ_BIT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>BIT(8)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="127" refid="include_2arch_2arm64_2cpu_8h_1ab772d9f0f8054ae06af80cc85b956dc7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CPTR_TFP_BIT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>BIT(10)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="128" refid="include_2arch_2arm64_2cpu_8h_1a5935d340bf480b94c8268209d8528530" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CPTR_TTA_BIT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>BIT(20)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="129" refid="include_2arch_2arm64_2cpu_8h_1af3ee0801abd2c3c7aff03daad16222ea" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CPTR_TCPAC_BIT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>BIT(31)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="130"><highlight class="normal"></highlight></codeline>
<codeline lineno="131" refid="include_2arch_2arm64_2cpu_8h_1a671504449ea674af44e47995678f0a5b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CPTR_EL2_RES1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>BIT(13)<sp/>|<sp/>BIT(12)<sp/>|<sp/>BIT(9)<sp/>|<sp/>(0xff)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="132"><highlight class="normal"></highlight></codeline>
<codeline lineno="133" refid="include_2arch_2arm64_2cpu_8h_1a223d70f2acad7d361ee6fb7b44bdb2e5" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>HCR_FMO_BIT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>BIT(3)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="134" refid="include_2arch_2arm64_2cpu_8h_1a1792be817d3129a78d60d8bf0d1e5689" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>HCR_IMO_BIT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>BIT(4)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="135" refid="include_2arch_2arm64_2cpu_8h_1ad67b4ccd0f2888823525fcc71ea76419" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>HCR_AMO_BIT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>BIT(5)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="136" refid="include_2arch_2arm64_2cpu_8h_1a2ecb1fa994da111656e57828a2fb5015" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>HCR_RW_BIT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>BIT(31)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="137"><highlight class="normal"></highlight></codeline>
<codeline lineno="138"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>System<sp/>register<sp/>interface<sp/>to<sp/>GICv3<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="139" refid="include_2arch_2arm64_2cpu_8h_1aeb7f0f2d77b8c2015a23e12982e35a01" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ICC_IGRPEN1_EL1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>S3_0_C12_C12_7</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="140" refid="include_2arch_2arm64_2cpu_8h_1ae36e32afe169a9173e3294a807af3234" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ICC_SGI1R<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>S3_0_C12_C11_5</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="141" refid="include_2arch_2arm64_2cpu_8h_1a178411409386d40d5927250161b2c3d3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ICC_SRE_EL1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>S3_0_C12_C12_5</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="142" refid="include_2arch_2arm64_2cpu_8h_1a57664b4d9a0768fd26e0f9e79271d775" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ICC_SRE_EL2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>S3_4_C12_C9_5</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="143" refid="include_2arch_2arm64_2cpu_8h_1a2aae8716b04b563cfabdeb549ec76b11" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ICC_SRE_EL3<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>S3_6_C12_C12_5</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="144" refid="include_2arch_2arm64_2cpu_8h_1a24b75fc3f9337d1a0fa0570b5e9a5681" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ICC_CTLR_EL1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>S3_0_C12_C12_4</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="145" refid="include_2arch_2arm64_2cpu_8h_1ae4ef3359d57cb8862bd140ed52a169a2" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ICC_CTLR_EL3<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>S3_6_C12_C12_4</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="146" refid="include_2arch_2arm64_2cpu_8h_1a569e3c45407957f8e9b6786441dd1954" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ICC_PMR_EL1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>S3_0_C4_C6_0</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="147" refid="include_2arch_2arm64_2cpu_8h_1ac6b780289029a1bfa5f1597272e92087" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ICC_RPR_EL1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>S3_0_C12_C11_3</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="148" refid="include_2arch_2arm64_2cpu_8h_1a75ffb5b6ea7d3a96e5d9efae9969773d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ICC_IGRPEN1_EL3<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>S3_6_C12_C12_7</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="149" refid="include_2arch_2arm64_2cpu_8h_1ae1e035983563d473d79be122004f6d4a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ICC_IGRPEN0_EL1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>S3_0_C12_C12_6</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="150" refid="include_2arch_2arm64_2cpu_8h_1a1537602c3ecea4f1ce6488a94403ca17" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ICC_HPPIR0_EL1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>S3_0_C12_C8_2</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="151" refid="include_2arch_2arm64_2cpu_8h_1a5c52945c05fec71d2879ac109a6367db" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ICC_HPPIR1_EL1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>S3_0_C12_C12_2</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="152" refid="include_2arch_2arm64_2cpu_8h_1ab617bac1549d87e76f6aa4f7bccb484a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ICC_IAR0_EL1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>S3_0_C12_C8_0</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="153" refid="include_2arch_2arm64_2cpu_8h_1a35f0be43473c740c83e32af88e2d0625" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ICC_IAR1_EL1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>S3_0_C12_C12_0</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="154" refid="include_2arch_2arm64_2cpu_8h_1af3c07fa13d6f7c298954276bd7e162ba" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ICC_EOIR0_EL1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>S3_0_C12_C8_1</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="155" refid="include_2arch_2arm64_2cpu_8h_1a5dbe3c5dfb9ff381fac5c1a004116592" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ICC_EOIR1_EL1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>S3_0_C12_C12_1</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="156" refid="include_2arch_2arm64_2cpu_8h_1a6a15fbfb9c3de076e12f6dedc1c8736b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ICC_SGI0R_EL1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>S3_0_C12_C11_7</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="157"><highlight class="normal"></highlight></codeline>
<codeline lineno="158"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>register<sp/>constants<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="159" refid="include_2arch_2arm64_2cpu_8h_1a581240d06f8f27d299a303941934d0a9" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ICC_SRE_ELx_SRE_BIT<sp/><sp/><sp/><sp/><sp/>BIT(0)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="160" refid="include_2arch_2arm64_2cpu_8h_1a54ea5ad3d9d0c66c5787b4c10feaeffb" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ICC_SRE_ELx_DFB_BIT<sp/><sp/><sp/><sp/><sp/>BIT(1)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="161" refid="include_2arch_2arm64_2cpu_8h_1a6464acd03121adf32b11764b8e16a59f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ICC_SRE_ELx_DIB_BIT<sp/><sp/><sp/><sp/><sp/>BIT(2)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="162" refid="include_2arch_2arm64_2cpu_8h_1a89642941ffefc853013b0f92cc80f131" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ICC_SRE_EL3_EN_BIT<sp/><sp/><sp/><sp/><sp/><sp/>BIT(3)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="163"><highlight class="normal"></highlight></codeline>
<codeline lineno="164"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>ICC<sp/>SGI<sp/>macros<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="165" refid="include_2arch_2arm64_2cpu_8h_1aef12617a687736364283ba5fc45eb29a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SGIR_TGT_MASK<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xffff)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="166" refid="include_2arch_2arm64_2cpu_8h_1a54fd53204f64c9081d7c0c9fc3209c37" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SGIR_AFF1_SHIFT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(16)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="167" refid="include_2arch_2arm64_2cpu_8h_1afcb9746b2d5edfd88af4af2759c931d7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SGIR_AFF2_SHIFT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(32)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="168" refid="include_2arch_2arm64_2cpu_8h_1ac4364d68d92dd7b7e1bb7ffac6e81eef" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SGIR_AFF3_SHIFT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(48)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="169" refid="include_2arch_2arm64_2cpu_8h_1aaebf9f7f5e67965fac91a7eb0336f3e4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SGIR_AFF_MASK<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xf)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="170" refid="include_2arch_2arm64_2cpu_8h_1a9bd0096ceb2f20d31173b61127dc5bd3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SGIR_INTID_SHIFT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(24)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="171" refid="include_2arch_2arm64_2cpu_8h_1a6e5a1e0b98322addaa87188e4d9a03f1" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SGIR_INTID_MASK<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0xf)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="172" refid="include_2arch_2arm64_2cpu_8h_1a0a9ae05724f25a9f9e55e664823eeb6b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SGIR_IRM_SHIFT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(40)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="173" refid="include_2arch_2arm64_2cpu_8h_1a31c2a71ebf8c2e296f0c8417012ca7f4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SGIR_IRM_MASK<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x1)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="174" refid="include_2arch_2arm64_2cpu_8h_1a410f4b9c7089a847d01bc6592335871f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>SGIR_IRM_TO_AFF<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="175"><highlight class="normal"></highlight></codeline>
<codeline lineno="176" refid="include_2arch_2arm64_2cpu_8h_1a2df77921af208fb2202cb6d03a9ea004" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>GICV3_SGIR_VALUE(_aff3,<sp/>_aff2,<sp/>_aff1,<sp/>_intid,<sp/>_irm,<sp/>_tgt)<sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="177"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((((uint64_t)<sp/>(_aff3)<sp/>&amp;<sp/>SGIR_AFF_MASK)<sp/>&lt;&lt;<sp/>SGIR_AFF3_SHIFT)<sp/>|<sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="178"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(((uint64_t)<sp/>(_irm)<sp/>&amp;<sp/>SGIR_IRM_MASK)<sp/>&lt;&lt;<sp/>SGIR_IRM_SHIFT)<sp/>|<sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="179"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(((uint64_t)<sp/>(_aff2)<sp/>&amp;<sp/>SGIR_AFF_MASK)<sp/>&lt;&lt;<sp/>SGIR_AFF2_SHIFT)<sp/>|<sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="180"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(((_intid)<sp/>&amp;<sp/>SGIR_INTID_MASK)<sp/>&lt;&lt;<sp/>SGIR_INTID_SHIFT)<sp/>|<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="181"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(((_aff1)<sp/>&amp;<sp/>SGIR_AFF_MASK)<sp/>&lt;&lt;<sp/>SGIR_AFF1_SHIFT)<sp/>|<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>\</highlight></codeline>
<codeline lineno="182"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((_tgt)<sp/>&amp;<sp/>SGIR_TGT_MASK))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="183"><highlight class="normal"></highlight></codeline>
<codeline lineno="184"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Implementation<sp/>defined<sp/>register<sp/>definations<sp/>*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="185"><highlight class="normal"></highlight><highlight class="preprocessor">#if<sp/>defined(CONFIG_CPU_CORTEX_A72)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="186"><highlight class="normal"></highlight></codeline>
<codeline lineno="187"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CORTEX_A72_L2CTLR_EL1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>S3_1_C11_C0_2</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="188"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CORTEX_A72_L2CTLR_DATA_RAM_LATENCY_SHIFT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="189"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CORTEX_A72_L2CTLR_DATA_RAM_SETUP_SHIFT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(5)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="190"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CORTEX_A72_L2CTLR_TAG_RAM_LATENCY_SHIFT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(6)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="191"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CORTEX_A72_L2CTLR_TAG_RAM_SETUP_SHIFT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(9)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="192"><highlight class="normal"></highlight></codeline>
<codeline lineno="193"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CORTEX_A72_L2_DATA_RAM_LATENCY_3_CYCLES<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(2)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="194"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CORTEX_A72_L2_DATA_RAM_LATENCY_MASK<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x7)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="195"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CORTEX_A72_L2_DATA_RAM_SETUP_1_CYCLE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="196"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CORTEX_A72_L2_TAG_RAM_LATENCY_2_CYCLES<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="197"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CORTEX_A72_L2_TAG_RAM_LATENCY_3_CYCLES<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(2)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="198"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CORTEX_A72_L2_TAG_RAM_LATENCY_MASK<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(0x7)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="199"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CORTEX_A72_L2_TAG_RAM_SETUP_1_CYCLE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(1)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="200"><highlight class="normal"></highlight></codeline>
<codeline lineno="201"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CORTEX_A72_L2ACTLR_EL1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>S3_1_C15_C0_0</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="202"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>CORTEX_A72_L2ACTLR_DISABLE_ACE_SH_OR_CHI_BIT<sp/><sp/><sp/><sp/>BIT(6)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="203"><highlight class="normal"></highlight></codeline>
<codeline lineno="204"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>CONFIG_CPU_CORTEX_A72<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="205"><highlight class="normal"></highlight></codeline>
<codeline lineno="206" refid="include_2arch_2arm64_2cpu_8h_1a29cd99f347d3f9cfccf2ea01d64b2117" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>L1_CACHE_SHIFT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>(6)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="207" refid="include_2arch_2arm64_2cpu_8h_1a9400cc2ba37e33279bdbc510a6311fb4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>L1_CACHE_BYTES<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>BIT(L1_CACHE_SHIFT)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="208" refid="include_2arch_2arm64_2cpu_8h_1ab5541d63dd4db4182ab1da587f29189a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>ARM64_CPU_INIT_SIZE<sp/><sp/><sp/><sp/><sp/>L1_CACHE_BYTES</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="209"><highlight class="normal"></highlight></codeline>
<codeline lineno="210"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*<sp/>ZEPHYR_INCLUDE_ARCH_ARM64_CPU_H_<sp/>*/</highlight><highlight class="preprocessor"></highlight></codeline>
    </programlisting>
    <location file="include/arch/arm64/cpu.h"/>
  </compounddef>
</doxygen>
