Vivado Simulator 2015.1
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.1/bin/unwrapped/win64.o/xelab.exe -wto 2fa90eae5b134d0684593aab8a7296ee --debug typical --relax --mt 2 -L fifo_generator_v12_0 -L xil_defaultlib -L xbip_utils_v3_0 -L xbip_pipe_v3_0 -L xbip_bram18k_v3_0 -L mult_gen_v12_0 -L blk_mem_gen_v8_2 -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_with_bram_tb_behav xil_defaultlib.sim_with_bram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port wr_data_count [C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/encoder_top.sv:257]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port s_axi_awid [C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sim_1/sim_with_bram_tb.sv:187]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port s_axi_bid [C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sim_1/sim_with_bram_tb.sv:199]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port s_axi_arid [C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sim_1/sim_with_bram_tb.sv:203]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port s_axi_rid [C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sim_1/sim_with_bram_tb.sv:210]
WARNING: [VRFC 10-597] element index -1 into num_read_words_dc is out of bounds [C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/scfifo_32in_32out_1kb/fifo_generator_v12_0/simulation/fifo_generator_vlog_beh.v:7441]
WARNING: [VRFC 10-597] element index -1 into num_write_words_dc is out of bounds [C:/Users/SKL/Desktop/asdafsf/3/encdec_sim_prj/encdec_sim_prj.srcs/sources_1/ip/scfifo_32in_32out_1kb/fifo_generator_v12_0/simulation/fifo_generator_vlog_beh.v:7491]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mdct_pkg
Compiling package ieee.std_logic_arith
Compiling package mult_gen_v12_0.mult_gen_v12_0_viv_comp
Compiling package std.textio
Compiling package xbip_utils_v3_0.xbip_utils_v3_0_pkg
Compiling package mult_gen_v12_0.mult_gen_v12_0_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.encoder_axi_s_v1_0_S00_AXI(C_S_A...
Compiling module xil_defaultlib.encoder_axi_s_v1_0(C_S00_AXI_DAT...
Compiling module xil_defaultlib.encoder_dram_rreq_fsm(ADDR_WIDTH...
Compiling module xil_defaultlib.encoder_dram_rrsp_fsm(IMG_RBURST...
Compiling module fifo_generator_v12_0.fifo_generator_v12_0_sync_stage(...
Compiling module fifo_generator_v12_0.fifo_generator_v12_0_bhv_ver_as(...
Compiling module fifo_generator_v12_0.FIFO_GENERATOR_v12_0_CONV_VER(C_...
Compiling module fifo_generator_v12_0.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v12_0.fifo_generator_v12_0(C_DATA_COUN...
Compiling module xil_defaultlib.dcfifo_32in_32out_8kb
Compiling module fifo_generator_v12_0.fifo_generator_v12_0_sync_stage(...
Compiling module fifo_generator_v12_0.fifo_generator_v12_0_bhv_ver_as(...
Compiling module fifo_generator_v12_0.FIFO_GENERATOR_v12_0_CONV_VER(C_...
Compiling module fifo_generator_v12_0.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v12_0.fifo_generator_v12_0(C_DATA_COUN...
Compiling module xil_defaultlib.dcfifo_32in_32out_16kb_wr_cnt
Compiling module xil_defaultlib.encoder_msg_fsm
Compiling architecture rtl of entity xil_defaultlib.ROME [rome_default]
Compiling architecture rtl of entity xil_defaultlib.ROMO [romo_default]
Compiling architecture rtl of entity xil_defaultlib.DCT1D [dct1d_default]
Compiling architecture rtl of entity xil_defaultlib.DCT2D [dct2d_default]
Compiling architecture rtl of entity xil_defaultlib.RAM [ram_default]
Compiling architecture rtl of entity xil_defaultlib.DBUFCTL [dbufctl_default]
Compiling architecture rtl of entity xil_defaultlib.MDCT [mdct_default]
Compiling architecture xilinx of entity mult_gen_v12_0.delay_line [\delay_line("artix7",true,0,0,43...]
Compiling architecture xilinx of entity mult_gen_v12_0.op_resize [\op_resize(12,14,0,0,0,25,18)\]
Compiling architecture xilinx of entity mult_gen_v12_0.dsp [\dsp("artix7",12,0,14,0,0,0,0,0,...]
Compiling architecture xilinx of entity mult_gen_v12_0.mult_gen_v12_0_viv [\mult_gen_v12_0_viv(0,0,1,"artix...]
Compiling architecture xilinx of entity mult_gen_v12_0.mult_gen_v12_0 [\mult_gen_v12_0(0,0,1,"artix7",0...]
Compiling architecture mult_gen_1_arch of entity xil_defaultlib.mult_gen_1 [mult_gen_1_default]
Compiling architecture xilinx of entity mult_gen_v12_0.delay_line [\delay_line("artix7",true,0,0,18...]
Compiling architecture xilinx of entity mult_gen_v12_0.delay_line [\delay_line("artix7",true,0,0,16...]
Compiling architecture xilinx of entity mult_gen_v12_0.delay_line [\delay_line("artix7",true,0,0,1,...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(0,0,0,0,"NO_RESET","DIR...]
Compiling architecture xilinx of entity mult_gen_v12_0.delay_line [\delay_line("artix7",true,0,0,17...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(0,0,0,0,"NO_RESET","DIR...]
Compiling architecture xilinx of entity mult_gen_v12_0.op_resize [\op_resize(33,14,0,0,0,33,18)\]
Compiling architecture xilinx of entity mult_gen_v12_0.dsp [\dsp("artix7",33,0,14,0,0,0,0,0,...]
Compiling architecture xilinx of entity mult_gen_v12_0.mult_gen_v12_0_viv [\mult_gen_v12_0_viv(0,0,1,"artix...]
Compiling architecture xilinx of entity mult_gen_v12_0.mult_gen_v12_0 [\mult_gen_v12_0(0,0,1,"artix7",0...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.myidct_less_lut
Compiling module xil_defaultlib.stego_encode
Compiling module fifo_generator_v12_0.fifo_generator_v12_0_bhv_ver_as(...
Compiling module fifo_generator_v12_0.FIFO_GENERATOR_v12_0_CONV_VER(C_...
Compiling module fifo_generator_v12_0.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v12_0.fifo_generator_v12_0(C_DATA_COUN...
Compiling module xil_defaultlib.dcfifo_32in_32out_16kb_rd_cnt
Compiling module fifo_generator_v12_0.fifo_generator_v12_0_bhv_ver_ss(...
Compiling module fifo_generator_v12_0.fifo_generator_v12_0_bhv_ver_pre...
Compiling module fifo_generator_v12_0.FIFO_GENERATOR_v12_0_CONV_VER(C_...
Compiling module fifo_generator_v12_0.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v12_0.fifo_generator_v12_0(C_COMMON_CL...
Compiling module xil_defaultlib.scfifo_32in_32out_1kb
Compiling module xil_defaultlib.encoder_dram_wreq_fsm(ADDR_WIDTH...
Compiling module xil_defaultlib.encoder_axi_m_v1_0_M00_AXI(C_M_A...
Compiling module xil_defaultlib.encoder_axi_m_v1_0(C_M00_AXI_BUR...
Compiling module xil_defaultlib.encoder_top(NUM_COLS=128,NUM_ROW...
Compiling module xil_defaultlib.decoder_axi_s_v1_0_S00_AXI(C_S_A...
Compiling module xil_defaultlib.decoder_axi_s_v1_0(C_S00_AXI_DAT...
Compiling module xil_defaultlib.decoder_dram_rreq_fsm(ADDR_WIDTH...
Compiling module xil_defaultlib.decoder_dram_rrsp_fsm(IMG_RBURST...
Compiling module xil_defaultlib.dcfifo_32in_32out_16kb
Compiling module xil_defaultlib.stego_decode
Compiling module fifo_generator_v12_0.fifo_generator_v12_0_bhv_ver_as(...
Compiling module fifo_generator_v12_0.FIFO_GENERATOR_v12_0_CONV_VER(C_...
Compiling module fifo_generator_v12_0.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v12_0.fifo_generator_v12_0(C_DATA_COUN...
Compiling module xil_defaultlib.dcfifo_32in_32out_8kb_cnt
Compiling module xil_defaultlib.decoder_dram_wreq_fsm(ADDR_WIDTH...
Compiling module xil_defaultlib.decoder_axi_m_v1_0_M00_AXI(C_M_A...
Compiling module xil_defaultlib.decoder_axi_m_v1_0(C_M00_AXI_BUR...
Compiling module xil_defaultlib.decoder_top(NUM_COLS=128,NUM_ROW...
Compiling module blk_mem_gen_v8_2.beh_vlog_ff_clr_v8_2(INIT=1'b0)
Compiling module blk_mem_gen_v8_2.beh_vlog_ff_pre_v8_2(INIT=1'b1)
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010101...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b101111...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b101010...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010101...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010001...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010001...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b011010...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b111111...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b011000...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b011111...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b0111)
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b111110...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b01000)
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b100010...
Compiling module blk_mem_gen_v8_2.write_netlist_v8_2(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_2.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_2.beh_vlog_ff_ce_clr_v8_2(INIT=1'b...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b01011)
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b0100)
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b111011...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010001...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010000...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b011111...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b01)
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010000...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010001...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b011101...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b111111...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010101...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b111100...
Compiling module blk_mem_gen_v8_2.beh_vlog_muxf7_v8_2
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010101...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b011100...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b011111...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010001...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b010001...
Compiling module blk_mem_gen_v8_2.STATE_LOGIC_v8_2(INIT=64'b011100...
Compiling module blk_mem_gen_v8_2.read_netlist_v8_2(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_2.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="artix...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.sim_with_bram_tb
Compiling module xil_defaultlib.glbl
Waiting for 5 sub-compilation(s) to finish...
Built simulation snapshot sim_with_bram_tb_behav
