<interfaceDefinition version='1.2' language='verilog' kind='module' name='kirsch_logic'>
	<portList>
		<port name='i_clock' direction='input' type='' kind=''> </port>
		<port name='i_reset' direction='input' type='' kind=''> </port>
		<port name='i_valid' direction='input' type='' kind=''> </port>
		<port name='i_pixel' direction='input' type='[7:0]' kind='array' packedDimension='[7:0]'> </port>
		<port name='o_valid' direction='output' type='' kind=''> </port>
		<port name='o_edge' direction='output' type='' kind=''> </port>
		<port name='o_dir' direction='output' type='[2:0]' kind='array' packedDimension='[2:0]'> </port>
		<port name='o_mode' direction='output' type='[1:0]' kind='array' packedDimension='[1:0]'> </port>
		<port name='o_row' direction='output' type='[7:0]' kind='array' packedDimension='[7:0]'> </port>
		<port name='debug_key' direction='input' type='[3:1]' kind='array' packedDimension='[3:1]'> </port>
		<port name='debug_switch' direction='input' type='[17:0]' kind='array' packedDimension='[17:0]'> </port>
		<port name='debug_led_red' direction='output' type='[17:0]' kind='array' packedDimension='[17:0]'> </port>
		<port name='debug_led_grn' direction='output' type='[5:0]' kind='array' packedDimension='[5:0]'> </port>
		<port name='debug_num_0' direction='output' type='[3:0]' kind='array' packedDimension='[3:0]'> </port>
		<port name='debug_num_1' direction='output' type='[3:0]' kind='array' packedDimension='[3:0]'> </port>
		<port name='debug_num_2' direction='output' type='[3:0]' kind='array' packedDimension='[3:0]'> </port>
		<port name='debug_num_3' direction='output' type='[3:0]' kind='array' packedDimension='[3:0]'> </port>
		<port name='debug_num_4' direction='output' type='[3:0]' kind='array' packedDimension='[3:0]'> </port>
		<port name='debug_num_5' direction='output' type='[3:0]' kind='array' packedDimension='[3:0]'> </port>
	</portList>
</interfaceDefinition>
