<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::Mips16InstrInfo Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1Mips16InstrInfo.html">Mips16InstrInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="classllvm_1_1Mips16InstrInfo-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::Mips16InstrInfo Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &quot;<a class="el" href="Mips16InstrInfo_8h_source.html">Target/Mips/Mips16InstrInfo.h</a>&quot;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::Mips16InstrInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1Mips16InstrInfo__inherit__graph.png" border="0" usemap="#llvm_1_1Mips16InstrInfo_inherit__map" alt="Inheritance graph"/></div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::Mips16InstrInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1Mips16InstrInfo__coll__graph.png" border="0" usemap="#llvm_1_1Mips16InstrInfo_coll__map" alt="Collaboration graph"/></div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ac2baea8bb9d49761e98815146cb5059c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Mips16InstrInfo.html#ac2baea8bb9d49761e98815146cb5059c">Mips16InstrInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MipsSubtarget.html">MipsSubtarget</a> &amp;STI)</td></tr>
<tr class="separator:ac2baea8bb9d49761e98815146cb5059c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd5a5420d4d64a9ee3c6bb1e32a90516"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MipsRegisterInfo.html">MipsRegisterInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Mips16InstrInfo.html#afd5a5420d4d64a9ee3c6bb1e32a90516">getRegisterInfo</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:afd5a5420d4d64a9ee3c6bb1e32a90516"><td class="mdescLeft">&#160;</td><td class="mdescRight">getRegisterInfo - <a class="el" href="classllvm_1_1TargetInstrInfo.html" title="TargetInstrInfo - Interface to description of machine instruction set.">TargetInstrInfo</a> is a superset of MRegister info.  <a href="classllvm_1_1Mips16InstrInfo.html#afd5a5420d4d64a9ee3c6bb1e32a90516">More...</a><br /></td></tr>
<tr class="separator:afd5a5420d4d64a9ee3c6bb1e32a90516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d50935d88e90236cd33856116d21dbe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Mips16InstrInfo.html#a3d50935d88e90236cd33856116d21dbe">isLoadFromStackSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a3d50935d88e90236cd33856116d21dbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">isLoadFromStackSlot - If the specified machine instruction is a direct load from a stack slot, return the virtual or physical register number of the destination along with the FrameIndex of the loaded stack slot.  <a href="classllvm_1_1Mips16InstrInfo.html#a3d50935d88e90236cd33856116d21dbe">More...</a><br /></td></tr>
<tr class="separator:a3d50935d88e90236cd33856116d21dbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef44058dad2df6da2342080ab66436fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Mips16InstrInfo.html#aef44058dad2df6da2342080ab66436fe">isStoreToStackSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:aef44058dad2df6da2342080ab66436fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">isStoreToStackSlot - If the specified machine instruction is a direct store to a stack slot, return the virtual or physical register number of the source reg along with the FrameIndex of the loaded stack slot.  <a href="classllvm_1_1Mips16InstrInfo.html#aef44058dad2df6da2342080ab66436fe">More...</a><br /></td></tr>
<tr class="separator:aef44058dad2df6da2342080ab66436fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4a9abdf5f5e059ad7b02d989ef1fd05"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Mips16InstrInfo.html#ae4a9abdf5f5e059ad7b02d989ef1fd05">copyPhysReg</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg, bool KillSrc) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ae4a9abdf5f5e059ad7b02d989ef1fd05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3861659aa0f537f10c972f74adaa284c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Mips16InstrInfo.html#a3861659aa0f537f10c972f74adaa284c">storeRegToStack</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="ARMSLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> SrcReg, bool isKill, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> FrameIndex, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, int64_t <a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a3861659aa0f537f10c972f74adaa284c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7a25dceffe54b50ba8163203c97ef62"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Mips16InstrInfo.html#ac7a25dceffe54b50ba8163203c97ef62">loadRegFromStack</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="ARMSLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> DestReg, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> FrameIndex, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, int64_t <a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ac7a25dceffe54b50ba8163203c97ef62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03e5fc82260111f52a33f03743ede428"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Mips16InstrInfo.html#a03e5fc82260111f52a33f03743ede428">expandPostRAPseudo</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a03e5fc82260111f52a33f03743ede428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a444324f1f44eb5e4648b340853074254"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Mips16InstrInfo.html#a444324f1f44eb5e4648b340853074254">getOppositeBranchOpc</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opc) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a444324f1f44eb5e4648b340853074254"><td class="mdescLeft">&#160;</td><td class="mdescRight">GetOppositeBranchOpc - Return the inverse of the specified opcode, e.g.  <a href="classllvm_1_1Mips16InstrInfo.html#a444324f1f44eb5e4648b340853074254">More...</a><br /></td></tr>
<tr class="separator:a444324f1f44eb5e4648b340853074254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ae314e6d4d78cd50108dbe69ad317b0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Mips16InstrInfo.html#a1ae314e6d4d78cd50108dbe69ad317b0">makeFrame</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> SP, int64_t FrameSize, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a1ae314e6d4d78cd50108dbe69ad317b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa742ec29cd5bc4d080c170cb881d050b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Mips16InstrInfo.html#aa742ec29cd5bc4d080c170cb881d050b">restoreFrame</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> SP, int64_t FrameSize, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa742ec29cd5bc4d080c170cb881d050b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add408e809d2f4f9db9e5fd3eebed3788"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Mips16InstrInfo.html#add408e809d2f4f9db9e5fd3eebed3788">adjustStackPtr</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> SP, int64_t Amount, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:add408e809d2f4f9db9e5fd3eebed3788"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adjust SP by Amount bytes.  <a href="classllvm_1_1Mips16InstrInfo.html#add408e809d2f4f9db9e5fd3eebed3788">More...</a><br /></td></tr>
<tr class="separator:add408e809d2f4f9db9e5fd3eebed3788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd22577c1abdac8d676fc8dc30e7c223"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Mips16InstrInfo.html#acd22577c1abdac8d676fc8dc30e7c223">loadImmediate</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> FrameReg, int64_t Imm, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> II, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;NewImm) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:acd22577c1abdac8d676fc8dc30e7c223"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emit a series of instructions to load an immediate.  <a href="classllvm_1_1Mips16InstrInfo.html#acd22577c1abdac8d676fc8dc30e7c223">More...</a><br /></td></tr>
<tr class="separator:acd22577c1abdac8d676fc8dc30e7c223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10d6d6cf0b9689cbcd6ba473036bd7b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Mips16InstrInfo.html#a10d6d6cf0b9689cbcd6ba473036bd7b6">AddiuSpImm</a> (int64_t Imm) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a10d6d6cf0b9689cbcd6ba473036bd7b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f2aa5be123d8c29912da422ca2e32a3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Mips16InstrInfo.html#a1f2aa5be123d8c29912da422ca2e32a3">BuildAddiuSpImm</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, int64_t Imm) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a1f2aa5be123d8c29912da422ca2e32a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1MipsInstrInfo"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classllvm_1_1MipsInstrInfo')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1MipsInstrInfo.html">llvm::MipsInstrInfo</a></td></tr>
<tr class="memitem:a3752bcb29f71848006107402e54cf74b inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a3752bcb29f71848006107402e54cf74b">MipsInstrInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MipsSubtarget.html">MipsSubtarget</a> &amp;STI, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> <a class="el" href="classllvm_1_1MipsInstrInfo.html#a96d190dd1f82d694b62678659badfcc5">UncondBrOpc</a>)</td></tr>
<tr class="separator:a3752bcb29f71848006107402e54cf74b inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fc6e9dfe13270e36a332b4daeb53bd4 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a2fc6e9dfe13270e36a332b4daeb53bd4">analyzeBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>, bool AllowModify) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a2fc6e9dfe13270e36a332b4daeb53bd4 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Branch Analysis.  <a href="classllvm_1_1MipsInstrInfo.html#a2fc6e9dfe13270e36a332b4daeb53bd4">More...</a><br /></td></tr>
<tr class="separator:a2fc6e9dfe13270e36a332b4daeb53bd4 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9c7c6f6fad59cb7797cde1aab0265e5 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#af9c7c6f6fad59cb7797cde1aab0265e5">removeBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> *BytesRemoved=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:af9c7c6f6fad59cb7797cde1aab0265e5 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69844bca212f09027ea41fa010fafe10 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a69844bca212f09027ea41fa010fafe10">insertBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> *BytesAdded=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a69844bca212f09027ea41fa010fafe10 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66639d41415d72e514e514c259533b9c inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a66639d41415d72e514e514c259533b9c">reverseBranchCondition</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a66639d41415d72e514e514c259533b9c inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">reverseBranchCondition - Return the inverse opcode of the specified Branch instruction.  <a href="classllvm_1_1MipsInstrInfo.html#a66639d41415d72e514e514c259533b9c">More...</a><br /></td></tr>
<tr class="separator:a66639d41415d72e514e514c259533b9c inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a1c9931dc5cfff031352bf6a5c7c3ff inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MipsInstrInfo.html#aabfa34ab3ab92062a24aaf2a4da8f1cb">BranchType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a1a1c9931dc5cfff031352bf6a5c7c3ff">analyzeBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>, bool AllowModify, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;BranchInstrs) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a1a1c9931dc5cfff031352bf6a5c7c3ff inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61e3c0d82007ef6451aa44304af86839 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a61e3c0d82007ef6451aa44304af86839">getEquivalentCompactForm</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a61e3c0d82007ef6451aa44304af86839 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determine the opcode of a non-delay slot form for a branch if one exists.  <a href="classllvm_1_1MipsInstrInfo.html#a61e3c0d82007ef6451aa44304af86839">More...</a><br /></td></tr>
<tr class="separator:a61e3c0d82007ef6451aa44304af86839 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2adf4087bc7590487a999f76cf7dce04 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a2adf4087bc7590487a999f76cf7dce04">isBranchOffsetInRange</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> BranchOpc, int64_t BrOffset) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a2adf4087bc7590487a999f76cf7dce04 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determine if the branch target is in range.  <a href="classllvm_1_1MipsInstrInfo.html#a2adf4087bc7590487a999f76cf7dce04">More...</a><br /></td></tr>
<tr class="separator:a2adf4087bc7590487a999f76cf7dce04 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dcd37ae69b31428f0cc1cffb0b63a40 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a1dcd37ae69b31428f0cc1cffb0b63a40">SafeInForbiddenSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a1dcd37ae69b31428f0cc1cffb0b63a40 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Predicate to determine if an instruction can go in a forbidden slot.  <a href="classllvm_1_1MipsInstrInfo.html#a1dcd37ae69b31428f0cc1cffb0b63a40">More...</a><br /></td></tr>
<tr class="separator:a1dcd37ae69b31428f0cc1cffb0b63a40 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a506d59d745bce4ecf472b2a3580219bd inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a506d59d745bce4ecf472b2a3580219bd">SafeInFPUDelaySlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIInSlot, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;FPUMI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a506d59d745bce4ecf472b2a3580219bd inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Predicate to determine if an instruction can go in an FPU delay slot.  <a href="classllvm_1_1MipsInstrInfo.html#a506d59d745bce4ecf472b2a3580219bd">More...</a><br /></td></tr>
<tr class="separator:a506d59d745bce4ecf472b2a3580219bd inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64bfddcfc4db367cec978a34653a69f3 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a64bfddcfc4db367cec978a34653a69f3">SafeInLoadDelaySlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIInSlot, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;LoadMI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a64bfddcfc4db367cec978a34653a69f3 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Predicate to determine if an instruction can go in a load delay slot.  <a href="classllvm_1_1MipsInstrInfo.html#a64bfddcfc4db367cec978a34653a69f3">More...</a><br /></td></tr>
<tr class="separator:a64bfddcfc4db367cec978a34653a69f3 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4efa27ac5949050203194f9a9fe8a723 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a4efa27ac5949050203194f9a9fe8a723">HasForbiddenSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4efa27ac5949050203194f9a9fe8a723 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Predicate to determine if an instruction has a forbidden slot.  <a href="classllvm_1_1MipsInstrInfo.html#a4efa27ac5949050203194f9a9fe8a723">More...</a><br /></td></tr>
<tr class="separator:a4efa27ac5949050203194f9a9fe8a723 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a987f10473539bf6f0bf2565cf3c28763 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a987f10473539bf6f0bf2565cf3c28763">HasFPUDelaySlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a987f10473539bf6f0bf2565cf3c28763 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Predicate to determine if an instruction has an FPU delay slot.  <a href="classllvm_1_1MipsInstrInfo.html#a987f10473539bf6f0bf2565cf3c28763">More...</a><br /></td></tr>
<tr class="separator:a987f10473539bf6f0bf2565cf3c28763 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0c794b183a35619fd27e067cc8df2ec inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#ae0c794b183a35619fd27e067cc8df2ec">HasLoadDelaySlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ae0c794b183a35619fd27e067cc8df2ec inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Predicate to determine if an instruction has a load delay slot.  <a href="classllvm_1_1MipsInstrInfo.html#ae0c794b183a35619fd27e067cc8df2ec">More...</a><br /></td></tr>
<tr class="separator:ae0c794b183a35619fd27e067cc8df2ec inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff60e572738d0bd9db17bdb42f48a027 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#aff60e572738d0bd9db17bdb42f48a027">insertNoop</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:aff60e572738d0bd9db17bdb42f48a027 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Insert nop instruction when hazard condition is found.  <a href="classllvm_1_1MipsInstrInfo.html#aff60e572738d0bd9db17bdb42f48a027">More...</a><br /></td></tr>
<tr class="separator:aff60e572738d0bd9db17bdb42f48a027 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20491e3d4f88b3e92bb223d6f23480c6 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a20491e3d4f88b3e92bb223d6f23480c6">insertNop</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a20491e3d4f88b3e92bb223d6f23480c6 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Insert an ISA appropriate <code>nop</code>.  <a href="classllvm_1_1MipsInstrInfo.html#a20491e3d4f88b3e92bb223d6f23480c6">More...</a><br /></td></tr>
<tr class="separator:a20491e3d4f88b3e92bb223d6f23480c6 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a417eb34f192da104e17f240e478dc0b8 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a417eb34f192da104e17f240e478dc0b8">isBranchWithImm</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opc) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a417eb34f192da104e17f240e478dc0b8 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e06e0f33a78381418e60bf850e7efde inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a1e06e0f33a78381418e60bf850e7efde">getInstSizeInBytes</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a1e06e0f33a78381418e60bf850e7efde inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the number of bytes of code the specified instruction may be.  <a href="classllvm_1_1MipsInstrInfo.html#a1e06e0f33a78381418e60bf850e7efde">More...</a><br /></td></tr>
<tr class="separator:a1e06e0f33a78381418e60bf850e7efde inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70d841624d43d450f036acec8789977f inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a70d841624d43d450f036acec8789977f">storeRegToStackSlot</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="ARMSLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> SrcReg, bool isKill, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> FrameIndex, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> VReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a70d841624d43d450f036acec8789977f inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accb38f1d8dc084098f532f6fcde49181 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#accb38f1d8dc084098f532f6fcde49181">loadRegFromStackSlot</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="ARMSLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> DestReg, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> FrameIndex, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> VReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:accb38f1d8dc084098f532f6fcde49181 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a413a71e2c9cce53190ed87f9f7827ba4 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a413a71e2c9cce53190ed87f9f7827ba4">genInstrWithNewOpc</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NewOpc, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a413a71e2c9cce53190ed87f9f7827ba4 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create an instruction which has the same operands and memory operands as MI but has a new opcode.  <a href="classllvm_1_1MipsInstrInfo.html#a413a71e2c9cce53190ed87f9f7827ba4">More...</a><br /></td></tr>
<tr class="separator:a413a71e2c9cce53190ed87f9f7827ba4 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac96f8a3940634f98f183e23e6ff35f7e inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#ac96f8a3940634f98f183e23e6ff35f7e">findCommutedOpIndices</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;SrcOpIdx1, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;SrcOpIdx2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ac96f8a3940634f98f183e23e6ff35f7e inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2085664dc930157970b0210392f7f09 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#aa2085664dc930157970b0210392f7f09">verifyInstruction</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> &amp;ErrInfo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:aa2085664dc930157970b0210392f7f09 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform target specific instruction verification.  <a href="classllvm_1_1MipsInstrInfo.html#aa2085664dc930157970b0210392f7f09">More...</a><br /></td></tr>
<tr class="separator:aa2085664dc930157970b0210392f7f09 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4b427632c38d3094455c63ce5b4b346 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memItemLeft" align="right" valign="top">std::pair&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#aa4b427632c38d3094455c63ce5b4b346">decomposeMachineOperandsTargetFlags</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> TF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:aa4b427632c38d3094455c63ce5b4b346 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a116b3cb5585ccccbc7d617ed4db9e387 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; std::pair&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char * &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a116b3cb5585ccccbc7d617ed4db9e387">getSerializableDirectMachineOperandTargetFlags</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a116b3cb5585ccccbc7d617ed4db9e387 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75313c138825e233baef675bb1c5c43d inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memItemLeft" align="right" valign="top">std::optional&lt; <a class="el" href="structllvm_1_1RegImmPair.html">RegImmPair</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a75313c138825e233baef675bb1c5c43d">isAddImmediate</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a75313c138825e233baef675bb1c5c43d inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9fa612919367a702574336b92a242d2 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memItemLeft" align="right" valign="top">std::optional&lt; <a class="el" href="namespacellvm.html#a0f121bc5e3b5fb189a14cd793f9f5236">ParamLoadedValue</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#ac9fa612919367a702574336b92a242d2">describeLoadedValue</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ac9fa612919367a702574336b92a242d2 inherit pub_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:a0ab77cfcec8bd5d96d5a28f3be23cb05"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Mips16InstrInfo.html#a0ab77cfcec8bd5d96d5a28f3be23cb05">validImmediate</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opcode, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, int64_t Amount)</td></tr>
<tr class="separator:a0ab77cfcec8bd5d96d5a28f3be23cb05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fce04fee8e560f61b782a3bf2c87e6b"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Mips16InstrInfo.html#a7fce04fee8e560f61b782a3bf2c87e6b">validSpImm8</a> (<a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> offset)</td></tr>
<tr class="separator:a7fce04fee8e560f61b782a3bf2c87e6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_static_methods_classllvm_1_1MipsInstrInfo"><td colspan="2" onclick="javascript:toggleInherit('pub_static_methods_classllvm_1_1MipsInstrInfo')"><img src="closed.png" alt="-"/>&#160;Static Public Member Functions inherited from <a class="el" href="classllvm_1_1MipsInstrInfo.html">llvm::MipsInstrInfo</a></td></tr>
<tr class="memitem:ab1cad5af795eb63d2436bc3a946f82bf inherit pub_static_methods_classllvm_1_1MipsInstrInfo"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MipsInstrInfo.html">MipsInstrInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#ab1cad5af795eb63d2436bc3a946f82bf">create</a> (<a class="el" href="classllvm_1_1MipsSubtarget.html">MipsSubtarget</a> &amp;STI)</td></tr>
<tr class="separator:ab1cad5af795eb63d2436bc3a946f82bf inherit pub_static_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:a6f48763ab2e4d9f55ca1cf0e4947e956"><td class="memItemLeft" align="right" valign="top">std::optional&lt; <a class="el" href="structllvm_1_1DestSourcePair.html">DestSourcePair</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1Mips16InstrInfo.html#a6f48763ab2e4d9f55ca1cf0e4947e956">isCopyInstrImpl</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a6f48763ab2e4d9f55ca1cf0e4947e956"><td class="mdescLeft">&#160;</td><td class="mdescRight">If the specific machine instruction is a instruction that moves/copies value from one register to another register return destination and source registers as machine operands.  <a href="classllvm_1_1Mips16InstrInfo.html#a6f48763ab2e4d9f55ca1cf0e4947e956">More...</a><br /></td></tr>
<tr class="separator:a6f48763ab2e4d9f55ca1cf0e4947e956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classllvm_1_1MipsInstrInfo"><td colspan="2" onclick="javascript:toggleInherit('pro_methods_classllvm_1_1MipsInstrInfo')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classllvm_1_1MipsInstrInfo.html">llvm::MipsInstrInfo</a></td></tr>
<tr class="memitem:a5e5faf569e1b9d35ccd98046c7ad6d61 inherit pro_methods_classllvm_1_1MipsInstrInfo"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a5e5faf569e1b9d35ccd98046c7ad6d61">isZeroImm</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="el" href="HexagonBitTracker_8cpp.html#a0ee73ba17c3a2cb54752905e99d77357">op</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a5e5faf569e1b9d35ccd98046c7ad6d61 inherit pro_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f25c09896b601cbe577cc8a814ac748 inherit pro_methods_classllvm_1_1MipsInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a3f25c09896b601cbe577cc8a814ac748">GetMemOperand</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> FI, <a class="el" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> Flags) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a3f25c09896b601cbe577cc8a814ac748 inherit pro_methods_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pub_types_classllvm_1_1MipsInstrInfo"><td colspan="2" onclick="javascript:toggleInherit('pub_types_classllvm_1_1MipsInstrInfo')"><img src="closed.png" alt="-"/>&#160;Public Types inherited from <a class="el" href="classllvm_1_1MipsInstrInfo.html">llvm::MipsInstrInfo</a></td></tr>
<tr class="memitem:aabfa34ab3ab92062a24aaf2a4da8f1cb inherit pub_types_classllvm_1_1MipsInstrInfo"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#aabfa34ab3ab92062a24aaf2a4da8f1cb">BranchType</a> { <br />
&#160;&#160;<a class="el" href="classllvm_1_1MipsInstrInfo.html#aabfa34ab3ab92062a24aaf2a4da8f1cba5fbf310f723ef8ae8926c9c5a8472808">BT_None</a>, 
<a class="el" href="classllvm_1_1MipsInstrInfo.html#aabfa34ab3ab92062a24aaf2a4da8f1cba105496195d63248246cbd5eeb5683c00">BT_NoBranch</a>, 
<a class="el" href="classllvm_1_1MipsInstrInfo.html#aabfa34ab3ab92062a24aaf2a4da8f1cba0a0002cab7c7c1ea35536c79b93792d1">BT_Uncond</a>, 
<a class="el" href="classllvm_1_1MipsInstrInfo.html#aabfa34ab3ab92062a24aaf2a4da8f1cba781922411cd12112996b219f38f200e6">BT_Cond</a>, 
<br />
&#160;&#160;<a class="el" href="classllvm_1_1MipsInstrInfo.html#aabfa34ab3ab92062a24aaf2a4da8f1cba9cbbca0c886cf51c880f9d0eda696a0b">BT_CondUncond</a>, 
<a class="el" href="classllvm_1_1MipsInstrInfo.html#aabfa34ab3ab92062a24aaf2a4da8f1cbad22a5d8a64af13f166107a7e23358705">BT_Indirect</a>
<br />
 }</td></tr>
<tr class="separator:aabfa34ab3ab92062a24aaf2a4da8f1cb inherit pub_types_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_attribs_classllvm_1_1MipsInstrInfo"><td colspan="2" onclick="javascript:toggleInherit('pro_attribs_classllvm_1_1MipsInstrInfo')"><img src="closed.png" alt="-"/>&#160;Protected Attributes inherited from <a class="el" href="classllvm_1_1MipsInstrInfo.html">llvm::MipsInstrInfo</a></td></tr>
<tr class="memitem:a36e76343538f6710d4c38a7b03598da7 inherit pro_attribs_classllvm_1_1MipsInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MipsSubtarget.html">MipsSubtarget</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a36e76343538f6710d4c38a7b03598da7">Subtarget</a></td></tr>
<tr class="separator:a36e76343538f6710d4c38a7b03598da7 inherit pro_attribs_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96d190dd1f82d694b62678659badfcc5 inherit pro_attribs_classllvm_1_1MipsInstrInfo"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MipsInstrInfo.html#a96d190dd1f82d694b62678659badfcc5">UncondBrOpc</a></td></tr>
<tr class="separator:a96d190dd1f82d694b62678659badfcc5 inherit pro_attribs_classllvm_1_1MipsInstrInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="Mips16InstrInfo_8h_source.html#l00027">27</a> of file <a class="el" href="Mips16InstrInfo_8h_source.html">Mips16InstrInfo.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="ac2baea8bb9d49761e98815146cb5059c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2baea8bb9d49761e98815146cb5059c">&#9670;&nbsp;</a></span>Mips16InstrInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Mips16InstrInfo::Mips16InstrInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MipsSubtarget.html">MipsSubtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">explicit</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00042">42</a> of file <a class="el" href="Mips16InstrInfo_8cpp_source.html">Mips16InstrInfo.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a10d6d6cf0b9689cbcd6ba473036bd7b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10d6d6cf0b9689cbcd6ba473036bd7b6">&#9670;&nbsp;</a></span>AddiuSpImm()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp; Mips16InstrInfo::AddiuSpImm </td>
          <td>(</td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Imm</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00455">455</a> of file <a class="el" href="Mips16InstrInfo_8cpp_source.html">Mips16InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>, and <a class="el" href="Mips16InstrInfo_8h_source.html#l00094">validSpImm8()</a>.</p>

</div>
</div>
<a id="add408e809d2f4f9db9e5fd3eebed3788"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add408e809d2f4f9db9e5fd3eebed3788">&#9670;&nbsp;</a></span>adjustStackPtr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void Mips16InstrInfo::adjustStackPtr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>SP</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Amount</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Adjust SP by Amount bytes. </p>

<p>Implements <a class="el" href="classllvm_1_1MipsInstrInfo.html#aae14937e233b1d930d6f040de852ff30">llvm::MipsInstrInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00306">306</a> of file <a class="el" href="Mips16InstrInfo_8cpp_source.html">Mips16InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00463">BuildAddiuSpImm()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, and <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>.</p>

</div>
</div>
<a id="a1f2aa5be123d8c29912da422ca2e32a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f2aa5be123d8c29912da422ca2e32a3">&#9670;&nbsp;</a></span>BuildAddiuSpImm()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Mips16InstrInfo::BuildAddiuSpImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Imm</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00463">463</a> of file <a class="el" href="Mips16InstrInfo_8cpp_source.html">Mips16InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>, and <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>.</p>

<p class="reference">Referenced by <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00306">adjustStackPtr()</a>, <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00210">makeFrame()</a>, and <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00240">restoreFrame()</a>.</p>

</div>
</div>
<a id="ae4a9abdf5f5e059ad7b02d989ef1fd05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4a9abdf5f5e059ad7b02d989ef1fd05">&#9670;&nbsp;</a></span>copyPhysReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void Mips16InstrInfo::copyPhysReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>KillSrc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00069">69</a> of file <a class="el" href="Mips16InstrInfo_8cpp_source.html">Mips16InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00044">llvm::RegState::Define</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00531">llvm::getKillRegState()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, and <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>.</p>

<p class="reference">Referenced by <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00320">loadImmediate()</a>.</p>

</div>
</div>
<a id="a03e5fc82260111f52a33f03743ede428"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03e5fc82260111f52a33f03743ede428">&#9670;&nbsp;</a></span>expandPostRAPseudo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool Mips16InstrInfo::expandPostRAPseudo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00142">142</a> of file <a class="el" href="Mips16InstrInfo_8cpp_source.html">Mips16InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineBasicBlock_8cpp_source.html#l01323">llvm::MachineBasicBlock::erase()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a444324f1f44eb5e4648b340853074254"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a444324f1f44eb5e4648b340853074254">&#9670;&nbsp;</a></span>getOppositeBranchOpc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Mips16InstrInfo::getOppositeBranchOpc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>GetOppositeBranchOpc - Return the inverse of the specified opcode, e.g. </p>
<p>turning BEQ to BNE. </p>

<p>Implements <a class="el" href="classllvm_1_1MipsInstrInfo.html#ae019cf38df821fca37ec6fbe4732cac5">llvm::MipsInstrInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00158">158</a> of file <a class="el" href="Mips16InstrInfo_8cpp_source.html">Mips16InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

</div>
</div>
<a id="afd5a5420d4d64a9ee3c6bb1e32a90516"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd5a5420d4d64a9ee3c6bb1e32a90516">&#9670;&nbsp;</a></span>getRegisterInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MipsRegisterInfo.html">MipsRegisterInfo</a> &amp; Mips16InstrInfo::getRegisterInfo </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getRegisterInfo - <a class="el" href="classllvm_1_1TargetInstrInfo.html" title="TargetInstrInfo - Interface to description of machine instruction set.">TargetInstrInfo</a> is a superset of MRegister info. </p>
<p>As such, whenever a client has an instance of instruction info, it should always be able to get register info as well (through this method). </p>

<p>Implements <a class="el" href="classllvm_1_1MipsInstrInfo.html#a3472a6d146395996a73e21ab3afb6f8f">llvm::MipsInstrInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00045">45</a> of file <a class="el" href="Mips16InstrInfo_8cpp_source.html">Mips16InstrInfo.cpp</a>.</p>

</div>
</div>
<a id="a6f48763ab2e4d9f55ca1cf0e4947e956"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f48763ab2e4d9f55ca1cf0e4947e956">&#9670;&nbsp;</a></span>isCopyInstrImpl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::optional&lt; <a class="el" href="structllvm_1_1DestSourcePair.html">DestSourcePair</a> &gt; Mips16InstrInfo::isCopyInstrImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If the specific machine instruction is a instruction that moves/copies value from one register to another register return destination and source registers as machine operands. </p>

<p class="definition">Definition at line <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00100">100</a> of file <a class="el" href="Mips16InstrInfo_8cpp_source.html">Mips16InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a3d50935d88e90236cd33856116d21dbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d50935d88e90236cd33856116d21dbe">&#9670;&nbsp;</a></span>isLoadFromStackSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Mips16InstrInfo::isLoadFromStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isLoadFromStackSlot - If the specified machine instruction is a direct load from a stack slot, return the virtual or physical register number of the destination along with the FrameIndex of the loaded stack slot. </p>
<p>If not, return 0. This predicate must return 0 if the instruction has any side effects other than loading from the stack slot. </p>

<p class="definition">Definition at line <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00054">54</a> of file <a class="el" href="Mips16InstrInfo_8cpp_source.html">Mips16InstrInfo.cpp</a>.</p>

</div>
</div>
<a id="aef44058dad2df6da2342080ab66436fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef44058dad2df6da2342080ab66436fe">&#9670;&nbsp;</a></span>isStoreToStackSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Mips16InstrInfo::isStoreToStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isStoreToStackSlot - If the specified machine instruction is a direct store to a stack slot, return the virtual or physical register number of the source reg along with the FrameIndex of the loaded stack slot. </p>
<p>If not, return 0. This predicate must return 0 if the instruction has any side effects other than storing to the stack slot. </p>

<p class="definition">Definition at line <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00064">64</a> of file <a class="el" href="Mips16InstrInfo_8cpp_source.html">Mips16InstrInfo.cpp</a>.</p>

</div>
</div>
<a id="acd22577c1abdac8d676fc8dc30e7c223"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd22577c1abdac8d676fc8dc30e7c223">&#9670;&nbsp;</a></span>loadImmediate()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Mips16InstrInfo::loadImmediate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>FrameReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Imm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>II</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>NewImm</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Emit a series of instructions to load an immediate. </p>
<p>This function generates the sequence of instructions needed to get the result of adding register REG and immediate IMM. </p>

<p class="definition">Definition at line <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00320">320</a> of file <a class="el" href="Mips16InstrInfo_8cpp_source.html">Mips16InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="GVN_8cpp.html#ae8ec32a9818e9fd7c653c86bc0c4dc7ea78945de8de090e90045d299651a68a9b">Available</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00069">copyPhysReg()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MathExtras_8h_source.html#l00031">llvm::numbers::e</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00082">llvm::RegScavenger::enterBasicBlock()</a>, <a class="el" href="BitVector_8h_source.html#l00293">llvm::BitVector::find_first()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00155">llvm::RegScavenger::forward()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00277">llvm::RegScavenger::getRegsAvailable()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>, <a class="el" href="MachineOperand_8h_source.html#l00384">llvm::MachineOperand::isDef()</a>, <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isReg()</a>, <a class="el" href="Register_8h_source.html#l00091">llvm::Register::isVirtual()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00048">llvm::RegState::Kill</a>, <a class="el" href="HexagonISelDAGToDAGHVX_8cpp_source.html#l00813">shuffles::lo()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="BitVector_8h_source.html#l00385">llvm::BitVector::reset()</a>, and <a class="el" href="Mips16ISelLowering_8cpp_source.html#l00340">T1</a>.</p>

</div>
</div>
<a id="ac7a25dceffe54b50ba8163203c97ef62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7a25dceffe54b50ba8163203c97ef62">&#9670;&nbsp;</a></span>loadRegFromStack()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void Mips16InstrInfo::loadRegFromStack </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MBBI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>FrameIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="classllvm_1_1MipsInstrInfo.html#a915dec0a932fc87dab3f284843ca25d5">llvm::MipsInstrInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00124">124</a> of file <a class="el" href="Mips16InstrInfo_8cpp_source.html">Mips16InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00152">llvm::MachineInstrBuilder::addFrameIndex()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00202">llvm::MachineInstrBuilder::addMemOperand()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00311">llvm::MachineBasicBlock::end()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="MipsInstrInfo_8cpp_source.html#l00079">llvm::MipsInstrInfo::GetMemOperand()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00134">llvm::MachineMemOperand::MOLoad</a>, and <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>.</p>

</div>
</div>
<a id="a1ae314e6d4d78cd50108dbe69ad317b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ae314e6d4d78cd50108dbe69ad317b0">&#9670;&nbsp;</a></span>makeFrame()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Mips16InstrInfo::makeFrame </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>SP</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>FrameSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00210">210</a> of file <a class="el" href="Mips16InstrInfo_8cpp_source.html">Mips16InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00184">addSaveRestoreRegs()</a>, <a class="el" href="Discriminator_8h_source.html#l00058">llvm::sampleprof::Base</a>, <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00463">BuildAddiuSpImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00787">llvm::MachineFrameInfo::getCalleeSavedInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00688">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MipsRegisterInfo_8cpp_source.html#l00150">llvm::MipsRegisterInfo::getReservedRegs()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, and <a class="el" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">llvm::Reserved</a>.</p>

</div>
</div>
<a id="aa742ec29cd5bc4d080c170cb881d050b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa742ec29cd5bc4d080c170cb881d050b">&#9670;&nbsp;</a></span>restoreFrame()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Mips16InstrInfo::restoreFrame </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>SP</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>FrameSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00240">240</a> of file <a class="el" href="Mips16InstrInfo_8cpp_source.html">Mips16InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00184">addSaveRestoreRegs()</a>, <a class="el" href="Discriminator_8h_source.html#l00058">llvm::sampleprof::Base</a>, <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00463">BuildAddiuSpImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00044">llvm::RegState::Define</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00311">llvm::MachineBasicBlock::end()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00787">llvm::MachineFrameInfo::getCalleeSavedInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00688">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MipsRegisterInfo_8cpp_source.html#l00150">llvm::MipsRegisterInfo::getReservedRegs()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, and <a class="el" href="namespacellvm.html#a8c9d5a3046b96979a032c218e858cd15a942d4e37dd5607ab68e54755540d4a47">llvm::Reserved</a>.</p>

</div>
</div>
<a id="a3861659aa0f537f10c972f74adaa284c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3861659aa0f537f10c972f74adaa284c">&#9670;&nbsp;</a></span>storeRegToStack()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void Mips16InstrInfo::storeRegToStack </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MBBI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isKill</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>FrameIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="classllvm_1_1MipsInstrInfo.html#aed76e330485a27cb6a6b92936937ab5a">llvm::MipsInstrInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00106">106</a> of file <a class="el" href="Mips16InstrInfo_8cpp_source.html">Mips16InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00202">llvm::MachineInstrBuilder::addMemOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00311">llvm::MachineBasicBlock::end()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00531">llvm::getKillRegState()</a>, <a class="el" href="MipsInstrInfo_8cpp_source.html#l00079">llvm::MipsInstrInfo::GetMemOperand()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00136">llvm::MachineMemOperand::MOStore</a>, and <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>.</p>

</div>
</div>
<a id="a0ab77cfcec8bd5d96d5a28f3be23cb05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ab77cfcec8bd5d96d5a28f3be23cb05">&#9670;&nbsp;</a></span>validImmediate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool Mips16InstrInfo::validImmediate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Amount</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00472">472</a> of file <a class="el" href="Mips16InstrInfo_8cpp_source.html">Mips16InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

</div>
</div>
<a id="a7fce04fee8e560f61b782a3bf2c87e6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fce04fee8e560f61b782a3bf2c87e6b">&#9670;&nbsp;</a></span>validSpImm8()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::Mips16InstrInfo::validSpImm8 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>offset</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Mips16InstrInfo_8h_source.html#l00094">94</a> of file <a class="el" href="Mips16InstrInfo_8h_source.html">Mips16InstrInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="Mips16InstrInfo_8cpp_source.html#l00455">AddiuSpImm()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>lib/Target/Mips/<a class="el" href="Mips16InstrInfo_8h_source.html">Mips16InstrInfo.h</a></li>
<li>lib/Target/Mips/<a class="el" href="Mips16InstrInfo_8cpp_source.html">Mips16InstrInfo.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 11:33:53 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
