{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1528754729896 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528754729896 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 12 01:05:29 2018 " "Processing started: Tue Jun 12 01:05:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528754729896 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528754729896 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PinBall -c PinBall " "Command: quartus_map --read_settings_files=on --write_settings_files=off PinBall -c PinBall" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528754729896 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1528754730741 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1528754730741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random.vhd 2 1 " "Found 2 design units, including 1 entities, in source file random.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 random-arch_random " "Found design unit 1: random-arch_random" {  } { { "random.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/random.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528754740415 ""} { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "random.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/random.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528754740415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528754740415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "experiment_sinus_generator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file experiment_sinus_generator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 experiment_sinus_generator " "Found entity 1: experiment_sinus_generator" {  } { { "experiment_sinus_generator.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/experiment_sinus_generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528754740415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528754740415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sintable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sintable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sintable-arch " "Found design unit 1: sintable-arch" {  } { { "SinTable.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/SinTable.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528754740431 ""} { "Info" "ISGN_ENTITY_NAME" "1 sintable " "Found entity 1: sintable" {  } { { "SinTable.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/SinTable.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528754740431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528754740431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescaler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prescaler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prescaler-behave " "Found design unit 1: prescaler-behave" {  } { { "prescaler.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/prescaler.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528754740431 ""} { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Found entity 1: prescaler" {  } { { "prescaler.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/prescaler.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528754740431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528754740431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_codec_controller.qxp 1 1 " "Found 1 design units, including 1 entities, in source file audio_codec_controller.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec_controller " "Found entity 1: audio_codec_controller" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528754741760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528754741760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addr_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addr_counter-addr_counter_arch " "Found design unit 1: addr_counter-addr_counter_arch" {  } { { "addr_counter.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/addr_counter.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528754741776 ""} { "Info" "ISGN_ENTITY_NAME" "1 addr_counter " "Found entity 1: addr_counter" {  } { { "addr_counter.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/addr_counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528754741776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528754741776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TCounter-TCounter_arch " "Found design unit 1: TCounter-TCounter_arch" {  } { { "TCounter.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/TCounter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528754741791 ""} { "Info" "ISGN_ENTITY_NAME" "1 TCounter " "Found entity 1: TCounter" {  } { { "TCounter.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/TCounter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528754741791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528754741791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kbdintf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file kbdintf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 KBDINTF " "Found entity 1: KBDINTF" {  } { { "KBDINTF.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/KBDINTF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528754741807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528754741807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_our.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_our.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_our-SYN " "Found design unit 1: lpm_our-SYN" {  } { { "lpm_our.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/lpm_our.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528754741807 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_our " "Found entity 1: lpm_our" {  } { { "lpm_our.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/lpm_our.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528754741807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528754741807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_lock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file num_lock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NUM_LOCK-behavior " "Found design unit 1: NUM_LOCK-behavior" {  } { { "NUM_LOCK.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/NUM_LOCK.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528754741823 ""} { "Info" "ISGN_ENTITY_NAME" "1 NUM_LOCK " "Found entity 1: NUM_LOCK" {  } { { "NUM_LOCK.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/NUM_LOCK.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528754741823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528754741823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_bitrec_partial.bdf 1 1 " "Found 1 design units, including 1 entities, in source file debug_bitrec_partial.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Debug_Bitrec_partial " "Found entity 1: Debug_Bitrec_partial" {  } { { "Debug_Bitrec_partial.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/Debug_Bitrec_partial.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528754741823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528754741823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clk_Divider-Clk_Divider_architecture " "Found design unit 1: Clk_Divider-Clk_Divider_architecture" {  } { { "Clk_Divider.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/Clk_Divider.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528754741838 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clk_Divider " "Found entity 1: Clk_Divider" {  } { { "Clk_Divider.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/Clk_Divider.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528754741838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528754741838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "byterec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file byterec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 byterec-arc_byterec " "Found design unit 1: byterec-arc_byterec" {  } { { "byterec.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/byterec.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528754741838 ""} { "Info" "ISGN_ENTITY_NAME" "1 byterec " "Found entity 1: byterec" {  } { { "byterec.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/byterec.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528754741838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528754741838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpf-arc_lpf " "Found design unit 1: lpf-arc_lpf" {  } { { "lpf.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/lpf.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528754741854 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpf " "Found entity 1: lpf" {  } { { "lpf.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/lpf.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528754741854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528754741854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitrec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bitrec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitrec-arc_bitrec " "Found design unit 1: bitrec-arc_bitrec" {  } { { "bitrec.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/bitrec.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528754741869 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitrec " "Found entity 1: bitrec" {  } { { "bitrec.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/bitrec.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528754741869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528754741869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_Controller-behav " "Found design unit 1: VGA_Controller-behav" {  } { { "VGA_Controller.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/VGA_Controller.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528754741869 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/VGA_Controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528754741869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528754741869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "objects_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file objects_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 objects_mux-behav " "Found design unit 1: objects_mux-behav" {  } { { "objects_mux.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_mux.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528754741885 ""} { "Info" "ISGN_ENTITY_NAME" "1 objects_mux " "Found entity 1: objects_mux" {  } { { "objects_mux.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_mux.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528754741885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528754741885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "back_ground_draw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file back_ground_draw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 back_ground_draw-behav " "Found design unit 1: back_ground_draw-behav" {  } { { "back_ground_draw.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/back_ground_draw.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528754741885 ""} { "Info" "ISGN_ENTITY_NAME" "1 back_ground_draw " "Found entity 1: back_ground_draw" {  } { { "back_ground_draw.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/back_ground_draw.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528754741885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528754741885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexss.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexss.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexss-arc_hexss " "Found design unit 1: hexss-arc_hexss" {  } { { "hexss.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/hexss.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528754741901 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexss " "Found entity 1: hexss" {  } { { "hexss.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/hexss.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528754741901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528754741901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hp_down_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hp_down_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hp_down_counter-hp_down_counter_arch " "Found design unit 1: hp_down_counter-hp_down_counter_arch" {  } { { "hp_down_counter.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/hp_down_counter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528754741901 ""} { "Info" "ISGN_ENTITY_NAME" "1 hp_down_counter " "Found entity 1: hp_down_counter" {  } { { "hp_down_counter.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/hp_down_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528754741901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528754741901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score_up_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file score_up_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score_up_counter-score_up_counter_arch " "Found design unit 1: score_up_counter-score_up_counter_arch" {  } { { "score_up_counter.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/score_up_counter.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528754741916 ""} { "Info" "ISGN_ENTITY_NAME" "1 score_up_counter " "Found entity 1: score_up_counter" {  } { { "score_up_counter.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/score_up_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528754741916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528754741916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hp_score_module.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hp_score_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HP_Score_Module " "Found entity 1: HP_Score_Module" {  } { { "HP_Score_Module.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/HP_Score_Module.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528754741916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528754741916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball_move.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ball_move.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ball_move-arc_ball_move " "Found design unit 1: ball_move-arc_ball_move" {  } { { "ball_move.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_move.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528754741932 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball_move " "Found entity 1: ball_move" {  } { { "ball_move.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_move.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528754741932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528754741932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball_object.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ball_object.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ball_object-behav " "Found design unit 1: ball_object-behav" {  } { { "ball_object.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_object.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528754741947 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball_object " "Found entity 1: ball_object" {  } { { "ball_object.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_object.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528754741947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528754741947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pin_ball_gameplay.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pin_ball_gameplay.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PIN_BALL_GAMEPLAY " "Found entity 1: PIN_BALL_GAMEPLAY" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528754741947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528754741947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "objects_draw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file objects_draw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 objects_draw-behav " "Found design unit 1: objects_draw-behav" {  } { { "objects_draw.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_draw.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528754741963 ""} { "Info" "ISGN_ENTITY_NAME" "1 objects_draw " "Found entity 1: objects_draw" {  } { { "objects_draw.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_draw.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528754741963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528754741963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bounce-behav " "Found design unit 1: bounce-behav" {  } { { "bounce.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/bounce.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528754741979 ""} { "Info" "ISGN_ENTITY_NAME" "1 bounce " "Found entity 1: bounce" {  } { { "bounce.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/bounce.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528754741979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528754741979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball_location_signal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ball_location_signal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ball_location_signal-behave " "Found design unit 1: ball_location_signal-behave" {  } { { "ball_location_signal.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_location_signal.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528754741979 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball_location_signal " "Found entity 1: ball_location_signal" {  } { { "ball_location_signal.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_location_signal.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528754741979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528754741979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipper_object_left.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipper_object_left.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Flipper_Object_Left-Flipper_Object_Left_arch " "Found design unit 1: Flipper_Object_Left-Flipper_Object_Left_arch" {  } { { "Flipper_Object_Left.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/Flipper_Object_Left.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528754742010 ""} { "Info" "ISGN_ENTITY_NAME" "1 Flipper_Object_Left " "Found entity 1: Flipper_Object_Left" {  } { { "Flipper_Object_Left.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/Flipper_Object_Left.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528754742010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528754742010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipper_object_right.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipper_object_right.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Flipper_Object_Right-Flipper_Object_Right_arch " "Found design unit 1: Flipper_Object_Right-Flipper_Object_Right_arch" {  } { { "Flipper_Object_Right.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/Flipper_Object_Right.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528754742041 ""} { "Info" "ISGN_ENTITY_NAME" "1 Flipper_Object_Right " "Found entity 1: Flipper_Object_Right" {  } { { "Flipper_Object_Right.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/Flipper_Object_Right.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528754742041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528754742041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "beeper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file beeper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Beeper-behave " "Found design unit 1: Beeper-behave" {  } { { "Beeper.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/Beeper.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528754742041 ""} { "Info" "ISGN_ENTITY_NAME" "1 Beeper " "Found entity 1: Beeper" {  } { { "Beeper.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/Beeper.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528754742041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528754742041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "charge_draw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file charge_draw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 charge_draw-behav " "Found design unit 1: charge_draw-behav" {  } { { "charge_draw.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/charge_draw.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528754742042 ""} { "Info" "ISGN_ENTITY_NAME" "1 charge_draw " "Found entity 1: charge_draw" {  } { { "charge_draw.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/charge_draw.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528754742042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528754742042 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PIN_BALL_GAMEPLAY " "Elaborating entity \"PIN_BALL_GAMEPLAY\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1528754742371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:inst21 " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:inst21\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "inst21" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 152 2288 2512 392 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528754742386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "objects_mux objects_mux:inst32 " "Elaborating entity \"objects_mux\" for hierarchy \"objects_mux:inst32\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "inst32" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { -136 2288 2608 136 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528754742402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball_object ball_object:inst3 " "Elaborating entity \"ball_object\" for hierarchy \"ball_object:inst3\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "inst3" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 96 1064 1320 240 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528754742402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball_move ball_move:inst35 " "Elaborating entity \"ball_move\" for hierarchy \"ball_move:inst35\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "inst35" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 272 496 784 544 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528754742417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KBDINTF KBDINTF:inst24 " "Elaborating entity \"KBDINTF\" for hierarchy \"KBDINTF:inst24\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "inst24" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 600 312 472 728 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528754742433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUM_LOCK KBDINTF:inst24\|NUM_LOCK:CCC " "Elaborating entity \"NUM_LOCK\" for hierarchy \"KBDINTF:inst24\|NUM_LOCK:CCC\"" {  } { { "KBDINTF.bdf" "CCC" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/KBDINTF.bdf" { { 336 800 952 480 "CCC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528754742433 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_led NUM_LOCK.vhd(49) " "VHDL Process Statement warning at NUM_LOCK.vhd(49): signal \"out_led\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "NUM_LOCK.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/NUM_LOCK.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528754742433 "|PIN_BALL_GAMEPLAY|KBDINTF:inst24|NUM_LOCK:CCC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debug_Bitrec_partial KBDINTF:inst24\|Debug_Bitrec_partial:DBP " "Elaborating entity \"Debug_Bitrec_partial\" for hierarchy \"KBDINTF:inst24\|Debug_Bitrec_partial:DBP\"" {  } { { "KBDINTF.bdf" "DBP" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/KBDINTF.bdf" { { 336 376 544 464 "DBP" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528754742433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byterec KBDINTF:inst24\|Debug_Bitrec_partial:DBP\|byterec:byterec " "Elaborating entity \"byterec\" for hierarchy \"KBDINTF:inst24\|Debug_Bitrec_partial:DBP\|byterec:byterec\"" {  } { { "Debug_Bitrec_partial.bdf" "byterec" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/Debug_Bitrec_partial.bdf" { { 80 880 1048 192 "byterec" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528754742449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitrec KBDINTF:inst24\|Debug_Bitrec_partial:DBP\|bitrec:inst " "Elaborating entity \"bitrec\" for hierarchy \"KBDINTF:inst24\|Debug_Bitrec_partial:DBP\|bitrec:inst\"" {  } { { "Debug_Bitrec_partial.bdf" "inst" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/Debug_Bitrec_partial.bdf" { { 112 608 776 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528754742449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpf KBDINTF:inst24\|Debug_Bitrec_partial:DBP\|lpf:cleaner " "Elaborating entity \"lpf\" for hierarchy \"KBDINTF:inst24\|Debug_Bitrec_partial:DBP\|lpf:cleaner\"" {  } { { "Debug_Bitrec_partial.bdf" "cleaner" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/Debug_Bitrec_partial.bdf" { { 176 240 336 272 "cleaner" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528754742464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:left_arraw_key1 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:left_arraw_key1\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "left_arraw_key1" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 664 -72 40 712 "left_arraw_key1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528754742495 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:left_arraw_key1 " "Elaborated megafunction instantiation \"LPM_CONSTANT:left_arraw_key1\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 664 -72 40 712 "left_arraw_key1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528754742495 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:left_arraw_key1 " "Instantiated megafunction \"LPM_CONSTANT:left_arraw_key1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 29 " "Parameter \"LPM_CVALUE\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528754742495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528754742495 ""}  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 664 -72 40 712 "left_arraw_key1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528754742495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bounce bounce:inst6 " "Elaborating entity \"bounce\" for hierarchy \"bounce:inst6\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "inst6" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 16 448 720 224 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528754742495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "objects_draw objects_draw:inst10 " "Elaborating entity \"objects_draw\" for hierarchy \"objects_draw:inst10\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "inst10" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 224 1648 1912 400 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528754742511 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "game_over_message_Coord_X objects_draw.vhd(1022) " "Verilog HDL or VHDL warning at objects_draw.vhd(1022): object \"game_over_message_Coord_X\" assigned a value but never read" {  } { { "objects_draw.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_draw.vhd" 1022 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528754742542 "|PIN_BALL_GAMEPLAY|objects_draw:inst10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "game_over_message_Coord_Y objects_draw.vhd(1023) " "Verilog HDL or VHDL warning at objects_draw.vhd(1023): object \"game_over_message_Coord_Y\" assigned a value but never read" {  } { { "objects_draw.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_draw.vhd" 1023 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528754742542 "|PIN_BALL_GAMEPLAY|objects_draw:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball_location_signal ball_location_signal:inst9 " "Elaborating entity \"ball_location_signal\" for hierarchy \"ball_location_signal:inst9\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "inst9" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 280 1072 1296 424 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528754742542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hp_down_counter hp_down_counter:inst8 " "Elaborating entity \"hp_down_counter\" for hierarchy \"hp_down_counter:inst8\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "inst8" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 1152 1368 1648 1296 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528754742558 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_lives_sig hp_down_counter.vhd(23) " "VHDL Process Statement warning at hp_down_counter.vhd(23): signal \"current_lives_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hp_down_counter.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/hp_down_counter.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528754742558 "|PIN_BALL_GAMEPLAY|hp_down_counter:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lives_num_start hp_down_counter.vhd(25) " "VHDL Process Statement warning at hp_down_counter.vhd(25): signal \"lives_num_start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hp_down_counter.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/hp_down_counter.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528754742558 "|PIN_BALL_GAMEPLAY|hp_down_counter:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "inst" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 1184 968 1080 1232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528754742573 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 1184 968 1080 1232 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528754742573 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst " "Instantiated megafunction \"LPM_CONSTANT:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 1001 " "Parameter \"LPM_CVALUE\" = \"1001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528754742573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528754742573 ""}  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 1184 968 1080 1232 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528754742573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:left_arraw_key3 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:left_arraw_key3\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "left_arraw_key3" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 1216 16 128 1264 "left_arraw_key3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528754742589 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:left_arraw_key3 " "Elaborated megafunction instantiation \"LPM_CONSTANT:left_arraw_key3\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 1216 16 128 1264 "left_arraw_key3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528754742605 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:left_arraw_key3 " "Instantiated megafunction \"LPM_CONSTANT:left_arraw_key3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 1A " "Parameter \"LPM_CVALUE\" = \"1A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528754742605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528754742605 ""}  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 1216 16 128 1264 "left_arraw_key3" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528754742605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:left_arraw_key2 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:left_arraw_key2\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "left_arraw_key2" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 1400 24 136 1448 "left_arraw_key2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528754742605 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:left_arraw_key2 " "Elaborated megafunction instantiation \"LPM_CONSTANT:left_arraw_key2\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 1400 24 136 1448 "left_arraw_key2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528754742605 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:left_arraw_key2 " "Instantiated megafunction \"LPM_CONSTANT:left_arraw_key2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 22 " "Parameter \"LPM_CVALUE\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528754742605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528754742605 ""}  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 1400 24 136 1448 "left_arraw_key2" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528754742605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flipper_Object_Left Flipper_Object_Left:inst25 " "Elaborating entity \"Flipper_Object_Left\" for hierarchy \"Flipper_Object_Left:inst25\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "inst25" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 632 1064 1328 808 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528754742620 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sig_color " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sig_color\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1528754742948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:left_arraw_key " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:left_arraw_key\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "left_arraw_key" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 824 -16 96 872 "left_arraw_key" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528754742979 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:left_arraw_key " "Elaborated megafunction instantiation \"LPM_CONSTANT:left_arraw_key\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 824 -16 96 872 "left_arraw_key" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528754742979 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:left_arraw_key " "Instantiated megafunction \"LPM_CONSTANT:left_arraw_key\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 6B " "Parameter \"LPM_CVALUE\" = \"6B\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528754742979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528754742979 ""}  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 824 -16 96 872 "left_arraw_key" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528754742979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flipper_Object_Right Flipper_Object_Right:inst26 " "Elaborating entity \"Flipper_Object_Right\" for hierarchy \"Flipper_Object_Right:inst26\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "inst26" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 848 1088 1352 1024 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528754742979 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sig_color " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sig_color\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1528754743309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:right_arrow_key " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:right_arrow_key\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "right_arrow_key" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 1048 0 112 1096 "right_arrow_key" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528754743324 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:right_arrow_key " "Elaborated megafunction instantiation \"LPM_CONSTANT:right_arrow_key\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 1048 0 112 1096 "right_arrow_key" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528754743324 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:right_arrow_key " "Instantiated megafunction \"LPM_CONSTANT:right_arrow_key\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 74 " "Parameter \"LPM_CVALUE\" = \"74\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528754743324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528754743324 ""}  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 1048 0 112 1096 "right_arrow_key" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528754743324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "charge_draw charge_draw:inst36 " "Elaborating entity \"charge_draw\" for hierarchy \"charge_draw:inst36\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "inst36" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 408 1648 1896 584 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528754743340 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "red_color charge_draw.vhd(49) " "VHDL Signal Declaration warning at charge_draw.vhd(49): used explicit default value for signal \"red_color\" because signal was never assigned a value" {  } { { "charge_draw.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/charge_draw.vhd" 49 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1528754743340 "|PIN_BALL_GAMEPLAY|charge_draw:inst36"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "yellow_color_2 charge_draw.vhd(50) " "VHDL Signal Declaration warning at charge_draw.vhd(50): used explicit default value for signal \"yellow_color_2\" because signal was never assigned a value" {  } { { "charge_draw.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/charge_draw.vhd" 50 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1528754743340 "|PIN_BALL_GAMEPLAY|charge_draw:inst36"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "yellow_color_1 charge_draw.vhd(51) " "VHDL Signal Declaration warning at charge_draw.vhd(51): used explicit default value for signal \"yellow_color_1\" because signal was never assigned a value" {  } { { "charge_draw.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/charge_draw.vhd" 51 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1528754743340 "|PIN_BALL_GAMEPLAY|charge_draw:inst36"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "green_color charge_draw.vhd(52) " "VHDL Signal Declaration warning at charge_draw.vhd(52): used explicit default value for signal \"green_color\" because signal was never assigned a value" {  } { { "charge_draw.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/charge_draw.vhd" 52 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1528754743340 "|PIN_BALL_GAMEPLAY|charge_draw:inst36"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "back_ground_draw back_ground_draw:inst33 " "Elaborating entity \"back_ground_draw\" for hierarchy \"back_ground_draw:inst33\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "inst33" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 32 1688 1936 176 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528754743402 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "random back_ground_draw.vhd(40) " "VHDL Process Statement warning at back_ground_draw.vhd(40): signal \"random\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "back_ground_draw.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/back_ground_draw.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528754743418 "|back_ground_draw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:inst31 " "Elaborating entity \"random\" for hierarchy \"random:inst31\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "inst31" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { -120 1728 1936 -8 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528754743418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "experiment_sinus_generator experiment_sinus_generator:inst1 " "Elaborating entity \"experiment_sinus_generator\" for hierarchy \"experiment_sinus_generator:inst1\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "inst1" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 752 1760 2024 944 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528754743433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec_controller experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst " "Elaborating entity \"audio_codec_controller\" for hierarchy \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\"" {  } { { "experiment_sinus_generator.bdf" "audio_codec_controller_inst" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/experiment_sinus_generator.bdf" { { 192 888 1160 400 "audio_codec_controller_inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528754743449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sintable experiment_sinus_generator:inst1\|sintable:inst1 " "Elaborating entity \"sintable\" for hierarchy \"experiment_sinus_generator:inst1\|sintable:inst1\"" {  } { { "experiment_sinus_generator.bdf" "inst1" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/experiment_sinus_generator.bdf" { { 448 816 1000 560 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528754743667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_counter experiment_sinus_generator:inst1\|addr_counter:addr_counter_inst " "Elaborating entity \"addr_counter\" for hierarchy \"experiment_sinus_generator:inst1\|addr_counter:addr_counter_inst\"" {  } { { "experiment_sinus_generator.bdf" "addr_counter_inst" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/experiment_sinus_generator.bdf" { { 448 520 736 560 "addr_counter_inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528754743683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prescaler experiment_sinus_generator:inst1\|prescaler:inst2 " "Elaborating entity \"prescaler\" for hierarchy \"experiment_sinus_generator:inst1\|prescaler:inst2\"" {  } { { "experiment_sinus_generator.bdf" "inst2" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/experiment_sinus_generator.bdf" { { 448 232 448 560 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528754743683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Beeper Beeper:inst28 " "Elaborating entity \"Beeper\" for hierarchy \"Beeper:inst28\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "inst28" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 600 1744 1928 744 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528754743699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexss hexss:inst13 " "Elaborating entity \"hexss\" for hierarchy \"hexss:inst13\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "inst13" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 1264 2464 2592 1360 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528754743699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_up_counter score_up_counter:inst18 " "Elaborating entity \"score_up_counter\" for hierarchy \"score_up_counter:inst18\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "inst18" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 1328 1360 1584 1472 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528754743700 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_keeper_3 score_up_counter.vhd(34) " "VHDL Process Statement warning at score_up_counter.vhd(34): signal \"score_keeper_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "score_up_counter.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/score_up_counter.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528754743700 "|PIN_BALL_GAMEPLAY|score_up_counter:inst18"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_keeper_2 score_up_counter.vhd(35) " "VHDL Process Statement warning at score_up_counter.vhd(35): signal \"score_keeper_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "score_up_counter.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/score_up_counter.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528754743700 "|PIN_BALL_GAMEPLAY|score_up_counter:inst18"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_keeper_1 score_up_counter.vhd(36) " "VHDL Process Statement warning at score_up_counter.vhd(36): signal \"score_keeper_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "score_up_counter.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/score_up_counter.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528754743700 "|PIN_BALL_GAMEPLAY|score_up_counter:inst18"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_keeper_0 score_up_counter.vhd(37) " "VHDL Process Statement warning at score_up_counter.vhd(37): signal \"score_keeper_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "score_up_counter.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/score_up_counter.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528754743700 "|PIN_BALL_GAMEPLAY|score_up_counter:inst18"}
{ "Warning" "WSGN_TIMING_DRIVEN_SYNTHESIS_IMPORTED_PARTITION" "" "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" {  } {  } 0 12240 "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" 0 0 "Analysis & Synthesis" 0 -1 1528754760993 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "hp_down_counter.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/hp_down_counter.vhd" 24 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 2 1528754834579 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 2 1528754834579 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "experiment_sinus_generator:inst1\|AUD_I2C_SDAT AUD_I2C_SDAT " "Converted the fanout from the always-enabled tri-state buffer \"experiment_sinus_generator:inst1\|AUD_I2C_SDAT\" to the node \"AUD_I2C_SDAT\" into a wire" {  } { { "experiment_sinus_generator.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/experiment_sinus_generator.bdf" { { 312 1320 1497 328 "AUD_I2C_SDAT" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 3 1528754835768 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 3 1528754835768 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 288 2566 2742 304 "VGA_SYNC_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528754839391 "|PIN_BALL_GAMEPLAY|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 240 2576 2752 256 "VGA_B\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528754839391 "|PIN_BALL_GAMEPLAY|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 240 2576 2752 256 "VGA_B\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528754839391 "|PIN_BALL_GAMEPLAY|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 240 2576 2752 256 "VGA_B\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528754839391 "|PIN_BALL_GAMEPLAY|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 240 2576 2752 256 "VGA_B\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528754839391 "|PIN_BALL_GAMEPLAY|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 240 2576 2752 256 "VGA_B\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528754839391 "|PIN_BALL_GAMEPLAY|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 240 2576 2752 256 "VGA_B\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528754839391 "|PIN_BALL_GAMEPLAY|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 224 2576 2752 240 "VGA_G\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528754839391 "|PIN_BALL_GAMEPLAY|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 224 2576 2752 240 "VGA_G\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528754839391 "|PIN_BALL_GAMEPLAY|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 224 2576 2752 240 "VGA_G\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528754839391 "|PIN_BALL_GAMEPLAY|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 224 2576 2752 240 "VGA_G\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528754839391 "|PIN_BALL_GAMEPLAY|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 224 2576 2752 240 "VGA_G\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528754839391 "|PIN_BALL_GAMEPLAY|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 208 2568 2744 224 "VGA_R\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528754839391 "|PIN_BALL_GAMEPLAY|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 208 2568 2744 224 "VGA_R\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528754839391 "|PIN_BALL_GAMEPLAY|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 208 2568 2744 224 "VGA_R\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528754839391 "|PIN_BALL_GAMEPLAY|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 208 2568 2744 224 "VGA_R\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528754839391 "|PIN_BALL_GAMEPLAY|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 208 2568 2744 224 "VGA_R\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528754839391 "|PIN_BALL_GAMEPLAY|VGA_R[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1528754839391 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528754839765 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "VGA_Controller:inst21\|oCoord_Y\[0\] Low " "Register VGA_Controller:inst21\|oCoord_Y\[0\] will power up to Low" {  } { { "VGA_Controller.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/VGA_Controller.vhd" 84 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528754840823 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "VGA_Controller:inst21\|oCoord_Y\[31\] Low " "Register VGA_Controller:inst21\|oCoord_Y\[31\] will power up to Low" {  } { { "VGA_Controller.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/VGA_Controller.vhd" 84 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528754840823 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "VGA_Controller:inst21\|oCoord_X\[31\] Low " "Register VGA_Controller:inst21\|oCoord_X\[31\] will power up to Low" {  } { { "VGA_Controller.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/VGA_Controller.vhd" 84 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528754840823 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "VGA_Controller:inst21\|oCoord_X\[0\] Low " "Register VGA_Controller:inst21\|oCoord_X\[0\] will power up to Low" {  } { { "VGA_Controller.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/VGA_Controller.vhd" 84 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528754840823 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "VGA_Controller:inst21\|V_Cont\[31\] Low " "Register VGA_Controller:inst21\|V_Cont\[31\] will power up to Low" {  } { { "VGA_Controller.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/VGA_Controller.vhd" 152 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528754840823 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "VGA_Controller:inst21\|H_Cont\[31\] Low " "Register VGA_Controller:inst21\|H_Cont\[31\] will power up to Low" {  } { { "VGA_Controller.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/VGA_Controller.vhd" 127 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528754840823 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "VGA_Controller:inst21\|H_Cont\[0\] Low " "Register VGA_Controller:inst21\|H_Cont\[0\] will power up to Low" {  } { { "VGA_Controller.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/VGA_Controller.vhd" 127 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528754840823 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "experiment_sinus_generator:inst1\|prescaler:inst2\|PRESCALER_COUNTER\[31\] Low " "Register experiment_sinus_generator:inst1\|prescaler:inst2\|PRESCALER_COUNTER\[31\] will power up to Low" {  } { { "prescaler.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/prescaler.vhd" 38 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528754840823 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "experiment_sinus_generator:inst1\|prescaler:inst2\|PRESCALER_COUNTER\[0\] Low " "Register experiment_sinus_generator:inst1\|prescaler:inst2\|PRESCALER_COUNTER\[0\] will power up to Low" {  } { { "prescaler.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/prescaler.vhd" 38 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528754840823 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ball_move:inst35\|sigCurrLocationX\[9\] High " "Register ball_move:inst35\|sigCurrLocationX\[9\] will power up to High" {  } { { "ball_move.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_move.vhd" 101 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528754840823 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ball_move:inst35\|sigCurrLocationX\[5\] High " "Register ball_move:inst35\|sigCurrLocationX\[5\] will power up to High" {  } { { "ball_move.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_move.vhd" 101 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528754840823 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ball_move:inst35\|sigCurrLocationX\[4\] High " "Register ball_move:inst35\|sigCurrLocationX\[4\] will power up to High" {  } { { "ball_move.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_move.vhd" 101 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528754840823 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ball_move:inst35\|sigCurrLocationX\[3\] High " "Register ball_move:inst35\|sigCurrLocationX\[3\] will power up to High" {  } { { "ball_move.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_move.vhd" 101 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528754840823 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ball_move:inst35\|sigCurrLocationX\[1\] High " "Register ball_move:inst35\|sigCurrLocationX\[1\] will power up to High" {  } { { "ball_move.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_move.vhd" 101 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528754840823 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ball_move:inst35\|sigCurrLocationY\[7\] High " "Register ball_move:inst35\|sigCurrLocationY\[7\] will power up to High" {  } { { "ball_move.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_move.vhd" 101 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528754840823 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ball_move:inst35\|sigCurrLocationY\[6\] High " "Register ball_move:inst35\|sigCurrLocationY\[6\] will power up to High" {  } { { "ball_move.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_move.vhd" 101 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528754840823 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ball_move:inst35\|sigCurrLocationY\[5\] High " "Register ball_move:inst35\|sigCurrLocationY\[5\] will power up to High" {  } { { "ball_move.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_move.vhd" 101 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528754840823 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ball_move:inst35\|sigCurrLocationY\[4\] High " "Register ball_move:inst35\|sigCurrLocationY\[4\] will power up to High" {  } { { "ball_move.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_move.vhd" 101 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528754840823 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ball_move:inst35\|sigCurrLocationY\[3\] High " "Register ball_move:inst35\|sigCurrLocationY\[3\] will power up to High" {  } { { "ball_move.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_move.vhd" 101 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528754840823 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ball_move:inst35\|sigCurrLocationY\[1\] High " "Register ball_move:inst35\|sigCurrLocationY\[1\] will power up to High" {  } { { "ball_move.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_move.vhd" 101 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528754840823 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "VGA_Controller:inst21\|V_Cont\[0\] Low " "Register VGA_Controller:inst21\|V_Cont\[0\] will power up to Low" {  } { { "VGA_Controller.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/VGA_Controller.vhd" 152 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528754840823 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ball_move:inst35\|start_shot_counter\[31\] Low " "Register ball_move:inst35\|start_shot_counter\[31\] will power up to Low" {  } { { "ball_move.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_move.vhd" 101 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528754840823 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Flipper_Object_Right:inst26\|sigWasHit High " "Register Flipper_Object_Right:inst26\|sigWasHit will power up to High" {  } { { "Flipper_Object_Right.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/Flipper_Object_Right.vhd" 1221 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528754840823 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Flipper_Object_Left:inst25\|sigWasHit High " "Register Flipper_Object_Left:inst25\|sigWasHit will power up to High" {  } { { "Flipper_Object_Left.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/Flipper_Object_Left.vhd" 1222 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528754840823 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ball_move:inst35\|start_shot_counter\[0\] Low " "Register ball_move:inst35\|start_shot_counter\[0\] will power up to Low" {  } { { "ball_move.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_move.vhd" 101 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528754840823 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "experiment_sinus_generator:inst1\|addr_counter:addr_counter_inst\|counter\[0\] Low " "Register experiment_sinus_generator:inst1\|addr_counter:addr_counter_inst\|counter\[0\] will power up to Low" {  } { { "addr_counter.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/addr_counter.vhd" 33 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528754840823 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1528754840823 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1528754857657 ""}
{ "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO_TOP" "135 " "Attempting to remove 135 I/O cell(s) that do not connect to top-level pins or have illegal connectivity" { { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|AUD_I2C_SDAT~output " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|AUD_I2C_SDAT~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[0\]~output " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[0\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[0\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[1\]~output " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[1\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[1\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[2\]~output " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[2\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[2\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[3\]~output " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[3\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[3\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[4\]~output " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[4\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[4\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[5\]~output " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[5\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[5\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[6\]~output " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[6\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[6\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[7\]~output " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[7\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[7\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[8\]~output " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[8\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[8\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[9\]~output " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[9\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[9\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[10\]~output " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[10\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[10\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[11\]~output " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[11\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[11\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[12\]~output " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[12\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[12\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[13\]~output " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[13\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[13\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[14\]~output " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[14\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[14\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[15\]~output " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[15\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[15\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_left\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[0\]~output " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[0\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[0\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[1\]~output " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[1\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[1\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[2\]~output " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[2\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[2\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[3\]~output " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[3\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[3\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[4\]~output " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[4\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[4\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[5\]~output " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[5\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[5\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[6\]~output " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[6\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[6\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[7\]~output " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[7\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[7\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[8\]~output " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[8\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[8\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[9\]~output " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[9\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[9\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[10\]~output " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[10\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[10\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[11\]~output " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[11\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[11\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[12\]~output " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[12\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[12\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[13\]~output " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[13\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[13\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[14\]~output " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[14\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[14\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[15\]~output " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[15\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[15\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adcdata_right\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|AUD_I2C_SDAT " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|AUD_I2C_SDAT\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|AUD_I2C_SDAT~input " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|AUD_I2C_SDAT~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|CLOCK_50~input " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|CLOCK_50~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|CLOCK_50 " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|CLOCK_50\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|resetN~input " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|resetN~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|resetN " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|resetN\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[0\]~input " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[0\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[0\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[0\]~input " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[0\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[0\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[15\]~input " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[15\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[15\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[14\]~input " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[14\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[14\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[13\]~input " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[13\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[13\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[12\]~input " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[12\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[12\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[11\]~input " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[11\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[11\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[10\]~input " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[10\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[10\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[9\]~input " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[9\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[9\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[8\]~input " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[8\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[8\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[7\]~input " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[7\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[7\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[6\]~input " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[6\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[6\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[5\]~input " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[5\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[5\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[4\]~input " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[4\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[4\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[3\]~input " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[3\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[3\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[2\]~input " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[2\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[2\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[1\]~input " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[1\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[1\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_left\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[15\]~input " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[15\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[15\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[14\]~input " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[14\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[14\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[13\]~input " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[13\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[13\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[12\]~input " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[12\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[12\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[11\]~input " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[11\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[11\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[10\]~input " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[10\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[10\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[9\]~input " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[9\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[9\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[8\]~input " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[8\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[8\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[7\]~input " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[7\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[7\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[6\]~input " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[6\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[6\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[5\]~input " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[5\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[5\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[4\]~input " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[4\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[4\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[3\]~input " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[3\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[3\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[2\]~input " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[2\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[2\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[1\]~input " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[1\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[1\] " "Removed I/O cell \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|dacdata_right\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754860538 ""}  } {  } 0 35026 "Attempting to remove %1!d! I/O cell(s) that do not connect to top-level pins or have illegal connectivity" 0 0 "Analysis & Synthesis" 0 -1 1528754860538 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1528754860631 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528754860631 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "112 " "Optimize away 112 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|adc_synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6hr1:auto_generated\|altsyncram_k2d1:fifo_ram\|ram_block9a0 " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|adc_synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6hr1:auto_generated\|altsyncram_k2d1:fifo_ram\|ram_block9a0\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adc_synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6hr1:auto_generated\|altsyncram_k2d1:fifo_ram\|ram_block9a0 " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adc_synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6hr1:auto_generated\|altsyncram_k2d1:fifo_ram\|ram_block9a0\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[0\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[1\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[1\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[2\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[2\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[3\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[4\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[4\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[5\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[5\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[6\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[6\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[7\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[7\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[8\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[8\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[9\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[9\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[10\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[10\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[11\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[11\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[12\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[12\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[13\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[13\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[14\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[14\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[15\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[15\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[0\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[1\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[1\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[2\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[2\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[3\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[4\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[4\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[5\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[5\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[6\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[6\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[7\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[7\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[8\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[8\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[9\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[9\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[10\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[10\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[11\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[11\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[12\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[12\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[13\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[13\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[14\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[14\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[15\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[15\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[0\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff3 " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff3\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff2 " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff2\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[1\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[1\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[2\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[2\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[3\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[4\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[4\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[5\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[5\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[0\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[0\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff3 " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff3\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff2 " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff2\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[1\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[1\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[2\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[2\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[3\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[3\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[4\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[4\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[5\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[5\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff1 " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff1\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[6\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[6\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[7\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[7\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[8\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[8\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[9\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[9\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[10\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[10\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[11\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[11\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[12\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[12\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[13\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[13\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[14\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[14\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[15\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[15\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff1 " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff1\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[6\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[6\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[7\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[7\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[8\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[8\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[9\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[9\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[10\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[10\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[11\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[11\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[12\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[12\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[13\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[13\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[14\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[14\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[15\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[15\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|adc_synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6hr1:auto_generated\|ram_address_a\[4\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_left_inst\|adc_synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6hr1:auto_generated\|ram_address_a\[4\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adc_synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6hr1:auto_generated\|ram_address_a\[4\] " "Node: \"experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|adc2parallel:adc2parallel_right_inst\|adc_synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_6hr1:auto_generated\|ram_address_a\[4\]\"" {  } { { "audio_codec_controller.qxp" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863080 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Analysis & Synthesis" 0 -1 1528754863080 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 248 -8 160 264 "AUD_ADCDAT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528754863563 "|PIN_BALL_GAMEPLAY|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1528754863563 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9835 " "Implemented 9835 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1528754863595 ""} { "Info" "ICUT_CUT_TM_OPINS" "69 " "Implemented 69 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1528754863595 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9755 " "Implemented 9755 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1528754863595 ""} { "Info" "ICUT_CUT_TM_RAMS" "2 " "Implemented 2 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1528754863595 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1528754863595 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1238 " "Peak virtual memory: 1238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528754864047 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 12 01:07:44 2018 " "Processing ended: Tue Jun 12 01:07:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528754864047 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:15 " "Elapsed time: 00:02:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528754864047 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:37 " "Total CPU time (on all processors): 00:02:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528754864047 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1528754864047 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1528754877024 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528754877024 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 12 01:07:56 2018 " "Processing started: Tue Jun 12 01:07:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528754877024 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1528754877024 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PinBall -c PinBall " "Command: quartus_fit --read_settings_files=off --write_settings_files=off PinBall -c PinBall" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1528754877024 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1528754877211 ""}
{ "Info" "0" "" "Project  = PinBall" {  } {  } 0 0 "Project  = PinBall" 0 0 "Fitter" 0 0 1528754877211 ""}
{ "Info" "0" "" "Revision = PinBall" {  } {  } 0 0 "Revision = PinBall" 0 0 "Fitter" 0 0 1528754877211 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1528754877554 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1528754877554 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PinBall 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"PinBall\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1528754877900 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1528754877963 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1528754877963 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1528754878425 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1528754878719 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1528754878781 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1528754889674 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 999 global CLKCTRL_G4 " "CLOCK_50~inputCLKENA0 with 999 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1528754889957 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1528754889957 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|AUD_BCLK~inputCLKENA0 178 global CLKCTRL_G11 " "experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|AUD_BCLK~inputCLKENA0 with 178 fanout uses global clock CLKCTRL_G11" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1528754889957 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1528754889957 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "resetN~inputCLKENA0 635 global CLKCTRL_G5 " "resetN~inputCLKENA0 with 635 fanout uses global clock CLKCTRL_G5" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1528754889957 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1528754889957 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1528754889957 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "2 " "2 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|AUD_BCLK~inputCLKENA0 CLKCTRL_G11 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver experiment_sinus_generator:inst1\|audio_codec_controller:audio_codec_controller_inst\|AUD_BCLK~inputCLKENA0, placed at CLKCTRL_G11" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad AUD_BCLK PIN_AF30 " "Refclk input I/O pad AUD_BCLK is placed onto PIN_AF30" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1528754889957 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1528754889957 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver resetN~inputCLKENA0 CLKCTRL_G5 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver resetN~inputCLKENA0, placed at CLKCTRL_G5" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad resetN PIN_AJ4 " "Refclk input I/O pad resetN is placed onto PIN_AJ4" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1528754889957 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1528754889957 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1528754889957 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528754889957 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1528754890004 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1528754890004 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1528754890020 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1528754890020 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1528754890020 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1528754890020 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "PIN_BALL_GAMEPLAY " "Entity PIN_BALL_GAMEPLAY" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_0v8:dffpipe13\|dffe14a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_0v8:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1528754891258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_vu8:dffpipe10\|dffe11a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_vu8:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1528754891258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1528754891258 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1528754891258 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1528754891258 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1528754891258 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PinBall.sdc " "Synopsys Design Constraints File file not found: 'PinBall.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1528754891289 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1528754891289 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1528754891367 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1528754891367 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1528754891367 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1528754891824 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1528754891824 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1528754891824 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CONVST " "Node \"ADC_CONVST\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CONVST" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528754891980 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528754891980 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528754891980 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528754891980 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528754891980 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528754891980 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528754891980 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528754891980 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528754891980 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528754891980 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528754891980 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528754891980 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528754891980 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528754891980 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528754891980 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528754891980 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528754891980 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED " "Node \"LED\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528754891980 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528754891980 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528754891980 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528754891980 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528754891980 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528754891980 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528754891980 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528754891980 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528754891980 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528754891980 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528754891980 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528754891980 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528754891980 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528754891980 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528754891980 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528754891980 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528754891980 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "died " "Node \"died\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "died" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528754891980 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "freq\[0\] " "Node \"freq\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "freq\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528754891980 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "freq\[1\] " "Node \"freq\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "freq\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528754891980 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "freq\[2\] " "Node \"freq\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "freq\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528754891980 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "game_over " "Node \"game_over\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "game_over" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528754891980 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mux\[0\] " "Node \"mux\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mux\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528754891980 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mux\[1\] " "Node \"mux\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mux\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528754891980 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mux\[2\] " "Node \"mux\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mux\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528754891980 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "mux\[3\] " "Node \"mux\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mux\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528754891980 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "one_sec " "Node \"one_sec\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "one_sec" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528754891980 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "play_check " "Node \"play_check\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "play_check" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528754891980 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "playing " "Node \"playing\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "playing" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528754891980 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "recording " "Node \"recording\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "recording" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528754891980 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "scored " "Node \"scored\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "scored" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528754891980 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "space " "Node \"space\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "space" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528754891980 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "start_shot " "Node \"start_shot\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "start_shot" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528754891980 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "turbo " "Node \"turbo\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "turbo" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1528754891980 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1528754891980 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528754891995 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1528754897007 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1528754897916 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:19 " "Fitter placement preparation operations ending: elapsed time is 00:00:19" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528754916323 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1528754935183 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1528754947102 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:12 " "Fitter placement operations ending: elapsed time is 00:00:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528754947102 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1528754949227 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X56_Y11 X66_Y22 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X56_Y11 to location X66_Y22" {  } { { "loc" "" { Generic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X56_Y11 to location X66_Y22"} { { 12 { 0 ""} 56 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1528754959604 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1528754959604 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1528754971617 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1528754971617 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:18 " "Fitter routing operations ending: elapsed time is 00:00:18" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528754971617 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 11.99 " "Total time spent on timing analysis during the Fitter is 11.99 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1528754987768 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1528754987831 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1528754991835 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1528754991835 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1528754995514 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:21 " "Fitter post-fit operations ending: elapsed time is 00:00:21" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528755008575 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1528755009168 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/output_files/PinBall.fit.smsg " "Generated suppressed messages file Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/output_files/PinBall.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1528755009667 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 59 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2697 " "Peak virtual memory: 2697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528755015374 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 12 01:10:15 2018 " "Processing ended: Tue Jun 12 01:10:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528755015374 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:19 " "Elapsed time: 00:02:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528755015374 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:05 " "Total CPU time (on all processors): 00:06:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528755015374 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1528755015374 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1528755021497 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528755021512 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 12 01:10:21 2018 " "Processing started: Tue Jun 12 01:10:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528755021512 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1528755021512 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off PinBall -c PinBall " "Command: quartus_asm --read_settings_files=off --write_settings_files=off PinBall -c PinBall" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1528755021512 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1528755023243 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1528755030932 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "769 " "Peak virtual memory: 769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528755034040 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 12 01:10:34 2018 " "Processing ended: Tue Jun 12 01:10:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528755034040 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528755034040 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528755034040 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1528755034040 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1528755034945 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1528755036056 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528755036056 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 12 01:10:35 2018 " "Processing started: Tue Jun 12 01:10:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528755036056 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528755036056 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PinBall -c PinBall " "Command: quartus_sta PinBall -c PinBall" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528755036056 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1528755036229 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1528755037653 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528755037653 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528755037700 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528755037700 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "PIN_BALL_GAMEPLAY " "Entity PIN_BALL_GAMEPLAY" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_0v8:dffpipe13\|dffe14a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_0v8:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1528755039186 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_vu8:dffpipe10\|dffe11a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_vu8:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1528755039186 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1528755039186 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1528755039186 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1528755039186 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528755039186 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PinBall.sdc " "Synopsys Design Constraints File file not found: 'PinBall.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1528755039217 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528755039217 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1528755039217 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AUD_BCLK AUD_BCLK " "create_clock -period 1.000 -name AUD_BCLK AUD_BCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1528755039217 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528755039217 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528755039264 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528755039279 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1528755039279 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528755039357 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1528755039638 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528755039638 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.242 " "Worst-case setup slack is -12.242" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755039669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755039669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.242           -3921.498 CLOCK_50  " "  -12.242           -3921.498 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755039669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.632            -251.966 AUD_BCLK  " "   -5.632            -251.966 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755039669 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528755039669 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.223 " "Worst-case hold slack is 0.223" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755039732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755039732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.223               0.000 CLOCK_50  " "    0.223               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755039732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.314               0.000 AUD_BCLK  " "    0.314               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755039732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528755039732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.710 " "Worst-case recovery slack is -5.710" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755039779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755039779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.710            -302.743 AUD_BCLK  " "   -5.710            -302.743 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755039779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.906             -25.570 CLOCK_50  " "   -0.906             -25.570 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755039779 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528755039779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.768 " "Worst-case removal slack is 0.768" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755039810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755039810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.768               0.000 CLOCK_50  " "    0.768               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755039810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.899               0.000 AUD_BCLK  " "    0.899               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755039810 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528755039810 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755039841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755039841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -761.436 CLOCK_50  " "   -2.174            -761.436 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755039841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -228.184 AUD_BCLK  " "   -2.174            -228.184 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755039841 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528755039841 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 62 synchronizer chains. " "Report Metastability: Found 62 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528755039872 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528755039872 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528755039903 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528755039981 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528755044406 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528755045326 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1528755045451 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528755045451 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.374 " "Worst-case setup slack is -12.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755045467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755045467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.374           -3800.706 CLOCK_50  " "  -12.374           -3800.706 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755045467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.433            -242.525 AUD_BCLK  " "   -5.433            -242.525 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755045467 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528755045467 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.213 " "Worst-case hold slack is 0.213" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755045529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755045529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.213               0.000 CLOCK_50  " "    0.213               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755045529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 AUD_BCLK  " "    0.299               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755045529 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528755045529 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.581 " "Worst-case recovery slack is -5.581" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755045576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755045576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.581            -292.765 AUD_BCLK  " "   -5.581            -292.765 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755045576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.860             -22.949 CLOCK_50  " "   -0.860             -22.949 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755045576 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528755045576 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.706 " "Worst-case removal slack is 0.706" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755045638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755045638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.706               0.000 CLOCK_50  " "    0.706               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755045638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.770               0.000 AUD_BCLK  " "    0.770               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755045638 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528755045638 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755045669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755045669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -808.682 CLOCK_50  " "   -2.174            -808.682 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755045669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -219.567 AUD_BCLK  " "   -2.174            -219.567 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755045669 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528755045669 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 62 synchronizer chains. " "Report Metastability: Found 62 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528755045701 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528755045701 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528755045734 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528755046108 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528755050472 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528755051318 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1528755051365 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528755051365 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.208 " "Worst-case setup slack is -6.208" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755051380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755051380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.208           -1924.453 CLOCK_50  " "   -6.208           -1924.453 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755051380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.922             -80.221 AUD_BCLK  " "   -3.922             -80.221 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755051380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528755051380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.131 " "Worst-case hold slack is 0.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755051443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755051443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 CLOCK_50  " "    0.131               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755051443 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 AUD_BCLK  " "    0.179               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755051443 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528755051443 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.734 " "Worst-case recovery slack is -3.734" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755051474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755051474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.734            -201.175 AUD_BCLK  " "   -3.734            -201.175 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755051474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.156              -0.776 CLOCK_50  " "   -0.156              -0.776 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755051474 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528755051474 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.433 " "Worst-case removal slack is 0.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755051505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755051505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 CLOCK_50  " "    0.433               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755051505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.844               0.000 AUD_BCLK  " "    0.844               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755051505 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528755051505 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755051536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755051536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -258.415 CLOCK_50  " "   -2.174            -258.415 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755051536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -159.942 AUD_BCLK  " "   -2.174            -159.942 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755051536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528755051536 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 62 synchronizer chains. " "Report Metastability: Found 62 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528755051567 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528755051567 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528755051599 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528755052255 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1528755052302 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528755052302 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.688 " "Worst-case setup slack is -5.688" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755052317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755052317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.688           -1648.068 CLOCK_50  " "   -5.688           -1648.068 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755052317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.280             -61.849 AUD_BCLK  " "   -3.280             -61.849 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755052317 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528755052317 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.120 " "Worst-case hold slack is 0.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755052364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755052364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120               0.000 CLOCK_50  " "    0.120               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755052364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 AUD_BCLK  " "    0.166               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755052364 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528755052364 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.104 " "Worst-case recovery slack is -3.104" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755052395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755052395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.104            -167.256 AUD_BCLK  " "   -3.104            -167.256 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755052395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.067              -0.332 CLOCK_50  " "   -0.067              -0.332 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755052395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528755052395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.380 " "Worst-case removal slack is 0.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755052426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755052426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380               0.000 CLOCK_50  " "    0.380               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755052426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.544               0.000 AUD_BCLK  " "    0.544               0.000 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755052426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528755052426 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755052458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755052458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -257.626 CLOCK_50  " "   -2.174            -257.626 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755052458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -160.232 AUD_BCLK  " "   -2.174            -160.232 AUD_BCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528755052458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528755052458 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 62 synchronizer chains. " "Report Metastability: Found 62 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1528755052489 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528755052489 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528755055167 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528755055167 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1172 " "Peak virtual memory: 1172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528755055752 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 12 01:10:55 2018 " "Processing ended: Tue Jun 12 01:10:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528755055752 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528755055752 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528755055752 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528755055752 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 131 s " "Quartus Prime Full Compilation was successful. 0 errors, 131 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528755058743 ""}
