Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Dec  8 20:39:36 2019
| Host         : aquila running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TeaTop_timing_summary_routed.rpt -pb TeaTop_timing_summary_routed.pb -rpx TeaTop_timing_summary_routed.rpx -warn_on_violation
| Design       : TeaTop
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 674 register/latch pins with no clock driven by root clock pin: DECIPHERER/curr_state_reg[0]/Q (HIGH)

 There are 670 register/latch pins with no clock driven by root clock pin: DECIPHERER/curr_state_reg[1]/Q (HIGH)

 There are 675 register/latch pins with no clock driven by root clock pin: DECIPHERER/curr_state_reg[2]/Q (HIGH)

 There are 347 register/latch pins with no clock driven by root clock pin: DECIPHERER/curr_state_reg[3]/Q (HIGH)

 There are 323 register/latch pins with no clock driven by root clock pin: DECIPHERER/curr_state_reg[3]_rep/Q (HIGH)

 There are 670 register/latch pins with no clock driven by root clock pin: DECIPHERER/curr_state_reg[4]/Q (HIGH)

 There are 638 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[5]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ENCIPHERER/FSM_onehot_curr_state_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1404 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.690      -23.027                      2                  381        0.110        0.000                      0                  381        2.633        0.000                       0                   331  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                              ------------       ----------      --------------
VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk25_clk_wiz_0                                  {0.000 19.922}     39.844          25.098          
  clkfbout_clk_wiz_0                               {0.000 25.000}     50.000          20.000          
sys_clk_pin                                        {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk25_clk_wiz_0                                       24.487        0.000                      0                   71        0.110        0.000                      0                   71       19.422        0.000                       0                    50  
  clkfbout_clk_wiz_0                                                                                                                                                                                 2.633        0.000                       0                     3  
sys_clk_pin                                              1.482        0.000                      0                  310        0.175        0.000                      0                  310        4.500        0.000                       0                   277  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin      clk25_clk_wiz_0      -11.690      -23.027                      2                    2        1.434        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
  To Clock:  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk25_clk_wiz_0
  To Clock:  clk25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       24.487ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.422ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.487ns  (required time - arrival time)
  Source:                 VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/INIT_out/R_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.222ns  (logic 1.711ns (11.241%)  route 13.511ns (88.759%))
  Logic Levels:           8  (LUT2=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.721ns = ( 39.123 - 39.844 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.172ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=278, routed)         1.253     1.253    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.117    -3.412    VGA_CONTROL/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -3.288 r  VGA_CONTROL/hc_reg[9]_i_4/O
                         net (fo=1, routed)           0.709    -2.578    VGA_CONTROL_n_13
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.482 r  hc_reg_reg[9]_i_2/O
                         net (fo=47, routed)          1.631    -0.851    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsync_reg_0
    SLICE_X37Y65         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.395 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]_rep/Q
                         net (fo=58, routed)          2.379     1.984    VGA_CONTROL/VGA_INITIALS_n_20
    SLICE_X30Y65         LUT2 (Prop_lut2_I0_O)        0.124     2.108 f  VGA_CONTROL/R_i_150__0/O
                         net (fo=153, routed)         1.904     4.012    VGA_CONTROL/R_i_150__0_n_10
    SLICE_X44Y60         LUT2 (Prop_lut2_I1_O)        0.124     4.136 r  VGA_CONTROL/R_i_255__1/O
                         net (fo=60, routed)          5.630     9.767    VGA_CONTROL/VGA_INITIALS/PROM_out/R_reg_i_45_1
    SLICE_X30Y76         LUT6 (Prop_lut6_I2_O)        0.124     9.891 r  VGA_CONTROL/VGA_INITIALS/PROM_out/R_i_160/O
                         net (fo=1, routed)           0.000     9.891    VGA_CONTROL/VGA_INITIALS/PROM_out/R_i_160_n_10
    SLICE_X30Y76         MUXF7 (Prop_muxf7_I1_O)      0.214    10.105 r  VGA_CONTROL/VGA_INITIALS/PROM_out/R_reg_i_67/O
                         net (fo=1, routed)           0.652    10.757    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/IMG_out[25]
    SLICE_X29Y76         LUT6 (Prop_lut6_I5_O)        0.297    11.054 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_28__1/O
                         net (fo=1, routed)           0.951    12.005    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_28__1_n_10
    SLICE_X31Y71         LUT6 (Prop_lut6_I3_O)        0.124    12.129 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_8__1/O
                         net (fo=1, routed)           1.010    13.139    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_8__1_n_10
    SLICE_X35Y65         LUT5 (Prop_lut5_I4_O)        0.124    13.263 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_2__0/O
                         net (fo=1, routed)           0.984    14.247    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_2__0_n_10
    SLICE_X40Y65         LUT6 (Prop_lut6_I0_O)        0.124    14.371 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_1__1/O
                         net (fo=1, routed)           0.000    14.371    VGA_CONTROL/VGA_INITIALS/INIT_out/R_reg_0
    SLICE_X40Y65         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_out/R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                   IBUF                         0.000    39.844 r  clk_IBUF_inst/O
                         net (fo=278, routed)         1.181    41.025    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    33.169 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    34.803    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.894 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.898    36.792    VGA_CONTROL/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    36.892 r  VGA_CONTROL/hc_reg[9]_i_4/O
                         net (fo=1, routed)           0.630    37.522    VGA_CONTROL_n_13
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.613 r  hc_reg_reg[9]_i_2/O
                         net (fo=47, routed)          1.509    39.123    VGA_CONTROL/VGA_INITIALS/INIT_out/red_reg[2]_0
    SLICE_X40Y65         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_out/R_reg/C
                         clock pessimism             -0.172    38.951    
                         clock uncertainty           -0.122    38.829    
    SLICE_X40Y65         FDRE (Setup_fdre_C_D)        0.029    38.858    VGA_CONTROL/VGA_INITIALS/INIT_out/R_reg
  -------------------------------------------------------------------
                         required time                         38.858    
                         arrival time                         -14.371    
  -------------------------------------------------------------------
                         slack                                 24.487    

Slack (MET) :             26.184ns  (required time - arrival time)
  Source:                 VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/INIT_key/R_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.487ns  (logic 2.525ns (18.722%)  route 10.962ns (81.278%))
  Logic Levels:           10  (LUT2=2 LUT6=4 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.739ns = ( 39.105 - 39.844 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=278, routed)         1.253     1.253    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.117    -3.412    VGA_CONTROL/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -3.288 r  VGA_CONTROL/hc_reg[9]_i_4/O
                         net (fo=1, routed)           0.709    -2.578    VGA_CONTROL_n_13
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.482 r  hc_reg_reg[9]_i_2/O
                         net (fo=47, routed)          1.631    -0.851    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsync_reg_0
    SLICE_X37Y65         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.395 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]_rep/Q
                         net (fo=58, routed)          2.379     1.984    VGA_CONTROL/VGA_INITIALS_n_20
    SLICE_X30Y65         LUT2 (Prop_lut2_I0_O)        0.124     2.108 f  VGA_CONTROL/R_i_150__0/O
                         net (fo=153, routed)         1.904     4.012    VGA_CONTROL/R_i_150__0_n_10
    SLICE_X44Y60         LUT2 (Prop_lut2_I1_O)        0.124     4.136 r  VGA_CONTROL/R_i_255__1/O
                         net (fo=60, routed)          4.961     9.097    VGA_CONTROL/VGA_INITIALS/PROM_key/R_reg_i_336_1
    SLICE_X47Y67         LUT6 (Prop_lut6_I2_O)        0.124     9.221 r  VGA_CONTROL/VGA_INITIALS/PROM_key/R_i_547/O
                         net (fo=1, routed)           0.000     9.221    VGA_CONTROL/VGA_INITIALS/PROM_key/R_i_547_n_10
    SLICE_X47Y67         MUXF7 (Prop_muxf7_I1_O)      0.217     9.438 r  VGA_CONTROL/VGA_INITIALS/PROM_key/R_reg_i_330/O
                         net (fo=1, routed)           0.310     9.749    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/IMG_key[129]
    SLICE_X44Y67         LUT6 (Prop_lut6_I1_O)        0.299    10.048 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_142/O
                         net (fo=1, routed)           0.000    10.048    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_142_n_10
    SLICE_X44Y67         MUXF7 (Prop_muxf7_I1_O)      0.245    10.293 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_reg_i_54/O
                         net (fo=1, routed)           0.000    10.293    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_reg_i_54_n_10
    SLICE_X44Y67         MUXF8 (Prop_muxf8_I0_O)      0.104    10.397 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_reg_i_21__0/O
                         net (fo=1, routed)           0.787    11.183    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_reg_i_21__0_n_10
    SLICE_X57Y71         LUT6 (Prop_lut6_I4_O)        0.316    11.499 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_6__1/O
                         net (fo=1, routed)           0.000    11.499    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_6__1_n_10
    SLICE_X57Y71         MUXF7 (Prop_muxf7_I1_O)      0.217    11.716 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_reg_i_2/O
                         net (fo=1, routed)           0.620    12.337    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_reg_i_2_n_10
    SLICE_X56Y70         LUT6 (Prop_lut6_I0_O)        0.299    12.636 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_1__0/O
                         net (fo=1, routed)           0.000    12.636    VGA_CONTROL/VGA_INITIALS/INIT_key/R_reg_1
    SLICE_X56Y70         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_key/R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                   IBUF                         0.000    39.844 r  clk_IBUF_inst/O
                         net (fo=278, routed)         1.181    41.025    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    33.169 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    34.803    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.894 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.898    36.792    VGA_CONTROL/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    36.892 r  VGA_CONTROL/hc_reg[9]_i_4/O
                         net (fo=1, routed)           0.630    37.522    VGA_CONTROL_n_13
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.613 r  hc_reg_reg[9]_i_2/O
                         net (fo=47, routed)          1.491    39.105    VGA_CONTROL/VGA_INITIALS/INIT_key/R_reg_0
    SLICE_X56Y70         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_key/R_reg/C
                         clock pessimism             -0.244    38.861    
                         clock uncertainty           -0.122    38.739    
    SLICE_X56Y70         FDRE (Setup_fdre_C_D)        0.081    38.820    VGA_CONTROL/VGA_INITIALS/INIT_key/R_reg
  -------------------------------------------------------------------
                         required time                         38.820    
                         arrival time                         -12.636    
  -------------------------------------------------------------------
                         slack                                 26.184    

Slack (MET) :             26.582ns  (required time - arrival time)
  Source:                 VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/INIT_in/R_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.050ns  (logic 1.716ns (13.150%)  route 11.334ns (86.850%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.728ns = ( 39.116 - 39.844 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=278, routed)         1.253     1.253    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.117    -3.412    VGA_CONTROL/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -3.288 r  VGA_CONTROL/hc_reg[9]_i_4/O
                         net (fo=1, routed)           0.709    -2.578    VGA_CONTROL_n_13
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.482 r  hc_reg_reg[9]_i_2/O
                         net (fo=47, routed)          1.631    -0.851    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsync_reg_0
    SLICE_X37Y65         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.395 f  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]_rep/Q
                         net (fo=58, routed)          2.379     1.984    VGA_CONTROL/VGA_INITIALS_n_20
    SLICE_X30Y65         LUT2 (Prop_lut2_I0_O)        0.124     2.108 r  VGA_CONTROL/R_i_150__0/O
                         net (fo=153, routed)         6.743     8.851    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_162_0
    SLICE_X52Y56         LUT6 (Prop_lut6_I4_O)        0.124     8.975 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_271/O
                         net (fo=1, routed)           0.444     9.419    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_271_n_10
    SLICE_X52Y56         LUT6 (Prop_lut6_I2_O)        0.124     9.543 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_120__0/O
                         net (fo=1, routed)           0.546    10.089    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_120__0_n_10
    SLICE_X53Y58         LUT6 (Prop_lut6_I1_O)        0.124    10.213 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_47/O
                         net (fo=1, routed)           0.295    10.508    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_47_n_10
    SLICE_X53Y59         LUT6 (Prop_lut6_I5_O)        0.124    10.632 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_17/O
                         net (fo=1, routed)           0.000    10.632    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_17_n_10
    SLICE_X53Y59         MUXF7 (Prop_muxf7_I1_O)      0.217    10.849 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_reg_i_5/O
                         net (fo=1, routed)           0.514    11.363    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_reg_i_5_n_10
    SLICE_X58Y61         LUT5 (Prop_lut5_I0_O)        0.299    11.662 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_2/O
                         net (fo=1, routed)           0.412    12.075    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_2_n_10
    SLICE_X61Y62         LUT6 (Prop_lut6_I0_O)        0.124    12.199 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_1/O
                         net (fo=1, routed)           0.000    12.199    VGA_CONTROL/VGA_INITIALS/INIT_in/R_reg_0
    SLICE_X61Y62         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_in/R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                   IBUF                         0.000    39.844 r  clk_IBUF_inst/O
                         net (fo=278, routed)         1.181    41.025    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    33.169 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    34.803    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.894 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.898    36.792    VGA_CONTROL/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    36.892 r  VGA_CONTROL/hc_reg[9]_i_4/O
                         net (fo=1, routed)           0.630    37.522    VGA_CONTROL_n_13
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.613 r  hc_reg_reg[9]_i_2/O
                         net (fo=47, routed)          1.502    39.116    VGA_CONTROL/VGA_INITIALS/INIT_in/red_reg[2]_0
    SLICE_X61Y62         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_in/R_reg/C
                         clock pessimism             -0.244    38.872    
                         clock uncertainty           -0.122    38.750    
    SLICE_X61Y62         FDRE (Setup_fdre_C_D)        0.031    38.781    VGA_CONTROL/VGA_INITIALS/INIT_in/R_reg
  -------------------------------------------------------------------
                         required time                         38.781    
                         arrival time                         -12.199    
  -------------------------------------------------------------------
                         slack                                 26.582    

Slack (MET) :             34.829ns  (required time - arrival time)
  Source:                 VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.772ns  (logic 0.580ns (12.155%)  route 4.192ns (87.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.719ns = ( 39.125 - 39.844 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.172ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=278, routed)         1.253     1.253    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.117    -3.412    VGA_CONTROL/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -3.288 r  VGA_CONTROL/hc_reg[9]_i_4/O
                         net (fo=1, routed)           0.709    -2.578    VGA_CONTROL_n_13
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.482 r  hc_reg_reg[9]_i_2/O
                         net (fo=47, routed)          1.631    -0.851    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsync_reg_0
    SLICE_X37Y65         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.395 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]_rep/Q
                         net (fo=58, routed)          3.600     3.205    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]_rep_0
    SLICE_X41Y62         LUT2 (Prop_lut2_I1_O)        0.124     3.329 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.591     3.921    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg[1]_rep__0_i_1_n_10
    SLICE_X41Y62         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                   IBUF                         0.000    39.844 r  clk_IBUF_inst/O
                         net (fo=278, routed)         1.181    41.025    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    33.169 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    34.803    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.894 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.898    36.792    VGA_CONTROL/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    36.892 r  VGA_CONTROL/hc_reg[9]_i_4/O
                         net (fo=1, routed)           0.630    37.522    VGA_CONTROL_n_13
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.613 r  hc_reg_reg[9]_i_2/O
                         net (fo=47, routed)          1.511    39.125    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsync_reg_0
    SLICE_X41Y62         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]_rep__0/C
                         clock pessimism             -0.172    38.953    
                         clock uncertainty           -0.122    38.831    
    SLICE_X41Y62         FDRE (Setup_fdre_C_D)       -0.081    38.750    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         38.750    
                         arrival time                          -3.921    
  -------------------------------------------------------------------
                         slack                                 34.829    

Slack (MET) :             35.060ns  (required time - arrival time)
  Source:                 VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.582ns  (logic 0.580ns (12.658%)  route 4.002ns (87.342%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.718ns = ( 39.126 - 39.844 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.155ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=278, routed)         1.253     1.253    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.117    -3.412    VGA_CONTROL/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -3.288 r  VGA_CONTROL/hc_reg[9]_i_4/O
                         net (fo=1, routed)           0.709    -2.578    VGA_CONTROL_n_13
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.482 r  hc_reg_reg[9]_i_2/O
                         net (fo=47, routed)          1.631    -0.851    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsync_reg_0
    SLICE_X37Y65         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.395 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]_rep/Q
                         net (fo=58, routed)          3.672     3.277    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]_rep_0
    SLICE_X37Y62         LUT2 (Prop_lut2_I1_O)        0.124     3.401 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg[1]_rep__2_i_1/O
                         net (fo=1, routed)           0.330     3.731    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg[1]_rep__2_i_1_n_10
    SLICE_X37Y62         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                   IBUF                         0.000    39.844 r  clk_IBUF_inst/O
                         net (fo=278, routed)         1.181    41.025    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    33.169 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    34.803    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.894 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.898    36.792    VGA_CONTROL/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    36.892 r  VGA_CONTROL/hc_reg[9]_i_4/O
                         net (fo=1, routed)           0.630    37.522    VGA_CONTROL_n_13
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.613 r  hc_reg_reg[9]_i_2/O
                         net (fo=47, routed)          1.512    39.126    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsync_reg_0
    SLICE_X37Y62         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]_rep__2/C
                         clock pessimism             -0.155    38.971    
                         clock uncertainty           -0.122    38.849    
    SLICE_X37Y62         FDRE (Setup_fdre_C_D)       -0.058    38.791    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                         38.791    
                         arrival time                          -3.731    
  -------------------------------------------------------------------
                         slack                                 35.060    

Slack (MET) :             35.078ns  (required time - arrival time)
  Source:                 VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/INIT_key/spriteon_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.628ns  (logic 1.714ns (37.037%)  route 2.914ns (62.963%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.724ns = ( 39.120 - 39.844 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.172ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=278, routed)         1.253     1.253    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.117    -3.412    VGA_CONTROL/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -3.288 r  VGA_CONTROL/hc_reg[9]_i_4/O
                         net (fo=1, routed)           0.709    -2.578    VGA_CONTROL_n_13
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.482 r  hc_reg_reg[9]_i_2/O
                         net (fo=47, routed)          1.631    -0.851    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsync_reg_0
    SLICE_X37Y65         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.395 f  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]_rep/Q
                         net (fo=58, routed)          1.947     1.552    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]_rep_0
    SLICE_X42Y66         LUT2 (Prop_lut2_I1_O)        0.124     1.676 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_i_31__1/O
                         net (fo=1, routed)           0.000     1.676    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_i_31__1_n_10
    SLICE_X42Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.189 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.189    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_reg_i_12_n_10
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.443 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_reg_i_4__0/CO[0]
                         net (fo=1, routed)           0.967     3.410    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/INIT_key/geqOp
    SLICE_X45Y65         LUT4 (Prop_lut4_I2_O)        0.367     3.777 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_i_1__0/O
                         net (fo=1, routed)           0.000     3.777    VGA_CONTROL/VGA_INITIALS/INIT_key/spriteon0
    SLICE_X45Y65         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_key/spriteon_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                   IBUF                         0.000    39.844 r  clk_IBUF_inst/O
                         net (fo=278, routed)         1.181    41.025    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    33.169 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    34.803    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.894 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.898    36.792    VGA_CONTROL/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    36.892 r  VGA_CONTROL/hc_reg[9]_i_4/O
                         net (fo=1, routed)           0.630    37.522    VGA_CONTROL_n_13
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.613 r  hc_reg_reg[9]_i_2/O
                         net (fo=47, routed)          1.506    39.120    VGA_CONTROL/VGA_INITIALS/INIT_key/R_reg_0
    SLICE_X45Y65         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_key/spriteon_reg/C
                         clock pessimism             -0.172    38.948    
                         clock uncertainty           -0.122    38.826    
    SLICE_X45Y65         FDRE (Setup_fdre_C_D)        0.029    38.855    VGA_CONTROL/VGA_INITIALS/INIT_key/spriteon_reg
  -------------------------------------------------------------------
                         required time                         38.855    
                         arrival time                          -3.777    
  -------------------------------------------------------------------
                         slack                                 35.078    

Slack (MET) :             35.230ns  (required time - arrival time)
  Source:                 VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.409ns  (logic 0.580ns (13.156%)  route 3.829ns (86.844%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.718ns = ( 39.126 - 39.844 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.155ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=278, routed)         1.253     1.253    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.117    -3.412    VGA_CONTROL/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -3.288 r  VGA_CONTROL/hc_reg[9]_i_4/O
                         net (fo=1, routed)           0.709    -2.578    VGA_CONTROL_n_13
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.482 r  hc_reg_reg[9]_i_2/O
                         net (fo=47, routed)          1.631    -0.851    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsync_reg_0
    SLICE_X37Y65         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.395 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]_rep/Q
                         net (fo=58, routed)          3.450     3.055    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]_rep_0
    SLICE_X37Y62         LUT2 (Prop_lut2_I1_O)        0.124     3.179 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg[1]_i_1/O
                         net (fo=1, routed)           0.378     3.558    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg[1]_i_1_n_10
    SLICE_X37Y62         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                   IBUF                         0.000    39.844 r  clk_IBUF_inst/O
                         net (fo=278, routed)         1.181    41.025    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    33.169 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    34.803    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.894 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.898    36.792    VGA_CONTROL/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    36.892 r  VGA_CONTROL/hc_reg[9]_i_4/O
                         net (fo=1, routed)           0.630    37.522    VGA_CONTROL_n_13
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.613 r  hc_reg_reg[9]_i_2/O
                         net (fo=47, routed)          1.512    39.126    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsync_reg_0
    SLICE_X37Y62         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]/C
                         clock pessimism             -0.155    38.971    
                         clock uncertainty           -0.122    38.849    
    SLICE_X37Y62         FDRE (Setup_fdre_C_D)       -0.061    38.788    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         38.788    
                         arrival time                          -3.558    
  -------------------------------------------------------------------
                         slack                                 35.230    

Slack (MET) :             35.372ns  (required time - arrival time)
  Source:                 VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[2]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/INIT_out/spriteon_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 1.774ns (40.899%)  route 2.563ns (59.101%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.723ns = ( 39.121 - 39.844 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.172ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=278, routed)         1.253     1.253    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.117    -3.412    VGA_CONTROL/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -3.288 r  VGA_CONTROL/hc_reg[9]_i_4/O
                         net (fo=1, routed)           0.709    -2.578    VGA_CONTROL_n_13
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.482 r  hc_reg_reg[9]_i_2/O
                         net (fo=47, routed)          1.631    -0.851    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsync_reg_0
    SLICE_X37Y65         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.395 f  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[2]_rep__2/Q
                         net (fo=23, routed)          1.602     1.207    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[2]_rep__2_0
    SLICE_X41Y68         LUT2 (Prop_lut2_I1_O)        0.124     1.331 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_i_32/O
                         net (fo=1, routed)           0.000     1.331    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_i_32_n_10
    SLICE_X41Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_reg_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     1.881    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_reg_i_13__0_n_10
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.152 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_reg_i_4__1/CO[0]
                         net (fo=1, routed)           0.962     3.113    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/INIT_out/geqOp
    SLICE_X40Y67         LUT4 (Prop_lut4_I2_O)        0.373     3.486 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_i_1__1/O
                         net (fo=1, routed)           0.000     3.486    VGA_CONTROL/VGA_INITIALS/INIT_out/spriteon0
    SLICE_X40Y67         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_out/spriteon_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                   IBUF                         0.000    39.844 r  clk_IBUF_inst/O
                         net (fo=278, routed)         1.181    41.025    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    33.169 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    34.803    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.894 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.898    36.792    VGA_CONTROL/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    36.892 r  VGA_CONTROL/hc_reg[9]_i_4/O
                         net (fo=1, routed)           0.630    37.522    VGA_CONTROL_n_13
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.613 r  hc_reg_reg[9]_i_2/O
                         net (fo=47, routed)          1.507    39.121    VGA_CONTROL/VGA_INITIALS/INIT_out/red_reg[2]_0
    SLICE_X40Y67         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_out/spriteon_reg/C
                         clock pessimism             -0.172    38.949    
                         clock uncertainty           -0.122    38.827    
    SLICE_X40Y67         FDRE (Setup_fdre_C_D)        0.031    38.858    VGA_CONTROL/VGA_INITIALS/INIT_out/spriteon_reg
  -------------------------------------------------------------------
                         required time                         38.858    
                         arrival time                          -3.486    
  -------------------------------------------------------------------
                         slack                                 35.372    

Slack (MET) :             35.780ns  (required time - arrival time)
  Source:                 VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/INIT_in/spriteon_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 1.818ns (46.144%)  route 2.122ns (53.856%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.723ns = ( 39.121 - 39.844 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.155ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=278, routed)         1.253     1.253    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.117    -3.412    VGA_CONTROL/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -3.288 r  VGA_CONTROL/hc_reg[9]_i_4/O
                         net (fo=1, routed)           0.709    -2.578    VGA_CONTROL_n_13
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.482 r  hc_reg_reg[9]_i_2/O
                         net (fo=47, routed)          1.635    -0.847    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsync_reg_0
    SLICE_X38Y59         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[0]/Q
                         net (fo=159, routed)         1.312     0.983    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc[0]
    SLICE_X39Y66         LUT2 (Prop_lut2_I0_O)        0.124     1.107 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_i_22__1/O
                         net (fo=1, routed)           0.000     1.107    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_i_22__1_n_10
    SLICE_X39Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.639 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.639    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_reg_i_6_n_10
    SLICE_X39Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.910 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_reg_i_2/CO[0]
                         net (fo=1, routed)           0.810     2.720    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/INIT_in/geqOp3_in
    SLICE_X40Y67         LUT4 (Prop_lut4_I0_O)        0.373     3.093 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/spriteon_i_1/O
                         net (fo=1, routed)           0.000     3.093    VGA_CONTROL/VGA_INITIALS/INIT_in/spriteon0
    SLICE_X40Y67         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_in/spriteon_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                   IBUF                         0.000    39.844 r  clk_IBUF_inst/O
                         net (fo=278, routed)         1.181    41.025    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    33.169 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    34.803    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.894 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.898    36.792    VGA_CONTROL/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    36.892 r  VGA_CONTROL/hc_reg[9]_i_4/O
                         net (fo=1, routed)           0.630    37.522    VGA_CONTROL_n_13
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.613 r  hc_reg_reg[9]_i_2/O
                         net (fo=47, routed)          1.507    39.121    VGA_CONTROL/VGA_INITIALS/INIT_in/red_reg[2]_0
    SLICE_X40Y67         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_in/spriteon_reg/C
                         clock pessimism             -0.155    38.966    
                         clock uncertainty           -0.122    38.844    
    SLICE_X40Y67         FDRE (Setup_fdre_C_D)        0.029    38.873    VGA_CONTROL/VGA_INITIALS/INIT_in/spriteon_reg
  -------------------------------------------------------------------
                         required time                         38.873    
                         arrival time                          -3.093    
  -------------------------------------------------------------------
                         slack                                 35.780    

Slack (MET) :             36.051ns  (required time - arrival time)
  Source:                 VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vidon_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.844ns  (clk25_clk_wiz_0 rise@39.844ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 0.890ns (24.243%)  route 2.781ns (75.757%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.723ns = ( 39.121 - 39.844 ) 
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.155ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=278, routed)         1.253     1.253    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.117    -3.412    VGA_CONTROL/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124    -3.288 r  VGA_CONTROL/hc_reg[9]_i_4/O
                         net (fo=1, routed)           0.709    -2.578    VGA_CONTROL_n_13
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.482 r  hc_reg_reg[9]_i_2/O
                         net (fo=47, routed)          1.635    -0.847    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsync_reg_0
    SLICE_X38Y59         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.329 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[0]/Q
                         net (fo=159, routed)         1.660     1.331    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc[0]
    SLICE_X44Y66         LUT6 (Prop_lut6_I2_O)        0.124     1.455 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vidon_i_4/O
                         net (fo=1, routed)           0.667     2.122    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vidon_i_4_n_10
    SLICE_X44Y66         LUT6 (Prop_lut6_I1_O)        0.124     2.246 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vidon_i_2/O
                         net (fo=1, routed)           0.454     2.700    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vidon_i_2_n_10
    SLICE_X40Y67         LUT6 (Prop_lut6_I0_O)        0.124     2.824 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vidon_i_1/O
                         net (fo=1, routed)           0.000     2.824    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vidon_i_1_n_10
    SLICE_X40Y67         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vidon_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     39.844    39.844 r  
    E3                   IBUF                         0.000    39.844 r  clk_IBUF_inst/O
                         net (fo=278, routed)         1.181    41.025    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    33.169 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    34.803    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.894 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.898    36.792    VGA_CONTROL/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    36.892 r  VGA_CONTROL/hc_reg[9]_i_4/O
                         net (fo=1, routed)           0.630    37.522    VGA_CONTROL_n_13
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.613 r  hc_reg_reg[9]_i_2/O
                         net (fo=47, routed)          1.507    39.121    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsync_reg_0
    SLICE_X40Y67         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vidon_reg/C
                         clock pessimism             -0.155    38.966    
                         clock uncertainty           -0.122    38.844    
    SLICE_X40Y67         FDRE (Setup_fdre_C_D)        0.031    38.875    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vidon_reg
  -------------------------------------------------------------------
                         required time                         38.875    
                         arrival time                          -2.824    
  -------------------------------------------------------------------
                         slack                                 36.051    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 VGA_CONTROL/VGA_INITIALS/INIT_in/R_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/INIT_in/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.186ns (39.777%)  route 0.282ns (60.223%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.663ns
    Source Clock Delay      (SCD):    0.265ns
    Clock Pessimism Removal (CPR):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=278, routed)         0.440     0.440    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.724    -0.637    VGA_CONTROL/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.592 r  VGA_CONTROL/hc_reg[9]_i_4/O
                         net (fo=1, routed)           0.270    -0.322    VGA_CONTROL_n_13
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.296 r  hc_reg_reg[9]_i_2/O
                         net (fo=47, routed)          0.561     0.265    VGA_CONTROL/VGA_INITIALS/INIT_in/red_reg[2]_0
    SLICE_X61Y62         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_in/R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDRE (Prop_fdre_C_Q)         0.141     0.406 r  VGA_CONTROL/VGA_INITIALS/INIT_in/R_reg/Q
                         net (fo=2, routed)           0.282     0.687    VGA_CONTROL/VGA_INITIALS/INIT_in/B
    SLICE_X49Y61         LUT4 (Prop_lut4_I0_O)        0.045     0.732 r  VGA_CONTROL/VGA_INITIALS/INIT_in/red[2]_i_1/O
                         net (fo=1, routed)           0.000     0.732    VGA_CONTROL/VGA_INITIALS/INIT_in/red[2]_i_1_n_10
    SLICE_X49Y61         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_in/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=278, routed)         0.481     0.481    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.030    -0.559    VGA_CONTROL/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.503 r  VGA_CONTROL/hc_reg[9]_i_4/O
                         net (fo=1, routed)           0.304    -0.199    VGA_CONTROL_n_13
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hc_reg_reg[9]_i_2/O
                         net (fo=47, routed)          0.833     0.663    VGA_CONTROL/VGA_INITIALS/INIT_in/red_reg[2]_0
    SLICE_X49Y61         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_in/red_reg[2]/C
                         clock pessimism             -0.131     0.532    
    SLICE_X49Y61         FDRE (Hold_fdre_C_D)         0.091     0.623    VGA_CONTROL/VGA_INITIALS/INIT_in/red_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.623    
                         arrival time                           0.732    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.977%)  route 0.105ns (36.023%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.661ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=278, routed)         0.440     0.440    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.724    -0.637    VGA_CONTROL/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.592 r  VGA_CONTROL/hc_reg[9]_i_4/O
                         net (fo=1, routed)           0.270    -0.322    VGA_CONTROL_n_13
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.296 r  hc_reg_reg[9]_i_2/O
                         net (fo=47, routed)          0.562     0.266    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsync_reg_0
    SLICE_X45Y64         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDRE (Prop_fdre_C_Q)         0.141     0.407 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[8]/Q
                         net (fo=19, routed)          0.105     0.511    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[9]_0[6]
    SLICE_X44Y64         LUT6 (Prop_lut6_I1_O)        0.045     0.556 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     0.556    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/p_0_in__0[9]
    SLICE_X44Y64         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=278, routed)         0.481     0.481    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.030    -0.559    VGA_CONTROL/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.503 r  VGA_CONTROL/hc_reg[9]_i_4/O
                         net (fo=1, routed)           0.304    -0.199    VGA_CONTROL_n_13
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hc_reg_reg[9]_i_2/O
                         net (fo=47, routed)          0.831     0.661    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsync_reg_0
    SLICE_X44Y64         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[9]/C
                         clock pessimism             -0.382     0.279    
    SLICE_X44Y64         FDRE (Hold_fdre_C_D)         0.092     0.371    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.371    
                         arrival time                           0.556    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsenable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.317%)  route 0.133ns (41.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.661ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=278, routed)         0.440     0.440    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.724    -0.637    VGA_CONTROL/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.592 r  VGA_CONTROL/hc_reg[9]_i_4/O
                         net (fo=1, routed)           0.270    -0.322    VGA_CONTROL_n_13
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.296 r  hc_reg_reg[9]_i_2/O
                         net (fo=47, routed)          0.562     0.266    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsync_reg_0
    SLICE_X44Y64         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.141     0.407 f  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[5]/Q
                         net (fo=28, routed)          0.133     0.540    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[9]_0[3]
    SLICE_X45Y64         LUT6 (Prop_lut6_I0_O)        0.045     0.585 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsenable_i_1/O
                         net (fo=1, routed)           0.000     0.585    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/load
    SLICE_X45Y64         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsenable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=278, routed)         0.481     0.481    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.030    -0.559    VGA_CONTROL/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.503 r  VGA_CONTROL/hc_reg[9]_i_4/O
                         net (fo=1, routed)           0.304    -0.199    VGA_CONTROL_n_13
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hc_reg_reg[9]_i_2/O
                         net (fo=47, routed)          0.831     0.661    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsync_reg_0
    SLICE_X45Y64         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsenable_reg/C
                         clock pessimism             -0.382     0.279    
    SLICE_X45Y64         FDRE (Hold_fdre_C_D)         0.092     0.371    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsenable_reg
  -------------------------------------------------------------------
                         required time                         -0.371    
                         arrival time                           0.585    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[2]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.669%)  route 0.161ns (46.331%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.664ns
    Source Clock Delay      (SCD):    0.268ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=278, routed)         0.440     0.440    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.724    -0.637    VGA_CONTROL/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.592 r  VGA_CONTROL/hc_reg[9]_i_4/O
                         net (fo=1, routed)           0.270    -0.322    VGA_CONTROL_n_13
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.296 r  hc_reg_reg[9]_i_2/O
                         net (fo=47, routed)          0.564     0.268    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsync_reg_0
    SLICE_X37Y65         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.141     0.409 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[2]_rep__2/Q
                         net (fo=23, routed)          0.161     0.569    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[2]_rep__2_0
    SLICE_X37Y64         LUT3 (Prop_lut3_I2_O)        0.045     0.614 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg[2]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.614    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg[2]_rep_i_1_n_10
    SLICE_X37Y64         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=278, routed)         0.481     0.481    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.030    -0.559    VGA_CONTROL/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.503 r  VGA_CONTROL/hc_reg[9]_i_4/O
                         net (fo=1, routed)           0.304    -0.199    VGA_CONTROL_n_13
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hc_reg_reg[9]_i_2/O
                         net (fo=47, routed)          0.834     0.664    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsync_reg_0
    SLICE_X37Y64         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[2]_rep/C
                         clock pessimism             -0.381     0.283    
    SLICE_X37Y64         FDRE (Hold_fdre_C_D)         0.091     0.374    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         -0.374    
                         arrival time                           0.614    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.227ns (66.089%)  route 0.116ns (33.911%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.661ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=278, routed)         0.440     0.440    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.724    -0.637    VGA_CONTROL/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.592 r  VGA_CONTROL/hc_reg[9]_i_4/O
                         net (fo=1, routed)           0.270    -0.322    VGA_CONTROL_n_13
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.296 r  hc_reg_reg[9]_i_2/O
                         net (fo=47, routed)          0.562     0.266    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsync_reg_0
    SLICE_X45Y64         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDRE (Prop_fdre_C_Q)         0.128     0.394 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[7]/Q
                         net (fo=22, routed)          0.116     0.510    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[9]_0[5]
    SLICE_X45Y64         LUT6 (Prop_lut6_I4_O)        0.099     0.609 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.609    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/p_0_in__0[8]
    SLICE_X45Y64         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=278, routed)         0.481     0.481    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.030    -0.559    VGA_CONTROL/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.503 r  VGA_CONTROL/hc_reg[9]_i_4/O
                         net (fo=1, routed)           0.304    -0.199    VGA_CONTROL_n_13
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hc_reg_reg[9]_i_2/O
                         net (fo=47, routed)          0.831     0.661    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsync_reg_0
    SLICE_X45Y64         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[8]/C
                         clock pessimism             -0.395     0.266    
    SLICE_X45Y64         FDRE (Hold_fdre_C_D)         0.092     0.358    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.609    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.661ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=278, routed)         0.440     0.440    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.724    -0.637    VGA_CONTROL/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.592 r  VGA_CONTROL/hc_reg[9]_i_4/O
                         net (fo=1, routed)           0.270    -0.322    VGA_CONTROL_n_13
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.296 r  hc_reg_reg[9]_i_2/O
                         net (fo=47, routed)          0.562     0.266    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsync_reg_0
    SLICE_X45Y64         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDRE (Prop_fdre_C_Q)         0.141     0.407 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[6]/Q
                         net (fo=25, routed)          0.179     0.586    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[9]_0[4]
    SLICE_X45Y64         LUT4 (Prop_lut4_I0_O)        0.042     0.628 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.628    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/p_0_in__0[7]
    SLICE_X45Y64         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=278, routed)         0.481     0.481    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.030    -0.559    VGA_CONTROL/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.503 r  VGA_CONTROL/hc_reg[9]_i_4/O
                         net (fo=1, routed)           0.304    -0.199    VGA_CONTROL_n_13
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hc_reg_reg[9]_i_2/O
                         net (fo=47, routed)          0.831     0.661    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsync_reg_0
    SLICE_X45Y64         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[7]/C
                         clock pessimism             -0.395     0.266    
    SLICE_X45Y64         FDRE (Hold_fdre_C_D)         0.107     0.373    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.373    
                         arrival time                           0.628    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.667ns
    Source Clock Delay      (SCD):    0.269ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=278, routed)         0.440     0.440    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.724    -0.637    VGA_CONTROL/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.592 r  VGA_CONTROL/hc_reg[9]_i_4/O
                         net (fo=1, routed)           0.270    -0.322    VGA_CONTROL_n_13
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.296 r  hc_reg_reg[9]_i_2/O
                         net (fo=47, routed)          0.565     0.269    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsync_reg_0
    SLICE_X38Y59         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y59         FDRE (Prop_fdre_C_Q)         0.164     0.433 f  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[0]/Q
                         net (fo=159, routed)         0.186     0.619    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc[0]
    SLICE_X38Y59         LUT1 (Prop_lut1_I0_O)        0.043     0.662 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.662    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/p_0_in__0[0]
    SLICE_X38Y59         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=278, routed)         0.481     0.481    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.030    -0.559    VGA_CONTROL/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.503 r  VGA_CONTROL/hc_reg[9]_i_4/O
                         net (fo=1, routed)           0.304    -0.199    VGA_CONTROL_n_13
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hc_reg_reg[9]_i_2/O
                         net (fo=47, routed)          0.837     0.667    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsync_reg_0
    SLICE_X38Y59         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[0]/C
                         clock pessimism             -0.398     0.269    
    SLICE_X38Y59         FDRE (Hold_fdre_C_D)         0.133     0.402    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.402    
                         arrival time                           0.662    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.862%)  route 0.180ns (49.138%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.662ns
    Source Clock Delay      (SCD):    0.268ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=278, routed)         0.440     0.440    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.724    -0.637    VGA_CONTROL/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.592 r  VGA_CONTROL/hc_reg[9]_i_4/O
                         net (fo=1, routed)           0.270    -0.322    VGA_CONTROL_n_13
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.296 r  hc_reg_reg[9]_i_2/O
                         net (fo=47, routed)          0.564     0.268    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsync_reg_0
    SLICE_X37Y65         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.141     0.409 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]_rep/Q
                         net (fo=58, routed)          0.180     0.588    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]_rep_0
    SLICE_X35Y66         LUT4 (Prop_lut4_I1_O)        0.045     0.633 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.633    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg[3]_i_1_n_10
    SLICE_X35Y66         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=278, routed)         0.481     0.481    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.030    -0.559    VGA_CONTROL/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.503 r  VGA_CONTROL/hc_reg[9]_i_4/O
                         net (fo=1, routed)           0.304    -0.199    VGA_CONTROL_n_13
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hc_reg_reg[9]_i_2/O
                         net (fo=47, routed)          0.832     0.662    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsync_reg_0
    SLICE_X35Y66         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[3]/C
                         clock pessimism             -0.381     0.281    
    SLICE_X35Y66         FDRE (Hold_fdre_C_D)         0.091     0.372    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.372    
                         arrival time                           0.633    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsenable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[2]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.436%)  route 0.139ns (49.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.266ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=278, routed)         0.440     0.440    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.724    -0.637    VGA_CONTROL/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.592 r  VGA_CONTROL/hc_reg[9]_i_4/O
                         net (fo=1, routed)           0.270    -0.322    VGA_CONTROL_n_13
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.296 r  hc_reg_reg[9]_i_2/O
                         net (fo=47, routed)          0.562     0.266    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsync_reg_0
    SLICE_X45Y64         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsenable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y64         FDRE (Prop_fdre_C_Q)         0.141     0.407 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsenable_reg/Q
                         net (fo=24, routed)          0.139     0.545    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsenable
    SLICE_X46Y65         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[2]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=278, routed)         0.481     0.481    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.030    -0.559    VGA_CONTROL/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.503 r  VGA_CONTROL/hc_reg[9]_i_4/O
                         net (fo=1, routed)           0.304    -0.199    VGA_CONTROL_n_13
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hc_reg_reg[9]_i_2/O
                         net (fo=47, routed)          0.829     0.659    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vsync_reg_0
    SLICE_X46Y65         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[2]_rep__1/C
                         clock pessimism             -0.360     0.299    
    SLICE_X46Y65         FDRE (Hold_fdre_C_CE)       -0.016     0.283    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         -0.283    
                         arrival time                           0.545    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 VGA_CONTROL/VGA_INITIALS/INIT_key/red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/INIT_key/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.264ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=278, routed)         0.440     0.440    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.724    -0.637    VGA_CONTROL/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.592 r  VGA_CONTROL/hc_reg[9]_i_4/O
                         net (fo=1, routed)           0.270    -0.322    VGA_CONTROL_n_13
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.296 r  hc_reg_reg[9]_i_2/O
                         net (fo=47, routed)          0.560     0.264    VGA_CONTROL/VGA_INITIALS/INIT_key/R_reg_0
    SLICE_X49Y65         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_key/red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE (Prop_fdre_C_Q)         0.141     0.405 r  VGA_CONTROL/VGA_INITIALS/INIT_key/red_reg[2]/Q
                         net (fo=3, routed)           0.168     0.573    VGA_CONTROL/VGA_INITIALS/INIT_key/R2[0]
    SLICE_X49Y65         LUT4 (Prop_lut4_I3_O)        0.045     0.618 r  VGA_CONTROL/VGA_INITIALS/INIT_key/red[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.618    VGA_CONTROL/VGA_INITIALS/INIT_key/red[2]_i_1__0_n_10
    SLICE_X49Y65         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_key/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=278, routed)         0.481     0.481    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.030    -0.559    VGA_CONTROL/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.503 r  VGA_CONTROL/hc_reg[9]_i_4/O
                         net (fo=1, routed)           0.304    -0.199    VGA_CONTROL_n_13
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hc_reg_reg[9]_i_2/O
                         net (fo=47, routed)          0.829     0.659    VGA_CONTROL/VGA_INITIALS/INIT_key/R_reg_0
    SLICE_X49Y65         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_key/red_reg[2]/C
                         clock pessimism             -0.395     0.264    
    SLICE_X49Y65         FDRE (Hold_fdre_C_D)         0.091     0.355    VGA_CONTROL/VGA_INITIALS/INIT_key/red_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.355    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk25_clk_wiz_0
Waveform(ns):       { 0.000 19.922 }
Period(ns):         39.844
Sources:            { VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         39.844      37.689     BUFGCTRL_X0Y17  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/I
Min Period        n/a     BUFG/I             n/a            2.155         39.844      37.689     BUFGCTRL_X0Y2   hc_reg_reg[9]_i_2/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         39.844      38.595     PLLE2_ADV_X1Y2  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         39.844      38.844     SLICE_X61Y62    VGA_CONTROL/VGA_INITIALS/INIT_in/R_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         39.844      38.844     SLICE_X49Y61    VGA_CONTROL/VGA_INITIALS/INIT_in/red_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.844      38.844     SLICE_X40Y67    VGA_CONTROL/VGA_INITIALS/INIT_in/spriteon_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         39.844      38.844     SLICE_X56Y70    VGA_CONTROL/VGA_INITIALS/INIT_key/R_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         39.844      38.844     SLICE_X49Y65    VGA_CONTROL/VGA_INITIALS/INIT_key/red_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.844      38.844     SLICE_X45Y65    VGA_CONTROL/VGA_INITIALS/INIT_key/spriteon_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         39.844      38.844     SLICE_X40Y65    VGA_CONTROL/VGA_INITIALS/INIT_out/R_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       39.844      120.156    PLLE2_ADV_X1Y2  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X56Y70    VGA_CONTROL/VGA_INITIALS/INIT_key/R_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X49Y61    VGA_CONTROL/VGA_INITIALS/INIT_in/red_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X40Y67    VGA_CONTROL/VGA_INITIALS/INIT_in/spriteon_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X56Y70    VGA_CONTROL/VGA_INITIALS/INIT_key/R_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X49Y65    VGA_CONTROL/VGA_INITIALS/INIT_key/red_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X45Y65    VGA_CONTROL/VGA_INITIALS/INIT_key/spriteon_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X40Y65    VGA_CONTROL/VGA_INITIALS/INIT_out/R_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X48Y65    VGA_CONTROL/VGA_INITIALS/INIT_out/red_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X40Y67    VGA_CONTROL/VGA_INITIALS/INIT_out/spriteon_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X40Y64    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X38Y59    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/hc_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X41Y62    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[0]_rep/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X35Y64    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[0]_rep__0/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X37Y62    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[0]_rep__1/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X37Y62    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[0]_rep__2/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X37Y62    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X41Y62    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]_rep__0/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X37Y62    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[1]_rep__2/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X37Y64    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[2]_rep/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         19.922      19.422     SLICE_X50Y65    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/vc_reg_reg[2]_rep__0/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.482ns  (required time - arrival time)
  Source:                 UART_COLLECTOR/a_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_COLLECTOR/key_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.795ns  (logic 1.875ns (24.053%)  route 5.920ns (75.947%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.042ns = ( 14.042 - 10.000 ) 
    Source Clock Delay      (SCD):    4.881ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=278, routed)         3.399     4.881    UART_COLLECTOR/clk
    SLICE_X67Y57         FDRE                                         r  UART_COLLECTOR/a_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y57         FDRE (Prop_fdre_C_Q)         0.456     5.337 f  UART_COLLECTOR/a_data_reg[7]/Q
                         net (fo=2, routed)           0.714     6.051    UART_COLLECTOR/a_data_reg_n_10_[7]
    SLICE_X67Y57         LUT4 (Prop_lut4_I3_O)        0.150     6.201 f  UART_COLLECTOR/state_index[6]_i_14/O
                         net (fo=5, routed)           0.731     6.932    UART_COLLECTOR/state_index[6]_i_14_n_10
    SLICE_X66Y57         LUT6 (Prop_lut6_I0_O)        0.326     7.258 r  UART_COLLECTOR/state_index[6]_i_9/O
                         net (fo=4, routed)           0.692     7.950    UART_COLLECTOR/state_index[6]_i_9_n_10
    SLICE_X66Y57         LUT2 (Prop_lut2_I1_O)        0.124     8.074 r  UART_COLLECTOR/state_index[6]_i_4/O
                         net (fo=19, routed)          1.428     9.502    UART_COLLECTOR/o_hex[0]
    SLICE_X50Y58         LUT5 (Prop_lut5_I2_O)        0.124     9.626 r  UART_COLLECTOR/state_index[6]_i_1/O
                         net (fo=11, routed)          0.499    10.125    UART_COLLECTOR/state_index
    SLICE_X47Y59         LUT3 (Prop_lut3_I1_O)        0.124    10.249 f  UART_COLLECTOR/key[61]_i_2/O
                         net (fo=60, routed)          0.843    11.092    UART_COLLECTOR/key[61]_i_2_n_10
    SLICE_X48Y66         LUT5 (Prop_lut5_I4_O)        0.120    11.212 r  UART_COLLECTOR/key[63]_i_2/O
                         net (fo=3, routed)           0.658    11.870    UART_COLLECTOR/key[63]_i_2_n_10
    SLICE_X56Y65         LUT3 (Prop_lut3_I0_O)        0.327    12.197 r  UART_COLLECTOR/key[65]_i_3/O
                         net (fo=2, routed)           0.355    12.552    UART_COLLECTOR/key[65]_i_3_n_10
    SLICE_X57Y65         LUT6 (Prop_lut6_I4_O)        0.124    12.676 r  UART_COLLECTOR/key[65]_i_1/O
                         net (fo=1, routed)           0.000    12.676    UART_COLLECTOR/key[65]_i_1_n_10
    SLICE_X57Y65         FDRE                                         r  UART_COLLECTOR/key_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=278, routed)         2.631    14.042    UART_COLLECTOR/clk
    SLICE_X57Y65         FDRE                                         r  UART_COLLECTOR/key_reg[65]/C
                         clock pessimism              0.123    14.164    
                         clock uncertainty           -0.035    14.129    
    SLICE_X57Y65         FDRE (Setup_fdre_C_D)        0.029    14.158    UART_COLLECTOR/key_reg[65]
  -------------------------------------------------------------------
                         required time                         14.158    
                         arrival time                         -12.676    
  -------------------------------------------------------------------
                         slack                                  1.482    

Slack (MET) :             1.614ns  (required time - arrival time)
  Source:                 UART_COLLECTOR/a_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_COLLECTOR/key_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.908ns  (logic 1.751ns (22.143%)  route 6.157ns (77.857%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.075ns = ( 14.075 - 10.000 ) 
    Source Clock Delay      (SCD):    4.881ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=278, routed)         3.399     4.881    UART_COLLECTOR/clk
    SLICE_X67Y57         FDRE                                         r  UART_COLLECTOR/a_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y57         FDRE (Prop_fdre_C_Q)         0.456     5.337 f  UART_COLLECTOR/a_data_reg[7]/Q
                         net (fo=2, routed)           0.714     6.051    UART_COLLECTOR/a_data_reg_n_10_[7]
    SLICE_X67Y57         LUT4 (Prop_lut4_I3_O)        0.150     6.201 f  UART_COLLECTOR/state_index[6]_i_14/O
                         net (fo=5, routed)           0.731     6.932    UART_COLLECTOR/state_index[6]_i_14_n_10
    SLICE_X66Y57         LUT6 (Prop_lut6_I0_O)        0.326     7.258 r  UART_COLLECTOR/state_index[6]_i_9/O
                         net (fo=4, routed)           0.692     7.950    UART_COLLECTOR/state_index[6]_i_9_n_10
    SLICE_X66Y57         LUT2 (Prop_lut2_I1_O)        0.124     8.074 r  UART_COLLECTOR/state_index[6]_i_4/O
                         net (fo=19, routed)          1.428     9.502    UART_COLLECTOR/o_hex[0]
    SLICE_X50Y58         LUT5 (Prop_lut5_I2_O)        0.124     9.626 r  UART_COLLECTOR/state_index[6]_i_1/O
                         net (fo=11, routed)          0.499    10.125    UART_COLLECTOR/state_index
    SLICE_X47Y59         LUT3 (Prop_lut3_I1_O)        0.124    10.249 f  UART_COLLECTOR/key[61]_i_2/O
                         net (fo=60, routed)          0.843    11.092    UART_COLLECTOR/key[61]_i_2_n_10
    SLICE_X48Y66         LUT5 (Prop_lut5_I4_O)        0.120    11.212 r  UART_COLLECTOR/key[63]_i_2/O
                         net (fo=3, routed)           1.249    12.461    UART_COLLECTOR/key[63]_i_2_n_10
    SLICE_X65Y73         LUT5 (Prop_lut5_I3_O)        0.327    12.788 r  UART_COLLECTOR/key[63]_i_1/O
                         net (fo=1, routed)           0.000    12.788    UART_COLLECTOR/key[63]_i_1_n_10
    SLICE_X65Y73         FDRE                                         r  UART_COLLECTOR/key_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=278, routed)         2.664    14.075    UART_COLLECTOR/clk
    SLICE_X65Y73         FDRE                                         r  UART_COLLECTOR/key_reg[63]/C
                         clock pessimism              0.332    14.407    
                         clock uncertainty           -0.035    14.371    
    SLICE_X65Y73         FDRE (Setup_fdre_C_D)        0.031    14.402    UART_COLLECTOR/key_reg[63]
  -------------------------------------------------------------------
                         required time                         14.402    
                         arrival time                         -12.788    
  -------------------------------------------------------------------
                         slack                                  1.614    

Slack (MET) :             1.710ns  (required time - arrival time)
  Source:                 UART_COLLECTOR/a_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_COLLECTOR/key_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.913ns  (logic 1.751ns (22.127%)  route 6.162ns (77.873%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.179ns = ( 14.179 - 10.000 ) 
    Source Clock Delay      (SCD):    4.881ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=278, routed)         3.399     4.881    UART_COLLECTOR/clk
    SLICE_X67Y57         FDRE                                         r  UART_COLLECTOR/a_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y57         FDRE (Prop_fdre_C_Q)         0.456     5.337 f  UART_COLLECTOR/a_data_reg[7]/Q
                         net (fo=2, routed)           0.714     6.051    UART_COLLECTOR/a_data_reg_n_10_[7]
    SLICE_X67Y57         LUT4 (Prop_lut4_I3_O)        0.150     6.201 f  UART_COLLECTOR/state_index[6]_i_14/O
                         net (fo=5, routed)           0.731     6.932    UART_COLLECTOR/state_index[6]_i_14_n_10
    SLICE_X66Y57         LUT6 (Prop_lut6_I0_O)        0.326     7.258 r  UART_COLLECTOR/state_index[6]_i_9/O
                         net (fo=4, routed)           0.692     7.950    UART_COLLECTOR/state_index[6]_i_9_n_10
    SLICE_X66Y57         LUT2 (Prop_lut2_I1_O)        0.124     8.074 r  UART_COLLECTOR/state_index[6]_i_4/O
                         net (fo=19, routed)          1.428     9.502    UART_COLLECTOR/o_hex[0]
    SLICE_X50Y58         LUT5 (Prop_lut5_I2_O)        0.124     9.626 r  UART_COLLECTOR/state_index[6]_i_1/O
                         net (fo=11, routed)          0.499    10.125    UART_COLLECTOR/state_index
    SLICE_X47Y59         LUT3 (Prop_lut3_I1_O)        0.124    10.249 f  UART_COLLECTOR/key[61]_i_2/O
                         net (fo=60, routed)          0.843    11.092    UART_COLLECTOR/key[61]_i_2_n_10
    SLICE_X48Y66         LUT5 (Prop_lut5_I4_O)        0.120    11.212 r  UART_COLLECTOR/key[63]_i_2/O
                         net (fo=3, routed)           1.255    12.467    UART_COLLECTOR/key[63]_i_2_n_10
    SLICE_X67Y73         LUT5 (Prop_lut5_I3_O)        0.327    12.794 r  UART_COLLECTOR/key[62]_i_1/O
                         net (fo=1, routed)           0.000    12.794    UART_COLLECTOR/key[62]_i_1_n_10
    SLICE_X67Y73         FDRE                                         r  UART_COLLECTOR/key_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=278, routed)         2.768    14.179    UART_COLLECTOR/clk
    SLICE_X67Y73         FDRE                                         r  UART_COLLECTOR/key_reg[62]/C
                         clock pessimism              0.332    14.511    
                         clock uncertainty           -0.035    14.475    
    SLICE_X67Y73         FDRE (Setup_fdre_C_D)        0.029    14.504    UART_COLLECTOR/key_reg[62]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                         -12.794    
  -------------------------------------------------------------------
                         slack                                  1.710    

Slack (MET) :             1.769ns  (required time - arrival time)
  Source:                 UART_COLLECTOR/a_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_COLLECTOR/key_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.855ns  (logic 1.875ns (23.870%)  route 5.980ns (76.130%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 14.352 - 10.000 ) 
    Source Clock Delay      (SCD):    4.881ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=278, routed)         3.399     4.881    UART_COLLECTOR/clk
    SLICE_X67Y57         FDRE                                         r  UART_COLLECTOR/a_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y57         FDRE (Prop_fdre_C_Q)         0.456     5.337 f  UART_COLLECTOR/a_data_reg[7]/Q
                         net (fo=2, routed)           0.714     6.051    UART_COLLECTOR/a_data_reg_n_10_[7]
    SLICE_X67Y57         LUT4 (Prop_lut4_I3_O)        0.150     6.201 f  UART_COLLECTOR/state_index[6]_i_14/O
                         net (fo=5, routed)           0.731     6.932    UART_COLLECTOR/state_index[6]_i_14_n_10
    SLICE_X66Y57         LUT6 (Prop_lut6_I0_O)        0.326     7.258 r  UART_COLLECTOR/state_index[6]_i_9/O
                         net (fo=4, routed)           0.692     7.950    UART_COLLECTOR/state_index[6]_i_9_n_10
    SLICE_X66Y57         LUT2 (Prop_lut2_I1_O)        0.124     8.074 r  UART_COLLECTOR/state_index[6]_i_4/O
                         net (fo=19, routed)          1.428     9.502    UART_COLLECTOR/o_hex[0]
    SLICE_X50Y58         LUT5 (Prop_lut5_I2_O)        0.124     9.626 r  UART_COLLECTOR/state_index[6]_i_1/O
                         net (fo=11, routed)          0.499    10.125    UART_COLLECTOR/state_index
    SLICE_X47Y59         LUT3 (Prop_lut3_I1_O)        0.124    10.249 f  UART_COLLECTOR/key[61]_i_2/O
                         net (fo=60, routed)          0.843    11.092    UART_COLLECTOR/key[61]_i_2_n_10
    SLICE_X48Y66         LUT5 (Prop_lut5_I4_O)        0.120    11.212 r  UART_COLLECTOR/key[63]_i_2/O
                         net (fo=3, routed)           0.658    11.870    UART_COLLECTOR/key[63]_i_2_n_10
    SLICE_X56Y65         LUT3 (Prop_lut3_I0_O)        0.327    12.197 r  UART_COLLECTOR/key[65]_i_3/O
                         net (fo=2, routed)           0.415    12.612    UART_COLLECTOR/key[65]_i_3_n_10
    SLICE_X57Y66         LUT6 (Prop_lut6_I4_O)        0.124    12.736 r  UART_COLLECTOR/key[64]_i_1/O
                         net (fo=1, routed)           0.000    12.736    UART_COLLECTOR/key[64]_i_1_n_10
    SLICE_X57Y66         FDRE                                         r  UART_COLLECTOR/key_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=278, routed)         2.941    14.352    UART_COLLECTOR/clk
    SLICE_X57Y66         FDRE                                         r  UART_COLLECTOR/key_reg[64]/C
                         clock pessimism              0.157    14.509    
                         clock uncertainty           -0.035    14.473    
    SLICE_X57Y66         FDRE (Setup_fdre_C_D)        0.031    14.504    UART_COLLECTOR/key_reg[64]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                         -12.736    
  -------------------------------------------------------------------
                         slack                                  1.769    

Slack (MET) :             1.847ns  (required time - arrival time)
  Source:                 UART_COLLECTOR/a_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_COLLECTOR/key_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.252ns  (logic 1.428ns (19.692%)  route 5.824ns (80.308%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.829ns = ( 13.829 - 10.000 ) 
    Source Clock Delay      (SCD):    4.881ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=278, routed)         3.399     4.881    UART_COLLECTOR/clk
    SLICE_X67Y57         FDRE                                         r  UART_COLLECTOR/a_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y57         FDRE (Prop_fdre_C_Q)         0.456     5.337 r  UART_COLLECTOR/a_data_reg[7]/Q
                         net (fo=2, routed)           0.714     6.051    UART_COLLECTOR/a_data_reg_n_10_[7]
    SLICE_X67Y57         LUT4 (Prop_lut4_I3_O)        0.150     6.201 r  UART_COLLECTOR/state_index[6]_i_14/O
                         net (fo=5, routed)           0.731     6.932    UART_COLLECTOR/state_index[6]_i_14_n_10
    SLICE_X66Y57         LUT6 (Prop_lut6_I0_O)        0.326     7.258 f  UART_COLLECTOR/state_index[6]_i_9/O
                         net (fo=4, routed)           0.692     7.950    UART_COLLECTOR/state_index[6]_i_9_n_10
    SLICE_X66Y57         LUT2 (Prop_lut2_I1_O)        0.124     8.074 f  UART_COLLECTOR/state_index[6]_i_4/O
                         net (fo=19, routed)          1.428     9.502    UART_COLLECTOR/o_hex[0]
    SLICE_X50Y58         LUT5 (Prop_lut5_I2_O)        0.124     9.626 f  UART_COLLECTOR/state_index[6]_i_1/O
                         net (fo=11, routed)          0.493    10.119    UART_COLLECTOR/state_index
    SLICE_X49Y59         LUT3 (Prop_lut3_I0_O)        0.124    10.243 r  UART_COLLECTOR/key[127]_i_2/O
                         net (fo=61, routed)          1.765    12.008    UART_COLLECTOR/key[127]_i_2_n_10
    SLICE_X68Y73         LUT6 (Prop_lut6_I4_O)        0.124    12.132 r  UART_COLLECTOR/key[126]_i_1/O
                         net (fo=1, routed)           0.000    12.132    UART_COLLECTOR/key[126]_i_1_n_10
    SLICE_X68Y73         FDRE                                         r  UART_COLLECTOR/key_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=278, routed)         2.418    13.829    UART_COLLECTOR/clk
    SLICE_X68Y73         FDRE                                         r  UART_COLLECTOR/key_reg[126]/C
                         clock pessimism              0.157    13.986    
                         clock uncertainty           -0.035    13.950    
    SLICE_X68Y73         FDRE (Setup_fdre_C_D)        0.029    13.979    UART_COLLECTOR/key_reg[126]
  -------------------------------------------------------------------
                         required time                         13.979    
                         arrival time                         -12.132    
  -------------------------------------------------------------------
                         slack                                  1.847    

Slack (MET) :             1.930ns  (required time - arrival time)
  Source:                 UART_COLLECTOR/a_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_COLLECTOR/key_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.230ns  (logic 1.428ns (19.750%)  route 5.802ns (80.250%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.829ns = ( 13.829 - 10.000 ) 
    Source Clock Delay      (SCD):    4.881ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=278, routed)         3.399     4.881    UART_COLLECTOR/clk
    SLICE_X67Y57         FDRE                                         r  UART_COLLECTOR/a_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y57         FDRE (Prop_fdre_C_Q)         0.456     5.337 r  UART_COLLECTOR/a_data_reg[7]/Q
                         net (fo=2, routed)           0.714     6.051    UART_COLLECTOR/a_data_reg_n_10_[7]
    SLICE_X67Y57         LUT4 (Prop_lut4_I3_O)        0.150     6.201 r  UART_COLLECTOR/state_index[6]_i_14/O
                         net (fo=5, routed)           0.731     6.932    UART_COLLECTOR/state_index[6]_i_14_n_10
    SLICE_X66Y57         LUT6 (Prop_lut6_I0_O)        0.326     7.258 f  UART_COLLECTOR/state_index[6]_i_9/O
                         net (fo=4, routed)           0.692     7.950    UART_COLLECTOR/state_index[6]_i_9_n_10
    SLICE_X66Y57         LUT2 (Prop_lut2_I1_O)        0.124     8.074 f  UART_COLLECTOR/state_index[6]_i_4/O
                         net (fo=19, routed)          1.428     9.502    UART_COLLECTOR/o_hex[0]
    SLICE_X50Y58         LUT5 (Prop_lut5_I2_O)        0.124     9.626 f  UART_COLLECTOR/state_index[6]_i_1/O
                         net (fo=11, routed)          0.493    10.119    UART_COLLECTOR/state_index
    SLICE_X49Y59         LUT3 (Prop_lut3_I0_O)        0.124    10.243 r  UART_COLLECTOR/key[127]_i_2/O
                         net (fo=61, routed)          1.744    11.987    UART_COLLECTOR/key[127]_i_2_n_10
    SLICE_X68Y72         LUT6 (Prop_lut6_I4_O)        0.124    12.111 r  UART_COLLECTOR/key[125]_i_1/O
                         net (fo=1, routed)           0.000    12.111    UART_COLLECTOR/key[125]_i_1_n_10
    SLICE_X68Y72         FDRE                                         r  UART_COLLECTOR/key_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=278, routed)         2.417    13.829    UART_COLLECTOR/clk
    SLICE_X68Y72         FDRE                                         r  UART_COLLECTOR/key_reg[125]/C
                         clock pessimism              0.217    14.045    
                         clock uncertainty           -0.035    14.010    
    SLICE_X68Y72         FDRE (Setup_fdre_C_D)        0.031    14.041    UART_COLLECTOR/key_reg[125]
  -------------------------------------------------------------------
                         required time                         14.041    
                         arrival time                         -12.111    
  -------------------------------------------------------------------
                         slack                                  1.930    

Slack (MET) :             1.932ns  (required time - arrival time)
  Source:                 UART_COLLECTOR/a_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_COLLECTOR/key_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.226ns  (logic 1.428ns (19.761%)  route 5.798ns (80.239%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.829ns = ( 13.829 - 10.000 ) 
    Source Clock Delay      (SCD):    4.881ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=278, routed)         3.399     4.881    UART_COLLECTOR/clk
    SLICE_X67Y57         FDRE                                         r  UART_COLLECTOR/a_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y57         FDRE (Prop_fdre_C_Q)         0.456     5.337 r  UART_COLLECTOR/a_data_reg[7]/Q
                         net (fo=2, routed)           0.714     6.051    UART_COLLECTOR/a_data_reg_n_10_[7]
    SLICE_X67Y57         LUT4 (Prop_lut4_I3_O)        0.150     6.201 r  UART_COLLECTOR/state_index[6]_i_14/O
                         net (fo=5, routed)           0.731     6.932    UART_COLLECTOR/state_index[6]_i_14_n_10
    SLICE_X66Y57         LUT6 (Prop_lut6_I0_O)        0.326     7.258 f  UART_COLLECTOR/state_index[6]_i_9/O
                         net (fo=4, routed)           0.692     7.950    UART_COLLECTOR/state_index[6]_i_9_n_10
    SLICE_X66Y57         LUT2 (Prop_lut2_I1_O)        0.124     8.074 f  UART_COLLECTOR/state_index[6]_i_4/O
                         net (fo=19, routed)          1.428     9.502    UART_COLLECTOR/o_hex[0]
    SLICE_X50Y58         LUT5 (Prop_lut5_I2_O)        0.124     9.626 f  UART_COLLECTOR/state_index[6]_i_1/O
                         net (fo=11, routed)          0.493    10.119    UART_COLLECTOR/state_index
    SLICE_X49Y59         LUT3 (Prop_lut3_I0_O)        0.124    10.243 r  UART_COLLECTOR/key[127]_i_2/O
                         net (fo=61, routed)          1.740    11.983    UART_COLLECTOR/key[127]_i_2_n_10
    SLICE_X68Y72         LUT6 (Prop_lut6_I4_O)        0.124    12.107 r  UART_COLLECTOR/key[124]_i_1/O
                         net (fo=1, routed)           0.000    12.107    UART_COLLECTOR/key[124]_i_1_n_10
    SLICE_X68Y72         FDRE                                         r  UART_COLLECTOR/key_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=278, routed)         2.417    13.829    UART_COLLECTOR/clk
    SLICE_X68Y72         FDRE                                         r  UART_COLLECTOR/key_reg[124]/C
                         clock pessimism              0.217    14.045    
                         clock uncertainty           -0.035    14.010    
    SLICE_X68Y72         FDRE (Setup_fdre_C_D)        0.029    14.039    UART_COLLECTOR/key_reg[124]
  -------------------------------------------------------------------
                         required time                         14.039    
                         arrival time                         -12.107    
  -------------------------------------------------------------------
                         slack                                  1.932    

Slack (MET) :             1.954ns  (required time - arrival time)
  Source:                 UART_COLLECTOR/a_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_COLLECTOR/key_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.233ns  (logic 1.428ns (19.743%)  route 5.805ns (80.257%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns = ( 13.866 - 10.000 ) 
    Source Clock Delay      (SCD):    4.881ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=278, routed)         3.399     4.881    UART_COLLECTOR/clk
    SLICE_X67Y57         FDRE                                         r  UART_COLLECTOR/a_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y57         FDRE (Prop_fdre_C_Q)         0.456     5.337 r  UART_COLLECTOR/a_data_reg[7]/Q
                         net (fo=2, routed)           0.714     6.051    UART_COLLECTOR/a_data_reg_n_10_[7]
    SLICE_X67Y57         LUT4 (Prop_lut4_I3_O)        0.150     6.201 r  UART_COLLECTOR/state_index[6]_i_14/O
                         net (fo=5, routed)           0.731     6.932    UART_COLLECTOR/state_index[6]_i_14_n_10
    SLICE_X66Y57         LUT6 (Prop_lut6_I0_O)        0.326     7.258 f  UART_COLLECTOR/state_index[6]_i_9/O
                         net (fo=4, routed)           0.692     7.950    UART_COLLECTOR/state_index[6]_i_9_n_10
    SLICE_X66Y57         LUT2 (Prop_lut2_I1_O)        0.124     8.074 f  UART_COLLECTOR/state_index[6]_i_4/O
                         net (fo=19, routed)          1.428     9.502    UART_COLLECTOR/o_hex[0]
    SLICE_X50Y58         LUT5 (Prop_lut5_I2_O)        0.124     9.626 f  UART_COLLECTOR/state_index[6]_i_1/O
                         net (fo=11, routed)          0.493    10.119    UART_COLLECTOR/state_index
    SLICE_X49Y59         LUT3 (Prop_lut3_I0_O)        0.124    10.243 r  UART_COLLECTOR/key[127]_i_2/O
                         net (fo=61, routed)          1.746    11.990    UART_COLLECTOR/key[127]_i_2_n_10
    SLICE_X66Y71         LUT6 (Prop_lut6_I4_O)        0.124    12.114 r  UART_COLLECTOR/key[122]_i_1/O
                         net (fo=1, routed)           0.000    12.114    UART_COLLECTOR/key[122]_i_1_n_10
    SLICE_X66Y71         FDRE                                         r  UART_COLLECTOR/key_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=278, routed)         2.455    13.866    UART_COLLECTOR/clk
    SLICE_X66Y71         FDRE                                         r  UART_COLLECTOR/key_reg[122]/C
                         clock pessimism              0.157    14.023    
                         clock uncertainty           -0.035    13.987    
    SLICE_X66Y71         FDRE (Setup_fdre_C_D)        0.081    14.068    UART_COLLECTOR/key_reg[122]
  -------------------------------------------------------------------
                         required time                         14.068    
                         arrival time                         -12.114    
  -------------------------------------------------------------------
                         slack                                  1.954    

Slack (MET) :             1.961ns  (required time - arrival time)
  Source:                 UART_COLLECTOR/a_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_COLLECTOR/key_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.410ns  (logic 1.428ns (19.271%)  route 5.982ns (80.729%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.878ns = ( 13.878 - 10.000 ) 
    Source Clock Delay      (SCD):    4.881ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=278, routed)         3.399     4.881    UART_COLLECTOR/clk
    SLICE_X67Y57         FDRE                                         r  UART_COLLECTOR/a_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y57         FDRE (Prop_fdre_C_Q)         0.456     5.337 r  UART_COLLECTOR/a_data_reg[7]/Q
                         net (fo=2, routed)           0.714     6.051    UART_COLLECTOR/a_data_reg_n_10_[7]
    SLICE_X67Y57         LUT4 (Prop_lut4_I3_O)        0.150     6.201 r  UART_COLLECTOR/state_index[6]_i_14/O
                         net (fo=5, routed)           0.731     6.932    UART_COLLECTOR/state_index[6]_i_14_n_10
    SLICE_X66Y57         LUT6 (Prop_lut6_I0_O)        0.326     7.258 f  UART_COLLECTOR/state_index[6]_i_9/O
                         net (fo=4, routed)           0.692     7.950    UART_COLLECTOR/state_index[6]_i_9_n_10
    SLICE_X66Y57         LUT2 (Prop_lut2_I1_O)        0.124     8.074 f  UART_COLLECTOR/state_index[6]_i_4/O
                         net (fo=19, routed)          1.428     9.502    UART_COLLECTOR/o_hex[0]
    SLICE_X50Y58         LUT5 (Prop_lut5_I2_O)        0.124     9.626 f  UART_COLLECTOR/state_index[6]_i_1/O
                         net (fo=11, routed)          0.499    10.125    UART_COLLECTOR/state_index
    SLICE_X47Y59         LUT3 (Prop_lut3_I1_O)        0.124    10.249 r  UART_COLLECTOR/key[61]_i_2/O
                         net (fo=60, routed)          1.918    12.167    UART_COLLECTOR/key[61]_i_2_n_10
    SLICE_X66Y74         LUT6 (Prop_lut6_I4_O)        0.124    12.291 r  UART_COLLECTOR/key[61]_i_1/O
                         net (fo=1, routed)           0.000    12.291    UART_COLLECTOR/key[61]_i_1_n_10
    SLICE_X66Y74         FDRE                                         r  UART_COLLECTOR/key_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=278, routed)         2.467    13.878    UART_COLLECTOR/clk
    SLICE_X66Y74         FDRE                                         r  UART_COLLECTOR/key_reg[61]/C
                         clock pessimism              0.332    14.210    
                         clock uncertainty           -0.035    14.174    
    SLICE_X66Y74         FDRE (Setup_fdre_C_D)        0.077    14.251    UART_COLLECTOR/key_reg[61]
  -------------------------------------------------------------------
                         required time                         14.251    
                         arrival time                         -12.291    
  -------------------------------------------------------------------
                         slack                                  1.961    

Slack (MET) :             1.961ns  (required time - arrival time)
  Source:                 UART_COLLECTOR/a_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_COLLECTOR/key_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.222ns  (logic 1.428ns (19.773%)  route 5.794ns (80.227%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.866ns = ( 13.866 - 10.000 ) 
    Source Clock Delay      (SCD):    4.881ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=278, routed)         3.399     4.881    UART_COLLECTOR/clk
    SLICE_X67Y57         FDRE                                         r  UART_COLLECTOR/a_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y57         FDRE (Prop_fdre_C_Q)         0.456     5.337 r  UART_COLLECTOR/a_data_reg[7]/Q
                         net (fo=2, routed)           0.714     6.051    UART_COLLECTOR/a_data_reg_n_10_[7]
    SLICE_X67Y57         LUT4 (Prop_lut4_I3_O)        0.150     6.201 r  UART_COLLECTOR/state_index[6]_i_14/O
                         net (fo=5, routed)           0.731     6.932    UART_COLLECTOR/state_index[6]_i_14_n_10
    SLICE_X66Y57         LUT6 (Prop_lut6_I0_O)        0.326     7.258 f  UART_COLLECTOR/state_index[6]_i_9/O
                         net (fo=4, routed)           0.692     7.950    UART_COLLECTOR/state_index[6]_i_9_n_10
    SLICE_X66Y57         LUT2 (Prop_lut2_I1_O)        0.124     8.074 f  UART_COLLECTOR/state_index[6]_i_4/O
                         net (fo=19, routed)          1.428     9.502    UART_COLLECTOR/o_hex[0]
    SLICE_X50Y58         LUT5 (Prop_lut5_I2_O)        0.124     9.626 f  UART_COLLECTOR/state_index[6]_i_1/O
                         net (fo=11, routed)          0.493    10.119    UART_COLLECTOR/state_index
    SLICE_X49Y59         LUT3 (Prop_lut3_I0_O)        0.124    10.243 r  UART_COLLECTOR/key[127]_i_2/O
                         net (fo=61, routed)          1.735    11.979    UART_COLLECTOR/key[127]_i_2_n_10
    SLICE_X66Y71         LUT6 (Prop_lut6_I4_O)        0.124    12.103 r  UART_COLLECTOR/key[121]_i_1/O
                         net (fo=1, routed)           0.000    12.103    UART_COLLECTOR/key[121]_i_1_n_10
    SLICE_X66Y71         FDRE                                         r  UART_COLLECTOR/key_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=278, routed)         2.455    13.866    UART_COLLECTOR/clk
    SLICE_X66Y71         FDRE                                         r  UART_COLLECTOR/key_reg[121]/C
                         clock pessimism              0.157    14.023    
                         clock uncertainty           -0.035    13.987    
    SLICE_X66Y71         FDRE (Setup_fdre_C_D)        0.077    14.064    UART_COLLECTOR/key_reg[121]
  -------------------------------------------------------------------
                         required time                         14.064    
                         arrival time                         -12.103    
  -------------------------------------------------------------------
                         slack                                  1.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.206ns (46.226%)  route 0.240ns (53.774%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=278, routed)         1.656     1.906    VGA_CONTROL/VGA_INITIALS/COUNT/clk
    SLICE_X50Y56         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.164     2.070 r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[0]/Q
                         net (fo=7, routed)           0.240     2.310    VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg_n_10_[0]
    SLICE_X49Y56         LUT3 (Prop_lut3_I0_O)        0.042     2.352 r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp[2]_i_1/O
                         net (fo=1, routed)           0.000     2.352    VGA_CONTROL/VGA_INITIALS/COUNT/plusOp[2]
    SLICE_X49Y56         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=278, routed)         1.851     2.289    VGA_CONTROL/VGA_INITIALS/COUNT/clk
    SLICE_X49Y56         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[2]/C
                         clock pessimism             -0.219     2.070    
    SLICE_X49Y56         FDRE (Hold_fdre_C_D)         0.107     2.177    VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.207ns (46.139%)  route 0.242ns (53.861%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=278, routed)         1.656     1.906    VGA_CONTROL/VGA_INITIALS/COUNT/clk
    SLICE_X50Y56         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.164     2.070 r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[0]/Q
                         net (fo=7, routed)           0.242     2.312    VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg_n_10_[0]
    SLICE_X49Y56         LUT5 (Prop_lut5_I1_O)        0.043     2.355 r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp[4]_i_1/O
                         net (fo=1, routed)           0.000     2.355    VGA_CONTROL/VGA_INITIALS/COUNT/plusOp[4]
    SLICE_X49Y56         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=278, routed)         1.851     2.289    VGA_CONTROL/VGA_INITIALS/COUNT/clk
    SLICE_X49Y56         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[4]/C
                         clock pessimism             -0.219     2.070    
    SLICE_X49Y56         FDRE (Hold_fdre_C_D)         0.107     2.177    VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.237ns (39.354%)  route 0.365ns (60.646%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=278, routed)         1.594     1.844    VGA_CONTROL/VGA_INITIALS/COUNT/clk
    SLICE_X49Y56         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE (Prop_fdre_C_Q)         0.141     1.985 r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[5]/Q
                         net (fo=2, routed)           0.154     2.139    VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg_n_10_[5]
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.045     2.184 r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp[9]_i_2/O
                         net (fo=4, routed)           0.212     2.395    VGA_CONTROL/VGA_INITIALS/COUNT/tmp[9]_i_2_n_10
    SLICE_X49Y60         LUT3 (Prop_lut3_I0_O)        0.051     2.446 r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp[7]_i_1/O
                         net (fo=1, routed)           0.000     2.446    VGA_CONTROL/VGA_INITIALS/COUNT/plusOp[7]
    SLICE_X49Y60         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=278, routed)         1.943     2.380    VGA_CONTROL/VGA_INITIALS/COUNT/clk
    SLICE_X49Y60         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[7]/C
                         clock pessimism             -0.219     2.162    
    SLICE_X49Y60         FDRE (Hold_fdre_C_D)         0.107     2.269    VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.269    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.231ns (38.743%)  route 0.365ns (61.257%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=278, routed)         1.594     1.844    VGA_CONTROL/VGA_INITIALS/COUNT/clk
    SLICE_X49Y56         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE (Prop_fdre_C_Q)         0.141     1.985 r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[5]/Q
                         net (fo=2, routed)           0.154     2.139    VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg_n_10_[5]
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.045     2.184 r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp[9]_i_2/O
                         net (fo=4, routed)           0.212     2.395    VGA_CONTROL/VGA_INITIALS/COUNT/tmp[9]_i_2_n_10
    SLICE_X49Y60         LUT2 (Prop_lut2_I0_O)        0.045     2.440 r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp[6]_i_1/O
                         net (fo=1, routed)           0.000     2.440    VGA_CONTROL/VGA_INITIALS/COUNT/plusOp[6]
    SLICE_X49Y60         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=278, routed)         1.943     2.380    VGA_CONTROL/VGA_INITIALS/COUNT/clk
    SLICE_X49Y60         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[6]/C
                         clock pessimism             -0.219     2.162    
    SLICE_X49Y60         FDRE (Hold_fdre_C_D)         0.092     2.254    VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.440    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.209ns (46.585%)  route 0.240ns (53.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=278, routed)         1.656     1.906    VGA_CONTROL/VGA_INITIALS/COUNT/clk
    SLICE_X50Y56         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.164     2.070 r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[0]/Q
                         net (fo=7, routed)           0.240     2.310    VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg_n_10_[0]
    SLICE_X49Y56         LUT2 (Prop_lut2_I0_O)        0.045     2.355 r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp[1]_i_1/O
                         net (fo=1, routed)           0.000     2.355    VGA_CONTROL/VGA_INITIALS/COUNT/plusOp[1]
    SLICE_X49Y56         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=278, routed)         1.851     2.289    VGA_CONTROL/VGA_INITIALS/COUNT/clk
    SLICE_X49Y56         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[1]/C
                         clock pessimism             -0.219     2.070    
    SLICE_X49Y56         FDRE (Hold_fdre_C_D)         0.091     2.161    VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.209ns (46.378%)  route 0.242ns (53.622%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=278, routed)         1.656     1.906    VGA_CONTROL/VGA_INITIALS/COUNT/clk
    SLICE_X50Y56         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.164     2.070 r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[0]/Q
                         net (fo=7, routed)           0.242     2.312    VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg_n_10_[0]
    SLICE_X49Y56         LUT4 (Prop_lut4_I1_O)        0.045     2.357 r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp[3]_i_1/O
                         net (fo=1, routed)           0.000     2.357    VGA_CONTROL/VGA_INITIALS/COUNT/plusOp[3]
    SLICE_X49Y56         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=278, routed)         1.851     2.289    VGA_CONTROL/VGA_INITIALS/COUNT/clk
    SLICE_X49Y56         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[3]/C
                         clock pessimism             -0.219     2.070    
    SLICE_X49Y56         FDRE (Hold_fdre_C_D)         0.092     2.162    VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 ENCIPHERER/FSM_onehot_curr_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENCIPHERER/FSM_onehot_curr_state_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.184%)  route 0.260ns (64.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=278, routed)         1.373     1.622    ENCIPHERER/clk
    SLICE_X61Y83         FDRE                                         r  ENCIPHERER/FSM_onehot_curr_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.141     1.763 r  ENCIPHERER/FSM_onehot_curr_state_reg[9]/Q
                         net (fo=34, routed)          0.260     2.023    ENCIPHERER/FSM_onehot_curr_state_reg_n_10_[9]
    SLICE_X54Y85         FDRE                                         r  ENCIPHERER/FSM_onehot_curr_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=278, routed)         1.530     1.968    ENCIPHERER/clk
    SLICE_X54Y85         FDRE                                         r  ENCIPHERER/FSM_onehot_curr_state_reg[10]/C
                         clock pessimism             -0.236     1.732    
    SLICE_X54Y85         FDRE (Hold_fdre_C_D)         0.085     1.817    ENCIPHERER/FSM_onehot_curr_state_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.209ns (45.148%)  route 0.254ns (54.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=278, routed)         1.656     1.906    VGA_CONTROL/VGA_INITIALS/COUNT/clk
    SLICE_X50Y56         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.164     2.070 r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[0]/Q
                         net (fo=7, routed)           0.254     2.324    VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg_n_10_[0]
    SLICE_X49Y56         LUT6 (Prop_lut6_I2_O)        0.045     2.369 r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp[5]_i_1/O
                         net (fo=1, routed)           0.000     2.369    VGA_CONTROL/VGA_INITIALS/COUNT/plusOp[5]
    SLICE_X49Y56         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=278, routed)         1.851     2.289    VGA_CONTROL/VGA_INITIALS/COUNT/clk
    SLICE_X49Y56         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[5]/C
                         clock pessimism             -0.219     2.070    
    SLICE_X49Y56         FDRE (Hold_fdre_C_D)         0.092     2.162    VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.230ns (35.372%)  route 0.420ns (64.628%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=278, routed)         1.594     1.844    VGA_CONTROL/VGA_INITIALS/COUNT/clk
    SLICE_X49Y56         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE (Prop_fdre_C_Q)         0.141     1.985 r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[5]/Q
                         net (fo=2, routed)           0.154     2.139    VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg_n_10_[5]
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.045     2.184 r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp[9]_i_2/O
                         net (fo=4, routed)           0.267     2.450    VGA_CONTROL/VGA_INITIALS/COUNT/tmp[9]_i_2_n_10
    SLICE_X49Y60         LUT5 (Prop_lut5_I1_O)        0.044     2.494 r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp[9]_i_1/O
                         net (fo=1, routed)           0.000     2.494    VGA_CONTROL/VGA_INITIALS/COUNT/plusOp[9]
    SLICE_X49Y60         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=278, routed)         1.943     2.380    VGA_CONTROL/VGA_INITIALS/COUNT/clk
    SLICE_X49Y60         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[9]/C
                         clock pessimism             -0.219     2.162    
    SLICE_X49Y60         FDRE (Hold_fdre_C_D)         0.107     2.269    VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.269    
                         arrival time                           2.494    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.231ns (35.471%)  route 0.420ns (64.529%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=278, routed)         1.594     1.844    VGA_CONTROL/VGA_INITIALS/COUNT/clk
    SLICE_X49Y56         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE (Prop_fdre_C_Q)         0.141     1.985 r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[5]/Q
                         net (fo=2, routed)           0.154     2.139    VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg_n_10_[5]
    SLICE_X49Y56         LUT6 (Prop_lut6_I0_O)        0.045     2.184 r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp[9]_i_2/O
                         net (fo=4, routed)           0.267     2.450    VGA_CONTROL/VGA_INITIALS/COUNT/tmp[9]_i_2_n_10
    SLICE_X49Y60         LUT4 (Prop_lut4_I1_O)        0.045     2.495 r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp[8]_i_1/O
                         net (fo=1, routed)           0.000     2.495    VGA_CONTROL/VGA_INITIALS/COUNT/plusOp[8]
    SLICE_X49Y60         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=278, routed)         1.943     2.380    VGA_CONTROL/VGA_INITIALS/COUNT/clk
    SLICE_X49Y60         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[8]/C
                         clock pessimism             -0.219     2.162    
    SLICE_X49Y60         FDRE (Hold_fdre_C_D)         0.092     2.254    VGA_CONTROL/VGA_INITIALS/COUNT/tmp_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y72  DECIPHERER/curr_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y71  DECIPHERER/curr_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y84  DECIPHERER/curr_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y72  DECIPHERER/curr_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y72  DECIPHERER/curr_state_reg[3]_rep/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y72  DECIPHERER/curr_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y57  UART_COLLECTOR/data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y59  UART_COLLECTOR/data_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y61  UART_COLLECTOR/data_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y63  UART_COLLECTOR/data_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y84  DECIPHERER/curr_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X66Y71  UART_COLLECTOR/key_reg[121]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X66Y71  UART_COLLECTOR/key_reg[122]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y71  UART_COLLECTOR/key_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y71  UART_COLLECTOR/key_reg[32]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y71  UART_COLLECTOR/key_reg[33]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y67  UART_COLLECTOR/key_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y71  UART_COLLECTOR/key_reg[84]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y67  UART_COLLECTOR/key_reg[92]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y58  UART_COLLECTOR/state_index_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y72  DECIPHERER/curr_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y71  DECIPHERER/curr_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y72  DECIPHERER/curr_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y72  DECIPHERER/curr_state_reg[3]_rep/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y72  DECIPHERER/curr_state_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y57  UART_COLLECTOR/data_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y63  UART_COLLECTOR/data_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y63  UART_COLLECTOR/data_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y65  UART_COLLECTOR/data_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y65  UART_COLLECTOR/data_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk25_clk_wiz_0

Setup :            2  Failing Endpoints,  Worst Slack      -11.690ns,  Total Violation      -23.027ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.434ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.690ns  (required time - arrival time)
  Source:                 UART_COLLECTOR/key_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/INIT_key/R_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.156ns  (clk25_clk_wiz_0 rise@2510.156ns - sys_clk_pin rise@2510.000ns)
  Data Path Delay:        5.568ns  (logic 1.592ns (28.591%)  route 3.976ns (71.409%))
  Logic Levels:           7  (LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -5.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.739ns = ( 2509.417 - 2510.156 ) 
    Source Clock Delay      (SCD):    5.177ns = ( 2515.177 - 2510.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.321ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   2510.000  2510.000 r  
    E3                                                0.000  2510.000 r  clk (IN)
                         net (fo=0)                   0.000  2510.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  2511.482 r  clk_IBUF_inst/O
                         net (fo=278, routed)         3.695  2515.177    UART_COLLECTOR/clk
    SLICE_X44Y70         FDRE                                         r  UART_COLLECTOR/key_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y70         FDRE (Prop_fdre_C_Q)         0.456  2515.633 r  UART_COLLECTOR/key_reg[13]/Q
                         net (fo=17, routed)          0.488  2516.121    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/key[12]
    SLICE_X43Y70         LUT5 (Prop_lut5_I3_O)        0.124  2516.245 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_325__0/O
                         net (fo=1, routed)           0.407  2516.652    VGA_CONTROL/VGA_INITIALS/PROM_key/R_i_53_2
    SLICE_X43Y70         LUT5 (Prop_lut5_I0_O)        0.124  2516.776 r  VGA_CONTROL/VGA_INITIALS/PROM_key/R_i_140/O
                         net (fo=1, routed)           1.009  2517.784    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_20__0_2
    SLICE_X50Y70         LUT6 (Prop_lut6_I5_O)        0.124  2517.908 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_53/O
                         net (fo=1, routed)           0.592  2518.500    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_53_n_10
    SLICE_X51Y70         LUT5 (Prop_lut5_I3_O)        0.124  2518.625 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_20__0/O
                         net (fo=1, routed)           0.860  2519.485    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_20__0_n_10
    SLICE_X57Y71         LUT6 (Prop_lut6_I2_O)        0.124  2519.609 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_6__1/O
                         net (fo=1, routed)           0.000  2519.609    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_6__1_n_10
    SLICE_X57Y71         MUXF7 (Prop_muxf7_I1_O)      0.217  2519.826 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_reg_i_2/O
                         net (fo=1, routed)           0.620  2520.446    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_reg_i_2_n_10
    SLICE_X56Y70         LUT6 (Prop_lut6_I0_O)        0.299  2520.745 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_1__0/O
                         net (fo=1, routed)           0.000  2520.745    VGA_CONTROL/VGA_INITIALS/INIT_key/R_reg_1
    SLICE_X56Y70         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_key/R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                   2510.156  2510.156 r  
    E3                   IBUF                         0.000  2510.156 r  clk_IBUF_inst/O
                         net (fo=278, routed)         1.181  2511.337    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856  2503.481 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634  2505.115    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  2505.207 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.898  2507.105    VGA_CONTROL/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100  2507.205 r  VGA_CONTROL/hc_reg[9]_i_4/O
                         net (fo=1, routed)           0.630  2507.835    VGA_CONTROL_n_13
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2507.926 r  hc_reg_reg[9]_i_2/O
                         net (fo=47, routed)          1.491  2509.418    VGA_CONTROL/VGA_INITIALS/INIT_key/R_reg_0
    SLICE_X56Y70         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_key/R_reg/C
                         clock pessimism              0.000  2509.418    
                         clock uncertainty           -0.442  2508.975    
    SLICE_X56Y70         FDRE (Setup_fdre_C_D)        0.081  2509.056    VGA_CONTROL/VGA_INITIALS/INIT_key/R_reg
  -------------------------------------------------------------------
                         required time                       2509.056    
                         arrival time                       -2520.746    
  -------------------------------------------------------------------
                         slack                                -11.690    

Slack (VIOLATED) :        -11.337ns  (required time - arrival time)
  Source:                 UART_COLLECTOR/data_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/INIT_in/R_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.156ns  (clk25_clk_wiz_0 rise@2510.156ns - sys_clk_pin rise@2510.000ns)
  Data Path Delay:        4.985ns  (logic 1.912ns (38.358%)  route 3.073ns (61.642%))
  Logic Levels:           7  (LUT5=2 LUT6=3 MUXF7=2)
  Clock Path Skew:        -6.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.728ns = ( 2509.428 - 2510.156 ) 
    Source Clock Delay      (SCD):    5.369ns = ( 2515.369 - 2510.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.321ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   2510.000  2510.000 r  
    E3                                                0.000  2510.000 r  clk (IN)
                         net (fo=0)                   0.000  2510.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482  2511.482 r  clk_IBUF_inst/O
                         net (fo=278, routed)         3.888  2515.369    UART_COLLECTOR/clk
    SLICE_X56Y57         FDRE                                         r  UART_COLLECTOR/data_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y57         FDRE (Prop_fdre_C_Q)         0.518  2515.887 r  UART_COLLECTOR/data_reg[32]/Q
                         net (fo=16, routed)          0.698  2516.585    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/encipher_input[32]
    SLICE_X58Y58         LUT5 (Prop_lut5_I4_O)        0.124  2516.709 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_294__1/O
                         net (fo=1, routed)           0.574  2517.283    VGA_CONTROL/VGA_INITIALS/PROM_in/R_reg_i_70_1
    SLICE_X59Y58         LUT5 (Prop_lut5_I0_O)        0.124  2517.407 r  VGA_CONTROL/VGA_INITIALS/PROM_in/R_i_169/O
                         net (fo=1, routed)           0.000  2517.407    VGA_CONTROL/VGA_INITIALS/PROM_in/R_i_169_n_10
    SLICE_X59Y58         MUXF7 (Prop_muxf7_I0_O)      0.212  2517.619 r  VGA_CONTROL/VGA_INITIALS/PROM_in/R_reg_i_70/O
                         net (fo=1, routed)           0.859  2518.478    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/IMG_in[20]
    SLICE_X59Y62         LUT6 (Prop_lut6_I1_O)        0.299  2518.777 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_30/O
                         net (fo=1, routed)           0.000  2518.777    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_30_n_10
    SLICE_X59Y62         MUXF7 (Prop_muxf7_I0_O)      0.212  2518.989 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_reg_i_12/O
                         net (fo=1, routed)           0.793  2519.782    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_reg_i_12_n_10
    SLICE_X61Y62         LUT6 (Prop_lut6_I0_O)        0.299  2520.081 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_4/O
                         net (fo=1, routed)           0.149  2520.230    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_4_n_10
    SLICE_X61Y62         LUT6 (Prop_lut6_I2_O)        0.124  2520.354 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_1/O
                         net (fo=1, routed)           0.000  2520.354    VGA_CONTROL/VGA_INITIALS/INIT_in/R_reg_0
    SLICE_X61Y62         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_in/R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                   2510.156  2510.156 r  
    E3                   IBUF                         0.000  2510.156 r  clk_IBUF_inst/O
                         net (fo=278, routed)         1.181  2511.337    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856  2503.481 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634  2505.115    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  2505.207 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.898  2507.105    VGA_CONTROL/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100  2507.205 r  VGA_CONTROL/hc_reg[9]_i_4/O
                         net (fo=1, routed)           0.630  2507.835    VGA_CONTROL_n_13
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  2507.926 r  hc_reg_reg[9]_i_2/O
                         net (fo=47, routed)          1.502  2509.429    VGA_CONTROL/VGA_INITIALS/INIT_in/red_reg[2]_0
    SLICE_X61Y62         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_in/R_reg/C
                         clock pessimism              0.000  2509.429    
                         clock uncertainty           -0.442  2508.986    
    SLICE_X61Y62         FDRE (Setup_fdre_C_D)        0.031  2509.017    VGA_CONTROL/VGA_INITIALS/INIT_in/R_reg
  -------------------------------------------------------------------
                         required time                       2509.017    
                         arrival time                       -2520.354    
  -------------------------------------------------------------------
                         slack                                -11.337    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.434ns  (arrival time - required time)
  Source:                 UART_COLLECTOR/key_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/INIT_key/R_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.491ns (38.739%)  route 0.776ns (61.261%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.652ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.321ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=278, routed)         1.132     1.381    UART_COLLECTOR/clk
    SLICE_X59Y72         FDRE                                         r  UART_COLLECTOR/key_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.141     1.522 r  UART_COLLECTOR/key_reg[111]/Q
                         net (fo=8, routed)           0.260     1.783    VGA_CONTROL/VGA_INITIALS/PROM_key/key[111]
    SLICE_X58Y72         LUT6 (Prop_lut6_I2_O)        0.045     1.828 r  VGA_CONTROL/VGA_INITIALS/PROM_key/R_i_161/O
                         net (fo=1, routed)           0.122     1.950    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/IMG_key[18]
    SLICE_X58Y72         LUT5 (Prop_lut5_I0_O)        0.045     1.995 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_62/O
                         net (fo=1, routed)           0.126     2.121    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_62_n_10
    SLICE_X61Y71         LUT6 (Prop_lut6_I0_O)        0.045     2.166 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_28__0/O
                         net (fo=1, routed)           0.098     2.264    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_28__0_n_10
    SLICE_X58Y71         LUT6 (Prop_lut6_I3_O)        0.045     2.309 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_13/O
                         net (fo=1, routed)           0.000     2.309    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_13_n_10
    SLICE_X58Y71         MUXF7 (Prop_muxf7_I0_O)      0.062     2.371 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_reg_i_4/O
                         net (fo=1, routed)           0.170     2.541    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_reg_i_4_n_10
    SLICE_X56Y70         LUT6 (Prop_lut6_I2_O)        0.108     2.649 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_1__0/O
                         net (fo=1, routed)           0.000     2.649    VGA_CONTROL/VGA_INITIALS/INIT_key/R_reg_1
    SLICE_X56Y70         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_key/R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=278, routed)         0.481     0.481    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.030    -0.559    VGA_CONTROL/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.503 r  VGA_CONTROL/hc_reg[9]_i_4/O
                         net (fo=1, routed)           0.304    -0.199    VGA_CONTROL_n_13
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hc_reg_reg[9]_i_2/O
                         net (fo=47, routed)          0.822     0.652    VGA_CONTROL/VGA_INITIALS/INIT_key/R_reg_0
    SLICE_X56Y70         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_key/R_reg/C
                         clock pessimism              0.000     0.652    
                         clock uncertainty            0.442     1.094    
    SLICE_X56Y70         FDRE (Hold_fdre_C_D)         0.121     1.215    VGA_CONTROL/VGA_INITIALS/INIT_key/R_reg
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           2.649    
  -------------------------------------------------------------------
                         slack                                  1.434    

Slack (MET) :             1.537ns  (arrival time - required time)
  Source:                 UART_COLLECTOR/data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_CONTROL/VGA_INITIALS/INIT_in/R_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@19.922ns period=39.844ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.389ns (29.158%)  route 0.945ns (70.842%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.661ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.442ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.321ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=278, routed)         1.148     1.398    UART_COLLECTOR/clk
    SLICE_X62Y66         FDRE                                         r  UART_COLLECTOR/data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y66         FDRE (Prop_fdre_C_Q)         0.164     1.562 r  UART_COLLECTOR/data_reg[23]/Q
                         net (fo=7, routed)           0.290     1.851    VGA_CONTROL/VGA_INITIALS/PROM_in/encipher_input[23]
    SLICE_X62Y63         LUT5 (Prop_lut5_I3_O)        0.045     1.896 r  VGA_CONTROL/VGA_INITIALS/PROM_in/R_i_61/O
                         net (fo=1, routed)           0.089     1.985    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/IMG_in[28]
    SLICE_X62Y63         LUT6 (Prop_lut6_I0_O)        0.045     2.030 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_27/O
                         net (fo=1, routed)           0.317     2.347    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_27_n_10
    SLICE_X61Y62         LUT6 (Prop_lut6_I1_O)        0.045     2.392 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_8/O
                         net (fo=1, routed)           0.123     2.515    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_8_n_10
    SLICE_X58Y61         LUT5 (Prop_lut5_I4_O)        0.045     2.560 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_2/O
                         net (fo=1, routed)           0.126     2.687    VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_2_n_10
    SLICE_X61Y62         LUT6 (Prop_lut6_I0_O)        0.045     2.732 r  VGA_CONTROL/VGA_INITIALS/VGA_DRIVER/R_i_1/O
                         net (fo=1, routed)           0.000     2.732    VGA_CONTROL/VGA_INITIALS/INIT_in/R_reg_0
    SLICE_X61Y62         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_in/R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=278, routed)         0.481     0.481    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  VGA_CONTROL/VGA_INITIALS/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.030    -0.559    VGA_CONTROL/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056    -0.503 r  VGA_CONTROL/hc_reg[9]_i_4/O
                         net (fo=1, routed)           0.304    -0.199    VGA_CONTROL_n_13
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hc_reg_reg[9]_i_2/O
                         net (fo=47, routed)          0.831     0.661    VGA_CONTROL/VGA_INITIALS/INIT_in/red_reg[2]_0
    SLICE_X61Y62         FDRE                                         r  VGA_CONTROL/VGA_INITIALS/INIT_in/R_reg/C
                         clock pessimism              0.000     0.661    
                         clock uncertainty            0.442     1.103    
    SLICE_X61Y62         FDRE (Hold_fdre_C_D)         0.092     1.195    VGA_CONTROL/VGA_INITIALS/INIT_in/R_reg
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           2.732    
  -------------------------------------------------------------------
                         slack                                  1.537    





