

================================================================
== Vivado HLS Report for 'kernel'
================================================================
* Date:           Wed Nov 18 13:10:35 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        benchmark.prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|     5.972|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |  868|  4168|  868|  4168|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+------+----------+-----------+-----------+--------+----------+
        |                 |   Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name    | min |  max |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------+-----+------+----------+-----------+-----------+--------+----------+
        |- Loop 1         |  312|   312|        26|          -|          -|      12|    no    |
        | + Loop 1.1      |   24|    24|         3|          -|          -|       8|    no    |
        |- Loop 2         |  336|  3636| 28 ~ 303 |          -|          -|      12|    no    |
        | + Loop 2.1      |    3|    36|         3|          -|          -| 1 ~ 12 |    no    |
        | + Loop 2.2      |   22|   264|        22|          -|          -| 1 ~ 12 |    no    |
        |  ++ Loop 2.2.1  |   20|    20|         5|          -|          -|       4|    no    |
        |- Loop 3         |  216|   216|        18|          -|          -|      12|    no    |
        | + Loop 3.1      |   16|    16|         2|          -|          -|       8|    no    |
        +-----------------+-----+------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|     12|       0|    610|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|      36|     40|    -|
|Memory           |        4|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    352|    -|
|Register         |        -|      -|     440|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|     12|     476|   1002|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      3|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+----------------------+---------+-------+----+----+-----+
    |        Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT| URAM|
    +------------------------+----------------------+---------+-------+----+----+-----+
    |kernel_control_s_axi_U  |kernel_control_s_axi  |        0|      0|  36|  40|    0|
    +------------------------+----------------------+---------+-------+----+----+-----+
    |Total                   |                      |        0|      0|  36|  40|    0|
    +------------------------+----------------------+---------+-------+----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |    Module    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |A_0_V_U  |kernel_A_0_V  |        1|  0|   0|    0|    48|   32|     1|         1536|
    |A_1_V_U  |kernel_A_0_V  |        1|  0|   0|    0|    48|   32|     1|         1536|
    |B_0_V_U  |kernel_A_0_V  |        1|  0|   0|    0|    48|   32|     1|         1536|
    |B_1_V_U  |kernel_A_0_V  |        1|  0|   0|    0|    48|   32|     1|         1536|
    +---------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |              |        4|  0|   0|    0|   192|  128|     4|         6144|
    +---------+--------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |grp_fu_427_p2          |     *    |      3|  0|  20|          32|          32|
    |grp_fu_433_p2          |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_fu_604_p2    |     *    |      3|  0|  20|          32|          32|
    |mul_ln700_fu_715_p2    |     *    |      3|  0|  20|          32|          32|
    |add_ln215_fu_684_p2    |     +    |      0|  0|  15|           7|           7|
    |add_ln30_fu_647_p2     |     +    |      0|  0|  12|           4|           1|
    |add_ln321_1_fu_520_p2  |     +    |      0|  0|  15|           7|           7|
    |add_ln321_2_fu_778_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln321_3_fu_801_p2  |     +    |      0|  0|  15|           7|           7|
    |add_ln321_fu_491_p2    |     +    |      0|  0|  15|           8|           8|
    |add_ln37_fu_594_p2     |     +    |      0|  0|  16|           9|           9|
    |add_ln47_fu_695_p2     |     +    |      0|  0|  12|           4|           2|
    |add_ln51_fu_673_p2     |     +    |      0|  0|  15|           7|           7|
    |add_ln700_1_fu_720_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln700_2_fu_625_p2  |     +    |      0|  0|  16|           9|           9|
    |add_ln700_fu_709_p2    |     +    |      0|  0|  32|          32|          32|
    |i0_1_fu_732_p2         |     +    |      0|  0|  12|           4|           1|
    |i0_fu_445_p2           |     +    |      0|  0|  12|           4|           1|
    |i_fu_538_p2            |     +    |      0|  0|  12|           4|           1|
    |j0_1_fu_481_p2         |     +    |      0|  0|  12|           4|           1|
    |j0_fu_768_p2           |     +    |      0|  0|  12|           4|           1|
    |j2_V_fu_615_p2         |     +    |      0|  0|  12|           4|           1|
    |j_V_fu_584_p2          |     +    |      0|  0|  12|           4|           1|
    |tmp_0_fu_701_p2        |     +    |      0|  0|  39|          32|          32|
    |tmp_1_fu_705_p2        |     +    |      0|  0|  32|          32|          32|
    |sub_ln37_fu_572_p2     |     -    |      0|  0|  16|           9|           9|
    |icmp_ln19_fu_439_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln22_fu_475_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln30_fu_532_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln34_fu_578_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln44_fu_609_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln47_fu_653_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln61_fu_726_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln64_fu_762_p2    |   icmp   |      0|  0|  11|           4|           5|
    |A_int_V_d0             |  select  |      0|  0|  32|           1|          32|
    |B_int_V_d0             |  select  |      0|  0|  32|           1|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |     12|  0| 610|         397|         436|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |A_0_V_address0       |  27|          5|    6|         30|
    |A_1_V_address0       |  27|          5|    6|         30|
    |A_int_V_address0     |  15|          3|    7|         21|
    |B_0_V_address0       |  27|          5|    6|         30|
    |B_1_V_address0       |  27|          5|    6|         30|
    |B_int_V_address0     |  15|          3|    7|         21|
    |C_int_V_address0     |  21|          4|    8|         32|
    |C_int_V_d0           |  15|          3|   32|         96|
    |ap_NS_fsm            |  97|         20|    1|         20|
    |i08_0_reg_405        |   9|          2|    4|          8|
    |i0_0_reg_327         |   9|          2|    4|          8|
    |indvars_iv1_reg_349  |   9|          2|    4|          8|
    |j09_0_reg_416        |   9|          2|    4|          8|
    |j0_0_reg_338         |   9|          2|    4|          8|
    |k_0_0_reg_394        |   9|          2|    4|          8|
    |op2_assign_reg_361   |   9|          2|    4|          8|
    |p_0102_0_reg_372     |   9|          2|    4|          8|
    |p_0229_0_reg_383     |   9|          2|    4|          8|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 352|         71|  115|        382|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |B_0_V_addr_reg_900      |   6|   0|    6|          0|
    |B_1_V_addr_reg_905      |   6|   0|    6|          0|
    |B_int_V_addr_reg_886    |   7|   0|    7|          0|
    |C_int_V_addr_1_reg_955  |   8|   0|    8|          0|
    |C_int_V_addr_reg_937    |   8|   0|    8|          0|
    |add_ln321_1_reg_895     |   7|   0|    7|          0|
    |add_ln321_2_reg_1081    |   8|   0|    8|          0|
    |add_ln47_reg_1005       |   4|   0|    4|          0|
    |alpha_V_reg_845         |  32|   0|   32|          0|
    |ap_CS_fsm               |  19|   0|   19|          0|
    |beta_V_reg_850          |  32|   0|   32|          0|
    |i08_0_reg_405           |   4|   0|    4|          0|
    |i0_0_reg_327            |   4|   0|    4|          0|
    |i0_1_reg_1058           |   4|   0|    4|          0|
    |i0_reg_858              |   4|   0|    4|          0|
    |i_reg_913               |   4|   0|    4|          0|
    |indvars_iv1_reg_349     |   4|   0|    4|          0|
    |j09_0_reg_416           |   4|   0|    4|          0|
    |j0_0_reg_338            |   4|   0|    4|          0|
    |j0_1_reg_876            |   4|   0|    4|          0|
    |j0_reg_1076             |   4|   0|    4|          0|
    |j2_V_reg_950            |   4|   0|    4|          0|
    |j_V_reg_932             |   4|   0|    4|          0|
    |k_0_0_reg_394           |   4|   0|    4|          0|
    |mul_ln209_1_reg_1030    |  32|   0|   32|          0|
    |mul_ln209_2_reg_1040    |  32|   0|   32|          0|
    |mul_ln209_3_reg_1035    |  32|   0|   32|          0|
    |mul_ln209_4_reg_1045    |  32|   0|   32|          0|
    |mul_ln209_reg_942       |  32|   0|   32|          0|
    |mul_ln700_reg_1050      |  32|   0|   32|          0|
    |op2_assign_reg_361      |   4|   0|    4|          0|
    |p_0102_0_reg_372        |   4|   0|    4|          0|
    |p_0229_0_reg_383        |   4|   0|    4|          0|
    |sub_ln37_reg_923        |   7|   0|    9|          2|
    |trunc_ln321_1_reg_1086  |   1|   0|    1|          0|
    |trunc_ln321_reg_891     |   1|   0|    1|          0|
    |zext_ln215_reg_984      |   7|   0|   64|         57|
    |zext_ln22_reg_868       |   4|   0|    7|          3|
    |zext_ln321_5_reg_1063   |   4|   0|    8|          4|
    |zext_ln321_reg_863      |   4|   0|    8|          4|
    |zext_ln37_1_reg_918     |   4|   0|    7|          3|
    |zext_ln47_reg_960       |   4|   0|    7|          3|
    |zext_ln51_1_reg_973     |   7|   0|   64|         57|
    |zext_ln64_reg_1068      |   4|   0|    7|          3|
    +------------------------+----+----+-----+-----------+
    |Total                   | 440|   0|  576|        136|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |  return void |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |  return void |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |  return void |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |  return void |
|ap_clk                 |  in |    1| ap_ctrl_hs |    kernel    | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |    kernel    | return value |
|interrupt              | out |    1| ap_ctrl_hs |    kernel    | return value |
|alpha_int_V_address0   | out |    1|  ap_memory |  alpha_int_V |     array    |
|alpha_int_V_ce0        | out |    1|  ap_memory |  alpha_int_V |     array    |
|alpha_int_V_q0         |  in |   32|  ap_memory |  alpha_int_V |     array    |
|beta_int_V_address0    | out |    1|  ap_memory |  beta_int_V  |     array    |
|beta_int_V_ce0         | out |    1|  ap_memory |  beta_int_V  |     array    |
|beta_int_V_q0          |  in |   32|  ap_memory |  beta_int_V  |     array    |
|C_int_V_address0       | out |    8|  ap_memory |    C_int_V   |     array    |
|C_int_V_ce0            | out |    1|  ap_memory |    C_int_V   |     array    |
|C_int_V_we0            | out |    1|  ap_memory |    C_int_V   |     array    |
|C_int_V_d0             | out |   32|  ap_memory |    C_int_V   |     array    |
|C_int_V_q0             |  in |   32|  ap_memory |    C_int_V   |     array    |
|A_int_V_address0       | out |    7|  ap_memory |    A_int_V   |     array    |
|A_int_V_ce0            | out |    1|  ap_memory |    A_int_V   |     array    |
|A_int_V_we0            | out |    1|  ap_memory |    A_int_V   |     array    |
|A_int_V_d0             | out |   32|  ap_memory |    A_int_V   |     array    |
|A_int_V_q0             |  in |   32|  ap_memory |    A_int_V   |     array    |
|B_int_V_address0       | out |    7|  ap_memory |    B_int_V   |     array    |
|B_int_V_ce0            | out |    1|  ap_memory |    B_int_V   |     array    |
|B_int_V_we0            | out |    1|  ap_memory |    B_int_V   |     array    |
|B_int_V_d0             | out |   32|  ap_memory |    B_int_V   |     array    |
|B_int_V_q0             |  in |   32|  ap_memory |    B_int_V   |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

