Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.2.0.3.0

Tue Sep  2 22:06:11 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt dual_sevenseg_top.twr dual_sevenseg_top.udb -gui -msgset C:/Users/sojayaweera/E155/lab2/dual_sevenseg/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 0%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
reset                                   |                     input
i1[0]                                   |                     input
i1[1]                                   |                     input
i1[2]                                   |                     input
i1[3]                                   |                     input
i0[0]                                   |                     input
i0[1]                                   |                     input
i0[2]                                   |                     input
i0[3]                                   |                     input
sum[0]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        28
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
i1285_3_lut_4_lut/D	->	i1285_3_lut_4_lut/Z

++++ Loop2
i1277_3_lut_4_lut/D	->	i1277_3_lut_4_lut/Z

++++ Loop3
i1293_3_lut_4_lut/D	->	i1293_3_lut_4_lut/Z

++++ Loop4
i1317_3_lut_4_lut/D	->	i1317_3_lut_4_lut/Z

++++ Loop5
i1289_3_lut_4_lut/D	->	i1289_3_lut_4_lut/Z

++++ Loop6
i1313_3_lut_4_lut/D	->	i1313_3_lut_4_lut/Z

++++ Loop7
i1273_3_lut_4_lut/D	->	i1273_3_lut_4_lut/Z

++++ Loop8
i1297_3_lut_4_lut/D	->	i1297_3_lut_4_lut/Z

++++ Loop9
i1301_3_lut_4_lut/D	->	i1301_3_lut_4_lut/Z

++++ Loop10
i1309_3_lut_4_lut/D	->	i1309_3_lut_4_lut/Z

++++ Loop11
i1269_3_lut_4_lut/D	->	i1269_3_lut_4_lut/Z

++++ Loop12
i1263_3_lut_4_lut/D	->	i1263_3_lut_4_lut/Z

++++ Loop13
i1267_3_lut/C	->	i1267_3_lut/Z

++++ Loop14
i1305_3_lut_4_lut_4_lut/C	->	i1305_3_lut_4_lut_4_lut/Z

++++ Loop15
i1281_3_lut_4_lut_4_lut/C	->	i1281_3_lut_4_lut_4_lut/Z

++++ Loop16
add_31_add_5_1/S1	->	i1505_2_lut/Z

++++ Loop17
add_31_add_5_3/B1	->	add_31_add_5_3/S1

++++ Loop18
add_31_add_5_5/B1	->	add_31_add_5_5/S1

++++ Loop19
i1530_2_lut/Z	->	add_31_add_5_7/S1

++++ Loop20
add_31_add_5_7/B0	->	add_31_add_5_7/S0

++++ Loop21
add_31_add_5_5/B0	->	add_31_add_5_5/S0

++++ Loop22
add_31_add_5_3/B0	->	add_31_add_5_3/S0

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.2  Endpoint slacks
=======================
--------------------------------------------------
There is no end point satisfying reporting criteria

Total Negative Slack: 0


2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
--------------------------------------------------
There is no end point satisfying reporting criteria

Total Negative Slack: 0


3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


##########################################################



