ENOMEM	,	V_30
data	,	V_14
ipu_dmfc_priv	,	V_3
ipu_dmfc_get	,	F_10
ipu_dmfc_exit	,	F_17
IPUV3_CHANNEL_MEM_DC_SYNC	,	V_34
ipu_dmfc_disable_channel	,	F_5
dev	,	V_26
u32	,	T_1
priv	,	V_4
eot_shift	,	V_16
DMFC_NUM_CHANNELS	,	V_21
dmfcdata	,	V_22
ipu_channel	,	V_18
clk	,	V_27
dmfc	,	V_2
ipu	,	V_7
IPUV3_CHANNEL_MEM_BG_SYNC	,	V_32
ipu_dmfc_enable_channel	,	F_1
slots	,	V_13
channels	,	V_23
ipu_dmfc_config_wait4eot	,	F_7
ipu_dmfc_init	,	F_13
PAGE_SIZE	,	V_31
ipu_clk	,	V_28
GFP_KERNEL	,	V_29
device	,	V_25
devm_kzalloc	,	F_14
ENODEV	,	V_24
mutex	,	V_5
ipu_module_disable	,	F_6
dmfc_gen1	,	V_10
mutex_init	,	F_16
ipu_dmfc_put	,	F_12
use_count	,	V_6
mutex_unlock	,	F_4
DMFC_DP_CHAN_DEF	,	V_38
IPUV3_CHANNEL_MEM_FG_SYNC	,	V_33
dmfc_channel	,	V_1
IPU_CONF_DMFC_EN	,	V_8
ipu_soc	,	V_17
max_fifo_lines	,	V_15
ipu_module_enable	,	F_3
DMFC_DP_CHAN	,	V_36
readl	,	F_8
writel	,	F_9
devm_ioremap	,	F_15
i	,	V_20
DMFC_WR_CHAN	,	V_35
DMFC_GENERAL1	,	V_12
DMFC_WR_CHAN_DEF	,	V_37
mutex_lock	,	F_2
width	,	V_9
dmfc_priv	,	V_19
base	,	V_11
ERR_PTR	,	F_11
