Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Apr 11 17:20:02 2023
| Host         : LAPTOP-KCVDV3HC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file board_demo_timing_summary_routed.rpt -pb board_demo_timing_summary_routed.pb -rpx board_demo_timing_summary_routed.rpx -warn_on_violation
| Design       : board_demo
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (74)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (158)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (74)
-------------------------
 There are 31 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: counter/timing_reg[19]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (158)
--------------------------------------------------
 There are 158 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  169          inf        0.000                      0                  169           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           169 Endpoints
Min Delay           169 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            counter/counter_4b_2/FSM_onehot_out_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.935ns  (logic 1.577ns (26.570%)  route 4.358ns (73.430%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  enable_IBUF_inst/O
                         net (fo=15, routed)          3.676     5.129    counter/counter_4b_1/enable_IBUF
    SLICE_X60Y20         LUT3 (Prop_lut3_I2_O)        0.124     5.253 r  counter/counter_4b_1/FSM_onehot_out[9]_i_1__1/O
                         net (fo=11, routed)          0.682     5.935    counter/counter_4b_2/E[0]
    SLICE_X61Y22         FDRE                                         r  counter/counter_4b_2/FSM_onehot_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            counter/counter_4b_2/FSM_onehot_out_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.935ns  (logic 1.577ns (26.570%)  route 4.358ns (73.430%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  enable_IBUF_inst/O
                         net (fo=15, routed)          3.676     5.129    counter/counter_4b_1/enable_IBUF
    SLICE_X60Y20         LUT3 (Prop_lut3_I2_O)        0.124     5.253 r  counter/counter_4b_1/FSM_onehot_out[9]_i_1__1/O
                         net (fo=11, routed)          0.682     5.935    counter/counter_4b_2/E[0]
    SLICE_X61Y22         FDRE                                         r  counter/counter_4b_2/FSM_onehot_out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            counter/counter_4b_2/FSM_onehot_out_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.935ns  (logic 1.577ns (26.570%)  route 4.358ns (73.430%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  enable_IBUF_inst/O
                         net (fo=15, routed)          3.676     5.129    counter/counter_4b_1/enable_IBUF
    SLICE_X60Y20         LUT3 (Prop_lut3_I2_O)        0.124     5.253 r  counter/counter_4b_1/FSM_onehot_out[9]_i_1__1/O
                         net (fo=11, routed)          0.682     5.935    counter/counter_4b_2/E[0]
    SLICE_X61Y22         FDRE                                         r  counter/counter_4b_2/FSM_onehot_out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            counter/counter_4b_2/FSM_onehot_out_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.935ns  (logic 1.577ns (26.570%)  route 4.358ns (73.430%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  enable_IBUF_inst/O
                         net (fo=15, routed)          3.676     5.129    counter/counter_4b_1/enable_IBUF
    SLICE_X60Y20         LUT3 (Prop_lut3_I2_O)        0.124     5.253 r  counter/counter_4b_1/FSM_onehot_out[9]_i_1__1/O
                         net (fo=11, routed)          0.682     5.935    counter/counter_4b_2/E[0]
    SLICE_X61Y22         FDRE                                         r  counter/counter_4b_2/FSM_onehot_out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            counter/counter_4b_2/FSM_onehot_out_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.894ns  (logic 1.577ns (26.753%)  route 4.317ns (73.247%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  enable_IBUF_inst/O
                         net (fo=15, routed)          3.676     5.129    counter/counter_4b_1/enable_IBUF
    SLICE_X60Y20         LUT3 (Prop_lut3_I2_O)        0.124     5.253 r  counter/counter_4b_1/FSM_onehot_out[9]_i_1__1/O
                         net (fo=11, routed)          0.641     5.894    counter/counter_4b_2/E[0]
    SLICE_X61Y23         FDSE                                         r  counter/counter_4b_2/FSM_onehot_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            counter/counter_4b_2/FSM_onehot_out_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.894ns  (logic 1.577ns (26.753%)  route 4.317ns (73.247%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  enable_IBUF_inst/O
                         net (fo=15, routed)          3.676     5.129    counter/counter_4b_1/enable_IBUF
    SLICE_X60Y20         LUT3 (Prop_lut3_I2_O)        0.124     5.253 r  counter/counter_4b_1/FSM_onehot_out[9]_i_1__1/O
                         net (fo=11, routed)          0.641     5.894    counter/counter_4b_2/E[0]
    SLICE_X61Y23         FDRE                                         r  counter/counter_4b_2/FSM_onehot_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            counter/counter_4b_2/FSM_onehot_out_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.894ns  (logic 1.577ns (26.753%)  route 4.317ns (73.247%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  enable_IBUF_inst/O
                         net (fo=15, routed)          3.676     5.129    counter/counter_4b_1/enable_IBUF
    SLICE_X60Y20         LUT3 (Prop_lut3_I2_O)        0.124     5.253 r  counter/counter_4b_1/FSM_onehot_out[9]_i_1__1/O
                         net (fo=11, routed)          0.641     5.894    counter/counter_4b_2/E[0]
    SLICE_X60Y23         FDRE                                         r  counter/counter_4b_2/FSM_onehot_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            counter/counter_4b_2/FSM_onehot_out_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.894ns  (logic 1.577ns (26.753%)  route 4.317ns (73.247%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  enable_IBUF_inst/O
                         net (fo=15, routed)          3.676     5.129    counter/counter_4b_1/enable_IBUF
    SLICE_X60Y20         LUT3 (Prop_lut3_I2_O)        0.124     5.253 r  counter/counter_4b_1/FSM_onehot_out[9]_i_1__1/O
                         net (fo=11, routed)          0.641     5.894    counter/counter_4b_2/E[0]
    SLICE_X60Y23         FDRE                                         r  counter/counter_4b_2/FSM_onehot_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            counter/counter_4b_2/FSM_onehot_out_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.894ns  (logic 1.577ns (26.753%)  route 4.317ns (73.247%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  enable_IBUF_inst/O
                         net (fo=15, routed)          3.676     5.129    counter/counter_4b_1/enable_IBUF
    SLICE_X60Y20         LUT3 (Prop_lut3_I2_O)        0.124     5.253 r  counter/counter_4b_1/FSM_onehot_out[9]_i_1__1/O
                         net (fo=11, routed)          0.641     5.894    counter/counter_4b_2/E[0]
    SLICE_X60Y23         FDRE                                         r  counter/counter_4b_2/FSM_onehot_out_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            counter/counter_4b_2/FSM_onehot_out_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.894ns  (logic 1.577ns (26.753%)  route 4.317ns (73.247%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  enable_IBUF_inst/O
                         net (fo=15, routed)          3.676     5.129    counter/counter_4b_1/enable_IBUF
    SLICE_X60Y20         LUT3 (Prop_lut3_I2_O)        0.124     5.253 r  counter/counter_4b_1/FSM_onehot_out[9]_i_1__1/O
                         net (fo=11, routed)          0.641     5.894    counter/counter_4b_2/E[0]
    SLICE_X60Y23         FDRE                                         r  counter/counter_4b_2/FSM_onehot_out_reg[9]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter/counter_4b_1/FSM_onehot_out_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter/counter_4b_1/FSM_onehot_out_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.148ns (54.646%)  route 0.123ns (45.354%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE                         0.000     0.000 r  counter/counter_4b_1/FSM_onehot_out_reg[8]/C
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  counter/counter_4b_1/FSM_onehot_out_reg[8]/Q
                         net (fo=9, routed)           0.123     0.271    counter/counter_4b_1/FSM_onehot_out_reg_n_0_[8]
    SLICE_X61Y19         FDRE                                         r  counter/counter_4b_1/FSM_onehot_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/counter_4b_0/FSM_onehot_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter/counter_4b_0/FSM_onehot_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.141ns (48.475%)  route 0.150ns (51.525%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE                         0.000     0.000 r  counter/counter_4b_0/FSM_onehot_out_reg[4]/C
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter/counter_4b_0/FSM_onehot_out_reg[4]/Q
                         net (fo=4, routed)           0.150     0.291    counter/counter_4b_0/FSM_onehot_out_reg_n_0_[4]
    SLICE_X58Y19         FDRE                                         r  counter/counter_4b_0/FSM_onehot_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/counter_4b_0/FSM_onehot_out_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter/counter_4b_0/FSM_onehot_out_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.128ns (43.516%)  route 0.166ns (56.484%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE                         0.000     0.000 r  counter/counter_4b_0/FSM_onehot_out_reg[8]/C
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  counter/counter_4b_0/FSM_onehot_out_reg[8]/Q
                         net (fo=9, routed)           0.166     0.294    counter/counter_4b_0/FSM_onehot_out_reg_n_0_[8]
    SLICE_X59Y20         FDRE                                         r  counter/counter_4b_0/FSM_onehot_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/counter_4b_0/FSM_onehot_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter/counter_4b_0/FSM_onehot_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.141ns (47.367%)  route 0.157ns (52.633%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE                         0.000     0.000 r  counter/counter_4b_0/FSM_onehot_out_reg[3]/C
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter/counter_4b_0/FSM_onehot_out_reg[3]/Q
                         net (fo=4, routed)           0.157     0.298    counter/counter_4b_0/FSM_onehot_out_reg_n_0_[3]
    SLICE_X58Y19         FDRE                                         r  counter/counter_4b_0/FSM_onehot_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/counter_4b_3/FSM_onehot_out_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            counter/counter_4b_3/FSM_onehot_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.141ns (47.141%)  route 0.158ns (52.859%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDSE                         0.000     0.000 r  counter/counter_4b_3/FSM_onehot_out_reg[0]/C
    SLICE_X61Y21         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  counter/counter_4b_3/FSM_onehot_out_reg[0]/Q
                         net (fo=1, routed)           0.158     0.299    counter/counter_4b_3/FSM_onehot_out_reg_n_0_[0]
    SLICE_X61Y21         FDRE                                         r  counter/counter_4b_3/FSM_onehot_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/counter_4b_3/FSM_onehot_out_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter/counter_4b_3/FSM_onehot_out_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.128ns (42.349%)  route 0.174ns (57.651%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE                         0.000     0.000 r  counter/counter_4b_3/FSM_onehot_out_reg[8]/C
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  counter/counter_4b_3/FSM_onehot_out_reg[8]/Q
                         net (fo=8, routed)           0.174     0.302    counter/counter_4b_3/FSM_onehot_out_reg_n_0_[8]
    SLICE_X60Y21         FDRE                                         r  counter/counter_4b_3/FSM_onehot_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/counter_4b_1/FSM_onehot_out_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter/counter_4b_1/FSM_onehot_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.415%)  route 0.169ns (54.585%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE                         0.000     0.000 r  counter/counter_4b_1/FSM_onehot_out_reg[9]/C
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter/counter_4b_1/FSM_onehot_out_reg[9]/Q
                         net (fo=9, routed)           0.169     0.310    counter/counter_4b_1/FSM_onehot_out_reg_n_0_[9]
    SLICE_X61Y19         FDSE                                         r  counter/counter_4b_1/FSM_onehot_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/counter_4b_3/FSM_onehot_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter/counter_4b_3/FSM_onehot_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.141ns (44.891%)  route 0.173ns (55.109%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE                         0.000     0.000 r  counter/counter_4b_3/FSM_onehot_out_reg[3]/C
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter/counter_4b_3/FSM_onehot_out_reg[3]/Q
                         net (fo=5, routed)           0.173     0.314    counter/counter_4b_3/FSM_onehot_out_reg_n_0_[3]
    SLICE_X61Y21         FDRE                                         r  counter/counter_4b_3/FSM_onehot_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/counter_4b_1/FSM_onehot_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter/counter_4b_1/FSM_onehot_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.164ns (51.683%)  route 0.153ns (48.317%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE                         0.000     0.000 r  counter/counter_4b_1/FSM_onehot_out_reg[6]/C
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  counter/counter_4b_1/FSM_onehot_out_reg[6]/Q
                         net (fo=5, routed)           0.153     0.317    counter/counter_4b_1/FSM_onehot_out_reg_n_0_[6]
    SLICE_X60Y19         FDRE                                         r  counter/counter_4b_1/FSM_onehot_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/counter_4b_1/FSM_onehot_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter/counter_4b_1/FSM_onehot_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.141ns (44.408%)  route 0.177ns (55.592%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE                         0.000     0.000 r  counter/counter_4b_1/FSM_onehot_out_reg[2]/C
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter/counter_4b_1/FSM_onehot_out_reg[2]/Q
                         net (fo=4, routed)           0.177     0.318    counter/counter_4b_1/FSM_onehot_out_reg_n_0_[2]
    SLICE_X60Y19         FDRE                                         r  counter/counter_4b_1/FSM_onehot_out_reg[3]/D
  -------------------------------------------------------------------    -------------------





