#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Wed Nov 21 12:37:48 2018
# Process ID: 8700
# Current directory: E:/VLSI/Projet/Segmentation seule/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_Filtrage_0_0_synth_1
# Command line: vivado.exe -log HDMI_bd_Filtrage_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source HDMI_bd_Filtrage_0_0.tcl
# Log file: E:/VLSI/Projet/Segmentation seule/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_Filtrage_0_0_synth_1/HDMI_bd_Filtrage_0_0.vds
# Journal file: E:/VLSI/Projet/Segmentation seule/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_Filtrage_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source HDMI_bd_Filtrage_0_0.tcl -notrace
Command: synth_design -top HDMI_bd_Filtrage_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7312 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 390.945 ; gain = 101.090
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_Filtrage_0_0' [e:/VLSI/Projet/Segmentation seule/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_Filtrage_0_0/synth/HDMI_bd_Filtrage_0_0.vhd:66]
INFO: [Synth 8-3491] module 'Filtrage' declared at 'E:/VLSI/Projet/Segmentation seule/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/Filtrage.vhd:34' bound to instance 'U0' of component 'Filtrage' [e:/VLSI/Projet/Segmentation seule/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_Filtrage_0_0/synth/HDMI_bd_Filtrage_0_0.vhd:93]
INFO: [Synth 8-638] synthesizing module 'Filtrage' [E:/VLSI/Projet/Segmentation seule/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/Filtrage.vhd:42]
INFO: [Synth 8-638] synthesizing module 'RGB_to_Y' [E:/VLSI/Projet/Segmentation seule/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/imports/sources_1/new/RGB_to_Y.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Right_shift_8bits' [E:/VLSI/Projet/Segmentation seule/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/imports/sources_1/new/Right_shift_8bits.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Right_shift_8bits' (1#1) [E:/VLSI/Projet/Segmentation seule/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/imports/sources_1/new/Right_shift_8bits.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'RGB_to_Y' (2#1) [E:/VLSI/Projet/Segmentation seule/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/imports/sources_1/new/RGB_to_Y.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Derivee_horizontale_3x1' [E:/VLSI/Projet/Segmentation seule/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/imports/sources_1/new/Derivee_3_1_horizontale.vhd:44]
INFO: [Synth 8-638] synthesizing module 'rdc_8bits_parallele' [E:/VLSI/Projet/Segmentation seule/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/imports/sources_1/new/rdc_8bits_parallele.vhd:42]
INFO: [Synth 8-638] synthesizing module 'rdc_1bit' [E:/VLSI/Projet/Segmentation seule/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/rdc_1bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'rdc_1bit' (3#1) [E:/VLSI/Projet/Segmentation seule/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/rdc_1bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'rdc_8bits_parallele' (4#1) [E:/VLSI/Projet/Segmentation seule/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/imports/sources_1/new/rdc_8bits_parallele.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Derivee_horizontale_3x1' (5#1) [E:/VLSI/Projet/Segmentation seule/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/imports/sources_1/new/Derivee_3_1_horizontale.vhd:44]
INFO: [Synth 8-638] synthesizing module 'Moyenneur_3x1' [E:/VLSI/Projet/Segmentation seule/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/Moyenneur_3x1.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Moyenneur_3x1' (6#1) [E:/VLSI/Projet/Segmentation seule/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/Moyenneur_3x1.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Seuillage' [E:/VLSI/Projet/Segmentation seule/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/Seuillage.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Seuillage' (7#1) [E:/VLSI/Projet/Segmentation seule/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/Seuillage.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Filtrage' (8#1) [E:/VLSI/Projet/Segmentation seule/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/Filtrage.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'HDMI_bd_Filtrage_0_0' (9#1) [e:/VLSI/Projet/Segmentation seule/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_Filtrage_0_0/synth/HDMI_bd_Filtrage_0_0.vhd:66]
WARNING: [Synth 8-3331] design Right_shift_8bits has unconnected port INPUT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 446.141 ; gain = 156.285
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 446.141 ; gain = 156.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 446.141 ; gain = 156.285
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 782.141 ; gain = 1.484
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 782.141 ; gain = 492.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 782.141 ; gain = 492.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 782.141 ; gain = 492.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 782.141 ; gain = 492.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RGB_to_Y 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
Module rdc_1bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Derivee_horizontale_3x1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
Module Moyenneur_3x1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design HDMI_bd_Filtrage_0_0 has unconnected port RGBin[17]
WARNING: [Synth 8-3331] design HDMI_bd_Filtrage_0_0 has unconnected port RGBin[16]
WARNING: [Synth 8-3331] design HDMI_bd_Filtrage_0_0 has unconnected port RGBin[9]
WARNING: [Synth 8-3331] design HDMI_bd_Filtrage_0_0 has unconnected port RGBin[8]
WARNING: [Synth 8-3331] design HDMI_bd_Filtrage_0_0 has unconnected port RGBin[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Derivee/RDC8_1/registre1Bit_8/Q_reg )
INFO: [Synth 8-3886] merging instance 'U0/Derivee/RDC8_2/registre1Bit_8/Q_reg' (FDCE) to 'U0/Derivee/RDC8_1/registre1Bit_8/Q_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/Derivee/RDC8_1/registre1Bit_8/Q_reg )
INFO: [Synth 8-3332] Sequential element (U0/Derivee/RDC8_1/registre1Bit_8/Q_reg) is unused and will be removed from module HDMI_bd_Filtrage_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 782.141 ; gain = 492.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 794.191 ; gain = 504.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 794.266 ; gain = 504.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 794.477 ; gain = 504.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 795.668 ; gain = 505.813
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 795.668 ; gain = 505.813
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 795.668 ; gain = 505.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 795.668 ; gain = 505.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 795.668 ; gain = 505.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 795.668 ; gain = 505.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     7|
|2     |LUT2   |     8|
|3     |LUT3   |    13|
|4     |LUT4   |    13|
|5     |LUT5   |     2|
|6     |FDCE   |    30|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+------------------------+------+
|      |Instance               |Module                  |Cells |
+------+-----------------------+------------------------+------+
|1     |top                    |                        |    73|
|2     |  U0                   |Filtrage                |    73|
|3     |    Derivee            |Derivee_horizontale_3x1 |    21|
|4     |      RDC8_1           |rdc_8bits_parallele_16  |    14|
|5     |        registre1Bit_1 |rdc_1bit_25             |     1|
|6     |        registre1Bit_2 |rdc_1bit_26             |     1|
|7     |        registre1Bit_3 |rdc_1bit_27             |     8|
|8     |        registre1Bit_4 |rdc_1bit_28             |     1|
|9     |        registre1Bit_5 |rdc_1bit_29             |     1|
|10    |        registre1Bit_6 |rdc_1bit_30             |     1|
|11    |        registre1Bit_7 |rdc_1bit_31             |     1|
|12    |      RDC8_2           |rdc_8bits_parallele_17  |     7|
|13    |        registre1Bit_1 |rdc_1bit_18             |     1|
|14    |        registre1Bit_2 |rdc_1bit_19             |     1|
|15    |        registre1Bit_3 |rdc_1bit_20             |     1|
|16    |        registre1Bit_4 |rdc_1bit_21             |     1|
|17    |        registre1Bit_5 |rdc_1bit_22             |     1|
|18    |        registre1Bit_6 |rdc_1bit_23             |     1|
|19    |        registre1Bit_7 |rdc_1bit_24             |     1|
|20    |    Moyenneur          |Moyenneur_3x1           |    41|
|21    |      RDC8_1           |rdc_8bits_parallele     |    15|
|22    |        registre1Bit_1 |rdc_1bit_8              |     1|
|23    |        registre1Bit_2 |rdc_1bit_9              |     2|
|24    |        registre1Bit_3 |rdc_1bit_10             |     1|
|25    |        registre1Bit_4 |rdc_1bit_11             |     1|
|26    |        registre1Bit_5 |rdc_1bit_12             |     1|
|27    |        registre1Bit_6 |rdc_1bit_13             |     1|
|28    |        registre1Bit_7 |rdc_1bit_14             |     2|
|29    |        registre1Bit_8 |rdc_1bit_15             |     6|
|30    |      RDC8_2           |rdc_8bits_parallele_0   |    23|
|31    |        registre1Bit_1 |rdc_1bit                |     2|
|32    |        registre1Bit_2 |rdc_1bit_1              |     2|
|33    |        registre1Bit_3 |rdc_1bit_2              |     3|
|34    |        registre1Bit_4 |rdc_1bit_3              |     3|
|35    |        registre1Bit_5 |rdc_1bit_4              |     3|
|36    |        registre1Bit_6 |rdc_1bit_5              |     3|
|37    |        registre1Bit_7 |rdc_1bit_6              |     6|
|38    |        registre1Bit_8 |rdc_1bit_7              |     1|
|39    |    RGB_to_Y           |RGB_to_Y                |    11|
+------+-----------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 795.668 ; gain = 505.813
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 795.668 ; gain = 169.813
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 795.668 ; gain = 505.813
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 822.238 ; gain = 545.578
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/VLSI/Projet/Segmentation seule/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_Filtrage_0_0_synth_1/HDMI_bd_Filtrage_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 38 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/VLSI/Projet/Segmentation seule/ZYBO_HDMI_MGA/project_1/project_1.runs/HDMI_bd_Filtrage_0_0_synth_1/HDMI_bd_Filtrage_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file HDMI_bd_Filtrage_0_0_utilization_synth.rpt -pb HDMI_bd_Filtrage_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 822.238 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Nov 21 12:38:29 2018...
