; BTOR description generated by Yosys 0.51+101 (git sha1 0c335eeea, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3) for module main.
1 sort bitvec 1
2 input 1 clk ; counter.sv:3.11-3.14
3 input 1 rstn ; counter.sv:4.11-4.15
4 sort bitvec 2
5 const 4 00
6 state 4 counter
7 init 4 6 5
8 redor 1 6
9 not 1 8
10 state 4 previous
11 init 4 10 5
12 ugte 1 6 10
13 or 1 9 12
14 const 1 1
15 not 1 13
16 and 1 14 15
17 bad 16 prop_proven ; counter.sv:17.5-17.71
18 not 1 12
19 and 1 14 18
20 bad 19 prop_cex ; counter.sv:18.5-18.52
21 uext 4 14 1
22 add 4 6 21
23 ite 4 3 22 5
24 next 4 6 23
25 ite 4 3 6 5
26 next 4 10 25
; end of yosys output
