




module memory(clock, index_a, index_b, solution);

input clock;
input [7:0] index_a;
input [7:0] index_b;


output reg [7:0] solution;



endmodule