Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f8f4d943ea504214a47669c00aca61dd --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot risc_v_tb_behav xil_defaultlib.risc_v_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'addra' [D:/Vivado/project/CPU/RISC-V/risc_v/risc_v.srcs/sources_1/new/rv_if_id.v:115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 11 for port 'addrb' [D:/Vivado/project/CPU/RISC-V/risc_v/risc_v.srcs/sources_1/new/rv_if_id.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'addr_a' [D:/Vivado/project/CPU/RISC-V/risc_v/risc_v.srcs/sources_1/new/rv_mem.v:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'addr_b' [D:/Vivado/project/CPU/RISC-V/risc_v/risc_v.srcs/sources_1/new/rv_mem.v:138]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 32 for port 'CSR2PLIC_IE' [D:/Vivado/project/CPU/RISC-V/risc_v/risc_v.srcs/if_id_sim/new/if_id_tb.v:347]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'MIO2IRQ_MIO_I' [D:/Vivado/project/CPU/RISC-V/risc_v/risc_v.srcs/if_id_sim/new/if_id_tb.v:395]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 11 for port 'EXT_IRQ' [D:/Vivado/project/CPU/RISC-V/risc_v/risc_v.srcs/if_id_sim/new/if_id_tb.v:396]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 3 for port 'EXT_IRQ' [D:/Vivado/project/CPU/RISC-V/risc_v/risc_v.srcs/sources_1/new/rv_irq_ctl.v:218]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wr_en' [D:/Vivado/project/CPU/RISC-V/risc_v/risc_v.srcs/sources_1/imports/src/AHB_Master_pipe.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'fifo_en' [D:/Vivado/project/CPU/RISC-V/risc_v/risc_v.srcs/sources_1/imports/src/AHB_Master_pipe.v:113]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wr_en' [D:/Vivado/project/CPU/RISC-V/risc_v/risc_v.srcs/sources_1/imports/src/AHB_Master_pipe.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'fifo_en' [D:/Vivado/project/CPU/RISC-V/risc_v/risc_v.srcs/sources_1/imports/src/AHB_Master_pipe.v:132]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wr_en' [D:/Vivado/project/CPU/RISC-V/risc_v/risc_v.srcs/sources_1/imports/src/AHB_Master_pipe.v:149]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'fifo_en' [D:/Vivado/project/CPU/RISC-V/risc_v/risc_v.srcs/sources_1/imports/src/AHB_Master_pipe.v:151]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'wr_data' [D:/Vivado/project/CPU/RISC-V/risc_v/risc_v.srcs/sources_1/imports/src/AHB_Master_pipe.v:153]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'rd_data' [D:/Vivado/project/CPU/RISC-V/risc_v/risc_v.srcs/sources_1/imports/src/AHB_Master_pipe.v:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rd_en' [D:/Vivado/project/CPU/RISC-V/risc_v/risc_v.srcs/sources_1/imports/src/AHB_Master_pipe.v:227]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'fifo_en' [D:/Vivado/project/CPU/RISC-V/risc_v/risc_v.srcs/sources_1/imports/src/AHB_Master_pipe.v:228]
WARNING: [VRFC 10-3705] select index 11 into 'CSR2PLIC_IE' is out of bounds [D:/Vivado/project/CPU/RISC-V/risc_v/risc_v.srcs/sources_1/new/rv_plic.v:120]
WARNING: [VRFC 10-3283] element index 11 into 'ext_irq_from_gate' is out of bounds [D:/Vivado/project/CPU/RISC-V/risc_v/risc_v.srcs/sources_1/new/rv_plic.v:122]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rv_pc(PC_START_ADDRESS=32'b01100...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.rv_if_id
Compiling module xil_defaultlib.rv_id
Compiling module xil_defaultlib.MUL
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.rv_alu
Compiling module xil_defaultlib.rv_csr_alu
Compiling module xil_defaultlib.rv_ex
Compiling module xil_defaultlib.RAM_LUT
Compiling module xil_defaultlib.rv_mem
Compiling module xil_defaultlib.rv_wb
Compiling module xil_defaultlib.rv_register
Compiling module xil_defaultlib.cycle_counter
Compiling module xil_defaultlib.rv_timer64
Compiling module xil_defaultlib.rv_csr_reg
Compiling module xil_defaultlib.synchronizer_1
Compiling module xil_defaultlib.rv_plic(PLIC_IRQ_NUM=11)
Compiling module xil_defaultlib.rv_irq_ctl(PLIC_IRQ_NUM=11)
Compiling module unisims_ver.IOBUF
Compiling module xil_defaultlib.rv_mio_default
Compiling module xil_defaultlib.RAM_for_fifo_LUT(ADDR_WIDTH=3,DA...
Compiling module xil_defaultlib.FIFO(DATA_DEPTH=8,ADDR_WIDTH=3)
Compiling module xil_defaultlib.RAM_for_fifo_LUT(DATA_WIDTH=6,AD...
Compiling module xil_defaultlib.FIFO(DATA_WIDTH=6,DATA_DEPTH=8,A...
Compiling module xil_defaultlib.AHB_Master_pipe
Compiling module xil_defaultlib.M0_AHB_S2AHB_pipe(C_M2S_BASE_ADD...
Compiling module xil_defaultlib.risc_v_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot risc_v_tb_behav
