// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _tancalc_tancalc_HH_
#define _tancalc_tancalc_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "tancalc_popcntdata.h"
#include "tancalc_popcnt.h"
#include "tancalc_tancalc_control_s_axi.h"
#include "tancalc_tancalc_gmem0_m_axi.h"
#include "tancalc_tancalc_gmem1_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_GMEM0_ADDR_WIDTH = 64,
         unsigned int C_M_AXI_GMEM0_ID_WIDTH = 1,
         unsigned int C_M_AXI_GMEM0_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM0_DATA_WIDTH = 512,
         unsigned int C_M_AXI_GMEM0_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM0_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM0_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM0_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM1_ADDR_WIDTH = 64,
         unsigned int C_M_AXI_GMEM1_ID_WIDTH = 1,
         unsigned int C_M_AXI_GMEM1_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM1_DATA_WIDTH = 512,
         unsigned int C_M_AXI_GMEM1_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM1_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM1_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM1_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_CONTROL_ADDR_WIDTH = 6,
         unsigned int C_S_AXI_CONTROL_DATA_WIDTH = 32>
struct tancalc_tancalc : public sc_module {
    // Port declarations 110
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > m_axi_gmem0_AWVALID;
    sc_in< sc_logic > m_axi_gmem0_AWREADY;
    sc_out< sc_uint<C_M_AXI_GMEM0_ADDR_WIDTH> > m_axi_gmem0_AWADDR;
    sc_out< sc_uint<C_M_AXI_GMEM0_ID_WIDTH> > m_axi_gmem0_AWID;
    sc_out< sc_lv<8> > m_axi_gmem0_AWLEN;
    sc_out< sc_lv<3> > m_axi_gmem0_AWSIZE;
    sc_out< sc_lv<2> > m_axi_gmem0_AWBURST;
    sc_out< sc_lv<2> > m_axi_gmem0_AWLOCK;
    sc_out< sc_lv<4> > m_axi_gmem0_AWCACHE;
    sc_out< sc_lv<3> > m_axi_gmem0_AWPROT;
    sc_out< sc_lv<4> > m_axi_gmem0_AWQOS;
    sc_out< sc_lv<4> > m_axi_gmem0_AWREGION;
    sc_out< sc_uint<C_M_AXI_GMEM0_AWUSER_WIDTH> > m_axi_gmem0_AWUSER;
    sc_out< sc_logic > m_axi_gmem0_WVALID;
    sc_in< sc_logic > m_axi_gmem0_WREADY;
    sc_out< sc_uint<C_M_AXI_GMEM0_DATA_WIDTH> > m_axi_gmem0_WDATA;
    sc_out< sc_uint<C_M_AXI_GMEM0_DATA_WIDTH/8> > m_axi_gmem0_WSTRB;
    sc_out< sc_logic > m_axi_gmem0_WLAST;
    sc_out< sc_uint<C_M_AXI_GMEM0_ID_WIDTH> > m_axi_gmem0_WID;
    sc_out< sc_uint<C_M_AXI_GMEM0_WUSER_WIDTH> > m_axi_gmem0_WUSER;
    sc_out< sc_logic > m_axi_gmem0_ARVALID;
    sc_in< sc_logic > m_axi_gmem0_ARREADY;
    sc_out< sc_uint<C_M_AXI_GMEM0_ADDR_WIDTH> > m_axi_gmem0_ARADDR;
    sc_out< sc_uint<C_M_AXI_GMEM0_ID_WIDTH> > m_axi_gmem0_ARID;
    sc_out< sc_lv<8> > m_axi_gmem0_ARLEN;
    sc_out< sc_lv<3> > m_axi_gmem0_ARSIZE;
    sc_out< sc_lv<2> > m_axi_gmem0_ARBURST;
    sc_out< sc_lv<2> > m_axi_gmem0_ARLOCK;
    sc_out< sc_lv<4> > m_axi_gmem0_ARCACHE;
    sc_out< sc_lv<3> > m_axi_gmem0_ARPROT;
    sc_out< sc_lv<4> > m_axi_gmem0_ARQOS;
    sc_out< sc_lv<4> > m_axi_gmem0_ARREGION;
    sc_out< sc_uint<C_M_AXI_GMEM0_ARUSER_WIDTH> > m_axi_gmem0_ARUSER;
    sc_in< sc_logic > m_axi_gmem0_RVALID;
    sc_out< sc_logic > m_axi_gmem0_RREADY;
    sc_in< sc_uint<C_M_AXI_GMEM0_DATA_WIDTH> > m_axi_gmem0_RDATA;
    sc_in< sc_logic > m_axi_gmem0_RLAST;
    sc_in< sc_uint<C_M_AXI_GMEM0_ID_WIDTH> > m_axi_gmem0_RID;
    sc_in< sc_uint<C_M_AXI_GMEM0_RUSER_WIDTH> > m_axi_gmem0_RUSER;
    sc_in< sc_lv<2> > m_axi_gmem0_RRESP;
    sc_in< sc_logic > m_axi_gmem0_BVALID;
    sc_out< sc_logic > m_axi_gmem0_BREADY;
    sc_in< sc_lv<2> > m_axi_gmem0_BRESP;
    sc_in< sc_uint<C_M_AXI_GMEM0_ID_WIDTH> > m_axi_gmem0_BID;
    sc_in< sc_uint<C_M_AXI_GMEM0_BUSER_WIDTH> > m_axi_gmem0_BUSER;
    sc_out< sc_logic > m_axi_gmem1_AWVALID;
    sc_in< sc_logic > m_axi_gmem1_AWREADY;
    sc_out< sc_uint<C_M_AXI_GMEM1_ADDR_WIDTH> > m_axi_gmem1_AWADDR;
    sc_out< sc_uint<C_M_AXI_GMEM1_ID_WIDTH> > m_axi_gmem1_AWID;
    sc_out< sc_lv<8> > m_axi_gmem1_AWLEN;
    sc_out< sc_lv<3> > m_axi_gmem1_AWSIZE;
    sc_out< sc_lv<2> > m_axi_gmem1_AWBURST;
    sc_out< sc_lv<2> > m_axi_gmem1_AWLOCK;
    sc_out< sc_lv<4> > m_axi_gmem1_AWCACHE;
    sc_out< sc_lv<3> > m_axi_gmem1_AWPROT;
    sc_out< sc_lv<4> > m_axi_gmem1_AWQOS;
    sc_out< sc_lv<4> > m_axi_gmem1_AWREGION;
    sc_out< sc_uint<C_M_AXI_GMEM1_AWUSER_WIDTH> > m_axi_gmem1_AWUSER;
    sc_out< sc_logic > m_axi_gmem1_WVALID;
    sc_in< sc_logic > m_axi_gmem1_WREADY;
    sc_out< sc_uint<C_M_AXI_GMEM1_DATA_WIDTH> > m_axi_gmem1_WDATA;
    sc_out< sc_uint<C_M_AXI_GMEM1_DATA_WIDTH/8> > m_axi_gmem1_WSTRB;
    sc_out< sc_logic > m_axi_gmem1_WLAST;
    sc_out< sc_uint<C_M_AXI_GMEM1_ID_WIDTH> > m_axi_gmem1_WID;
    sc_out< sc_uint<C_M_AXI_GMEM1_WUSER_WIDTH> > m_axi_gmem1_WUSER;
    sc_out< sc_logic > m_axi_gmem1_ARVALID;
    sc_in< sc_logic > m_axi_gmem1_ARREADY;
    sc_out< sc_uint<C_M_AXI_GMEM1_ADDR_WIDTH> > m_axi_gmem1_ARADDR;
    sc_out< sc_uint<C_M_AXI_GMEM1_ID_WIDTH> > m_axi_gmem1_ARID;
    sc_out< sc_lv<8> > m_axi_gmem1_ARLEN;
    sc_out< sc_lv<3> > m_axi_gmem1_ARSIZE;
    sc_out< sc_lv<2> > m_axi_gmem1_ARBURST;
    sc_out< sc_lv<2> > m_axi_gmem1_ARLOCK;
    sc_out< sc_lv<4> > m_axi_gmem1_ARCACHE;
    sc_out< sc_lv<3> > m_axi_gmem1_ARPROT;
    sc_out< sc_lv<4> > m_axi_gmem1_ARQOS;
    sc_out< sc_lv<4> > m_axi_gmem1_ARREGION;
    sc_out< sc_uint<C_M_AXI_GMEM1_ARUSER_WIDTH> > m_axi_gmem1_ARUSER;
    sc_in< sc_logic > m_axi_gmem1_RVALID;
    sc_out< sc_logic > m_axi_gmem1_RREADY;
    sc_in< sc_uint<C_M_AXI_GMEM1_DATA_WIDTH> > m_axi_gmem1_RDATA;
    sc_in< sc_logic > m_axi_gmem1_RLAST;
    sc_in< sc_uint<C_M_AXI_GMEM1_ID_WIDTH> > m_axi_gmem1_RID;
    sc_in< sc_uint<C_M_AXI_GMEM1_RUSER_WIDTH> > m_axi_gmem1_RUSER;
    sc_in< sc_lv<2> > m_axi_gmem1_RRESP;
    sc_in< sc_logic > m_axi_gmem1_BVALID;
    sc_out< sc_logic > m_axi_gmem1_BREADY;
    sc_in< sc_lv<2> > m_axi_gmem1_BRESP;
    sc_in< sc_uint<C_M_AXI_GMEM1_ID_WIDTH> > m_axi_gmem1_BID;
    sc_in< sc_uint<C_M_AXI_GMEM1_BUSER_WIDTH> > m_axi_gmem1_BUSER;
    sc_in< sc_logic > s_axi_control_AWVALID;
    sc_out< sc_logic > s_axi_control_AWREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_ADDR_WIDTH> > s_axi_control_AWADDR;
    sc_in< sc_logic > s_axi_control_WVALID;
    sc_out< sc_logic > s_axi_control_WREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH> > s_axi_control_WDATA;
    sc_in< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH/8> > s_axi_control_WSTRB;
    sc_in< sc_logic > s_axi_control_ARVALID;
    sc_out< sc_logic > s_axi_control_ARREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_ADDR_WIDTH> > s_axi_control_ARADDR;
    sc_out< sc_logic > s_axi_control_RVALID;
    sc_in< sc_logic > s_axi_control_RREADY;
    sc_out< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH> > s_axi_control_RDATA;
    sc_out< sc_lv<2> > s_axi_control_RRESP;
    sc_out< sc_logic > s_axi_control_BVALID;
    sc_in< sc_logic > s_axi_control_BREADY;
    sc_out< sc_lv<2> > s_axi_control_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const5;
    sc_signal< sc_lv<32> > ap_var_for_const7;
    sc_signal< sc_lv<1> > ap_var_for_const1;
    sc_signal< sc_lv<3> > ap_var_for_const2;
    sc_signal< sc_lv<32> > ap_var_for_const9;
    sc_signal< sc_lv<2> > ap_var_for_const3;
    sc_signal< sc_lv<4> > ap_var_for_const4;
    sc_signal< sc_lv<64> > ap_var_for_const10;
    sc_signal< sc_lv<512> > ap_var_for_const8;
    sc_signal< sc_lv<64> > ap_var_for_const6;


    // Module declarations
    tancalc_tancalc(sc_module_name name);
    SC_HAS_PROCESS(tancalc_tancalc);

    ~tancalc_tancalc();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    tancalc_tancalc_control_s_axi<C_S_AXI_CONTROL_ADDR_WIDTH,C_S_AXI_CONTROL_DATA_WIDTH>* tancalc_control_s_axi_U;
    tancalc_tancalc_gmem0_m_axi<0,512,64,5,16,16,16,16,C_M_AXI_GMEM0_ID_WIDTH,C_M_AXI_GMEM0_ADDR_WIDTH,C_M_AXI_GMEM0_DATA_WIDTH,C_M_AXI_GMEM0_AWUSER_WIDTH,C_M_AXI_GMEM0_ARUSER_WIDTH,C_M_AXI_GMEM0_WUSER_WIDTH,C_M_AXI_GMEM0_RUSER_WIDTH,C_M_AXI_GMEM0_BUSER_WIDTH,C_M_AXI_GMEM0_USER_VALUE,C_M_AXI_GMEM0_PROT_VALUE,C_M_AXI_GMEM0_CACHE_VALUE>* tancalc_gmem0_m_axi_U;
    tancalc_tancalc_gmem1_m_axi<0,512,64,5,16,16,16,16,C_M_AXI_GMEM1_ID_WIDTH,C_M_AXI_GMEM1_ADDR_WIDTH,C_M_AXI_GMEM1_DATA_WIDTH,C_M_AXI_GMEM1_AWUSER_WIDTH,C_M_AXI_GMEM1_ARUSER_WIDTH,C_M_AXI_GMEM1_WUSER_WIDTH,C_M_AXI_GMEM1_RUSER_WIDTH,C_M_AXI_GMEM1_BUSER_WIDTH,C_M_AXI_GMEM1_USER_VALUE,C_M_AXI_GMEM1_PROT_VALUE,C_M_AXI_GMEM1_CACHE_VALUE>* tancalc_gmem1_m_axi_U;
    tancalc_popcntdata* grp_popcntdata_fu_387;
    tancalc_popcntdata* grp_popcntdata_fu_392;
    tancalc_popcntdata* grp_popcntdata_fu_397;
    tancalc_popcntdata* grp_popcntdata_fu_402;
    tancalc_popcntdata* grp_popcntdata_fu_407;
    tancalc_popcntdata* grp_popcntdata_fu_412;
    tancalc_popcntdata* grp_popcntdata_fu_417;
    tancalc_popcntdata* grp_popcntdata_fu_422;
    tancalc_popcnt* grp_popcnt_fu_427;
    sc_signal< sc_logic > ap_rst_reg_2;
    sc_signal< sc_logic > ap_rst_reg_1;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<19> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<64> > input_V;
    sc_signal< sc_lv<64> > output_V;
    sc_signal< sc_logic > gmem0_blk_n_AR;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > gmem0_blk_n_R;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< bool > ap_block_pp1_stage1;
    sc_signal< sc_lv<1> > icmp_ln134_reg_2024;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter4;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<1> > icmp_ln134_reg_2024_pp1_iter3_reg;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_lv<1> > icmp_ln134_reg_2024_pp1_iter4_reg;
    sc_signal< sc_logic > gmem1_blk_n_AW;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > gmem1_blk_n_W;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter7;
    sc_signal< sc_lv<1> > icmp_ln134_reg_2024_pp1_iter7_reg;
    sc_signal< sc_logic > gmem1_blk_n_B;
    sc_signal< sc_logic > ap_CS_fsm_state37;
    sc_signal< sc_logic > gmem0_AWREADY;
    sc_signal< sc_logic > gmem0_WREADY;
    sc_signal< sc_logic > gmem0_ARVALID;
    sc_signal< sc_logic > gmem0_ARREADY;
    sc_signal< sc_lv<64> > gmem0_ARADDR;
    sc_signal< sc_lv<32> > gmem0_ARLEN;
    sc_signal< sc_logic > gmem0_RVALID;
    sc_signal< sc_logic > gmem0_RREADY;
    sc_signal< sc_lv<512> > gmem0_RDATA;
    sc_signal< sc_logic > gmem0_RLAST;
    sc_signal< sc_lv<1> > gmem0_RID;
    sc_signal< sc_lv<1> > gmem0_RUSER;
    sc_signal< sc_lv<2> > gmem0_RRESP;
    sc_signal< sc_logic > gmem0_BVALID;
    sc_signal< sc_lv<2> > gmem0_BRESP;
    sc_signal< sc_lv<1> > gmem0_BID;
    sc_signal< sc_lv<1> > gmem0_BUSER;
    sc_signal< sc_logic > gmem1_AWVALID;
    sc_signal< sc_logic > gmem1_AWREADY;
    sc_signal< sc_logic > gmem1_WVALID;
    sc_signal< sc_logic > gmem1_WREADY;
    sc_signal< sc_lv<512> > gmem1_WDATA;
    sc_signal< sc_logic > gmem1_ARREADY;
    sc_signal< sc_logic > gmem1_RVALID;
    sc_signal< sc_lv<512> > gmem1_RDATA;
    sc_signal< sc_logic > gmem1_RLAST;
    sc_signal< sc_lv<1> > gmem1_RID;
    sc_signal< sc_lv<1> > gmem1_RUSER;
    sc_signal< sc_lv<2> > gmem1_RRESP;
    sc_signal< sc_logic > gmem1_BVALID;
    sc_signal< sc_logic > gmem1_BREADY;
    sc_signal< sc_lv<2> > gmem1_BRESP;
    sc_signal< sc_lv<1> > gmem1_BID;
    sc_signal< sc_lv<1> > gmem1_BUSER;
    sc_signal< sc_lv<6> > data_part_num_0_i24_reg_365;
    sc_signal< sc_lv<7> > data_num_assign_reg_376;
    sc_signal< sc_lv<11> > grp_popcntdata_fu_387_ap_return;
    sc_signal< sc_lv<11> > reg_432;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter6;
    sc_signal< bool > ap_block_state17_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state19_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state19_io;
    sc_signal< bool > ap_block_state21_pp1_stage0_iter2;
    sc_signal< bool > ap_block_state23_pp1_stage0_iter3;
    sc_signal< bool > ap_block_state25_pp1_stage0_iter4;
    sc_signal< bool > ap_block_state27_pp1_stage0_iter5;
    sc_signal< bool > ap_block_state29_pp1_stage0_iter6;
    sc_signal< bool > ap_block_state31_pp1_stage0_iter7;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln134_reg_2024_pp1_iter5_reg;
    sc_signal< bool > ap_block_state18_pp1_stage1_iter0;
    sc_signal< bool > ap_block_state18_io;
    sc_signal< bool > ap_block_state20_pp1_stage1_iter1;
    sc_signal< bool > ap_block_state22_pp1_stage1_iter2;
    sc_signal< bool > ap_block_state24_pp1_stage1_iter3;
    sc_signal< bool > ap_block_state26_pp1_stage1_iter4;
    sc_signal< bool > ap_block_state28_pp1_stage1_iter5;
    sc_signal< bool > ap_block_state30_pp1_stage1_iter6;
    sc_signal< bool > ap_block_state32_pp1_stage1_iter7;
    sc_signal< bool > ap_block_state32_io;
    sc_signal< bool > ap_block_pp1_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln134_reg_2024_pp1_iter6_reg;
    sc_signal< sc_lv<11> > grp_popcntdata_fu_392_ap_return;
    sc_signal< sc_lv<11> > reg_436;
    sc_signal< sc_lv<11> > grp_popcntdata_fu_397_ap_return;
    sc_signal< sc_lv<11> > reg_440;
    sc_signal< sc_lv<11> > grp_popcntdata_fu_402_ap_return;
    sc_signal< sc_lv<11> > reg_444;
    sc_signal< sc_lv<11> > grp_popcntdata_fu_407_ap_return;
    sc_signal< sc_lv<11> > reg_448;
    sc_signal< sc_lv<11> > grp_popcntdata_fu_412_ap_return;
    sc_signal< sc_lv<11> > reg_452;
    sc_signal< sc_lv<11> > grp_popcntdata_fu_417_ap_return;
    sc_signal< sc_lv<11> > reg_456;
    sc_signal< sc_lv<11> > grp_popcntdata_fu_422_ap_return;
    sc_signal< sc_lv<11> > reg_460;
    sc_signal< sc_lv<58> > output_V3_reg_1874;
    sc_signal< sc_lv<58> > tmp_3_reg_1879;
    sc_signal< sc_lv<59> > p_cast_fu_494_p1;
    sc_signal< sc_lv<59> > p_cast_reg_1890;
    sc_signal< sc_lv<3> > cmpr_chunk_num_fu_503_p2;
    sc_signal< sc_lv<3> > cmpr_chunk_num_reg_1900;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<59> > add_ln219_fu_527_p2;
    sc_signal< sc_lv<59> > add_ln219_reg_1905;
    sc_signal< sc_lv<1> > icmp_ln92_fu_497_p2;
    sc_signal< sc_lv<1> > icmp_ln27_fu_542_p2;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter4;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<6> > data_part_num_fu_548_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<4> > trunc_ln29_1_reg_1925;
    sc_signal< sc_lv<4> > trunc_ln29_1_reg_1925_pp0_iter1_reg;
    sc_signal< sc_lv<4> > trunc_ln29_1_reg_1925_pp0_iter2_reg;
    sc_signal< sc_lv<4> > trunc_ln29_1_reg_1925_pp0_iter3_reg;
    sc_signal< sc_lv<1> > trunc_ln30_fu_564_p1;
    sc_signal< sc_lv<1> > trunc_ln30_reg_1929;
    sc_signal< sc_lv<1> > trunc_ln30_reg_1929_pp0_iter1_reg;
    sc_signal< sc_lv<512> > temp_input_V_reg_1934;
    sc_signal< sc_lv<512> > trunc_ln364_fu_694_p1;
    sc_signal< sc_lv<512> > trunc_ln364_reg_1939;
    sc_signal< sc_lv<12> > zext_ln215_1_fu_830_p1;
    sc_signal< sc_lv<12> > zext_ln215_1_reg_1944;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<12> > zext_ln215_4_fu_834_p1;
    sc_signal< sc_lv<12> > zext_ln215_4_reg_1949;
    sc_signal< sc_lv<12> > zext_ln215_7_fu_838_p1;
    sc_signal< sc_lv<12> > zext_ln215_7_reg_1954;
    sc_signal< sc_lv<12> > zext_ln215_10_fu_842_p1;
    sc_signal< sc_lv<12> > zext_ln215_10_reg_1959;
    sc_signal< sc_lv<12> > zext_ln215_13_fu_846_p1;
    sc_signal< sc_lv<12> > zext_ln215_13_reg_1964;
    sc_signal< sc_lv<12> > zext_ln215_16_fu_850_p1;
    sc_signal< sc_lv<12> > zext_ln215_16_reg_1969;
    sc_signal< sc_lv<12> > zext_ln215_19_fu_854_p1;
    sc_signal< sc_lv<12> > zext_ln215_19_reg_1974;
    sc_signal< sc_lv<12> > zext_ln215_22_fu_858_p1;
    sc_signal< sc_lv<12> > zext_ln215_22_reg_1979;
    sc_signal< sc_lv<12> > zext_ln215_25_fu_862_p1;
    sc_signal< sc_lv<12> > zext_ln215_25_reg_1984;
    sc_signal< sc_lv<12> > zext_ln215_28_fu_866_p1;
    sc_signal< sc_lv<12> > zext_ln215_28_reg_1989;
    sc_signal< sc_lv<12> > zext_ln215_31_fu_870_p1;
    sc_signal< sc_lv<12> > zext_ln215_31_reg_1994;
    sc_signal< sc_lv<12> > zext_ln215_34_fu_874_p1;
    sc_signal< sc_lv<12> > zext_ln215_34_reg_1999;
    sc_signal< sc_lv<12> > zext_ln215_37_fu_878_p1;
    sc_signal< sc_lv<12> > zext_ln215_37_reg_2004;
    sc_signal< sc_lv<12> > zext_ln215_40_fu_882_p1;
    sc_signal< sc_lv<12> > zext_ln215_40_reg_2009;
    sc_signal< sc_lv<12> > zext_ln215_43_fu_886_p1;
    sc_signal< sc_lv<12> > zext_ln215_43_reg_2014;
    sc_signal< sc_lv<12> > zext_ln215_46_fu_890_p1;
    sc_signal< sc_lv<12> > zext_ln215_46_reg_2019;
    sc_signal< sc_lv<1> > icmp_ln134_fu_894_p2;
    sc_signal< sc_lv<1> > icmp_ln134_reg_2024_pp1_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln134_reg_2024_pp1_iter2_reg;
    sc_signal< sc_lv<7> > data_num_fu_900_p2;
    sc_signal< sc_lv<7> > data_num_reg_2028;
    sc_signal< sc_lv<7> > shl_ln137_fu_906_p2;
    sc_signal< sc_lv<7> > shl_ln137_reg_2033;
    sc_signal< sc_lv<59> > add_ln219_1_fu_916_p2;
    sc_signal< sc_lv<59> > add_ln219_1_reg_2038;
    sc_signal< sc_lv<59> > add_ln219_2_fu_940_p2;
    sc_signal< sc_lv<59> > add_ln219_2_reg_2049;
    sc_signal< sc_lv<512> > gmem0_addr_2_read_reg_2060;
    sc_signal< sc_lv<1024> > ref_local_0_V_fu_979_p3;
    sc_signal< sc_lv<1024> > ref_local_0_V_reg_2066;
    sc_signal< sc_lv<1024> > and_ln1355_fu_986_p2;
    sc_signal< sc_lv<1024> > and_ln1355_reg_2078;
    sc_signal< sc_lv<1024> > and_ln1355_1_fu_992_p2;
    sc_signal< sc_lv<1024> > and_ln1355_1_reg_2083;
    sc_signal< sc_lv<1024> > and_ln1355_2_fu_998_p2;
    sc_signal< sc_lv<1024> > and_ln1355_2_reg_2088;
    sc_signal< sc_lv<1024> > and_ln1355_3_fu_1004_p2;
    sc_signal< sc_lv<1024> > and_ln1355_3_reg_2093;
    sc_signal< sc_lv<1024> > and_ln1355_4_fu_1010_p2;
    sc_signal< sc_lv<1024> > and_ln1355_4_reg_2098;
    sc_signal< sc_lv<1024> > and_ln1355_5_fu_1016_p2;
    sc_signal< sc_lv<1024> > and_ln1355_5_reg_2103;
    sc_signal< sc_lv<1024> > and_ln1355_6_fu_1022_p2;
    sc_signal< sc_lv<1024> > and_ln1355_6_reg_2108;
    sc_signal< sc_lv<1024> > and_ln1355_7_fu_1028_p2;
    sc_signal< sc_lv<1024> > and_ln1355_7_reg_2113;
    sc_signal< sc_lv<10> > grp_popcnt_fu_427_ap_return;
    sc_signal< sc_lv<10> > refpop_local_0_V_reg_2118;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter5;
    sc_signal< sc_lv<1024> > and_ln1355_8_fu_1058_p2;
    sc_signal< sc_lv<1024> > and_ln1355_8_reg_2123;
    sc_signal< sc_lv<1024> > and_ln1355_9_fu_1063_p2;
    sc_signal< sc_lv<1024> > and_ln1355_9_reg_2128;
    sc_signal< sc_lv<1024> > and_ln1355_10_fu_1068_p2;
    sc_signal< sc_lv<1024> > and_ln1355_10_reg_2133;
    sc_signal< sc_lv<1024> > and_ln1355_11_fu_1073_p2;
    sc_signal< sc_lv<1024> > and_ln1355_11_reg_2138;
    sc_signal< sc_lv<1024> > and_ln1355_12_fu_1078_p2;
    sc_signal< sc_lv<1024> > and_ln1355_12_reg_2143;
    sc_signal< sc_lv<1024> > and_ln1355_13_fu_1083_p2;
    sc_signal< sc_lv<1024> > and_ln1355_13_reg_2148;
    sc_signal< sc_lv<1024> > and_ln1355_14_fu_1088_p2;
    sc_signal< sc_lv<1024> > and_ln1355_14_reg_2153;
    sc_signal< sc_lv<1024> > and_ln1355_15_fu_1093_p2;
    sc_signal< sc_lv<1024> > and_ln1355_15_reg_2158;
    sc_signal< sc_lv<12> > zext_ln215_fu_1098_p1;
    sc_signal< sc_lv<12> > zext_ln215_reg_2163;
    sc_signal< sc_lv<1> > or_ln66_6_fu_1385_p2;
    sc_signal< sc_lv<1> > or_ln66_6_reg_2175;
    sc_signal< sc_lv<1> > or_ln66_14_fu_1673_p2;
    sc_signal< sc_lv<1> > or_ln66_14_reg_2180;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state17;
    sc_signal< bool > ap_block_pp1_stage1_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter3;
    sc_signal< sc_lv<1024> > grp_popcntdata_fu_387_x_V;
    sc_signal< sc_logic > grp_popcntdata_fu_387_ap_ce;
    sc_signal< bool > ap_block_state18_pp1_stage1_iter0_ignore_call36;
    sc_signal< bool > ap_block_state20_pp1_stage1_iter1_ignore_call36;
    sc_signal< bool > ap_block_state22_pp1_stage1_iter2_ignore_call36;
    sc_signal< bool > ap_block_state24_pp1_stage1_iter3_ignore_call36;
    sc_signal< bool > ap_block_state26_pp1_stage1_iter4_ignore_call36;
    sc_signal< bool > ap_block_state28_pp1_stage1_iter5_ignore_call36;
    sc_signal< bool > ap_block_state30_pp1_stage1_iter6_ignore_call36;
    sc_signal< bool > ap_block_state32_pp1_stage1_iter7_ignore_call36;
    sc_signal< bool > ap_block_pp1_stage1_11001_ignoreCallOp291;
    sc_signal< bool > ap_block_state17_pp1_stage0_iter0_ignore_call36;
    sc_signal< bool > ap_block_state19_pp1_stage0_iter1_ignore_call36;
    sc_signal< bool > ap_block_state21_pp1_stage0_iter2_ignore_call36;
    sc_signal< bool > ap_block_state23_pp1_stage0_iter3_ignore_call36;
    sc_signal< bool > ap_block_state25_pp1_stage0_iter4_ignore_call36;
    sc_signal< bool > ap_block_state27_pp1_stage0_iter5_ignore_call36;
    sc_signal< bool > ap_block_state29_pp1_stage0_iter6_ignore_call36;
    sc_signal< bool > ap_block_state31_pp1_stage0_iter7_ignore_call36;
    sc_signal< bool > ap_block_pp1_stage0_11001_ignoreCallOp307;
    sc_signal< sc_lv<1024> > grp_popcntdata_fu_392_x_V;
    sc_signal< sc_logic > grp_popcntdata_fu_392_ap_ce;
    sc_signal< bool > ap_block_state18_pp1_stage1_iter0_ignore_call43;
    sc_signal< bool > ap_block_state20_pp1_stage1_iter1_ignore_call43;
    sc_signal< bool > ap_block_state22_pp1_stage1_iter2_ignore_call43;
    sc_signal< bool > ap_block_state24_pp1_stage1_iter3_ignore_call43;
    sc_signal< bool > ap_block_state26_pp1_stage1_iter4_ignore_call43;
    sc_signal< bool > ap_block_state28_pp1_stage1_iter5_ignore_call43;
    sc_signal< bool > ap_block_state30_pp1_stage1_iter6_ignore_call43;
    sc_signal< bool > ap_block_state32_pp1_stage1_iter7_ignore_call43;
    sc_signal< bool > ap_block_pp1_stage1_11001_ignoreCallOp292;
    sc_signal< bool > ap_block_state17_pp1_stage0_iter0_ignore_call43;
    sc_signal< bool > ap_block_state19_pp1_stage0_iter1_ignore_call43;
    sc_signal< bool > ap_block_state21_pp1_stage0_iter2_ignore_call43;
    sc_signal< bool > ap_block_state23_pp1_stage0_iter3_ignore_call43;
    sc_signal< bool > ap_block_state25_pp1_stage0_iter4_ignore_call43;
    sc_signal< bool > ap_block_state27_pp1_stage0_iter5_ignore_call43;
    sc_signal< bool > ap_block_state29_pp1_stage0_iter6_ignore_call43;
    sc_signal< bool > ap_block_state31_pp1_stage0_iter7_ignore_call43;
    sc_signal< bool > ap_block_pp1_stage0_11001_ignoreCallOp308;
    sc_signal< sc_lv<1024> > grp_popcntdata_fu_397_x_V;
    sc_signal< sc_logic > grp_popcntdata_fu_397_ap_ce;
    sc_signal< bool > ap_block_state18_pp1_stage1_iter0_ignore_call49;
    sc_signal< bool > ap_block_state20_pp1_stage1_iter1_ignore_call49;
    sc_signal< bool > ap_block_state22_pp1_stage1_iter2_ignore_call49;
    sc_signal< bool > ap_block_state24_pp1_stage1_iter3_ignore_call49;
    sc_signal< bool > ap_block_state26_pp1_stage1_iter4_ignore_call49;
    sc_signal< bool > ap_block_state28_pp1_stage1_iter5_ignore_call49;
    sc_signal< bool > ap_block_state30_pp1_stage1_iter6_ignore_call49;
    sc_signal< bool > ap_block_state32_pp1_stage1_iter7_ignore_call49;
    sc_signal< bool > ap_block_pp1_stage1_11001_ignoreCallOp293;
    sc_signal< bool > ap_block_state17_pp1_stage0_iter0_ignore_call49;
    sc_signal< bool > ap_block_state19_pp1_stage0_iter1_ignore_call49;
    sc_signal< bool > ap_block_state21_pp1_stage0_iter2_ignore_call49;
    sc_signal< bool > ap_block_state23_pp1_stage0_iter3_ignore_call49;
    sc_signal< bool > ap_block_state25_pp1_stage0_iter4_ignore_call49;
    sc_signal< bool > ap_block_state27_pp1_stage0_iter5_ignore_call49;
    sc_signal< bool > ap_block_state29_pp1_stage0_iter6_ignore_call49;
    sc_signal< bool > ap_block_state31_pp1_stage0_iter7_ignore_call49;
    sc_signal< bool > ap_block_pp1_stage0_11001_ignoreCallOp309;
    sc_signal< sc_lv<1024> > grp_popcntdata_fu_402_x_V;
    sc_signal< sc_logic > grp_popcntdata_fu_402_ap_ce;
    sc_signal< bool > ap_block_state18_pp1_stage1_iter0_ignore_call57;
    sc_signal< bool > ap_block_state20_pp1_stage1_iter1_ignore_call57;
    sc_signal< bool > ap_block_state22_pp1_stage1_iter2_ignore_call57;
    sc_signal< bool > ap_block_state24_pp1_stage1_iter3_ignore_call57;
    sc_signal< bool > ap_block_state26_pp1_stage1_iter4_ignore_call57;
    sc_signal< bool > ap_block_state28_pp1_stage1_iter5_ignore_call57;
    sc_signal< bool > ap_block_state30_pp1_stage1_iter6_ignore_call57;
    sc_signal< bool > ap_block_state32_pp1_stage1_iter7_ignore_call57;
    sc_signal< bool > ap_block_pp1_stage1_11001_ignoreCallOp294;
    sc_signal< bool > ap_block_state17_pp1_stage0_iter0_ignore_call57;
    sc_signal< bool > ap_block_state19_pp1_stage0_iter1_ignore_call57;
    sc_signal< bool > ap_block_state21_pp1_stage0_iter2_ignore_call57;
    sc_signal< bool > ap_block_state23_pp1_stage0_iter3_ignore_call57;
    sc_signal< bool > ap_block_state25_pp1_stage0_iter4_ignore_call57;
    sc_signal< bool > ap_block_state27_pp1_stage0_iter5_ignore_call57;
    sc_signal< bool > ap_block_state29_pp1_stage0_iter6_ignore_call57;
    sc_signal< bool > ap_block_state31_pp1_stage0_iter7_ignore_call57;
    sc_signal< bool > ap_block_pp1_stage0_11001_ignoreCallOp310;
    sc_signal< sc_lv<1024> > grp_popcntdata_fu_407_x_V;
    sc_signal< sc_logic > grp_popcntdata_fu_407_ap_ce;
    sc_signal< bool > ap_block_state18_pp1_stage1_iter0_ignore_call65;
    sc_signal< bool > ap_block_state20_pp1_stage1_iter1_ignore_call65;
    sc_signal< bool > ap_block_state22_pp1_stage1_iter2_ignore_call65;
    sc_signal< bool > ap_block_state24_pp1_stage1_iter3_ignore_call65;
    sc_signal< bool > ap_block_state26_pp1_stage1_iter4_ignore_call65;
    sc_signal< bool > ap_block_state28_pp1_stage1_iter5_ignore_call65;
    sc_signal< bool > ap_block_state30_pp1_stage1_iter6_ignore_call65;
    sc_signal< bool > ap_block_state32_pp1_stage1_iter7_ignore_call65;
    sc_signal< bool > ap_block_pp1_stage1_11001_ignoreCallOp295;
    sc_signal< bool > ap_block_state17_pp1_stage0_iter0_ignore_call65;
    sc_signal< bool > ap_block_state19_pp1_stage0_iter1_ignore_call65;
    sc_signal< bool > ap_block_state21_pp1_stage0_iter2_ignore_call65;
    sc_signal< bool > ap_block_state23_pp1_stage0_iter3_ignore_call65;
    sc_signal< bool > ap_block_state25_pp1_stage0_iter4_ignore_call65;
    sc_signal< bool > ap_block_state27_pp1_stage0_iter5_ignore_call65;
    sc_signal< bool > ap_block_state29_pp1_stage0_iter6_ignore_call65;
    sc_signal< bool > ap_block_state31_pp1_stage0_iter7_ignore_call65;
    sc_signal< bool > ap_block_pp1_stage0_11001_ignoreCallOp311;
    sc_signal< sc_lv<1024> > grp_popcntdata_fu_412_x_V;
    sc_signal< sc_logic > grp_popcntdata_fu_412_ap_ce;
    sc_signal< bool > ap_block_state18_pp1_stage1_iter0_ignore_call73;
    sc_signal< bool > ap_block_state20_pp1_stage1_iter1_ignore_call73;
    sc_signal< bool > ap_block_state22_pp1_stage1_iter2_ignore_call73;
    sc_signal< bool > ap_block_state24_pp1_stage1_iter3_ignore_call73;
    sc_signal< bool > ap_block_state26_pp1_stage1_iter4_ignore_call73;
    sc_signal< bool > ap_block_state28_pp1_stage1_iter5_ignore_call73;
    sc_signal< bool > ap_block_state30_pp1_stage1_iter6_ignore_call73;
    sc_signal< bool > ap_block_state32_pp1_stage1_iter7_ignore_call73;
    sc_signal< bool > ap_block_pp1_stage1_11001_ignoreCallOp296;
    sc_signal< bool > ap_block_state17_pp1_stage0_iter0_ignore_call73;
    sc_signal< bool > ap_block_state19_pp1_stage0_iter1_ignore_call73;
    sc_signal< bool > ap_block_state21_pp1_stage0_iter2_ignore_call73;
    sc_signal< bool > ap_block_state23_pp1_stage0_iter3_ignore_call73;
    sc_signal< bool > ap_block_state25_pp1_stage0_iter4_ignore_call73;
    sc_signal< bool > ap_block_state27_pp1_stage0_iter5_ignore_call73;
    sc_signal< bool > ap_block_state29_pp1_stage0_iter6_ignore_call73;
    sc_signal< bool > ap_block_state31_pp1_stage0_iter7_ignore_call73;
    sc_signal< bool > ap_block_pp1_stage0_11001_ignoreCallOp312;
    sc_signal< sc_lv<1024> > grp_popcntdata_fu_417_x_V;
    sc_signal< sc_logic > grp_popcntdata_fu_417_ap_ce;
    sc_signal< bool > ap_block_state18_pp1_stage1_iter0_ignore_call81;
    sc_signal< bool > ap_block_state20_pp1_stage1_iter1_ignore_call81;
    sc_signal< bool > ap_block_state22_pp1_stage1_iter2_ignore_call81;
    sc_signal< bool > ap_block_state24_pp1_stage1_iter3_ignore_call81;
    sc_signal< bool > ap_block_state26_pp1_stage1_iter4_ignore_call81;
    sc_signal< bool > ap_block_state28_pp1_stage1_iter5_ignore_call81;
    sc_signal< bool > ap_block_state30_pp1_stage1_iter6_ignore_call81;
    sc_signal< bool > ap_block_state32_pp1_stage1_iter7_ignore_call81;
    sc_signal< bool > ap_block_pp1_stage1_11001_ignoreCallOp297;
    sc_signal< bool > ap_block_state17_pp1_stage0_iter0_ignore_call81;
    sc_signal< bool > ap_block_state19_pp1_stage0_iter1_ignore_call81;
    sc_signal< bool > ap_block_state21_pp1_stage0_iter2_ignore_call81;
    sc_signal< bool > ap_block_state23_pp1_stage0_iter3_ignore_call81;
    sc_signal< bool > ap_block_state25_pp1_stage0_iter4_ignore_call81;
    sc_signal< bool > ap_block_state27_pp1_stage0_iter5_ignore_call81;
    sc_signal< bool > ap_block_state29_pp1_stage0_iter6_ignore_call81;
    sc_signal< bool > ap_block_state31_pp1_stage0_iter7_ignore_call81;
    sc_signal< bool > ap_block_pp1_stage0_11001_ignoreCallOp313;
    sc_signal< sc_lv<1024> > grp_popcntdata_fu_422_x_V;
    sc_signal< sc_logic > grp_popcntdata_fu_422_ap_ce;
    sc_signal< bool > ap_block_state18_pp1_stage1_iter0_ignore_call89;
    sc_signal< bool > ap_block_state20_pp1_stage1_iter1_ignore_call89;
    sc_signal< bool > ap_block_state22_pp1_stage1_iter2_ignore_call89;
    sc_signal< bool > ap_block_state24_pp1_stage1_iter3_ignore_call89;
    sc_signal< bool > ap_block_state26_pp1_stage1_iter4_ignore_call89;
    sc_signal< bool > ap_block_state28_pp1_stage1_iter5_ignore_call89;
    sc_signal< bool > ap_block_state30_pp1_stage1_iter6_ignore_call89;
    sc_signal< bool > ap_block_state32_pp1_stage1_iter7_ignore_call89;
    sc_signal< bool > ap_block_pp1_stage1_11001_ignoreCallOp298;
    sc_signal< bool > ap_block_state17_pp1_stage0_iter0_ignore_call89;
    sc_signal< bool > ap_block_state19_pp1_stage0_iter1_ignore_call89;
    sc_signal< bool > ap_block_state21_pp1_stage0_iter2_ignore_call89;
    sc_signal< bool > ap_block_state23_pp1_stage0_iter3_ignore_call89;
    sc_signal< bool > ap_block_state25_pp1_stage0_iter4_ignore_call89;
    sc_signal< bool > ap_block_state27_pp1_stage0_iter5_ignore_call89;
    sc_signal< bool > ap_block_state29_pp1_stage0_iter6_ignore_call89;
    sc_signal< bool > ap_block_state31_pp1_stage0_iter7_ignore_call89;
    sc_signal< bool > ap_block_pp1_stage0_11001_ignoreCallOp314;
    sc_signal< sc_lv<512> > grp_popcnt_fu_427_x_V;
    sc_signal< sc_logic > grp_popcnt_fu_427_ap_ce;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter0_ignore_call6;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter1_ignore_call6;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter2_ignore_call6;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter3_ignore_call6;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter4_ignore_call6;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp163;
    sc_signal< bool > ap_block_state17_pp1_stage0_iter0_ignore_call34;
    sc_signal< bool > ap_block_state19_pp1_stage0_iter1_ignore_call34;
    sc_signal< bool > ap_block_state21_pp1_stage0_iter2_ignore_call34;
    sc_signal< bool > ap_block_state23_pp1_stage0_iter3_ignore_call34;
    sc_signal< bool > ap_block_state25_pp1_stage0_iter4_ignore_call34;
    sc_signal< bool > ap_block_state27_pp1_stage0_iter5_ignore_call34;
    sc_signal< bool > ap_block_state29_pp1_stage0_iter6_ignore_call34;
    sc_signal< bool > ap_block_state31_pp1_stage0_iter7_ignore_call34;
    sc_signal< bool > ap_block_pp1_stage0_11001_ignoreCallOp273;
    sc_signal< bool > ap_block_state18_pp1_stage1_iter0_ignore_call34;
    sc_signal< bool > ap_block_state20_pp1_stage1_iter1_ignore_call34;
    sc_signal< bool > ap_block_state22_pp1_stage1_iter2_ignore_call34;
    sc_signal< bool > ap_block_state24_pp1_stage1_iter3_ignore_call34;
    sc_signal< bool > ap_block_state26_pp1_stage1_iter4_ignore_call34;
    sc_signal< bool > ap_block_state28_pp1_stage1_iter5_ignore_call34;
    sc_signal< bool > ap_block_state30_pp1_stage1_iter6_ignore_call34;
    sc_signal< bool > ap_block_state32_pp1_stage1_iter7_ignore_call34;
    sc_signal< bool > ap_block_pp1_stage1_11001_ignoreCallOp290;
    sc_signal< sc_lv<3> > cmpr_chunk_num_assign_reg_354;
    sc_signal< sc_logic > ap_CS_fsm_state33;
    sc_signal< sc_lv<7> > ap_phi_mux_data_num_assign_phi_fu_380_p4;
    sc_signal< sc_lv<64> > empty_fu_484_p1;
    sc_signal< sc_lv<64> > zext_ln219_1_fu_532_p1;
    sc_signal< sc_lv<64> > zext_ln219_3_fu_921_p1;
    sc_signal< sc_lv<64> > zext_ln219_5_fu_945_p1;
    sc_signal< bool > ap_block_pp1_stage1_01001;
    sc_signal< sc_lv<1024> > cmpr_local_15_V_fu_162;
    sc_signal< sc_lv<1024> > cmpr_local_0_V_fu_581_p3;
    sc_signal< sc_lv<1024> > cmpr_local_15_V_1_fu_166;
    sc_signal< sc_lv<1024> > cmpr_local_15_V_2_fu_170;
    sc_signal< sc_lv<1024> > cmpr_local_15_V_3_fu_174;
    sc_signal< sc_lv<1024> > cmpr_local_15_V_4_fu_178;
    sc_signal< sc_lv<1024> > cmpr_local_15_V_5_fu_182;
    sc_signal< sc_lv<1024> > cmpr_local_15_V_6_fu_186;
    sc_signal< sc_lv<1024> > cmpr_local_15_V_7_fu_190;
    sc_signal< sc_lv<1024> > cmpr_local_15_V_8_fu_194;
    sc_signal< sc_lv<1024> > cmpr_local_15_V_9_fu_198;
    sc_signal< sc_lv<1024> > cmpr_local_15_V_10_fu_202;
    sc_signal< sc_lv<1024> > cmpr_local_15_V_11_fu_206;
    sc_signal< sc_lv<1024> > cmpr_local_15_V_12_fu_210;
    sc_signal< sc_lv<1024> > cmpr_local_15_V_13_fu_214;
    sc_signal< sc_lv<1024> > cmpr_local_15_V_14_fu_218;
    sc_signal< sc_lv<1024> > cmpr_local_15_V_15_fu_222;
    sc_signal< sc_lv<11> > cmprpop_local_15_V_fu_226;
    sc_signal< sc_lv<11> > cmprpop_local_0_V_2_fu_698_p1;
    sc_signal< sc_lv<11> > cmprpop_local_15_V_1_fu_230;
    sc_signal< sc_lv<11> > cmprpop_local_15_V_2_fu_234;
    sc_signal< sc_lv<11> > cmprpop_local_15_V_3_fu_238;
    sc_signal< sc_lv<11> > cmprpop_local_15_V_4_fu_242;
    sc_signal< sc_lv<11> > cmprpop_local_15_V_5_fu_246;
    sc_signal< sc_lv<11> > cmprpop_local_15_V_6_fu_250;
    sc_signal< sc_lv<11> > cmprpop_local_15_V_7_fu_254;
    sc_signal< sc_lv<11> > cmprpop_local_15_V_8_fu_258;
    sc_signal< sc_lv<11> > cmprpop_local_15_V_9_fu_262;
    sc_signal< sc_lv<11> > cmprpop_local_15_V_10_fu_266;
    sc_signal< sc_lv<11> > cmprpop_local_15_V_11_fu_270;
    sc_signal< sc_lv<11> > cmprpop_local_15_V_12_fu_274;
    sc_signal< sc_lv<11> > cmprpop_local_15_V_13_fu_278;
    sc_signal< sc_lv<11> > cmprpop_local_15_V_14_fu_282;
    sc_signal< sc_lv<11> > cmprpop_local_15_V_15_fu_286;
    sc_signal< sc_lv<2> > trunc_ln93_fu_509_p1;
    sc_signal< sc_lv<8> > or_ln_fu_513_p4;
    sc_signal< sc_lv<59> > zext_ln219_fu_523_p1;
    sc_signal< sc_lv<10> > shl_ln1_fu_568_p3;
    sc_signal< sc_lv<10> > num_hi_fu_575_p2;
    sc_signal< sc_lv<11> > zext_ln647_fu_668_p1;
    sc_signal< sc_lv<11> > xor_ln647_fu_672_p2;
    sc_signal< sc_lv<1024> > zext_ln647_1_fu_678_p1;
    sc_signal< sc_lv<1024> > lshr_ln647_fu_682_p2;
    sc_signal< sc_lv<1024> > p_Result_s_fu_688_p2;
    sc_signal< sc_lv<59> > zext_ln219_2_fu_912_p1;
    sc_signal< sc_lv<7> > or_ln32_fu_931_p2;
    sc_signal< sc_lv<59> > zext_ln219_4_fu_936_p1;
    sc_signal< sc_lv<12> > add_ln1353_fu_1101_p2;
    sc_signal< sc_lv<13> > zext_ln215_2_fu_1106_p1;
    sc_signal< sc_lv<13> > zext_ln215_3_fu_1110_p1;
    sc_signal< sc_lv<12> > add_ln1353_1_fu_1120_p2;
    sc_signal< sc_lv<13> > zext_ln215_5_fu_1125_p1;
    sc_signal< sc_lv<13> > zext_ln215_6_fu_1129_p1;
    sc_signal< sc_lv<12> > add_ln1353_2_fu_1139_p2;
    sc_signal< sc_lv<13> > zext_ln215_8_fu_1144_p1;
    sc_signal< sc_lv<13> > zext_ln215_9_fu_1148_p1;
    sc_signal< sc_lv<13> > sub_ln1354_2_fu_1152_p2;
    sc_signal< sc_lv<1> > icmp_ln54_fu_1158_p2;
    sc_signal< sc_lv<12> > add_ln1353_3_fu_1170_p2;
    sc_signal< sc_lv<13> > zext_ln215_11_fu_1175_p1;
    sc_signal< sc_lv<13> > zext_ln215_12_fu_1179_p1;
    sc_signal< sc_lv<13> > sub_ln1354_3_fu_1183_p2;
    sc_signal< sc_lv<1> > icmp_ln54_1_fu_1189_p2;
    sc_signal< sc_lv<12> > add_ln1353_4_fu_1201_p2;
    sc_signal< sc_lv<13> > zext_ln215_14_fu_1206_p1;
    sc_signal< sc_lv<13> > zext_ln215_15_fu_1210_p1;
    sc_signal< sc_lv<13> > sub_ln1354_4_fu_1214_p2;
    sc_signal< sc_lv<1> > icmp_ln54_2_fu_1220_p2;
    sc_signal< sc_lv<12> > add_ln1353_5_fu_1232_p2;
    sc_signal< sc_lv<13> > zext_ln215_17_fu_1237_p1;
    sc_signal< sc_lv<13> > zext_ln215_18_fu_1241_p1;
    sc_signal< sc_lv<13> > sub_ln1354_5_fu_1245_p2;
    sc_signal< sc_lv<1> > icmp_ln54_3_fu_1251_p2;
    sc_signal< sc_lv<12> > add_ln1353_6_fu_1263_p2;
    sc_signal< sc_lv<13> > zext_ln215_20_fu_1268_p1;
    sc_signal< sc_lv<13> > zext_ln215_21_fu_1272_p1;
    sc_signal< sc_lv<13> > sub_ln1354_6_fu_1276_p2;
    sc_signal< sc_lv<1> > icmp_ln54_4_fu_1282_p2;
    sc_signal< sc_lv<12> > add_ln1353_7_fu_1294_p2;
    sc_signal< sc_lv<13> > zext_ln215_23_fu_1299_p1;
    sc_signal< sc_lv<13> > zext_ln215_24_fu_1303_p1;
    sc_signal< sc_lv<13> > sub_ln1354_7_fu_1307_p2;
    sc_signal< sc_lv<1> > icmp_ln54_5_fu_1313_p2;
    sc_signal< sc_lv<13> > sub_ln1354_fu_1114_p2;
    sc_signal< sc_lv<1> > icmp_ln54_13_fu_1325_p2;
    sc_signal< sc_lv<13> > sub_ln1354_1_fu_1133_p2;
    sc_signal< sc_lv<1> > icmp_ln54_14_fu_1337_p2;
    sc_signal< sc_lv<1> > xor_ln54_13_fu_1331_p2;
    sc_signal< sc_lv<1> > xor_ln54_14_fu_1343_p2;
    sc_signal< sc_lv<1> > xor_ln54_fu_1164_p2;
    sc_signal< sc_lv<1> > xor_ln54_1_fu_1195_p2;
    sc_signal< sc_lv<1> > or_ln66_1_fu_1355_p2;
    sc_signal< sc_lv<1> > or_ln66_fu_1349_p2;
    sc_signal< sc_lv<1> > xor_ln54_2_fu_1226_p2;
    sc_signal< sc_lv<1> > xor_ln54_3_fu_1257_p2;
    sc_signal< sc_lv<1> > xor_ln54_4_fu_1288_p2;
    sc_signal< sc_lv<1> > xor_ln54_5_fu_1319_p2;
    sc_signal< sc_lv<1> > or_ln66_4_fu_1373_p2;
    sc_signal< sc_lv<1> > or_ln66_3_fu_1367_p2;
    sc_signal< sc_lv<1> > or_ln66_5_fu_1379_p2;
    sc_signal< sc_lv<1> > or_ln66_2_fu_1361_p2;
    sc_signal< sc_lv<12> > add_ln1353_8_fu_1391_p2;
    sc_signal< sc_lv<13> > zext_ln215_26_fu_1395_p1;
    sc_signal< sc_lv<13> > zext_ln215_27_fu_1399_p1;
    sc_signal< sc_lv<13> > sub_ln1354_8_fu_1403_p2;
    sc_signal< sc_lv<1> > icmp_ln54_6_fu_1409_p2;
    sc_signal< sc_lv<12> > add_ln1353_9_fu_1421_p2;
    sc_signal< sc_lv<13> > zext_ln215_29_fu_1425_p1;
    sc_signal< sc_lv<13> > zext_ln215_30_fu_1429_p1;
    sc_signal< sc_lv<13> > sub_ln1354_9_fu_1433_p2;
    sc_signal< sc_lv<1> > icmp_ln54_7_fu_1439_p2;
    sc_signal< sc_lv<12> > add_ln1353_10_fu_1451_p2;
    sc_signal< sc_lv<13> > zext_ln215_32_fu_1455_p1;
    sc_signal< sc_lv<13> > zext_ln215_33_fu_1459_p1;
    sc_signal< sc_lv<13> > sub_ln1354_10_fu_1463_p2;
    sc_signal< sc_lv<1> > icmp_ln54_8_fu_1469_p2;
    sc_signal< sc_lv<12> > add_ln1353_11_fu_1481_p2;
    sc_signal< sc_lv<13> > zext_ln215_35_fu_1485_p1;
    sc_signal< sc_lv<13> > zext_ln215_36_fu_1489_p1;
    sc_signal< sc_lv<13> > sub_ln1354_11_fu_1493_p2;
    sc_signal< sc_lv<1> > icmp_ln54_9_fu_1499_p2;
    sc_signal< sc_lv<12> > add_ln1353_12_fu_1511_p2;
    sc_signal< sc_lv<13> > zext_ln215_38_fu_1515_p1;
    sc_signal< sc_lv<13> > zext_ln215_39_fu_1519_p1;
    sc_signal< sc_lv<13> > sub_ln1354_12_fu_1523_p2;
    sc_signal< sc_lv<1> > icmp_ln54_10_fu_1529_p2;
    sc_signal< sc_lv<12> > add_ln1353_13_fu_1541_p2;
    sc_signal< sc_lv<13> > zext_ln215_41_fu_1545_p1;
    sc_signal< sc_lv<13> > zext_ln215_42_fu_1549_p1;
    sc_signal< sc_lv<13> > sub_ln1354_13_fu_1553_p2;
    sc_signal< sc_lv<1> > icmp_ln54_11_fu_1559_p2;
    sc_signal< sc_lv<12> > add_ln1353_14_fu_1571_p2;
    sc_signal< sc_lv<13> > zext_ln215_44_fu_1575_p1;
    sc_signal< sc_lv<13> > zext_ln215_45_fu_1579_p1;
    sc_signal< sc_lv<13> > sub_ln1354_14_fu_1583_p2;
    sc_signal< sc_lv<1> > icmp_ln54_12_fu_1589_p2;
    sc_signal< sc_lv<12> > add_ln1353_15_fu_1601_p2;
    sc_signal< sc_lv<13> > zext_ln215_47_fu_1605_p1;
    sc_signal< sc_lv<13> > zext_ln215_48_fu_1609_p1;
    sc_signal< sc_lv<13> > sub_ln1354_15_fu_1613_p2;
    sc_signal< sc_lv<1> > icmp_ln66_fu_1619_p2;
    sc_signal< sc_lv<1> > xor_ln54_6_fu_1415_p2;
    sc_signal< sc_lv<1> > xor_ln54_7_fu_1445_p2;
    sc_signal< sc_lv<1> > xor_ln54_8_fu_1475_p2;
    sc_signal< sc_lv<1> > xor_ln54_9_fu_1505_p2;
    sc_signal< sc_lv<1> > or_ln66_8_fu_1637_p2;
    sc_signal< sc_lv<1> > or_ln66_7_fu_1631_p2;
    sc_signal< sc_lv<1> > xor_ln54_10_fu_1535_p2;
    sc_signal< sc_lv<1> > xor_ln54_11_fu_1565_p2;
    sc_signal< sc_lv<1> > xor_ln66_fu_1625_p2;
    sc_signal< sc_lv<1> > xor_ln54_12_fu_1595_p2;
    sc_signal< sc_lv<1> > or_ln66_11_fu_1655_p2;
    sc_signal< sc_lv<1> > or_ln66_10_fu_1649_p2;
    sc_signal< sc_lv<1> > or_ln66_12_fu_1661_p2;
    sc_signal< sc_lv<1> > or_ln66_9_fu_1643_p2;
    sc_signal< sc_lv<1> > or_ln66_13_fu_1667_p2;
    sc_signal< sc_lv<19> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< bool > ap_condition_992;
    sc_signal< bool > ap_condition_994;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<19> ap_ST_fsm_state1;
    static const sc_lv<19> ap_ST_fsm_state2;
    static const sc_lv<19> ap_ST_fsm_state3;
    static const sc_lv<19> ap_ST_fsm_state4;
    static const sc_lv<19> ap_ST_fsm_state5;
    static const sc_lv<19> ap_ST_fsm_state6;
    static const sc_lv<19> ap_ST_fsm_state7;
    static const sc_lv<19> ap_ST_fsm_state8;
    static const sc_lv<19> ap_ST_fsm_state9;
    static const sc_lv<19> ap_ST_fsm_state10;
    static const sc_lv<19> ap_ST_fsm_pp0_stage0;
    static const sc_lv<19> ap_ST_fsm_state16;
    static const sc_lv<19> ap_ST_fsm_pp1_stage0;
    static const sc_lv<19> ap_ST_fsm_pp1_stage1;
    static const sc_lv<19> ap_ST_fsm_state33;
    static const sc_lv<19> ap_ST_fsm_state34;
    static const sc_lv<19> ap_ST_fsm_state35;
    static const sc_lv<19> ap_ST_fsm_state36;
    static const sc_lv<19> ap_ST_fsm_state37;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_A;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_12;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_GMEM0_USER_VALUE;
    static const int C_M_AXI_GMEM0_PROT_VALUE;
    static const int C_M_AXI_GMEM0_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const int C_M_AXI_GMEM1_USER_VALUE;
    static const int C_M_AXI_GMEM1_PROT_VALUE;
    static const int C_M_AXI_GMEM1_CACHE_VALUE;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_100;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<64> ap_const_lv64_FFFFFFFFFFFFFFFF;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<4> ap_const_lv4_5;
    static const sc_lv<4> ap_const_lv4_6;
    static const sc_lv<4> ap_const_lv4_7;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_B;
    static const sc_lv<4> ap_const_lv4_C;
    static const sc_lv<4> ap_const_lv4_D;
    static const sc_lv<4> ap_const_lv4_E;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<6> ap_const_lv6_20;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<10> ap_const_lv10_1FF;
    static const sc_lv<512> ap_const_lv512_lc_1;
    static const sc_lv<11> ap_const_lv11_3FF;
    static const sc_lv<1024> ap_const_lv1024_lc_2;
    static const sc_lv<7> ap_const_lv7_40;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<64> ap_const_lv64_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const7();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const9();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const10();
    void thread_ap_var_for_const8();
    void thread_ap_var_for_const6();
    void thread_ap_clk_no_reset_();
    void thread_add_ln1353_10_fu_1451_p2();
    void thread_add_ln1353_11_fu_1481_p2();
    void thread_add_ln1353_12_fu_1511_p2();
    void thread_add_ln1353_13_fu_1541_p2();
    void thread_add_ln1353_14_fu_1571_p2();
    void thread_add_ln1353_15_fu_1601_p2();
    void thread_add_ln1353_1_fu_1120_p2();
    void thread_add_ln1353_2_fu_1139_p2();
    void thread_add_ln1353_3_fu_1170_p2();
    void thread_add_ln1353_4_fu_1201_p2();
    void thread_add_ln1353_5_fu_1232_p2();
    void thread_add_ln1353_6_fu_1263_p2();
    void thread_add_ln1353_7_fu_1294_p2();
    void thread_add_ln1353_8_fu_1391_p2();
    void thread_add_ln1353_9_fu_1421_p2();
    void thread_add_ln1353_fu_1101_p2();
    void thread_add_ln219_1_fu_916_p2();
    void thread_add_ln219_2_fu_940_p2();
    void thread_add_ln219_fu_527_p2();
    void thread_and_ln1355_10_fu_1068_p2();
    void thread_and_ln1355_11_fu_1073_p2();
    void thread_and_ln1355_12_fu_1078_p2();
    void thread_and_ln1355_13_fu_1083_p2();
    void thread_and_ln1355_14_fu_1088_p2();
    void thread_and_ln1355_15_fu_1093_p2();
    void thread_and_ln1355_1_fu_992_p2();
    void thread_and_ln1355_2_fu_998_p2();
    void thread_and_ln1355_3_fu_1004_p2();
    void thread_and_ln1355_4_fu_1010_p2();
    void thread_and_ln1355_5_fu_1016_p2();
    void thread_and_ln1355_6_fu_1022_p2();
    void thread_and_ln1355_7_fu_1028_p2();
    void thread_and_ln1355_8_fu_1058_p2();
    void thread_and_ln1355_9_fu_1063_p2();
    void thread_and_ln1355_fu_986_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp1_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state33();
    void thread_ap_CS_fsm_state37();
    void thread_ap_CS_fsm_state4();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp163();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_11001_ignoreCallOp273();
    void thread_ap_block_pp1_stage0_11001_ignoreCallOp307();
    void thread_ap_block_pp1_stage0_11001_ignoreCallOp308();
    void thread_ap_block_pp1_stage0_11001_ignoreCallOp309();
    void thread_ap_block_pp1_stage0_11001_ignoreCallOp310();
    void thread_ap_block_pp1_stage0_11001_ignoreCallOp311();
    void thread_ap_block_pp1_stage0_11001_ignoreCallOp312();
    void thread_ap_block_pp1_stage0_11001_ignoreCallOp313();
    void thread_ap_block_pp1_stage0_11001_ignoreCallOp314();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp1_stage1();
    void thread_ap_block_pp1_stage1_01001();
    void thread_ap_block_pp1_stage1_11001();
    void thread_ap_block_pp1_stage1_11001_ignoreCallOp290();
    void thread_ap_block_pp1_stage1_11001_ignoreCallOp291();
    void thread_ap_block_pp1_stage1_11001_ignoreCallOp292();
    void thread_ap_block_pp1_stage1_11001_ignoreCallOp293();
    void thread_ap_block_pp1_stage1_11001_ignoreCallOp294();
    void thread_ap_block_pp1_stage1_11001_ignoreCallOp295();
    void thread_ap_block_pp1_stage1_11001_ignoreCallOp296();
    void thread_ap_block_pp1_stage1_11001_ignoreCallOp297();
    void thread_ap_block_pp1_stage1_11001_ignoreCallOp298();
    void thread_ap_block_pp1_stage1_subdone();
    void thread_ap_block_state11_pp0_stage0_iter0();
    void thread_ap_block_state11_pp0_stage0_iter0_ignore_call6();
    void thread_ap_block_state12_pp0_stage0_iter1();
    void thread_ap_block_state12_pp0_stage0_iter1_ignore_call6();
    void thread_ap_block_state13_pp0_stage0_iter2();
    void thread_ap_block_state13_pp0_stage0_iter2_ignore_call6();
    void thread_ap_block_state14_pp0_stage0_iter3();
    void thread_ap_block_state14_pp0_stage0_iter3_ignore_call6();
    void thread_ap_block_state15_pp0_stage0_iter4();
    void thread_ap_block_state15_pp0_stage0_iter4_ignore_call6();
    void thread_ap_block_state17_pp1_stage0_iter0();
    void thread_ap_block_state17_pp1_stage0_iter0_ignore_call34();
    void thread_ap_block_state17_pp1_stage0_iter0_ignore_call36();
    void thread_ap_block_state17_pp1_stage0_iter0_ignore_call43();
    void thread_ap_block_state17_pp1_stage0_iter0_ignore_call49();
    void thread_ap_block_state17_pp1_stage0_iter0_ignore_call57();
    void thread_ap_block_state17_pp1_stage0_iter0_ignore_call65();
    void thread_ap_block_state17_pp1_stage0_iter0_ignore_call73();
    void thread_ap_block_state17_pp1_stage0_iter0_ignore_call81();
    void thread_ap_block_state17_pp1_stage0_iter0_ignore_call89();
    void thread_ap_block_state18_io();
    void thread_ap_block_state18_pp1_stage1_iter0();
    void thread_ap_block_state18_pp1_stage1_iter0_ignore_call34();
    void thread_ap_block_state18_pp1_stage1_iter0_ignore_call36();
    void thread_ap_block_state18_pp1_stage1_iter0_ignore_call43();
    void thread_ap_block_state18_pp1_stage1_iter0_ignore_call49();
    void thread_ap_block_state18_pp1_stage1_iter0_ignore_call57();
    void thread_ap_block_state18_pp1_stage1_iter0_ignore_call65();
    void thread_ap_block_state18_pp1_stage1_iter0_ignore_call73();
    void thread_ap_block_state18_pp1_stage1_iter0_ignore_call81();
    void thread_ap_block_state18_pp1_stage1_iter0_ignore_call89();
    void thread_ap_block_state19_io();
    void thread_ap_block_state19_pp1_stage0_iter1();
    void thread_ap_block_state19_pp1_stage0_iter1_ignore_call34();
    void thread_ap_block_state19_pp1_stage0_iter1_ignore_call36();
    void thread_ap_block_state19_pp1_stage0_iter1_ignore_call43();
    void thread_ap_block_state19_pp1_stage0_iter1_ignore_call49();
    void thread_ap_block_state19_pp1_stage0_iter1_ignore_call57();
    void thread_ap_block_state19_pp1_stage0_iter1_ignore_call65();
    void thread_ap_block_state19_pp1_stage0_iter1_ignore_call73();
    void thread_ap_block_state19_pp1_stage0_iter1_ignore_call81();
    void thread_ap_block_state19_pp1_stage0_iter1_ignore_call89();
    void thread_ap_block_state20_pp1_stage1_iter1();
    void thread_ap_block_state20_pp1_stage1_iter1_ignore_call34();
    void thread_ap_block_state20_pp1_stage1_iter1_ignore_call36();
    void thread_ap_block_state20_pp1_stage1_iter1_ignore_call43();
    void thread_ap_block_state20_pp1_stage1_iter1_ignore_call49();
    void thread_ap_block_state20_pp1_stage1_iter1_ignore_call57();
    void thread_ap_block_state20_pp1_stage1_iter1_ignore_call65();
    void thread_ap_block_state20_pp1_stage1_iter1_ignore_call73();
    void thread_ap_block_state20_pp1_stage1_iter1_ignore_call81();
    void thread_ap_block_state20_pp1_stage1_iter1_ignore_call89();
    void thread_ap_block_state21_pp1_stage0_iter2();
    void thread_ap_block_state21_pp1_stage0_iter2_ignore_call34();
    void thread_ap_block_state21_pp1_stage0_iter2_ignore_call36();
    void thread_ap_block_state21_pp1_stage0_iter2_ignore_call43();
    void thread_ap_block_state21_pp1_stage0_iter2_ignore_call49();
    void thread_ap_block_state21_pp1_stage0_iter2_ignore_call57();
    void thread_ap_block_state21_pp1_stage0_iter2_ignore_call65();
    void thread_ap_block_state21_pp1_stage0_iter2_ignore_call73();
    void thread_ap_block_state21_pp1_stage0_iter2_ignore_call81();
    void thread_ap_block_state21_pp1_stage0_iter2_ignore_call89();
    void thread_ap_block_state22_pp1_stage1_iter2();
    void thread_ap_block_state22_pp1_stage1_iter2_ignore_call34();
    void thread_ap_block_state22_pp1_stage1_iter2_ignore_call36();
    void thread_ap_block_state22_pp1_stage1_iter2_ignore_call43();
    void thread_ap_block_state22_pp1_stage1_iter2_ignore_call49();
    void thread_ap_block_state22_pp1_stage1_iter2_ignore_call57();
    void thread_ap_block_state22_pp1_stage1_iter2_ignore_call65();
    void thread_ap_block_state22_pp1_stage1_iter2_ignore_call73();
    void thread_ap_block_state22_pp1_stage1_iter2_ignore_call81();
    void thread_ap_block_state22_pp1_stage1_iter2_ignore_call89();
    void thread_ap_block_state23_pp1_stage0_iter3();
    void thread_ap_block_state23_pp1_stage0_iter3_ignore_call34();
    void thread_ap_block_state23_pp1_stage0_iter3_ignore_call36();
    void thread_ap_block_state23_pp1_stage0_iter3_ignore_call43();
    void thread_ap_block_state23_pp1_stage0_iter3_ignore_call49();
    void thread_ap_block_state23_pp1_stage0_iter3_ignore_call57();
    void thread_ap_block_state23_pp1_stage0_iter3_ignore_call65();
    void thread_ap_block_state23_pp1_stage0_iter3_ignore_call73();
    void thread_ap_block_state23_pp1_stage0_iter3_ignore_call81();
    void thread_ap_block_state23_pp1_stage0_iter3_ignore_call89();
    void thread_ap_block_state24_pp1_stage1_iter3();
    void thread_ap_block_state24_pp1_stage1_iter3_ignore_call34();
    void thread_ap_block_state24_pp1_stage1_iter3_ignore_call36();
    void thread_ap_block_state24_pp1_stage1_iter3_ignore_call43();
    void thread_ap_block_state24_pp1_stage1_iter3_ignore_call49();
    void thread_ap_block_state24_pp1_stage1_iter3_ignore_call57();
    void thread_ap_block_state24_pp1_stage1_iter3_ignore_call65();
    void thread_ap_block_state24_pp1_stage1_iter3_ignore_call73();
    void thread_ap_block_state24_pp1_stage1_iter3_ignore_call81();
    void thread_ap_block_state24_pp1_stage1_iter3_ignore_call89();
    void thread_ap_block_state25_pp1_stage0_iter4();
    void thread_ap_block_state25_pp1_stage0_iter4_ignore_call34();
    void thread_ap_block_state25_pp1_stage0_iter4_ignore_call36();
    void thread_ap_block_state25_pp1_stage0_iter4_ignore_call43();
    void thread_ap_block_state25_pp1_stage0_iter4_ignore_call49();
    void thread_ap_block_state25_pp1_stage0_iter4_ignore_call57();
    void thread_ap_block_state25_pp1_stage0_iter4_ignore_call65();
    void thread_ap_block_state25_pp1_stage0_iter4_ignore_call73();
    void thread_ap_block_state25_pp1_stage0_iter4_ignore_call81();
    void thread_ap_block_state25_pp1_stage0_iter4_ignore_call89();
    void thread_ap_block_state26_pp1_stage1_iter4();
    void thread_ap_block_state26_pp1_stage1_iter4_ignore_call34();
    void thread_ap_block_state26_pp1_stage1_iter4_ignore_call36();
    void thread_ap_block_state26_pp1_stage1_iter4_ignore_call43();
    void thread_ap_block_state26_pp1_stage1_iter4_ignore_call49();
    void thread_ap_block_state26_pp1_stage1_iter4_ignore_call57();
    void thread_ap_block_state26_pp1_stage1_iter4_ignore_call65();
    void thread_ap_block_state26_pp1_stage1_iter4_ignore_call73();
    void thread_ap_block_state26_pp1_stage1_iter4_ignore_call81();
    void thread_ap_block_state26_pp1_stage1_iter4_ignore_call89();
    void thread_ap_block_state27_pp1_stage0_iter5();
    void thread_ap_block_state27_pp1_stage0_iter5_ignore_call34();
    void thread_ap_block_state27_pp1_stage0_iter5_ignore_call36();
    void thread_ap_block_state27_pp1_stage0_iter5_ignore_call43();
    void thread_ap_block_state27_pp1_stage0_iter5_ignore_call49();
    void thread_ap_block_state27_pp1_stage0_iter5_ignore_call57();
    void thread_ap_block_state27_pp1_stage0_iter5_ignore_call65();
    void thread_ap_block_state27_pp1_stage0_iter5_ignore_call73();
    void thread_ap_block_state27_pp1_stage0_iter5_ignore_call81();
    void thread_ap_block_state27_pp1_stage0_iter5_ignore_call89();
    void thread_ap_block_state28_pp1_stage1_iter5();
    void thread_ap_block_state28_pp1_stage1_iter5_ignore_call34();
    void thread_ap_block_state28_pp1_stage1_iter5_ignore_call36();
    void thread_ap_block_state28_pp1_stage1_iter5_ignore_call43();
    void thread_ap_block_state28_pp1_stage1_iter5_ignore_call49();
    void thread_ap_block_state28_pp1_stage1_iter5_ignore_call57();
    void thread_ap_block_state28_pp1_stage1_iter5_ignore_call65();
    void thread_ap_block_state28_pp1_stage1_iter5_ignore_call73();
    void thread_ap_block_state28_pp1_stage1_iter5_ignore_call81();
    void thread_ap_block_state28_pp1_stage1_iter5_ignore_call89();
    void thread_ap_block_state29_pp1_stage0_iter6();
    void thread_ap_block_state29_pp1_stage0_iter6_ignore_call34();
    void thread_ap_block_state29_pp1_stage0_iter6_ignore_call36();
    void thread_ap_block_state29_pp1_stage0_iter6_ignore_call43();
    void thread_ap_block_state29_pp1_stage0_iter6_ignore_call49();
    void thread_ap_block_state29_pp1_stage0_iter6_ignore_call57();
    void thread_ap_block_state29_pp1_stage0_iter6_ignore_call65();
    void thread_ap_block_state29_pp1_stage0_iter6_ignore_call73();
    void thread_ap_block_state29_pp1_stage0_iter6_ignore_call81();
    void thread_ap_block_state29_pp1_stage0_iter6_ignore_call89();
    void thread_ap_block_state30_pp1_stage1_iter6();
    void thread_ap_block_state30_pp1_stage1_iter6_ignore_call34();
    void thread_ap_block_state30_pp1_stage1_iter6_ignore_call36();
    void thread_ap_block_state30_pp1_stage1_iter6_ignore_call43();
    void thread_ap_block_state30_pp1_stage1_iter6_ignore_call49();
    void thread_ap_block_state30_pp1_stage1_iter6_ignore_call57();
    void thread_ap_block_state30_pp1_stage1_iter6_ignore_call65();
    void thread_ap_block_state30_pp1_stage1_iter6_ignore_call73();
    void thread_ap_block_state30_pp1_stage1_iter6_ignore_call81();
    void thread_ap_block_state30_pp1_stage1_iter6_ignore_call89();
    void thread_ap_block_state31_pp1_stage0_iter7();
    void thread_ap_block_state31_pp1_stage0_iter7_ignore_call34();
    void thread_ap_block_state31_pp1_stage0_iter7_ignore_call36();
    void thread_ap_block_state31_pp1_stage0_iter7_ignore_call43();
    void thread_ap_block_state31_pp1_stage0_iter7_ignore_call49();
    void thread_ap_block_state31_pp1_stage0_iter7_ignore_call57();
    void thread_ap_block_state31_pp1_stage0_iter7_ignore_call65();
    void thread_ap_block_state31_pp1_stage0_iter7_ignore_call73();
    void thread_ap_block_state31_pp1_stage0_iter7_ignore_call81();
    void thread_ap_block_state31_pp1_stage0_iter7_ignore_call89();
    void thread_ap_block_state32_io();
    void thread_ap_block_state32_pp1_stage1_iter7();
    void thread_ap_block_state32_pp1_stage1_iter7_ignore_call34();
    void thread_ap_block_state32_pp1_stage1_iter7_ignore_call36();
    void thread_ap_block_state32_pp1_stage1_iter7_ignore_call43();
    void thread_ap_block_state32_pp1_stage1_iter7_ignore_call49();
    void thread_ap_block_state32_pp1_stage1_iter7_ignore_call57();
    void thread_ap_block_state32_pp1_stage1_iter7_ignore_call65();
    void thread_ap_block_state32_pp1_stage1_iter7_ignore_call73();
    void thread_ap_block_state32_pp1_stage1_iter7_ignore_call81();
    void thread_ap_block_state32_pp1_stage1_iter7_ignore_call89();
    void thread_ap_condition_992();
    void thread_ap_condition_994();
    void thread_ap_condition_pp0_exit_iter0_state11();
    void thread_ap_condition_pp1_exit_iter0_state17();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_phi_mux_data_num_assign_phi_fu_380_p4();
    void thread_ap_ready();
    void thread_cmpr_chunk_num_fu_503_p2();
    void thread_cmpr_local_0_V_fu_581_p3();
    void thread_cmprpop_local_0_V_2_fu_698_p1();
    void thread_data_num_fu_900_p2();
    void thread_data_part_num_fu_548_p2();
    void thread_empty_fu_484_p1();
    void thread_gmem0_ARADDR();
    void thread_gmem0_ARLEN();
    void thread_gmem0_ARVALID();
    void thread_gmem0_RREADY();
    void thread_gmem0_blk_n_AR();
    void thread_gmem0_blk_n_R();
    void thread_gmem1_AWVALID();
    void thread_gmem1_BREADY();
    void thread_gmem1_WDATA();
    void thread_gmem1_WVALID();
    void thread_gmem1_blk_n_AW();
    void thread_gmem1_blk_n_B();
    void thread_gmem1_blk_n_W();
    void thread_grp_popcnt_fu_427_ap_ce();
    void thread_grp_popcnt_fu_427_x_V();
    void thread_grp_popcntdata_fu_387_ap_ce();
    void thread_grp_popcntdata_fu_387_x_V();
    void thread_grp_popcntdata_fu_392_ap_ce();
    void thread_grp_popcntdata_fu_392_x_V();
    void thread_grp_popcntdata_fu_397_ap_ce();
    void thread_grp_popcntdata_fu_397_x_V();
    void thread_grp_popcntdata_fu_402_ap_ce();
    void thread_grp_popcntdata_fu_402_x_V();
    void thread_grp_popcntdata_fu_407_ap_ce();
    void thread_grp_popcntdata_fu_407_x_V();
    void thread_grp_popcntdata_fu_412_ap_ce();
    void thread_grp_popcntdata_fu_412_x_V();
    void thread_grp_popcntdata_fu_417_ap_ce();
    void thread_grp_popcntdata_fu_417_x_V();
    void thread_grp_popcntdata_fu_422_ap_ce();
    void thread_grp_popcntdata_fu_422_x_V();
    void thread_icmp_ln134_fu_894_p2();
    void thread_icmp_ln27_fu_542_p2();
    void thread_icmp_ln54_10_fu_1529_p2();
    void thread_icmp_ln54_11_fu_1559_p2();
    void thread_icmp_ln54_12_fu_1589_p2();
    void thread_icmp_ln54_13_fu_1325_p2();
    void thread_icmp_ln54_14_fu_1337_p2();
    void thread_icmp_ln54_1_fu_1189_p2();
    void thread_icmp_ln54_2_fu_1220_p2();
    void thread_icmp_ln54_3_fu_1251_p2();
    void thread_icmp_ln54_4_fu_1282_p2();
    void thread_icmp_ln54_5_fu_1313_p2();
    void thread_icmp_ln54_6_fu_1409_p2();
    void thread_icmp_ln54_7_fu_1439_p2();
    void thread_icmp_ln54_8_fu_1469_p2();
    void thread_icmp_ln54_9_fu_1499_p2();
    void thread_icmp_ln54_fu_1158_p2();
    void thread_icmp_ln66_fu_1619_p2();
    void thread_icmp_ln92_fu_497_p2();
    void thread_lshr_ln647_fu_682_p2();
    void thread_num_hi_fu_575_p2();
    void thread_or_ln32_fu_931_p2();
    void thread_or_ln66_10_fu_1649_p2();
    void thread_or_ln66_11_fu_1655_p2();
    void thread_or_ln66_12_fu_1661_p2();
    void thread_or_ln66_13_fu_1667_p2();
    void thread_or_ln66_14_fu_1673_p2();
    void thread_or_ln66_1_fu_1355_p2();
    void thread_or_ln66_2_fu_1361_p2();
    void thread_or_ln66_3_fu_1367_p2();
    void thread_or_ln66_4_fu_1373_p2();
    void thread_or_ln66_5_fu_1379_p2();
    void thread_or_ln66_6_fu_1385_p2();
    void thread_or_ln66_7_fu_1631_p2();
    void thread_or_ln66_8_fu_1637_p2();
    void thread_or_ln66_9_fu_1643_p2();
    void thread_or_ln66_fu_1349_p2();
    void thread_or_ln_fu_513_p4();
    void thread_p_Result_s_fu_688_p2();
    void thread_p_cast_fu_494_p1();
    void thread_ref_local_0_V_fu_979_p3();
    void thread_shl_ln137_fu_906_p2();
    void thread_shl_ln1_fu_568_p3();
    void thread_sub_ln1354_10_fu_1463_p2();
    void thread_sub_ln1354_11_fu_1493_p2();
    void thread_sub_ln1354_12_fu_1523_p2();
    void thread_sub_ln1354_13_fu_1553_p2();
    void thread_sub_ln1354_14_fu_1583_p2();
    void thread_sub_ln1354_15_fu_1613_p2();
    void thread_sub_ln1354_1_fu_1133_p2();
    void thread_sub_ln1354_2_fu_1152_p2();
    void thread_sub_ln1354_3_fu_1183_p2();
    void thread_sub_ln1354_4_fu_1214_p2();
    void thread_sub_ln1354_5_fu_1245_p2();
    void thread_sub_ln1354_6_fu_1276_p2();
    void thread_sub_ln1354_7_fu_1307_p2();
    void thread_sub_ln1354_8_fu_1403_p2();
    void thread_sub_ln1354_9_fu_1433_p2();
    void thread_sub_ln1354_fu_1114_p2();
    void thread_trunc_ln30_fu_564_p1();
    void thread_trunc_ln364_fu_694_p1();
    void thread_trunc_ln93_fu_509_p1();
    void thread_xor_ln54_10_fu_1535_p2();
    void thread_xor_ln54_11_fu_1565_p2();
    void thread_xor_ln54_12_fu_1595_p2();
    void thread_xor_ln54_13_fu_1331_p2();
    void thread_xor_ln54_14_fu_1343_p2();
    void thread_xor_ln54_1_fu_1195_p2();
    void thread_xor_ln54_2_fu_1226_p2();
    void thread_xor_ln54_3_fu_1257_p2();
    void thread_xor_ln54_4_fu_1288_p2();
    void thread_xor_ln54_5_fu_1319_p2();
    void thread_xor_ln54_6_fu_1415_p2();
    void thread_xor_ln54_7_fu_1445_p2();
    void thread_xor_ln54_8_fu_1475_p2();
    void thread_xor_ln54_9_fu_1505_p2();
    void thread_xor_ln54_fu_1164_p2();
    void thread_xor_ln647_fu_672_p2();
    void thread_xor_ln66_fu_1625_p2();
    void thread_zext_ln215_10_fu_842_p1();
    void thread_zext_ln215_11_fu_1175_p1();
    void thread_zext_ln215_12_fu_1179_p1();
    void thread_zext_ln215_13_fu_846_p1();
    void thread_zext_ln215_14_fu_1206_p1();
    void thread_zext_ln215_15_fu_1210_p1();
    void thread_zext_ln215_16_fu_850_p1();
    void thread_zext_ln215_17_fu_1237_p1();
    void thread_zext_ln215_18_fu_1241_p1();
    void thread_zext_ln215_19_fu_854_p1();
    void thread_zext_ln215_1_fu_830_p1();
    void thread_zext_ln215_20_fu_1268_p1();
    void thread_zext_ln215_21_fu_1272_p1();
    void thread_zext_ln215_22_fu_858_p1();
    void thread_zext_ln215_23_fu_1299_p1();
    void thread_zext_ln215_24_fu_1303_p1();
    void thread_zext_ln215_25_fu_862_p1();
    void thread_zext_ln215_26_fu_1395_p1();
    void thread_zext_ln215_27_fu_1399_p1();
    void thread_zext_ln215_28_fu_866_p1();
    void thread_zext_ln215_29_fu_1425_p1();
    void thread_zext_ln215_2_fu_1106_p1();
    void thread_zext_ln215_30_fu_1429_p1();
    void thread_zext_ln215_31_fu_870_p1();
    void thread_zext_ln215_32_fu_1455_p1();
    void thread_zext_ln215_33_fu_1459_p1();
    void thread_zext_ln215_34_fu_874_p1();
    void thread_zext_ln215_35_fu_1485_p1();
    void thread_zext_ln215_36_fu_1489_p1();
    void thread_zext_ln215_37_fu_878_p1();
    void thread_zext_ln215_38_fu_1515_p1();
    void thread_zext_ln215_39_fu_1519_p1();
    void thread_zext_ln215_3_fu_1110_p1();
    void thread_zext_ln215_40_fu_882_p1();
    void thread_zext_ln215_41_fu_1545_p1();
    void thread_zext_ln215_42_fu_1549_p1();
    void thread_zext_ln215_43_fu_886_p1();
    void thread_zext_ln215_44_fu_1575_p1();
    void thread_zext_ln215_45_fu_1579_p1();
    void thread_zext_ln215_46_fu_890_p1();
    void thread_zext_ln215_47_fu_1605_p1();
    void thread_zext_ln215_48_fu_1609_p1();
    void thread_zext_ln215_4_fu_834_p1();
    void thread_zext_ln215_5_fu_1125_p1();
    void thread_zext_ln215_6_fu_1129_p1();
    void thread_zext_ln215_7_fu_838_p1();
    void thread_zext_ln215_8_fu_1144_p1();
    void thread_zext_ln215_9_fu_1148_p1();
    void thread_zext_ln215_fu_1098_p1();
    void thread_zext_ln219_1_fu_532_p1();
    void thread_zext_ln219_2_fu_912_p1();
    void thread_zext_ln219_3_fu_921_p1();
    void thread_zext_ln219_4_fu_936_p1();
    void thread_zext_ln219_5_fu_945_p1();
    void thread_zext_ln219_fu_523_p1();
    void thread_zext_ln647_1_fu_678_p1();
    void thread_zext_ln647_fu_668_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
