v 20130925 2
C 41800 35200 1 180 0 gnd-1.sym
C 41400 36300 1 270 0 input-2.sym
{
T 42100 35700 5 10 0 0 270 0 1
device=none
T 41600 36300 5 10 1 0 270 0 1
net=Probe:1
T 41500 35800 5 10 1 1 270 7 1
value=INPUT
}
C 40800 37600 1 270 0 input-2.sym
{
T 41500 37000 5 10 0 0 270 0 1
device=none
T 41000 37600 5 10 1 0 270 0 1
net=Vext-Probe-Servo-Fan:1
T 40900 37100 5 10 1 1 270 7 1
value=INPUT
}
N 40900 36200 40900 34900 4
C 40900 34900 1 0 0 vee-1.sym
C 40500 36300 1 270 0 input-2.sym
{
T 41200 35700 5 10 0 0 270 0 1
device=none
T 40700 36300 5 10 1 0 270 0 1
net=Servo:1
T 40600 35800 5 10 1 1 270 7 1
value=INPUT
}
N 40600 34900 40700 34900 4
C 41800 37600 1 270 0 input-2.sym
{
T 42500 37000 5 10 0 0 270 0 1
device=none
T 42000 37600 5 10 1 0 270 0 1
net=Vext-Probe-Servo-Fan:1
T 41900 37100 5 10 1 1 270 7 1
value=INPUT
}
N 41900 36200 41900 34900 4
C 36600 35400 1 270 1 Vext.sym
{
T 36900 35400 5 10 0 1 90 2 1
device=Vext
}
C 36600 34900 1 180 1 io-1.sym
{
T 36800 34300 5 10 0 0 180 6 1
device=none
T 37500 34700 5 10 1 0 180 6 1
net=SigP:1
T 37500 34800 5 10 1 1 180 7 1
value=IO
}
C 36900 35300 1 90 1 gnd-1.sym
L 35600 35800 39000 35800 3 0 0 0 -1 -1
L 35600 34100 39900 34100 3 0 0 0 -1 -1
C 36600 34500 1 180 1 io-1.sym
{
T 36800 33900 5 10 0 0 180 6 1
device=none
T 37500 34300 5 10 1 0 180 6 1
net=PWMa:1
T 37500 34400 5 10 1 1 180 7 1
value=IO
}
T 35800 35600 9 10 1 0 0 6 1
NC
T 35800 35200 9 10 1 0 0 6 1
NO
T 35800 34800 9 10 1 0 0 6 1
COM
T 35800 34400 9 10 1 0 0 6 1
Servo
T 38700 34100 9 10 1 0 0 0 1
Probe/Switch
C 39300 38700 1 0 0 genericio-sys.sym
{
T 39700 42200 5 10 1 1 0 0 1
device=GENERIC
T 40300 41900 5 10 1 1 0 0 1
refdes=X1
}
C 39300 40800 1 90 0 Vext.sym
{
T 39000 40800 5 10 0 1 90 0 1
device=Vext
}
C 38800 41900 1 0 0 generic-power.sym
{
T 39000 42150 5 10 1 1 0 3 1
net=Vsys:1
}
N 39000 41900 39300 41900 4
C 39300 41400 1 90 0 vee-1.sym
C 39000 39700 1 270 1 gnd-1.sym
C 38700 40500 1 0 0 in-1.sym
{
T 38700 40800 5 10 0 0 0 0 1
device=INPUT
T 38800 40600 5 10 1 1 0 0 1
refdes=SigM
}
C 38700 40200 1 0 0 in-1.sym
{
T 38700 40500 5 10 0 0 0 0 1
device=INPUT
T 38800 40300 5 10 1 1 0 0 1
refdes=SigP
}
C 38700 39100 1 0 0 in-1.sym
{
T 38700 39400 5 10 0 0 0 0 1
device=INPUT
T 38800 39200 5 10 1 1 0 0 1
refdes=PWMa
}
C 38700 38800 1 0 0 in-1.sym
{
T 38700 39100 5 10 0 0 0 0 1
device=INPUT
T 38800 38900 5 10 1 1 0 0 1
refdes=PWMd
}
C 39300 41400 1 180 0 io-1.sym
{
T 39100 40800 5 10 0 0 180 0 1
device=none
T 38400 41200 5 10 1 0 180 0 1
net=SigAlt:1
T 38400 41300 5 10 1 1 180 1 1
value=IO
}
N 39300 41000 39300 41300 4
C 50600 38500 1 270 1 connector4-1.sym
{
T 51500 40300 5 10 0 0 270 6 1
device=CONNECTOR_4
T 50600 38500 5 10 0 0 270 6 1
footprint=wireToBoard.fp
T 50600 38500 5 10 0 0 270 6 1
value=-
T 52000 38500 5 10 1 1 270 6 1
refdes=WTB1
}
C 48900 38500 1 270 1 connector4-1.sym
{
T 49800 40300 5 10 0 0 270 6 1
device=CONNECTOR_4
T 48900 38500 5 10 0 0 270 6 1
footprint=wireToBoard.fp
T 48900 38500 5 10 0 0 270 6 1
value=-
T 50300 38500 5 10 1 1 270 6 1
refdes=WTB2
}
C 47200 38500 1 270 1 connector4-1.sym
{
T 48100 40300 5 10 0 0 270 6 1
device=CONNECTOR_4
T 47200 38500 5 10 0 0 270 6 1
footprint=wireToBoard.fp
T 47200 38500 5 10 0 0 270 6 1
value=-
T 48600 38500 5 10 1 1 270 6 1
refdes=WTB3
}
C 45500 38500 1 270 1 connector4-1.sym
{
T 46400 40300 5 10 0 0 270 6 1
device=CONNECTOR_4
T 45500 38500 5 10 0 0 270 6 1
footprint=wireToBoard.fp
T 45500 38500 5 10 0 0 270 6 1
value=-
T 46900 38500 5 10 1 1 270 6 1
refdes=WTB4
}
C 43800 38500 1 270 1 connector4-1.sym
{
T 44700 40300 5 10 0 0 270 6 1
device=CONNECTOR_4
T 43800 38500 5 10 0 0 270 6 1
footprint=wireToBoard.fp
T 43800 38500 5 10 0 0 270 6 1
value=-
T 45200 38500 5 10 1 1 270 6 1
refdes=WTB5
}
C 42100 38500 1 270 1 connector4-1.sym
{
T 43000 40300 5 10 0 0 270 6 1
device=CONNECTOR_4
T 42100 38500 5 10 0 0 270 6 1
footprint=wireToBoard.fp
T 42100 38500 5 10 0 0 270 6 1
value=-
T 43500 38500 5 10 1 1 270 6 1
refdes=WTB6
}
N 51700 40200 50800 40200 4
N 50000 40200 49100 40200 4
N 48300 40200 47400 40200 4
N 44900 40200 44000 40200 4
N 43200 40200 42300 40200 4
C 37100 40200 1 0 0 input-2.sym
{
T 37700 40900 5 10 0 0 0 0 1
device=none
T 37100 40400 5 10 1 0 0 0 1
net=Probe:1
T 37600 40300 5 10 1 1 0 7 1
value=INPUT
}
C 37100 39100 1 0 0 input-2.sym
{
T 37700 39800 5 10 0 0 0 0 1
device=none
T 37100 39300 5 10 1 0 0 0 1
net=Servo:1
T 37600 39200 5 10 1 1 0 7 1
value=INPUT
}
N 38500 40300 39300 40300 4
N 38500 40600 39300 40600 4
N 38500 39200 39300 39200 4
N 38500 38900 39300 38900 4
C 38200 39000 1 270 0 gnd-1.sym
C 38200 40700 1 270 0 gnd-1.sym
C 42200 41600 1 270 0 input-2.sym
{
T 42900 41000 5 10 0 0 270 0 1
device=none
T 42400 41600 5 10 1 0 270 0 1
net=Servo:1
T 42300 41100 5 10 1 1 270 7 1
value=INPUT
}
C 45500 40200 1 0 0 vee-1.sym
C 47300 41600 1 270 0 input-2.sym
{
T 48000 41000 5 10 0 0 270 0 1
device=none
T 47500 41600 5 10 1 0 270 0 1
net=Probe:1
T 47400 41100 5 10 1 1 270 7 1
value=INPUT
}
N 45700 40200 46600 40200 4
C 49200 40500 1 180 0 gnd-1.sym
T 42800 38200 9 10 1 0 0 0 1
PWM
T 44700 38200 9 10 1 0 0 0 1
Red+
T 46300 38200 9 10 1 0 0 0 1
Black-
T 48200 38200 9 10 1 0 0 0 1
C
T 49800 38200 9 10 1 0 0 0 1
NO
T 51500 38200 9 10 1 0 0 0 1
NC
T 44700 37600 9 10 1 0 0 0 1
Servo
T 49700 37600 9 10 1 0 0 0 1
Limit
T 50700 38200 9 10 1 0 0 0 1
8/Br
T 48900 38200 9 10 1 0 0 0 1
2/G
T 47200 38200 9 10 1 0 0 0 1
1/WG
T 45500 38200 9 10 1 0 0 0 1
6/O
T 43800 38200 9 10 1 0 0 0 1
3/WO
T 42100 38200 9 10 1 0 0 0 1
5/WBl
L 47100 42600 47100 37400 3 0 0 0 -1 -1
C 44200 40200 1 0 1 Vext.sym
{
T 44200 40500 5 10 0 1 180 2 1
device=Vext
}
C 51000 40200 1 0 1 Vext.sym
{
T 51000 40500 5 10 0 1 180 2 1
device=Vext
}
