// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition"

// DATE "12/26/2017 13:38:09"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ns/ 1 ps

module girlanda (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	clk,
	button,
	reset,
	red,
	green);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	clk;
input 	button;
input 	reset;
output 	[4:0] red;
output 	[4:0] green;

// Design Ports Information
// red[0]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// red[1]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// red[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// red[3]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// red[4]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// green[0]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// green[1]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// green[2]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// green[3]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// green[4]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// reset	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// button	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \count_in[3]~39_combout ;
wire \count_in[6]~45_combout ;
wire \count_in[8]~49_combout ;
wire \count_in[10]~53_combout ;
wire \count_in[19]~71_combout ;
wire \count_in[21]~75_combout ;
wire \count_in[22]~77_combout ;
wire \count_in[28]~89_combout ;
wire \counter[0]~3_combout ;
wire \counter[0]~8_combout ;
wire \rejim_1|Equal3~0_combout ;
wire \rejim_1|r_task~4_combout ;
wire \rejim_1|Selector3~0_combout ;
wire \rejim_1|Selector2~0_combout ;
wire \rejim_1|Selector0~0_combout ;
wire \rejim_1|Selector10~0_combout ;
wire \rejim_1|Selector4~0_combout ;
wire \rejim_1|r_task~6_combout ;
wire \r~0_wirecell_combout ;
wire \altera_internal_jtag~TCKUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~19_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~20_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~23_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~22_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~23_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~29_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~30_combout ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~3 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~7 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~11 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~15 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~19 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~3 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~12 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~15 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~24 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~27 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~32_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~12 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~11_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~14 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~13_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~16 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~15_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~18 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~17_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~20 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~19_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~22 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~21_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~24 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~23_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~26 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~25_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~28 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~27_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~30 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~29_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~31_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0~portadataout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a1 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~COUT ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~COUT ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2~portadataout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a3 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4~portadataout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a5 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6~portadataout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a7 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8~portadataout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a9 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10~portadataout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a11 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12~portadataout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a13 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14~portadataout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a15 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16~portadataout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a17 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18~portadataout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a19 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20~portadataout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a21 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22~portadataout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a23 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24~portadataout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a25 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26~portadataout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a27 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28~portadataout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a29 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30~portadataout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a31 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32~portadataout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a33 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34~portadataout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a35 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36~portadataout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a37 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38~portadataout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a39 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40~portadataout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a41 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42~portadataout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a43 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44~portadataout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a45 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46~portadataout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a47 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48~portadataout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a49 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50~portadataout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a51 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52~portadataout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a53 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54~portadataout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a55 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56~portadataout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a57 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58~portadataout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a59 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a60~portadataout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a61 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a62~portadataout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a63 ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|tdo~2_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|tdo~3_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|run~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|collect_data~combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[4]~0_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~2_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~8_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~9_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~1_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|run~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~5_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~15_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~16_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~6_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~0_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~17_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~18_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~27_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~28_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~29_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~30_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~31_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~32_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~33_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~34_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~35_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~36_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][34]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~37_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][36]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][37]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~38_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][35]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~39_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][36]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][37]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~40_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][37]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~41_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][40]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][41]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~42_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][39]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][40]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][41]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][42]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~43_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][43]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~44_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][41]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][43]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][44]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~45_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][42]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][43]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][44]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][45]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~46_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][43]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][44]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][45]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][46]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~47_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][44]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][45]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][46]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][47]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~48_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][45]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][46]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][47]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][48]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~49_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][46]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][47]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][48]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][49]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~50_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][47]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][48]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][49]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][50]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~51_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][48]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][49]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][50]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][51]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~52_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][49]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][50]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][51]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][52]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~53_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][50]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][51]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][52]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][53]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~54_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][51]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][52]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][53]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][54]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~55_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][52]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][53]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][54]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][55]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~56_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][53]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][54]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][55]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][56]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~57_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][54]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][55]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][56]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][57]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~58_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][55]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][56]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][57]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][58]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~59_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][56]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][57]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][58]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][59]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~60_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][57]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][58]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][59]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][60]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~61_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][58]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][59]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][60]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][61]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~62_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][59]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][60]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][61]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][62]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~63_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][60]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][61]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][62]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][63]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][61]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][62]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][63]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][62]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][63]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][63]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~3_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~10_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~11_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~12_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~13_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~7_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~19_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout ;
wire \auto_signaltap_1|~GND~combout ;
wire \clk~combout ;
wire \button~combout ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \clk~clkctrl_outclk ;
wire \auto_signaltap_1|acq_data_in_reg[1]~feeder_combout ;
wire \auto_signaltap_1|acq_data_in_reg[3]~feeder_combout ;
wire \auto_signaltap_1|acq_data_in_reg[5]~feeder_combout ;
wire \auto_signaltap_1|acq_data_in_reg[6]~feeder_combout ;
wire \auto_signaltap_1|acq_data_in_reg[7]~feeder_combout ;
wire \auto_signaltap_1|acq_data_in_reg[9]~feeder_combout ;
wire \auto_signaltap_1|acq_data_in_reg[10]~feeder_combout ;
wire \auto_signaltap_1|acq_data_in_reg[11]~feeder_combout ;
wire \auto_signaltap_1|acq_data_in_reg[12]~feeder_combout ;
wire \auto_signaltap_1|acq_data_in_reg[13]~feeder_combout ;
wire \auto_signaltap_1|acq_data_in_reg[14]~feeder_combout ;
wire \auto_signaltap_1|acq_data_in_reg[16]~feeder_combout ;
wire \auto_signaltap_1|acq_data_in_reg[18]~feeder_combout ;
wire \auto_signaltap_1|acq_data_in_reg[20]~feeder_combout ;
wire \auto_signaltap_1|acq_data_in_reg[21]~feeder_combout ;
wire \auto_signaltap_1|acq_data_in_reg[23]~feeder_combout ;
wire \auto_signaltap_1|acq_data_in_reg[24]~feeder_combout ;
wire \auto_signaltap_1|acq_data_in_reg[25]~feeder_combout ;
wire \auto_signaltap_1|acq_data_in_reg[26]~feeder_combout ;
wire \auto_signaltap_1|acq_data_in_reg[27]~feeder_combout ;
wire \auto_signaltap_1|acq_data_in_reg[30]~feeder_combout ;
wire \auto_signaltap_1|acq_data_in_reg[31]~feeder_combout ;
wire \auto_signaltap_1|acq_data_in_reg[32]~feeder_combout ;
wire \auto_signaltap_1|acq_data_in_reg[41]~feeder_combout ;
wire \auto_signaltap_1|acq_data_in_reg[54]~feeder_combout ;
wire \auto_signaltap_1|acq_data_in_reg[42]~feeder_combout ;
wire \auto_signaltap_1|acq_data_in_reg[55]~feeder_combout ;
wire \auto_signaltap_1|acq_data_in_reg[43]~feeder_combout ;
wire \auto_signaltap_1|acq_data_in_reg[56]~feeder_combout ;
wire \auto_signaltap_1|acq_data_in_reg[44]~feeder_combout ;
wire \auto_signaltap_1|acq_data_in_reg[57]~feeder_combout ;
wire \auto_signaltap_1|acq_data_in_reg[34]~feeder_combout ;
wire \auto_signaltap_1|acq_data_in_reg[47]~feeder_combout ;
wire \auto_signaltap_1|acq_data_in_reg[37]~feeder_combout ;
wire \auto_signaltap_1|acq_data_in_reg[50]~feeder_combout ;
wire \auto_signaltap_1|acq_data_in_reg[52]~feeder_combout ;
wire \auto_signaltap_1|acq_data_in_reg[62]~feeder_combout ;
wire \auto_signaltap_1|acq_data_in_reg[63]~feeder_combout ;
wire \auto_signaltap_1|acq_data_in_reg[46]~feeder_combout ;
wire \auto_signaltap_1|acq_data_in_reg[59]~feeder_combout ;
wire \auto_signaltap_1|acq_data_in_reg[60]~feeder_combout ;
wire \auto_signaltap_1|acq_data_in_reg[39]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][46]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][47]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][48]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][49]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][50]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][51]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][52]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][53]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][54]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][55]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][56]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][57]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][59]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][61]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][62]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][63]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][34]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][36]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][37]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][37]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][41]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][40]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][41]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][42]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][43]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][43]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][44]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][43]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][44]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][45]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][44]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][45]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][46]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][45]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][46]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][47]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][46]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][48]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][47]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][49]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][48]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][50]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][49]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][51]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][50]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][52]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][51]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][53]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][52]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][54]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][53]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][55]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][54]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][56]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][55]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][57]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][56]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][58]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][57]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][58]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][59]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][58]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][59]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][60]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][59]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][60]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][61]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][60]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][61]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][62]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][61]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][62]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][63]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][62]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][63]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][63]~feeder_combout ;
wire \auto_signaltap_1|acq_data_in_reg[33]~feeder_combout ;
wire \auto_signaltap_1|acq_data_in_reg[45]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout ;
wire \count_in[0]~32_combout ;
wire \count_in[4]~42 ;
wire \count_in[5]~44 ;
wire \count_in[6]~46 ;
wire \count_in[7]~47_combout ;
wire \count_in[7]~48 ;
wire \count_in[8]~50 ;
wire \count_in[9]~51_combout ;
wire \count_in[9]~52 ;
wire \count_in[10]~54 ;
wire \count_in[11]~55_combout ;
wire \count_in[11]~56 ;
wire \count_in[12]~58 ;
wire \count_in[13]~59_combout ;
wire \count_in[13]~60 ;
wire \count_in[14]~61_combout ;
wire \count_in[14]~62 ;
wire \count_in[15]~63_combout ;
wire \count_in[15]~64 ;
wire \count_in[16]~65_combout ;
wire \counter[0]~1_combout ;
wire \count_in[12]~57_combout ;
wire \counter[0]~0_combout ;
wire \count_in[16]~66 ;
wire \count_in[17]~67_combout ;
wire \count_in[17]~68 ;
wire \count_in[18]~69_combout ;
wire \counter[0]~2_combout ;
wire \counter[0]~4_combout ;
wire \reset~combout ;
wire \count_in[13]~34_combout ;
wire \count_in[0]~33 ;
wire \count_in[1]~35_combout ;
wire \count_in[1]~36 ;
wire \count_in[2]~37_combout ;
wire \count_in[2]~38 ;
wire \count_in[3]~40 ;
wire \count_in[4]~41_combout ;
wire \count_in[18]~70 ;
wire \count_in[19]~72 ;
wire \count_in[20]~73_combout ;
wire \count_in[20]~74 ;
wire \count_in[21]~76 ;
wire \count_in[22]~78 ;
wire \count_in[23]~79_combout ;
wire \count_in[23]~80 ;
wire \count_in[24]~82 ;
wire \count_in[25]~83_combout ;
wire \count_in[25]~84 ;
wire \count_in[26]~86 ;
wire \count_in[27]~87_combout ;
wire \count_in[27]~88 ;
wire \count_in[28]~90 ;
wire \count_in[29]~91_combout ;
wire \count_in[29]~92 ;
wire \count_in[30]~93_combout ;
wire \count_in[30]~94 ;
wire \count_in[31]~95_combout ;
wire \count_in[5]~43_combout ;
wire \counter[0]~7_combout ;
wire \count_in[26]~85_combout ;
wire \count_in[24]~81_combout ;
wire \counter[0]~5_combout ;
wire \counter[0]~6_combout ;
wire \counter[0]~9_combout ;
wire \rejim_1|Selector19~0_combout ;
wire \counter[0]~10_combout ;
wire \rejim_1|r_task~5_combout ;
wire \rejim_1|r_task~5clkctrl_outclk ;
wire \rejim_1|r_task~combout ;
wire \r~0_combout ;
wire \rejim_1|Selector19~1_combout ;
wire \rejim_1|Selector19~2_combout ;
wire \rejim_1|Selector19~2clkctrl_outclk ;
wire \rejim_1|Selector12~0_combout ;
wire \rejim_1|Decoder0~0_combout ;
wire \rejim_1|Selector20~0_combout ;
wire \rejim_1|Selector20~0clkctrl_outclk ;
wire \rejim_1|Decoder0~1_combout ;
wire \rejim_1|Decoder0~2_combout ;
wire \rejim_1|Decoder0~3_combout ;
wire \rejim_1|Selector11~0_combout ;
wire \rejim_1|Selector0~1_combout ;
wire \rejim_1|Selector0~1clkctrl_outclk ;
wire \rejim_1|Selector13~2_combout ;
wire \rejim_1|g_task~4_combout ;
wire \rejim_1|g_task~combout ;
wire \rejim_1|Selector5~2_combout ;
wire \rejim_1|Decoder1~0_combout ;
wire \rejim_1|Selector18~0_combout ;
wire \rejim_1|Selector18~0clkctrl_outclk ;
wire \rejim_1|Decoder1~1_combout ;
wire \rejim_1|Decoder1~2_combout ;
wire \rejim_1|Decoder1~3_combout ;
wire \rejim_1|Selector13~3_combout ;
wire \altera_reserved_tms~combout ;
wire \altera_reserved_tck~combout ;
wire \altera_reserved_tdi~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~10 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4_combout ;
wire \QIC_SIGNALTAP_GND~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~28_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~31_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~24_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~25_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~26_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~27_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_shift_enable~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~regout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|tdo~0_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|tdo~1_combout ;
wire \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|tdo~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ;
wire \altera_internal_jtag~TDO ;
wire [31:0] count_in;
wire [4:0] \rejim_1|red ;
wire [2:0] \rejim_1|register_green ;
wire [2:0] \rejim_1|register_red ;
wire [4:0] \rejim_1|green ;
wire [1:0] counter;
wire [18:0] \auto_signaltap_1|acq_trigger_in_reg ;
wire [63:0] \auto_signaltap_1|acq_data_in_reg ;
wire [10:0] \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed ;
wire [0:0] \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|current_segment_delayed ;
wire [3:0] \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|condition_delay_reg ;
wire [10:0] \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed ;
wire [3:0] \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs ;
wire [56:0] \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs ;
wire [9:0] \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs ;
wire [11:0] \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count ;
wire [10:0] \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig ;
wire [11:0] \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter ;
wire [10:0] \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs ;
wire [0:0] \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr ;
wire [22:0] \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq ;
wire [5:0] \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q ;
wire [10:0] \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q ;
wire [63:0] \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs ;
wire [22:0] \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs ;
wire [4:0] \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q ;
wire [0:0] \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|safe_q ;
wire [22:0] \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs ;
wire [3:0] \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter ;
wire [3:0] \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR ;
wire [16:0] \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|dffs ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg ;
wire [9:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg ;
wire [8:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt ;
wire [15:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR ;

wire [1:0] \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a60_PORTADATAOUT_bus ;
wire [1:0] \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a62_PORTADATAOUT_bus ;

assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0~portadataout  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [0];
assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a1  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [1];

assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2~portadataout  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus [0];
assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a3  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus [1];

assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4~portadataout  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus [0];
assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a5  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus [1];

assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6~portadataout  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus [0];
assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a7  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus [1];

assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8~portadataout  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8_PORTADATAOUT_bus [0];
assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a9  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8_PORTADATAOUT_bus [1];

assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10~portadataout  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10_PORTADATAOUT_bus [0];
assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a11  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10_PORTADATAOUT_bus [1];

assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12~portadataout  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12_PORTADATAOUT_bus [0];
assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a13  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12_PORTADATAOUT_bus [1];

assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14~portadataout  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14_PORTADATAOUT_bus [0];
assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a15  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14_PORTADATAOUT_bus [1];

assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16~portadataout  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16_PORTADATAOUT_bus [0];
assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a17  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16_PORTADATAOUT_bus [1];

assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18~portadataout  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus [0];
assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a19  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus [1];

assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20~portadataout  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20_PORTADATAOUT_bus [0];
assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a21  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20_PORTADATAOUT_bus [1];

assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22~portadataout  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22_PORTADATAOUT_bus [0];
assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a23  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22_PORTADATAOUT_bus [1];

assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24~portadataout  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24_PORTADATAOUT_bus [0];
assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a25  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24_PORTADATAOUT_bus [1];

assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26~portadataout  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26_PORTADATAOUT_bus [0];
assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a27  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26_PORTADATAOUT_bus [1];

assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28~portadataout  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28_PORTADATAOUT_bus [0];
assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a29  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28_PORTADATAOUT_bus [1];

assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30~portadataout  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30_PORTADATAOUT_bus [0];
assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a31  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30_PORTADATAOUT_bus [1];

assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32~portadataout  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32_PORTADATAOUT_bus [0];
assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a33  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32_PORTADATAOUT_bus [1];

assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34~portadataout  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34_PORTADATAOUT_bus [0];
assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a35  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34_PORTADATAOUT_bus [1];

assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36~portadataout  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36_PORTADATAOUT_bus [0];
assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a37  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36_PORTADATAOUT_bus [1];

assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38~portadataout  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38_PORTADATAOUT_bus [0];
assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a39  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38_PORTADATAOUT_bus [1];

assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40~portadataout  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40_PORTADATAOUT_bus [0];
assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a41  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40_PORTADATAOUT_bus [1];

assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42~portadataout  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42_PORTADATAOUT_bus [0];
assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a43  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42_PORTADATAOUT_bus [1];

assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44~portadataout  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44_PORTADATAOUT_bus [0];
assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a45  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44_PORTADATAOUT_bus [1];

assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46~portadataout  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46_PORTADATAOUT_bus [0];
assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a47  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46_PORTADATAOUT_bus [1];

assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48~portadataout  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48_PORTADATAOUT_bus [0];
assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a49  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48_PORTADATAOUT_bus [1];

assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50~portadataout  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50_PORTADATAOUT_bus [0];
assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a51  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50_PORTADATAOUT_bus [1];

assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52~portadataout  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52_PORTADATAOUT_bus [0];
assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a53  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52_PORTADATAOUT_bus [1];

assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54~portadataout  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54_PORTADATAOUT_bus [0];
assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a55  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54_PORTADATAOUT_bus [1];

assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56~portadataout  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56_PORTADATAOUT_bus [0];
assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a57  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56_PORTADATAOUT_bus [1];

assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58~portadataout  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58_PORTADATAOUT_bus [0];
assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a59  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58_PORTADATAOUT_bus [1];

assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a60~portadataout  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a60_PORTADATAOUT_bus [0];
assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a61  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a60_PORTADATAOUT_bus [1];

assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a62~portadataout  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a62_PORTADATAOUT_bus [0];
assign \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a63  = \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a62_PORTADATAOUT_bus [1];

// Location: LCFF_X23_Y23_N21
cycloneii_lcell_ff \count_in[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\count_in[10]~53_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\count_in[13]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(count_in[10]));

// Location: LCFF_X23_Y22_N7
cycloneii_lcell_ff \count_in[19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\count_in[19]~71_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\count_in[13]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(count_in[19]));

// Location: LCFF_X23_Y22_N11
cycloneii_lcell_ff \count_in[21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\count_in[21]~75_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\count_in[13]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(count_in[21]));

// Location: LCFF_X23_Y22_N13
cycloneii_lcell_ff \count_in[22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\count_in[22]~77_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\count_in[13]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(count_in[22]));

// Location: LCFF_X23_Y22_N25
cycloneii_lcell_ff \count_in[28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\count_in[28]~89_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\count_in[13]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(count_in[28]));

// Location: LCFF_X23_Y23_N7
cycloneii_lcell_ff \count_in[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\count_in[3]~39_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\count_in[13]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(count_in[3]));

// Location: LCFF_X23_Y23_N13
cycloneii_lcell_ff \count_in[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\count_in[6]~45_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\count_in[13]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(count_in[6]));

// Location: LCFF_X23_Y23_N17
cycloneii_lcell_ff \count_in[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\count_in[8]~49_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\count_in[13]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(count_in[8]));

// Location: LCCOMB_X23_Y23_N6
cycloneii_lcell_comb \count_in[3]~39 (
// Equation(s):
// \count_in[3]~39_combout  = (count_in[3] & (!\count_in[2]~38 )) # (!count_in[3] & ((\count_in[2]~38 ) # (GND)))
// \count_in[3]~40  = CARRY((!\count_in[2]~38 ) # (!count_in[3]))

	.dataa(count_in[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\count_in[2]~38 ),
	.combout(\count_in[3]~39_combout ),
	.cout(\count_in[3]~40 ));
// synopsys translate_off
defparam \count_in[3]~39 .lut_mask = 16'h5A5F;
defparam \count_in[3]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N12
cycloneii_lcell_comb \count_in[6]~45 (
// Equation(s):
// \count_in[6]~45_combout  = (count_in[6] & (\count_in[5]~44  $ (GND))) # (!count_in[6] & (!\count_in[5]~44  & VCC))
// \count_in[6]~46  = CARRY((count_in[6] & !\count_in[5]~44 ))

	.dataa(count_in[6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\count_in[5]~44 ),
	.combout(\count_in[6]~45_combout ),
	.cout(\count_in[6]~46 ));
// synopsys translate_off
defparam \count_in[6]~45 .lut_mask = 16'hA50A;
defparam \count_in[6]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N16
cycloneii_lcell_comb \count_in[8]~49 (
// Equation(s):
// \count_in[8]~49_combout  = (count_in[8] & (\count_in[7]~48  $ (GND))) # (!count_in[8] & (!\count_in[7]~48  & VCC))
// \count_in[8]~50  = CARRY((count_in[8] & !\count_in[7]~48 ))

	.dataa(count_in[8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\count_in[7]~48 ),
	.combout(\count_in[8]~49_combout ),
	.cout(\count_in[8]~50 ));
// synopsys translate_off
defparam \count_in[8]~49 .lut_mask = 16'hA50A;
defparam \count_in[8]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N20
cycloneii_lcell_comb \count_in[10]~53 (
// Equation(s):
// \count_in[10]~53_combout  = (count_in[10] & (\count_in[9]~52  $ (GND))) # (!count_in[10] & (!\count_in[9]~52  & VCC))
// \count_in[10]~54  = CARRY((count_in[10] & !\count_in[9]~52 ))

	.dataa(count_in[10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\count_in[9]~52 ),
	.combout(\count_in[10]~53_combout ),
	.cout(\count_in[10]~54 ));
// synopsys translate_off
defparam \count_in[10]~53 .lut_mask = 16'hA50A;
defparam \count_in[10]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N6
cycloneii_lcell_comb \count_in[19]~71 (
// Equation(s):
// \count_in[19]~71_combout  = (count_in[19] & (!\count_in[18]~70 )) # (!count_in[19] & ((\count_in[18]~70 ) # (GND)))
// \count_in[19]~72  = CARRY((!\count_in[18]~70 ) # (!count_in[19]))

	.dataa(count_in[19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\count_in[18]~70 ),
	.combout(\count_in[19]~71_combout ),
	.cout(\count_in[19]~72 ));
// synopsys translate_off
defparam \count_in[19]~71 .lut_mask = 16'h5A5F;
defparam \count_in[19]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N10
cycloneii_lcell_comb \count_in[21]~75 (
// Equation(s):
// \count_in[21]~75_combout  = (count_in[21] & (!\count_in[20]~74 )) # (!count_in[21] & ((\count_in[20]~74 ) # (GND)))
// \count_in[21]~76  = CARRY((!\count_in[20]~74 ) # (!count_in[21]))

	.dataa(count_in[21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\count_in[20]~74 ),
	.combout(\count_in[21]~75_combout ),
	.cout(\count_in[21]~76 ));
// synopsys translate_off
defparam \count_in[21]~75 .lut_mask = 16'h5A5F;
defparam \count_in[21]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N12
cycloneii_lcell_comb \count_in[22]~77 (
// Equation(s):
// \count_in[22]~77_combout  = (count_in[22] & (\count_in[21]~76  $ (GND))) # (!count_in[22] & (!\count_in[21]~76  & VCC))
// \count_in[22]~78  = CARRY((count_in[22] & !\count_in[21]~76 ))

	.dataa(count_in[22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\count_in[21]~76 ),
	.combout(\count_in[22]~77_combout ),
	.cout(\count_in[22]~78 ));
// synopsys translate_off
defparam \count_in[22]~77 .lut_mask = 16'hA50A;
defparam \count_in[22]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N24
cycloneii_lcell_comb \count_in[28]~89 (
// Equation(s):
// \count_in[28]~89_combout  = (count_in[28] & (\count_in[27]~88  $ (GND))) # (!count_in[28] & (!\count_in[27]~88  & VCC))
// \count_in[28]~90  = CARRY((count_in[28] & !\count_in[27]~88 ))

	.dataa(count_in[28]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\count_in[27]~88 ),
	.combout(\count_in[28]~89_combout ),
	.cout(\count_in[28]~90 ));
// synopsys translate_off
defparam \count_in[28]~89 .lut_mask = 16'hA50A;
defparam \count_in[28]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N6
cycloneii_lcell_comb \counter[0]~3 (
// Equation(s):
// \counter[0]~3_combout  = (!count_in[22] & (!count_in[23] & (!count_in[20] & !count_in[21])))

	.dataa(count_in[22]),
	.datab(count_in[23]),
	.datac(count_in[20]),
	.datad(count_in[21]),
	.cin(gnd),
	.combout(\counter[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \counter[0]~3 .lut_mask = 16'h0001;
defparam \counter[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N6
cycloneii_lcell_comb \counter[0]~8 (
// Equation(s):
// \counter[0]~8_combout  = (!count_in[8] & (!count_in[6] & (!count_in[7] & !count_in[9])))

	.dataa(count_in[8]),
	.datab(count_in[6]),
	.datac(count_in[7]),
	.datad(count_in[9]),
	.cin(gnd),
	.combout(\counter[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \counter[0]~8 .lut_mask = 16'h0001;
defparam \counter[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N8
cycloneii_lcell_comb \rejim_1|Equal3~0 (
// Equation(s):
// \rejim_1|Equal3~0_combout  = (\rejim_1|register_red [2] & (!\rejim_1|register_red [0] & !\rejim_1|register_red [1]))

	.dataa(vcc),
	.datab(\rejim_1|register_red [2]),
	.datac(\rejim_1|register_red [0]),
	.datad(\rejim_1|register_red [1]),
	.cin(gnd),
	.combout(\rejim_1|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \rejim_1|Equal3~0 .lut_mask = 16'h000C;
defparam \rejim_1|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N24
cycloneii_lcell_comb \rejim_1|r_task~4 (
// Equation(s):
// \rejim_1|r_task~4_combout  = (\rejim_1|Selector19~0_combout  & (\rejim_1|Selector13~2_combout  & ((\r~0_combout )))) # (!\rejim_1|Selector19~0_combout  & (((\rejim_1|Equal3~0_combout ) # (\r~0_combout ))))

	.dataa(\rejim_1|Selector13~2_combout ),
	.datab(\rejim_1|Selector19~0_combout ),
	.datac(\rejim_1|Equal3~0_combout ),
	.datad(\r~0_combout ),
	.cin(gnd),
	.combout(\rejim_1|r_task~4_combout ),
	.cout());
// synopsys translate_off
defparam \rejim_1|r_task~4 .lut_mask = 16'hBB30;
defparam \rejim_1|r_task~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N20
cycloneii_lcell_comb \rejim_1|Selector3~0 (
// Equation(s):
// \rejim_1|Selector3~0_combout  = (counter[0] & ((\rejim_1|register_red [0] & ((\rejim_1|register_red [1]))) # (!\rejim_1|register_red [0] & (\rejim_1|register_red [2] & !\rejim_1|register_red [1])))) # (!counter[0] & ((\rejim_1|register_red [0] $ 
// (\rejim_1|register_red [1]))))

	.dataa(counter[0]),
	.datab(\rejim_1|register_red [2]),
	.datac(\rejim_1|register_red [0]),
	.datad(\rejim_1|register_red [1]),
	.cin(gnd),
	.combout(\rejim_1|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \rejim_1|Selector3~0 .lut_mask = 16'hA558;
defparam \rejim_1|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N6
cycloneii_lcell_comb \rejim_1|Selector2~0 (
// Equation(s):
// \rejim_1|Selector2~0_combout  = (counter[0] & (\rejim_1|register_red [2] $ (((!\rejim_1|register_red [0] & !\rejim_1|register_red [1]))))) # (!counter[0] & (\rejim_1|register_red [2] & ((!\rejim_1|register_red [1]) # (!\rejim_1|register_red [0]))))

	.dataa(counter[0]),
	.datab(\rejim_1|register_red [2]),
	.datac(\rejim_1|register_red [0]),
	.datad(\rejim_1|register_red [1]),
	.cin(gnd),
	.combout(\rejim_1|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \rejim_1|Selector2~0 .lut_mask = 16'h8CC6;
defparam \rejim_1|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N16
cycloneii_lcell_comb \rejim_1|Selector0~0 (
// Equation(s):
// \rejim_1|Selector0~0_combout  = (counter[0] & (((\rejim_1|Selector13~2_combout  & !\r~0_combout )) # (!\rejim_1|Selector19~0_combout )))

	.dataa(counter[0]),
	.datab(\rejim_1|Selector19~0_combout ),
	.datac(\rejim_1|Selector13~2_combout ),
	.datad(\r~0_combout ),
	.cin(gnd),
	.combout(\rejim_1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \rejim_1|Selector0~0 .lut_mask = 16'h22A2;
defparam \rejim_1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N20
cycloneii_lcell_comb \rejim_1|Selector10~0 (
// Equation(s):
// \rejim_1|Selector10~0_combout  = (\rejim_1|register_green [2] & ((\rejim_1|register_green [1] & ((!\rejim_1|register_green [0]))) # (!\rejim_1|register_green [1] & ((\rejim_1|register_green [0]) # (!counter[0]))))) # (!\rejim_1|register_green [2] & 
// (\rejim_1|register_green [1] & (counter[0] & \rejim_1|register_green [0])))

	.dataa(\rejim_1|register_green [2]),
	.datab(\rejim_1|register_green [1]),
	.datac(counter[0]),
	.datad(\rejim_1|register_green [0]),
	.cin(gnd),
	.combout(\rejim_1|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \rejim_1|Selector10~0 .lut_mask = 16'h628A;
defparam \rejim_1|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N6
cycloneii_lcell_comb \rejim_1|Selector4~0 (
// Equation(s):
// \rejim_1|Selector4~0_combout  = (\rejim_1|register_green [0]) # ((\rejim_1|register_green [2] & (!\rejim_1|register_green [1] & counter[0])))

	.dataa(\rejim_1|register_green [2]),
	.datab(\rejim_1|register_green [1]),
	.datac(counter[0]),
	.datad(\rejim_1|register_green [0]),
	.cin(gnd),
	.combout(\rejim_1|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \rejim_1|Selector4~0 .lut_mask = 16'hFF20;
defparam \rejim_1|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N8
cycloneii_lcell_comb \rejim_1|r_task~6 (
// Equation(s):
// \rejim_1|r_task~6_combout  = (\reset~combout  & (((\rejim_1|g_task~combout  & !\rejim_1|Selector13~2_combout )) # (!\rejim_1|r_task~combout )))

	.dataa(\rejim_1|g_task~combout ),
	.datab(\rejim_1|Selector13~2_combout ),
	.datac(\rejim_1|r_task~combout ),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\rejim_1|r_task~6_combout ),
	.cout());
// synopsys translate_off
defparam \rejim_1|r_task~6 .lut_mask = 16'h2F00;
defparam \rejim_1|r_task~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N12
cycloneii_lcell_comb \rejim_1|register_green[0] (
// Equation(s):
// \rejim_1|register_green [0] = (GLOBAL(\rejim_1|Selector0~1clkctrl_outclk ) & ((\rejim_1|register_green [0]))) # (!GLOBAL(\rejim_1|Selector0~1clkctrl_outclk ) & (!\rejim_1|Selector4~0_combout ))

	.dataa(\rejim_1|Selector4~0_combout ),
	.datab(vcc),
	.datac(\rejim_1|Selector0~1clkctrl_outclk ),
	.datad(\rejim_1|register_green [0]),
	.cin(gnd),
	.combout(\rejim_1|register_green [0]),
	.cout());
// synopsys translate_off
defparam \rejim_1|register_green[0] .lut_mask = 16'hF505;
defparam \rejim_1|register_green[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N20
cycloneii_lcell_comb \r~0_wirecell (
// Equation(s):
// \r~0_wirecell_combout  = !\r~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\r~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\r~0_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \r~0_wirecell .lut_mask = 16'h0F0F;
defparam \r~0_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: JTAG_X1_Y19_N0
cycloneii_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~combout ),
	.tck(\altera_reserved_tck~combout ),
	.tdi(\altera_reserved_tdi~combout ),
	.ntrst(gnd),
	.tdoutap(gnd),
	.tdouser(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LCFF_X34_Y21_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]));

// Location: LCFF_X38_Y16_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]));

// Location: LCFF_X38_Y16_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]));

// Location: LCFF_X38_Y16_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]));

// Location: LCFF_X38_Y16_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]));

// Location: LCFF_X38_Y16_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]));

// Location: LCFF_X34_Y21_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]));

// Location: LCCOMB_X38_Y16_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 .lut_mask = 16'h33CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 .lut_mask = 16'h3C3F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 .lut_mask = 16'hC30C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 .lut_mask = 16'h5A5F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 .lut_mask = 16'hF00F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X40_Y21_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ));

// Location: LCFF_X37_Y21_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]));

// Location: LCFF_X38_Y20_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]));

// Location: LCFF_X38_Y16_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]));

// Location: LCCOMB_X38_Y20_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .lut_mask = 16'hFC0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .lut_mask = 16'h080E;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .lut_mask = 16'h0F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~16 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~16 .lut_mask = 16'hC000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~19 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~19 .lut_mask = 16'h41FA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~20 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~19_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~20 .lut_mask = 16'hA420;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y20_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]));

// Location: LCCOMB_X38_Y20_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .lut_mask = 16'hFCFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y16_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]));

// Location: LCCOMB_X38_Y16_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4 .lut_mask = 16'hC001;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5 .lut_mask = 16'h0222;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .lut_mask = 16'h0CCC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .lut_mask = 16'hECA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7 .lut_mask = 16'hFC0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~7_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8 .lut_mask = 16'hECFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y21_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout ));

// Location: LCFF_X34_Y21_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]));

// Location: LCCOMB_X34_Y21_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .lut_mask = 16'h5AF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .lut_mask = 16'h5000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y20_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]));

// Location: LCCOMB_X38_Y20_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .lut_mask = 16'h3300;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .lut_mask = 16'hCD0D;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .lut_mask = 16'h004C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y16_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]));

// Location: LCCOMB_X38_Y16_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 .lut_mask = 16'hECA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~17 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~17 .lut_mask = 16'hFFFE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0C0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~23 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~23 .lut_mask = 16'h0028;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y20_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]));

// Location: LCCOMB_X38_Y20_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .lut_mask = 16'hFFCC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .lut_mask = 16'h3311;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y16_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]));

// Location: LCCOMB_X38_Y16_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .lut_mask = 16'hF888;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .lut_mask = 16'h00CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 .lut_mask = 16'h005D;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 .lut_mask = 16'h0044;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 .lut_mask = 16'h3230;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16 .lut_mask = 16'hFFA8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~22 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~17_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~22 .lut_mask = 16'h88F8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~23 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~23 .lut_mask = 16'hFF08;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~29 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~29 .lut_mask = 16'hA022;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~30 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~30_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~30 .lut_mask = 16'hDC42;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y22_N21
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.sdata(\auto_signaltap_1|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [0]));

// Location: LCFF_X38_Y22_N25
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.sdata(\auto_signaltap_1|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [2]));

// Location: LCFF_X38_Y22_N29
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.sdata(\auto_signaltap_1|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [4]));

// Location: LCFF_X38_Y22_N23
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.sdata(\auto_signaltap_1|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [1]));

// Location: LCFF_X38_Y22_N27
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.sdata(\auto_signaltap_1|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[4]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [3]));

// Location: LCFF_X43_Y25_N11
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~11_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [1]));

// Location: LCFF_X43_Y25_N13
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~13_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [2]));

// Location: LCFF_X43_Y25_N15
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~15_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [3]));

// Location: LCFF_X43_Y25_N17
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~17_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [4]));

// Location: LCFF_X43_Y25_N19
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~19_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [5]));

// Location: LCFF_X43_Y25_N21
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~21_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [6]));

// Location: LCFF_X43_Y25_N23
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~23_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [7]));

// Location: LCFF_X43_Y25_N25
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~25_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [8]));

// Location: LCFF_X43_Y25_N27
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~27_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [9]));

// Location: LCFF_X43_Y25_N29
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~29_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [10]));

// Location: LCFF_X43_Y25_N31
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~31_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [11]));

// Location: LCCOMB_X38_Y22_N20
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.cout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N22
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.cout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N24
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.cout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N26
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.cout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N28
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.cout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N30
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT ),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0 .lut_mask = 16'hF0F0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N0
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ),
	.cout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 ));
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0 .lut_mask = 16'h33CC;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N2
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 ),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout ),
	.cout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~3 ));
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N4
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~3 ),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout ),
	.cout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 ));
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4 .lut_mask = 16'hC30C;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N6
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 ),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout ),
	.cout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~7 ));
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N8
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~7 ),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout ),
	.cout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 ));
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8 .lut_mask = 16'hA50A;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N10
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 ),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ),
	.cout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~11 ));
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N12
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~11 ),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout ),
	.cout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13 ));
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12 .lut_mask = 16'hC30C;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N14
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13 ),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout ),
	.cout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~15 ));
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N16
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~15 ),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout ),
	.cout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17 ));
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16 .lut_mask = 16'hA50A;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N18
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17 ),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18_combout ),
	.cout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~19 ));
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N20
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~regout ),
	.cin(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~19 ),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20 .lut_mask = 16'hF00F;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N8
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout ),
	.cout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1 ));
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0 .lut_mask = 16'h33CC;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N10
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1 ),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout ),
	.cout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~3 ));
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N12
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~3 ),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout ),
	.cout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6 ));
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 .lut_mask = 16'hC30C;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N14
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6 ),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout ),
	.cout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9 ));
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N16
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9 ),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout ),
	.cout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~12 ));
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11 .lut_mask = 16'hC30C;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N18
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~12 ),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout ),
	.cout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~15 ));
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N20
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~15 ),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout ),
	.cout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18 ));
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 .lut_mask = 16'hC30C;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N22
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18 ),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout ),
	.cout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21 ));
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N24
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21 ),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23_combout ),
	.cout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~24 ));
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23 .lut_mask = 16'hC30C;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N26
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~24 ),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26_combout ),
	.cout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~27 ));
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N28
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~27 ),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_combout ),
	.cout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30 ));
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29 .lut_mask = 16'hA50A;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N30
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~32 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [11]),
	.cin(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30 ),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~32_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~32 .lut_mask = 16'h0FF0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N10
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~11 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~11_combout ),
	.cout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~12 ));
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~11 .lut_mask = 16'h9988;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N12
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~13 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~12 ),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~13_combout ),
	.cout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~14 ));
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~13 .lut_mask = 16'hA55F;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N14
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~15 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~14 ),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~15_combout ),
	.cout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~16 ));
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~15 .lut_mask = 16'h3C0C;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N16
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~17 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~16 ),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~17_combout ),
	.cout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~18 ));
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~17 .lut_mask = 16'hC33F;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N18
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~19 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~18 ),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~19_combout ),
	.cout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~20 ));
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~19 .lut_mask = 16'h5A0A;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N20
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~21 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~20 ),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~21_combout ),
	.cout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~22 ));
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~21 .lut_mask = 16'hC33F;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N22
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~23 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~22 ),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~23_combout ),
	.cout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~24 ));
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~23 .lut_mask = 16'h5A0A;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N24
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~25 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~24 ),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~25_combout ),
	.cout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~26 ));
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~25 .lut_mask = 16'hA55F;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N26
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~27 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~26 ),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~27_combout ),
	.cout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~28 ));
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~27 .lut_mask = 16'h3C0C;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N28
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~29 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~28 ),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~29_combout ),
	.cout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~30 ));
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~29 .lut_mask = 16'hC33F;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N30
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~31 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~30 ),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~31_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~31 .lut_mask = 16'hF0F0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X37_Y22_N21
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.sdata(\auto_signaltap_1|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~0_combout ),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|safe_q [0]));

// Location: LCCOMB_X37_Y22_N20
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|safe_q [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.cout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N22
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0 .lut_mask = 16'hF0F0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X13_Y19
cycloneii_ram_block \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~regout ,\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~regout }),
	.portbaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .logical_ram_name = "sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_a_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_a_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_a_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_a_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_a_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_a_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_a_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_a_first_bit_number = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_a_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_a_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_b_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_b_address_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_b_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_b_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_b_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_b_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_b_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_b_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_b_first_bit_number = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_b_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_b_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .ram_block_type = "M4K";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCFF_X36_Y22_N13
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.sdata(\auto_signaltap_1|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [0]));

// Location: LCFF_X36_Y22_N15
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.sdata(\auto_signaltap_1|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [1]));

// Location: LCFF_X36_Y22_N23
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~combout ),
	.sdata(\auto_signaltap_1|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [5]));

// Location: LCFF_X36_Y22_N21
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.sdata(\auto_signaltap_1|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [4]));

// Location: LCFF_X36_Y22_N19
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.sdata(\auto_signaltap_1|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [3]));

// Location: LCFF_X36_Y22_N17
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit1a[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.sdata(\auto_signaltap_1|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [2]));

// Location: LCFF_X35_Y22_N1
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.sdata(\auto_signaltap_1|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]));

// Location: LCFF_X35_Y22_N3
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.sdata(\auto_signaltap_1|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1]));

// Location: LCFF_X35_Y22_N5
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.sdata(\auto_signaltap_1|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2]));

// Location: LCFF_X35_Y22_N7
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.sdata(\auto_signaltap_1|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3]));

// Location: LCFF_X35_Y22_N9
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.sdata(\auto_signaltap_1|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4]));

// Location: LCFF_X35_Y22_N11
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout ),
	.sdata(\auto_signaltap_1|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5]));

// Location: LCFF_X35_Y22_N13
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout ),
	.sdata(\auto_signaltap_1|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6]));

// Location: LCFF_X35_Y22_N15
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~combout ),
	.sdata(\auto_signaltap_1|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7]));

// Location: LCFF_X35_Y22_N17
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~combout ),
	.sdata(\auto_signaltap_1|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8]));

// Location: LCFF_X35_Y22_N19
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~combout ),
	.sdata(\auto_signaltap_1|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9]));

// Location: LCFF_X35_Y22_N21
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit1a[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~combout ),
	.sdata(\auto_signaltap_1|~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10]));

// Location: LCCOMB_X36_Y22_N12
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.cout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N14
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.cout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N16
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.cout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N18
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.cout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N20
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.cout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N22
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [5]),
	.cin(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~COUT ),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5 .lut_mask = 16'h0FF0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N0
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.cout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N2
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.cout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N4
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.cout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N6
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.cout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N8
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT ),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.cout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N10
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT ),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout ),
	.cout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N12
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT ),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout ),
	.cout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 .lut_mask = 16'hA50A;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N14
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT ),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~combout ),
	.cout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT ));
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N16
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT ),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~combout ),
	.cout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT ));
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8 .lut_mask = 16'hA50A;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N18
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT ),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~combout ),
	.cout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~COUT ));
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N20
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~COUT ),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10 .lut_mask = 16'hA5A5;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X13_Y16
cycloneii_ram_block \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~regout ,\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~regout }),
	.portbaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .logical_ram_name = "sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_a_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_a_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_a_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_a_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_a_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_a_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_a_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_a_first_bit_number = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_a_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_a_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_b_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_b_address_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_b_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_b_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_b_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_b_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_b_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_b_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_b_first_bit_number = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_b_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_b_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .ram_block_type = "M4K";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X13_Y24
cycloneii_ram_block \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~regout ,\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~regout }),
	.portbaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .logical_ram_name = "sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_a_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_a_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_a_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_a_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_a_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_a_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_a_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_a_first_bit_number = 4;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_a_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_a_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_b_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_b_address_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_b_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_b_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_b_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_b_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_b_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_b_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_b_first_bit_number = 4;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_b_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_b_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .ram_block_type = "M4K";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X13_Y21
cycloneii_ram_block \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~regout ,\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~regout }),
	.portbaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .logical_ram_name = "sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_a_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_a_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_a_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_a_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_a_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_a_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_a_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_a_first_bit_number = 6;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_a_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_a_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_b_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_b_address_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_b_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_b_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_b_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_b_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_b_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_b_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_b_first_bit_number = 6;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_b_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_b_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .ram_block_type = "M4K";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X13_Y20
cycloneii_ram_block \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~regout ,\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~regout }),
	.portbaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .logical_ram_name = "sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_a_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_a_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_a_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_a_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_a_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_a_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_a_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_a_first_bit_number = 8;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_a_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_a_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_b_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_b_address_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_b_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_b_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_b_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_b_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_b_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_b_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_b_first_bit_number = 8;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_b_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_b_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .ram_block_type = "M4K";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X13_Y26
cycloneii_ram_block \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~regout ,\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~regout }),
	.portbaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .logical_ram_name = "sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_a_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_a_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_a_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_a_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_a_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_a_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_a_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_a_first_bit_number = 10;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_a_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_a_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_b_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_b_address_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_b_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_b_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_b_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_b_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_b_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_b_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_b_first_bit_number = 10;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_b_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_b_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .ram_block_type = "M4K";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X13_Y18
cycloneii_ram_block \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~regout ,\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~regout }),
	.portbaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .logical_ram_name = "sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_a_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_a_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_a_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_a_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_a_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_a_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_a_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_a_first_bit_number = 12;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_a_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_a_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_b_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_b_address_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_b_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_b_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_b_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_b_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_b_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_b_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_b_first_bit_number = 12;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_b_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_b_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .ram_block_type = "M4K";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X13_Y23
cycloneii_ram_block \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~regout ,\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~regout }),
	.portbaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .logical_ram_name = "sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_a_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_a_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_a_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_a_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_a_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_a_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_a_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_a_first_bit_number = 14;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_a_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_a_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_b_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_b_address_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_b_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_b_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_b_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_b_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_b_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_b_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_b_first_bit_number = 14;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_b_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_b_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .ram_block_type = "M4K";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X13_Y25
cycloneii_ram_block \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~regout ,\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~regout }),
	.portbaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .logical_ram_name = "sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_a_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_a_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_a_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_a_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_a_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_a_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_a_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_a_first_bit_number = 16;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_a_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_a_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_b_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_b_address_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_b_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_b_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_b_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_b_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_b_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_b_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_b_first_bit_number = 16;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_b_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_b_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .ram_block_type = "M4K";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y22
cycloneii_ram_block \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~regout ,\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~regout }),
	.portbaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .logical_ram_name = "sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_a_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_a_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_a_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_a_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_a_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_a_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_a_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_a_first_bit_number = 18;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_a_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_a_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_b_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_b_address_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_b_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_b_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_b_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_b_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_b_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_b_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_b_first_bit_number = 18;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_b_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_b_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .ram_block_type = "M4K";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y25
cycloneii_ram_block \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~regout ,\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~regout }),
	.portbaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .logical_ram_name = "sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_a_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_a_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_a_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_a_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_a_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_a_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_a_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_a_first_bit_number = 20;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_a_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_a_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_b_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_b_address_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_b_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_b_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_b_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_b_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_b_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_b_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_b_first_bit_number = 20;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_b_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_b_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .ram_block_type = "M4K";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y21
cycloneii_ram_block \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~regout ,\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~regout }),
	.portbaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .logical_ram_name = "sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_a_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_a_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_a_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_a_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_a_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_a_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_a_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_a_first_bit_number = 22;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_a_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_a_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_b_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_b_address_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_b_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_b_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_b_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_b_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_b_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_b_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_b_first_bit_number = 22;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_b_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_b_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .ram_block_type = "M4K";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X13_Y22
cycloneii_ram_block \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~regout ,\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~regout }),
	.portbaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .logical_ram_name = "sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_a_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_a_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_a_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_a_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_a_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_a_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_a_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_a_first_bit_number = 24;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_a_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_a_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_b_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_b_address_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_b_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_b_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_b_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_b_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_b_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_b_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_b_first_bit_number = 24;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_b_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_b_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .ram_block_type = "M4K";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y23
cycloneii_ram_block \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~regout ,\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~regout }),
	.portbaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .logical_ram_name = "sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_a_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_a_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_a_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_a_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_a_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_a_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_a_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_a_first_bit_number = 26;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_a_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_a_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_b_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_b_address_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_b_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_b_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_b_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_b_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_b_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_b_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_b_first_bit_number = 26;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_b_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_b_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .ram_block_type = "M4K";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y24
cycloneii_ram_block \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~regout ,\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~regout }),
	.portbaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .logical_ram_name = "sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_a_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_a_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_a_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_a_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_a_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_a_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_a_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_a_first_bit_number = 28;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_a_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_a_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_b_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_b_address_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_b_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_b_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_b_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_b_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_b_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_b_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_b_first_bit_number = 28;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_b_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_b_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .ram_block_type = "M4K";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y26
cycloneii_ram_block \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~regout ,\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~regout }),
	.portbaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .logical_ram_name = "sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_a_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_a_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_a_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_a_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_a_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_a_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_a_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_a_first_bit_number = 30;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_a_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_a_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_b_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_b_address_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_b_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_b_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_b_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_b_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_b_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_b_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_b_first_bit_number = 30;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_b_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_b_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .ram_block_type = "M4K";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X52_Y24
cycloneii_ram_block \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~regout ,\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~regout }),
	.portbaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .logical_ram_name = "sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_a_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_a_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_a_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_a_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_a_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_a_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_a_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_a_first_bit_number = 32;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_a_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_a_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_b_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_b_address_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_b_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_b_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_b_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_b_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_b_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_b_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_b_first_bit_number = 32;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_b_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_b_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .ram_block_type = "M4K";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X52_Y25
cycloneii_ram_block \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35]~regout ,\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34]~regout }),
	.portbaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .logical_ram_name = "sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_a_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_a_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_a_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_a_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_a_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_a_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_a_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_a_first_bit_number = 34;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_a_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_a_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_b_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_b_address_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_b_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_b_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_b_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_b_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_b_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_b_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_b_first_bit_number = 34;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_b_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_b_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .ram_block_type = "M4K";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X52_Y21
cycloneii_ram_block \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][37]~regout ,\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36]~regout }),
	.portbaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .logical_ram_name = "sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_a_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_a_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_a_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_a_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_a_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_a_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_a_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_a_first_bit_number = 36;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_a_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_a_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_b_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_b_address_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_b_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_b_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_b_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_b_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_b_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_b_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_b_first_bit_number = 36;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_b_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_b_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .ram_block_type = "M4K";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X52_Y23
cycloneii_ram_block \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39]~regout ,\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38]~regout }),
	.portbaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .logical_ram_name = "sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_a_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_a_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_a_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_a_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_a_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_a_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_a_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_a_first_bit_number = 38;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_a_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_a_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_b_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_b_address_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_b_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_b_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_b_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_b_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_b_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_b_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_b_first_bit_number = 38;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_b_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_b_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .ram_block_type = "M4K";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X52_Y19
cycloneii_ram_block \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][41]~regout ,\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40]~regout }),
	.portbaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .logical_ram_name = "sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_a_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_a_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_a_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_a_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_a_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_a_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_a_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_a_first_bit_number = 40;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_a_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_a_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_b_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_b_address_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_b_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_b_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_b_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_b_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_b_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_b_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_b_first_bit_number = 40;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_b_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_b_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .ram_block_type = "M4K";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X52_Y18
cycloneii_ram_block \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][43]~regout ,\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][42]~regout }),
	.portbaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .logical_ram_name = "sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_a_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_a_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_a_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_a_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_a_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_a_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_a_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_a_first_bit_number = 42;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_a_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_a_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_b_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_b_address_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_b_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_b_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_b_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_b_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_b_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_b_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_b_first_bit_number = 42;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_b_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_b_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .ram_block_type = "M4K";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X52_Y20
cycloneii_ram_block \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][45]~regout ,\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][44]~regout }),
	.portbaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .logical_ram_name = "sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_a_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_a_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_a_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_a_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_a_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_a_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_a_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_a_first_bit_number = 44;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_a_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_a_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_b_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_b_address_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_b_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_b_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_b_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_b_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_b_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_b_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_b_first_bit_number = 44;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_b_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_b_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .ram_block_type = "M4K";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X52_Y22
cycloneii_ram_block \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][47]~regout ,\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][46]~regout }),
	.portbaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .logical_ram_name = "sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_a_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_a_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_a_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_a_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_a_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_a_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_a_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_a_first_bit_number = 46;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_a_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_a_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_b_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_b_address_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_b_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_b_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_b_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_b_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_b_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_b_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_b_first_bit_number = 46;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_b_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_b_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .ram_block_type = "M4K";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X52_Y17
cycloneii_ram_block \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][49]~regout ,\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][48]~regout }),
	.portbaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .logical_ram_name = "sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_a_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_a_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_a_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_a_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_a_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_a_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_a_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_a_first_bit_number = 48;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_a_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_a_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_b_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_b_address_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_b_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_b_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_b_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_b_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_b_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_b_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_b_first_bit_number = 48;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_b_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_b_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .ram_block_type = "M4K";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y20
cycloneii_ram_block \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][51]~regout ,\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][50]~regout }),
	.portbaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .logical_ram_name = "sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_a_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_a_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_a_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_a_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_a_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_a_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_a_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_a_first_bit_number = 50;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_a_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_a_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_b_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_b_address_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_b_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_b_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_b_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_b_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_b_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_b_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_b_first_bit_number = 50;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_b_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_b_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .ram_block_type = "M4K";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y19
cycloneii_ram_block \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][53]~regout ,\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][52]~regout }),
	.portbaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .logical_ram_name = "sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_a_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_a_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_a_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_a_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_a_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_a_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_a_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_a_first_bit_number = 52;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_a_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_a_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_b_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_b_address_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_b_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_b_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_b_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_b_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_b_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_b_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_b_first_bit_number = 52;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_b_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_b_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .ram_block_type = "M4K";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X52_Y16
cycloneii_ram_block \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][55]~regout ,\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][54]~regout }),
	.portbaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .logical_ram_name = "sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_a_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_a_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_a_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_a_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_a_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_a_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_a_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_a_first_bit_number = 54;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_a_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_a_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_b_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_b_address_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_b_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_b_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_b_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_b_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_b_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_b_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_b_first_bit_number = 54;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_b_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_b_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .ram_block_type = "M4K";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X13_Y17
cycloneii_ram_block \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][57]~regout ,\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][56]~regout }),
	.portbaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .logical_ram_name = "sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_a_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_a_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_a_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_a_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_a_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_a_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_a_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_a_first_bit_number = 56;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_a_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_a_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_b_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_b_address_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_b_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_b_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_b_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_b_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_b_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_b_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_b_first_bit_number = 56;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_b_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_b_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .ram_block_type = "M4K";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y16
cycloneii_ram_block \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][59]~regout ,\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][58]~regout }),
	.portbaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .logical_ram_name = "sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_a_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_a_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_a_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_a_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_a_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_a_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_a_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_a_first_bit_number = 58;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_a_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_a_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_b_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_b_address_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_b_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_b_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_b_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_b_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_b_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_b_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_b_first_bit_number = 58;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_b_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_b_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .ram_block_type = "M4K";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y18
cycloneii_ram_block \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a60 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][61]~regout ,\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][60]~regout }),
	.portbaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a60 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a60 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a60 .logical_ram_name = "sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a60 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a60 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a60 .port_a_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a60 .port_a_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a60 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a60 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a60 .port_a_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a60 .port_a_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a60 .port_a_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a60 .port_a_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a60 .port_a_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a60 .port_a_first_bit_number = 60;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a60 .port_a_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a60 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a60 .port_a_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a60 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a60 .port_b_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a60 .port_b_address_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a60 .port_b_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a60 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a60 .port_b_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a60 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a60 .port_b_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a60 .port_b_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a60 .port_b_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a60 .port_b_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a60 .port_b_first_bit_number = 60;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a60 .port_b_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a60 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a60 .port_b_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a60 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a60 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a60 .ram_block_type = "M4K";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a60 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X26_Y17
cycloneii_ram_block \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a62 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.portbaddrstall(gnd),
	.clk0(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.ena1(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [10],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [9],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [7],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [6],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [4],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [3],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [1],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][63]~regout ,\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][62]~regout }),
	.portbaddr({\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],
\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a62 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a62 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a62 .logical_ram_name = "sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_os14:auto_generated|altsyncram_0hq1:altsyncram1|ALTSYNCRAM";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a62 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a62 .operation_mode = "bidir_dual_port";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a62 .port_a_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a62 .port_a_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a62 .port_a_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a62 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a62 .port_a_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a62 .port_a_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a62 .port_a_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a62 .port_a_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a62 .port_a_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a62 .port_a_first_bit_number = 62;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a62 .port_a_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a62 .port_a_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a62 .port_a_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a62 .port_a_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a62 .port_b_address_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a62 .port_b_address_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a62 .port_b_address_width = 11;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a62 .port_b_byte_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a62 .port_b_data_in_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a62 .port_b_data_in_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a62 .port_b_data_out_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a62 .port_b_data_out_clock = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a62 .port_b_data_width = 2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a62 .port_b_first_address = 0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a62 .port_b_first_bit_number = 62;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a62 .port_b_last_address = 2047;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a62 .port_b_logical_ram_depth = 2048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a62 .port_b_logical_ram_width = 64;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a62 .port_b_read_enable_write_enable_clear = "none";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a62 .port_b_read_enable_write_enable_clock = "clock1";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a62 .ram_block_type = "M4K";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a62 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCFF_X41_Y22_N11
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|dffs [0]));

// Location: LCCOMB_X37_Y22_N10
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sdr~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sdr~0 .lut_mask = 16'h3300;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y22_N9
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [0]));

// Location: LCFF_X43_Y23_N17
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [0]));

// Location: LCFF_X37_Y20_N25
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [0]));

// Location: LCCOMB_X41_Y22_N14
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|tdo~2 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|tdo~2 .lut_mask = 16'hE2C0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N24
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|tdo~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|tdo~2_combout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|tdo~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|tdo~3 .lut_mask = 16'h3210;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|tdo~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y19_N21
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\button~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [0]));

// Location: LCFF_X16_Y19_N9
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|acq_data_in_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [1]));

// Location: LCFF_X16_Y19_N3
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(count_in[10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [2]));

// Location: LCFF_X22_Y22_N11
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|acq_data_in_reg[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [3]));

// Location: LCFF_X22_Y22_N29
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(count_in[12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [4]));

// Location: LCFF_X24_Y22_N19
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|acq_data_in_reg[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [5]));

// Location: LCFF_X23_Y21_N25
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|acq_data_in_reg[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [6]));

// Location: LCFF_X17_Y22_N9
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|acq_data_in_reg[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [7]));

// Location: LCFF_X19_Y22_N1
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(count_in[16]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [8]));

// Location: LCFF_X16_Y22_N9
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|acq_data_in_reg[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [9]));

// Location: LCFF_X19_Y22_N27
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|acq_data_in_reg[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [10]));

// Location: LCFF_X21_Y22_N25
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|acq_data_in_reg[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [11]));

// Location: LCFF_X17_Y22_N27
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|acq_data_in_reg[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [12]));

// Location: LCFF_X20_Y22_N25
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|acq_data_in_reg[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [13]));

// Location: LCFF_X21_Y22_N11
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|acq_data_in_reg[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [14]));

// Location: LCFF_X14_Y22_N25
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(count_in[22]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [15]));

// Location: LCFF_X23_Y25_N9
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|acq_data_in_reg[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [16]));

// Location: LCFF_X14_Y22_N27
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(count_in[24]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [17]));

// Location: LCFF_X27_Y22_N17
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|acq_data_in_reg[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [18]));

// Location: LCFF_X27_Y22_N19
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(count_in[26]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [19]));

// Location: LCFF_X27_Y22_N13
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|acq_data_in_reg[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [20]));

// Location: LCFF_X23_Y25_N3
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|acq_data_in_reg[21]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [21]));

// Location: LCFF_X23_Y21_N11
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(count_in[29]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [22]));

// Location: LCFF_X23_Y21_N21
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|acq_data_in_reg[23]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [23]));

// Location: LCFF_X20_Y22_N27
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|acq_data_in_reg[24]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [24]));

// Location: LCFF_X16_Y22_N11
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|acq_data_in_reg[25]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [25]));

// Location: LCFF_X25_Y23_N17
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|acq_data_in_reg[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [26]));

// Location: LCFF_X25_Y23_N27
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|acq_data_in_reg[27]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [27]));

// Location: LCFF_X25_Y24_N25
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(count_in[5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [28]));

// Location: LCFF_X25_Y23_N13
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(count_in[6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [29]));

// Location: LCFF_X25_Y26_N9
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|acq_data_in_reg[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [30]));

// Location: LCFF_X24_Y22_N13
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|acq_data_in_reg[31]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [31]));

// Location: LCFF_X25_Y24_N19
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[32] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|acq_data_in_reg[32]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [32]));

// Location: LCFF_X37_Y18_N7
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[33] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|acq_data_in_reg[33]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [33]));

// Location: LCFF_X53_Y22_N1
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[34] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|acq_data_in_reg[34]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [34]));

// Location: LCFF_X53_Y17_N9
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[35] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rejim_1|green [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [35]));

// Location: LCFF_X51_Y18_N9
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[36] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rejim_1|green [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [36]));

// Location: LCFF_X44_Y21_N25
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[37] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|acq_data_in_reg[37]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [37]));

// Location: LCFF_X48_Y20_N9
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[38] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rejim_1|green [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [38]));

// Location: LCFF_X53_Y19_N9
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[39] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|acq_data_in_reg[39]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [39]));

// Location: LCFF_X51_Y19_N1
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[40] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rejim_1|red [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [40]));

// Location: LCFF_X51_Y16_N9
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[41] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|acq_data_in_reg[41]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [41]));

// Location: LCFF_X53_Y16_N9
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[42] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|acq_data_in_reg[42]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [42]));

// Location: LCFF_X51_Y17_N25
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[43] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|acq_data_in_reg[43]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [43]));

// Location: LCFF_X41_Y20_N9
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[44] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|acq_data_in_reg[44]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [44]));

// Location: LCFF_X44_Y19_N9
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[45] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|acq_data_in_reg[45]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [45]));

// Location: LCFF_X42_Y19_N7
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[46] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|acq_data_in_reg[46]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [46]));

// Location: LCFF_X53_Y22_N3
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[47] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|acq_data_in_reg[47]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [47]));

// Location: LCFF_X53_Y17_N3
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[48] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rejim_1|green [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [48]));

// Location: LCFF_X51_Y18_N3
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[49] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rejim_1|green [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [49]));

// Location: LCFF_X44_Y21_N27
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[50] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|acq_data_in_reg[50]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [50]));

// Location: LCFF_X48_Y20_N3
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[51] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rejim_1|green [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [51]));

// Location: LCFF_X44_Y19_N3
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[52] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|acq_data_in_reg[52]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [52]));

// Location: LCFF_X51_Y19_N3
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[53] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rejim_1|red [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [53]));

// Location: LCFF_X51_Y16_N3
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[54] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|acq_data_in_reg[54]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [54]));

// Location: LCFF_X53_Y16_N27
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[55] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|acq_data_in_reg[55]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [55]));

// Location: LCFF_X51_Y17_N3
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[56] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|acq_data_in_reg[56]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [56]));

// Location: LCFF_X41_Y20_N3
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[57] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|acq_data_in_reg[57]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [57]));

// Location: LCFF_X34_Y16_N9
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[58] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rejim_1|register_green [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [58]));

// Location: LCFF_X34_Y16_N3
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[59] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|acq_data_in_reg[59]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [59]));

// Location: LCFF_X38_Y18_N9
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[60] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|acq_data_in_reg[60]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [60]));

// Location: LCFF_X38_Y18_N3
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[61] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rejim_1|register_red [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [61]));

// Location: LCFF_X37_Y17_N1
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[62] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|acq_data_in_reg[62]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [62]));

// Location: LCFF_X37_Y17_N11
cycloneii_lcell_ff \auto_signaltap_1|acq_data_in_reg[63] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|acq_data_in_reg[63]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_data_in_reg [63]));

// Location: LCFF_X42_Y20_N17
cycloneii_lcell_ff \auto_signaltap_1|acq_trigger_in_reg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\reset~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_trigger_in_reg [0]));

// Location: LCFF_X42_Y20_N27
cycloneii_lcell_ff \auto_signaltap_1|acq_trigger_in_reg[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rejim_1|g_task~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_trigger_in_reg [1]));

// Location: LCFF_X43_Y20_N17
cycloneii_lcell_ff \auto_signaltap_1|acq_trigger_in_reg[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rejim_1|green [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_trigger_in_reg [2]));

// Location: LCFF_X43_Y20_N19
cycloneii_lcell_ff \auto_signaltap_1|acq_trigger_in_reg[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rejim_1|green [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_trigger_in_reg [3]));

// Location: LCFF_X43_Y18_N9
cycloneii_lcell_ff \auto_signaltap_1|acq_trigger_in_reg[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rejim_1|green [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_trigger_in_reg [4]));

// Location: LCFF_X43_Y18_N27
cycloneii_lcell_ff \auto_signaltap_1|acq_trigger_in_reg[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rejim_1|green [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_trigger_in_reg [5]));

// Location: LCFF_X42_Y18_N17
cycloneii_lcell_ff \auto_signaltap_1|acq_trigger_in_reg[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rejim_1|green [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_trigger_in_reg [6]));

// Location: LCFF_X42_Y18_N19
cycloneii_lcell_ff \auto_signaltap_1|acq_trigger_in_reg[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rejim_1|r_task~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_trigger_in_reg [7]));

// Location: LCFF_X40_Y18_N25
cycloneii_lcell_ff \auto_signaltap_1|acq_trigger_in_reg[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rejim_1|red [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_trigger_in_reg [8]));

// Location: LCFF_X40_Y18_N27
cycloneii_lcell_ff \auto_signaltap_1|acq_trigger_in_reg[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rejim_1|red [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_trigger_in_reg [9]));

// Location: LCFF_X41_Y18_N17
cycloneii_lcell_ff \auto_signaltap_1|acq_trigger_in_reg[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rejim_1|red [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_trigger_in_reg [10]));

// Location: LCFF_X41_Y18_N11
cycloneii_lcell_ff \auto_signaltap_1|acq_trigger_in_reg[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rejim_1|red [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_trigger_in_reg [11]));

// Location: LCFF_X42_Y21_N3
cycloneii_lcell_ff \auto_signaltap_1|acq_trigger_in_reg[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rejim_1|red [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_trigger_in_reg [12]));

// Location: LCFF_X42_Y21_N29
cycloneii_lcell_ff \auto_signaltap_1|acq_trigger_in_reg[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rejim_1|register_green [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_trigger_in_reg [13]));

// Location: LCFF_X42_Y17_N25
cycloneii_lcell_ff \auto_signaltap_1|acq_trigger_in_reg[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rejim_1|register_green [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_trigger_in_reg [14]));

// Location: LCFF_X42_Y17_N19
cycloneii_lcell_ff \auto_signaltap_1|acq_trigger_in_reg[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rejim_1|register_green [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_trigger_in_reg [15]));

// Location: LCFF_X38_Y17_N17
cycloneii_lcell_ff \auto_signaltap_1|acq_trigger_in_reg[16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rejim_1|register_red [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_trigger_in_reg [16]));

// Location: LCFF_X37_Y17_N29
cycloneii_lcell_ff \auto_signaltap_1|acq_trigger_in_reg[17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rejim_1|register_red [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_trigger_in_reg [17]));

// Location: LCFF_X38_Y17_N27
cycloneii_lcell_ff \auto_signaltap_1|acq_trigger_in_reg[18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\rejim_1|register_red [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|acq_trigger_in_reg [18]));

// Location: LCFF_X41_Y22_N27
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_out_ff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~regout ));

// Location: LCFF_X40_Y25_N1
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~regout ));

// Location: LCFF_X41_Y22_N29
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|run (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|run~regout ));

// Location: LCFF_X41_Y22_N7
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|dffs [1]));

// Location: LCCOMB_X41_Y22_N8
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_load_on~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_load_on~0 .lut_mask = 16'h8880;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_load_on~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N10
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~0 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|dffs [1]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|run~regout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~0 .lut_mask = 16'hCA0A;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y24_N9
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [1]));

// Location: LCFF_X37_Y24_N9
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [0]));

// Location: LCCOMB_X37_Y22_N14
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0 .lut_mask = 16'h2000;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N2
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [1]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [3]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [4]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 .lut_mask = 16'h0C00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N12
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [0]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [2]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1 .lut_mask = 16'h8CCC;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N8
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [0]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [1]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 .lut_mask = 16'hFA50;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y23_N11
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [1]));

// Location: LCFF_X41_Y22_N3
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~3_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~regout ));

// Location: LCCOMB_X43_Y23_N16
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~regout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [1]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0 .lut_mask = 16'hEA2A;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y20_N3
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]));

// Location: LCCOMB_X37_Y20_N12
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10 .lut_mask = 16'h0033;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y20_N31
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]));

// Location: LCFF_X37_Y20_N9
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]));

// Location: LCFF_X37_Y20_N27
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]));

// Location: LCCOMB_X37_Y20_N28
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11 .lut_mask = 16'hA208;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y20_N7
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [1]));

// Location: LCCOMB_X37_Y22_N8
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal .lut_mask = 16'hF000;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N24
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [1]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12 .lut_mask = 16'h3230;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y18_N5
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout ));

// Location: LCCOMB_X42_Y22_N6
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|process_0~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|process_0~0 .lut_mask = 16'hFF0F;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y22_N21
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~regout ));

// Location: LCFF_X42_Y25_N1
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout ));

// Location: LCFF_X42_Y25_N27
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ));

// Location: LCCOMB_X42_Y25_N20
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|state_status[2]~0 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|state_status[2]~0 .lut_mask = 16'h3300;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|state_status[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y25_N11
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~5_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout ));

// Location: LCCOMB_X41_Y22_N28
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|state_status[2]~1 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~regout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|run~regout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|state_status[2]~1 .lut_mask = 16'hF0E0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|state_status[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N26
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~regout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~regout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 .lut_mask = 16'h66E2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y25_N29
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]));

// Location: LCFF_X40_Y25_N7
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]));

// Location: LCFF_X40_Y25_N25
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]));

// Location: LCFF_X40_Y25_N3
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]));

// Location: LCCOMB_X42_Y25_N30
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y25_N1
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]));

// Location: LCFF_X40_Y25_N5
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]));

// Location: LCFF_X41_Y25_N3
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [6]));

// Location: LCFF_X40_Y25_N15
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]));

// Location: LCCOMB_X41_Y25_N4
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 .lut_mask = 16'h0001;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y25_N17
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [8]));

// Location: LCFF_X40_Y25_N27
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [9]));

// Location: LCFF_X40_Y25_N13
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [10]));

// Location: LCFF_X40_Y25_N23
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [11]));

// Location: LCCOMB_X42_Y25_N24
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [11]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [10]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [8]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [9]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 .lut_mask = 16'h0001;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N10
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3 .lut_mask = 16'hA000;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y24_N1
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ));

// Location: LCFF_X43_Y25_N9
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [0]));

// Location: LCCOMB_X43_Y25_N8
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [0]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [1]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0 .lut_mask = 16'h1248;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N28
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [3]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [2]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1 .lut_mask = 16'h0660;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N22
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [4]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [5]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2 .lut_mask = 16'h1248;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N6
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [7]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [6]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3 .lut_mask = 16'h1248;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N8
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4 .lut_mask = 16'h8000;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N2
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [9]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [8]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [8]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [9]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5 .lut_mask = 16'h1428;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N12
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [10]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [11]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [11]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [10]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6 .lut_mask = 16'h1428;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N6
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout ),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7 .lut_mask = 16'hA000;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N0
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 .lut_mask = 16'h0013;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y22_N31
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]));

// Location: LCCOMB_X41_Y22_N30
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|collect_data (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|run~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|collect_data .lut_mask = 16'hF000;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|collect_data .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y22_N17
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|dffs [2]));

// Location: LCCOMB_X41_Y22_N6
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~1 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|dffs [2]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|run~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~1 .lut_mask = 16'h3A0A;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y24_N19
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [2]));

// Location: LCFF_X37_Y24_N19
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [1]));

// Location: LCCOMB_X38_Y24_N8
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [1]),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1 .lut_mask = 16'hEE44;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y24_N25
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~regout ));

// Location: LCFF_X36_Y24_N19
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~regout ));

// Location: LCFF_X37_Y24_N13
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|safe_q [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]));

// Location: LCCOMB_X37_Y24_N8
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~regout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~regout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N6
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[4]~0 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~0_combout ),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[4]~0 .lut_mask = 16'hCCFF;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit1a[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y23_N21
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [2]));

// Location: LCFF_X42_Y23_N17
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [0]));

// Location: LCCOMB_X43_Y23_N10
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [2]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [0]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1 .lut_mask = 16'hBF80;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N20
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 .lut_mask = 16'h3311;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N8
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 .lut_mask = 16'hFF02;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N17
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~regout ));

// Location: LCCOMB_X40_Y25_N18
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1 .lut_mask = 16'h0F02;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N16
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 .lut_mask = 16'hAA00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N0
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1 .lut_mask = 16'hF8F0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N18
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~2 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~regout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~2 .lut_mask = 16'h0084;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N0
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~8 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~8 .lut_mask = 16'hFEFF;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N10
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0 .lut_mask = 16'h7F80;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N30
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~9 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~8_combout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~9 .lut_mask = 16'h0048;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N4
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~1 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~1 .lut_mask = 16'h3CF0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N22
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13 .lut_mask = 16'h2282;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y20_N17
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [2]));

// Location: LCCOMB_X37_Y20_N6
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14 .lut_mask = 16'h3222;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y20_N5
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~regout ));

// Location: LCFF_X43_Y20_N7
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~regout ));

// Location: LCFF_X42_Y20_N29
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~regout ));

// Location: LCFF_X42_Y20_N15
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~regout ));

// Location: LCCOMB_X43_Y20_N0
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~regout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~regout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~regout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 .lut_mask = 16'h8000;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y22_N19
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|run (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|run~regout ));

// Location: LCFF_X38_Y17_N5
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff~regout ));

// Location: LCFF_X37_Y17_N15
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff~regout ));

// Location: LCFF_X38_Y17_N15
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff~regout ));

// Location: LCCOMB_X38_Y17_N24
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff~regout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff~regout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff~regout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|run~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1 .lut_mask = 16'h8000;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y17_N21
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff~regout ));

// Location: LCFF_X42_Y17_N15
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff~regout ));

// Location: LCFF_X42_Y21_N11
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff~regout ));

// Location: LCFF_X42_Y21_N21
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff~regout ));

// Location: LCCOMB_X42_Y17_N0
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff~regout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff~regout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff~regout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2 .lut_mask = 16'h8000;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y18_N21
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff~regout ));

// Location: LCFF_X41_Y18_N31
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff~regout ));

// Location: LCFF_X40_Y18_N13
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~regout ));

// Location: LCFF_X40_Y18_N31
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~regout ));

// Location: LCCOMB_X40_Y18_N0
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~regout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff~regout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~regout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3 .lut_mask = 16'h8000;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y18_N13
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~regout ));

// Location: LCFF_X42_Y18_N15
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~regout ));

// Location: LCFF_X43_Y18_N23
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~regout ));

// Location: LCFF_X43_Y18_N25
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~regout ));

// Location: LCCOMB_X43_Y18_N18
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~regout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~regout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~regout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4 .lut_mask = 16'h8000;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N28
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3_combout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5 .lut_mask = 16'h8000;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N4
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|run~regout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~regout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6 .lut_mask = 16'hBA30;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N20
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [0]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 .lut_mask = 16'h33F0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y23_N23
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~regout ));

// Location: LCFF_X40_Y23_N5
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~regout ));

// Location: LCFF_X40_Y23_N31
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~regout ));

// Location: LCFF_X41_Y23_N7
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~regout ));

// Location: LCCOMB_X41_Y23_N24
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 .lut_mask = 16'h8000;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y23_N9
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~regout ));

// Location: LCFF_X40_Y23_N25
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~regout ));

// Location: LCFF_X40_Y23_N3
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~regout ));

// Location: LCFF_X41_Y23_N15
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout ),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~regout ));

// Location: LCCOMB_X41_Y23_N26
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 .lut_mask = 16'h8000;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y23_N17
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout ),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~regout ));

// Location: LCFF_X41_Y23_N19
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout ),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~regout ));

// Location: LCFF_X40_Y23_N13
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~regout ));

// Location: LCCOMB_X41_Y23_N28
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout ),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 .lut_mask = 16'h8800;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N30
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3 .lut_mask = 16'hC000;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N20
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~regout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4 .lut_mask = 16'h00FD;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N10
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~5 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4_combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~5 .lut_mask = 16'hBA30;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N28
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0 .lut_mask = 16'hA2B2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N6
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4 .lut_mask = 16'h8090;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N24
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7 .lut_mask = 16'h8090;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N2
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 .lut_mask = 16'h8090;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N0
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 .lut_mask = 16'h8082;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N4
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16 .lut_mask = 16'h8084;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N2
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19 .lut_mask = 16'h8082;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N14
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 .lut_mask = 16'h8084;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N16
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~23_combout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25 .lut_mask = 16'h8084;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N26
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26_combout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28 .lut_mask = 16'h8090;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N12
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_combout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31 .lut_mask = 16'h8084;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N22
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~32_combout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34 .lut_mask = 16'h8084;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y22_N17
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [2]));

// Location: LCFF_X40_Y22_N25
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|dffs [3]));

// Location: LCCOMB_X41_Y22_N16
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~2 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|dffs [3]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~2 .lut_mask = 16'hEE22;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y24_N13
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [3]));

// Location: LCFF_X37_Y24_N7
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [2]));

// Location: LCCOMB_X38_Y24_N18
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [2]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [3]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2 .lut_mask = 16'hFA50;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y24_N13
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~regout ));

// Location: LCFF_X36_Y24_N23
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~regout ));

// Location: LCCOMB_X37_Y24_N18
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~regout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~regout ),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1 .lut_mask = 16'hAACC;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y25_N31
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~regout ));

// Location: LCFF_X40_Y23_N7
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]));

// Location: LCFF_X40_Y25_N9
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~regout ));

// Location: LCCOMB_X40_Y23_N6
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~regout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 .lut_mask = 16'hA080;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N0
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~regout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 .lut_mask = 16'h2220;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y23_N23
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [3]));

// Location: LCFF_X42_Y23_N3
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [1]));

// Location: LCCOMB_X43_Y23_N20
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [1]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [3]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2 .lut_mask = 16'hEA2A;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N22
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0 .lut_mask = 16'h0F00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N4
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|run~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 .lut_mask = 16'h0C00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N16
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout ),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 .lut_mask = 16'h5A5A;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y20_N19
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [3]));

// Location: LCCOMB_X37_Y20_N20
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~15 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~15 .lut_mask = 16'h00E0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N16
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~16 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [3]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~15_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~16 .lut_mask = 16'h2230;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y20_N9
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~regout ));

// Location: LCFF_X43_Y20_N25
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~regout ));

// Location: LCFF_X42_Y20_N7
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|acq_trigger_in_reg [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~regout ));

// Location: LCFF_X42_Y20_N31
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|acq_trigger_in_reg [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~regout ));

// Location: LCCOMB_X41_Y22_N18
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 .lut_mask = 16'hA000;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y17_N1
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|acq_trigger_in_reg [18]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~regout ));

// Location: LCFF_X37_Y17_N9
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~regout ));

// Location: LCFF_X38_Y17_N23
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~regout ));

// Location: LCFF_X42_Y17_N17
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~regout ));

// Location: LCFF_X42_Y17_N9
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~regout ));

// Location: LCFF_X42_Y21_N5
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~regout ));

// Location: LCFF_X42_Y21_N13
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~regout ));

// Location: LCFF_X41_Y18_N15
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|acq_trigger_in_reg [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~regout ));

// Location: LCFF_X41_Y18_N23
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|acq_trigger_in_reg [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~regout ));

// Location: LCFF_X40_Y18_N9
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|acq_trigger_in_reg [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~regout ));

// Location: LCFF_X40_Y18_N17
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|acq_trigger_in_reg [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~regout ));

// Location: LCFF_X42_Y18_N23
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~regout ));

// Location: LCFF_X42_Y18_N7
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~regout ));

// Location: LCFF_X43_Y18_N21
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~regout ));

// Location: LCFF_X43_Y18_N13
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~regout ));

// Location: LCCOMB_X40_Y23_N4
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1 .lut_mask = 16'h3300;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N30
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2 .lut_mask = 16'h3300;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N28
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3 .lut_mask = 16'h00F0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N22
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4 .lut_mask = 16'h3300;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N24
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5 .lut_mask = 16'h00F0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N2
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6 .lut_mask = 16'h00F0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N8
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7 .lut_mask = 16'h3300;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N26
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~16_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8 .lut_mask = 16'h3300;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N20
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9 .lut_mask = 16'h3300;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N12
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~20_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10 .lut_mask = 16'h3300;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y22_N3
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [1]));

// Location: LCFF_X40_Y22_N19
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|dffs [4]));

// Location: LCCOMB_X37_Y22_N12
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_load_on~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_load_on~1 .lut_mask = 16'h2220;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_load_on~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N24
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|dffs [4]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~3 .lut_mask = 16'h5F00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y24_N7
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [4]));

// Location: LCFF_X37_Y24_N17
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [3]));

// Location: LCCOMB_X38_Y24_N12
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [3]),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [4]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3 .lut_mask = 16'hEE44;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y24_N1
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~regout ));

// Location: LCFF_X36_Y24_N3
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~regout ));

// Location: LCCOMB_X37_Y24_N6
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~regout ),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~regout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2 .lut_mask = 16'hF0AA;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y24_N9
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [0]));

// Location: LCCOMB_X37_Y22_N6
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~6 .lut_mask = 16'h0505;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N24
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~7_combout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|safe_q [0]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~0 .lut_mask = 16'hFF7F;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit1a[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N16
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [0]),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|safe_q [2]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1 .lut_mask = 16'h0A00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y23_N1
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [4]));

// Location: LCFF_X42_Y23_N7
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [2]));

// Location: LCCOMB_X43_Y23_N22
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [2]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [4]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3 .lut_mask = 16'hF870;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N14
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~17 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~17 .lut_mask = 16'h8A22;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N18
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~18 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~17_combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~18 .lut_mask = 16'h3222;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y22_N13
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [0]));

// Location: LCFF_X40_Y22_N13
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|dffs [5]));

// Location: LCCOMB_X40_Y22_N18
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|dffs [5]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~4 .lut_mask = 16'hF780;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y24_N1
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [5]));

// Location: LCFF_X37_Y24_N3
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [4]));

// Location: LCCOMB_X38_Y24_N6
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [4]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [5]),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4 .lut_mask = 16'hCCAA;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y24_N29
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~regout ));

// Location: LCFF_X36_Y24_N15
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~regout ));

// Location: LCCOMB_X37_Y24_N16
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~regout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~regout ),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3 .lut_mask = 16'hCCAA;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y24_N27
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [1]));

// Location: LCFF_X44_Y24_N19
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~regout ));

// Location: LCFF_X43_Y23_N27
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [5]));

// Location: LCFF_X42_Y23_N29
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [3]));

// Location: LCCOMB_X43_Y23_N0
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [5]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4 .lut_mask = 16'hEC4C;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N23
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|dffs [6]));

// Location: LCCOMB_X40_Y22_N12
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|dffs [6]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~5 .lut_mask = 16'h5F00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y24_N11
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [6]));

// Location: LCFF_X38_Y24_N21
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [5]));

// Location: LCCOMB_X38_Y24_N0
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [5]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [6]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5 .lut_mask = 16'hFA50;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y24_N17
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~regout ));

// Location: LCFF_X36_Y24_N27
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~regout ));

// Location: LCCOMB_X37_Y24_N2
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~regout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4 .lut_mask = 16'hFA50;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y24_N5
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [2]));

// Location: LCFF_X44_Y24_N7
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~regout ));

// Location: LCFF_X43_Y23_N29
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [6]));

// Location: LCFF_X42_Y23_N25
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [4]));

// Location: LCCOMB_X43_Y23_N26
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [6]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5 .lut_mask = 16'hEC4C;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N17
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|dffs [7]));

// Location: LCCOMB_X40_Y22_N22
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|dffs [7]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~6 .lut_mask = 16'h7070;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y24_N1
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [7]));

// Location: LCFF_X38_Y24_N31
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [6]));

// Location: LCCOMB_X38_Y24_N10
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [6]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [7]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y24_N5
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~regout ));

// Location: LCFF_X36_Y24_N31
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~regout ));

// Location: LCCOMB_X38_Y24_N20
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~regout ),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~regout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5 .lut_mask = 16'hAAF0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y24_N5
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [3]));

// Location: LCFF_X44_Y24_N25
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~regout ));

// Location: LCFF_X43_Y23_N31
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [7]));

// Location: LCFF_X42_Y23_N11
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [5]));

// Location: LCCOMB_X43_Y23_N28
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [5]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [7]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6 .lut_mask = 16'hEA2A;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N11
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|dffs [8]));

// Location: LCCOMB_X40_Y22_N16
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|dffs [8]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~7 .lut_mask = 16'h5F00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y24_N19
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [8]));

// Location: LCFF_X41_Y24_N25
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [7]));

// Location: LCCOMB_X40_Y24_N0
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [8]),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [7]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7 .lut_mask = 16'hDD88;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y24_N9
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~regout ));

// Location: LCFF_X36_Y24_N11
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~regout ));

// Location: LCCOMB_X38_Y24_N30
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~regout ),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~regout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6 .lut_mask = 16'hAAF0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y24_N23
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [4]));

// Location: LCFF_X42_Y23_N5
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~regout ));

// Location: LCFF_X43_Y23_N25
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [8]));

// Location: LCFF_X42_Y23_N31
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [6]));

// Location: LCCOMB_X43_Y23_N30
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [6]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [8]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7 .lut_mask = 16'hE2AA;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N29
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|dffs [9]));

// Location: LCCOMB_X40_Y22_N10
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|dffs [9]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~8 .lut_mask = 16'h5F00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y24_N13
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [9]));

// Location: LCFF_X40_Y24_N7
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [8]));

// Location: LCCOMB_X40_Y24_N18
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [8]),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [9]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8 .lut_mask = 16'hF0AA;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y24_N25
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~regout ));

// Location: LCFF_X41_Y24_N3
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~regout ));

// Location: LCCOMB_X41_Y24_N24
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~regout ),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7 .lut_mask = 16'hDD88;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y24_N1
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [5]));

// Location: LCFF_X42_Y23_N23
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~regout ));

// Location: LCFF_X43_Y23_N3
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [9]));

// Location: LCFF_X42_Y23_N9
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [7]));

// Location: LCCOMB_X43_Y23_N24
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [7]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [9]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8 .lut_mask = 16'hEA2A;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N31
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|dffs [10]));

// Location: LCCOMB_X40_Y22_N28
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|dffs [10]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~9 .lut_mask = 16'h5F00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y24_N25
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [10]));

// Location: LCFF_X40_Y24_N11
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [9]));

// Location: LCCOMB_X40_Y24_N12
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [10]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [9]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9 .lut_mask = 16'hF5A0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y24_N3
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~regout ));

// Location: LCFF_X41_Y24_N21
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~regout ));

// Location: LCCOMB_X40_Y24_N6
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~regout ),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8 .lut_mask = 16'hEE44;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y24_N5
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [6]));

// Location: LCFF_X44_Y24_N3
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~regout ));

// Location: LCFF_X43_Y23_N13
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [10]));

// Location: LCFF_X42_Y23_N27
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [8]));

// Location: LCCOMB_X43_Y23_N2
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [10]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [8]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9 .lut_mask = 16'hBF80;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N1
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|dffs [11]));

// Location: LCCOMB_X40_Y22_N30
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|dffs [11]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~10 .lut_mask = 16'h5F00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y24_N29
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [11]));

// Location: LCFF_X40_Y24_N15
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [10]));

// Location: LCCOMB_X40_Y24_N24
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [10]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [11]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10 .lut_mask = 16'hFA50;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y24_N7
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~regout ));

// Location: LCFF_X41_Y24_N15
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~regout ));

// Location: LCCOMB_X40_Y24_N10
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~regout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9 .lut_mask = 16'hD8D8;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y24_N1
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [7]));

// Location: LCFF_X44_Y24_N29
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~regout ));

// Location: LCFF_X43_Y23_N7
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [11]));

// Location: LCFF_X42_Y23_N21
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [9]));

// Location: LCCOMB_X43_Y23_N12
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [9]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [11]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10 .lut_mask = 16'hEA2A;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N27
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|dffs [12]));

// Location: LCCOMB_X40_Y22_N0
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|dffs [12]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~11 .lut_mask = 16'h5F00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y24_N17
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [12]));

// Location: LCFF_X40_Y24_N27
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [11]));

// Location: LCCOMB_X40_Y24_N28
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [11]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [12]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y24_N27
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~regout ));

// Location: LCFF_X41_Y24_N1
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~regout ));

// Location: LCCOMB_X40_Y24_N14
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~regout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10 .lut_mask = 16'hFA50;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y24_N29
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [8]));

// Location: LCFF_X42_Y23_N1
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~7_combout ),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~regout ));

// Location: LCFF_X43_Y24_N19
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [12]));

// Location: LCFF_X42_Y23_N19
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [10]));

// Location: LCCOMB_X43_Y23_N6
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [10]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [12]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11 .lut_mask = 16'hEC4C;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N21
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|dffs [13]));

// Location: LCCOMB_X40_Y22_N26
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|dffs [13]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~12 .lut_mask = 16'h7070;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y24_N21
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [13]));

// Location: LCFF_X40_Y24_N23
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [12]));

// Location: LCCOMB_X40_Y24_N16
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [12]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [13]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y24_N15
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~regout ));

// Location: LCFF_X41_Y24_N27
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~regout ));

// Location: LCCOMB_X40_Y24_N26
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~regout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11 .lut_mask = 16'hFA50;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y24_N17
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [9]));

// Location: LCFF_X42_Y23_N13
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~regout ));

// Location: LCFF_X43_Y24_N29
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [13]));

// Location: LCCOMB_X43_Y24_N18
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [13]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12 .lut_mask = 16'hDF80;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N7
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|dffs [14]));

// Location: LCCOMB_X40_Y22_N20
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|dffs [14]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~13 .lut_mask = 16'h5F00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y24_N9
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [14]));

// Location: LCFF_X40_Y24_N3
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [13]));

// Location: LCCOMB_X40_Y24_N20
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [14]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [13]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13 .lut_mask = 16'hF5A0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y24_N19
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~regout ));

// Location: LCFF_X41_Y24_N29
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~regout ));

// Location: LCCOMB_X40_Y24_N22
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~regout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y24_N13
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [10]));

// Location: LCFF_X42_Y23_N15
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~9_combout ),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~regout ));

// Location: LCFF_X43_Y24_N31
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [14]));

// Location: LCCOMB_X43_Y24_N28
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [14]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13 .lut_mask = 16'hEA2A;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N9
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|dffs [15]));

// Location: LCCOMB_X40_Y22_N6
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|dffs [15]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~14 .lut_mask = 16'h4C4C;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y24_N5
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [15]));

// Location: LCFF_X40_Y24_N31
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [14]));

// Location: LCCOMB_X40_Y24_N8
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [15]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [14]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14 .lut_mask = 16'hF5A0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y24_N21
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~regout ));

// Location: LCFF_X36_Y24_N7
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~regout ));

// Location: LCCOMB_X40_Y24_N2
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~regout ),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~regout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13 .lut_mask = 16'hF0AA;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N11
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]));

// Location: LCFF_X44_Y24_N31
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout ),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~regout ));

// Location: LCFF_X43_Y24_N17
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [15]));

// Location: LCCOMB_X43_Y24_N30
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [15]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14 .lut_mask = 16'hBF80;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N3
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|dffs [16]));

// Location: LCCOMB_X40_Y22_N8
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|dffs [16]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~15 .lut_mask = 16'h5F00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y24_N17
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [16]));

// Location: LCFF_X41_Y24_N31
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [15]));

// Location: LCCOMB_X40_Y24_N4
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [16]),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [15]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15 .lut_mask = 16'hDD88;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y24_N31
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~regout ));

// Location: LCFF_X41_Y24_N17
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~regout ));

// Location: LCCOMB_X40_Y24_N30
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~regout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14 .lut_mask = 16'hFA50;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N29
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1]));

// Location: LCFF_X43_Y24_N3
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [16]));

// Location: LCCOMB_X43_Y24_N16
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [16]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15 .lut_mask = 16'hEA2A;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N2
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_load_on~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~16 .lut_mask = 16'h4C4C;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y24_N27
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [17]));

// Location: LCFF_X41_Y24_N11
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [16]));

// Location: LCCOMB_X38_Y24_N16
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [17]),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [16]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16 .lut_mask = 16'hDD88;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y24_N9
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~regout ));

// Location: LCFF_X41_Y24_N5
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~regout ));

// Location: LCCOMB_X41_Y24_N30
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~regout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15 .lut_mask = 16'hD8D8;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N23
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2]));

// Location: LCFF_X43_Y24_N21
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [17]));

// Location: LCCOMB_X43_Y24_N2
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [17]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16 .lut_mask = 16'hBF80;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y24_N29
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [18]));

// Location: LCFF_X37_Y24_N21
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [17]));

// Location: LCCOMB_X38_Y24_N26
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [17]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [18]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17 .lut_mask = 16'hFA50;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y24_N11
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~regout ));

// Location: LCFF_X41_Y24_N23
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~regout ));

// Location: LCCOMB_X41_Y24_N10
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~regout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y23_N9
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3]));

// Location: LCFF_X43_Y24_N15
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [18]));

// Location: LCCOMB_X43_Y24_N20
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [18]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17 .lut_mask = 16'hF780;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y24_N23
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [19]));

// Location: LCFF_X37_Y24_N23
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [18]));

// Location: LCCOMB_X38_Y24_N28
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [18]),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [19]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18 .lut_mask = 16'hEE44;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y24_N25
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~regout ));

// Location: LCFF_X41_Y24_N9
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~regout ));

// Location: LCCOMB_X37_Y24_N20
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~regout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17 .lut_mask = 16'hF5A0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y23_N3
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4]));

// Location: LCFF_X43_Y24_N25
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [19]));

// Location: LCCOMB_X43_Y24_N14
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [19]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18 .lut_mask = 16'hBF80;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y24_N25
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [20]));

// Location: LCFF_X37_Y24_N27
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [19]));

// Location: LCCOMB_X38_Y24_N22
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [19]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [20]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y24_N5
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~regout ));

// Location: LCFF_X41_Y24_N19
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~regout ));

// Location: LCCOMB_X37_Y24_N22
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~regout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18 .lut_mask = 16'hF5A0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N9
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5]));

// Location: LCFF_X43_Y24_N11
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [20]));

// Location: LCCOMB_X43_Y24_N24
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [20]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19 .lut_mask = 16'hEA2A;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y24_N3
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [21]));

// Location: LCFF_X37_Y24_N15
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [20]));

// Location: LCCOMB_X38_Y24_N24
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [20]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [21]),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20 .lut_mask = 16'hCCAA;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y24_N1
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~regout ));

// Location: LCFF_X38_Y23_N29
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~regout ));

// Location: LCCOMB_X37_Y24_N26
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~regout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19 .lut_mask = 16'hD8D8;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N27
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6]));

// Location: LCFF_X43_Y24_N13
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [21]));

// Location: LCCOMB_X43_Y24_N10
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~regout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [21]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20 .lut_mask = 16'hF870;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y24_N5
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [22]));

// Location: LCFF_X38_Y24_N15
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [21]));

// Location: LCCOMB_X38_Y24_N2
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [21]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [22]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y24_N11
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~regout ));

// Location: LCFF_X38_Y23_N23
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~regout ));

// Location: LCCOMB_X37_Y24_N14
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~regout ),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~regout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20 .lut_mask = 16'hAAF0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y23_N17
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7]));

// Location: LCFF_X43_Y24_N7
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [22]));

// Location: LCCOMB_X43_Y24_N12
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [22]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21 .lut_mask = 16'hEA2A;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y24_N29
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [22]));

// Location: LCCOMB_X38_Y24_N4
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [22]),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22 .lut_mask = 16'hFFCC;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y24_N21
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~regout ));

// Location: LCFF_X38_Y23_N27
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~regout ));

// Location: LCCOMB_X38_Y24_N14
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~regout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21 .lut_mask = 16'hFA50;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y23_N5
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8]));

// Location: LCFF_X14_Y20_N9
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [0]));

// Location: LCCOMB_X43_Y24_N6
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [0]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22 .lut_mask = 16'hBF80;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y24_N31
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~regout ));

// Location: LCFF_X41_Y24_N13
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~regout ));

// Location: LCCOMB_X37_Y24_N28
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~regout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22 .lut_mask = 16'hD8D8;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y24_N23
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9]));

// Location: LCFF_X14_Y20_N19
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [1]));

// Location: LCCOMB_X36_Y22_N2
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [4]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [3]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [2]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [5]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 .lut_mask = 16'h8000;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N2
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena .lut_mask = 16'h2000;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N28
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [0]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [1]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load .lut_mask = 16'h80FF;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N8
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a0~portadataout ),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [1]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 .lut_mask = 16'hDD88;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N21
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10]));

// Location: LCFF_X41_Y19_N23
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~regout ));

// Location: LCFF_X14_Y20_N21
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [2]));

// Location: LCCOMB_X14_Y20_N18
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a1 ),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [2]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1 .lut_mask = 16'hAAF0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N0
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~6_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_shift_enable~combout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset .lut_mask = 16'h7FFF;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N30
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [0]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|safe_q [1]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena .lut_mask = 16'hF4F0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y19_N9
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~regout ));

// Location: LCFF_X16_Y19_N21
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~regout ));

// Location: LCFF_X14_Y20_N31
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [3]));

// Location: LCCOMB_X14_Y20_N20
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a2~portadataout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [3]),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2 .lut_mask = 16'hAACC;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y19_N11
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~regout ));

// Location: LCFF_X16_Y19_N23
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~regout ));

// Location: LCFF_X16_Y19_N17
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~regout ));

// Location: LCFF_X14_Y20_N1
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [4]));

// Location: LCCOMB_X14_Y20_N30
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a3 ),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [4]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3 .lut_mask = 16'hDD88;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y19_N13
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|acq_data_in_reg [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~regout ));

// Location: LCFF_X16_Y19_N27
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~regout ));

// Location: LCFF_X16_Y19_N13
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~regout ));

// Location: LCFF_X22_Y22_N23
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~regout ));

// Location: LCFF_X14_Y20_N11
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [5]));

// Location: LCCOMB_X14_Y20_N0
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [5]),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a4~portadataout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4 .lut_mask = 16'hF0AA;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y19_N31
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|acq_data_in_reg [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~regout ));

// Location: LCFF_X16_Y19_N1
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~regout ));

// Location: LCFF_X22_Y22_N9
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~regout ));

// Location: LCFF_X22_Y22_N27
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~regout ));

// Location: LCFF_X14_Y20_N5
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [6]));

// Location: LCCOMB_X14_Y20_N10
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [6]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a5 ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y19_N11
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~regout ));

// Location: LCFF_X22_Y22_N21
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~regout ));

// Location: LCFF_X22_Y22_N31
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~regout ));

// Location: LCFF_X24_Y22_N23
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~regout ));

// Location: LCFF_X14_Y20_N7
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [7]));

// Location: LCCOMB_X14_Y20_N4
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [7]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a6~portadataout ),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6 .lut_mask = 16'hCCAA;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y22_N25
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~regout ));

// Location: LCFF_X22_Y22_N19
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~regout ));

// Location: LCFF_X24_Y22_N1
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~regout ));

// Location: LCFF_X23_Y21_N7
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~regout ));

// Location: LCFF_X14_Y20_N17
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [8]));

// Location: LCCOMB_X14_Y20_N6
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [8]),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a7 ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7 .lut_mask = 16'hF0AA;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y22_N5
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~regout ));

// Location: LCFF_X24_Y22_N3
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~regout ));

// Location: LCFF_X23_Y21_N17
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~regout ));

// Location: LCFF_X17_Y22_N21
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~regout ));

// Location: LCFF_X14_Y20_N3
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [9]));

// Location: LCCOMB_X14_Y20_N16
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [9]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a8~portadataout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y22_N21
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~regout ));

// Location: LCFF_X23_Y21_N19
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~regout ));

// Location: LCFF_X17_Y22_N7
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~regout ));

// Location: LCFF_X19_Y22_N29
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~regout ));

// Location: LCFF_X14_Y20_N29
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [10]));

// Location: LCCOMB_X14_Y20_N2
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [10]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a9 ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y21_N5
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|acq_data_in_reg [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~regout ));

// Location: LCFF_X17_Y22_N1
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~regout ));

// Location: LCFF_X19_Y22_N7
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~regout ));

// Location: LCFF_X16_Y22_N29
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~regout ));

// Location: LCFF_X14_Y20_N23
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [11]));

// Location: LCCOMB_X14_Y20_N28
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a10~portadataout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [11]),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10 .lut_mask = 16'hAACC;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y22_N11
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|acq_data_in_reg [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~regout ));

// Location: LCFF_X19_Y22_N25
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~regout ));

// Location: LCFF_X16_Y22_N23
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~regout ));

// Location: LCFF_X19_Y22_N3
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~regout ));

// Location: LCFF_X14_Y20_N25
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [12]));

// Location: LCCOMB_X14_Y20_N22
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a11 ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [12]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y22_N13
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~regout ));

// Location: LCFF_X16_Y22_N1
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~regout ));

// Location: LCFF_X19_Y22_N23
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~regout ));

// Location: LCFF_X21_Y22_N5
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~regout ));

// Location: LCFF_X14_Y20_N27
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [13]));

// Location: LCCOMB_X14_Y20_N24
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [13]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a12~portadataout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y22_N27
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|acq_data_in_reg [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~regout ));

// Location: LCFF_X19_Y22_N9
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~regout ));

// Location: LCFF_X21_Y22_N23
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~regout ));

// Location: LCFF_X17_Y22_N29
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~regout ));

// Location: LCFF_X14_Y20_N13
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [14]));

// Location: LCCOMB_X14_Y20_N26
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [14]),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a13 ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13 .lut_mask = 16'hF0AA;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y22_N11
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~regout ));

// Location: LCFF_X21_Y22_N9
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~regout ));

// Location: LCFF_X17_Y22_N31
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~regout ));

// Location: LCFF_X20_Y22_N5
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~regout ));

// Location: LCFF_X14_Y20_N15
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [15]));

// Location: LCCOMB_X14_Y20_N12
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a14~portadataout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [15]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y22_N3
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|acq_data_in_reg [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~regout ));

// Location: LCFF_X17_Y22_N25
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~regout ));

// Location: LCFF_X20_Y22_N7
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~regout ));

// Location: LCFF_X21_Y22_N13
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~regout ));

// Location: LCFF_X25_Y22_N9
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [16]));

// Location: LCCOMB_X14_Y20_N14
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a15 ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [16]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y22_N3
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~regout ));

// Location: LCFF_X20_Y22_N9
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~regout ));

// Location: LCFF_X21_Y22_N7
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~regout ));

// Location: LCFF_X14_Y22_N5
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~regout ));

// Location: LCFF_X25_Y22_N27
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [17]));

// Location: LCCOMB_X25_Y22_N8
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a16~portadataout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [17]),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16 .lut_mask = 16'hAACC;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y22_N11
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|acq_data_in_reg [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~regout ));

// Location: LCFF_X21_Y22_N1
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~regout ));

// Location: LCFF_X14_Y22_N23
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~regout ));

// Location: LCFF_X23_Y25_N29
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~regout ));

// Location: LCFF_X25_Y22_N13
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [18]));

// Location: LCCOMB_X25_Y22_N26
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [18]),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a17 ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17 .lut_mask = 16'hF0AA;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y22_N27
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~regout ));

// Location: LCFF_X14_Y22_N1
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~regout ));

// Location: LCFF_X23_Y25_N7
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~regout ));

// Location: LCFF_X14_Y22_N3
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~regout ));

// Location: LCFF_X25_Y22_N15
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [19]));

// Location: LCCOMB_X25_Y22_N12
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a18~portadataout ),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [19]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18 .lut_mask = 16'hAAF0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y22_N13
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|acq_data_in_reg [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~regout ));

// Location: LCFF_X23_Y25_N25
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~regout ));

// Location: LCFF_X14_Y22_N7
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~regout ));

// Location: LCFF_X27_Y22_N23
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~regout ));

// Location: LCFF_X25_Y22_N1
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [20]));

// Location: LCCOMB_X25_Y22_N14
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [20]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a19 ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y25_N27
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|acq_data_in_reg [16]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~regout ));

// Location: LCFF_X14_Y22_N9
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~regout ));

// Location: LCFF_X27_Y22_N9
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~regout ));

// Location: LCFF_X27_Y22_N11
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~regout ));

// Location: LCFF_X25_Y22_N3
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [21]));

// Location: LCCOMB_X25_Y22_N0
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a20~portadataout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [21]),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20 .lut_mask = 16'hAACC;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y22_N11
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~regout ));

// Location: LCFF_X27_Y22_N21
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~regout ));

// Location: LCFF_X27_Y22_N31
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~regout ));

// Location: LCFF_X27_Y22_N25
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~regout ));

// Location: LCFF_X25_Y22_N5
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [22]));

// Location: LCCOMB_X25_Y22_N2
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a21 ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [22]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y22_N3
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|acq_data_in_reg [18]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~regout ));

// Location: LCFF_X27_Y22_N5
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~regout ));

// Location: LCFF_X27_Y22_N7
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~regout ));

// Location: LCFF_X23_Y25_N13
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~regout ));

// Location: LCFF_X25_Y22_N7
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [23]));

// Location: LCCOMB_X25_Y22_N4
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [23]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a22~portadataout ),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22 .lut_mask = 16'hCCAA;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y22_N1
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~regout ));

// Location: LCFF_X27_Y22_N27
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~regout ));

// Location: LCFF_X23_Y25_N23
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~regout ));

// Location: LCFF_X23_Y21_N23
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~regout ));

// Location: LCFF_X25_Y22_N25
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [24]));

// Location: LCCOMB_X25_Y22_N6
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [24]),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a23 ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23 .lut_mask = 16'hF0AA;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y22_N29
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~regout ));

// Location: LCFF_X23_Y25_N1
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~regout ));

// Location: LCFF_X23_Y21_N9
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~regout ));

// Location: LCFF_X23_Y21_N3
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~regout ));

// Location: LCFF_X25_Y22_N11
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [25]));

// Location: LCCOMB_X25_Y22_N24
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a24~portadataout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [25]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24 .lut_mask = 16'hBB88;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y25_N11
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~regout ));

// Location: LCFF_X23_Y21_N13
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~regout ));

// Location: LCFF_X23_Y21_N31
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~regout ));

// Location: LCFF_X20_Y22_N29
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~regout ));

// Location: LCFF_X25_Y22_N21
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [26]));

// Location: LCCOMB_X25_Y22_N10
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [26]),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a25 ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25 .lut_mask = 16'hF0AA;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y21_N1
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~regout ));

// Location: LCFF_X23_Y21_N27
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~regout ));

// Location: LCFF_X20_Y22_N23
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~regout ));

// Location: LCFF_X16_Y22_N21
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~regout ));

// Location: LCFF_X25_Y22_N31
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[27] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~27_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [27]));

// Location: LCCOMB_X25_Y22_N20
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [27]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a26~portadataout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y21_N29
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|acq_data_in_reg [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~regout ));

// Location: LCFF_X20_Y22_N1
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~regout ));

// Location: LCFF_X16_Y22_N31
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~regout ));

// Location: LCFF_X25_Y23_N23
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~regout ));

// Location: LCFF_X25_Y22_N17
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[28] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~28_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [28]));

// Location: LCCOMB_X25_Y22_N30
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~27 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [28]),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a27 ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~27 .lut_mask = 16'hF0AA;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y22_N3
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~regout ));

// Location: LCFF_X16_Y22_N25
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~regout ));

// Location: LCFF_X25_Y23_N1
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~regout ));

// Location: LCFF_X25_Y23_N3
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~regout ));

// Location: LCFF_X25_Y22_N19
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[29] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~29_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [29]));

// Location: LCCOMB_X25_Y22_N16
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~28 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a28~portadataout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [29]),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~28 .lut_mask = 16'hAACC;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y22_N3
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~regout ));

// Location: LCFF_X25_Y23_N5
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~regout ));

// Location: LCFF_X25_Y23_N31
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~regout ));

// Location: LCFF_X25_Y24_N5
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~regout ));

// Location: LCFF_X25_Y22_N29
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[30] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~30_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [30]));

// Location: LCCOMB_X25_Y22_N18
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~29 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a29 ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [30]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~29 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y23_N9
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|acq_data_in_reg [26]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~regout ));

// Location: LCFF_X25_Y23_N19
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~regout ));

// Location: LCFF_X25_Y24_N31
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~regout ));

// Location: LCFF_X25_Y23_N29
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~regout ));

// Location: LCFF_X25_Y22_N23
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~31_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [31]));

// Location: LCCOMB_X25_Y22_N28
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~30 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a30~portadataout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [31]),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~30 .lut_mask = 16'hAACC;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y23_N7
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~regout ));

// Location: LCFF_X25_Y24_N9
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~regout ));

// Location: LCFF_X25_Y23_N25
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~regout ));

// Location: LCFF_X25_Y26_N3
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~regout ));

// Location: LCFF_X51_Y22_N9
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[32] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~32_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [32]));

// Location: LCCOMB_X25_Y22_N22
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~31 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [32]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a31 ),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~31 .lut_mask = 16'hCCAA;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y24_N11
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|acq_data_in_reg [28]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~regout ));

// Location: LCFF_X25_Y23_N11
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~regout ));

// Location: LCFF_X25_Y26_N13
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~regout ));

// Location: LCFF_X24_Y22_N31
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~regout ));

// Location: LCFF_X51_Y22_N27
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~33_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [33]));

// Location: LCCOMB_X51_Y22_N8
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~32 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [33]),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a32~portadataout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~32_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~32 .lut_mask = 16'hEE44;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y23_N21
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~regout ));

// Location: LCFF_X25_Y26_N7
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~regout ));

// Location: LCFF_X24_Y22_N9
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~regout ));

// Location: LCFF_X25_Y24_N21
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~regout ));

// Location: LCFF_X51_Y22_N29
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[34] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~34_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [34]));

// Location: LCCOMB_X51_Y22_N26
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~33 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [34]),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a33 ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~33_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~33 .lut_mask = 16'hEE44;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y26_N1
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|acq_data_in_reg [30]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~regout ));

// Location: LCFF_X24_Y22_N27
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~regout ));

// Location: LCFF_X25_Y24_N7
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32]~regout ));

// Location: LCFF_X37_Y18_N1
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~regout ));

// Location: LCFF_X51_Y22_N7
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[35] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~35_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [35]));

// Location: LCCOMB_X51_Y22_N28
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~34 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a34~portadataout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [35]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~34_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~34 .lut_mask = 16'hF5A0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y22_N29
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~regout ));

// Location: LCFF_X25_Y24_N1
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~regout ));

// Location: LCFF_X37_Y18_N3
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~regout ));

// Location: LCFF_X53_Y22_N29
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34]~regout ));

// Location: LCFF_X51_Y22_N25
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[36] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~36_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [36]));

// Location: LCCOMB_X51_Y22_N6
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~35 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [36]),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a35 ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~35_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~35 .lut_mask = 16'hF0AA;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y24_N3
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~regout ));

// Location: LCFF_X37_Y18_N5
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33]~regout ));

// Location: LCFF_X53_Y22_N7
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][34]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34]~regout ));

// Location: LCFF_X53_Y17_N13
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35]~regout ));

// Location: LCFF_X51_Y22_N11
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[37] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~37_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [37]));

// Location: LCCOMB_X51_Y22_N24
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~36 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a36~portadataout ),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [37]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~36_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~36 .lut_mask = 16'hDD88;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y18_N31
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~regout ));

// Location: LCFF_X53_Y22_N25
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][34] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][34]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][34]~regout ));

// Location: LCFF_X53_Y17_N23
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35]~regout ));

// Location: LCFF_X51_Y18_N13
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36]~regout ));

// Location: LCFF_X51_Y22_N13
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[38] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~38_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [38]));

// Location: LCCOMB_X51_Y22_N10
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~37 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a37 ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [38]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~37_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~37 .lut_mask = 16'hF5A0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y22_N11
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34]~regout ));

// Location: LCFF_X53_Y17_N1
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35]~regout ));

// Location: LCFF_X51_Y18_N23
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][36] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][36]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][36]~regout ));

// Location: LCFF_X44_Y21_N21
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][37] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][37]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][37]~regout ));

// Location: LCFF_X51_Y22_N23
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[39] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~39_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [39]));

// Location: LCCOMB_X51_Y22_N12
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~38 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [39]),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a38~portadataout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~38_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~38 .lut_mask = 16'hEE44;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y17_N11
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][35] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|acq_data_in_reg [35]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][35]~regout ));

// Location: LCFF_X51_Y18_N1
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36]~regout ));

// Location: LCFF_X44_Y21_N23
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37]~regout ));

// Location: LCFF_X48_Y20_N21
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38]~regout ));

// Location: LCFF_X51_Y22_N17
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[40] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~40_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [40]));

// Location: LCCOMB_X51_Y22_N22
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~39 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a39 ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [40]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~39_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~39 .lut_mask = 16'hD8D8;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y18_N11
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][36] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|acq_data_in_reg [36]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][36]~regout ));

// Location: LCFF_X44_Y21_N1
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][37] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][37]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][37]~regout ));

// Location: LCFF_X48_Y20_N31
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38]~regout ));

// Location: LCFF_X53_Y19_N11
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39]~regout ));

// Location: LCFF_X51_Y22_N3
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[41] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~41_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [41]));

// Location: LCCOMB_X51_Y22_N16
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~40 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [41]),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a40~portadataout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~40_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~40 .lut_mask = 16'hEE44;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y21_N11
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][37] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|acq_data_in_reg [37]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][37]~regout ));

// Location: LCFF_X48_Y20_N1
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38]~regout ));

// Location: LCFF_X53_Y19_N13
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39]~regout ));

// Location: LCFF_X51_Y19_N5
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40]~regout ));

// Location: LCFF_X51_Y22_N21
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[42] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~42_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [42]));

// Location: LCCOMB_X51_Y22_N2
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~41 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [42]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a41 ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~41_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~41 .lut_mask = 16'hFA50;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y20_N11
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|acq_data_in_reg [38]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38]~regout ));

// Location: LCFF_X53_Y19_N7
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39]~regout ));

// Location: LCFF_X51_Y19_N31
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][40] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][40]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][40]~regout ));

// Location: LCFF_X51_Y16_N21
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][41] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][41]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][41]~regout ));

// Location: LCFF_X51_Y22_N31
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[43] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~43_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [43]));

// Location: LCCOMB_X51_Y22_N20
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~42 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [43]),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a42~portadataout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~42_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~42 .lut_mask = 16'hEE44;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y19_N1
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][39] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|acq_data_in_reg [39]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][39]~regout ));

// Location: LCFF_X51_Y19_N9
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][40] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][40]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][40]~regout ));

// Location: LCFF_X51_Y16_N23
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][41] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][41]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][41]~regout ));

// Location: LCFF_X53_Y16_N5
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][42] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][42]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][42]~regout ));

// Location: LCFF_X51_Y22_N1
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[44] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~44_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [44]));

// Location: LCCOMB_X51_Y22_N30
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~43 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [44]),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a43 ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~43_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~43 .lut_mask = 16'hEE44;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y19_N11
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40]~regout ));

// Location: LCFF_X51_Y16_N1
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41]~regout ));

// Location: LCFF_X53_Y16_N23
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42]~regout ));

// Location: LCFF_X51_Y17_N29
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][43] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][43]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][43]~regout ));

// Location: LCFF_X51_Y22_N19
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[45] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~45_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [45]));

// Location: LCCOMB_X51_Y22_N0
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~44 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [45]),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a44~portadataout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~44_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~44 .lut_mask = 16'hEE44;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y16_N11
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][41] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|acq_data_in_reg [41]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][41]~regout ));

// Location: LCFF_X53_Y16_N1
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42]~regout ));

// Location: LCFF_X51_Y17_N31
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][43] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][43]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][43]~regout ));

// Location: LCFF_X41_Y20_N21
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][44] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][44]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][44]~regout ));

// Location: LCFF_X51_Y22_N5
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[46] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~46_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [46]));

// Location: LCCOMB_X51_Y22_N18
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~45 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [46]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a45 ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~45_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~45 .lut_mask = 16'hE4E4;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y16_N11
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][42] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|acq_data_in_reg [42]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][42]~regout ));

// Location: LCFF_X51_Y17_N1
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][43] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][43]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][43]~regout ));

// Location: LCFF_X41_Y20_N31
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][44] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][44]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][44]~regout ));

// Location: LCFF_X44_Y19_N5
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][45] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][45]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][45]~regout ));

// Location: LCFF_X51_Y22_N15
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[47] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~47_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [47]));

// Location: LCCOMB_X51_Y22_N4
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~46 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [47]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a46~portadataout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~46_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~46 .lut_mask = 16'hFA50;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y17_N11
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][43] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|acq_data_in_reg [43]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][43]~regout ));

// Location: LCFF_X41_Y20_N1
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][44] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][44]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][44]~regout ));

// Location: LCFF_X44_Y19_N23
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][45] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][45]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][45]~regout ));

// Location: LCFF_X42_Y19_N17
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][46] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][46]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][46]~regout ));

// Location: LCFF_X25_Y17_N1
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[48] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~48_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [48]));

// Location: LCCOMB_X51_Y22_N14
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~47 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [48]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a47 ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~47_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~47 .lut_mask = 16'hFA50;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y20_N11
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][44] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|acq_data_in_reg [44]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][44]~regout ));

// Location: LCFF_X44_Y19_N1
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][45] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][45]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][45]~regout ));

// Location: LCFF_X42_Y19_N3
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][46] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][46]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][46]~regout ));

// Location: LCFF_X53_Y22_N13
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][47] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][47]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][47]~regout ));

// Location: LCFF_X25_Y17_N11
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[49] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~49_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [49]));

// Location: LCCOMB_X25_Y17_N0
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~48 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [49]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a48~portadataout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~48_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~48 .lut_mask = 16'hE2E2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y19_N11
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][45] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|acq_data_in_reg [45]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][45]~regout ));

// Location: LCFF_X42_Y19_N13
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][46] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][46]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][46]~regout ));

// Location: LCFF_X53_Y22_N23
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][47] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][47]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][47]~regout ));

// Location: LCFF_X53_Y17_N29
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][48] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][48]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][48]~regout ));

// Location: LCFF_X25_Y17_N5
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[50] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~50_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [50]));

// Location: LCCOMB_X25_Y17_N10
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~49 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [50]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a49 ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~49_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~49 .lut_mask = 16'hFC30;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y19_N31
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][46] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][46]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][46]~regout ));

// Location: LCFF_X53_Y22_N9
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][47] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][47]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][47]~regout ));

// Location: LCFF_X53_Y17_N7
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][48] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][48]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][48]~regout ));

// Location: LCFF_X51_Y18_N5
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][49] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][49]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][49]~regout ));

// Location: LCFF_X25_Y17_N23
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[51] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~51_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [51]));

// Location: LCCOMB_X25_Y17_N4
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~50 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [51]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a50~portadataout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~50_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~50 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y22_N27
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][47] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][47]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][47]~regout ));

// Location: LCFF_X53_Y17_N25
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][48] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][48]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][48]~regout ));

// Location: LCFF_X51_Y18_N7
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][49] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][49]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][49]~regout ));

// Location: LCFF_X44_Y21_N29
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][50] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][50]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][50]~regout ));

// Location: LCFF_X25_Y17_N25
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[52] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~52_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [52]));

// Location: LCCOMB_X25_Y17_N22
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~51 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [52]),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a51 ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~51_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~51 .lut_mask = 16'hF0AA;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y17_N27
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][48] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][48]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][48]~regout ));

// Location: LCFF_X51_Y18_N25
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][49] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][49]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][49]~regout ));

// Location: LCFF_X44_Y21_N7
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][50] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][50]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][50]~regout ));

// Location: LCFF_X48_Y20_N5
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][51] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][51]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][51]~regout ));

// Location: LCFF_X25_Y17_N19
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[53] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~53_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [53]));

// Location: LCCOMB_X25_Y17_N24
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~52 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [53]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a52~portadataout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~52_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~52 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y18_N19
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][49] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][49]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][49]~regout ));

// Location: LCFF_X44_Y21_N9
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][50] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][50]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][50]~regout ));

// Location: LCFF_X48_Y20_N7
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][51] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][51]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][51]~regout ));

// Location: LCFF_X44_Y19_N29
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][52] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][52]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][52]~regout ));

// Location: LCFF_X25_Y17_N29
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[54] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~54_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [54]));

// Location: LCCOMB_X25_Y17_N18
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~53 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [54]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a53 ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~53_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~53 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y21_N3
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][50] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][50]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][50]~regout ));

// Location: LCFF_X48_Y20_N25
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][51] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][51]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][51]~regout ));

// Location: LCFF_X44_Y19_N7
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][52] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][52]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][52]~regout ));

// Location: LCFF_X51_Y19_N29
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][53] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][53]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][53]~regout ));

// Location: LCFF_X25_Y17_N7
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[55] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~55_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [55]));

// Location: LCCOMB_X25_Y17_N28
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~54 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [55]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a54~portadataout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~54_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~54 .lut_mask = 16'hE2E2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y20_N27
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][51] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][51]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][51]~regout ));

// Location: LCFF_X44_Y19_N25
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][52] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][52]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][52]~regout ));

// Location: LCFF_X51_Y19_N7
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][53] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][53]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][53]~regout ));

// Location: LCFF_X51_Y16_N13
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][54] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][54]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][54]~regout ));

// Location: LCFF_X25_Y17_N17
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[56] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~56_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [56]));

// Location: LCCOMB_X25_Y17_N6
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~55 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [56]),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a55 ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~55_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~55 .lut_mask = 16'hF0AA;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y19_N27
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][52] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][52]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][52]~regout ));

// Location: LCFF_X51_Y19_N25
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][53] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][53]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][53]~regout ));

// Location: LCFF_X51_Y16_N7
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][54] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][54]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][54]~regout ));

// Location: LCFF_X53_Y16_N13
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][55] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][55]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][55]~regout ));

// Location: LCFF_X25_Y17_N3
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[57] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~57_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [57]));

// Location: LCCOMB_X25_Y17_N16
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~56 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [57]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a56~portadataout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~56_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~56 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y19_N19
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][53] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][53]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][53]~regout ));

// Location: LCFF_X51_Y16_N17
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][54] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][54]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][54]~regout ));

// Location: LCFF_X53_Y16_N7
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][55] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][55]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][55]~regout ));

// Location: LCFF_X51_Y17_N21
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][56] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][56]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][56]~regout ));

// Location: LCFF_X25_Y17_N21
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[58] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~58_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [58]));

// Location: LCCOMB_X25_Y17_N2
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~57 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [58]),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a57 ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~57_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~57 .lut_mask = 16'hF0AA;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y16_N19
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][54] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][54]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][54]~regout ));

// Location: LCFF_X53_Y16_N25
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][55] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][55]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][55]~regout ));

// Location: LCFF_X51_Y17_N7
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][56] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][56]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][56]~regout ));

// Location: LCFF_X41_Y20_N13
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][57] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][57]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][57]~regout ));

// Location: LCFF_X25_Y17_N15
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[59] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~59_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [59]));

// Location: LCCOMB_X25_Y17_N20
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~58 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a58~portadataout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [59]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~58_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~58 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y16_N3
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][55] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][55]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][55]~regout ));

// Location: LCFF_X51_Y17_N9
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][56] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][56]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][56]~regout ));

// Location: LCFF_X41_Y20_N7
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][57] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][57]~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][57]~regout ));

// Location: LCFF_X34_Y16_N21
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][58] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][58]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][58]~regout ));

// Location: LCFF_X25_Y17_N9
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[60] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~60_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [60]));

// Location: LCCOMB_X25_Y17_N14
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~59 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [60]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a59 ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~59_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~59 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y17_N19
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][56] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][56]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][56]~regout ));

// Location: LCFF_X41_Y20_N25
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][57] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][57]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][57]~regout ));

// Location: LCFF_X34_Y16_N7
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][58] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][58]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][58]~regout ));

// Location: LCFF_X34_Y16_N25
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][59] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][59]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][59]~regout ));

// Location: LCFF_X25_Y17_N27
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[61] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~61_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [61]));

// Location: LCCOMB_X25_Y17_N8
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~60 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [61]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a60~portadataout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~60_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~60 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y20_N27
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][57] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][57]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][57]~regout ));

// Location: LCFF_X34_Y16_N27
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][58] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][58]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][58]~regout ));

// Location: LCFF_X34_Y16_N13
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][59] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][59]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][59]~regout ));

// Location: LCFF_X38_Y18_N21
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][60] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][60]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][60]~regout ));

// Location: LCFF_X25_Y17_N13
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[62] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~62_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [62]));

// Location: LCCOMB_X25_Y17_N26
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~61 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [62]),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a61 ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~61_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~61 .lut_mask = 16'hF0AA;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y16_N31
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][58] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|acq_data_in_reg [58]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][58]~regout ));

// Location: LCFF_X34_Y16_N1
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][59] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][59]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][59]~regout ));

// Location: LCFF_X38_Y18_N31
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][60] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][60]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][60]~regout ));

// Location: LCFF_X38_Y18_N25
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][61] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][61]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][61]~regout ));

// Location: LCFF_X25_Y17_N31
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[63] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~63_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [63]));

// Location: LCCOMB_X25_Y17_N12
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~62 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [63]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a62~portadataout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~62_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~62 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y16_N11
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][59] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][59]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][59]~regout ));

// Location: LCFF_X38_Y18_N27
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][60] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][60]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][60]~regout ));

// Location: LCFF_X38_Y18_N13
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][61] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][61]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][61]~regout ));

// Location: LCFF_X37_Y17_N19
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][62] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][62]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][62]~regout ));

// Location: LCCOMB_X25_Y17_N30
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~63 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|altsyncram1|ram_block2a63 ),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~63_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~63 .lut_mask = 16'hCCFF;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y18_N7
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][60] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|acq_data_in_reg [60]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][60]~regout ));

// Location: LCFF_X38_Y18_N1
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][61] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][61]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][61]~regout ));

// Location: LCFF_X37_Y17_N21
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][62] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][62]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][62]~regout ));

// Location: LCFF_X37_Y17_N7
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][63] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][63]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][63]~regout ));

// Location: LCFF_X38_Y18_N11
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][61] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][61]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][61]~regout ));

// Location: LCFF_X37_Y17_N25
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][62] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][62]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][62]~regout ));

// Location: LCFF_X37_Y17_N27
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][63] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][63]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][63]~regout ));

// Location: LCFF_X37_Y17_N13
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][62] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][62]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][62]~regout ));

// Location: LCFF_X37_Y17_N23
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][63] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][63]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][63]~regout ));

// Location: LCFF_X37_Y17_N17
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][63] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][63]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][63]~regout ));

// Location: LCCOMB_X41_Y22_N2
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~3 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~2_combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~regout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|run~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~3 .lut_mask = 16'hF8F0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N2
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~10 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0_combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~8_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~10 .lut_mask = 16'h0888;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N26
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~11 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~11 .lut_mask = 16'h3393;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N8
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~8_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~12 .lut_mask = 16'h4C00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N26
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~8_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~13 .lut_mask = 16'h0700;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N22
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4 (
	.dataa(vcc),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|run~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4 .lut_mask = 16'hC000;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N28
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~7 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~6_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~7 .lut_mask = 16'hA800;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N30
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~19 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_shift_enable~combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~19 .lut_mask = 16'hE2C0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N8
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [13]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [14]),
	.datac(\auto_signaltap_1|acq_trigger_in_reg [4]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [12]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0 .lut_mask = 16'hAFB1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N24
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_1|acq_trigger_in_reg [4]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~regout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [14]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1 .lut_mask = 16'h48CC;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N26
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [15]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [16]),
	.datac(\auto_signaltap_1|acq_trigger_in_reg [5]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [17]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0 .lut_mask = 16'hCADB;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N22
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [17]),
	.datab(\auto_signaltap_1|acq_trigger_in_reg [5]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~regout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1 .lut_mask = 16'h7D00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N16
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [18]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [19]),
	.datac(\auto_signaltap_1|acq_trigger_in_reg [6]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [20]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0 .lut_mask = 16'hCADB;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N14
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~regout ),
	.datab(\auto_signaltap_1|acq_trigger_in_reg [6]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [20]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1 .lut_mask = 16'h60F0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N18
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [22]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [21]),
	.datac(\auto_signaltap_1|acq_trigger_in_reg [7]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [23]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0 .lut_mask = 16'hACBD;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N12
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~regout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [23]),
	.datad(\auto_signaltap_1|acq_trigger_in_reg [7]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1 .lut_mask = 16'h2A8A;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N24
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [24]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [26]),
	.datac(\auto_signaltap_1|acq_trigger_in_reg [8]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [25]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0 .lut_mask = 16'hFA1B;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N30
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~regout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_1|acq_trigger_in_reg [8]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [26]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1 .lut_mask = 16'h48CC;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N26
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [29]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [27]),
	.datac(\auto_signaltap_1|acq_trigger_in_reg [9]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [28]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0 .lut_mask = 16'hFC1D;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N12
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~regout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [29]),
	.datac(\auto_signaltap_1|acq_trigger_in_reg [9]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1 .lut_mask = 16'h7B00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N16
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [31]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [32]),
	.datac(\auto_signaltap_1|acq_trigger_in_reg [10]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [30]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0 .lut_mask = 16'hAFB1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N30
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [32]),
	.datac(\auto_signaltap_1|acq_trigger_in_reg [10]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1 .lut_mask = 16'h2AA2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N10
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [33]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [34]),
	.datac(\auto_signaltap_1|acq_trigger_in_reg [11]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [35]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0 .lut_mask = 16'hCADB;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N20
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [35]),
	.datab(\auto_signaltap_1|acq_trigger_in_reg [11]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~regout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1 .lut_mask = 16'h7D00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N2
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [36]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [37]),
	.datac(\auto_signaltap_1|acq_trigger_in_reg [12]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [38]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0 .lut_mask = 16'hCADB;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N20
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~regout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [38]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0_combout ),
	.datad(\auto_signaltap_1|acq_trigger_in_reg [12]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1 .lut_mask = 16'h70B0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N28
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [40]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [41]),
	.datac(\auto_signaltap_1|acq_trigger_in_reg [13]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [39]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0 .lut_mask = 16'hAFB1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N10
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_1|acq_trigger_in_reg [13]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~regout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [41]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1 .lut_mask = 16'h28AA;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N24
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [43]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [44]),
	.datac(\auto_signaltap_1|acq_trigger_in_reg [14]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [42]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0 .lut_mask = 16'hAFB1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N14
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_1|acq_trigger_in_reg [14]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~regout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [44]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1 .lut_mask = 16'h28AA;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N18
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [45]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [46]),
	.datac(\auto_signaltap_1|acq_trigger_in_reg [15]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [47]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0 .lut_mask = 16'hCADB;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N20
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [47]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~regout ),
	.datad(\auto_signaltap_1|acq_trigger_in_reg [15]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1 .lut_mask = 16'h4CC4;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N16
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [49]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [50]),
	.datac(\auto_signaltap_1|acq_trigger_in_reg [16]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [48]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0 .lut_mask = 16'hAFB1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N14
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_1|acq_trigger_in_reg [16]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [50]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0_combout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1 .lut_mask = 16'h70B0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N28
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [52]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [51]),
	.datac(\auto_signaltap_1|acq_trigger_in_reg [17]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [53]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0 .lut_mask = 16'hACBD;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N14
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_1|acq_trigger_in_reg [17]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~regout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [53]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1 .lut_mask = 16'h28AA;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N26
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [54]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [55]),
	.datac(\auto_signaltap_1|acq_trigger_in_reg [18]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [56]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0 .lut_mask = 16'hCADB;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N4
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [56]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_1|acq_trigger_in_reg [18]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1 .lut_mask = 16'h4CC4;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N16
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [1]),
	.datac(\auto_signaltap_1|acq_trigger_in_reg [0]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 .lut_mask = 16'hCFD1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N14
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~regout ),
	.datac(\auto_signaltap_1|acq_trigger_in_reg [0]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1 .lut_mask = 16'h7D00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N26
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [4]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [5]),
	.datac(\auto_signaltap_1|acq_trigger_in_reg [1]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [3]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0 .lut_mask = 16'hAFB1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N28
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_1|acq_trigger_in_reg [1]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~regout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [5]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1 .lut_mask = 16'h6F00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N16
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [7]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [8]),
	.datac(\auto_signaltap_1|acq_trigger_in_reg [2]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [6]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0 .lut_mask = 16'hAFB1;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N6
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_1|acq_trigger_in_reg [2]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~regout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [8]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1 .lut_mask = 16'h28AA;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N18
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [9]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [10]),
	.datac(\auto_signaltap_1|acq_trigger_in_reg [3]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [11]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0 .lut_mask = 16'hCADB;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N4
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [11]),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~regout ),
	.datad(\auto_signaltap_1|acq_trigger_in_reg [3]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1 .lut_mask = 16'h2AA2;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N26
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0 .lut_mask = 16'h00FF;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N30
cycloneii_lcell_comb \auto_signaltap_1|~GND (
// Equation(s):
// \auto_signaltap_1|~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_1|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|~GND .lut_mask = 16'h0000;
defparam \auto_signaltap_1|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \button~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\button~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(button));
// synopsys translate_off
defparam \button~I .input_async_reset = "none";
defparam \button~I .input_power_up = "low";
defparam \button~I .input_register_mode = "none";
defparam \button~I .input_sync_reset = "none";
defparam \button~I .oe_async_reset = "none";
defparam \button~I .oe_power_up = "low";
defparam \button~I .oe_register_mode = "none";
defparam \button~I .oe_sync_reset = "none";
defparam \button~I .operation_mode = "input";
defparam \button~I .output_async_reset = "none";
defparam \button~I .output_power_up = "low";
defparam \button~I .output_register_mode = "none";
defparam \button~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N8
cycloneii_lcell_comb \auto_signaltap_1|acq_data_in_reg[1]~feeder (
// Equation(s):
// \auto_signaltap_1|acq_data_in_reg[1]~feeder_combout  = count_in[0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(count_in[0]),
	.cin(gnd),
	.combout(\auto_signaltap_1|acq_data_in_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|acq_data_in_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|acq_data_in_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N10
cycloneii_lcell_comb \auto_signaltap_1|acq_data_in_reg[3]~feeder (
// Equation(s):
// \auto_signaltap_1|acq_data_in_reg[3]~feeder_combout  = count_in[11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(count_in[11]),
	.cin(gnd),
	.combout(\auto_signaltap_1|acq_data_in_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|acq_data_in_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|acq_data_in_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N18
cycloneii_lcell_comb \auto_signaltap_1|acq_data_in_reg[5]~feeder (
// Equation(s):
// \auto_signaltap_1|acq_data_in_reg[5]~feeder_combout  = count_in[13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(count_in[13]),
	.cin(gnd),
	.combout(\auto_signaltap_1|acq_data_in_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|acq_data_in_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|acq_data_in_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N24
cycloneii_lcell_comb \auto_signaltap_1|acq_data_in_reg[6]~feeder (
// Equation(s):
// \auto_signaltap_1|acq_data_in_reg[6]~feeder_combout  = count_in[14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(count_in[14]),
	.cin(gnd),
	.combout(\auto_signaltap_1|acq_data_in_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|acq_data_in_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|acq_data_in_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N8
cycloneii_lcell_comb \auto_signaltap_1|acq_data_in_reg[7]~feeder (
// Equation(s):
// \auto_signaltap_1|acq_data_in_reg[7]~feeder_combout  = count_in[15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(count_in[15]),
	.cin(gnd),
	.combout(\auto_signaltap_1|acq_data_in_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|acq_data_in_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|acq_data_in_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N8
cycloneii_lcell_comb \auto_signaltap_1|acq_data_in_reg[9]~feeder (
// Equation(s):
// \auto_signaltap_1|acq_data_in_reg[9]~feeder_combout  = count_in[17]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(count_in[17]),
	.cin(gnd),
	.combout(\auto_signaltap_1|acq_data_in_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|acq_data_in_reg[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|acq_data_in_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N26
cycloneii_lcell_comb \auto_signaltap_1|acq_data_in_reg[10]~feeder (
// Equation(s):
// \auto_signaltap_1|acq_data_in_reg[10]~feeder_combout  = count_in[18]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(count_in[18]),
	.cin(gnd),
	.combout(\auto_signaltap_1|acq_data_in_reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|acq_data_in_reg[10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|acq_data_in_reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N24
cycloneii_lcell_comb \auto_signaltap_1|acq_data_in_reg[11]~feeder (
// Equation(s):
// \auto_signaltap_1|acq_data_in_reg[11]~feeder_combout  = count_in[19]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(count_in[19]),
	.cin(gnd),
	.combout(\auto_signaltap_1|acq_data_in_reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|acq_data_in_reg[11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|acq_data_in_reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N26
cycloneii_lcell_comb \auto_signaltap_1|acq_data_in_reg[12]~feeder (
// Equation(s):
// \auto_signaltap_1|acq_data_in_reg[12]~feeder_combout  = count_in[1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(count_in[1]),
	.cin(gnd),
	.combout(\auto_signaltap_1|acq_data_in_reg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|acq_data_in_reg[12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|acq_data_in_reg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N24
cycloneii_lcell_comb \auto_signaltap_1|acq_data_in_reg[13]~feeder (
// Equation(s):
// \auto_signaltap_1|acq_data_in_reg[13]~feeder_combout  = count_in[20]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(count_in[20]),
	.cin(gnd),
	.combout(\auto_signaltap_1|acq_data_in_reg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|acq_data_in_reg[13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|acq_data_in_reg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N10
cycloneii_lcell_comb \auto_signaltap_1|acq_data_in_reg[14]~feeder (
// Equation(s):
// \auto_signaltap_1|acq_data_in_reg[14]~feeder_combout  = count_in[21]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(count_in[21]),
	.cin(gnd),
	.combout(\auto_signaltap_1|acq_data_in_reg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|acq_data_in_reg[14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|acq_data_in_reg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N8
cycloneii_lcell_comb \auto_signaltap_1|acq_data_in_reg[16]~feeder (
// Equation(s):
// \auto_signaltap_1|acq_data_in_reg[16]~feeder_combout  = count_in[23]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(count_in[23]),
	.cin(gnd),
	.combout(\auto_signaltap_1|acq_data_in_reg[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|acq_data_in_reg[16]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|acq_data_in_reg[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N16
cycloneii_lcell_comb \auto_signaltap_1|acq_data_in_reg[18]~feeder (
// Equation(s):
// \auto_signaltap_1|acq_data_in_reg[18]~feeder_combout  = count_in[25]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(count_in[25]),
	.cin(gnd),
	.combout(\auto_signaltap_1|acq_data_in_reg[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|acq_data_in_reg[18]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|acq_data_in_reg[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N12
cycloneii_lcell_comb \auto_signaltap_1|acq_data_in_reg[20]~feeder (
// Equation(s):
// \auto_signaltap_1|acq_data_in_reg[20]~feeder_combout  = count_in[27]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(count_in[27]),
	.cin(gnd),
	.combout(\auto_signaltap_1|acq_data_in_reg[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|acq_data_in_reg[20]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|acq_data_in_reg[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N2
cycloneii_lcell_comb \auto_signaltap_1|acq_data_in_reg[21]~feeder (
// Equation(s):
// \auto_signaltap_1|acq_data_in_reg[21]~feeder_combout  = count_in[28]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(count_in[28]),
	.cin(gnd),
	.combout(\auto_signaltap_1|acq_data_in_reg[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|acq_data_in_reg[21]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|acq_data_in_reg[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N20
cycloneii_lcell_comb \auto_signaltap_1|acq_data_in_reg[23]~feeder (
// Equation(s):
// \auto_signaltap_1|acq_data_in_reg[23]~feeder_combout  = count_in[2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(count_in[2]),
	.cin(gnd),
	.combout(\auto_signaltap_1|acq_data_in_reg[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|acq_data_in_reg[23]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|acq_data_in_reg[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N26
cycloneii_lcell_comb \auto_signaltap_1|acq_data_in_reg[24]~feeder (
// Equation(s):
// \auto_signaltap_1|acq_data_in_reg[24]~feeder_combout  = count_in[30]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(count_in[30]),
	.cin(gnd),
	.combout(\auto_signaltap_1|acq_data_in_reg[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|acq_data_in_reg[24]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|acq_data_in_reg[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N10
cycloneii_lcell_comb \auto_signaltap_1|acq_data_in_reg[25]~feeder (
// Equation(s):
// \auto_signaltap_1|acq_data_in_reg[25]~feeder_combout  = count_in[31]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(count_in[31]),
	.cin(gnd),
	.combout(\auto_signaltap_1|acq_data_in_reg[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|acq_data_in_reg[25]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|acq_data_in_reg[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N16
cycloneii_lcell_comb \auto_signaltap_1|acq_data_in_reg[26]~feeder (
// Equation(s):
// \auto_signaltap_1|acq_data_in_reg[26]~feeder_combout  = count_in[3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(count_in[3]),
	.cin(gnd),
	.combout(\auto_signaltap_1|acq_data_in_reg[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|acq_data_in_reg[26]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|acq_data_in_reg[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N26
cycloneii_lcell_comb \auto_signaltap_1|acq_data_in_reg[27]~feeder (
// Equation(s):
// \auto_signaltap_1|acq_data_in_reg[27]~feeder_combout  = count_in[4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(count_in[4]),
	.cin(gnd),
	.combout(\auto_signaltap_1|acq_data_in_reg[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|acq_data_in_reg[27]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|acq_data_in_reg[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N8
cycloneii_lcell_comb \auto_signaltap_1|acq_data_in_reg[30]~feeder (
// Equation(s):
// \auto_signaltap_1|acq_data_in_reg[30]~feeder_combout  = count_in[7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(count_in[7]),
	.cin(gnd),
	.combout(\auto_signaltap_1|acq_data_in_reg[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|acq_data_in_reg[30]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|acq_data_in_reg[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N12
cycloneii_lcell_comb \auto_signaltap_1|acq_data_in_reg[31]~feeder (
// Equation(s):
// \auto_signaltap_1|acq_data_in_reg[31]~feeder_combout  = count_in[8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(count_in[8]),
	.cin(gnd),
	.combout(\auto_signaltap_1|acq_data_in_reg[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|acq_data_in_reg[31]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|acq_data_in_reg[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N18
cycloneii_lcell_comb \auto_signaltap_1|acq_data_in_reg[32]~feeder (
// Equation(s):
// \auto_signaltap_1|acq_data_in_reg[32]~feeder_combout  = count_in[9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(count_in[9]),
	.cin(gnd),
	.combout(\auto_signaltap_1|acq_data_in_reg[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|acq_data_in_reg[32]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|acq_data_in_reg[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y16_N8
cycloneii_lcell_comb \auto_signaltap_1|acq_data_in_reg[41]~feeder (
// Equation(s):
// \auto_signaltap_1|acq_data_in_reg[41]~feeder_combout  = \rejim_1|red [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rejim_1|red [1]),
	.cin(gnd),
	.combout(\auto_signaltap_1|acq_data_in_reg[41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|acq_data_in_reg[41]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|acq_data_in_reg[41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y16_N2
cycloneii_lcell_comb \auto_signaltap_1|acq_data_in_reg[54]~feeder (
// Equation(s):
// \auto_signaltap_1|acq_data_in_reg[54]~feeder_combout  = \rejim_1|red [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rejim_1|red [1]),
	.cin(gnd),
	.combout(\auto_signaltap_1|acq_data_in_reg[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|acq_data_in_reg[54]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|acq_data_in_reg[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y16_N8
cycloneii_lcell_comb \auto_signaltap_1|acq_data_in_reg[42]~feeder (
// Equation(s):
// \auto_signaltap_1|acq_data_in_reg[42]~feeder_combout  = \rejim_1|red [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rejim_1|red [2]),
	.cin(gnd),
	.combout(\auto_signaltap_1|acq_data_in_reg[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|acq_data_in_reg[42]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|acq_data_in_reg[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y16_N26
cycloneii_lcell_comb \auto_signaltap_1|acq_data_in_reg[55]~feeder (
// Equation(s):
// \auto_signaltap_1|acq_data_in_reg[55]~feeder_combout  = \rejim_1|red [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rejim_1|red [2]),
	.cin(gnd),
	.combout(\auto_signaltap_1|acq_data_in_reg[55]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|acq_data_in_reg[55]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|acq_data_in_reg[55]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N24
cycloneii_lcell_comb \auto_signaltap_1|acq_data_in_reg[43]~feeder (
// Equation(s):
// \auto_signaltap_1|acq_data_in_reg[43]~feeder_combout  = \rejim_1|red [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rejim_1|red [3]),
	.cin(gnd),
	.combout(\auto_signaltap_1|acq_data_in_reg[43]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|acq_data_in_reg[43]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|acq_data_in_reg[43]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N2
cycloneii_lcell_comb \auto_signaltap_1|acq_data_in_reg[56]~feeder (
// Equation(s):
// \auto_signaltap_1|acq_data_in_reg[56]~feeder_combout  = \rejim_1|red [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rejim_1|red [3]),
	.cin(gnd),
	.combout(\auto_signaltap_1|acq_data_in_reg[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|acq_data_in_reg[56]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|acq_data_in_reg[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N8
cycloneii_lcell_comb \auto_signaltap_1|acq_data_in_reg[44]~feeder (
// Equation(s):
// \auto_signaltap_1|acq_data_in_reg[44]~feeder_combout  = \rejim_1|red [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rejim_1|red [4]),
	.cin(gnd),
	.combout(\auto_signaltap_1|acq_data_in_reg[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|acq_data_in_reg[44]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|acq_data_in_reg[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N2
cycloneii_lcell_comb \auto_signaltap_1|acq_data_in_reg[57]~feeder (
// Equation(s):
// \auto_signaltap_1|acq_data_in_reg[57]~feeder_combout  = \rejim_1|red [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rejim_1|red [4]),
	.cin(gnd),
	.combout(\auto_signaltap_1|acq_data_in_reg[57]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|acq_data_in_reg[57]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|acq_data_in_reg[57]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N0
cycloneii_lcell_comb \auto_signaltap_1|acq_data_in_reg[34]~feeder (
// Equation(s):
// \auto_signaltap_1|acq_data_in_reg[34]~feeder_combout  = \rejim_1|green [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rejim_1|green [0]),
	.cin(gnd),
	.combout(\auto_signaltap_1|acq_data_in_reg[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|acq_data_in_reg[34]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|acq_data_in_reg[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N2
cycloneii_lcell_comb \auto_signaltap_1|acq_data_in_reg[47]~feeder (
// Equation(s):
// \auto_signaltap_1|acq_data_in_reg[47]~feeder_combout  = \rejim_1|green [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rejim_1|green [0]),
	.cin(gnd),
	.combout(\auto_signaltap_1|acq_data_in_reg[47]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|acq_data_in_reg[47]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|acq_data_in_reg[47]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N24
cycloneii_lcell_comb \auto_signaltap_1|acq_data_in_reg[37]~feeder (
// Equation(s):
// \auto_signaltap_1|acq_data_in_reg[37]~feeder_combout  = \rejim_1|green [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rejim_1|green [3]),
	.cin(gnd),
	.combout(\auto_signaltap_1|acq_data_in_reg[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|acq_data_in_reg[37]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|acq_data_in_reg[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N26
cycloneii_lcell_comb \auto_signaltap_1|acq_data_in_reg[50]~feeder (
// Equation(s):
// \auto_signaltap_1|acq_data_in_reg[50]~feeder_combout  = \rejim_1|green [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rejim_1|green [3]),
	.cin(gnd),
	.combout(\auto_signaltap_1|acq_data_in_reg[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|acq_data_in_reg[50]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|acq_data_in_reg[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N2
cycloneii_lcell_comb \auto_signaltap_1|acq_data_in_reg[52]~feeder (
// Equation(s):
// \auto_signaltap_1|acq_data_in_reg[52]~feeder_combout  = \rejim_1|r_task~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rejim_1|r_task~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|acq_data_in_reg[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|acq_data_in_reg[52]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|acq_data_in_reg[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N0
cycloneii_lcell_comb \auto_signaltap_1|acq_data_in_reg[62]~feeder (
// Equation(s):
// \auto_signaltap_1|acq_data_in_reg[62]~feeder_combout  = \rejim_1|register_red [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rejim_1|register_red [1]),
	.cin(gnd),
	.combout(\auto_signaltap_1|acq_data_in_reg[62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|acq_data_in_reg[62]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|acq_data_in_reg[62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N10
cycloneii_lcell_comb \auto_signaltap_1|acq_data_in_reg[63]~feeder (
// Equation(s):
// \auto_signaltap_1|acq_data_in_reg[63]~feeder_combout  = \rejim_1|register_red [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rejim_1|register_red [2]),
	.cin(gnd),
	.combout(\auto_signaltap_1|acq_data_in_reg[63]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|acq_data_in_reg[63]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|acq_data_in_reg[63]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N6
cycloneii_lcell_comb \auto_signaltap_1|acq_data_in_reg[46]~feeder (
// Equation(s):
// \auto_signaltap_1|acq_data_in_reg[46]~feeder_combout  = \rejim_1|g_task~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rejim_1|g_task~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|acq_data_in_reg[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|acq_data_in_reg[46]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|acq_data_in_reg[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N2
cycloneii_lcell_comb \auto_signaltap_1|acq_data_in_reg[59]~feeder (
// Equation(s):
// \auto_signaltap_1|acq_data_in_reg[59]~feeder_combout  = \rejim_1|register_green [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rejim_1|register_green [1]),
	.cin(gnd),
	.combout(\auto_signaltap_1|acq_data_in_reg[59]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|acq_data_in_reg[59]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|acq_data_in_reg[59]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N8
cycloneii_lcell_comb \auto_signaltap_1|acq_data_in_reg[60]~feeder (
// Equation(s):
// \auto_signaltap_1|acq_data_in_reg[60]~feeder_combout  = \rejim_1|register_green [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rejim_1|register_green [2]),
	.cin(gnd),
	.combout(\auto_signaltap_1|acq_data_in_reg[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|acq_data_in_reg[60]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|acq_data_in_reg[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y19_N8
cycloneii_lcell_comb \auto_signaltap_1|acq_data_in_reg[39]~feeder (
// Equation(s):
// \auto_signaltap_1|acq_data_in_reg[39]~feeder_combout  = \r~0_wirecell_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\r~0_wirecell_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|acq_data_in_reg[39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|acq_data_in_reg[39]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|acq_data_in_reg[39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N10
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|acq_data_in_reg [2]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N24
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|acq_data_in_reg [3]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N4
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|acq_data_in_reg [4]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N20
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|acq_data_in_reg [5]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N12
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|acq_data_in_reg [8]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N10
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|acq_data_in_reg [10]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N2
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|acq_data_in_reg [12]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N26
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|acq_data_in_reg [14]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N10
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|acq_data_in_reg [17]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N0
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|acq_data_in_reg [19]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N28
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|acq_data_in_reg [20]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N10
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|acq_data_in_reg [21]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N0
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|acq_data_in_reg [22]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N2
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|acq_data_in_reg [24]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N2
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|acq_data_in_reg [25]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N6
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|acq_data_in_reg [27]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N20
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|acq_data_in_reg [29]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N28
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|acq_data_in_reg [31]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N2
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|acq_data_in_reg [32]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N30
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|acq_data_in_reg [33]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N10
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|acq_data_in_reg [34]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N10
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|acq_data_in_reg [40]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N30
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][46]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|acq_data_in_reg [46]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][46]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N26
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][47]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|acq_data_in_reg [47]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][47]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][47]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][47]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y17_N26
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][48]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|acq_data_in_reg [48]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][48]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y18_N18
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][49]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|acq_data_in_reg [49]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][49]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][49]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][49]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N2
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][50]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|acq_data_in_reg [50]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][50]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N26
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][51]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|acq_data_in_reg [51]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][51]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][51]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][51]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N26
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][52]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|acq_data_in_reg [52]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][52]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N18
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][53]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|acq_data_in_reg [53]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][53]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][53]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][53]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y16_N18
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][54]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|acq_data_in_reg [54]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][54]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y16_N2
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][55]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|acq_data_in_reg [55]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][55]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][55]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][55]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N18
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][56]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|acq_data_in_reg [56]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][56]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N26
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][57]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|acq_data_in_reg [57]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][57]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][57]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][57]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N10
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][59]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|acq_data_in_reg [59]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][59]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][59]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][59]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N10
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][61]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|acq_data_in_reg [61]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][61]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][61]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][61]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N12
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][62]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|acq_data_in_reg [62]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][62]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N16
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][63]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|acq_data_in_reg [63]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][63]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][63]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][63]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N24
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|acq_trigger_in_reg [2]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N8
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|acq_trigger_in_reg [3]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N12
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|acq_trigger_in_reg [4]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N20
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|acq_trigger_in_reg [5]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N6
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|acq_trigger_in_reg [6]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N22
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|acq_trigger_in_reg [7]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N12
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|acq_trigger_in_reg [12]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N4
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|acq_trigger_in_reg [13]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N8
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|acq_trigger_in_reg [14]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N16
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|acq_trigger_in_reg [15]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N22
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|acq_trigger_in_reg [16]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N8
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|acq_trigger_in_reg [17]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N30
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N10
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N22
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N2
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N26
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N16
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N4
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N20
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N16
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N2
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N6
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N24
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N4
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N24
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N2
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N30
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N28
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N12
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~8_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N18
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~10_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N16
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [1]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N12
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [0]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N22
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [0]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N2
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [0]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N8
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N28
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [2]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N14
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [2]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N26
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N4
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [4]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N30
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [4]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N4
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N22
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N2
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [6]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N0
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N2
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [7]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N4
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N6
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [8]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N14
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [8]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N0
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N14
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [10]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N16
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N28
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N18
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N12
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N20
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N6
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N30
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N8
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N22
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N8
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N24
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N4
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N0
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N20
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N30
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N8
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N20
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N10
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N22
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N16
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N26
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N12
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N0
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N26
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N30
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N22
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N0
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N16
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N20
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N6
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N28
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N0
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N28
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N24
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N22
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N2
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N0
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N4
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N8
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N28
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N8
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N4
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N24
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N12
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N8
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N6
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N4
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N0
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N22
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N28
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N0
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N2
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N24
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N8
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N10
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N20
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N24
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N4
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N6
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N12
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N26
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N22
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N0
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N8
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N2
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N12
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N30
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N28
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N26
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N22
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N20
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N0
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N22
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N24
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N2
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N30
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N4
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N18
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N8
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N24
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N2
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N12
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N6
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N8
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N20
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N26
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N6
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N0
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N0
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N2
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~feeder .lut_mask = 16'hF0F0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N28
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N4
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y17_N12
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N24
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][34]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][34]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y17_N22
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y18_N12
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][36]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y17_N0
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][35]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y18_N22
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][36]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][36]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N20
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][37]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][37]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y18_N0
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][36]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N22
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][37]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N20
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N0
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][37]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][37]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][37]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N30
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y19_N10
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N0
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y19_N12
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N4
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][40]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y19_N6
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][39]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y16_N20
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][41]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][41]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][41]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N8
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][40]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][40]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y16_N22
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][41]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][41]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y16_N4
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][42]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][42]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y16_N0
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][41]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y16_N22
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N28
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][43]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][43]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][43]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][43]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][43]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y16_N0
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][42]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N30
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][43]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][43]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][43]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][43]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][43]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N20
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][44]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][44]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][44]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N0
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][43]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][43]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][43]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][43]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][43]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N30
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][44]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][44]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][44]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N4
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][45]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][45]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][45]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][45]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][45]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N0
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][44]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][44]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][44]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N22
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][45]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][45]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][45]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][45]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][45]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N16
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][46]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][46]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][46]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N0
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][45]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][45]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][45]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][45]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][45]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N2
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][46]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][46]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][46]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N12
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][47]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][47]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][47]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][47]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][47]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N12
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][46]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][46]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][46]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y17_N28
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][48]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][48]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][48]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y22_N8
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][47]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][47]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][47]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][47]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][47]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y18_N4
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][49]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][49]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][49]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][49]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][49]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y17_N24
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][48]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][48]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][48]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N28
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][50]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][50]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][50]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y18_N24
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][49]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][49]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][49]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][49]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][49]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N4
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][51]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][51]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][51]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][51]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][51]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N8
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][50]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][50]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][50]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N28
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][52]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][52]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][52]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N24
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][51]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][51]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][51]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][51]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][51]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N28
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][53]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][53]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][53]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][53]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][53]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N24
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][52]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][52]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][52]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y16_N12
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][54]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][54]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][54]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N24
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][53]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][53]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][53]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][53]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][53]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y16_N12
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][55]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][55]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][55]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][55]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][55]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y16_N16
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][54]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][54]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][54]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N20
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][56]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][56]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][56]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y16_N24
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][55]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][55]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][55]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][55]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][55]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N12
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][57]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][57]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][57]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][57]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][57]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y17_N8
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][56]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][56]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][56]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N20
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][58]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][58]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][58]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N24
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][57]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][57]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][57]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][57]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][57]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N6
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][58]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][58]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][58]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N24
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][59]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][59]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][59]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][59]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][59]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N26
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][58]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][58]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][58]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N12
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][59]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][59]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][59]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][59]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][59]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N20
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][60]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][60]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][60]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N0
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][59]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][59]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][59]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][59]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][59]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N30
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][60]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][60]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][60]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N24
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][61]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][61]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][61]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][61]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][61]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N26
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][60]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][60]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][60]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N12
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][61]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][61]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][61]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][61]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][61]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N18
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][62]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][62]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][62]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N0
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][61]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][61]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][61]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][61]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][61]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N20
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][62]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][62]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][62]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N6
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][63]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][63]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][63]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][63]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][63]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N24
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][62]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][62]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][62]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N26
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][63]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][63]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][63]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][63]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][63]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N22
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][63]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][63]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][63]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][63]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][63]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N6
cycloneii_lcell_comb \auto_signaltap_1|acq_data_in_reg[33]~feeder (
// Equation(s):
// \auto_signaltap_1|acq_data_in_reg[33]~feeder_combout  = \QIC_SIGNALTAP_GND~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\QIC_SIGNALTAP_GND~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_1|acq_data_in_reg[33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|acq_data_in_reg[33]~feeder .lut_mask = 16'hF0F0;
defparam \auto_signaltap_1|acq_data_in_reg[33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N8
cycloneii_lcell_comb \auto_signaltap_1|acq_data_in_reg[45]~feeder (
// Equation(s):
// \auto_signaltap_1|acq_data_in_reg[45]~feeder_combout  = \reset~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|acq_data_in_reg[45]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|acq_data_in_reg[45]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|acq_data_in_reg[45]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N0
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder .lut_mask = 16'hFFFF;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N12
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder .lut_mask = 16'hFFFF;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N0
cycloneii_lcell_comb \count_in[0]~32 (
// Equation(s):
// \count_in[0]~32_combout  = count_in[0] $ (VCC)
// \count_in[0]~33  = CARRY(count_in[0])

	.dataa(vcc),
	.datab(count_in[0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\count_in[0]~32_combout ),
	.cout(\count_in[0]~33 ));
// synopsys translate_off
defparam \count_in[0]~32 .lut_mask = 16'h33CC;
defparam \count_in[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N8
cycloneii_lcell_comb \count_in[4]~41 (
// Equation(s):
// \count_in[4]~41_combout  = (count_in[4] & (\count_in[3]~40  $ (GND))) # (!count_in[4] & (!\count_in[3]~40  & VCC))
// \count_in[4]~42  = CARRY((count_in[4] & !\count_in[3]~40 ))

	.dataa(vcc),
	.datab(count_in[4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\count_in[3]~40 ),
	.combout(\count_in[4]~41_combout ),
	.cout(\count_in[4]~42 ));
// synopsys translate_off
defparam \count_in[4]~41 .lut_mask = 16'hC30C;
defparam \count_in[4]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N10
cycloneii_lcell_comb \count_in[5]~43 (
// Equation(s):
// \count_in[5]~43_combout  = (count_in[5] & (!\count_in[4]~42 )) # (!count_in[5] & ((\count_in[4]~42 ) # (GND)))
// \count_in[5]~44  = CARRY((!\count_in[4]~42 ) # (!count_in[5]))

	.dataa(count_in[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\count_in[4]~42 ),
	.combout(\count_in[5]~43_combout ),
	.cout(\count_in[5]~44 ));
// synopsys translate_off
defparam \count_in[5]~43 .lut_mask = 16'h5A5F;
defparam \count_in[5]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N14
cycloneii_lcell_comb \count_in[7]~47 (
// Equation(s):
// \count_in[7]~47_combout  = (count_in[7] & (!\count_in[6]~46 )) # (!count_in[7] & ((\count_in[6]~46 ) # (GND)))
// \count_in[7]~48  = CARRY((!\count_in[6]~46 ) # (!count_in[7]))

	.dataa(vcc),
	.datab(count_in[7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\count_in[6]~46 ),
	.combout(\count_in[7]~47_combout ),
	.cout(\count_in[7]~48 ));
// synopsys translate_off
defparam \count_in[7]~47 .lut_mask = 16'h3C3F;
defparam \count_in[7]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y23_N15
cycloneii_lcell_ff \count_in[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\count_in[7]~47_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\count_in[13]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(count_in[7]));

// Location: LCCOMB_X23_Y23_N18
cycloneii_lcell_comb \count_in[9]~51 (
// Equation(s):
// \count_in[9]~51_combout  = (count_in[9] & (!\count_in[8]~50 )) # (!count_in[9] & ((\count_in[8]~50 ) # (GND)))
// \count_in[9]~52  = CARRY((!\count_in[8]~50 ) # (!count_in[9]))

	.dataa(vcc),
	.datab(count_in[9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\count_in[8]~50 ),
	.combout(\count_in[9]~51_combout ),
	.cout(\count_in[9]~52 ));
// synopsys translate_off
defparam \count_in[9]~51 .lut_mask = 16'h3C3F;
defparam \count_in[9]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y23_N19
cycloneii_lcell_ff \count_in[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\count_in[9]~51_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\count_in[13]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(count_in[9]));

// Location: LCCOMB_X23_Y23_N22
cycloneii_lcell_comb \count_in[11]~55 (
// Equation(s):
// \count_in[11]~55_combout  = (count_in[11] & (!\count_in[10]~54 )) # (!count_in[11] & ((\count_in[10]~54 ) # (GND)))
// \count_in[11]~56  = CARRY((!\count_in[10]~54 ) # (!count_in[11]))

	.dataa(vcc),
	.datab(count_in[11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\count_in[10]~54 ),
	.combout(\count_in[11]~55_combout ),
	.cout(\count_in[11]~56 ));
// synopsys translate_off
defparam \count_in[11]~55 .lut_mask = 16'h3C3F;
defparam \count_in[11]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y23_N23
cycloneii_lcell_ff \count_in[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\count_in[11]~55_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\count_in[13]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(count_in[11]));

// Location: LCCOMB_X23_Y23_N24
cycloneii_lcell_comb \count_in[12]~57 (
// Equation(s):
// \count_in[12]~57_combout  = (count_in[12] & (\count_in[11]~56  $ (GND))) # (!count_in[12] & (!\count_in[11]~56  & VCC))
// \count_in[12]~58  = CARRY((count_in[12] & !\count_in[11]~56 ))

	.dataa(count_in[12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\count_in[11]~56 ),
	.combout(\count_in[12]~57_combout ),
	.cout(\count_in[12]~58 ));
// synopsys translate_off
defparam \count_in[12]~57 .lut_mask = 16'hA50A;
defparam \count_in[12]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N26
cycloneii_lcell_comb \count_in[13]~59 (
// Equation(s):
// \count_in[13]~59_combout  = (count_in[13] & (!\count_in[12]~58 )) # (!count_in[13] & ((\count_in[12]~58 ) # (GND)))
// \count_in[13]~60  = CARRY((!\count_in[12]~58 ) # (!count_in[13]))

	.dataa(vcc),
	.datab(count_in[13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\count_in[12]~58 ),
	.combout(\count_in[13]~59_combout ),
	.cout(\count_in[13]~60 ));
// synopsys translate_off
defparam \count_in[13]~59 .lut_mask = 16'h3C3F;
defparam \count_in[13]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y23_N27
cycloneii_lcell_ff \count_in[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\count_in[13]~59_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\count_in[13]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(count_in[13]));

// Location: LCCOMB_X23_Y23_N28
cycloneii_lcell_comb \count_in[14]~61 (
// Equation(s):
// \count_in[14]~61_combout  = (count_in[14] & (\count_in[13]~60  $ (GND))) # (!count_in[14] & (!\count_in[13]~60  & VCC))
// \count_in[14]~62  = CARRY((count_in[14] & !\count_in[13]~60 ))

	.dataa(vcc),
	.datab(count_in[14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\count_in[13]~60 ),
	.combout(\count_in[14]~61_combout ),
	.cout(\count_in[14]~62 ));
// synopsys translate_off
defparam \count_in[14]~61 .lut_mask = 16'hC30C;
defparam \count_in[14]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y23_N29
cycloneii_lcell_ff \count_in[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\count_in[14]~61_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\count_in[13]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(count_in[14]));

// Location: LCCOMB_X23_Y23_N30
cycloneii_lcell_comb \count_in[15]~63 (
// Equation(s):
// \count_in[15]~63_combout  = (count_in[15] & (!\count_in[14]~62 )) # (!count_in[15] & ((\count_in[14]~62 ) # (GND)))
// \count_in[15]~64  = CARRY((!\count_in[14]~62 ) # (!count_in[15]))

	.dataa(vcc),
	.datab(count_in[15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\count_in[14]~62 ),
	.combout(\count_in[15]~63_combout ),
	.cout(\count_in[15]~64 ));
// synopsys translate_off
defparam \count_in[15]~63 .lut_mask = 16'h3C3F;
defparam \count_in[15]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y23_N31
cycloneii_lcell_ff \count_in[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\count_in[15]~63_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\count_in[13]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(count_in[15]));

// Location: LCCOMB_X23_Y22_N0
cycloneii_lcell_comb \count_in[16]~65 (
// Equation(s):
// \count_in[16]~65_combout  = (count_in[16] & (\count_in[15]~64  $ (GND))) # (!count_in[16] & (!\count_in[15]~64  & VCC))
// \count_in[16]~66  = CARRY((count_in[16] & !\count_in[15]~64 ))

	.dataa(vcc),
	.datab(count_in[16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\count_in[15]~64 ),
	.combout(\count_in[16]~65_combout ),
	.cout(\count_in[16]~66 ));
// synopsys translate_off
defparam \count_in[16]~65 .lut_mask = 16'hC30C;
defparam \count_in[16]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y22_N1
cycloneii_lcell_ff \count_in[16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\count_in[16]~65_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\count_in[13]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(count_in[16]));

// Location: LCCOMB_X22_Y22_N2
cycloneii_lcell_comb \counter[0]~1 (
// Equation(s):
// \counter[0]~1_combout  = (!count_in[14] & (!count_in[16] & (!count_in[13] & !count_in[15])))

	.dataa(count_in[14]),
	.datab(count_in[16]),
	.datac(count_in[13]),
	.datad(count_in[15]),
	.cin(gnd),
	.combout(\counter[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \counter[0]~1 .lut_mask = 16'h0001;
defparam \counter[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y23_N25
cycloneii_lcell_ff \count_in[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\count_in[12]~57_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\count_in[13]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(count_in[12]));

// Location: LCCOMB_X22_Y22_N16
cycloneii_lcell_comb \counter[0]~0 (
// Equation(s):
// \counter[0]~0_combout  = (!count_in[10] & (!count_in[11] & (!count_in[12] & count_in[0])))

	.dataa(count_in[10]),
	.datab(count_in[11]),
	.datac(count_in[12]),
	.datad(count_in[0]),
	.cin(gnd),
	.combout(\counter[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \counter[0]~0 .lut_mask = 16'h0100;
defparam \counter[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N2
cycloneii_lcell_comb \count_in[17]~67 (
// Equation(s):
// \count_in[17]~67_combout  = (count_in[17] & (!\count_in[16]~66 )) # (!count_in[17] & ((\count_in[16]~66 ) # (GND)))
// \count_in[17]~68  = CARRY((!\count_in[16]~66 ) # (!count_in[17]))

	.dataa(vcc),
	.datab(count_in[17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\count_in[16]~66 ),
	.combout(\count_in[17]~67_combout ),
	.cout(\count_in[17]~68 ));
// synopsys translate_off
defparam \count_in[17]~67 .lut_mask = 16'h3C3F;
defparam \count_in[17]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y22_N3
cycloneii_lcell_ff \count_in[17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\count_in[17]~67_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\count_in[13]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(count_in[17]));

// Location: LCCOMB_X23_Y22_N4
cycloneii_lcell_comb \count_in[18]~69 (
// Equation(s):
// \count_in[18]~69_combout  = (count_in[18] & (\count_in[17]~68  $ (GND))) # (!count_in[18] & (!\count_in[17]~68  & VCC))
// \count_in[18]~70  = CARRY((count_in[18] & !\count_in[17]~68 ))

	.dataa(vcc),
	.datab(count_in[18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\count_in[17]~68 ),
	.combout(\count_in[18]~69_combout ),
	.cout(\count_in[18]~70 ));
// synopsys translate_off
defparam \count_in[18]~69 .lut_mask = 16'hC30C;
defparam \count_in[18]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y22_N5
cycloneii_lcell_ff \count_in[18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\count_in[18]~69_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\count_in[13]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(count_in[18]));

// Location: LCCOMB_X22_Y22_N12
cycloneii_lcell_comb \counter[0]~2 (
// Equation(s):
// \counter[0]~2_combout  = (!count_in[19] & (!count_in[1] & (!count_in[17] & !count_in[18])))

	.dataa(count_in[19]),
	.datab(count_in[1]),
	.datac(count_in[17]),
	.datad(count_in[18]),
	.cin(gnd),
	.combout(\counter[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \counter[0]~2 .lut_mask = 16'h0001;
defparam \counter[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N0
cycloneii_lcell_comb \counter[0]~4 (
// Equation(s):
// \counter[0]~4_combout  = (\counter[0]~3_combout  & (\counter[0]~1_combout  & (\counter[0]~0_combout  & \counter[0]~2_combout )))

	.dataa(\counter[0]~3_combout ),
	.datab(\counter[0]~1_combout ),
	.datac(\counter[0]~0_combout ),
	.datad(\counter[0]~2_combout ),
	.cin(gnd),
	.combout(\counter[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \counter[0]~4 .lut_mask = 16'h8000;
defparam \counter[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reset));
// synopsys translate_off
defparam \reset~I .input_async_reset = "none";
defparam \reset~I .input_power_up = "low";
defparam \reset~I .input_register_mode = "none";
defparam \reset~I .input_sync_reset = "none";
defparam \reset~I .oe_async_reset = "none";
defparam \reset~I .oe_power_up = "low";
defparam \reset~I .oe_register_mode = "none";
defparam \reset~I .oe_sync_reset = "none";
defparam \reset~I .operation_mode = "input";
defparam \reset~I .output_async_reset = "none";
defparam \reset~I .output_power_up = "low";
defparam \reset~I .output_register_mode = "none";
defparam \reset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N6
cycloneii_lcell_comb \count_in[13]~34 (
// Equation(s):
// \count_in[13]~34_combout  = ((\counter[0]~9_combout  & \counter[0]~4_combout )) # (!\reset~combout )

	.dataa(vcc),
	.datab(\counter[0]~9_combout ),
	.datac(\counter[0]~4_combout ),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\count_in[13]~34_combout ),
	.cout());
// synopsys translate_off
defparam \count_in[13]~34 .lut_mask = 16'hC0FF;
defparam \count_in[13]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y23_N1
cycloneii_lcell_ff \count_in[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\count_in[0]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\count_in[13]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(count_in[0]));

// Location: LCCOMB_X23_Y23_N2
cycloneii_lcell_comb \count_in[1]~35 (
// Equation(s):
// \count_in[1]~35_combout  = (count_in[1] & (!\count_in[0]~33 )) # (!count_in[1] & ((\count_in[0]~33 ) # (GND)))
// \count_in[1]~36  = CARRY((!\count_in[0]~33 ) # (!count_in[1]))

	.dataa(vcc),
	.datab(count_in[1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\count_in[0]~33 ),
	.combout(\count_in[1]~35_combout ),
	.cout(\count_in[1]~36 ));
// synopsys translate_off
defparam \count_in[1]~35 .lut_mask = 16'h3C3F;
defparam \count_in[1]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y23_N3
cycloneii_lcell_ff \count_in[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\count_in[1]~35_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\count_in[13]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(count_in[1]));

// Location: LCCOMB_X23_Y23_N4
cycloneii_lcell_comb \count_in[2]~37 (
// Equation(s):
// \count_in[2]~37_combout  = (count_in[2] & (\count_in[1]~36  $ (GND))) # (!count_in[2] & (!\count_in[1]~36  & VCC))
// \count_in[2]~38  = CARRY((count_in[2] & !\count_in[1]~36 ))

	.dataa(vcc),
	.datab(count_in[2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\count_in[1]~36 ),
	.combout(\count_in[2]~37_combout ),
	.cout(\count_in[2]~38 ));
// synopsys translate_off
defparam \count_in[2]~37 .lut_mask = 16'hC30C;
defparam \count_in[2]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y23_N5
cycloneii_lcell_ff \count_in[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\count_in[2]~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\count_in[13]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(count_in[2]));

// Location: LCFF_X23_Y23_N9
cycloneii_lcell_ff \count_in[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\count_in[4]~41_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\count_in[13]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(count_in[4]));

// Location: LCCOMB_X23_Y22_N8
cycloneii_lcell_comb \count_in[20]~73 (
// Equation(s):
// \count_in[20]~73_combout  = (count_in[20] & (\count_in[19]~72  $ (GND))) # (!count_in[20] & (!\count_in[19]~72  & VCC))
// \count_in[20]~74  = CARRY((count_in[20] & !\count_in[19]~72 ))

	.dataa(vcc),
	.datab(count_in[20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\count_in[19]~72 ),
	.combout(\count_in[20]~73_combout ),
	.cout(\count_in[20]~74 ));
// synopsys translate_off
defparam \count_in[20]~73 .lut_mask = 16'hC30C;
defparam \count_in[20]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y22_N9
cycloneii_lcell_ff \count_in[20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\count_in[20]~73_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\count_in[13]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(count_in[20]));

// Location: LCCOMB_X23_Y22_N14
cycloneii_lcell_comb \count_in[23]~79 (
// Equation(s):
// \count_in[23]~79_combout  = (count_in[23] & (!\count_in[22]~78 )) # (!count_in[23] & ((\count_in[22]~78 ) # (GND)))
// \count_in[23]~80  = CARRY((!\count_in[22]~78 ) # (!count_in[23]))

	.dataa(vcc),
	.datab(count_in[23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\count_in[22]~78 ),
	.combout(\count_in[23]~79_combout ),
	.cout(\count_in[23]~80 ));
// synopsys translate_off
defparam \count_in[23]~79 .lut_mask = 16'h3C3F;
defparam \count_in[23]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y22_N15
cycloneii_lcell_ff \count_in[23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\count_in[23]~79_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\count_in[13]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(count_in[23]));

// Location: LCCOMB_X23_Y22_N16
cycloneii_lcell_comb \count_in[24]~81 (
// Equation(s):
// \count_in[24]~81_combout  = (count_in[24] & (\count_in[23]~80  $ (GND))) # (!count_in[24] & (!\count_in[23]~80  & VCC))
// \count_in[24]~82  = CARRY((count_in[24] & !\count_in[23]~80 ))

	.dataa(count_in[24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\count_in[23]~80 ),
	.combout(\count_in[24]~81_combout ),
	.cout(\count_in[24]~82 ));
// synopsys translate_off
defparam \count_in[24]~81 .lut_mask = 16'hA50A;
defparam \count_in[24]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N18
cycloneii_lcell_comb \count_in[25]~83 (
// Equation(s):
// \count_in[25]~83_combout  = (count_in[25] & (!\count_in[24]~82 )) # (!count_in[25] & ((\count_in[24]~82 ) # (GND)))
// \count_in[25]~84  = CARRY((!\count_in[24]~82 ) # (!count_in[25]))

	.dataa(vcc),
	.datab(count_in[25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\count_in[24]~82 ),
	.combout(\count_in[25]~83_combout ),
	.cout(\count_in[25]~84 ));
// synopsys translate_off
defparam \count_in[25]~83 .lut_mask = 16'h3C3F;
defparam \count_in[25]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y22_N19
cycloneii_lcell_ff \count_in[25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\count_in[25]~83_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\count_in[13]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(count_in[25]));

// Location: LCCOMB_X23_Y22_N20
cycloneii_lcell_comb \count_in[26]~85 (
// Equation(s):
// \count_in[26]~85_combout  = (count_in[26] & (\count_in[25]~84  $ (GND))) # (!count_in[26] & (!\count_in[25]~84  & VCC))
// \count_in[26]~86  = CARRY((count_in[26] & !\count_in[25]~84 ))

	.dataa(count_in[26]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\count_in[25]~84 ),
	.combout(\count_in[26]~85_combout ),
	.cout(\count_in[26]~86 ));
// synopsys translate_off
defparam \count_in[26]~85 .lut_mask = 16'hA50A;
defparam \count_in[26]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N22
cycloneii_lcell_comb \count_in[27]~87 (
// Equation(s):
// \count_in[27]~87_combout  = (count_in[27] & (!\count_in[26]~86 )) # (!count_in[27] & ((\count_in[26]~86 ) # (GND)))
// \count_in[27]~88  = CARRY((!\count_in[26]~86 ) # (!count_in[27]))

	.dataa(vcc),
	.datab(count_in[27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\count_in[26]~86 ),
	.combout(\count_in[27]~87_combout ),
	.cout(\count_in[27]~88 ));
// synopsys translate_off
defparam \count_in[27]~87 .lut_mask = 16'h3C3F;
defparam \count_in[27]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y22_N23
cycloneii_lcell_ff \count_in[27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\count_in[27]~87_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\count_in[13]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(count_in[27]));

// Location: LCCOMB_X23_Y22_N26
cycloneii_lcell_comb \count_in[29]~91 (
// Equation(s):
// \count_in[29]~91_combout  = (count_in[29] & (!\count_in[28]~90 )) # (!count_in[29] & ((\count_in[28]~90 ) # (GND)))
// \count_in[29]~92  = CARRY((!\count_in[28]~90 ) # (!count_in[29]))

	.dataa(vcc),
	.datab(count_in[29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\count_in[28]~90 ),
	.combout(\count_in[29]~91_combout ),
	.cout(\count_in[29]~92 ));
// synopsys translate_off
defparam \count_in[29]~91 .lut_mask = 16'h3C3F;
defparam \count_in[29]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y22_N27
cycloneii_lcell_ff \count_in[29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\count_in[29]~91_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\count_in[13]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(count_in[29]));

// Location: LCCOMB_X23_Y22_N28
cycloneii_lcell_comb \count_in[30]~93 (
// Equation(s):
// \count_in[30]~93_combout  = (count_in[30] & (\count_in[29]~92  $ (GND))) # (!count_in[30] & (!\count_in[29]~92  & VCC))
// \count_in[30]~94  = CARRY((count_in[30] & !\count_in[29]~92 ))

	.dataa(vcc),
	.datab(count_in[30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\count_in[29]~92 ),
	.combout(\count_in[30]~93_combout ),
	.cout(\count_in[30]~94 ));
// synopsys translate_off
defparam \count_in[30]~93 .lut_mask = 16'hC30C;
defparam \count_in[30]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y22_N29
cycloneii_lcell_ff \count_in[30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\count_in[30]~93_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\count_in[13]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(count_in[30]));

// Location: LCCOMB_X23_Y22_N30
cycloneii_lcell_comb \count_in[31]~95 (
// Equation(s):
// \count_in[31]~95_combout  = \count_in[30]~94  $ (count_in[31])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(count_in[31]),
	.cin(\count_in[30]~94 ),
	.combout(\count_in[31]~95_combout ),
	.cout());
// synopsys translate_off
defparam \count_in[31]~95 .lut_mask = 16'h0FF0;
defparam \count_in[31]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y22_N31
cycloneii_lcell_ff \count_in[31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\count_in[31]~95_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\count_in[13]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(count_in[31]));

// Location: LCFF_X23_Y23_N11
cycloneii_lcell_ff \count_in[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\count_in[5]~43_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\count_in[13]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(count_in[5]));

// Location: LCCOMB_X24_Y22_N4
cycloneii_lcell_comb \counter[0]~7 (
// Equation(s):
// \counter[0]~7_combout  = (count_in[3] & (count_in[4] & (!count_in[31] & !count_in[5])))

	.dataa(count_in[3]),
	.datab(count_in[4]),
	.datac(count_in[31]),
	.datad(count_in[5]),
	.cin(gnd),
	.combout(\counter[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \counter[0]~7 .lut_mask = 16'h0008;
defparam \counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y22_N21
cycloneii_lcell_ff \count_in[26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\count_in[26]~85_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\count_in[13]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(count_in[26]));

// Location: LCFF_X23_Y22_N17
cycloneii_lcell_ff \count_in[24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\count_in[24]~81_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\count_in[13]~34_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(count_in[24]));

// Location: LCCOMB_X24_Y22_N24
cycloneii_lcell_comb \counter[0]~5 (
// Equation(s):
// \counter[0]~5_combout  = (!count_in[27] & (!count_in[25] & (!count_in[26] & !count_in[24])))

	.dataa(count_in[27]),
	.datab(count_in[25]),
	.datac(count_in[26]),
	.datad(count_in[24]),
	.cin(gnd),
	.combout(\counter[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \counter[0]~5 .lut_mask = 16'h0001;
defparam \counter[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N10
cycloneii_lcell_comb \counter[0]~6 (
// Equation(s):
// \counter[0]~6_combout  = (!count_in[28] & (!count_in[29] & (!count_in[30] & !count_in[2])))

	.dataa(count_in[28]),
	.datab(count_in[29]),
	.datac(count_in[30]),
	.datad(count_in[2]),
	.cin(gnd),
	.combout(\counter[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \counter[0]~6 .lut_mask = 16'h0001;
defparam \counter[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N16
cycloneii_lcell_comb \counter[0]~9 (
// Equation(s):
// \counter[0]~9_combout  = (\counter[0]~8_combout  & (\counter[0]~7_combout  & (\counter[0]~5_combout  & \counter[0]~6_combout )))

	.dataa(\counter[0]~8_combout ),
	.datab(\counter[0]~7_combout ),
	.datac(\counter[0]~5_combout ),
	.datad(\counter[0]~6_combout ),
	.cin(gnd),
	.combout(\counter[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \counter[0]~9 .lut_mask = 16'h8000;
defparam \counter[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N18
cycloneii_lcell_comb \rejim_1|Selector19~0 (
// Equation(s):
// \rejim_1|Selector19~0_combout  = (\rejim_1|g_task~combout  & \reset~combout )

	.dataa(\rejim_1|g_task~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\rejim_1|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \rejim_1|Selector19~0 .lut_mask = 16'hAA00;
defparam \rejim_1|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N0
cycloneii_lcell_comb \counter[0]~10 (
// Equation(s):
// \counter[0]~10_combout  = counter[0] $ (((!\button~combout  & (\counter[0]~9_combout  & \counter[0]~4_combout ))))

	.dataa(\button~combout ),
	.datab(\counter[0]~9_combout ),
	.datac(counter[0]),
	.datad(\counter[0]~4_combout ),
	.cin(gnd),
	.combout(\counter[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \counter[0]~10 .lut_mask = 16'hB4F0;
defparam \counter[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y19_N1
cycloneii_lcell_ff \counter[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\counter[0]~10_combout ),
	.sdata(gnd),
	.aclr(!\reset~combout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(counter[0]));

// Location: LCCOMB_X41_Y19_N26
cycloneii_lcell_comb \rejim_1|r_task~5 (
// Equation(s):
// \rejim_1|r_task~5_combout  = (\rejim_1|r_task~4_combout  & (\counter[0]~9_combout  & (\counter[0]~4_combout  & counter[0])))

	.dataa(\rejim_1|r_task~4_combout ),
	.datab(\counter[0]~9_combout ),
	.datac(\counter[0]~4_combout ),
	.datad(counter[0]),
	.cin(gnd),
	.combout(\rejim_1|r_task~5_combout ),
	.cout());
// synopsys translate_off
defparam \rejim_1|r_task~5 .lut_mask = 16'h8000;
defparam \rejim_1|r_task~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneii_clkctrl \rejim_1|r_task~5clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\rejim_1|r_task~5_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rejim_1|r_task~5clkctrl_outclk ));
// synopsys translate_off
defparam \rejim_1|r_task~5clkctrl .clock_type = "global clock";
defparam \rejim_1|r_task~5clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N0
cycloneii_lcell_comb \rejim_1|r_task (
// Equation(s):
// \rejim_1|r_task~combout  = (GLOBAL(\rejim_1|r_task~5clkctrl_outclk ) & (\rejim_1|r_task~6_combout )) # (!GLOBAL(\rejim_1|r_task~5clkctrl_outclk ) & ((\rejim_1|r_task~combout )))

	.dataa(\rejim_1|r_task~6_combout ),
	.datab(vcc),
	.datac(\rejim_1|r_task~5clkctrl_outclk ),
	.datad(\rejim_1|r_task~combout ),
	.cin(gnd),
	.combout(\rejim_1|r_task~combout ),
	.cout());
// synopsys translate_off
defparam \rejim_1|r_task .lut_mask = 16'hAFA0;
defparam \rejim_1|r_task .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N24
cycloneii_lcell_comb \r~0 (
// Equation(s):
// \r~0_combout  = (!\rejim_1|r_task~combout  & \reset~combout )

	.dataa(vcc),
	.datab(\rejim_1|r_task~combout ),
	.datac(vcc),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\r~0_combout ),
	.cout());
// synopsys translate_off
defparam \r~0 .lut_mask = 16'h3300;
defparam \r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N28
cycloneii_lcell_comb \rejim_1|Selector19~1 (
// Equation(s):
// \rejim_1|Selector19~1_combout  = (counter[0] & ((\r~0_combout ) # ((\rejim_1|Equal3~0_combout  & \rejim_1|Selector19~0_combout ))))

	.dataa(\rejim_1|Equal3~0_combout ),
	.datab(\rejim_1|Selector19~0_combout ),
	.datac(counter[0]),
	.datad(\r~0_combout ),
	.cin(gnd),
	.combout(\rejim_1|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \rejim_1|Selector19~1 .lut_mask = 16'hF080;
defparam \rejim_1|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N30
cycloneii_lcell_comb \rejim_1|Selector19~2 (
// Equation(s):
// \rejim_1|Selector19~2_combout  = ((\rejim_1|Selector19~1_combout ) # (!\counter[0]~4_combout )) # (!\counter[0]~9_combout )

	.dataa(vcc),
	.datab(\counter[0]~9_combout ),
	.datac(\counter[0]~4_combout ),
	.datad(\rejim_1|Selector19~1_combout ),
	.cin(gnd),
	.combout(\rejim_1|Selector19~2_combout ),
	.cout());
// synopsys translate_off
defparam \rejim_1|Selector19~2 .lut_mask = 16'hFF3F;
defparam \rejim_1|Selector19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneii_clkctrl \rejim_1|Selector19~2clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\rejim_1|Selector19~2_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rejim_1|Selector19~2clkctrl_outclk ));
// synopsys translate_off
defparam \rejim_1|Selector19~2clkctrl .clock_type = "global clock";
defparam \rejim_1|Selector19~2clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N28
cycloneii_lcell_comb \rejim_1|register_red[2] (
// Equation(s):
// \rejim_1|register_red [2] = (GLOBAL(\rejim_1|Selector19~2clkctrl_outclk ) & ((\rejim_1|register_red [2]))) # (!GLOBAL(\rejim_1|Selector19~2clkctrl_outclk ) & (\rejim_1|Selector2~0_combout ))

	.dataa(\rejim_1|Selector2~0_combout ),
	.datab(vcc),
	.datac(\rejim_1|Selector19~2clkctrl_outclk ),
	.datad(\rejim_1|register_red [2]),
	.cin(gnd),
	.combout(\rejim_1|register_red [2]),
	.cout());
// synopsys translate_off
defparam \rejim_1|register_red[2] .lut_mask = 16'hFA0A;
defparam \rejim_1|register_red[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N18
cycloneii_lcell_comb \rejim_1|register_red[1] (
// Equation(s):
// \rejim_1|register_red [1] = (GLOBAL(\rejim_1|Selector19~2clkctrl_outclk ) & ((\rejim_1|register_red [1]))) # (!GLOBAL(\rejim_1|Selector19~2clkctrl_outclk ) & (\rejim_1|Selector3~0_combout ))

	.dataa(\rejim_1|Selector3~0_combout ),
	.datab(vcc),
	.datac(\rejim_1|Selector19~2clkctrl_outclk ),
	.datad(\rejim_1|register_red [1]),
	.cin(gnd),
	.combout(\rejim_1|register_red [1]),
	.cout());
// synopsys translate_off
defparam \rejim_1|register_red[1] .lut_mask = 16'hFA0A;
defparam \rejim_1|register_red[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N2
cycloneii_lcell_comb \rejim_1|Selector12~0 (
// Equation(s):
// \rejim_1|Selector12~0_combout  = (!\rejim_1|register_red [0] & (((\rejim_1|register_red [2]) # (\rejim_1|register_red [1])) # (!counter[0])))

	.dataa(counter[0]),
	.datab(\rejim_1|register_red [2]),
	.datac(\rejim_1|register_red [0]),
	.datad(\rejim_1|register_red [1]),
	.cin(gnd),
	.combout(\rejim_1|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \rejim_1|Selector12~0 .lut_mask = 16'h0F0D;
defparam \rejim_1|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N16
cycloneii_lcell_comb \rejim_1|register_red[0] (
// Equation(s):
// \rejim_1|register_red [0] = (GLOBAL(\rejim_1|Selector19~2clkctrl_outclk ) & ((\rejim_1|register_red [0]))) # (!GLOBAL(\rejim_1|Selector19~2clkctrl_outclk ) & (\rejim_1|Selector12~0_combout ))

	.dataa(vcc),
	.datab(\rejim_1|Selector12~0_combout ),
	.datac(\rejim_1|register_red [0]),
	.datad(\rejim_1|Selector19~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\rejim_1|register_red [0]),
	.cout());
// synopsys translate_off
defparam \rejim_1|register_red[0] .lut_mask = 16'hF0CC;
defparam \rejim_1|register_red[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N24
cycloneii_lcell_comb \rejim_1|Decoder0~0 (
// Equation(s):
// \rejim_1|Decoder0~0_combout  = (!\rejim_1|register_red [2] & (!\rejim_1|register_red [0] & !\rejim_1|register_red [1]))

	.dataa(vcc),
	.datab(\rejim_1|register_red [2]),
	.datac(\rejim_1|register_red [0]),
	.datad(\rejim_1|register_red [1]),
	.cin(gnd),
	.combout(\rejim_1|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \rejim_1|Decoder0~0 .lut_mask = 16'h0003;
defparam \rejim_1|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N2
cycloneii_lcell_comb \rejim_1|Selector20~0 (
// Equation(s):
// \rejim_1|Selector20~0_combout  = (((counter[0] & \r~0_combout )) # (!\counter[0]~4_combout )) # (!\counter[0]~9_combout )

	.dataa(counter[0]),
	.datab(\counter[0]~9_combout ),
	.datac(\counter[0]~4_combout ),
	.datad(\r~0_combout ),
	.cin(gnd),
	.combout(\rejim_1|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \rejim_1|Selector20~0 .lut_mask = 16'hBF3F;
defparam \rejim_1|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneii_clkctrl \rejim_1|Selector20~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\rejim_1|Selector20~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rejim_1|Selector20~0clkctrl_outclk ));
// synopsys translate_off
defparam \rejim_1|Selector20~0clkctrl .clock_type = "global clock";
defparam \rejim_1|Selector20~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N0
cycloneii_lcell_comb \rejim_1|red[0] (
// Equation(s):
// \rejim_1|red [0] = (GLOBAL(\rejim_1|Selector20~0clkctrl_outclk ) & ((\rejim_1|red [0]))) # (!GLOBAL(\rejim_1|Selector20~0clkctrl_outclk ) & (\rejim_1|Decoder0~0_combout ))

	.dataa(\rejim_1|Decoder0~0_combout ),
	.datab(vcc),
	.datac(\rejim_1|Selector20~0clkctrl_outclk ),
	.datad(\rejim_1|red [0]),
	.cin(gnd),
	.combout(\rejim_1|red [0]),
	.cout());
// synopsys translate_off
defparam \rejim_1|red[0] .lut_mask = 16'hFA0A;
defparam \rejim_1|red[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N26
cycloneii_lcell_comb \rejim_1|Decoder0~1 (
// Equation(s):
// \rejim_1|Decoder0~1_combout  = (!\rejim_1|register_red [2] & (\rejim_1|register_red [0] & !\rejim_1|register_red [1]))

	.dataa(vcc),
	.datab(\rejim_1|register_red [2]),
	.datac(\rejim_1|register_red [0]),
	.datad(\rejim_1|register_red [1]),
	.cin(gnd),
	.combout(\rejim_1|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \rejim_1|Decoder0~1 .lut_mask = 16'h0030;
defparam \rejim_1|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N10
cycloneii_lcell_comb \rejim_1|red[1] (
// Equation(s):
// \rejim_1|red [1] = (GLOBAL(\rejim_1|Selector20~0clkctrl_outclk ) & ((\rejim_1|red [1]))) # (!GLOBAL(\rejim_1|Selector20~0clkctrl_outclk ) & (\rejim_1|Decoder0~1_combout ))

	.dataa(vcc),
	.datab(\rejim_1|Decoder0~1_combout ),
	.datac(\rejim_1|Selector20~0clkctrl_outclk ),
	.datad(\rejim_1|red [1]),
	.cin(gnd),
	.combout(\rejim_1|red [1]),
	.cout());
// synopsys translate_off
defparam \rejim_1|red[1] .lut_mask = 16'hFC0C;
defparam \rejim_1|red[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N4
cycloneii_lcell_comb \rejim_1|Decoder0~2 (
// Equation(s):
// \rejim_1|Decoder0~2_combout  = (!\rejim_1|register_red [2] & (!\rejim_1|register_red [0] & \rejim_1|register_red [1]))

	.dataa(vcc),
	.datab(\rejim_1|register_red [2]),
	.datac(\rejim_1|register_red [0]),
	.datad(\rejim_1|register_red [1]),
	.cin(gnd),
	.combout(\rejim_1|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \rejim_1|Decoder0~2 .lut_mask = 16'h0300;
defparam \rejim_1|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N12
cycloneii_lcell_comb \rejim_1|red[2] (
// Equation(s):
// \rejim_1|red [2] = (GLOBAL(\rejim_1|Selector20~0clkctrl_outclk ) & ((\rejim_1|red [2]))) # (!GLOBAL(\rejim_1|Selector20~0clkctrl_outclk ) & (\rejim_1|Decoder0~2_combout ))

	.dataa(vcc),
	.datab(\rejim_1|Decoder0~2_combout ),
	.datac(\rejim_1|Selector20~0clkctrl_outclk ),
	.datad(\rejim_1|red [2]),
	.cin(gnd),
	.combout(\rejim_1|red [2]),
	.cout());
// synopsys translate_off
defparam \rejim_1|red[2] .lut_mask = 16'hFC0C;
defparam \rejim_1|red[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N30
cycloneii_lcell_comb \rejim_1|Decoder0~3 (
// Equation(s):
// \rejim_1|Decoder0~3_combout  = (!\rejim_1|register_red [2] & (\rejim_1|register_red [0] & \rejim_1|register_red [1]))

	.dataa(vcc),
	.datab(\rejim_1|register_red [2]),
	.datac(\rejim_1|register_red [0]),
	.datad(\rejim_1|register_red [1]),
	.cin(gnd),
	.combout(\rejim_1|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \rejim_1|Decoder0~3 .lut_mask = 16'h3000;
defparam \rejim_1|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N22
cycloneii_lcell_comb \rejim_1|red[3] (
// Equation(s):
// \rejim_1|red [3] = (GLOBAL(\rejim_1|Selector20~0clkctrl_outclk ) & ((\rejim_1|red [3]))) # (!GLOBAL(\rejim_1|Selector20~0clkctrl_outclk ) & (\rejim_1|Decoder0~3_combout ))

	.dataa(vcc),
	.datab(\rejim_1|Decoder0~3_combout ),
	.datac(\rejim_1|Selector20~0clkctrl_outclk ),
	.datad(\rejim_1|red [3]),
	.cin(gnd),
	.combout(\rejim_1|red [3]),
	.cout());
// synopsys translate_off
defparam \rejim_1|red[3] .lut_mask = 16'hFC0C;
defparam \rejim_1|red[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N2
cycloneii_lcell_comb \rejim_1|Selector11~0 (
// Equation(s):
// \rejim_1|Selector11~0_combout  = \rejim_1|register_green [0] $ (\rejim_1|register_green [1])

	.dataa(\rejim_1|register_green [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\rejim_1|register_green [1]),
	.cin(gnd),
	.combout(\rejim_1|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \rejim_1|Selector11~0 .lut_mask = 16'h55AA;
defparam \rejim_1|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N18
cycloneii_lcell_comb \rejim_1|Selector0~1 (
// Equation(s):
// \rejim_1|Selector0~1_combout  = (\rejim_1|Selector0~0_combout ) # ((!\counter[0]~4_combout ) # (!\counter[0]~9_combout ))

	.dataa(\rejim_1|Selector0~0_combout ),
	.datab(\counter[0]~9_combout ),
	.datac(\counter[0]~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\rejim_1|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \rejim_1|Selector0~1 .lut_mask = 16'hBFBF;
defparam \rejim_1|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneii_clkctrl \rejim_1|Selector0~1clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\rejim_1|Selector0~1_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rejim_1|Selector0~1clkctrl_outclk ));
// synopsys translate_off
defparam \rejim_1|Selector0~1clkctrl .clock_type = "global clock";
defparam \rejim_1|Selector0~1clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N0
cycloneii_lcell_comb \rejim_1|register_green[1] (
// Equation(s):
// \rejim_1|register_green [1] = (GLOBAL(\rejim_1|Selector0~1clkctrl_outclk ) & ((\rejim_1|register_green [1]))) # (!GLOBAL(\rejim_1|Selector0~1clkctrl_outclk ) & (\rejim_1|Selector11~0_combout ))

	.dataa(vcc),
	.datab(\rejim_1|Selector11~0_combout ),
	.datac(\rejim_1|Selector0~1clkctrl_outclk ),
	.datad(\rejim_1|register_green [1]),
	.cin(gnd),
	.combout(\rejim_1|register_green [1]),
	.cout());
// synopsys translate_off
defparam \rejim_1|register_green[1] .lut_mask = 16'hFC0C;
defparam \rejim_1|register_green[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N10
cycloneii_lcell_comb \rejim_1|register_green[2] (
// Equation(s):
// \rejim_1|register_green [2] = (GLOBAL(\rejim_1|Selector0~1clkctrl_outclk ) & ((\rejim_1|register_green [2]))) # (!GLOBAL(\rejim_1|Selector0~1clkctrl_outclk ) & (\rejim_1|Selector10~0_combout ))

	.dataa(\rejim_1|Selector10~0_combout ),
	.datab(vcc),
	.datac(\rejim_1|Selector0~1clkctrl_outclk ),
	.datad(\rejim_1|register_green [2]),
	.cin(gnd),
	.combout(\rejim_1|register_green [2]),
	.cout());
// synopsys translate_off
defparam \rejim_1|register_green[2] .lut_mask = 16'hFA0A;
defparam \rejim_1|register_green[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N16
cycloneii_lcell_comb \rejim_1|Selector13~2 (
// Equation(s):
// \rejim_1|Selector13~2_combout  = (!\rejim_1|register_green [0] & (!\rejim_1|register_green [1] & \rejim_1|register_green [2]))

	.dataa(\rejim_1|register_green [0]),
	.datab(\rejim_1|register_green [1]),
	.datac(vcc),
	.datad(\rejim_1|register_green [2]),
	.cin(gnd),
	.combout(\rejim_1|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \rejim_1|Selector13~2 .lut_mask = 16'h1100;
defparam \rejim_1|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N26
cycloneii_lcell_comb \rejim_1|g_task~4 (
// Equation(s):
// \rejim_1|g_task~4_combout  = ((\rejim_1|r_task~combout  & ((\rejim_1|Selector13~2_combout ) # (!\rejim_1|g_task~combout )))) # (!\reset~combout )

	.dataa(\rejim_1|g_task~combout ),
	.datab(\rejim_1|Selector13~2_combout ),
	.datac(\rejim_1|r_task~combout ),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\rejim_1|g_task~4_combout ),
	.cout());
// synopsys translate_off
defparam \rejim_1|g_task~4 .lut_mask = 16'hD0FF;
defparam \rejim_1|g_task~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N10
cycloneii_lcell_comb \rejim_1|g_task (
// Equation(s):
// \rejim_1|g_task~combout  = (GLOBAL(\rejim_1|r_task~5clkctrl_outclk ) & (\rejim_1|g_task~4_combout )) # (!GLOBAL(\rejim_1|r_task~5clkctrl_outclk ) & ((\rejim_1|g_task~combout )))

	.dataa(vcc),
	.datab(\rejim_1|g_task~4_combout ),
	.datac(\rejim_1|r_task~5clkctrl_outclk ),
	.datad(\rejim_1|g_task~combout ),
	.cin(gnd),
	.combout(\rejim_1|g_task~combout ),
	.cout());
// synopsys translate_off
defparam \rejim_1|g_task .lut_mask = 16'hCFC0;
defparam \rejim_1|g_task .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N28
cycloneii_lcell_comb \rejim_1|Selector5~2 (
// Equation(s):
// \rejim_1|Selector5~2_combout  = (\rejim_1|Equal3~0_combout  & (((!\reset~combout ) # (!counter[0])) # (!\rejim_1|g_task~combout )))

	.dataa(\rejim_1|Equal3~0_combout ),
	.datab(\rejim_1|g_task~combout ),
	.datac(counter[0]),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\rejim_1|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \rejim_1|Selector5~2 .lut_mask = 16'h2AAA;
defparam \rejim_1|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N4
cycloneii_lcell_comb \rejim_1|red[4] (
// Equation(s):
// \rejim_1|red [4] = (GLOBAL(\rejim_1|Selector20~0clkctrl_outclk ) & ((\rejim_1|red [4]))) # (!GLOBAL(\rejim_1|Selector20~0clkctrl_outclk ) & (\rejim_1|Selector5~2_combout ))

	.dataa(vcc),
	.datab(\rejim_1|Selector5~2_combout ),
	.datac(\rejim_1|red [4]),
	.datad(\rejim_1|Selector20~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\rejim_1|red [4]),
	.cout());
// synopsys translate_off
defparam \rejim_1|red[4] .lut_mask = 16'hF0CC;
defparam \rejim_1|red[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N24
cycloneii_lcell_comb \rejim_1|Decoder1~0 (
// Equation(s):
// \rejim_1|Decoder1~0_combout  = (!\rejim_1|register_green [0] & (!\rejim_1|register_green [1] & !\rejim_1|register_green [2]))

	.dataa(\rejim_1|register_green [0]),
	.datab(\rejim_1|register_green [1]),
	.datac(vcc),
	.datad(\rejim_1|register_green [2]),
	.cin(gnd),
	.combout(\rejim_1|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \rejim_1|Decoder1~0 .lut_mask = 16'h0011;
defparam \rejim_1|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N4
cycloneii_lcell_comb \rejim_1|Selector18~0 (
// Equation(s):
// \rejim_1|Selector18~0_combout  = (((counter[0] & !\rejim_1|Selector19~0_combout )) # (!\counter[0]~4_combout )) # (!\counter[0]~9_combout )

	.dataa(counter[0]),
	.datab(\counter[0]~9_combout ),
	.datac(\counter[0]~4_combout ),
	.datad(\rejim_1|Selector19~0_combout ),
	.cin(gnd),
	.combout(\rejim_1|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \rejim_1|Selector18~0 .lut_mask = 16'h3FBF;
defparam \rejim_1|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneii_clkctrl \rejim_1|Selector18~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\rejim_1|Selector18~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rejim_1|Selector18~0clkctrl_outclk ));
// synopsys translate_off
defparam \rejim_1|Selector18~0clkctrl .clock_type = "global clock";
defparam \rejim_1|Selector18~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N8
cycloneii_lcell_comb \rejim_1|green[0] (
// Equation(s):
// \rejim_1|green [0] = (GLOBAL(\rejim_1|Selector18~0clkctrl_outclk ) & ((\rejim_1|green [0]))) # (!GLOBAL(\rejim_1|Selector18~0clkctrl_outclk ) & (\rejim_1|Decoder1~0_combout ))

	.dataa(\rejim_1|Decoder1~0_combout ),
	.datab(vcc),
	.datac(\rejim_1|Selector18~0clkctrl_outclk ),
	.datad(\rejim_1|green [0]),
	.cin(gnd),
	.combout(\rejim_1|green [0]),
	.cout());
// synopsys translate_off
defparam \rejim_1|green[0] .lut_mask = 16'hFA0A;
defparam \rejim_1|green[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N26
cycloneii_lcell_comb \rejim_1|Decoder1~1 (
// Equation(s):
// \rejim_1|Decoder1~1_combout  = (\rejim_1|register_green [0] & (!\rejim_1|register_green [1] & !\rejim_1|register_green [2]))

	.dataa(\rejim_1|register_green [0]),
	.datab(\rejim_1|register_green [1]),
	.datac(vcc),
	.datad(\rejim_1|register_green [2]),
	.cin(gnd),
	.combout(\rejim_1|Decoder1~1_combout ),
	.cout());
// synopsys translate_off
defparam \rejim_1|Decoder1~1 .lut_mask = 16'h0022;
defparam \rejim_1|Decoder1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N18
cycloneii_lcell_comb \rejim_1|green[1] (
// Equation(s):
// \rejim_1|green [1] = (GLOBAL(\rejim_1|Selector18~0clkctrl_outclk ) & ((\rejim_1|green [1]))) # (!GLOBAL(\rejim_1|Selector18~0clkctrl_outclk ) & (\rejim_1|Decoder1~1_combout ))

	.dataa(vcc),
	.datab(\rejim_1|Decoder1~1_combout ),
	.datac(\rejim_1|Selector18~0clkctrl_outclk ),
	.datad(\rejim_1|green [1]),
	.cin(gnd),
	.combout(\rejim_1|green [1]),
	.cout());
// synopsys translate_off
defparam \rejim_1|green[1] .lut_mask = 16'hFC0C;
defparam \rejim_1|green[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N4
cycloneii_lcell_comb \rejim_1|Decoder1~2 (
// Equation(s):
// \rejim_1|Decoder1~2_combout  = (!\rejim_1|register_green [0] & (\rejim_1|register_green [1] & !\rejim_1|register_green [2]))

	.dataa(\rejim_1|register_green [0]),
	.datab(\rejim_1|register_green [1]),
	.datac(vcc),
	.datad(\rejim_1|register_green [2]),
	.cin(gnd),
	.combout(\rejim_1|Decoder1~2_combout ),
	.cout());
// synopsys translate_off
defparam \rejim_1|Decoder1~2 .lut_mask = 16'h0044;
defparam \rejim_1|Decoder1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N28
cycloneii_lcell_comb \rejim_1|green[2] (
// Equation(s):
// \rejim_1|green [2] = (GLOBAL(\rejim_1|Selector18~0clkctrl_outclk ) & ((\rejim_1|green [2]))) # (!GLOBAL(\rejim_1|Selector18~0clkctrl_outclk ) & (\rejim_1|Decoder1~2_combout ))

	.dataa(vcc),
	.datab(\rejim_1|Decoder1~2_combout ),
	.datac(\rejim_1|Selector18~0clkctrl_outclk ),
	.datad(\rejim_1|green [2]),
	.cin(gnd),
	.combout(\rejim_1|green [2]),
	.cout());
// synopsys translate_off
defparam \rejim_1|green[2] .lut_mask = 16'hFC0C;
defparam \rejim_1|green[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N30
cycloneii_lcell_comb \rejim_1|Decoder1~3 (
// Equation(s):
// \rejim_1|Decoder1~3_combout  = (\rejim_1|register_green [0] & (\rejim_1|register_green [1] & !\rejim_1|register_green [2]))

	.dataa(\rejim_1|register_green [0]),
	.datab(\rejim_1|register_green [1]),
	.datac(vcc),
	.datad(\rejim_1|register_green [2]),
	.cin(gnd),
	.combout(\rejim_1|Decoder1~3_combout ),
	.cout());
// synopsys translate_off
defparam \rejim_1|Decoder1~3 .lut_mask = 16'h0088;
defparam \rejim_1|Decoder1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N22
cycloneii_lcell_comb \rejim_1|green[3] (
// Equation(s):
// \rejim_1|green [3] = (GLOBAL(\rejim_1|Selector18~0clkctrl_outclk ) & ((\rejim_1|green [3]))) # (!GLOBAL(\rejim_1|Selector18~0clkctrl_outclk ) & (\rejim_1|Decoder1~3_combout ))

	.dataa(vcc),
	.datab(\rejim_1|Decoder1~3_combout ),
	.datac(\rejim_1|Selector18~0clkctrl_outclk ),
	.datad(\rejim_1|green [3]),
	.cin(gnd),
	.combout(\rejim_1|green [3]),
	.cout());
// synopsys translate_off
defparam \rejim_1|green[3] .lut_mask = 16'hFC0C;
defparam \rejim_1|green[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N22
cycloneii_lcell_comb \rejim_1|Selector13~3 (
// Equation(s):
// \rejim_1|Selector13~3_combout  = (\rejim_1|Selector13~2_combout  & (((\reset~combout  & !\rejim_1|r_task~combout )) # (!counter[0])))

	.dataa(\reset~combout ),
	.datab(counter[0]),
	.datac(\rejim_1|r_task~combout ),
	.datad(\rejim_1|Selector13~2_combout ),
	.cin(gnd),
	.combout(\rejim_1|Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \rejim_1|Selector13~3 .lut_mask = 16'h3B00;
defparam \rejim_1|Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N14
cycloneii_lcell_comb \rejim_1|green[4] (
// Equation(s):
// \rejim_1|green [4] = (GLOBAL(\rejim_1|Selector18~0clkctrl_outclk ) & ((\rejim_1|green [4]))) # (!GLOBAL(\rejim_1|Selector18~0clkctrl_outclk ) & (\rejim_1|Selector13~3_combout ))

	.dataa(vcc),
	.datab(\rejim_1|Selector13~3_combout ),
	.datac(\rejim_1|green [4]),
	.datad(\rejim_1|Selector18~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\rejim_1|green [4]),
	.cout());
// synopsys translate_off
defparam \rejim_1|green[4] .lut_mask = 16'hF0CC;
defparam \rejim_1|green[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \altera_reserved_tms~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\altera_reserved_tms~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tms));
// synopsys translate_off
defparam \altera_reserved_tms~I .input_async_reset = "none";
defparam \altera_reserved_tms~I .input_power_up = "low";
defparam \altera_reserved_tms~I .input_register_mode = "none";
defparam \altera_reserved_tms~I .input_sync_reset = "none";
defparam \altera_reserved_tms~I .oe_async_reset = "none";
defparam \altera_reserved_tms~I .oe_power_up = "low";
defparam \altera_reserved_tms~I .oe_register_mode = "none";
defparam \altera_reserved_tms~I .oe_sync_reset = "none";
defparam \altera_reserved_tms~I .operation_mode = "input";
defparam \altera_reserved_tms~I .output_async_reset = "none";
defparam \altera_reserved_tms~I .output_power_up = "low";
defparam \altera_reserved_tms~I .output_register_mode = "none";
defparam \altera_reserved_tms~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \altera_reserved_tck~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\altera_reserved_tck~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tck));
// synopsys translate_off
defparam \altera_reserved_tck~I .input_async_reset = "none";
defparam \altera_reserved_tck~I .input_power_up = "low";
defparam \altera_reserved_tck~I .input_register_mode = "none";
defparam \altera_reserved_tck~I .input_sync_reset = "none";
defparam \altera_reserved_tck~I .oe_async_reset = "none";
defparam \altera_reserved_tck~I .oe_power_up = "low";
defparam \altera_reserved_tck~I .oe_register_mode = "none";
defparam \altera_reserved_tck~I .oe_sync_reset = "none";
defparam \altera_reserved_tck~I .operation_mode = "input";
defparam \altera_reserved_tck~I .output_async_reset = "none";
defparam \altera_reserved_tck~I .output_power_up = "low";
defparam \altera_reserved_tck~I .output_register_mode = "none";
defparam \altera_reserved_tck~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \altera_reserved_tdi~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\altera_reserved_tdi~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tdi));
// synopsys translate_off
defparam \altera_reserved_tdi~I .input_async_reset = "none";
defparam \altera_reserved_tdi~I .input_power_up = "low";
defparam \altera_reserved_tdi~I .input_register_mode = "none";
defparam \altera_reserved_tdi~I .input_sync_reset = "none";
defparam \altera_reserved_tdi~I .oe_async_reset = "none";
defparam \altera_reserved_tdi~I .oe_power_up = "low";
defparam \altera_reserved_tdi~I .oe_register_mode = "none";
defparam \altera_reserved_tdi~I .oe_sync_reset = "none";
defparam \altera_reserved_tdi~I .operation_mode = "input";
defparam \altera_reserved_tdi~I .output_async_reset = "none";
defparam \altera_reserved_tdi~I .output_power_up = "low";
defparam \altera_reserved_tdi~I .output_register_mode = "none";
defparam \altera_reserved_tdi~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5 .lut_mask = 16'h55AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7 .lut_mask = 16'hC303;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21 .lut_mask = 16'h0303;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y21_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]));

// Location: LCCOMB_X38_Y21_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y21_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]));

// Location: LCCOMB_X38_Y21_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .lut_mask = 16'hFFFA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y21_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]));

// Location: LCCOMB_X38_Y21_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .lut_mask = 16'hF0A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y21_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]));

// Location: LCCOMB_X38_Y21_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .lut_mask = 16'hF0A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y21_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]));

// Location: LCCOMB_X37_Y21_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y21_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]));

// Location: LCCOMB_X37_Y21_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y21_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]));

// Location: LCCOMB_X37_Y21_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .lut_mask = 16'hFFFA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y21_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]));

// Location: LCCOMB_X37_Y21_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .lut_mask = 16'hF0A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y21_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]));

// Location: LCCOMB_X37_Y21_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hF0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y21_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]));

// Location: LCCOMB_X37_Y21_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .lut_mask = 16'hCCC8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y21_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]));

// Location: LCCOMB_X37_Y21_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y21_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]));

// Location: LCCOMB_X37_Y21_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .lut_mask = 16'h3373;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y21_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]));

// Location: CLKCTRL_G11
cycloneii_clkctrl \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl .clock_type = "global clock";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X36_Y21_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\altera_internal_jtag~TDIUTAP ),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]));

// Location: LCFF_X36_Y21_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]));

// Location: LCCOMB_X36_Y21_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]));

// Location: LCFF_X36_Y21_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]));

// Location: LCCOMB_X36_Y21_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]));

// Location: LCCOMB_X36_Y21_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]));

// Location: LCFF_X36_Y21_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]));

// Location: LCCOMB_X36_Y21_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .lut_mask = 16'h0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]));

// Location: LCCOMB_X36_Y21_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .lut_mask = 16'h0010;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]));

// Location: LCCOMB_X36_Y21_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .lut_mask = 16'h0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]));

// Location: LCCOMB_X36_Y21_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .lut_mask = 16'h0008;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ));

// Location: LCCOMB_X37_Y18_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .lut_mask = 16'hF000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .lut_mask = 16'h0F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y21_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]));

// Location: LCCOMB_X36_Y21_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 .lut_mask = 16'h0080;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ));

// Location: LCCOMB_X37_Y18_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12 .lut_mask = 16'hEAC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y14_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]));

// Location: LCCOMB_X37_Y14_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11 .lut_mask = 16'hF0F8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y14_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]));

// Location: LCCOMB_X37_Y14_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~10 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9 .lut_mask = 16'h5AAF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~10 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13 .lut_mask = 16'hA505;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15 .lut_mask = 16'h3C3C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X37_Y14_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]));

// Location: LCFF_X37_Y14_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]));

// Location: LCCOMB_X36_Y14_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~17 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~16_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~17 .lut_mask = 16'h8080;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4 .lut_mask = 16'hFC30;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N24
cycloneii_lcell_comb QIC_SIGNALTAP_GND(
// Equation(s):
// \QIC_SIGNALTAP_GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\QIC_SIGNALTAP_GND~combout ),
	.cout());
// synopsys translate_off
defparam QIC_SIGNALTAP_GND.lut_mask = 16'h0000;
defparam QIC_SIGNALTAP_GND.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .lut_mask = 16'hFEFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y21_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]));

// Location: LCCOMB_X40_Y21_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .lut_mask = 16'hC080;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 .lut_mask = 16'hA0A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ));

// Location: LCCOMB_X40_Y21_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ));

// Location: LCCOMB_X40_Y21_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~regout ));

// Location: LCCOMB_X40_Y21_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ));

// Location: LCCOMB_X41_Y21_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13 .lut_mask = 16'hCACA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3 .lut_mask = 16'h22F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]));

// Location: LCCOMB_X41_Y21_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1 .lut_mask = 16'hEE22;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2 .lut_mask = 16'hE400;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y21_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [7]));

// Location: LCCOMB_X41_Y21_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y21_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~12_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]));

// Location: LCCOMB_X41_Y21_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11 .lut_mask = 16'hAFA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y21_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~11_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]));

// Location: LCCOMB_X41_Y21_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y21_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]));

// Location: LCCOMB_X41_Y21_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6 .lut_mask = 16'h8F80;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~8_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9 .lut_mask = 16'hD8F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y21_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~9_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]));

// Location: LCCOMB_X41_Y21_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3 .lut_mask = 16'hAFA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y21_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]));

// Location: LCCOMB_X41_Y21_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 .lut_mask = 16'hAFA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y21_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]));

// Location: LCCOMB_X40_Y21_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 .lut_mask = 16'h2000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0 .lut_mask = 16'hAFA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y21_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]));

// Location: LCCOMB_X40_Y21_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4 .lut_mask = 16'h0C98;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2 .lut_mask = 16'hB4F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]));

// Location: LCCOMB_X38_Y21_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6 .lut_mask = 16'h50D8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y21_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]));

// Location: LCCOMB_X38_Y21_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .lut_mask = 16'hCC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y21_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ));

// Location: CLKCTRL_G10
cycloneii_clkctrl \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl .clock_type = "global clock";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X37_Y18_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4_combout ),
	.sdata(\QIC_SIGNALTAP_GND~combout ),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]));

// Location: LCCOMB_X40_Y21_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .lut_mask = 16'h0800;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h0C00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y16_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\altera_internal_jtag~TDIUTAP ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]));

// Location: LCFF_X36_Y16_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]));

// Location: LCCOMB_X36_Y16_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y16_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]));

// Location: LCCOMB_X36_Y16_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y16_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]));

// Location: LCCOMB_X37_Y18_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .lut_mask = 16'h0400;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y16_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]));

// Location: LCFF_X37_Y14_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]));

// Location: LCCOMB_X36_Y14_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22 .lut_mask = 16'hF033;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~28 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~28_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~28 .lut_mask = 16'h0003;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~20_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~17_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~28_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .lut_mask = 16'hF3E2;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~31 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~30_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~31_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~31 .lut_mask = 16'h262B;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y16_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]));

// Location: LCCOMB_X37_Y16_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~17_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~31_combout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 .lut_mask = 16'hEE44;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y16_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]));

// Location: LCCOMB_X36_Y14_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18 .lut_mask = 16'h0303;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~24 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~23_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~24 .lut_mask = 16'h2E22;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~29_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~17_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~24_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 .lut_mask = 16'hF3E2;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y14_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]));

// Location: LCCOMB_X36_Y14_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~25 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~25 .lut_mask = 16'h0021;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~26 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~16_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~25_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~26_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~26 .lut_mask = 16'hFFE2;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~27 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~16_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~27_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~27 .lut_mask = 16'h4C4C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~26_combout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~27_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 .lut_mask = 16'hAACC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .lut_mask = 16'h0FFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y16_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .lut_mask = 16'hF0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y16_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ),
	.sdata(\altera_internal_jtag~TDIUTAP ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]));

// Location: LCFF_X37_Y16_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~feeder_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]));

// Location: LCFF_X37_Y16_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]));

// Location: LCFF_X37_Y16_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~feeder_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]));

// Location: LCCOMB_X37_Y16_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .lut_mask = 16'hAAF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y16_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ));

// Location: LCCOMB_X38_Y17_N6
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ));

// Location: LCCOMB_X38_Y21_N2
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~0 .lut_mask = 16'hFFCC;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y21_N3
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~regout ));

// Location: CLKCTRL_G8
cycloneii_clkctrl \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl .clock_type = "global clock";
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N18
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena .lut_mask = 16'h2000;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y17_N7
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [56]));

// Location: LCCOMB_X38_Y17_N10
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [56]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y17_N11
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [55]));

// Location: LCCOMB_X38_Y17_N20
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [55]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y17_N21
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [54]));

// Location: LCFF_X38_Y17_N31
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [54]),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [53]));

// Location: LCCOMB_X38_Y17_N18
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [53]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y17_N19
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [52]));

// Location: LCCOMB_X38_Y17_N12
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [52]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y17_N13
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [51]));

// Location: LCCOMB_X38_Y17_N28
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [51]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y17_N29
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [50]));

// Location: LCCOMB_X38_Y17_N8
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [50]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y17_N9
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [49]));

// Location: LCFF_X38_Y17_N3
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [49]),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [48]));

// Location: LCCOMB_X42_Y17_N30
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [48]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y17_N31
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [47]));

// Location: LCCOMB_X42_Y17_N26
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [47]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y17_N27
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [46]));

// Location: LCCOMB_X42_Y17_N12
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [46]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y17_N13
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [45]));

// Location: LCCOMB_X42_Y17_N22
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [45]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y17_N23
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [44]));

// Location: LCCOMB_X42_Y17_N2
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [44]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y17_N3
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [43]));

// Location: LCCOMB_X42_Y17_N28
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [43]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y17_N29
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [42]));

// Location: LCCOMB_X42_Y21_N18
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [42]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y21_N19
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [41]));

// Location: LCCOMB_X42_Y21_N6
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [41]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y21_N7
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [40]));

// Location: LCCOMB_X42_Y21_N0
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [40]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y21_N1
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [39]));

// Location: LCCOMB_X42_Y21_N26
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [39]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y21_N27
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [38]));

// Location: LCCOMB_X42_Y21_N30
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [38]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y21_N31
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [37]));

// Location: LCCOMB_X42_Y21_N8
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [37]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y21_N9
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [36]));

// Location: LCFF_X41_Y18_N13
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [36]),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [35]));

// Location: LCCOMB_X41_Y18_N0
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [35]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y18_N1
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [34]));

// Location: LCCOMB_X41_Y18_N26
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [34]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y18_N27
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [33]));

// Location: LCFF_X41_Y18_N29
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [33]),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [32]));

// Location: LCCOMB_X41_Y18_N24
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [32]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y18_N25
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [31]));

// Location: LCFF_X41_Y18_N19
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [31]),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [30]));

// Location: LCCOMB_X40_Y18_N22
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [30]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y18_N23
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [29]));

// Location: LCCOMB_X40_Y18_N18
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [29]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y18_N19
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [28]));

// Location: LCCOMB_X40_Y18_N4
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [28]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y18_N5
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [27]));

// Location: LCFF_X40_Y18_N15
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [27]),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [26]));

// Location: LCFF_X40_Y18_N11
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [26]),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [25]));

// Location: LCCOMB_X40_Y18_N20
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [25]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y18_N21
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [24]));

// Location: LCCOMB_X42_Y18_N20
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [24]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y18_N21
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [23]));

// Location: LCFF_X42_Y18_N25
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [23]),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [22]));

// Location: LCFF_X42_Y18_N27
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [22]),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [21]));

// Location: LCCOMB_X42_Y18_N28
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [21]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y18_N29
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [20]));

// Location: LCCOMB_X42_Y18_N8
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [20]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y18_N9
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [19]));

// Location: LCFF_X42_Y18_N11
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [19]),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [18]));

// Location: LCCOMB_X43_Y18_N10
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [18]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y18_N11
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [17]));

// Location: LCCOMB_X43_Y18_N6
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [17]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y18_N7
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [16]));

// Location: LCCOMB_X43_Y18_N16
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [16]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y18_N17
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [15]));

// Location: LCFF_X43_Y18_N3
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [15]),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [14]));

// Location: LCCOMB_X43_Y18_N30
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [14]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y18_N31
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [13]));

// Location: LCCOMB_X43_Y18_N0
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [13]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y18_N1
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [12]));

// Location: LCCOMB_X43_Y20_N30
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [12]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y20_N31
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [11]));

// Location: LCCOMB_X43_Y20_N26
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [11]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y20_N27
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [10]));

// Location: LCCOMB_X43_Y20_N12
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [10]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y20_N13
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [9]));

// Location: LCCOMB_X43_Y20_N22
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [9]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y20_N23
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [8]));

// Location: LCCOMB_X43_Y20_N10
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [8]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y20_N11
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [7]));

// Location: LCCOMB_X43_Y20_N28
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [7]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y20_N29
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [6]));

// Location: LCCOMB_X42_Y20_N4
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [6]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y20_N5
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [5]));

// Location: LCFF_X42_Y20_N25
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [5]),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [4]));

// Location: LCFF_X42_Y20_N11
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [4]),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [3]));

// Location: LCCOMB_X42_Y20_N12
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [3]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y20_N13
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]));

// Location: LCCOMB_X42_Y20_N8
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y20_N9
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [1]));

// Location: LCFF_X42_Y20_N19
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [1]),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [0]));

// Location: LCCOMB_X42_Y20_N20
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y20_N21
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [9]));

// Location: LCFF_X42_Y20_N3
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [9]),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [8]));

// Location: LCCOMB_X42_Y20_N0
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [8]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y20_N1
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [7]));

// Location: LCCOMB_X42_Y22_N14
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [7]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y22_N15
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [6]));

// Location: LCFF_X42_Y22_N19
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [6]),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [5]));

// Location: LCCOMB_X42_Y22_N28
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [5]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y22_N29
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [4]));

// Location: LCCOMB_X42_Y22_N12
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [4]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y22_N13
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [3]));

// Location: LCCOMB_X42_Y22_N26
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [3]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y22_N27
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [2]));

// Location: LCCOMB_X42_Y22_N4
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y22_N5
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [1]));

// Location: LCFF_X42_Y22_N7
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [1]),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]));

// Location: LCCOMB_X42_Y22_N8
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y22_N9
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [3]));

// Location: LCFF_X42_Y22_N11
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [3]),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [2]));

// Location: LCCOMB_X42_Y22_N22
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y22_N23
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [1]));

// Location: LCCOMB_X42_Y22_N16
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [1]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y22_N17
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [0]));

// Location: LCFF_X42_Y22_N31
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [0]),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [10]));

// Location: LCCOMB_X42_Y22_N24
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [10]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y22_N25
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [9]));

// Location: LCFF_X42_Y22_N1
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [9]),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [8]));

// Location: LCCOMB_X42_Y22_N2
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [8]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y22_N3
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [7]));

// Location: LCCOMB_X43_Y25_N0
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [7]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y25_N1
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [6]));

// Location: LCCOMB_X43_Y25_N6
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [6]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y25_N7
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [5]));

// Location: LCCOMB_X43_Y25_N4
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [5]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y25_N5
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [4]));

// Location: LCFF_X43_Y25_N3
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [4]),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [3]));

// Location: LCFF_X42_Y21_N25
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [3]),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [2]));

// Location: LCFF_X42_Y21_N15
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [2]),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [1]));

// Location: LCFF_X42_Y21_N17
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [1]),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]));

// Location: LCCOMB_X37_Y21_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .lut_mask = 16'hCAAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .lut_mask = 16'h004C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .lut_mask = 16'hC0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .lut_mask = 16'hAEA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .lut_mask = 16'hCC50;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y21_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ));

// Location: LCCOMB_X36_Y22_N24
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(vcc),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 .lut_mask = 16'hAAF0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N25
cycloneii_lcell_ff \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout ),
	.sdata(gnd),
	.aclr(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|reset_all~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~regout ));

// Location: LCCOMB_X37_Y22_N16
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_shift_enable (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_shift_enable~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_shift_enable .lut_mask = 16'hFFF0;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_shift_enable .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ));

// Location: LCCOMB_X37_Y22_N4
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|sdr~0_combout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_shift_enable~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0 .lut_mask = 16'h8880;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~regout ));

// Location: LCCOMB_X41_Y22_N0
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|tdo~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~regout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|tdo~0 .lut_mask = 16'h0001;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N12
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|tdo~1 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_register|dffs [0]),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~regout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|tdo~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|tdo~1 .lut_mask = 16'hAC00;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N16
cycloneii_lcell_comb \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|tdo~4 (
	.dataa(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|tdo~3_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.datac(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|tdo~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|tdo~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|tdo~4 .lut_mask = 16'hFFEA;
defparam \auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|tdo~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ),
	.datad(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|tdo~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .lut_mask = 16'hFA50;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ),
	.datab(\auto_signaltap_1|sld_signaltap_body|sld_signaltap_body|tdo~4_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .lut_mask = 16'h335A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .lut_mask = 16'hF4FC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 .lut_mask = 16'h0575;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .lut_mask = 16'hFFCC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y20_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout ));

// Location: LCCOMB_X38_Y20_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N0
cycloneii_lcell_comb \auto_hub|~GND (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \red[0]~I (
	.datain(\rejim_1|red [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(red[0]));
// synopsys translate_off
defparam \red[0]~I .input_async_reset = "none";
defparam \red[0]~I .input_power_up = "low";
defparam \red[0]~I .input_register_mode = "none";
defparam \red[0]~I .input_sync_reset = "none";
defparam \red[0]~I .oe_async_reset = "none";
defparam \red[0]~I .oe_power_up = "low";
defparam \red[0]~I .oe_register_mode = "none";
defparam \red[0]~I .oe_sync_reset = "none";
defparam \red[0]~I .operation_mode = "output";
defparam \red[0]~I .output_async_reset = "none";
defparam \red[0]~I .output_power_up = "low";
defparam \red[0]~I .output_register_mode = "none";
defparam \red[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \red[1]~I (
	.datain(\rejim_1|red [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(red[1]));
// synopsys translate_off
defparam \red[1]~I .input_async_reset = "none";
defparam \red[1]~I .input_power_up = "low";
defparam \red[1]~I .input_register_mode = "none";
defparam \red[1]~I .input_sync_reset = "none";
defparam \red[1]~I .oe_async_reset = "none";
defparam \red[1]~I .oe_power_up = "low";
defparam \red[1]~I .oe_register_mode = "none";
defparam \red[1]~I .oe_sync_reset = "none";
defparam \red[1]~I .operation_mode = "output";
defparam \red[1]~I .output_async_reset = "none";
defparam \red[1]~I .output_power_up = "low";
defparam \red[1]~I .output_register_mode = "none";
defparam \red[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \red[2]~I (
	.datain(\rejim_1|red [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(red[2]));
// synopsys translate_off
defparam \red[2]~I .input_async_reset = "none";
defparam \red[2]~I .input_power_up = "low";
defparam \red[2]~I .input_register_mode = "none";
defparam \red[2]~I .input_sync_reset = "none";
defparam \red[2]~I .oe_async_reset = "none";
defparam \red[2]~I .oe_power_up = "low";
defparam \red[2]~I .oe_register_mode = "none";
defparam \red[2]~I .oe_sync_reset = "none";
defparam \red[2]~I .operation_mode = "output";
defparam \red[2]~I .output_async_reset = "none";
defparam \red[2]~I .output_power_up = "low";
defparam \red[2]~I .output_register_mode = "none";
defparam \red[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \red[3]~I (
	.datain(\rejim_1|red [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(red[3]));
// synopsys translate_off
defparam \red[3]~I .input_async_reset = "none";
defparam \red[3]~I .input_power_up = "low";
defparam \red[3]~I .input_register_mode = "none";
defparam \red[3]~I .input_sync_reset = "none";
defparam \red[3]~I .oe_async_reset = "none";
defparam \red[3]~I .oe_power_up = "low";
defparam \red[3]~I .oe_register_mode = "none";
defparam \red[3]~I .oe_sync_reset = "none";
defparam \red[3]~I .operation_mode = "output";
defparam \red[3]~I .output_async_reset = "none";
defparam \red[3]~I .output_power_up = "low";
defparam \red[3]~I .output_register_mode = "none";
defparam \red[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \red[4]~I (
	.datain(\rejim_1|red [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(red[4]));
// synopsys translate_off
defparam \red[4]~I .input_async_reset = "none";
defparam \red[4]~I .input_power_up = "low";
defparam \red[4]~I .input_register_mode = "none";
defparam \red[4]~I .input_sync_reset = "none";
defparam \red[4]~I .oe_async_reset = "none";
defparam \red[4]~I .oe_power_up = "low";
defparam \red[4]~I .oe_register_mode = "none";
defparam \red[4]~I .oe_sync_reset = "none";
defparam \red[4]~I .operation_mode = "output";
defparam \red[4]~I .output_async_reset = "none";
defparam \red[4]~I .output_power_up = "low";
defparam \red[4]~I .output_register_mode = "none";
defparam \red[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \green[0]~I (
	.datain(\rejim_1|green [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(green[0]));
// synopsys translate_off
defparam \green[0]~I .input_async_reset = "none";
defparam \green[0]~I .input_power_up = "low";
defparam \green[0]~I .input_register_mode = "none";
defparam \green[0]~I .input_sync_reset = "none";
defparam \green[0]~I .oe_async_reset = "none";
defparam \green[0]~I .oe_power_up = "low";
defparam \green[0]~I .oe_register_mode = "none";
defparam \green[0]~I .oe_sync_reset = "none";
defparam \green[0]~I .operation_mode = "output";
defparam \green[0]~I .output_async_reset = "none";
defparam \green[0]~I .output_power_up = "low";
defparam \green[0]~I .output_register_mode = "none";
defparam \green[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \green[1]~I (
	.datain(\rejim_1|green [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(green[1]));
// synopsys translate_off
defparam \green[1]~I .input_async_reset = "none";
defparam \green[1]~I .input_power_up = "low";
defparam \green[1]~I .input_register_mode = "none";
defparam \green[1]~I .input_sync_reset = "none";
defparam \green[1]~I .oe_async_reset = "none";
defparam \green[1]~I .oe_power_up = "low";
defparam \green[1]~I .oe_register_mode = "none";
defparam \green[1]~I .oe_sync_reset = "none";
defparam \green[1]~I .operation_mode = "output";
defparam \green[1]~I .output_async_reset = "none";
defparam \green[1]~I .output_power_up = "low";
defparam \green[1]~I .output_register_mode = "none";
defparam \green[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \green[2]~I (
	.datain(\rejim_1|green [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(green[2]));
// synopsys translate_off
defparam \green[2]~I .input_async_reset = "none";
defparam \green[2]~I .input_power_up = "low";
defparam \green[2]~I .input_register_mode = "none";
defparam \green[2]~I .input_sync_reset = "none";
defparam \green[2]~I .oe_async_reset = "none";
defparam \green[2]~I .oe_power_up = "low";
defparam \green[2]~I .oe_register_mode = "none";
defparam \green[2]~I .oe_sync_reset = "none";
defparam \green[2]~I .operation_mode = "output";
defparam \green[2]~I .output_async_reset = "none";
defparam \green[2]~I .output_power_up = "low";
defparam \green[2]~I .output_register_mode = "none";
defparam \green[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \green[3]~I (
	.datain(\rejim_1|green [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(green[3]));
// synopsys translate_off
defparam \green[3]~I .input_async_reset = "none";
defparam \green[3]~I .input_power_up = "low";
defparam \green[3]~I .input_register_mode = "none";
defparam \green[3]~I .input_sync_reset = "none";
defparam \green[3]~I .oe_async_reset = "none";
defparam \green[3]~I .oe_power_up = "low";
defparam \green[3]~I .oe_register_mode = "none";
defparam \green[3]~I .oe_sync_reset = "none";
defparam \green[3]~I .operation_mode = "output";
defparam \green[3]~I .output_async_reset = "none";
defparam \green[3]~I .output_power_up = "low";
defparam \green[3]~I .output_register_mode = "none";
defparam \green[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \green[4]~I (
	.datain(\rejim_1|green [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(green[4]));
// synopsys translate_off
defparam \green[4]~I .input_async_reset = "none";
defparam \green[4]~I .input_power_up = "low";
defparam \green[4]~I .input_register_mode = "none";
defparam \green[4]~I .input_sync_reset = "none";
defparam \green[4]~I .oe_async_reset = "none";
defparam \green[4]~I .oe_power_up = "low";
defparam \green[4]~I .oe_register_mode = "none";
defparam \green[4]~I .oe_sync_reset = "none";
defparam \green[4]~I .operation_mode = "output";
defparam \green[4]~I .output_async_reset = "none";
defparam \green[4]~I .output_power_up = "low";
defparam \green[4]~I .output_register_mode = "none";
defparam \green[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \altera_reserved_tdo~I (
	.datain(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tdo));
// synopsys translate_off
defparam \altera_reserved_tdo~I .input_async_reset = "none";
defparam \altera_reserved_tdo~I .input_power_up = "low";
defparam \altera_reserved_tdo~I .input_register_mode = "none";
defparam \altera_reserved_tdo~I .input_sync_reset = "none";
defparam \altera_reserved_tdo~I .oe_async_reset = "none";
defparam \altera_reserved_tdo~I .oe_power_up = "low";
defparam \altera_reserved_tdo~I .oe_register_mode = "none";
defparam \altera_reserved_tdo~I .oe_sync_reset = "none";
defparam \altera_reserved_tdo~I .operation_mode = "output";
defparam \altera_reserved_tdo~I .output_async_reset = "none";
defparam \altera_reserved_tdo~I .output_power_up = "low";
defparam \altera_reserved_tdo~I .output_register_mode = "none";
defparam \altera_reserved_tdo~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
