local: https://raw.githubusercontent.com/pine64/OpenPineBuds/533d01aee617f24dfe9cda124fbb20b6efbe2f73/platform/hal/reg_psram_mc_v2.h
remote: https://raw.githubusercontent.com/OneDeuxTriSeiGo/device_soc_bestechnic/c0502a1345f2f5b7ffc7f38b5374be0fcb42a487/bes2600/liteos_m/sdk/bsp/platform/hal/reg_psram_mc_v2.h
diff -sw local remote
---

1c1,5
< /***************************************************************************
---
> /*
>  * Copyright (c) 2021 Bestechnic (Shanghai) Co., Ltd. All rights reserved.
>  * Licensed under the Apache License, Version 2.0 (the "License");
>  * you may not use this file except in compliance with the License.
>  * You may obtain a copy of the License at
3,4c7
<  * Copyright 2015-2019 BES.
<  * All rights reserved. All unpublished rights reserved.
---
>  *     http://www.apache.org/licenses/LICENSE-2.0
6,15c9,14
<  * No part of this work may be used or reproduced in any form or by any
<  * means, or stored in a database or retrieval system, without prior written
<  * permission of BES.
<  *
<  * Use of this work is governed by a license granted by BES.
<  * This work contains confidential and proprietary information of
<  * BES. which is protected by copyright, trade secret,
<  * trademark and other intellectual property rights.
<  *
<  ****************************************************************************/
---
>  * Unless required by applicable law or agreed to in writing, software
>  * distributed under the License is distributed on an "AS IS" BASIS,
>  * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
>  * See the License for the specific language governing permissions and
>  * limitations under the License.
>  */
110c109
< #define PSRAM_ULP_MC_RES_3_2_REG00               (1 << 2)
---
> #define PSRAM_ULP_MC_CHIP_X16                    (1 << 2)
113a113,122
> #define PSRAM_ULP_MC_CHIP_SWITCH                 (1 << 6)
> #define PSRAM_ULP_MC_SQPI_MODE                   (1 << 7)
> #define PSRAM_ULP_MC_QPI_MODE                    (1 << 8)
> #define PSRAM_ULP_MC_OPI_MODE                    (1 << 9)
> #define PSRAM_ULP_MC_DTR_MODE(n)                 (((n) & 0x7) << 10)
> #define PSRAM_ULP_MC_DTR_MODE_MASK               (0x7 << 10)
> #define PSRAM_ULP_MC_DTR_MODE_SHIFT              (10)
> #define PSRAM_ULP_MC_DQS_MODE                    (1 << 13)
> #define PSRAM_ULP_MC_LATENCY_TYPE                (1 << 14)
> #define PSRAM_ULP_MC_SQPI_CMD_SEQ_DEFINE_EN      (1 << 15)
128a138
> #define PSRAM_ULP_MC_MGR_LEN_BYPASS              (1 << 8)
190a201,206
> #define PSRAM_ULP_MC_CMD_ENTER_QUAD(n)           (((n) & 0xFF) << 6)
> #define PSRAM_ULP_MC_CMD_ENTER_QUAD_MASK         (0xFF << 6)
> #define PSRAM_ULP_MC_CMD_ENTER_QUAD_SHIFT        (6)
> #define PSRAM_ULP_MC_CMD_EXIT_QUAD(n)            (((n) & 0xFF) << 14)
> #define PSRAM_ULP_MC_CMD_EXIT_QUAD_MASK          (0xFF << 14)
> #define PSRAM_ULP_MC_CMD_EXIT_QUAD_SHIFT         (14)
203a220,229
> #define PSRAM_ULP_MC_CROSS_BOUNDARY_EN           (1 << 3)
> #define PSRAM_ULP_MC_TOGGLE_BURST_LEN_EN         (1 << 4)
> #define PSRAM_ULP_MC_TOGGLE_BURST_LEN_SET(n)     (((n) & 0x7) << 5)
> #define PSRAM_ULP_MC_TOGGLE_BURST_LEN_SET_MASK   (0x7 << 5)
> #define PSRAM_ULP_MC_TOGGLE_BURST_LEN_SET_SHIFT  (5)
> #define PSRAM_ULP_MC_TOGGLE_BURST_LEN_CMD(n)     (((n) & 0xFF) << 8)
> #define PSRAM_ULP_MC_TOGGLE_BURST_LEN_CMD_MASK   (0xFF << 8)
> #define PSRAM_ULP_MC_TOGGLE_BURST_LEN_CMD_SHIFT  (8)
> #define PSRAM_ULP_MC_TOGGLE_WRAP_EN              (1 << 16)
> #define PSRAM_ULP_MC_TOGGLE_WRAP_SET             (1 << 17)
210a237
> #define PSRAM_ULP_MC_RD_CANCEL_EN                (1 << 5)
329a357
> #define PSRAM_ULP_MC_STOP_CLK_IN_TCPH            (1 << 9)
358a387,391
> // reg_c0
> #define PSRAM_ULP_MC_T_REF_WIN(n)                (((n) & 0xFFFFFFFF) << 0)
> #define PSRAM_ULP_MC_T_REF_WIN_MASK              (0xFFFFFFFF << 0)
> #define PSRAM_ULP_MC_T_REF_WIN_SHIFT             (0)
> 
403a437,451
> // reg_164
> #define PSRAM_ULP_MC_CMD_TABLE_ORDER(n)          (((n) & 0xFF) << 0)
> #define PSRAM_ULP_MC_CMD_TABLE_ORDER_MASK        (0xFF << 0)
> #define PSRAM_ULP_MC_CMD_TABLE_ORDER_SHIFT       (0)
> 
> // reg_168
> #define PSRAM_ULP_MC_CMD_SEQ_DEFINE0(n)          (((n) & 0x3FFFFFFF) << 0)
> #define PSRAM_ULP_MC_CMD_SEQ_DEFINE0_MASK        (0x3FFFFFFF << 0)
> #define PSRAM_ULP_MC_CMD_SEQ_DEFINE0_SHIFT       (0)
> 
> // reg_16c
> #define PSRAM_ULP_MC_CMD_SEQ_DEFINE1(n)          (((n) & 0x3FF) << 0)
> #define PSRAM_ULP_MC_CMD_SEQ_DEFINE1_MASK        (0x3FF << 0)
> #define PSRAM_ULP_MC_CMD_SEQ_DEFINE1_SHIFT       (0)
> 
517a566
> #define PSRAM_ULP_PHY_REG_CEB_PU                 (1 << 0)
602a652,697
> 
> // reg_470
> #define PSRAM_ULP_MC_PMU_TOL_WR_ACC_NUM_TO_DIE(n) (((n) & 0xFFFFFFFF) << 0)
> #define PSRAM_ULP_MC_PMU_TOL_WR_ACC_NUM_TO_DIE_MASK (0xFFFFFFFF << 0)
> #define PSRAM_ULP_MC_PMU_TOL_WR_ACC_NUM_TO_DIE_SHIFT (0)
> 
> // reg_474
> #define PSRAM_ULP_MC_PMU_TOL_WR_CYCS_IN_MCLK_0(n) (((n) & 0xFFFFFFFF) << 0)
> #define PSRAM_ULP_MC_PMU_TOL_WR_CYCS_IN_MCLK_0_MASK (0xFFFFFFFF << 0)
> #define PSRAM_ULP_MC_PMU_TOL_WR_CYCS_IN_MCLK_0_SHIFT (0)
> 
> // reg_478
> #define PSRAM_ULP_MC_PMU_TOL_WR_CYCS_IN_MCLK_1(n) (((n) & 0xFFFFFFFF) << 0)
> #define PSRAM_ULP_MC_PMU_TOL_WR_CYCS_IN_MCLK_1_MASK (0xFFFFFFFF << 0)
> #define PSRAM_ULP_MC_PMU_TOL_WR_CYCS_IN_MCLK_1_SHIFT (0)
> 
> // reg_47c
> #define PSRAM_ULP_MC_PMU_TOL_RD_ACC_NUM_TO_DIE(n) (((n) & 0xFFFFFFFF) << 0)
> #define PSRAM_ULP_MC_PMU_TOL_RD_ACC_NUM_TO_DIE_MASK (0xFFFFFFFF << 0)
> #define PSRAM_ULP_MC_PMU_TOL_RD_ACC_NUM_TO_DIE_SHIFT (0)
> 
> // reg_480
> #define PSRAM_ULP_MC_PMU_TOL_RD_CYCS_IN_MCLK_0(n) (((n) & 0xFFFFFFFF) << 0)
> #define PSRAM_ULP_MC_PMU_TOL_RD_CYCS_IN_MCLK_0_MASK (0xFFFFFFFF << 0)
> #define PSRAM_ULP_MC_PMU_TOL_RD_CYCS_IN_MCLK_0_SHIFT (0)
> 
> // reg_484
> #define PSRAM_ULP_MC_PMU_TOL_RD_CYCS_IN_MCLK_1(n) (((n) & 0xFFFFFFFF) << 0)
> #define PSRAM_ULP_MC_PMU_TOL_RD_CYCS_IN_MCLK_1_MASK (0xFFFFFFFF << 0)
> #define PSRAM_ULP_MC_PMU_TOL_RD_CYCS_IN_MCLK_1_SHIFT (0)
> 
> // reg_4cc
> #define PSRAM_ULP_MC_DBG_RD_ADDRESS(n)           (((n) & 0xFFFFFFFF) << 0)
> #define PSRAM_ULP_MC_DBG_RD_ADDRESS_MASK         (0xFFFFFFFF << 0)
> #define PSRAM_ULP_MC_DBG_RD_ADDRESS_SHIFT        (0)
> 
> // reg_4d0
> #define PSRAM_ULP_MC_DBG_RD_VALID(n)             (((n) & 0xFFFFFFFF) << 0)
> #define PSRAM_ULP_MC_DBG_RD_VALID_MASK           (0xFFFFFFFF << 0)
> #define PSRAM_ULP_MC_DBG_RD_VALID_SHIFT          (0)
> 
> // reg_4d4
> #define PSRAM_ULP_MC_WRITE_UNLOCK_CLR            (1 << 0)
> 
> // reg_4d8
> #define PSRAM_ULP_MC_WRITE_UNLOCK_SET            (1 << 0)
