-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    xor_ln266 : IN STD_LOGIC_VECTOR (127 downto 0);
    xor_i_i_phi_out : OUT STD_LOGIC_VECTOR (127 downto 0);
    xor_i_i_phi_out_ap_vld : OUT STD_LOGIC;
    call_i_i_phi_out : OUT STD_LOGIC_VECTOR (127 downto 0);
    call_i_i_phi_out_ap_vld : OUT STD_LOGIC;
    call2_i_i_phi_out : OUT STD_LOGIC_VECTOR (127 downto 0);
    call2_i_i_phi_out_ap_vld : OUT STD_LOGIC;
    call4_i_i_phi_out : OUT STD_LOGIC_VECTOR (127 downto 0);
    call4_i_i_phi_out_ap_vld : OUT STD_LOGIC;
    call6_i_i_phi_out : OUT STD_LOGIC_VECTOR (127 downto 0);
    call6_i_i_phi_out_ap_vld : OUT STD_LOGIC;
    call8_i_i_phi_out : OUT STD_LOGIC_VECTOR (127 downto 0);
    call8_i_i_phi_out_ap_vld : OUT STD_LOGIC;
    call10_i_i_phi_out : OUT STD_LOGIC_VECTOR (127 downto 0);
    call10_i_i_phi_out_ap_vld : OUT STD_LOGIC;
    hw_S_5 : OUT STD_LOGIC_VECTOR (127 downto 0);
    hw_S_5_ap_vld : OUT STD_LOGIC;
    hw_S_6 : OUT STD_LOGIC_VECTOR (127 downto 0);
    hw_S_6_ap_vld : OUT STD_LOGIC;
    hw_S_1_i : IN STD_LOGIC_VECTOR (127 downto 0);
    hw_S_1_o : OUT STD_LOGIC_VECTOR (127 downto 0);
    hw_S_1_o_ap_vld : OUT STD_LOGIC;
    hw_S_0_i : IN STD_LOGIC_VECTOR (127 downto 0);
    hw_S_0_o : OUT STD_LOGIC_VECTOR (127 downto 0);
    hw_S_0_o_ap_vld : OUT STD_LOGIC;
    hw_S_2_i : IN STD_LOGIC_VECTOR (127 downto 0);
    hw_S_2_o : OUT STD_LOGIC_VECTOR (127 downto 0);
    hw_S_2_o_ap_vld : OUT STD_LOGIC;
    hw_S_3_i : IN STD_LOGIC_VECTOR (127 downto 0);
    hw_S_3_o : OUT STD_LOGIC_VECTOR (127 downto 0);
    hw_S_3_o_ap_vld : OUT STD_LOGIC;
    hw_S_4_i : IN STD_LOGIC_VECTOR (127 downto 0);
    hw_S_4_o : OUT STD_LOGIC_VECTOR (127 downto 0);
    hw_S_4_o_ap_vld : OUT STD_LOGIC;
    grp_hw_AES_fu_955_p_din1 : OUT STD_LOGIC_VECTOR (127 downto 0);
    grp_hw_AES_fu_955_p_din2 : OUT STD_LOGIC_VECTOR (127 downto 0);
    grp_hw_AES_fu_955_p_dout0 : IN STD_LOGIC_VECTOR (127 downto 0);
    grp_hw_AES_fu_955_p_ready : IN STD_LOGIC;
    grp_hw_AES_fu_960_p_din1 : OUT STD_LOGIC_VECTOR (127 downto 0);
    grp_hw_AES_fu_960_p_din2 : OUT STD_LOGIC_VECTOR (127 downto 0);
    grp_hw_AES_fu_960_p_dout0 : IN STD_LOGIC_VECTOR (127 downto 0);
    grp_hw_AES_fu_960_p_ready : IN STD_LOGIC;
    tmp_13_hw_AES_fu_965_p_din1 : OUT STD_LOGIC_VECTOR (127 downto 0);
    tmp_13_hw_AES_fu_965_p_din2 : OUT STD_LOGIC_VECTOR (127 downto 0);
    tmp_13_hw_AES_fu_965_p_dout0 : IN STD_LOGIC_VECTOR (127 downto 0);
    tmp_13_hw_AES_fu_965_p_ready : IN STD_LOGIC;
    tmp_s_hw_AES_fu_970_p_din1 : OUT STD_LOGIC_VECTOR (127 downto 0);
    tmp_s_hw_AES_fu_970_p_din2 : OUT STD_LOGIC_VECTOR (127 downto 0);
    tmp_s_hw_AES_fu_970_p_dout0 : IN STD_LOGIC_VECTOR (127 downto 0);
    tmp_s_hw_AES_fu_970_p_ready : IN STD_LOGIC );
end;


architecture behav of Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_VITIS_LOOP_271_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv128_lc_1 : STD_LOGIC_VECTOR (127 downto 0) := "11001101011001011110111100100011100100010100010000110111011100010010001010101110001010001101011110011000001011111000101001000010";
    constant ap_const_lv128_lc_2 : STD_LOGIC_VECTOR (127 downto 0) := "10111100110110111000100110000001101001011101101110110101111010010010111100111011010011011110110011001111111110111100000010110101";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv128_lc_3 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal icmp_ln271_fu_332_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage1 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal tmp_13_reg_282 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal hw_S_5_load_1_reg_518 : STD_LOGIC_VECTOR (127 downto 0);
    signal hw_S_3_load_reg_526 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal grp_hw_AES_fu_159_state : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_hw_AES_fu_159_key : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_hw_AES_fu_162_state : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_hw_AES_fu_162_key : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal xor_ln234_fu_349_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal call6_i_i_phi_fu_72 : STD_LOGIC_VECTOR (127 downto 0);
    signal call4_i_i_phi_fu_76 : STD_LOGIC_VECTOR (127 downto 0);
    signal call2_i_i_phi_fu_80 : STD_LOGIC_VECTOR (127 downto 0);
    signal call_i_i_phi_fu_84 : STD_LOGIC_VECTOR (127 downto 0);
    signal xor_i_i_phi_fu_88 : STD_LOGIC_VECTOR (127 downto 0);
    signal i_3_fu_92 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_9_fu_338_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal hw_S_6_load_fu_96 : STD_LOGIC_VECTOR (127 downto 0);
    signal hw_S_5_load_fu_100 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_block_pp0_stage1_01001 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component Rocca_S_hw_v2_hw_AES IS
    port (
        ap_ready : OUT STD_LOGIC;
        state : IN STD_LOGIC_VECTOR (127 downto 0);
        key : IN STD_LOGIC_VECTOR (127 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (127 downto 0) );
    end component;


    component Rocca_S_hw_v2_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component Rocca_S_hw_v2_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage1,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage1) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    hw_S_5_load_fu_100_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    hw_S_5_load_fu_100 <= xor_ln266;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    hw_S_5_load_fu_100 <= grp_hw_AES_fu_955_p_dout0;
                end if;
            end if; 
        end if;
    end process;

    hw_S_6_load_fu_96_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    hw_S_6_load_fu_96 <= ap_const_lv128_lc_3;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    hw_S_6_load_fu_96 <= grp_hw_AES_fu_960_p_dout0;
                end if;
            end if; 
        end if;
    end process;

    i_3_fu_92_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                i_3_fu_92 <= ap_const_lv5_0;
            elsif (((icmp_ln271_fu_332_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                i_3_fu_92 <= i_9_fu_338_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln271_fu_332_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                call2_i_i_phi_fu_80 <= grp_hw_AES_fu_960_p_dout0;
                call4_i_i_phi_fu_76 <= grp_hw_AES_fu_955_p_dout0;
                call6_i_i_phi_fu_72 <= tmp_13_hw_AES_fu_965_p_dout0;
                call_i_i_phi_fu_84 <= tmp_s_hw_AES_fu_970_p_dout0;
                xor_i_i_phi_fu_88 <= xor_ln234_fu_349_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln271_fu_332_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                hw_S_3_load_reg_526 <= hw_S_3_i;
                tmp_13_reg_282 <= tmp_13_hw_AES_fu_965_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                hw_S_5_load_1_reg_518 <= hw_S_5_load_fu_100;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage1_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to1, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone, icmp_ln271_fu_332_p2)
    begin
        if (((icmp_ln271_fu_332_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage1;

    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    call10_i_i_phi_out <= hw_S_6_load_fu_96;

    call10_i_i_phi_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln271_fu_332_p2, ap_block_pp0_stage1_11001)
    begin
        if (((icmp_ln271_fu_332_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            call10_i_i_phi_out_ap_vld <= ap_const_logic_1;
        else 
            call10_i_i_phi_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    call2_i_i_phi_out <= call2_i_i_phi_fu_80;

    call2_i_i_phi_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln271_fu_332_p2, ap_block_pp0_stage1_11001)
    begin
        if (((icmp_ln271_fu_332_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            call2_i_i_phi_out_ap_vld <= ap_const_logic_1;
        else 
            call2_i_i_phi_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    call4_i_i_phi_out <= call4_i_i_phi_fu_76;

    call4_i_i_phi_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln271_fu_332_p2, ap_block_pp0_stage1_11001)
    begin
        if (((icmp_ln271_fu_332_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            call4_i_i_phi_out_ap_vld <= ap_const_logic_1;
        else 
            call4_i_i_phi_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    call6_i_i_phi_out <= call6_i_i_phi_fu_72;

    call6_i_i_phi_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln271_fu_332_p2, ap_block_pp0_stage1_11001)
    begin
        if (((icmp_ln271_fu_332_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            call6_i_i_phi_out_ap_vld <= ap_const_logic_1;
        else 
            call6_i_i_phi_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    call8_i_i_phi_out <= hw_S_5_load_fu_100;

    call8_i_i_phi_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln271_fu_332_p2, ap_block_pp0_stage1_11001)
    begin
        if (((icmp_ln271_fu_332_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            call8_i_i_phi_out_ap_vld <= ap_const_logic_1;
        else 
            call8_i_i_phi_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    call_i_i_phi_out <= call_i_i_phi_fu_84;

    call_i_i_phi_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln271_fu_332_p2, ap_block_pp0_stage1_11001)
    begin
        if (((icmp_ln271_fu_332_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            call_i_i_phi_out_ap_vld <= ap_const_logic_1;
        else 
            call_i_i_phi_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    grp_hw_AES_fu_159_key_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, icmp_ln271_fu_332_p2, hw_S_3_load_reg_526, ap_block_pp0_stage1, ap_block_pp0_stage0, hw_S_6_load_fu_96)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_hw_AES_fu_159_key <= hw_S_3_load_reg_526;
        elsif (((icmp_ln271_fu_332_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_hw_AES_fu_159_key <= hw_S_6_load_fu_96;
        else 
            grp_hw_AES_fu_159_key <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_hw_AES_fu_159_state_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, icmp_ln271_fu_332_p2, hw_S_2_i, hw_S_4_i, ap_block_pp0_stage1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_hw_AES_fu_159_state <= hw_S_4_i;
        elsif (((icmp_ln271_fu_332_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_hw_AES_fu_159_state <= hw_S_2_i;
        else 
            grp_hw_AES_fu_159_state <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_hw_AES_fu_162_key_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, icmp_ln271_fu_332_p2, hw_S_0_i, hw_S_4_i, ap_block_pp0_stage1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_hw_AES_fu_162_key <= hw_S_4_i;
        elsif (((icmp_ln271_fu_332_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_hw_AES_fu_162_key <= hw_S_0_i;
        else 
            grp_hw_AES_fu_162_key <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_hw_AES_fu_162_state_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, icmp_ln271_fu_332_p2, hw_S_1_i, hw_S_5_load_1_reg_518, ap_block_pp0_stage1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_hw_AES_fu_162_state <= hw_S_5_load_1_reg_518;
        elsif (((icmp_ln271_fu_332_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_hw_AES_fu_162_state <= hw_S_1_i;
        else 
            grp_hw_AES_fu_162_state <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_hw_AES_fu_955_p_din1 <= grp_hw_AES_fu_159_state;
    grp_hw_AES_fu_955_p_din2 <= grp_hw_AES_fu_159_key;
    grp_hw_AES_fu_960_p_din1 <= grp_hw_AES_fu_162_state;
    grp_hw_AES_fu_960_p_din2 <= grp_hw_AES_fu_162_key;

    hw_S_0_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, icmp_ln271_fu_332_p2, hw_S_0_i, ap_block_pp0_stage1, xor_ln234_fu_349_p2)
    begin
        if (((icmp_ln271_fu_332_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            hw_S_0_o <= xor_ln234_fu_349_p2;
        else 
            hw_S_0_o <= hw_S_0_i;
        end if; 
    end process;


    hw_S_0_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, icmp_ln271_fu_332_p2, ap_block_pp0_stage1_11001)
    begin
        if (((icmp_ln271_fu_332_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            hw_S_0_o_ap_vld <= ap_const_logic_1;
        else 
            hw_S_0_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hw_S_1_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, icmp_ln271_fu_332_p2, hw_S_1_i, ap_block_pp0_stage1, tmp_s_hw_AES_fu_970_p_dout0)
    begin
        if (((icmp_ln271_fu_332_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            hw_S_1_o <= tmp_s_hw_AES_fu_970_p_dout0;
        else 
            hw_S_1_o <= hw_S_1_i;
        end if; 
    end process;


    hw_S_1_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, icmp_ln271_fu_332_p2, ap_block_pp0_stage1_11001)
    begin
        if (((icmp_ln271_fu_332_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            hw_S_1_o_ap_vld <= ap_const_logic_1;
        else 
            hw_S_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hw_S_2_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, icmp_ln271_fu_332_p2, hw_S_2_i, ap_block_pp0_stage1, grp_hw_AES_fu_960_p_dout0)
    begin
        if (((icmp_ln271_fu_332_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            hw_S_2_o <= grp_hw_AES_fu_960_p_dout0;
        else 
            hw_S_2_o <= hw_S_2_i;
        end if; 
    end process;


    hw_S_2_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, icmp_ln271_fu_332_p2, ap_block_pp0_stage1_11001)
    begin
        if (((icmp_ln271_fu_332_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            hw_S_2_o_ap_vld <= ap_const_logic_1;
        else 
            hw_S_2_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hw_S_3_o_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, icmp_ln271_fu_332_p2, hw_S_3_i, ap_block_pp0_stage1, grp_hw_AES_fu_955_p_dout0)
    begin
        if (((icmp_ln271_fu_332_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            hw_S_3_o <= grp_hw_AES_fu_955_p_dout0;
        else 
            hw_S_3_o <= hw_S_3_i;
        end if; 
    end process;


    hw_S_3_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, icmp_ln271_fu_332_p2, ap_block_pp0_stage1_11001)
    begin
        if (((icmp_ln271_fu_332_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            hw_S_3_o_ap_vld <= ap_const_logic_1;
        else 
            hw_S_3_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hw_S_4_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, hw_S_4_i, tmp_13_reg_282, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            hw_S_4_o <= tmp_13_reg_282;
        else 
            hw_S_4_o <= hw_S_4_i;
        end if; 
    end process;


    hw_S_4_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            hw_S_4_o_ap_vld <= ap_const_logic_1;
        else 
            hw_S_4_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hw_S_5 <= hw_S_5_load_fu_100;

    hw_S_5_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            hw_S_5_ap_vld <= ap_const_logic_1;
        else 
            hw_S_5_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hw_S_6 <= hw_S_6_load_fu_96;

    hw_S_6_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            hw_S_6_ap_vld <= ap_const_logic_1;
        else 
            hw_S_6_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    i_9_fu_338_p2 <= std_logic_vector(unsigned(i_3_fu_92) + unsigned(ap_const_lv5_1));
    icmp_ln271_fu_332_p2 <= "1" when (i_3_fu_92 = ap_const_lv5_10) else "0";
    tmp_13_hw_AES_fu_965_p_din1 <= hw_S_3_i;
    tmp_13_hw_AES_fu_965_p_din2 <= ap_const_lv128_lc_2;
    tmp_s_hw_AES_fu_970_p_din1 <= hw_S_0_i;
    tmp_s_hw_AES_fu_970_p_din2 <= ap_const_lv128_lc_1;
    xor_i_i_phi_out <= xor_i_i_phi_fu_88;

    xor_i_i_phi_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln271_fu_332_p2, ap_block_pp0_stage1_11001)
    begin
        if (((icmp_ln271_fu_332_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            xor_i_i_phi_out_ap_vld <= ap_const_logic_1;
        else 
            xor_i_i_phi_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln234_fu_349_p2 <= (hw_S_6_load_fu_96 xor hw_S_1_i);
end behav;
