{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702135536092 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702135536093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 09 12:25:36 2023 " "Processing started: Sat Dec 09 12:25:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702135536093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702135536093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PBL2 -c PBL2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PBL2 -c PBL2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702135536093 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702135536345 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702135536345 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CH7 ch7 PBL2.v(10) " "Verilog HDL Declaration information at PBL2.v(10): object \"CH7\" differs only in case from object \"ch7\" in the same scope" {  } { { "PBL2.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/PBL2.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702135542829 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CH6 ch6 PBL2.v(10) " "Verilog HDL Declaration information at PBL2.v(10): object \"CH6\" differs only in case from object \"ch6\" in the same scope" {  } { { "PBL2.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/PBL2.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702135542829 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CH5 ch5 PBL2.v(10) " "Verilog HDL Declaration information at PBL2.v(10): object \"CH5\" differs only in case from object \"ch5\" in the same scope" {  } { { "PBL2.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/PBL2.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702135542829 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CH4 ch4 PBL2.v(10) " "Verilog HDL Declaration information at PBL2.v(10): object \"CH4\" differs only in case from object \"ch4\" in the same scope" {  } { { "PBL2.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/PBL2.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702135542829 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CH3 ch3 PBL2.v(10) " "Verilog HDL Declaration information at PBL2.v(10): object \"CH3\" differs only in case from object \"ch3\" in the same scope" {  } { { "PBL2.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/PBL2.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702135542829 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CH2 ch2 PBL2.v(10) " "Verilog HDL Declaration information at PBL2.v(10): object \"CH2\" differs only in case from object \"ch2\" in the same scope" {  } { { "PBL2.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/PBL2.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702135542830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pbl2.v 1 1 " "Found 1 design units, including 1 entities, in source file pbl2.v" { { "Info" "ISGN_ENTITY_NAME" "1 PBL2 " "Found entity 1: PBL2" {  } { { "PBL2.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/PBL2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702135542831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702135542831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_7seg " "Found entity 1: decod_7seg" {  } { { "decod_7seg.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/decod_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702135542832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702135542832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "d_ff.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/d_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702135542833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702135542833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702135542834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702135542834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.v 0 0 " "Found 0 design units, including 0 entities, in source file contador.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702135542835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_linha_matriz.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_linha_matriz.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_linha_matriz " "Found entity 1: decod_linha_matriz" {  } { { "decod_linha_matriz.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/decod_linha_matriz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702135542836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702135542836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_1 " "Found entity 1: mux8_1" {  } { { "mux8_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux8_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702135542837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702135542837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_clk " "Found entity 1: divisor_clk" {  } { { "divisor_clk.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/divisor_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702135542838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702135542838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verf_ataque.v 1 1 " "Found 1 design units, including 1 entities, in source file verf_ataque.v" { { "Info" "ISGN_ENTITY_NAME" "1 verf_ataque " "Found entity 1: verf_ataque" {  } { { "verf_ataque.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/verf_ataque.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702135542840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702135542840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_modo_de_jogo.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_modo_de_jogo.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_modo_de_jogo " "Found entity 1: decod_modo_de_jogo" {  } { { "decod_modo_de_jogo.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/decod_modo_de_jogo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702135542841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702135542841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_linha_numero.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_linha_numero.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_linha_numero " "Found entity 1: decod_linha_numero" {  } { { "decod_linha_numero.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/decod_linha_numero.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702135542842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702135542842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_coluna_letra.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_coluna_letra.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_coluna_letra " "Found entity 1: decod_coluna_letra" {  } { { "decod_coluna_letra.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/decod_coluna_letra.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702135542843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702135542843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_sin_3bit.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_sin_3bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_sin_3bit " "Found entity 1: contador_sin_3bit" {  } { { "contador_sin_3bit.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/contador_sin_3bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702135542844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702135542844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_sin_2bit.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_sin_2bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_sin_2bit " "Found entity 1: contador_sin_2bit" {  } { { "contador_sin_2bit.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/contador_sin_2bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702135542845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702135542845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702135542846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702135542846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_cordenadas.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_cordenadas.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_cordenadas " "Found entity 1: decod_cordenadas" {  } { { "decod_cordenadas.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/decod_cordenadas.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702135542848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702135542848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_2_pra_4.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_2_pra_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_2_pra_4 " "Found entity 1: decod_2_pra_4" {  } { { "decod_2_pra_4.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/decod_2_pra_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702135542849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702135542849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_3_pra_8.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_3_pra_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_3_pra_8 " "Found entity 1: decod_3_pra_8" {  } { { "decod_3_pra_8.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/decod_3_pra_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702135542850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702135542850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conf_chave.v 1 1 " "Found 1 design units, including 1 entities, in source file conf_chave.v" { { "Info" "ISGN_ENTITY_NAME" "1 conf_chave " "Found entity 1: conf_chave" {  } { { "conf_chave.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/conf_chave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702135542851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702135542851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_mapa.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_mapa.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_mapa " "Found entity 1: decod_mapa" {  } { { "decod_mapa.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/decod_mapa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702135542858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702135542858 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T56 mux8_1.v(13) " "Verilog HDL Implicit Net warning at mux8_1.v(13): created implicit net for \"T56\"" {  } { { "mux8_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux8_1.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542859 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T57 mux8_1.v(14) " "Verilog HDL Implicit Net warning at mux8_1.v(14): created implicit net for \"T57\"" {  } { { "mux8_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux8_1.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542859 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T58 mux8_1.v(15) " "Verilog HDL Implicit Net warning at mux8_1.v(15): created implicit net for \"T58\"" {  } { { "mux8_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux8_1.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542859 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T59 mux8_1.v(16) " "Verilog HDL Implicit Net warning at mux8_1.v(16): created implicit net for \"T59\"" {  } { { "mux8_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux8_1.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542859 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T60 mux8_1.v(17) " "Verilog HDL Implicit Net warning at mux8_1.v(17): created implicit net for \"T60\"" {  } { { "mux8_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux8_1.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542859 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T61 mux8_1.v(18) " "Verilog HDL Implicit Net warning at mux8_1.v(18): created implicit net for \"T61\"" {  } { { "mux8_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux8_1.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542859 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T62 mux8_1.v(19) " "Verilog HDL Implicit Net warning at mux8_1.v(19): created implicit net for \"T62\"" {  } { { "mux8_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux8_1.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542859 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T63 mux8_1.v(20) " "Verilog HDL Implicit Net warning at mux8_1.v(20): created implicit net for \"T63\"" {  } { { "mux8_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux8_1.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542859 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T64 mux8_1.v(23) " "Verilog HDL Implicit Net warning at mux8_1.v(23): created implicit net for \"T64\"" {  } { { "mux8_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux8_1.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542859 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T65 mux8_1.v(24) " "Verilog HDL Implicit Net warning at mux8_1.v(24): created implicit net for \"T65\"" {  } { { "mux8_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux8_1.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542859 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T66 mux8_1.v(25) " "Verilog HDL Implicit Net warning at mux8_1.v(25): created implicit net for \"T66\"" {  } { { "mux8_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux8_1.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542859 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T67 mux8_1.v(26) " "Verilog HDL Implicit Net warning at mux8_1.v(26): created implicit net for \"T67\"" {  } { { "mux8_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux8_1.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542859 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T68 mux8_1.v(27) " "Verilog HDL Implicit Net warning at mux8_1.v(27): created implicit net for \"T68\"" {  } { { "mux8_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux8_1.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542859 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T69 mux8_1.v(28) " "Verilog HDL Implicit Net warning at mux8_1.v(28): created implicit net for \"T69\"" {  } { { "mux8_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux8_1.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542859 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T70 mux8_1.v(29) " "Verilog HDL Implicit Net warning at mux8_1.v(29): created implicit net for \"T70\"" {  } { { "mux8_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux8_1.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542859 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T71 mux8_1.v(30) " "Verilog HDL Implicit Net warning at mux8_1.v(30): created implicit net for \"T71\"" {  } { { "mux8_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux8_1.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542859 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T72 mux8_1.v(33) " "Verilog HDL Implicit Net warning at mux8_1.v(33): created implicit net for \"T72\"" {  } { { "mux8_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux8_1.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542859 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T73 mux8_1.v(34) " "Verilog HDL Implicit Net warning at mux8_1.v(34): created implicit net for \"T73\"" {  } { { "mux8_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux8_1.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542859 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T74 mux8_1.v(35) " "Verilog HDL Implicit Net warning at mux8_1.v(35): created implicit net for \"T74\"" {  } { { "mux8_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux8_1.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542859 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T75 mux8_1.v(36) " "Verilog HDL Implicit Net warning at mux8_1.v(36): created implicit net for \"T75\"" {  } { { "mux8_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux8_1.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542859 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T76 mux8_1.v(37) " "Verilog HDL Implicit Net warning at mux8_1.v(37): created implicit net for \"T76\"" {  } { { "mux8_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux8_1.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542859 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T77 mux8_1.v(38) " "Verilog HDL Implicit Net warning at mux8_1.v(38): created implicit net for \"T77\"" {  } { { "mux8_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux8_1.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542859 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T78 mux8_1.v(39) " "Verilog HDL Implicit Net warning at mux8_1.v(39): created implicit net for \"T78\"" {  } { { "mux8_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux8_1.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542859 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T79 mux8_1.v(40) " "Verilog HDL Implicit Net warning at mux8_1.v(40): created implicit net for \"T79\"" {  } { { "mux8_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux8_1.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542859 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T80 mux8_1.v(43) " "Verilog HDL Implicit Net warning at mux8_1.v(43): created implicit net for \"T80\"" {  } { { "mux8_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux8_1.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542859 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T81 mux8_1.v(44) " "Verilog HDL Implicit Net warning at mux8_1.v(44): created implicit net for \"T81\"" {  } { { "mux8_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux8_1.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542860 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T82 mux8_1.v(45) " "Verilog HDL Implicit Net warning at mux8_1.v(45): created implicit net for \"T82\"" {  } { { "mux8_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux8_1.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542860 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T83 mux8_1.v(46) " "Verilog HDL Implicit Net warning at mux8_1.v(46): created implicit net for \"T83\"" {  } { { "mux8_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux8_1.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542860 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T84 mux8_1.v(47) " "Verilog HDL Implicit Net warning at mux8_1.v(47): created implicit net for \"T84\"" {  } { { "mux8_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux8_1.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542860 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T85 mux8_1.v(48) " "Verilog HDL Implicit Net warning at mux8_1.v(48): created implicit net for \"T85\"" {  } { { "mux8_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux8_1.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542860 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T86 mux8_1.v(49) " "Verilog HDL Implicit Net warning at mux8_1.v(49): created implicit net for \"T86\"" {  } { { "mux8_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux8_1.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542860 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T87 mux8_1.v(50) " "Verilog HDL Implicit Net warning at mux8_1.v(50): created implicit net for \"T87\"" {  } { { "mux8_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux8_1.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542860 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T88 mux8_1.v(53) " "Verilog HDL Implicit Net warning at mux8_1.v(53): created implicit net for \"T88\"" {  } { { "mux8_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux8_1.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542860 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T89 mux8_1.v(54) " "Verilog HDL Implicit Net warning at mux8_1.v(54): created implicit net for \"T89\"" {  } { { "mux8_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux8_1.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542860 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T90 mux8_1.v(55) " "Verilog HDL Implicit Net warning at mux8_1.v(55): created implicit net for \"T90\"" {  } { { "mux8_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux8_1.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542860 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T91 mux8_1.v(56) " "Verilog HDL Implicit Net warning at mux8_1.v(56): created implicit net for \"T91\"" {  } { { "mux8_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux8_1.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542860 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T92 mux8_1.v(57) " "Verilog HDL Implicit Net warning at mux8_1.v(57): created implicit net for \"T92\"" {  } { { "mux8_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux8_1.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542860 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T93 mux8_1.v(58) " "Verilog HDL Implicit Net warning at mux8_1.v(58): created implicit net for \"T93\"" {  } { { "mux8_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux8_1.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542860 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T94 mux8_1.v(59) " "Verilog HDL Implicit Net warning at mux8_1.v(59): created implicit net for \"T94\"" {  } { { "mux8_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux8_1.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542860 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T95 mux8_1.v(60) " "Verilog HDL Implicit Net warning at mux8_1.v(60): created implicit net for \"T95\"" {  } { { "mux8_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux8_1.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542860 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUP4 divisor_clk.v(23) " "Verilog HDL Implicit Net warning at divisor_clk.v(23): created implicit net for \"SUP4\"" {  } { { "divisor_clk.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/divisor_clk.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542860 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUP5 divisor_clk.v(29) " "Verilog HDL Implicit Net warning at divisor_clk.v(29): created implicit net for \"SUP5\"" {  } { { "divisor_clk.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/divisor_clk.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542860 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUP6 divisor_clk.v(35) " "Verilog HDL Implicit Net warning at divisor_clk.v(35): created implicit net for \"SUP6\"" {  } { { "divisor_clk.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/divisor_clk.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542860 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUP7 divisor_clk.v(41) " "Verilog HDL Implicit Net warning at divisor_clk.v(41): created implicit net for \"SUP7\"" {  } { { "divisor_clk.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/divisor_clk.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542860 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUP8 divisor_clk.v(47) " "Verilog HDL Implicit Net warning at divisor_clk.v(47): created implicit net for \"SUP8\"" {  } { { "divisor_clk.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/divisor_clk.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542860 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUP9 divisor_clk.v(53) " "Verilog HDL Implicit Net warning at divisor_clk.v(53): created implicit net for \"SUP9\"" {  } { { "divisor_clk.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/divisor_clk.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542860 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUP10 divisor_clk.v(59) " "Verilog HDL Implicit Net warning at divisor_clk.v(59): created implicit net for \"SUP10\"" {  } { { "divisor_clk.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/divisor_clk.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542860 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUP11 divisor_clk.v(65) " "Verilog HDL Implicit Net warning at divisor_clk.v(65): created implicit net for \"SUP11\"" {  } { { "divisor_clk.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/divisor_clk.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542860 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUP12 divisor_clk.v(71) " "Verilog HDL Implicit Net warning at divisor_clk.v(71): created implicit net for \"SUP12\"" {  } { { "divisor_clk.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/divisor_clk.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542860 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUP13 divisor_clk.v(77) " "Verilog HDL Implicit Net warning at divisor_clk.v(77): created implicit net for \"SUP13\"" {  } { { "divisor_clk.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/divisor_clk.v" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542860 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUP14 divisor_clk.v(83) " "Verilog HDL Implicit Net warning at divisor_clk.v(83): created implicit net for \"SUP14\"" {  } { { "divisor_clk.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/divisor_clk.v" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542860 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SUP15 divisor_clk.v(89) " "Verilog HDL Implicit Net warning at divisor_clk.v(89): created implicit net for \"SUP15\"" {  } { { "divisor_clk.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/divisor_clk.v" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542860 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T0 verf_ataque.v(7) " "Verilog HDL Implicit Net warning at verf_ataque.v(7): created implicit net for \"T0\"" {  } { { "verf_ataque.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/verf_ataque.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542860 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T1 verf_ataque.v(8) " "Verilog HDL Implicit Net warning at verf_ataque.v(8): created implicit net for \"T1\"" {  } { { "verf_ataque.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/verf_ataque.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542861 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T2 verf_ataque.v(9) " "Verilog HDL Implicit Net warning at verf_ataque.v(9): created implicit net for \"T2\"" {  } { { "verf_ataque.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/verf_ataque.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542861 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T3 verf_ataque.v(10) " "Verilog HDL Implicit Net warning at verf_ataque.v(10): created implicit net for \"T3\"" {  } { { "verf_ataque.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/verf_ataque.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542861 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T4 verf_ataque.v(11) " "Verilog HDL Implicit Net warning at verf_ataque.v(11): created implicit net for \"T4\"" {  } { { "verf_ataque.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/verf_ataque.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542861 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T5 verf_ataque.v(13) " "Verilog HDL Implicit Net warning at verf_ataque.v(13): created implicit net for \"T5\"" {  } { { "verf_ataque.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/verf_ataque.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542861 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T6 verf_ataque.v(14) " "Verilog HDL Implicit Net warning at verf_ataque.v(14): created implicit net for \"T6\"" {  } { { "verf_ataque.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/verf_ataque.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542861 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T7 verf_ataque.v(15) " "Verilog HDL Implicit Net warning at verf_ataque.v(15): created implicit net for \"T7\"" {  } { { "verf_ataque.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/verf_ataque.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542861 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T8 verf_ataque.v(16) " "Verilog HDL Implicit Net warning at verf_ataque.v(16): created implicit net for \"T8\"" {  } { { "verf_ataque.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/verf_ataque.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542861 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T9 verf_ataque.v(17) " "Verilog HDL Implicit Net warning at verf_ataque.v(17): created implicit net for \"T9\"" {  } { { "verf_ataque.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/verf_ataque.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542861 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T0 decod_modo_de_jogo.v(11) " "Verilog HDL Implicit Net warning at decod_modo_de_jogo.v(11): created implicit net for \"T0\"" {  } { { "decod_modo_de_jogo.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/decod_modo_de_jogo.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542861 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T1 decod_modo_de_jogo.v(12) " "Verilog HDL Implicit Net warning at decod_modo_de_jogo.v(12): created implicit net for \"T1\"" {  } { { "decod_modo_de_jogo.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/decod_modo_de_jogo.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542861 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T2 decod_modo_de_jogo.v(13) " "Verilog HDL Implicit Net warning at decod_modo_de_jogo.v(13): created implicit net for \"T2\"" {  } { { "decod_modo_de_jogo.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/decod_modo_de_jogo.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542861 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T3 decod_modo_de_jogo.v(23) " "Verilog HDL Implicit Net warning at decod_modo_de_jogo.v(23): created implicit net for \"T3\"" {  } { { "decod_modo_de_jogo.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/decod_modo_de_jogo.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542861 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T4 decod_modo_de_jogo.v(24) " "Verilog HDL Implicit Net warning at decod_modo_de_jogo.v(24): created implicit net for \"T4\"" {  } { { "decod_modo_de_jogo.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/decod_modo_de_jogo.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542861 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_not decod_linha_numero.v(9) " "Verilog HDL Implicit Net warning at decod_linha_numero.v(9): created implicit net for \"c_not\"" {  } { { "decod_linha_numero.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/decod_linha_numero.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542861 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T0 decod_linha_numero.v(12) " "Verilog HDL Implicit Net warning at decod_linha_numero.v(12): created implicit net for \"T0\"" {  } { { "decod_linha_numero.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/decod_linha_numero.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542861 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T1 decod_linha_numero.v(13) " "Verilog HDL Implicit Net warning at decod_linha_numero.v(13): created implicit net for \"T1\"" {  } { { "decod_linha_numero.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/decod_linha_numero.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542861 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T2 decod_linha_numero.v(23) " "Verilog HDL Implicit Net warning at decod_linha_numero.v(23): created implicit net for \"T2\"" {  } { { "decod_linha_numero.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/decod_linha_numero.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542861 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T3 decod_linha_numero.v(27) " "Verilog HDL Implicit Net warning at decod_linha_numero.v(27): created implicit net for \"T3\"" {  } { { "decod_linha_numero.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/decod_linha_numero.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542861 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T4 decod_linha_numero.v(31) " "Verilog HDL Implicit Net warning at decod_linha_numero.v(31): created implicit net for \"T4\"" {  } { { "decod_linha_numero.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/decod_linha_numero.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542861 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T5 decod_linha_numero.v(32) " "Verilog HDL Implicit Net warning at decod_linha_numero.v(32): created implicit net for \"T5\"" {  } { { "decod_linha_numero.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/decod_linha_numero.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542861 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_not decod_coluna_letra.v(9) " "Verilog HDL Implicit Net warning at decod_coluna_letra.v(9): created implicit net for \"c_not\"" {  } { { "decod_coluna_letra.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/decod_coluna_letra.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542861 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T0 decod_coluna_letra.v(15) " "Verilog HDL Implicit Net warning at decod_coluna_letra.v(15): created implicit net for \"T0\"" {  } { { "decod_coluna_letra.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/decod_coluna_letra.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542861 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T1 decod_coluna_letra.v(16) " "Verilog HDL Implicit Net warning at decod_coluna_letra.v(16): created implicit net for \"T1\"" {  } { { "decod_coluna_letra.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/decod_coluna_letra.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542861 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T2 decod_coluna_letra.v(17) " "Verilog HDL Implicit Net warning at decod_coluna_letra.v(17): created implicit net for \"T2\"" {  } { { "decod_coluna_letra.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/decod_coluna_letra.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542861 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T3 decod_coluna_letra.v(21) " "Verilog HDL Implicit Net warning at decod_coluna_letra.v(21): created implicit net for \"T3\"" {  } { { "decod_coluna_letra.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/decod_coluna_letra.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542861 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T4 decod_coluna_letra.v(22) " "Verilog HDL Implicit Net warning at decod_coluna_letra.v(22): created implicit net for \"T4\"" {  } { { "decod_coluna_letra.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/decod_coluna_letra.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542861 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T3 contador_sin_3bit.v(13) " "Verilog HDL Implicit Net warning at contador_sin_3bit.v(13): created implicit net for \"T3\"" {  } { { "contador_sin_3bit.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/contador_sin_3bit.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542861 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T4 contador_sin_3bit.v(21) " "Verilog HDL Implicit Net warning at contador_sin_3bit.v(21): created implicit net for \"T4\"" {  } { { "contador_sin_3bit.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/contador_sin_3bit.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542862 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T5 contador_sin_3bit.v(22) " "Verilog HDL Implicit Net warning at contador_sin_3bit.v(22): created implicit net for \"T5\"" {  } { { "contador_sin_3bit.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/contador_sin_3bit.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542862 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T2 contador_sin_2bit.v(13) " "Verilog HDL Implicit Net warning at contador_sin_2bit.v(13): created implicit net for \"T2\"" {  } { { "contador_sin_2bit.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/contador_sin_2bit.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542862 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T0 mux4_1.v(12) " "Verilog HDL Implicit Net warning at mux4_1.v(12): created implicit net for \"T0\"" {  } { { "mux4_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux4_1.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542862 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T1 mux4_1.v(13) " "Verilog HDL Implicit Net warning at mux4_1.v(13): created implicit net for \"T1\"" {  } { { "mux4_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux4_1.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542862 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T2 mux4_1.v(14) " "Verilog HDL Implicit Net warning at mux4_1.v(14): created implicit net for \"T2\"" {  } { { "mux4_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux4_1.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542862 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T3 mux4_1.v(15) " "Verilog HDL Implicit Net warning at mux4_1.v(15): created implicit net for \"T3\"" {  } { { "mux4_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux4_1.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542862 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T4 mux4_1.v(18) " "Verilog HDL Implicit Net warning at mux4_1.v(18): created implicit net for \"T4\"" {  } { { "mux4_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux4_1.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542862 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T5 mux4_1.v(19) " "Verilog HDL Implicit Net warning at mux4_1.v(19): created implicit net for \"T5\"" {  } { { "mux4_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux4_1.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542862 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T6 mux4_1.v(20) " "Verilog HDL Implicit Net warning at mux4_1.v(20): created implicit net for \"T6\"" {  } { { "mux4_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux4_1.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542862 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T7 mux4_1.v(21) " "Verilog HDL Implicit Net warning at mux4_1.v(21): created implicit net for \"T7\"" {  } { { "mux4_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux4_1.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542862 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T8 mux4_1.v(24) " "Verilog HDL Implicit Net warning at mux4_1.v(24): created implicit net for \"T8\"" {  } { { "mux4_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux4_1.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542862 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T9 mux4_1.v(25) " "Verilog HDL Implicit Net warning at mux4_1.v(25): created implicit net for \"T9\"" {  } { { "mux4_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux4_1.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542862 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T10 mux4_1.v(26) " "Verilog HDL Implicit Net warning at mux4_1.v(26): created implicit net for \"T10\"" {  } { { "mux4_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux4_1.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542862 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T11 mux4_1.v(27) " "Verilog HDL Implicit Net warning at mux4_1.v(27): created implicit net for \"T11\"" {  } { { "mux4_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux4_1.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542862 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T12 mux4_1.v(30) " "Verilog HDL Implicit Net warning at mux4_1.v(30): created implicit net for \"T12\"" {  } { { "mux4_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux4_1.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542862 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T13 mux4_1.v(31) " "Verilog HDL Implicit Net warning at mux4_1.v(31): created implicit net for \"T13\"" {  } { { "mux4_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux4_1.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542862 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T14 mux4_1.v(32) " "Verilog HDL Implicit Net warning at mux4_1.v(32): created implicit net for \"T14\"" {  } { { "mux4_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux4_1.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542862 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T15 mux4_1.v(33) " "Verilog HDL Implicit Net warning at mux4_1.v(33): created implicit net for \"T15\"" {  } { { "mux4_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux4_1.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542862 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T16 mux4_1.v(36) " "Verilog HDL Implicit Net warning at mux4_1.v(36): created implicit net for \"T16\"" {  } { { "mux4_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux4_1.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542862 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T17 mux4_1.v(37) " "Verilog HDL Implicit Net warning at mux4_1.v(37): created implicit net for \"T17\"" {  } { { "mux4_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux4_1.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542862 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T18 mux4_1.v(38) " "Verilog HDL Implicit Net warning at mux4_1.v(38): created implicit net for \"T18\"" {  } { { "mux4_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux4_1.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542862 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T19 mux4_1.v(39) " "Verilog HDL Implicit Net warning at mux4_1.v(39): created implicit net for \"T19\"" {  } { { "mux4_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux4_1.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542862 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T20 mux4_1.v(42) " "Verilog HDL Implicit Net warning at mux4_1.v(42): created implicit net for \"T20\"" {  } { { "mux4_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux4_1.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542862 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T21 mux4_1.v(43) " "Verilog HDL Implicit Net warning at mux4_1.v(43): created implicit net for \"T21\"" {  } { { "mux4_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux4_1.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542862 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T22 mux4_1.v(44) " "Verilog HDL Implicit Net warning at mux4_1.v(44): created implicit net for \"T22\"" {  } { { "mux4_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux4_1.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542862 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T23 mux4_1.v(45) " "Verilog HDL Implicit Net warning at mux4_1.v(45): created implicit net for \"T23\"" {  } { { "mux4_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux4_1.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542862 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T24 mux4_1.v(48) " "Verilog HDL Implicit Net warning at mux4_1.v(48): created implicit net for \"T24\"" {  } { { "mux4_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux4_1.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542862 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T25 mux4_1.v(49) " "Verilog HDL Implicit Net warning at mux4_1.v(49): created implicit net for \"T25\"" {  } { { "mux4_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux4_1.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542862 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T26 mux4_1.v(50) " "Verilog HDL Implicit Net warning at mux4_1.v(50): created implicit net for \"T26\"" {  } { { "mux4_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux4_1.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542862 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T27 mux4_1.v(51) " "Verilog HDL Implicit Net warning at mux4_1.v(51): created implicit net for \"T27\"" {  } { { "mux4_1.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/mux4_1.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542862 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C_not decod_3_pra_8.v(9) " "Verilog HDL Implicit Net warning at decod_3_pra_8.v(9): created implicit net for \"C_not\"" {  } { { "decod_3_pra_8.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/decod_3_pra_8.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542863 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A_not decod_mapa.v(5) " "Verilog HDL Implicit Net warning at decod_mapa.v(5): created implicit net for \"A_not\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/decod_mapa.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542863 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B_not decod_mapa.v(6) " "Verilog HDL Implicit Net warning at decod_mapa.v(6): created implicit net for \"B_not\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/decod_mapa.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542863 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C_not decod_mapa.v(7) " "Verilog HDL Implicit Net warning at decod_mapa.v(7): created implicit net for \"C_not\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/decod_mapa.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542863 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b decod_mapa.v(172) " "Verilog HDL Implicit Net warning at decod_mapa.v(172): created implicit net for \"b\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/decod_mapa.v" 172 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702135542863 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "decod_mapa " "Elaborating entity \"decod_mapa\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702135542918 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "b 0 decod_mapa.v(172) " "Net \"b\" at decod_mapa.v(172) has no driver or initial value, using a default initial value '0'" {  } { { "decod_mapa.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/decod_mapa.v" 172 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1702135542925 "|decod_mapa"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "F45 decod_mapa.v(183) " "Can't resolve multiple constant drivers for net \"F45\" at decod_mapa.v(183)" {  } { { "decod_mapa.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/decod_mapa.v" 183 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702135542926 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "decod_mapa.v(182) " "Constant driver at decod_mapa.v(182)" {  } { { "decod_mapa.v" "" { Text "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/decod_mapa.v" 182 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702135542926 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702135542927 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/output_files/PBL2.map.smsg " "Generated suppressed messages file C:/Users/teus_/Documents/CD/Circuitos-Digitais/PROJETO 2/output_files/PBL2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702135542961 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 119 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 119 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4683 " "Peak virtual memory: 4683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702135542980 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Dec 09 12:25:42 2023 " "Processing ended: Sat Dec 09 12:25:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702135542980 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702135542980 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702135542980 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702135542980 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 119 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 119 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702135543600 ""}
