\doxysection{RTC Clock Source}
\label{group___r_c_c___r_t_c___clock___source}\index{RTC Clock Source@{RTC Clock Source}}
Collaboration diagram for RTC Clock Source\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=339pt]{group___r_c_c___r_t_c___clock___source}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+LSE}~((uint32\+\_\+t)0x00000100U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+LSI}~((uint32\+\_\+t)0x00000200U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV2}~((uint32\+\_\+t)0x00020300U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV3}~((uint32\+\_\+t)0x00030300U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV4}~((uint32\+\_\+t)0x00040300U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV5}~((uint32\+\_\+t)0x00050300U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV6}~((uint32\+\_\+t)0x00060300U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV7}~((uint32\+\_\+t)0x00070300U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV8}~((uint32\+\_\+t)0x00080300U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV9}~((uint32\+\_\+t)0x00090300U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV10}~((uint32\+\_\+t)0x000\+A0300U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV11}~((uint32\+\_\+t)0x000\+B0300U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV12}~((uint32\+\_\+t)0x000\+C0300U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV13}~((uint32\+\_\+t)0x000\+D0300U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV14}~((uint32\+\_\+t)0x000\+E0300U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV15}~((uint32\+\_\+t)0x000\+F0300U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV16}~((uint32\+\_\+t)0x00100300U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV17}~((uint32\+\_\+t)0x00110300U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV18}~((uint32\+\_\+t)0x00120300U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV19}~((uint32\+\_\+t)0x00130300U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV20}~((uint32\+\_\+t)0x00140300U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV21}~((uint32\+\_\+t)0x00150300U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV22}~((uint32\+\_\+t)0x00160300U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV23}~((uint32\+\_\+t)0x00170300U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV24}~((uint32\+\_\+t)0x00180300U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV25}~((uint32\+\_\+t)0x00190300U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV26}~((uint32\+\_\+t)0x001\+A0300U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV27}~((uint32\+\_\+t)0x001\+B0300U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV28}~((uint32\+\_\+t)0x001\+C0300U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV29}~((uint32\+\_\+t)0x001\+D0300U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV30}~((uint32\+\_\+t)0x001\+E0300U)
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV31}~((uint32\+\_\+t)0x001\+F0300U)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\label{group___r_c_c___r_t_c___clock___source_gab53e5fbbd7510563393fde77cfdde411}} 
\index{RTC Clock Source@{RTC Clock Source}!RCC\_RTCCLKSOURCE\_HSE\_DIV10@{RCC\_RTCCLKSOURCE\_HSE\_DIV10}}
\index{RCC\_RTCCLKSOURCE\_HSE\_DIV10@{RCC\_RTCCLKSOURCE\_HSE\_DIV10}!RTC Clock Source@{RTC Clock Source}}
\doxysubsubsection{RCC\_RTCCLKSOURCE\_HSE\_DIV10}
{\footnotesize\ttfamily \#define RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV10~((uint32\+\_\+t)0x000\+A0300U)}



Definition at line 279 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___r_t_c___clock___source_gae0ca4ffa1a26f99e377c56183ea68ec1}} 
\index{RTC Clock Source@{RTC Clock Source}!RCC\_RTCCLKSOURCE\_HSE\_DIV11@{RCC\_RTCCLKSOURCE\_HSE\_DIV11}}
\index{RCC\_RTCCLKSOURCE\_HSE\_DIV11@{RCC\_RTCCLKSOURCE\_HSE\_DIV11}!RTC Clock Source@{RTC Clock Source}}
\doxysubsubsection{RCC\_RTCCLKSOURCE\_HSE\_DIV11}
{\footnotesize\ttfamily \#define RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV11~((uint32\+\_\+t)0x000\+B0300U)}



Definition at line 280 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___r_t_c___clock___source_ga06837111cb6294d55f681347514a233d}} 
\index{RTC Clock Source@{RTC Clock Source}!RCC\_RTCCLKSOURCE\_HSE\_DIV12@{RCC\_RTCCLKSOURCE\_HSE\_DIV12}}
\index{RCC\_RTCCLKSOURCE\_HSE\_DIV12@{RCC\_RTCCLKSOURCE\_HSE\_DIV12}!RTC Clock Source@{RTC Clock Source}}
\doxysubsubsection{RCC\_RTCCLKSOURCE\_HSE\_DIV12}
{\footnotesize\ttfamily \#define RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV12~((uint32\+\_\+t)0x000\+C0300U)}



Definition at line 281 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___r_t_c___clock___source_ga2c447a815f2e116f88b604eeaa7aab0b}} 
\index{RTC Clock Source@{RTC Clock Source}!RCC\_RTCCLKSOURCE\_HSE\_DIV13@{RCC\_RTCCLKSOURCE\_HSE\_DIV13}}
\index{RCC\_RTCCLKSOURCE\_HSE\_DIV13@{RCC\_RTCCLKSOURCE\_HSE\_DIV13}!RTC Clock Source@{RTC Clock Source}}
\doxysubsubsection{RCC\_RTCCLKSOURCE\_HSE\_DIV13}
{\footnotesize\ttfamily \#define RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV13~((uint32\+\_\+t)0x000\+D0300U)}



Definition at line 282 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___r_t_c___clock___source_ga5dceac607cd03d87002cdb78b3234941}} 
\index{RTC Clock Source@{RTC Clock Source}!RCC\_RTCCLKSOURCE\_HSE\_DIV14@{RCC\_RTCCLKSOURCE\_HSE\_DIV14}}
\index{RCC\_RTCCLKSOURCE\_HSE\_DIV14@{RCC\_RTCCLKSOURCE\_HSE\_DIV14}!RTC Clock Source@{RTC Clock Source}}
\doxysubsubsection{RCC\_RTCCLKSOURCE\_HSE\_DIV14}
{\footnotesize\ttfamily \#define RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV14~((uint32\+\_\+t)0x000\+E0300U)}



Definition at line 283 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___r_t_c___clock___source_ga9594f8553a259c18fb354e903c01b041}} 
\index{RTC Clock Source@{RTC Clock Source}!RCC\_RTCCLKSOURCE\_HSE\_DIV15@{RCC\_RTCCLKSOURCE\_HSE\_DIV15}}
\index{RCC\_RTCCLKSOURCE\_HSE\_DIV15@{RCC\_RTCCLKSOURCE\_HSE\_DIV15}!RTC Clock Source@{RTC Clock Source}}
\doxysubsubsection{RCC\_RTCCLKSOURCE\_HSE\_DIV15}
{\footnotesize\ttfamily \#define RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV15~((uint32\+\_\+t)0x000\+F0300U)}



Definition at line 284 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___r_t_c___clock___source_ga48e1ffd844b9e9192c5d7dbeed20765f}} 
\index{RTC Clock Source@{RTC Clock Source}!RCC\_RTCCLKSOURCE\_HSE\_DIV16@{RCC\_RTCCLKSOURCE\_HSE\_DIV16}}
\index{RCC\_RTCCLKSOURCE\_HSE\_DIV16@{RCC\_RTCCLKSOURCE\_HSE\_DIV16}!RTC Clock Source@{RTC Clock Source}}
\doxysubsubsection{RCC\_RTCCLKSOURCE\_HSE\_DIV16}
{\footnotesize\ttfamily \#define RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV16~((uint32\+\_\+t)0x00100300U)}



Definition at line 285 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___r_t_c___clock___source_ga62707003a86f4c4747ae89af2e561e0c}} 
\index{RTC Clock Source@{RTC Clock Source}!RCC\_RTCCLKSOURCE\_HSE\_DIV17@{RCC\_RTCCLKSOURCE\_HSE\_DIV17}}
\index{RCC\_RTCCLKSOURCE\_HSE\_DIV17@{RCC\_RTCCLKSOURCE\_HSE\_DIV17}!RTC Clock Source@{RTC Clock Source}}
\doxysubsubsection{RCC\_RTCCLKSOURCE\_HSE\_DIV17}
{\footnotesize\ttfamily \#define RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV17~((uint32\+\_\+t)0x00110300U)}



Definition at line 286 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___r_t_c___clock___source_ga264428cbc7bc54bfcd794a4027ac1f5e}} 
\index{RTC Clock Source@{RTC Clock Source}!RCC\_RTCCLKSOURCE\_HSE\_DIV18@{RCC\_RTCCLKSOURCE\_HSE\_DIV18}}
\index{RCC\_RTCCLKSOURCE\_HSE\_DIV18@{RCC\_RTCCLKSOURCE\_HSE\_DIV18}!RTC Clock Source@{RTC Clock Source}}
\doxysubsubsection{RCC\_RTCCLKSOURCE\_HSE\_DIV18}
{\footnotesize\ttfamily \#define RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV18~((uint32\+\_\+t)0x00120300U)}



Definition at line 287 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___r_t_c___clock___source_gaf2d8f6e3e5887bb5c853944fd35b677a}} 
\index{RTC Clock Source@{RTC Clock Source}!RCC\_RTCCLKSOURCE\_HSE\_DIV19@{RCC\_RTCCLKSOURCE\_HSE\_DIV19}}
\index{RCC\_RTCCLKSOURCE\_HSE\_DIV19@{RCC\_RTCCLKSOURCE\_HSE\_DIV19}!RTC Clock Source@{RTC Clock Source}}
\doxysubsubsection{RCC\_RTCCLKSOURCE\_HSE\_DIV19}
{\footnotesize\ttfamily \#define RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV19~((uint32\+\_\+t)0x00130300U)}



Definition at line 288 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___r_t_c___clock___source_gac1ee63256acb5637e994abf629edaf3b}} 
\index{RTC Clock Source@{RTC Clock Source}!RCC\_RTCCLKSOURCE\_HSE\_DIV2@{RCC\_RTCCLKSOURCE\_HSE\_DIV2}}
\index{RCC\_RTCCLKSOURCE\_HSE\_DIV2@{RCC\_RTCCLKSOURCE\_HSE\_DIV2}!RTC Clock Source@{RTC Clock Source}}
\doxysubsubsection{RCC\_RTCCLKSOURCE\_HSE\_DIV2}
{\footnotesize\ttfamily \#define RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV2~((uint32\+\_\+t)0x00020300U)}



Definition at line 271 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___r_t_c___clock___source_gab72789d4d0c5de2a7e771d538567b92e}} 
\index{RTC Clock Source@{RTC Clock Source}!RCC\_RTCCLKSOURCE\_HSE\_DIV20@{RCC\_RTCCLKSOURCE\_HSE\_DIV20}}
\index{RCC\_RTCCLKSOURCE\_HSE\_DIV20@{RCC\_RTCCLKSOURCE\_HSE\_DIV20}!RTC Clock Source@{RTC Clock Source}}
\doxysubsubsection{RCC\_RTCCLKSOURCE\_HSE\_DIV20}
{\footnotesize\ttfamily \#define RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV20~((uint32\+\_\+t)0x00140300U)}



Definition at line 289 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___r_t_c___clock___source_ga70a0ee7e610273af753eca611e959dfc}} 
\index{RTC Clock Source@{RTC Clock Source}!RCC\_RTCCLKSOURCE\_HSE\_DIV21@{RCC\_RTCCLKSOURCE\_HSE\_DIV21}}
\index{RCC\_RTCCLKSOURCE\_HSE\_DIV21@{RCC\_RTCCLKSOURCE\_HSE\_DIV21}!RTC Clock Source@{RTC Clock Source}}
\doxysubsubsection{RCC\_RTCCLKSOURCE\_HSE\_DIV21}
{\footnotesize\ttfamily \#define RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV21~((uint32\+\_\+t)0x00150300U)}



Definition at line 290 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___r_t_c___clock___source_ga02eac6a5a2eec79514d1637c747d69aa}} 
\index{RTC Clock Source@{RTC Clock Source}!RCC\_RTCCLKSOURCE\_HSE\_DIV22@{RCC\_RTCCLKSOURCE\_HSE\_DIV22}}
\index{RCC\_RTCCLKSOURCE\_HSE\_DIV22@{RCC\_RTCCLKSOURCE\_HSE\_DIV22}!RTC Clock Source@{RTC Clock Source}}
\doxysubsubsection{RCC\_RTCCLKSOURCE\_HSE\_DIV22}
{\footnotesize\ttfamily \#define RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV22~((uint32\+\_\+t)0x00160300U)}



Definition at line 291 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___r_t_c___clock___source_gac707188b45213d39ad11e2440f77e235}} 
\index{RTC Clock Source@{RTC Clock Source}!RCC\_RTCCLKSOURCE\_HSE\_DIV23@{RCC\_RTCCLKSOURCE\_HSE\_DIV23}}
\index{RCC\_RTCCLKSOURCE\_HSE\_DIV23@{RCC\_RTCCLKSOURCE\_HSE\_DIV23}!RTC Clock Source@{RTC Clock Source}}
\doxysubsubsection{RCC\_RTCCLKSOURCE\_HSE\_DIV23}
{\footnotesize\ttfamily \#define RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV23~((uint32\+\_\+t)0x00170300U)}



Definition at line 292 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___r_t_c___clock___source_gabc9c05156ca310200f3716af4209594a}} 
\index{RTC Clock Source@{RTC Clock Source}!RCC\_RTCCLKSOURCE\_HSE\_DIV24@{RCC\_RTCCLKSOURCE\_HSE\_DIV24}}
\index{RCC\_RTCCLKSOURCE\_HSE\_DIV24@{RCC\_RTCCLKSOURCE\_HSE\_DIV24}!RTC Clock Source@{RTC Clock Source}}
\doxysubsubsection{RCC\_RTCCLKSOURCE\_HSE\_DIV24}
{\footnotesize\ttfamily \#define RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV24~((uint32\+\_\+t)0x00180300U)}



Definition at line 293 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___r_t_c___clock___source_gaef79b940c2bcfee57380e23c4e893767}} 
\index{RTC Clock Source@{RTC Clock Source}!RCC\_RTCCLKSOURCE\_HSE\_DIV25@{RCC\_RTCCLKSOURCE\_HSE\_DIV25}}
\index{RCC\_RTCCLKSOURCE\_HSE\_DIV25@{RCC\_RTCCLKSOURCE\_HSE\_DIV25}!RTC Clock Source@{RTC Clock Source}}
\doxysubsubsection{RCC\_RTCCLKSOURCE\_HSE\_DIV25}
{\footnotesize\ttfamily \#define RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV25~((uint32\+\_\+t)0x00190300U)}



Definition at line 294 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___r_t_c___clock___source_gaa3d9b9568edda64d88361e76a3a50ed0}} 
\index{RTC Clock Source@{RTC Clock Source}!RCC\_RTCCLKSOURCE\_HSE\_DIV26@{RCC\_RTCCLKSOURCE\_HSE\_DIV26}}
\index{RCC\_RTCCLKSOURCE\_HSE\_DIV26@{RCC\_RTCCLKSOURCE\_HSE\_DIV26}!RTC Clock Source@{RTC Clock Source}}
\doxysubsubsection{RCC\_RTCCLKSOURCE\_HSE\_DIV26}
{\footnotesize\ttfamily \#define RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV26~((uint32\+\_\+t)0x001\+A0300U)}



Definition at line 295 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___r_t_c___clock___source_ga65afd29f069e2e9b607212876d7860e5}} 
\index{RTC Clock Source@{RTC Clock Source}!RCC\_RTCCLKSOURCE\_HSE\_DIV27@{RCC\_RTCCLKSOURCE\_HSE\_DIV27}}
\index{RCC\_RTCCLKSOURCE\_HSE\_DIV27@{RCC\_RTCCLKSOURCE\_HSE\_DIV27}!RTC Clock Source@{RTC Clock Source}}
\doxysubsubsection{RCC\_RTCCLKSOURCE\_HSE\_DIV27}
{\footnotesize\ttfamily \#define RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV27~((uint32\+\_\+t)0x001\+B0300U)}



Definition at line 296 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___r_t_c___clock___source_ga28e7a9291c903b820991c3a3e80c9ae1}} 
\index{RTC Clock Source@{RTC Clock Source}!RCC\_RTCCLKSOURCE\_HSE\_DIV28@{RCC\_RTCCLKSOURCE\_HSE\_DIV28}}
\index{RCC\_RTCCLKSOURCE\_HSE\_DIV28@{RCC\_RTCCLKSOURCE\_HSE\_DIV28}!RTC Clock Source@{RTC Clock Source}}
\doxysubsubsection{RCC\_RTCCLKSOURCE\_HSE\_DIV28}
{\footnotesize\ttfamily \#define RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV28~((uint32\+\_\+t)0x001\+C0300U)}



Definition at line 297 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___r_t_c___clock___source_gac22536498ea83e12ecd83f04d5e98858}} 
\index{RTC Clock Source@{RTC Clock Source}!RCC\_RTCCLKSOURCE\_HSE\_DIV29@{RCC\_RTCCLKSOURCE\_HSE\_DIV29}}
\index{RCC\_RTCCLKSOURCE\_HSE\_DIV29@{RCC\_RTCCLKSOURCE\_HSE\_DIV29}!RTC Clock Source@{RTC Clock Source}}
\doxysubsubsection{RCC\_RTCCLKSOURCE\_HSE\_DIV29}
{\footnotesize\ttfamily \#define RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV29~((uint32\+\_\+t)0x001\+D0300U)}



Definition at line 298 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___r_t_c___clock___source_ga242119dd2fc5e6ec6d7c2aa239dbcb9f}} 
\index{RTC Clock Source@{RTC Clock Source}!RCC\_RTCCLKSOURCE\_HSE\_DIV3@{RCC\_RTCCLKSOURCE\_HSE\_DIV3}}
\index{RCC\_RTCCLKSOURCE\_HSE\_DIV3@{RCC\_RTCCLKSOURCE\_HSE\_DIV3}!RTC Clock Source@{RTC Clock Source}}
\doxysubsubsection{RCC\_RTCCLKSOURCE\_HSE\_DIV3}
{\footnotesize\ttfamily \#define RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV3~((uint32\+\_\+t)0x00030300U)}



Definition at line 272 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___r_t_c___clock___source_ga5849760bab0f4057bd254cd022dc1a7a}} 
\index{RTC Clock Source@{RTC Clock Source}!RCC\_RTCCLKSOURCE\_HSE\_DIV30@{RCC\_RTCCLKSOURCE\_HSE\_DIV30}}
\index{RCC\_RTCCLKSOURCE\_HSE\_DIV30@{RCC\_RTCCLKSOURCE\_HSE\_DIV30}!RTC Clock Source@{RTC Clock Source}}
\doxysubsubsection{RCC\_RTCCLKSOURCE\_HSE\_DIV30}
{\footnotesize\ttfamily \#define RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV30~((uint32\+\_\+t)0x001\+E0300U)}



Definition at line 299 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___r_t_c___clock___source_ga074ac97804136221e39f50eb4cf13e3a}} 
\index{RTC Clock Source@{RTC Clock Source}!RCC\_RTCCLKSOURCE\_HSE\_DIV31@{RCC\_RTCCLKSOURCE\_HSE\_DIV31}}
\index{RCC\_RTCCLKSOURCE\_HSE\_DIV31@{RCC\_RTCCLKSOURCE\_HSE\_DIV31}!RTC Clock Source@{RTC Clock Source}}
\doxysubsubsection{RCC\_RTCCLKSOURCE\_HSE\_DIV31}
{\footnotesize\ttfamily \#define RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV31~((uint32\+\_\+t)0x001\+F0300U)}



Definition at line 300 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___r_t_c___clock___source_ga0f45ba0fe6a8f125137d3cee8b49f7cc}} 
\index{RTC Clock Source@{RTC Clock Source}!RCC\_RTCCLKSOURCE\_HSE\_DIV4@{RCC\_RTCCLKSOURCE\_HSE\_DIV4}}
\index{RCC\_RTCCLKSOURCE\_HSE\_DIV4@{RCC\_RTCCLKSOURCE\_HSE\_DIV4}!RTC Clock Source@{RTC Clock Source}}
\doxysubsubsection{RCC\_RTCCLKSOURCE\_HSE\_DIV4}
{\footnotesize\ttfamily \#define RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV4~((uint32\+\_\+t)0x00040300U)}



Definition at line 273 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___r_t_c___clock___source_ga229473454f04d994e1ed1751d6b19e48}} 
\index{RTC Clock Source@{RTC Clock Source}!RCC\_RTCCLKSOURCE\_HSE\_DIV5@{RCC\_RTCCLKSOURCE\_HSE\_DIV5}}
\index{RCC\_RTCCLKSOURCE\_HSE\_DIV5@{RCC\_RTCCLKSOURCE\_HSE\_DIV5}!RTC Clock Source@{RTC Clock Source}}
\doxysubsubsection{RCC\_RTCCLKSOURCE\_HSE\_DIV5}
{\footnotesize\ttfamily \#define RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV5~((uint32\+\_\+t)0x00050300U)}



Definition at line 274 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___r_t_c___clock___source_gae541538e57fdf779b8f16202416c799a}} 
\index{RTC Clock Source@{RTC Clock Source}!RCC\_RTCCLKSOURCE\_HSE\_DIV6@{RCC\_RTCCLKSOURCE\_HSE\_DIV6}}
\index{RCC\_RTCCLKSOURCE\_HSE\_DIV6@{RCC\_RTCCLKSOURCE\_HSE\_DIV6}!RTC Clock Source@{RTC Clock Source}}
\doxysubsubsection{RCC\_RTCCLKSOURCE\_HSE\_DIV6}
{\footnotesize\ttfamily \#define RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV6~((uint32\+\_\+t)0x00060300U)}



Definition at line 275 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___r_t_c___clock___source_ga352febcf0ae6b14407f0e6aae66ffe11}} 
\index{RTC Clock Source@{RTC Clock Source}!RCC\_RTCCLKSOURCE\_HSE\_DIV7@{RCC\_RTCCLKSOURCE\_HSE\_DIV7}}
\index{RCC\_RTCCLKSOURCE\_HSE\_DIV7@{RCC\_RTCCLKSOURCE\_HSE\_DIV7}!RTC Clock Source@{RTC Clock Source}}
\doxysubsubsection{RCC\_RTCCLKSOURCE\_HSE\_DIV7}
{\footnotesize\ttfamily \#define RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV7~((uint32\+\_\+t)0x00070300U)}



Definition at line 276 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___r_t_c___clock___source_gaf4f0209bbf068b427617f380e8e42490}} 
\index{RTC Clock Source@{RTC Clock Source}!RCC\_RTCCLKSOURCE\_HSE\_DIV8@{RCC\_RTCCLKSOURCE\_HSE\_DIV8}}
\index{RCC\_RTCCLKSOURCE\_HSE\_DIV8@{RCC\_RTCCLKSOURCE\_HSE\_DIV8}!RTC Clock Source@{RTC Clock Source}}
\doxysubsubsection{RCC\_RTCCLKSOURCE\_HSE\_DIV8}
{\footnotesize\ttfamily \#define RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV8~((uint32\+\_\+t)0x00080300U)}



Definition at line 277 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___r_t_c___clock___source_gafabded7bf1f0108152a9c2301fdbe251}} 
\index{RTC Clock Source@{RTC Clock Source}!RCC\_RTCCLKSOURCE\_HSE\_DIV9@{RCC\_RTCCLKSOURCE\_HSE\_DIV9}}
\index{RCC\_RTCCLKSOURCE\_HSE\_DIV9@{RCC\_RTCCLKSOURCE\_HSE\_DIV9}!RTC Clock Source@{RTC Clock Source}}
\doxysubsubsection{RCC\_RTCCLKSOURCE\_HSE\_DIV9}
{\footnotesize\ttfamily \#define RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV9~((uint32\+\_\+t)0x00090300U)}



Definition at line 278 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___r_t_c___clock___source_ga5dca8d63f250a20bd6bc005670d0c150}} 
\index{RTC Clock Source@{RTC Clock Source}!RCC\_RTCCLKSOURCE\_LSE@{RCC\_RTCCLKSOURCE\_LSE}}
\index{RCC\_RTCCLKSOURCE\_LSE@{RCC\_RTCCLKSOURCE\_LSE}!RTC Clock Source@{RTC Clock Source}}
\doxysubsubsection{RCC\_RTCCLKSOURCE\_LSE}
{\footnotesize\ttfamily \#define RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+LSE~((uint32\+\_\+t)0x00000100U)}



Definition at line 269 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___r_t_c___clock___source_gab47a1afb8b5eef9f20f4772961d0a5f4}} 
\index{RTC Clock Source@{RTC Clock Source}!RCC\_RTCCLKSOURCE\_LSI@{RCC\_RTCCLKSOURCE\_LSI}}
\index{RCC\_RTCCLKSOURCE\_LSI@{RCC\_RTCCLKSOURCE\_LSI}!RTC Clock Source@{RTC Clock Source}}
\doxysubsubsection{RCC\_RTCCLKSOURCE\_LSI}
{\footnotesize\ttfamily \#define RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+LSI~((uint32\+\_\+t)0x00000200U)}



Definition at line 270 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

