INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/verilog/hundred_mhz_clock_divider/hundred_mhz_clock_divider.srcs/sources_1/new/hundred_mhz_clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hundred_mhz_clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/verilog/hundred_mhz_clock_divider/hundred_mhz_clock_divider.srcs/sim_1/new/hundred_mhz_clock_divider_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hundred_mhz_clock_divider_tb
