{"vcs1":{"timestamp_begin":1712920430.021988904, "rt":1.24, "ut":0.26, "st":0.18}}
{"vcselab":{"timestamp_begin":1712920431.318722062, "rt":1.10, "ut":0.31, "st":0.13}}
{"link":{"timestamp_begin":1712920432.478973134, "rt":0.40, "ut":0.15, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1712920429.526812593}
{"VCS_COMP_START_TIME": 1712920429.526812593}
{"VCS_COMP_END_TIME": 1712920434.206985074}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329336}}
{"stitch_vcselab": {"peak_mem": 215256}}
