{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556870615095 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556870615095 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 03 12:33:34 2019 " "Processing started: Fri May 03 12:33:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556870615095 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556870615095 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Register_File -c Register_File " "Command: quartus_map --read_settings_files=on --write_settings_files=off Register_File -c Register_File" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556870615095 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556870615471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register8 " "Found entity 1: Register8" {  } { { "Register8.bdf" "" { Schematic "C:/altera_lite/15.1/Register_File/Register8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556870626736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556870626736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register32 " "Found entity 1: Register32" {  } { { "Register32.bdf" "" { Schematic "C:/altera_lite/15.1/Register_File/Register32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556870626736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556870626736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_file.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.bdf" "" { Schematic "C:/altera_lite/15.1/Register_File/Register_File.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556870626736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556870626736 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Register_File " "Elaborating entity \"Register_File\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556870626783 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "Read_Data2\[31..0\] " "Pin \"Read_Data2\[31..0\]\" is missing source" {  } { { "Register_File.bdf" "" { Schematic "C:/altera_lite/15.1/Register_File/Register_File.bdf" { { 864 64 300 880 "Read_Data2\[31..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1556870626845 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Read_Reg_Num_2 " "Pin \"Read_Reg_Num_2\" not connected" {  } { { "Register_File.bdf" "" { Schematic "C:/altera_lite/15.1/Register_File/Register_File.bdf" { { -168 72 336 -152 "Read_Reg_Num_2\[4..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1556870626845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX LPM_MUX:inst81 " "Elaborating entity \"LPM_MUX\" for hierarchy \"LPM_MUX:inst81\"" {  } { { "Register_File.bdf" "inst81" { Schematic "C:/altera_lite/15.1/Register_File/Register_File.bdf" { { 3008 624 736 3104 "inst81" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556870626878 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_MUX:inst81 " "Elaborated megafunction instantiation \"LPM_MUX:inst81\"" {  } { { "Register_File.bdf" "" { Schematic "C:/altera_lite/15.1/Register_File/Register_File.bdf" { { 3008 624 736 3104 "inst81" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556870626878 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_MUX:inst81 " "Instantiated megafunction \"LPM_MUX:inst81\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556870626878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556870626878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556870626878 ""}  } { { "Register_File.bdf" "" { Schematic "C:/altera_lite/15.1/Register_File/Register_File.bdf" { { 3008 624 736 3104 "inst81" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556870626878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4nc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4nc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4nc " "Found entity 1: mux_4nc" {  } { { "db/mux_4nc.tdf" "" { Text "C:/altera_lite/15.1/Register_File/db/mux_4nc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556870626955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556870626955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4nc LPM_MUX:inst81\|mux_4nc:auto_generated " "Elaborating entity \"mux_4nc\" for hierarchy \"LPM_MUX:inst81\|mux_4nc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556870626955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register32 Register32:inst " "Elaborating entity \"Register32\" for hierarchy \"Register32:inst\"" {  } { { "Register_File.bdf" "inst" { Schematic "C:/altera_lite/15.1/Register_File/Register_File.bdf" { { -280 808 1016 -152 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556870626955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register8 Register32:inst\|Register8:inst " "Elaborating entity \"Register8\" for hierarchy \"Register32:inst\|Register8:inst\"" {  } { { "Register32.bdf" "inst" { Schematic "C:/altera_lite/15.1/Register_File/Register32.bdf" { { 200 856 1040 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556870626955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DECODE LPM_DECODE:inst80 " "Elaborating entity \"LPM_DECODE\" for hierarchy \"LPM_DECODE:inst80\"" {  } { { "Register_File.bdf" "inst80" { Schematic "C:/altera_lite/15.1/Register_File/Register_File.bdf" { { 432 104 224 544 "inst80" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556870626970 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_DECODE:inst80 " "Elaborated megafunction instantiation \"LPM_DECODE:inst80\"" {  } { { "Register_File.bdf" "" { Schematic "C:/altera_lite/15.1/Register_File/Register_File.bdf" { { 432 104 224 544 "inst80" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556870626986 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_DECODE:inst80 " "Instantiated megafunction \"LPM_DECODE:inst80\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 32 " "Parameter \"LPM_DECODES\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556870626986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556870626986 ""}  } { { "Register_File.bdf" "" { Schematic "C:/altera_lite/15.1/Register_File/Register_File.bdf" { { 432 104 224 544 "inst80" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556870626986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f5f " "Found entity 1: decode_f5f" {  } { { "db/decode_f5f.tdf" "" { Text "C:/altera_lite/15.1/Register_File/db/decode_f5f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556870627018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556870627018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_f5f LPM_DECODE:inst80\|decode_f5f:auto_generated " "Elaborating entity \"decode_f5f\" for hierarchy \"LPM_DECODE:inst80\|decode_f5f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556870627018 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data2\[31\] GND " "Pin \"Read_Data2\[31\]\" is stuck at GND" {  } { { "Register_File.bdf" "" { Schematic "C:/altera_lite/15.1/Register_File/Register_File.bdf" { { 864 64 300 880 "Read_Data2\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556870628487 "|Register_File|Read_Data2[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data2\[30\] GND " "Pin \"Read_Data2\[30\]\" is stuck at GND" {  } { { "Register_File.bdf" "" { Schematic "C:/altera_lite/15.1/Register_File/Register_File.bdf" { { 864 64 300 880 "Read_Data2\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556870628487 "|Register_File|Read_Data2[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data2\[29\] GND " "Pin \"Read_Data2\[29\]\" is stuck at GND" {  } { { "Register_File.bdf" "" { Schematic "C:/altera_lite/15.1/Register_File/Register_File.bdf" { { 864 64 300 880 "Read_Data2\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556870628487 "|Register_File|Read_Data2[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data2\[28\] GND " "Pin \"Read_Data2\[28\]\" is stuck at GND" {  } { { "Register_File.bdf" "" { Schematic "C:/altera_lite/15.1/Register_File/Register_File.bdf" { { 864 64 300 880 "Read_Data2\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556870628487 "|Register_File|Read_Data2[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data2\[27\] GND " "Pin \"Read_Data2\[27\]\" is stuck at GND" {  } { { "Register_File.bdf" "" { Schematic "C:/altera_lite/15.1/Register_File/Register_File.bdf" { { 864 64 300 880 "Read_Data2\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556870628487 "|Register_File|Read_Data2[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data2\[26\] GND " "Pin \"Read_Data2\[26\]\" is stuck at GND" {  } { { "Register_File.bdf" "" { Schematic "C:/altera_lite/15.1/Register_File/Register_File.bdf" { { 864 64 300 880 "Read_Data2\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556870628487 "|Register_File|Read_Data2[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data2\[25\] GND " "Pin \"Read_Data2\[25\]\" is stuck at GND" {  } { { "Register_File.bdf" "" { Schematic "C:/altera_lite/15.1/Register_File/Register_File.bdf" { { 864 64 300 880 "Read_Data2\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556870628487 "|Register_File|Read_Data2[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data2\[24\] GND " "Pin \"Read_Data2\[24\]\" is stuck at GND" {  } { { "Register_File.bdf" "" { Schematic "C:/altera_lite/15.1/Register_File/Register_File.bdf" { { 864 64 300 880 "Read_Data2\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556870628487 "|Register_File|Read_Data2[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data2\[23\] GND " "Pin \"Read_Data2\[23\]\" is stuck at GND" {  } { { "Register_File.bdf" "" { Schematic "C:/altera_lite/15.1/Register_File/Register_File.bdf" { { 864 64 300 880 "Read_Data2\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556870628487 "|Register_File|Read_Data2[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data2\[22\] GND " "Pin \"Read_Data2\[22\]\" is stuck at GND" {  } { { "Register_File.bdf" "" { Schematic "C:/altera_lite/15.1/Register_File/Register_File.bdf" { { 864 64 300 880 "Read_Data2\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556870628487 "|Register_File|Read_Data2[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data2\[21\] GND " "Pin \"Read_Data2\[21\]\" is stuck at GND" {  } { { "Register_File.bdf" "" { Schematic "C:/altera_lite/15.1/Register_File/Register_File.bdf" { { 864 64 300 880 "Read_Data2\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556870628487 "|Register_File|Read_Data2[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data2\[20\] GND " "Pin \"Read_Data2\[20\]\" is stuck at GND" {  } { { "Register_File.bdf" "" { Schematic "C:/altera_lite/15.1/Register_File/Register_File.bdf" { { 864 64 300 880 "Read_Data2\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556870628487 "|Register_File|Read_Data2[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data2\[19\] GND " "Pin \"Read_Data2\[19\]\" is stuck at GND" {  } { { "Register_File.bdf" "" { Schematic "C:/altera_lite/15.1/Register_File/Register_File.bdf" { { 864 64 300 880 "Read_Data2\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556870628487 "|Register_File|Read_Data2[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data2\[18\] GND " "Pin \"Read_Data2\[18\]\" is stuck at GND" {  } { { "Register_File.bdf" "" { Schematic "C:/altera_lite/15.1/Register_File/Register_File.bdf" { { 864 64 300 880 "Read_Data2\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556870628487 "|Register_File|Read_Data2[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data2\[17\] GND " "Pin \"Read_Data2\[17\]\" is stuck at GND" {  } { { "Register_File.bdf" "" { Schematic "C:/altera_lite/15.1/Register_File/Register_File.bdf" { { 864 64 300 880 "Read_Data2\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556870628487 "|Register_File|Read_Data2[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data2\[16\] GND " "Pin \"Read_Data2\[16\]\" is stuck at GND" {  } { { "Register_File.bdf" "" { Schematic "C:/altera_lite/15.1/Register_File/Register_File.bdf" { { 864 64 300 880 "Read_Data2\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556870628487 "|Register_File|Read_Data2[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data2\[15\] GND " "Pin \"Read_Data2\[15\]\" is stuck at GND" {  } { { "Register_File.bdf" "" { Schematic "C:/altera_lite/15.1/Register_File/Register_File.bdf" { { 864 64 300 880 "Read_Data2\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556870628487 "|Register_File|Read_Data2[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data2\[14\] GND " "Pin \"Read_Data2\[14\]\" is stuck at GND" {  } { { "Register_File.bdf" "" { Schematic "C:/altera_lite/15.1/Register_File/Register_File.bdf" { { 864 64 300 880 "Read_Data2\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556870628487 "|Register_File|Read_Data2[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data2\[13\] GND " "Pin \"Read_Data2\[13\]\" is stuck at GND" {  } { { "Register_File.bdf" "" { Schematic "C:/altera_lite/15.1/Register_File/Register_File.bdf" { { 864 64 300 880 "Read_Data2\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556870628487 "|Register_File|Read_Data2[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data2\[12\] GND " "Pin \"Read_Data2\[12\]\" is stuck at GND" {  } { { "Register_File.bdf" "" { Schematic "C:/altera_lite/15.1/Register_File/Register_File.bdf" { { 864 64 300 880 "Read_Data2\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556870628487 "|Register_File|Read_Data2[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data2\[11\] GND " "Pin \"Read_Data2\[11\]\" is stuck at GND" {  } { { "Register_File.bdf" "" { Schematic "C:/altera_lite/15.1/Register_File/Register_File.bdf" { { 864 64 300 880 "Read_Data2\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556870628487 "|Register_File|Read_Data2[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data2\[10\] GND " "Pin \"Read_Data2\[10\]\" is stuck at GND" {  } { { "Register_File.bdf" "" { Schematic "C:/altera_lite/15.1/Register_File/Register_File.bdf" { { 864 64 300 880 "Read_Data2\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556870628487 "|Register_File|Read_Data2[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data2\[9\] GND " "Pin \"Read_Data2\[9\]\" is stuck at GND" {  } { { "Register_File.bdf" "" { Schematic "C:/altera_lite/15.1/Register_File/Register_File.bdf" { { 864 64 300 880 "Read_Data2\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556870628487 "|Register_File|Read_Data2[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data2\[8\] GND " "Pin \"Read_Data2\[8\]\" is stuck at GND" {  } { { "Register_File.bdf" "" { Schematic "C:/altera_lite/15.1/Register_File/Register_File.bdf" { { 864 64 300 880 "Read_Data2\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556870628487 "|Register_File|Read_Data2[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data2\[7\] GND " "Pin \"Read_Data2\[7\]\" is stuck at GND" {  } { { "Register_File.bdf" "" { Schematic "C:/altera_lite/15.1/Register_File/Register_File.bdf" { { 864 64 300 880 "Read_Data2\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556870628487 "|Register_File|Read_Data2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data2\[6\] GND " "Pin \"Read_Data2\[6\]\" is stuck at GND" {  } { { "Register_File.bdf" "" { Schematic "C:/altera_lite/15.1/Register_File/Register_File.bdf" { { 864 64 300 880 "Read_Data2\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556870628487 "|Register_File|Read_Data2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data2\[5\] GND " "Pin \"Read_Data2\[5\]\" is stuck at GND" {  } { { "Register_File.bdf" "" { Schematic "C:/altera_lite/15.1/Register_File/Register_File.bdf" { { 864 64 300 880 "Read_Data2\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556870628487 "|Register_File|Read_Data2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data2\[4\] GND " "Pin \"Read_Data2\[4\]\" is stuck at GND" {  } { { "Register_File.bdf" "" { Schematic "C:/altera_lite/15.1/Register_File/Register_File.bdf" { { 864 64 300 880 "Read_Data2\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556870628487 "|Register_File|Read_Data2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data2\[3\] GND " "Pin \"Read_Data2\[3\]\" is stuck at GND" {  } { { "Register_File.bdf" "" { Schematic "C:/altera_lite/15.1/Register_File/Register_File.bdf" { { 864 64 300 880 "Read_Data2\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556870628487 "|Register_File|Read_Data2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data2\[2\] GND " "Pin \"Read_Data2\[2\]\" is stuck at GND" {  } { { "Register_File.bdf" "" { Schematic "C:/altera_lite/15.1/Register_File/Register_File.bdf" { { 864 64 300 880 "Read_Data2\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556870628487 "|Register_File|Read_Data2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data2\[1\] GND " "Pin \"Read_Data2\[1\]\" is stuck at GND" {  } { { "Register_File.bdf" "" { Schematic "C:/altera_lite/15.1/Register_File/Register_File.bdf" { { 864 64 300 880 "Read_Data2\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556870628487 "|Register_File|Read_Data2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data2\[0\] GND " "Pin \"Read_Data2\[0\]\" is stuck at GND" {  } { { "Register_File.bdf" "" { Schematic "C:/altera_lite/15.1/Register_File/Register_File.bdf" { { 864 64 300 880 "Read_Data2\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556870628487 "|Register_File|Read_Data2[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1556870628487 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1556870628643 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556870629424 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556870629424 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Read_Reg_Num_2\[4\] " "No output dependent on input pin \"Read_Reg_Num_2\[4\]\"" {  } { { "Register_File.bdf" "" { Schematic "C:/altera_lite/15.1/Register_File/Register_File.bdf" { { -168 72 336 -152 "Read_Reg_Num_2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556870629658 "|Register_File|Read_Reg_Num_2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Read_Reg_Num_2\[3\] " "No output dependent on input pin \"Read_Reg_Num_2\[3\]\"" {  } { { "Register_File.bdf" "" { Schematic "C:/altera_lite/15.1/Register_File/Register_File.bdf" { { -168 72 336 -152 "Read_Reg_Num_2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556870629658 "|Register_File|Read_Reg_Num_2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Read_Reg_Num_2\[2\] " "No output dependent on input pin \"Read_Reg_Num_2\[2\]\"" {  } { { "Register_File.bdf" "" { Schematic "C:/altera_lite/15.1/Register_File/Register_File.bdf" { { -168 72 336 -152 "Read_Reg_Num_2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556870629658 "|Register_File|Read_Reg_Num_2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Read_Reg_Num_2\[1\] " "No output dependent on input pin \"Read_Reg_Num_2\[1\]\"" {  } { { "Register_File.bdf" "" { Schematic "C:/altera_lite/15.1/Register_File/Register_File.bdf" { { -168 72 336 -152 "Read_Reg_Num_2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556870629658 "|Register_File|Read_Reg_Num_2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Read_Reg_Num_2\[0\] " "No output dependent on input pin \"Read_Reg_Num_2\[0\]\"" {  } { { "Register_File.bdf" "" { Schematic "C:/altera_lite/15.1/Register_File/Register_File.bdf" { { -168 72 336 -152 "Read_Reg_Num_2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556870629658 "|Register_File|Read_Reg_Num_2[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1556870629658 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1563 " "Implemented 1563 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "50 " "Implemented 50 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556870629658 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556870629658 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1449 " "Implemented 1449 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556870629658 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556870629658 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "876 " "Peak virtual memory: 876 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556870629721 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 03 12:33:49 2019 " "Processing ended: Fri May 03 12:33:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556870629721 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556870629721 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556870629721 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556870629721 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1556870636174 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556870636189 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 03 12:33:55 2019 " "Processing started: Fri May 03 12:33:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556870636189 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1556870636189 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Register_File -c Register_File " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Register_File -c Register_File" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1556870636189 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1556870636330 ""}
{ "Info" "0" "" "Project  = Register_File" {  } {  } 0 0 "Project  = Register_File" 0 0 "Fitter" 0 0 1556870636330 ""}
{ "Info" "0" "" "Revision = Register_File" {  } {  } 0 0 "Revision = Register_File" 0 0 "Fitter" 0 0 1556870636330 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1556870636502 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Register_File 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"Register_File\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1556870636533 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1556870636596 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1556870636596 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1556870637174 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1556870637252 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1556870637439 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "114 114 " "No exact pin location assignment(s) for 114 pins of 114 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1556870637752 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1556870647362 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556870647877 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1556870647939 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1556870647939 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1556870647955 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1556870647955 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1556870647955 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1556870647955 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1556870647971 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1556870647971 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1556870647971 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556870648049 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Register_File.sdc " "Synopsys Design Constraints File file not found: 'Register_File.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1556870658814 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1556870658814 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1556870658845 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1556870658845 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1556870658845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1556870658908 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1556870659065 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:13 " "Fitter placement preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556870671611 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1556870686736 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1556870687799 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:16 " "Fitter placement operations ending: elapsed time is 00:00:16" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556870687799 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1556870690189 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X67_Y0 X77_Y10 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10" {  } { { "loc" "" { Generic "C:/altera_lite/15.1/Register_File/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10"} { { 12 { 0 ""} 67 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1556870702205 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1556870702205 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1556870703549 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1556870703549 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1556870703549 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556870703549 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.30 " "Total time spent on timing analysis during the Fitter is 0.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1556870708439 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1556870708736 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1556870710580 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1556870710736 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1556870713862 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:13 " "Fitter post-fit operations ending: elapsed time is 00:00:13" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556870721127 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera_lite/15.1/Register_File/output_files/Register_File.fit.smsg " "Generated suppressed messages file C:/altera_lite/15.1/Register_File/output_files/Register_File.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1556870721924 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2335 " "Peak virtual memory: 2335 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556870723627 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 03 12:35:23 2019 " "Processing ended: Fri May 03 12:35:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556870723627 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:28 " "Elapsed time: 00:01:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556870723627 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:00 " "Total CPU time (on all processors): 00:02:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556870723627 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1556870723627 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1556870733408 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556870733424 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 03 12:35:33 2019 " "Processing started: Fri May 03 12:35:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556870733424 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1556870733424 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Register_File -c Register_File " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Register_File -c Register_File" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1556870733424 ""}
