Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: TOP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TOP.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TOP"
Output Format                      : NGC
Target Device                      : xc6slx9-2-csg225

---- Source Options
Top Module Name                    : TOP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\saulc\Documents\DispLogicosISE\P5\GeneradorDeSenal\TOP.v" into library work
Parsing module <TOP>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <TOP>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TOP>.
    Related source file is "C:\Users\saulc\Documents\DispLogicosISE\P5\GeneradorDeSenal\TOP.v".
        byteInicio = 8'b11000000
        ACK = 1'bz
    Found 12-bit register for signal <contadorDATA>.
    Found 12-bit register for signal <contadorDATA2>.
    Found 1-bit register for signal <flip>.
    Found 12-bit register for signal <DATA>.
    Found 5-bit register for signal <cont_1MHz>.
    Found 4-bit register for signal <cont_pulsos>.
    Found 1-bit register for signal <SCL>.
    Found 1-bit register for signal <cambioLOW>.
    Found 1-bit register for signal <cambioHIGH>.
    Found 5-bit register for signal <estado>.
    Found 2-bit register for signal <prevext>.
    Found 12-bit adder for signal <contadorDATA[11]_GND_1_o_add_2_OUT> created at line 21.
    Found 4-bit adder for signal <cont_pulsos[3]_GND_1_o_add_16_OUT> created at line 44.
    Found 5-bit adder for signal <cont_1MHz[4]_GND_1_o_add_22_OUT> created at line 59.
    Found 5-bit adder for signal <estado[4]_GND_1_o_add_29_OUT> created at line 69.
    Found 32x1-bit Read Only RAM for signal <estado[4]_PWR_3_o_Mux_34_o>
WARNING:Xst:737 - Found 1-bit latch for signal <estado[4]_estado[4]_DLATCH_1_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <estado[4]_estado[4]_DLATCH_2_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <SDA> created at line 77
    Summary:
	inferred   1 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred  56 D-type flip-flop(s).
	inferred   2 Latch(s).
	inferred  28 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <TOP> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x1-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 4
 12-bit adder                                          : 1
 4-bit adder                                           : 1
 5-bit adder                                           : 2
# Registers                                            : 11
 1-bit register                                        : 4
 12-bit register                                       : 3
 2-bit register                                        : 1
 4-bit register                                        : 1
 5-bit register                                        : 2
# Latches                                              : 2
 1-bit latch                                           : 2
# Multiplexers                                         : 28
 1-bit 2-to-1 multiplexer                              : 26
 12-bit 2-to-1 multiplexer                             : 2
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <TOP>.
The following registers are absorbed into counter <cont_1MHz>: 1 register on signal <cont_1MHz>.
The following registers are absorbed into counter <contadorDATA>: 1 register on signal <contadorDATA>.
The following registers are absorbed into counter <cont_pulsos>: 1 register on signal <cont_pulsos>.
The following registers are absorbed into counter <estado>: 1 register on signal <estado>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_estado[4]_PWR_3_o_Mux_34_o> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <estado>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <TOP> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x1-bit single-port distributed Read Only RAM        : 1
# Counters                                             : 4
 12-bit up counter                                     : 1
 4-bit up counter                                      : 1
 5-bit up counter                                      : 2
# Registers                                            : 30
 Flip-Flops                                            : 30
# Multiplexers                                         : 28
 1-bit 2-to-1 multiplexer                              : 26
 12-bit 2-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <TOP> ...
WARNING:Xst:1293 - FF/Latch <cont_1MHz_4> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <contadorDATA2_0> in Unit <TOP> is equivalent to the following FF/Latch, which will be removed : <contadorDATA_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TOP, actual ratio is 1.
FlipFlop prevext_0 has been replicated 1 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop prevext_0 connected to a primary input has been replicated
FlipFlop prevext_1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 56
 Flip-Flops                                            : 56

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TOP.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 103
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 11
#      LUT2                        : 3
#      LUT3                        : 23
#      LUT4                        : 5
#      LUT5                        : 9
#      LUT6                        : 24
#      MUXCY                       : 11
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 11
# FlipFlops/Latches                : 58
#      FD                          : 21
#      FDE                         : 35
#      LD                          : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 4
#      IBUF                        : 2
#      OBUF                        : 1
#      OBUFT                       : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9csg225-2 


Slice Logic Utilization: 
 Number of Slice Registers:              57  out of  11440     0%  
 Number of Slice LUTs:                   77  out of   5720     1%  
    Number used as Logic:                77  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     79
   Number with an unused Flip Flop:      22  out of     79    27%  
   Number with an unused LUT:             2  out of     79     2%  
   Number of fully used LUT-FF pairs:    55  out of     79    69%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                           5
 Number of bonded IOBs:                   5  out of    160     3%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------+----------------------------------------+-------+
Clock Signal                                                  | Clock buffer(FF name)                  | Load  |
--------------------------------------------------------------+----------------------------------------+-------+
clk                                                           | BUFGP                                  | 51    |
estado[4]_GND_2_o_Mux_33_o(Mmux_estado[4]_GND_2_o_Mux_33_o1:O)| NONE(*)(estado[4]_estado[4]_DLATCH_2_q)| 2     |
frec_200kHz                                                   | NONE(estado_0)                         | 5     |
--------------------------------------------------------------+----------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.260ns (Maximum Frequency: 306.725MHz)
   Minimum input arrival time before clock: 3.150ns
   Maximum output required time after clock: 5.110ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.260ns (frequency: 306.725MHz)
  Total number of paths / destination ports: 318 / 84
-------------------------------------------------------------------------
Delay:               3.260ns (Levels of Logic = 13)
  Source:            contadorDATA_1 (FF)
  Destination:       contadorDATA_11 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: contadorDATA_1 to contadorDATA_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.525   0.841  contadorDATA_1 (contadorDATA_1)
     LUT1:I0->O            1   0.254   0.000  Mcount_contadorDATA_cy<1>_rt (Mcount_contadorDATA_cy<1>_rt)
     MUXCY:S->O            1   0.215   0.000  Mcount_contadorDATA_cy<1> (Mcount_contadorDATA_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_contadorDATA_cy<2> (Mcount_contadorDATA_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_contadorDATA_cy<3> (Mcount_contadorDATA_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_contadorDATA_cy<4> (Mcount_contadorDATA_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_contadorDATA_cy<5> (Mcount_contadorDATA_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_contadorDATA_cy<6> (Mcount_contadorDATA_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_contadorDATA_cy<7> (Mcount_contadorDATA_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_contadorDATA_cy<8> (Mcount_contadorDATA_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_contadorDATA_cy<9> (Mcount_contadorDATA_cy<9>)
     MUXCY:CI->O           0   0.023   0.000  Mcount_contadorDATA_cy<10> (Mcount_contadorDATA_cy<10>)
     XORCY:CI->O           1   0.206   0.682  Mcount_contadorDATA_xor<11> (Result<11>)
     LUT3:I2->O            1   0.254   0.000  contadorDATA_11_dpot (contadorDATA_11_dpot)
     FDE:D                     0.074          contadorDATA_11
    ----------------------------------------
    Total                      3.260ns (1.737ns logic, 1.523ns route)
                                       (53.3% logic, 46.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'frec_200kHz'
  Clock period: 2.352ns (frequency: 425.170MHz)
  Total number of paths / destination ports: 22 / 5
-------------------------------------------------------------------------
Delay:               2.352ns (Levels of Logic = 1)
  Source:            estado_0 (FF)
  Destination:       estado_0 (FF)
  Source Clock:      frec_200kHz rising
  Destination Clock: frec_200kHz rising

  Data Path: estado_0 to estado_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              12   0.525   1.499  estado_0 (estado_0)
     LUT5:I0->O            1   0.254   0.000  estado_0_rstpot (estado_0_rstpot)
     FD:D                      0.074          estado_0
    ----------------------------------------
    Total                      2.352ns (0.853ns logic, 1.499ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Offset:              3.150ns (Levels of Logic = 2)
  Source:            sens_opt (PAD)
  Destination:       DATA_1 (FF)
  Destination Clock: clk rising

  Data Path: sens_opt to DATA_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.328   1.494  sens_opt_IBUF (sens_opt_IBUF)
     LUT6:I0->O            1   0.254   0.000  DATA_1_dpot (DATA_1_dpot)
     FDE:D                     0.074          DATA_1
    ----------------------------------------
    Total                      3.150ns (1.656ns logic, 1.494ns route)
                                       (52.6% logic, 47.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.346ns (Levels of Logic = 1)
  Source:            frec_200kHz (FF)
  Destination:       SCL (PAD)
  Source Clock:      clk rising

  Data Path: frec_200kHz to SCL
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.525   0.909  frec_200kHz (frec_200kHz)
     OBUF:I->O                 2.912          SCL_OBUF (SCL)
    ----------------------------------------
    Total                      4.346ns (3.437ns logic, 0.909ns route)
                                       (79.1% logic, 20.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'estado[4]_GND_2_o_Mux_33_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.110ns (Levels of Logic = 2)
  Source:            estado[4]_estado[4]_DLATCH_2_q (LATCH)
  Destination:       SDA (PAD)
  Source Clock:      estado[4]_GND_2_o_Mux_33_o falling

  Data Path: estado[4]_estado[4]_DLATCH_2_q to SDA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.581   0.681  estado[4]_estado[4]_DLATCH_2_q (estado[4]_estado[4]_DLATCH_2_q)
     INV:I->O              1   0.255   0.681  estado[4]_estado[4]_DLATCH_2_q_inv1_INV_0 (estado[4]_estado[4]_DLATCH_2_q_inv)
     OBUFT:T->O                2.912          SDA_OBUFT (SDA)
    ----------------------------------------
    Total                      5.110ns (3.748ns logic, 1.362ns route)
                                       (73.3% logic, 26.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.260|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock estado[4]_GND_2_o_Mux_33_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    3.358|         |
frec_200kHz    |         |         |    3.880|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock frec_200kHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
frec_200kHz    |    2.352|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.81 secs
 
--> 

Total memory usage is 4486244 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    4 (   0 filtered)

